--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: top_ml410_translate.vhd
-- /___/   /\     Timestamp: Sun May 14 03:42:27 2017
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -rpw 100 -tpw 0 -ar Structure -tm top_ml410 -w -dir netgen/translate -ofmt vhdl -sim top_ml410.ngd top_ml410_translate.vhd 
-- Device	: 4vfx60ff1152-11
-- Input file	: top_ml410.ngd
-- Output file	: /home/pdp/pdp/pdp_ISE/netgen/translate/top_ml410_translate.vhd
-- # of Entities	: 1
-- Design Name	: top_ml410
-- Xilinx	: /opt/Xilinx/14.7/ISE_DS/ISE/
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity top_ml410 is
  port (
    fpga_0_RS232_Uart_1_rtsN_pin : out STD_LOGIC; 
    fpga_0_RS232_Uart_1_ctsN_pin : in STD_LOGIC := 'X'; 
    fpga_0_DDR_SDRAM_32Mx64_DDR_RASn_pin : out STD_LOGIC; 
    fpga_0_DDR_SDRAM_32Mx64_DDR_Clk_pin : out STD_LOGIC; 
    fpga_0_DDR_SDRAM_32Mx64_DDR_CSn_pin : out STD_LOGIC; 
    fpga_0_DDR_SDRAM_32Mx64_DDR_CASn_pin : out STD_LOGIC; 
    fpga_0_DDR_SDRAM_32Mx64_DDR_Clkn_pin : out STD_LOGIC; 
    fpga_0_RS232_Uart_1_sin_pin : in STD_LOGIC := 'X'; 
    fpga_0_DDR_SDRAM_32Mx64_DDR_CKE_pin : out STD_LOGIC; 
    sys_rst_pin : in STD_LOGIC := 'X'; 
    fpga_0_DDR_CLK_FB : in STD_LOGIC := 'X'; 
    fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin : out STD_LOGIC; 
    sys_clk_pin : in STD_LOGIC := 'X'; 
    fpga_0_RS232_Uart_1_sout_pin : out STD_LOGIC; 
    fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin : inout STD_LOGIC_VECTOR ( 31 downto 0 ); 
    fpga_0_DDR_SDRAM_32Mx64_DDR_DQS_pin : inout STD_LOGIC_VECTOR ( 3 downto 0 ); 
    fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    fpga_0_LEDs_8Bit_GPIO_IO_pin : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin : out STD_LOGIC_VECTOR ( 12 downto 0 ); 
    fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin : out STD_LOGIC_VECTOR ( 3 downto 0 ) 
  );
end top_ml410;

architecture Structure of top_ml410 is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal N1015 : STD_LOGIC; 
  signal N1017 : STD_LOGIC; 
  signal N1021 : STD_LOGIC; 
  signal N1023 : STD_LOGIC; 
  signal N1025 : STD_LOGIC; 
  signal N1026 : STD_LOGIC; 
  signal N1036 : STD_LOGIC; 
  signal N1038 : STD_LOGIC; 
  signal N1083 : STD_LOGIC; 
  signal N1085 : STD_LOGIC; 
  signal N1087 : STD_LOGIC; 
  signal N1089 : STD_LOGIC; 
  signal N1091 : STD_LOGIC; 
  signal N1093 : STD_LOGIC; 
  signal N1095 : STD_LOGIC; 
  signal N1097 : STD_LOGIC; 
  signal N1099 : STD_LOGIC; 
  signal N11 : STD_LOGIC; 
  signal N1103 : STD_LOGIC; 
  signal N1107 : STD_LOGIC; 
  signal N111 : STD_LOGIC; 
  signal N1112 : STD_LOGIC; 
  signal N1116 : STD_LOGIC; 
  signal N1118 : STD_LOGIC; 
  signal N1120 : STD_LOGIC; 
  signal N1121 : STD_LOGIC; 
  signal N1123 : STD_LOGIC; 
  signal N1124 : STD_LOGIC; 
  signal N1126 : STD_LOGIC; 
  signal N1127 : STD_LOGIC; 
  signal N1129 : STD_LOGIC; 
  signal N1130 : STD_LOGIC; 
  signal N1132 : STD_LOGIC; 
  signal N1133 : STD_LOGIC; 
  signal N1135 : STD_LOGIC; 
  signal N1136 : STD_LOGIC; 
  signal N1138 : STD_LOGIC; 
  signal N1139 : STD_LOGIC; 
  signal N1141 : STD_LOGIC; 
  signal N1142 : STD_LOGIC; 
  signal N1164 : STD_LOGIC; 
  signal N1166 : STD_LOGIC; 
  signal N1167 : STD_LOGIC; 
  signal N1169 : STD_LOGIC; 
  signal N1171 : STD_LOGIC; 
  signal N1173 : STD_LOGIC; 
  signal N1174 : STD_LOGIC; 
  signal N1176 : STD_LOGIC; 
  signal N1178 : STD_LOGIC; 
  signal N1180 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal N1206 : STD_LOGIC; 
  signal N1208 : STD_LOGIC; 
  signal N1210 : STD_LOGIC; 
  signal N1212 : STD_LOGIC; 
  signal N1214 : STD_LOGIC; 
  signal N1216 : STD_LOGIC; 
  signal N1218 : STD_LOGIC; 
  signal N1220 : STD_LOGIC; 
  signal N1222 : STD_LOGIC; 
  signal N1224 : STD_LOGIC; 
  signal N1226 : STD_LOGIC; 
  signal N1228 : STD_LOGIC; 
  signal N1230 : STD_LOGIC; 
  signal N1239 : STD_LOGIC; 
  signal N1247 : STD_LOGIC; 
  signal N1248 : STD_LOGIC; 
  signal N1253 : STD_LOGIC; 
  signal N1254 : STD_LOGIC; 
  signal N1256 : STD_LOGIC; 
  signal N1257 : STD_LOGIC; 
  signal N1259 : STD_LOGIC; 
  signal N1260 : STD_LOGIC; 
  signal N1271 : STD_LOGIC; 
  signal N1272 : STD_LOGIC; 
  signal N1286 : STD_LOGIC; 
  signal N1288 : STD_LOGIC; 
  signal N1290 : STD_LOGIC; 
  signal N1292 : STD_LOGIC; 
  signal N1294 : STD_LOGIC; 
  signal N1295 : STD_LOGIC; 
  signal N1306 : STD_LOGIC; 
  signal N1310 : STD_LOGIC; 
  signal N1314 : STD_LOGIC; 
  signal N1316 : STD_LOGIC; 
  signal N1321 : STD_LOGIC; 
  signal N1323 : STD_LOGIC; 
  signal N1325 : STD_LOGIC; 
  signal N1333 : STD_LOGIC; 
  signal N1334 : STD_LOGIC; 
  signal N1336 : STD_LOGIC; 
  signal N1338 : STD_LOGIC; 
  signal N1340 : STD_LOGIC; 
  signal N1360 : STD_LOGIC; 
  signal N1362 : STD_LOGIC; 
  signal N1364 : STD_LOGIC; 
  signal N1366 : STD_LOGIC; 
  signal N1368 : STD_LOGIC; 
  signal N1373 : STD_LOGIC; 
  signal N1374 : STD_LOGIC; 
  signal N1376 : STD_LOGIC; 
  signal N1378 : STD_LOGIC; 
  signal N1380 : STD_LOGIC; 
  signal N1381 : STD_LOGIC; 
  signal N1383 : STD_LOGIC; 
  signal N1393 : STD_LOGIC; 
  signal N1395 : STD_LOGIC; 
  signal N1397 : STD_LOGIC; 
  signal N1398 : STD_LOGIC; 
  signal N1400 : STD_LOGIC; 
  signal N1402 : STD_LOGIC; 
  signal N1404 : STD_LOGIC; 
  signal N1406 : STD_LOGIC; 
  signal N1408 : STD_LOGIC; 
  signal N1409 : STD_LOGIC; 
  signal N1411 : STD_LOGIC; 
  signal N1412 : STD_LOGIC; 
  signal N1414 : STD_LOGIC; 
  signal N1415 : STD_LOGIC; 
  signal N1417 : STD_LOGIC; 
  signal N1418 : STD_LOGIC; 
  signal N142 : STD_LOGIC; 
  signal N1423 : STD_LOGIC; 
  signal N1424 : STD_LOGIC; 
  signal N1426 : STD_LOGIC; 
  signal N1427 : STD_LOGIC; 
  signal N1431 : STD_LOGIC; 
  signal N1439 : STD_LOGIC; 
  signal N144 : STD_LOGIC; 
  signal N1440 : STD_LOGIC; 
  signal N1442 : STD_LOGIC; 
  signal N1443 : STD_LOGIC; 
  signal N1445 : STD_LOGIC; 
  signal N1446 : STD_LOGIC; 
  signal N1448 : STD_LOGIC; 
  signal N1454 : STD_LOGIC; 
  signal N1456 : STD_LOGIC; 
  signal N1458 : STD_LOGIC; 
  signal N1466 : STD_LOGIC; 
  signal N1468 : STD_LOGIC; 
  signal N1470 : STD_LOGIC; 
  signal N1472 : STD_LOGIC; 
  signal N1474 : STD_LOGIC; 
  signal N1476 : STD_LOGIC; 
  signal N1478 : STD_LOGIC; 
  signal N148 : STD_LOGIC; 
  signal N1480 : STD_LOGIC; 
  signal N1482 : STD_LOGIC; 
  signal N1484 : STD_LOGIC; 
  signal N1486 : STD_LOGIC; 
  signal N1488 : STD_LOGIC; 
  signal N1489 : STD_LOGIC; 
  signal N1491 : STD_LOGIC; 
  signal N1493 : STD_LOGIC; 
  signal N1503 : STD_LOGIC; 
  signal N1505 : STD_LOGIC; 
  signal N1509 : STD_LOGIC; 
  signal N1511 : STD_LOGIC; 
  signal N1515 : STD_LOGIC; 
  signal N1517 : STD_LOGIC; 
  signal N152 : STD_LOGIC; 
  signal N1526 : STD_LOGIC; 
  signal N1527 : STD_LOGIC; 
  signal N1529 : STD_LOGIC; 
  signal N1531 : STD_LOGIC; 
  signal N1536 : STD_LOGIC; 
  signal N154 : STD_LOGIC; 
  signal N1540 : STD_LOGIC; 
  signal N1542 : STD_LOGIC; 
  signal N1544 : STD_LOGIC; 
  signal N1561 : STD_LOGIC; 
  signal N1563 : STD_LOGIC; 
  signal N1564 : STD_LOGIC; 
  signal N1571 : STD_LOGIC; 
  signal N1573 : STD_LOGIC; 
  signal N1575 : STD_LOGIC; 
  signal N1577 : STD_LOGIC; 
  signal N1579 : STD_LOGIC; 
  signal N158 : STD_LOGIC; 
  signal N1581 : STD_LOGIC; 
  signal N1583 : STD_LOGIC; 
  signal N1585 : STD_LOGIC; 
  signal N1587 : STD_LOGIC; 
  signal N1593 : STD_LOGIC; 
  signal N1594 : STD_LOGIC; 
  signal N1595 : STD_LOGIC; 
  signal N1596 : STD_LOGIC; 
  signal N1597 : STD_LOGIC; 
  signal N1598 : STD_LOGIC; 
  signal N1599 : STD_LOGIC; 
  signal N1600 : STD_LOGIC; 
  signal N1601 : STD_LOGIC; 
  signal N1602 : STD_LOGIC; 
  signal N1603 : STD_LOGIC; 
  signal N1604 : STD_LOGIC; 
  signal N1605 : STD_LOGIC; 
  signal N1606 : STD_LOGIC; 
  signal N1607 : STD_LOGIC; 
  signal N1608 : STD_LOGIC; 
  signal N1609 : STD_LOGIC; 
  signal N1610 : STD_LOGIC; 
  signal N1611 : STD_LOGIC; 
  signal N1612 : STD_LOGIC; 
  signal N1613 : STD_LOGIC; 
  signal N1614 : STD_LOGIC; 
  signal N1615 : STD_LOGIC; 
  signal N1616 : STD_LOGIC; 
  signal N1617 : STD_LOGIC; 
  signal N1618 : STD_LOGIC; 
  signal N1619 : STD_LOGIC; 
  signal N1620 : STD_LOGIC; 
  signal N1621 : STD_LOGIC; 
  signal N1622 : STD_LOGIC; 
  signal N1623 : STD_LOGIC; 
  signal N1624 : STD_LOGIC; 
  signal N1625 : STD_LOGIC; 
  signal N1626 : STD_LOGIC; 
  signal N1627 : STD_LOGIC; 
  signal N1628 : STD_LOGIC; 
  signal N1629 : STD_LOGIC; 
  signal N1630 : STD_LOGIC; 
  signal N1631 : STD_LOGIC; 
  signal N1632 : STD_LOGIC; 
  signal N1633 : STD_LOGIC; 
  signal N1634 : STD_LOGIC; 
  signal N1635 : STD_LOGIC; 
  signal N1636 : STD_LOGIC; 
  signal N1637 : STD_LOGIC; 
  signal N1638 : STD_LOGIC; 
  signal N1639 : STD_LOGIC; 
  signal N1640 : STD_LOGIC; 
  signal N1641 : STD_LOGIC; 
  signal N1642 : STD_LOGIC; 
  signal N1643 : STD_LOGIC; 
  signal N1644 : STD_LOGIC; 
  signal N1645 : STD_LOGIC; 
  signal N1646 : STD_LOGIC; 
  signal N1647 : STD_LOGIC; 
  signal N1648 : STD_LOGIC; 
  signal N1649 : STD_LOGIC; 
  signal N1650 : STD_LOGIC; 
  signal N1651 : STD_LOGIC; 
  signal N1652 : STD_LOGIC; 
  signal N1653 : STD_LOGIC; 
  signal N1654 : STD_LOGIC; 
  signal N1655 : STD_LOGIC; 
  signal N1656 : STD_LOGIC; 
  signal N1657 : STD_LOGIC; 
  signal N1658 : STD_LOGIC; 
  signal N1659 : STD_LOGIC; 
  signal N1661 : STD_LOGIC; 
  signal N1662 : STD_LOGIC; 
  signal N1663 : STD_LOGIC; 
  signal N1664 : STD_LOGIC; 
  signal N1665 : STD_LOGIC; 
  signal N1666 : STD_LOGIC; 
  signal N1667 : STD_LOGIC; 
  signal N1668 : STD_LOGIC; 
  signal N1669 : STD_LOGIC; 
  signal N167 : STD_LOGIC; 
  signal N1670 : STD_LOGIC; 
  signal N1671 : STD_LOGIC; 
  signal N1672 : STD_LOGIC; 
  signal N1673 : STD_LOGIC; 
  signal N1674 : STD_LOGIC; 
  signal N1675 : STD_LOGIC; 
  signal N1676 : STD_LOGIC; 
  signal N1677 : STD_LOGIC; 
  signal N1678 : STD_LOGIC; 
  signal N1680 : STD_LOGIC; 
  signal N1681 : STD_LOGIC; 
  signal N1682 : STD_LOGIC; 
  signal N1684 : STD_LOGIC; 
  signal N1685 : STD_LOGIC; 
  signal N1686 : STD_LOGIC; 
  signal N1687 : STD_LOGIC; 
  signal N1688 : STD_LOGIC; 
  signal N1689 : STD_LOGIC; 
  signal N169 : STD_LOGIC; 
  signal N1690 : STD_LOGIC; 
  signal N1691 : STD_LOGIC; 
  signal N1692 : STD_LOGIC; 
  signal N1693 : STD_LOGIC; 
  signal N1694 : STD_LOGIC; 
  signal N1695 : STD_LOGIC; 
  signal N1696 : STD_LOGIC; 
  signal N1697 : STD_LOGIC; 
  signal N1698 : STD_LOGIC; 
  signal N1699 : STD_LOGIC; 
  signal N1700 : STD_LOGIC; 
  signal N1701 : STD_LOGIC; 
  signal N1702 : STD_LOGIC; 
  signal N1703 : STD_LOGIC; 
  signal N1704 : STD_LOGIC; 
  signal N1705 : STD_LOGIC; 
  signal N1706 : STD_LOGIC; 
  signal N1707 : STD_LOGIC; 
  signal N1708 : STD_LOGIC; 
  signal N1709 : STD_LOGIC; 
  signal N1710 : STD_LOGIC; 
  signal N1711 : STD_LOGIC; 
  signal N1712 : STD_LOGIC; 
  signal N1714 : STD_LOGIC; 
  signal N1715 : STD_LOGIC; 
  signal N1716 : STD_LOGIC; 
  signal N1717 : STD_LOGIC; 
  signal N1718 : STD_LOGIC; 
  signal N1719 : STD_LOGIC; 
  signal N1720 : STD_LOGIC; 
  signal N1721 : STD_LOGIC; 
  signal N1722 : STD_LOGIC; 
  signal N1723 : STD_LOGIC; 
  signal N1724 : STD_LOGIC; 
  signal N1725 : STD_LOGIC; 
  signal N1726 : STD_LOGIC; 
  signal N1727 : STD_LOGIC; 
  signal N1728 : STD_LOGIC; 
  signal N1729 : STD_LOGIC; 
  signal N1730 : STD_LOGIC; 
  signal N1731 : STD_LOGIC; 
  signal N1732 : STD_LOGIC; 
  signal N1733 : STD_LOGIC; 
  signal N1734 : STD_LOGIC; 
  signal N1735 : STD_LOGIC; 
  signal N1736 : STD_LOGIC; 
  signal N1737 : STD_LOGIC; 
  signal N1738 : STD_LOGIC; 
  signal N1739 : STD_LOGIC; 
  signal N1740 : STD_LOGIC; 
  signal N1741 : STD_LOGIC; 
  signal N1742 : STD_LOGIC; 
  signal N1743 : STD_LOGIC; 
  signal N1744 : STD_LOGIC; 
  signal N1745 : STD_LOGIC; 
  signal N1746 : STD_LOGIC; 
  signal N1747 : STD_LOGIC; 
  signal N1748 : STD_LOGIC; 
  signal N1749 : STD_LOGIC; 
  signal N1750 : STD_LOGIC; 
  signal N1751 : STD_LOGIC; 
  signal N1752 : STD_LOGIC; 
  signal N1753 : STD_LOGIC; 
  signal N1754 : STD_LOGIC; 
  signal N1755 : STD_LOGIC; 
  signal N1756 : STD_LOGIC; 
  signal N1757 : STD_LOGIC; 
  signal N1758 : STD_LOGIC; 
  signal N1759 : STD_LOGIC; 
  signal N1760 : STD_LOGIC; 
  signal N1761 : STD_LOGIC; 
  signal N1763 : STD_LOGIC; 
  signal N1765 : STD_LOGIC; 
  signal N1767 : STD_LOGIC; 
  signal N1769 : STD_LOGIC; 
  signal N1771 : STD_LOGIC; 
  signal N1777 : STD_LOGIC; 
  signal N1779 : STD_LOGIC; 
  signal N1781 : STD_LOGIC; 
  signal N1783 : STD_LOGIC; 
  signal N1785 : STD_LOGIC; 
  signal N1787 : STD_LOGIC; 
  signal N1789 : STD_LOGIC; 
  signal N1793 : STD_LOGIC; 
  signal N1803 : STD_LOGIC; 
  signal N1805 : STD_LOGIC; 
  signal N1807 : STD_LOGIC; 
  signal N1809 : STD_LOGIC; 
  signal N181 : STD_LOGIC; 
  signal N1811 : STD_LOGIC; 
  signal N1813 : STD_LOGIC; 
  signal N1815 : STD_LOGIC; 
  signal N1817 : STD_LOGIC; 
  signal N1819 : STD_LOGIC; 
  signal N1821 : STD_LOGIC; 
  signal N1823 : STD_LOGIC; 
  signal N1825 : STD_LOGIC; 
  signal N1827 : STD_LOGIC; 
  signal N1829 : STD_LOGIC; 
  signal N1857 : STD_LOGIC; 
  signal N1865 : STD_LOGIC; 
  signal N1867 : STD_LOGIC; 
  signal N1869 : STD_LOGIC; 
  signal N1871 : STD_LOGIC; 
  signal N1873 : STD_LOGIC; 
  signal N1875 : STD_LOGIC; 
  signal N1877 : STD_LOGIC; 
  signal N1879 : STD_LOGIC; 
  signal N1883 : STD_LOGIC; 
  signal N1885 : STD_LOGIC; 
  signal N1887 : STD_LOGIC; 
  signal N1889 : STD_LOGIC; 
  signal N1891 : STD_LOGIC; 
  signal N1893 : STD_LOGIC; 
  signal N1895 : STD_LOGIC; 
  signal N1897 : STD_LOGIC; 
  signal N1899 : STD_LOGIC; 
  signal N1901 : STD_LOGIC; 
  signal N1903 : STD_LOGIC; 
  signal N1905 : STD_LOGIC; 
  signal N1907 : STD_LOGIC; 
  signal N1909 : STD_LOGIC; 
  signal N1911 : STD_LOGIC; 
  signal N1913 : STD_LOGIC; 
  signal N1915 : STD_LOGIC; 
  signal N1919 : STD_LOGIC; 
  signal N1923 : STD_LOGIC; 
  signal N1925 : STD_LOGIC; 
  signal N1927 : STD_LOGIC; 
  signal N1929 : STD_LOGIC; 
  signal N1933 : STD_LOGIC; 
  signal N1935 : STD_LOGIC; 
  signal N1937 : STD_LOGIC; 
  signal N1939 : STD_LOGIC; 
  signal N1941 : STD_LOGIC; 
  signal N1943 : STD_LOGIC; 
  signal N1945 : STD_LOGIC; 
  signal N1947 : STD_LOGIC; 
  signal N1949 : STD_LOGIC; 
  signal N1951 : STD_LOGIC; 
  signal N1953 : STD_LOGIC; 
  signal N1955 : STD_LOGIC; 
  signal N1957 : STD_LOGIC; 
  signal N1959 : STD_LOGIC; 
  signal N1961 : STD_LOGIC; 
  signal N1963 : STD_LOGIC; 
  signal N1965 : STD_LOGIC; 
  signal N1967 : STD_LOGIC; 
  signal N1969 : STD_LOGIC; 
  signal N197 : STD_LOGIC; 
  signal N1971 : STD_LOGIC; 
  signal N1973 : STD_LOGIC; 
  signal N1975 : STD_LOGIC; 
  signal N1977 : STD_LOGIC; 
  signal N1979 : STD_LOGIC; 
  signal N1981 : STD_LOGIC; 
  signal N1985 : STD_LOGIC; 
  signal N1987 : STD_LOGIC; 
  signal N1989 : STD_LOGIC; 
  signal N1991 : STD_LOGIC; 
  signal N1993 : STD_LOGIC; 
  signal N1995 : STD_LOGIC; 
  signal N1997 : STD_LOGIC; 
  signal N1999 : STD_LOGIC; 
  signal N2001 : STD_LOGIC; 
  signal N2003 : STD_LOGIC; 
  signal N2005 : STD_LOGIC; 
  signal N2007 : STD_LOGIC; 
  signal N2009 : STD_LOGIC; 
  signal N2011 : STD_LOGIC; 
  signal N2013 : STD_LOGIC; 
  signal N2015 : STD_LOGIC; 
  signal N2017 : STD_LOGIC; 
  signal N2019 : STD_LOGIC; 
  signal N2021 : STD_LOGIC; 
  signal N2023 : STD_LOGIC; 
  signal N2025 : STD_LOGIC; 
  signal N2029 : STD_LOGIC; 
  signal N2061 : STD_LOGIC; 
  signal N2063 : STD_LOGIC; 
  signal N2065 : STD_LOGIC; 
  signal N2067 : STD_LOGIC; 
  signal N2069 : STD_LOGIC; 
  signal N2071 : STD_LOGIC; 
  signal N2075 : STD_LOGIC; 
  signal N2077 : STD_LOGIC; 
  signal N2079 : STD_LOGIC; 
  signal N2083 : STD_LOGIC; 
  signal N2084 : STD_LOGIC; 
  signal N2085 : STD_LOGIC; 
  signal N2086 : STD_LOGIC; 
  signal N2087 : STD_LOGIC; 
  signal N2088 : STD_LOGIC; 
  signal N2089 : STD_LOGIC; 
  signal N2090 : STD_LOGIC; 
  signal N2091 : STD_LOGIC; 
  signal N2092 : STD_LOGIC; 
  signal N2093 : STD_LOGIC; 
  signal N2094 : STD_LOGIC; 
  signal N2095 : STD_LOGIC; 
  signal N2096 : STD_LOGIC; 
  signal N2097 : STD_LOGIC; 
  signal N2098 : STD_LOGIC; 
  signal N2099 : STD_LOGIC; 
  signal N2100 : STD_LOGIC; 
  signal N2101 : STD_LOGIC; 
  signal N2102 : STD_LOGIC; 
  signal N2103 : STD_LOGIC; 
  signal N2104 : STD_LOGIC; 
  signal N2105 : STD_LOGIC; 
  signal N2106 : STD_LOGIC; 
  signal N2107 : STD_LOGIC; 
  signal N2108 : STD_LOGIC; 
  signal N2109 : STD_LOGIC; 
  signal N2110 : STD_LOGIC; 
  signal N2111 : STD_LOGIC; 
  signal N2112 : STD_LOGIC; 
  signal N2113 : STD_LOGIC; 
  signal N2114 : STD_LOGIC; 
  signal N2115 : STD_LOGIC; 
  signal N2116 : STD_LOGIC; 
  signal N2117 : STD_LOGIC; 
  signal N2118 : STD_LOGIC; 
  signal N2119 : STD_LOGIC; 
  signal N2120 : STD_LOGIC; 
  signal N2121 : STD_LOGIC; 
  signal N2122 : STD_LOGIC; 
  signal N2123 : STD_LOGIC; 
  signal N2124 : STD_LOGIC; 
  signal N2125 : STD_LOGIC; 
  signal N2126 : STD_LOGIC; 
  signal N2127 : STD_LOGIC; 
  signal N2128 : STD_LOGIC; 
  signal N2129 : STD_LOGIC; 
  signal N2130 : STD_LOGIC; 
  signal N2131 : STD_LOGIC; 
  signal N2132 : STD_LOGIC; 
  signal N2133 : STD_LOGIC; 
  signal N2134 : STD_LOGIC; 
  signal N2135 : STD_LOGIC; 
  signal N2136 : STD_LOGIC; 
  signal N2137 : STD_LOGIC; 
  signal N2138 : STD_LOGIC; 
  signal N2139 : STD_LOGIC; 
  signal N2140 : STD_LOGIC; 
  signal N2141 : STD_LOGIC; 
  signal N2142 : STD_LOGIC; 
  signal N2143 : STD_LOGIC; 
  signal N2144 : STD_LOGIC; 
  signal N2145 : STD_LOGIC; 
  signal N2146 : STD_LOGIC; 
  signal N2147 : STD_LOGIC; 
  signal N2148 : STD_LOGIC; 
  signal N2149 : STD_LOGIC; 
  signal N2150 : STD_LOGIC; 
  signal N2151 : STD_LOGIC; 
  signal N2152 : STD_LOGIC; 
  signal N2153 : STD_LOGIC; 
  signal N2154 : STD_LOGIC; 
  signal N2155 : STD_LOGIC; 
  signal N2156 : STD_LOGIC; 
  signal N2157 : STD_LOGIC; 
  signal N2158 : STD_LOGIC; 
  signal N2159 : STD_LOGIC; 
  signal N2160 : STD_LOGIC; 
  signal N2161 : STD_LOGIC; 
  signal N2162 : STD_LOGIC; 
  signal N2163 : STD_LOGIC; 
  signal N2164 : STD_LOGIC; 
  signal N2165 : STD_LOGIC; 
  signal N2166 : STD_LOGIC; 
  signal N2167 : STD_LOGIC; 
  signal N2168 : STD_LOGIC; 
  signal N2169 : STD_LOGIC; 
  signal N2170 : STD_LOGIC; 
  signal N2171 : STD_LOGIC; 
  signal N2172 : STD_LOGIC; 
  signal N2173 : STD_LOGIC; 
  signal N2174 : STD_LOGIC; 
  signal N2175 : STD_LOGIC; 
  signal N2176 : STD_LOGIC; 
  signal N2177 : STD_LOGIC; 
  signal N2178 : STD_LOGIC; 
  signal N2179 : STD_LOGIC; 
  signal N2180 : STD_LOGIC; 
  signal N2181 : STD_LOGIC; 
  signal N2182 : STD_LOGIC; 
  signal N2183 : STD_LOGIC; 
  signal N2184 : STD_LOGIC; 
  signal N2185 : STD_LOGIC; 
  signal N2186 : STD_LOGIC; 
  signal N2187 : STD_LOGIC; 
  signal N2188 : STD_LOGIC; 
  signal N2189 : STD_LOGIC; 
  signal N2190 : STD_LOGIC; 
  signal N2191 : STD_LOGIC; 
  signal N2192 : STD_LOGIC; 
  signal N2193 : STD_LOGIC; 
  signal N2194 : STD_LOGIC; 
  signal N2195 : STD_LOGIC; 
  signal N2196 : STD_LOGIC; 
  signal N2197 : STD_LOGIC; 
  signal N2198 : STD_LOGIC; 
  signal N2199 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal N2200 : STD_LOGIC; 
  signal N2201 : STD_LOGIC; 
  signal N2202 : STD_LOGIC; 
  signal N2203 : STD_LOGIC; 
  signal N2204 : STD_LOGIC; 
  signal N2205 : STD_LOGIC; 
  signal N2206 : STD_LOGIC; 
  signal N2207 : STD_LOGIC; 
  signal N2208 : STD_LOGIC; 
  signal N2209 : STD_LOGIC; 
  signal N2210 : STD_LOGIC; 
  signal N2211 : STD_LOGIC; 
  signal N2212 : STD_LOGIC; 
  signal N2213 : STD_LOGIC; 
  signal N2214 : STD_LOGIC; 
  signal N2215 : STD_LOGIC; 
  signal N2216 : STD_LOGIC; 
  signal N2217 : STD_LOGIC; 
  signal N2218 : STD_LOGIC; 
  signal N2219 : STD_LOGIC; 
  signal N2220 : STD_LOGIC; 
  signal N2221 : STD_LOGIC; 
  signal N2222 : STD_LOGIC; 
  signal N2223 : STD_LOGIC; 
  signal N2224 : STD_LOGIC; 
  signal N2225 : STD_LOGIC; 
  signal N2226 : STD_LOGIC; 
  signal N2227 : STD_LOGIC; 
  signal N2228 : STD_LOGIC; 
  signal N2229 : STD_LOGIC; 
  signal N2230 : STD_LOGIC; 
  signal N2231 : STD_LOGIC; 
  signal N2232 : STD_LOGIC; 
  signal N2233 : STD_LOGIC; 
  signal N2234 : STD_LOGIC; 
  signal N2235 : STD_LOGIC; 
  signal N2236 : STD_LOGIC; 
  signal N2237 : STD_LOGIC; 
  signal N2238 : STD_LOGIC; 
  signal N2239 : STD_LOGIC; 
  signal N2240 : STD_LOGIC; 
  signal N2241 : STD_LOGIC; 
  signal N2242 : STD_LOGIC; 
  signal N2243 : STD_LOGIC; 
  signal N2244 : STD_LOGIC; 
  signal N2245 : STD_LOGIC; 
  signal N2246 : STD_LOGIC; 
  signal N2247 : STD_LOGIC; 
  signal N2248 : STD_LOGIC; 
  signal N2249 : STD_LOGIC; 
  signal N2250 : STD_LOGIC; 
  signal N2251 : STD_LOGIC; 
  signal N2252 : STD_LOGIC; 
  signal N2253 : STD_LOGIC; 
  signal N2254 : STD_LOGIC; 
  signal N2255 : STD_LOGIC; 
  signal N2256 : STD_LOGIC; 
  signal N2257 : STD_LOGIC; 
  signal N2258 : STD_LOGIC; 
  signal N2259 : STD_LOGIC; 
  signal N2260 : STD_LOGIC; 
  signal N2261 : STD_LOGIC; 
  signal N2262 : STD_LOGIC; 
  signal N2263 : STD_LOGIC; 
  signal N2264 : STD_LOGIC; 
  signal N2265 : STD_LOGIC; 
  signal N2266 : STD_LOGIC; 
  signal N2267 : STD_LOGIC; 
  signal N2268 : STD_LOGIC; 
  signal N2269 : STD_LOGIC; 
  signal N2270 : STD_LOGIC; 
  signal N2271 : STD_LOGIC; 
  signal N2272 : STD_LOGIC; 
  signal N2273 : STD_LOGIC; 
  signal N2274 : STD_LOGIC; 
  signal N2275 : STD_LOGIC; 
  signal N2276 : STD_LOGIC; 
  signal N2277 : STD_LOGIC; 
  signal N2278 : STD_LOGIC; 
  signal N2279 : STD_LOGIC; 
  signal N2280 : STD_LOGIC; 
  signal N2281 : STD_LOGIC; 
  signal N2282 : STD_LOGIC; 
  signal N2283 : STD_LOGIC; 
  signal N2284 : STD_LOGIC; 
  signal N2285 : STD_LOGIC; 
  signal N2286 : STD_LOGIC; 
  signal N2287 : STD_LOGIC; 
  signal N2288 : STD_LOGIC; 
  signal N2289 : STD_LOGIC; 
  signal N2290 : STD_LOGIC; 
  signal N2291 : STD_LOGIC; 
  signal N2292 : STD_LOGIC; 
  signal N2293 : STD_LOGIC; 
  signal N2294 : STD_LOGIC; 
  signal N2295 : STD_LOGIC; 
  signal N2296 : STD_LOGIC; 
  signal N2297 : STD_LOGIC; 
  signal N2298 : STD_LOGIC; 
  signal N2299 : STD_LOGIC; 
  signal N23 : STD_LOGIC; 
  signal N2300 : STD_LOGIC; 
  signal N2301 : STD_LOGIC; 
  signal N2302 : STD_LOGIC; 
  signal N2303 : STD_LOGIC; 
  signal N2304 : STD_LOGIC; 
  signal N2305 : STD_LOGIC; 
  signal N2306 : STD_LOGIC; 
  signal N2307 : STD_LOGIC; 
  signal N2308 : STD_LOGIC; 
  signal N2309 : STD_LOGIC; 
  signal N2310 : STD_LOGIC; 
  signal N2311 : STD_LOGIC; 
  signal N2312 : STD_LOGIC; 
  signal N2313 : STD_LOGIC; 
  signal N2314 : STD_LOGIC; 
  signal N2315 : STD_LOGIC; 
  signal N2316 : STD_LOGIC; 
  signal N2317 : STD_LOGIC; 
  signal N2318 : STD_LOGIC; 
  signal N2319 : STD_LOGIC; 
  signal N2320 : STD_LOGIC; 
  signal N2321 : STD_LOGIC; 
  signal N2322 : STD_LOGIC; 
  signal N2323 : STD_LOGIC; 
  signal N2324 : STD_LOGIC; 
  signal N2325 : STD_LOGIC; 
  signal N2326 : STD_LOGIC; 
  signal N2327 : STD_LOGIC; 
  signal N2328 : STD_LOGIC; 
  signal N2329 : STD_LOGIC; 
  signal N2330 : STD_LOGIC; 
  signal N2331 : STD_LOGIC; 
  signal N2332 : STD_LOGIC; 
  signal N2333 : STD_LOGIC; 
  signal N2334 : STD_LOGIC; 
  signal N2335 : STD_LOGIC; 
  signal N2336 : STD_LOGIC; 
  signal N2337 : STD_LOGIC; 
  signal N2338 : STD_LOGIC; 
  signal N2339 : STD_LOGIC; 
  signal N234 : STD_LOGIC; 
  signal N2340 : STD_LOGIC; 
  signal N2341 : STD_LOGIC; 
  signal N2342 : STD_LOGIC; 
  signal N2343 : STD_LOGIC; 
  signal N2344 : STD_LOGIC; 
  signal N2345 : STD_LOGIC; 
  signal N2346 : STD_LOGIC; 
  signal N2347 : STD_LOGIC; 
  signal N2348 : STD_LOGIC; 
  signal N2349 : STD_LOGIC; 
  signal N2350 : STD_LOGIC; 
  signal N2351 : STD_LOGIC; 
  signal N2352 : STD_LOGIC; 
  signal N2353 : STD_LOGIC; 
  signal N2354 : STD_LOGIC; 
  signal N2355 : STD_LOGIC; 
  signal N2356 : STD_LOGIC; 
  signal N2357 : STD_LOGIC; 
  signal N2358 : STD_LOGIC; 
  signal N2359 : STD_LOGIC; 
  signal N2360 : STD_LOGIC; 
  signal N2361 : STD_LOGIC; 
  signal N2362 : STD_LOGIC; 
  signal N2363 : STD_LOGIC; 
  signal N2364 : STD_LOGIC; 
  signal N2365 : STD_LOGIC; 
  signal N2366 : STD_LOGIC; 
  signal N2367 : STD_LOGIC; 
  signal N2368 : STD_LOGIC; 
  signal N2369 : STD_LOGIC; 
  signal N2370 : STD_LOGIC; 
  signal N2371 : STD_LOGIC; 
  signal N2372 : STD_LOGIC; 
  signal N2373 : STD_LOGIC; 
  signal N2374 : STD_LOGIC; 
  signal N2375 : STD_LOGIC; 
  signal N2376 : STD_LOGIC; 
  signal N2377 : STD_LOGIC; 
  signal N2378 : STD_LOGIC; 
  signal N2379 : STD_LOGIC; 
  signal N2380 : STD_LOGIC; 
  signal N2381 : STD_LOGIC; 
  signal N2382 : STD_LOGIC; 
  signal N2383 : STD_LOGIC; 
  signal N2384 : STD_LOGIC; 
  signal N2385 : STD_LOGIC; 
  signal N2386 : STD_LOGIC; 
  signal N2387 : STD_LOGIC; 
  signal N2388 : STD_LOGIC; 
  signal N2389 : STD_LOGIC; 
  signal N2390 : STD_LOGIC; 
  signal N2391 : STD_LOGIC; 
  signal N2392 : STD_LOGIC; 
  signal N2393 : STD_LOGIC; 
  signal N2394 : STD_LOGIC; 
  signal N2395 : STD_LOGIC; 
  signal N2396 : STD_LOGIC; 
  signal N2397 : STD_LOGIC; 
  signal N2398 : STD_LOGIC; 
  signal N2399 : STD_LOGIC; 
  signal N24 : STD_LOGIC; 
  signal N2400 : STD_LOGIC; 
  signal N2401 : STD_LOGIC; 
  signal N2402 : STD_LOGIC; 
  signal N2403 : STD_LOGIC; 
  signal N2404 : STD_LOGIC; 
  signal N2405 : STD_LOGIC; 
  signal N2406 : STD_LOGIC; 
  signal N2407 : STD_LOGIC; 
  signal N2408 : STD_LOGIC; 
  signal N2409 : STD_LOGIC; 
  signal N2410 : STD_LOGIC; 
  signal N2411 : STD_LOGIC; 
  signal N2412 : STD_LOGIC; 
  signal N2413 : STD_LOGIC; 
  signal N2414 : STD_LOGIC; 
  signal N2415 : STD_LOGIC; 
  signal N2416 : STD_LOGIC; 
  signal N2417 : STD_LOGIC; 
  signal N2418 : STD_LOGIC; 
  signal N2419 : STD_LOGIC; 
  signal N242 : STD_LOGIC; 
  signal N2420 : STD_LOGIC; 
  signal N2421 : STD_LOGIC; 
  signal N2422 : STD_LOGIC; 
  signal N2423 : STD_LOGIC; 
  signal N2424 : STD_LOGIC; 
  signal N2425 : STD_LOGIC; 
  signal N2426 : STD_LOGIC; 
  signal N2427 : STD_LOGIC; 
  signal N2428 : STD_LOGIC; 
  signal N2429 : STD_LOGIC; 
  signal N2430 : STD_LOGIC; 
  signal N2431 : STD_LOGIC; 
  signal N2432 : STD_LOGIC; 
  signal N2433 : STD_LOGIC; 
  signal N2434 : STD_LOGIC; 
  signal N2435 : STD_LOGIC; 
  signal N2436 : STD_LOGIC; 
  signal N2437 : STD_LOGIC; 
  signal N2438 : STD_LOGIC; 
  signal N2439 : STD_LOGIC; 
  signal N244 : STD_LOGIC; 
  signal N2440 : STD_LOGIC; 
  signal N2441 : STD_LOGIC; 
  signal N2442 : STD_LOGIC; 
  signal N2443 : STD_LOGIC; 
  signal N2444 : STD_LOGIC; 
  signal N2445 : STD_LOGIC; 
  signal N2446 : STD_LOGIC; 
  signal N2447 : STD_LOGIC; 
  signal N2448 : STD_LOGIC; 
  signal N2449 : STD_LOGIC; 
  signal N2450 : STD_LOGIC; 
  signal N2451 : STD_LOGIC; 
  signal N2452 : STD_LOGIC; 
  signal N2453 : STD_LOGIC; 
  signal N2454 : STD_LOGIC; 
  signal N2455 : STD_LOGIC; 
  signal N2456 : STD_LOGIC; 
  signal N2457 : STD_LOGIC; 
  signal N2458 : STD_LOGIC; 
  signal N2459 : STD_LOGIC; 
  signal N2460 : STD_LOGIC; 
  signal N2461 : STD_LOGIC; 
  signal N2462 : STD_LOGIC; 
  signal N2463 : STD_LOGIC; 
  signal N2464 : STD_LOGIC; 
  signal N2465 : STD_LOGIC; 
  signal N2466 : STD_LOGIC; 
  signal N2467 : STD_LOGIC; 
  signal N2468 : STD_LOGIC; 
  signal N2469 : STD_LOGIC; 
  signal N2470 : STD_LOGIC; 
  signal N2471 : STD_LOGIC; 
  signal N2472 : STD_LOGIC; 
  signal N2473 : STD_LOGIC; 
  signal N2474 : STD_LOGIC; 
  signal N2475 : STD_LOGIC; 
  signal N2476 : STD_LOGIC; 
  signal N2477 : STD_LOGIC; 
  signal N2478 : STD_LOGIC; 
  signal N2479 : STD_LOGIC; 
  signal N2480 : STD_LOGIC; 
  signal N2481 : STD_LOGIC; 
  signal N2482 : STD_LOGIC; 
  signal N2483 : STD_LOGIC; 
  signal N2484 : STD_LOGIC; 
  signal N2485 : STD_LOGIC; 
  signal N2486 : STD_LOGIC; 
  signal N2487 : STD_LOGIC; 
  signal N2488 : STD_LOGIC; 
  signal N2489 : STD_LOGIC; 
  signal N2490 : STD_LOGIC; 
  signal N2491 : STD_LOGIC; 
  signal N2492 : STD_LOGIC; 
  signal N2493 : STD_LOGIC; 
  signal N2494 : STD_LOGIC; 
  signal N2495 : STD_LOGIC; 
  signal N2496 : STD_LOGIC; 
  signal N2497 : STD_LOGIC; 
  signal N2498 : STD_LOGIC; 
  signal N2499 : STD_LOGIC; 
  signal N25 : STD_LOGIC; 
  signal N2500 : STD_LOGIC; 
  signal N2501 : STD_LOGIC; 
  signal N2502 : STD_LOGIC; 
  signal N2503 : STD_LOGIC; 
  signal N2504 : STD_LOGIC; 
  signal N2505 : STD_LOGIC; 
  signal N2506 : STD_LOGIC; 
  signal N2507 : STD_LOGIC; 
  signal N2508 : STD_LOGIC; 
  signal N2509 : STD_LOGIC; 
  signal N2510 : STD_LOGIC; 
  signal N2511 : STD_LOGIC; 
  signal N2512 : STD_LOGIC; 
  signal N2513 : STD_LOGIC; 
  signal N2514 : STD_LOGIC; 
  signal N2515 : STD_LOGIC; 
  signal N2516 : STD_LOGIC; 
  signal N2517 : STD_LOGIC; 
  signal N2518 : STD_LOGIC; 
  signal N2519 : STD_LOGIC; 
  signal N252 : STD_LOGIC; 
  signal N2520 : STD_LOGIC; 
  signal N2521 : STD_LOGIC; 
  signal N2522 : STD_LOGIC; 
  signal N2523 : STD_LOGIC; 
  signal N2524 : STD_LOGIC; 
  signal N2525 : STD_LOGIC; 
  signal N2526 : STD_LOGIC; 
  signal N2527 : STD_LOGIC; 
  signal N2528 : STD_LOGIC; 
  signal N2529 : STD_LOGIC; 
  signal N2530 : STD_LOGIC; 
  signal N2531 : STD_LOGIC; 
  signal N2532 : STD_LOGIC; 
  signal N2533 : STD_LOGIC; 
  signal N2534 : STD_LOGIC; 
  signal N2535 : STD_LOGIC; 
  signal N2536 : STD_LOGIC; 
  signal N2537 : STD_LOGIC; 
  signal N2538 : STD_LOGIC; 
  signal N2539 : STD_LOGIC; 
  signal N254 : STD_LOGIC; 
  signal N2540 : STD_LOGIC; 
  signal N2541 : STD_LOGIC; 
  signal N2542 : STD_LOGIC; 
  signal N2543 : STD_LOGIC; 
  signal N2544 : STD_LOGIC; 
  signal N2545 : STD_LOGIC; 
  signal N2546 : STD_LOGIC; 
  signal N2547 : STD_LOGIC; 
  signal N2548 : STD_LOGIC; 
  signal N2549 : STD_LOGIC; 
  signal N2550 : STD_LOGIC; 
  signal N2551 : STD_LOGIC; 
  signal N2552 : STD_LOGIC; 
  signal N2553 : STD_LOGIC; 
  signal N2554 : STD_LOGIC; 
  signal N2555 : STD_LOGIC; 
  signal N2556 : STD_LOGIC; 
  signal N2557 : STD_LOGIC; 
  signal N2558 : STD_LOGIC; 
  signal N2559 : STD_LOGIC; 
  signal N2560 : STD_LOGIC; 
  signal N2561 : STD_LOGIC; 
  signal N2562 : STD_LOGIC; 
  signal N2563 : STD_LOGIC; 
  signal N2564 : STD_LOGIC; 
  signal N2565 : STD_LOGIC; 
  signal N2566 : STD_LOGIC; 
  signal N2567 : STD_LOGIC; 
  signal N2568 : STD_LOGIC; 
  signal N2569 : STD_LOGIC; 
  signal N2570 : STD_LOGIC; 
  signal N2571 : STD_LOGIC; 
  signal N2572 : STD_LOGIC; 
  signal N2573 : STD_LOGIC; 
  signal N2574 : STD_LOGIC; 
  signal N2575 : STD_LOGIC; 
  signal N2576 : STD_LOGIC; 
  signal N2577 : STD_LOGIC; 
  signal N2578 : STD_LOGIC; 
  signal N2579 : STD_LOGIC; 
  signal N2580 : STD_LOGIC; 
  signal N2581 : STD_LOGIC; 
  signal N2582 : STD_LOGIC; 
  signal N2583 : STD_LOGIC; 
  signal N2584 : STD_LOGIC; 
  signal N2585 : STD_LOGIC; 
  signal N2586 : STD_LOGIC; 
  signal N2587 : STD_LOGIC; 
  signal N2588 : STD_LOGIC; 
  signal N2589 : STD_LOGIC; 
  signal N2590 : STD_LOGIC; 
  signal N2591 : STD_LOGIC; 
  signal N2592 : STD_LOGIC; 
  signal N2593 : STD_LOGIC; 
  signal N2594 : STD_LOGIC; 
  signal N2595 : STD_LOGIC; 
  signal N2596 : STD_LOGIC; 
  signal N2597 : STD_LOGIC; 
  signal N2598 : STD_LOGIC; 
  signal N2599 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal N260 : STD_LOGIC; 
  signal N2600 : STD_LOGIC; 
  signal N2601 : STD_LOGIC; 
  signal N2602 : STD_LOGIC; 
  signal N2603 : STD_LOGIC; 
  signal N2604 : STD_LOGIC; 
  signal N2605 : STD_LOGIC; 
  signal N2606 : STD_LOGIC; 
  signal N2607 : STD_LOGIC; 
  signal N2608 : STD_LOGIC; 
  signal N2609 : STD_LOGIC; 
  signal N2610 : STD_LOGIC; 
  signal N2611 : STD_LOGIC; 
  signal N2612 : STD_LOGIC; 
  signal N2613 : STD_LOGIC; 
  signal N2614 : STD_LOGIC; 
  signal N2615 : STD_LOGIC; 
  signal N2616 : STD_LOGIC; 
  signal N2617 : STD_LOGIC; 
  signal N2618 : STD_LOGIC; 
  signal N2619 : STD_LOGIC; 
  signal N2620 : STD_LOGIC; 
  signal N2621 : STD_LOGIC; 
  signal N2622 : STD_LOGIC; 
  signal N2623 : STD_LOGIC; 
  signal N2624 : STD_LOGIC; 
  signal N2625 : STD_LOGIC; 
  signal N2626 : STD_LOGIC; 
  signal N2627 : STD_LOGIC; 
  signal N2628 : STD_LOGIC; 
  signal N2629 : STD_LOGIC; 
  signal N2630 : STD_LOGIC; 
  signal N2631 : STD_LOGIC; 
  signal N2632 : STD_LOGIC; 
  signal N2633 : STD_LOGIC; 
  signal N2634 : STD_LOGIC; 
  signal N2635 : STD_LOGIC; 
  signal N2636 : STD_LOGIC; 
  signal N2637 : STD_LOGIC; 
  signal N2638 : STD_LOGIC; 
  signal N2639 : STD_LOGIC; 
  signal N2640 : STD_LOGIC; 
  signal N2641 : STD_LOGIC; 
  signal N2642 : STD_LOGIC; 
  signal N2643 : STD_LOGIC; 
  signal N2644 : STD_LOGIC; 
  signal N2645 : STD_LOGIC; 
  signal N2646 : STD_LOGIC; 
  signal N2647 : STD_LOGIC; 
  signal N2648 : STD_LOGIC; 
  signal N2649 : STD_LOGIC; 
  signal N2650 : STD_LOGIC; 
  signal N2651 : STD_LOGIC; 
  signal N2652 : STD_LOGIC; 
  signal N2653 : STD_LOGIC; 
  signal N2654 : STD_LOGIC; 
  signal N2655 : STD_LOGIC; 
  signal N2656 : STD_LOGIC; 
  signal N2657 : STD_LOGIC; 
  signal N2658 : STD_LOGIC; 
  signal N2659 : STD_LOGIC; 
  signal N266 : STD_LOGIC; 
  signal N2660 : STD_LOGIC; 
  signal N2661 : STD_LOGIC; 
  signal N2662 : STD_LOGIC; 
  signal N2663 : STD_LOGIC; 
  signal N2664 : STD_LOGIC; 
  signal N2665 : STD_LOGIC; 
  signal N2666 : STD_LOGIC; 
  signal N2667 : STD_LOGIC; 
  signal N2668 : STD_LOGIC; 
  signal N2669 : STD_LOGIC; 
  signal N2670 : STD_LOGIC; 
  signal N2671 : STD_LOGIC; 
  signal N2672 : STD_LOGIC; 
  signal N2673 : STD_LOGIC; 
  signal N2674 : STD_LOGIC; 
  signal N2675 : STD_LOGIC; 
  signal N2676 : STD_LOGIC; 
  signal N2677 : STD_LOGIC; 
  signal N2678 : STD_LOGIC; 
  signal N2679 : STD_LOGIC; 
  signal N268 : STD_LOGIC; 
  signal N2680 : STD_LOGIC; 
  signal N2681 : STD_LOGIC; 
  signal N2682 : STD_LOGIC; 
  signal N2683 : STD_LOGIC; 
  signal N2684 : STD_LOGIC; 
  signal N2685 : STD_LOGIC; 
  signal N2686 : STD_LOGIC; 
  signal N2687 : STD_LOGIC; 
  signal N2688 : STD_LOGIC; 
  signal N2689 : STD_LOGIC; 
  signal N2690 : STD_LOGIC; 
  signal N2691 : STD_LOGIC; 
  signal N2692 : STD_LOGIC; 
  signal N2693 : STD_LOGIC; 
  signal N2694 : STD_LOGIC; 
  signal N2695 : STD_LOGIC; 
  signal N2696 : STD_LOGIC; 
  signal N2697 : STD_LOGIC; 
  signal N2698 : STD_LOGIC; 
  signal N2699 : STD_LOGIC; 
  signal N270 : STD_LOGIC; 
  signal N2700 : STD_LOGIC; 
  signal N2701 : STD_LOGIC; 
  signal N2702 : STD_LOGIC; 
  signal N2703 : STD_LOGIC; 
  signal N2704 : STD_LOGIC; 
  signal N2705 : STD_LOGIC; 
  signal N2706 : STD_LOGIC; 
  signal N2707 : STD_LOGIC; 
  signal N2708 : STD_LOGIC; 
  signal N2709 : STD_LOGIC; 
  signal N2710 : STD_LOGIC; 
  signal N2711 : STD_LOGIC; 
  signal N2712 : STD_LOGIC; 
  signal N2713 : STD_LOGIC; 
  signal N2714 : STD_LOGIC; 
  signal N2715 : STD_LOGIC; 
  signal N2716 : STD_LOGIC; 
  signal N2717 : STD_LOGIC; 
  signal N2718 : STD_LOGIC; 
  signal N2719 : STD_LOGIC; 
  signal N2720 : STD_LOGIC; 
  signal N2721 : STD_LOGIC; 
  signal N2722 : STD_LOGIC; 
  signal N2723 : STD_LOGIC; 
  signal N2724 : STD_LOGIC; 
  signal N2725 : STD_LOGIC; 
  signal N2726 : STD_LOGIC; 
  signal N2727 : STD_LOGIC; 
  signal N2728 : STD_LOGIC; 
  signal N2729 : STD_LOGIC; 
  signal N2730 : STD_LOGIC; 
  signal N2731 : STD_LOGIC; 
  signal N2732 : STD_LOGIC; 
  signal N2733 : STD_LOGIC; 
  signal N2734 : STD_LOGIC; 
  signal N2735 : STD_LOGIC; 
  signal N2736 : STD_LOGIC; 
  signal N2737 : STD_LOGIC; 
  signal N2738 : STD_LOGIC; 
  signal N2739 : STD_LOGIC; 
  signal N274 : STD_LOGIC; 
  signal N2740 : STD_LOGIC; 
  signal N2741 : STD_LOGIC; 
  signal N2742 : STD_LOGIC; 
  signal N2743 : STD_LOGIC; 
  signal N2744 : STD_LOGIC; 
  signal N2745 : STD_LOGIC; 
  signal N2746 : STD_LOGIC; 
  signal N2747 : STD_LOGIC; 
  signal N2748 : STD_LOGIC; 
  signal N2749 : STD_LOGIC; 
  signal N2750 : STD_LOGIC; 
  signal N2751 : STD_LOGIC; 
  signal N2752 : STD_LOGIC; 
  signal N2753 : STD_LOGIC; 
  signal N2754 : STD_LOGIC; 
  signal N2755 : STD_LOGIC; 
  signal N2756 : STD_LOGIC; 
  signal N2757 : STD_LOGIC; 
  signal N2758 : STD_LOGIC; 
  signal N2759 : STD_LOGIC; 
  signal N2760 : STD_LOGIC; 
  signal N2761 : STD_LOGIC; 
  signal N2762 : STD_LOGIC; 
  signal N2763 : STD_LOGIC; 
  signal N2764 : STD_LOGIC; 
  signal N2765 : STD_LOGIC; 
  signal N2766 : STD_LOGIC; 
  signal N2767 : STD_LOGIC; 
  signal N2768 : STD_LOGIC; 
  signal N2769 : STD_LOGIC; 
  signal N2770 : STD_LOGIC; 
  signal N2771 : STD_LOGIC; 
  signal N2772 : STD_LOGIC; 
  signal N2773 : STD_LOGIC; 
  signal N2774 : STD_LOGIC; 
  signal N2775 : STD_LOGIC; 
  signal N2776 : STD_LOGIC; 
  signal N2777 : STD_LOGIC; 
  signal N2778 : STD_LOGIC; 
  signal N2779 : STD_LOGIC; 
  signal N2780 : STD_LOGIC; 
  signal N2781 : STD_LOGIC; 
  signal N2782 : STD_LOGIC; 
  signal N2783 : STD_LOGIC; 
  signal N2784 : STD_LOGIC; 
  signal N2785 : STD_LOGIC; 
  signal N2786 : STD_LOGIC; 
  signal N2787 : STD_LOGIC; 
  signal N2788 : STD_LOGIC; 
  signal N2789 : STD_LOGIC; 
  signal N279 : STD_LOGIC; 
  signal N2790 : STD_LOGIC; 
  signal N2791 : STD_LOGIC; 
  signal N2792 : STD_LOGIC; 
  signal N2793 : STD_LOGIC; 
  signal N2794 : STD_LOGIC; 
  signal N2795 : STD_LOGIC; 
  signal N2796 : STD_LOGIC; 
  signal N2797 : STD_LOGIC; 
  signal N2798 : STD_LOGIC; 
  signal N2799 : STD_LOGIC; 
  signal N2800 : STD_LOGIC; 
  signal N2801 : STD_LOGIC; 
  signal N2802 : STD_LOGIC; 
  signal N2803 : STD_LOGIC; 
  signal N2804 : STD_LOGIC; 
  signal N2805 : STD_LOGIC; 
  signal N2806 : STD_LOGIC; 
  signal N2807 : STD_LOGIC; 
  signal N2808 : STD_LOGIC; 
  signal N2809 : STD_LOGIC; 
  signal N2810 : STD_LOGIC; 
  signal N2811 : STD_LOGIC; 
  signal N2812 : STD_LOGIC; 
  signal N2813 : STD_LOGIC; 
  signal N2814 : STD_LOGIC; 
  signal N2815 : STD_LOGIC; 
  signal N2816 : STD_LOGIC; 
  signal N2817 : STD_LOGIC; 
  signal N2818 : STD_LOGIC; 
  signal N2819 : STD_LOGIC; 
  signal N2820 : STD_LOGIC; 
  signal N2821 : STD_LOGIC; 
  signal N2822 : STD_LOGIC; 
  signal N2823 : STD_LOGIC; 
  signal N2824 : STD_LOGIC; 
  signal N2825 : STD_LOGIC; 
  signal N2826 : STD_LOGIC; 
  signal N2827 : STD_LOGIC; 
  signal N2828 : STD_LOGIC; 
  signal N2829 : STD_LOGIC; 
  signal N2830 : STD_LOGIC; 
  signal N2831 : STD_LOGIC; 
  signal N2832 : STD_LOGIC; 
  signal N2833 : STD_LOGIC; 
  signal N2834 : STD_LOGIC; 
  signal N2835 : STD_LOGIC; 
  signal N2836 : STD_LOGIC; 
  signal N285 : STD_LOGIC; 
  signal N287 : STD_LOGIC; 
  signal N31 : STD_LOGIC; 
  signal N321 : STD_LOGIC; 
  signal N325 : STD_LOGIC; 
  signal N329 : STD_LOGIC; 
  signal N331 : STD_LOGIC; 
  signal N332 : STD_LOGIC; 
  signal N368 : STD_LOGIC; 
  signal N370 : STD_LOGIC; 
  signal N372 : STD_LOGIC; 
  signal N374 : STD_LOGIC; 
  signal N375 : STD_LOGIC; 
  signal N377 : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal N381 : STD_LOGIC; 
  signal N383 : STD_LOGIC; 
  signal N384 : STD_LOGIC; 
  signal N386 : STD_LOGIC; 
  signal N387 : STD_LOGIC; 
  signal N389 : STD_LOGIC; 
  signal N390 : STD_LOGIC; 
  signal N392 : STD_LOGIC; 
  signal N393 : STD_LOGIC; 
  signal N395 : STD_LOGIC; 
  signal N396 : STD_LOGIC; 
  signal N398 : STD_LOGIC; 
  signal N399 : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal N401 : STD_LOGIC; 
  signal N402 : STD_LOGIC; 
  signal N404 : STD_LOGIC; 
  signal N405 : STD_LOGIC; 
  signal N407 : STD_LOGIC; 
  signal N408 : STD_LOGIC; 
  signal N420 : STD_LOGIC; 
  signal N422 : STD_LOGIC; 
  signal N423 : STD_LOGIC; 
  signal N425 : STD_LOGIC; 
  signal N426 : STD_LOGIC; 
  signal N427 : STD_LOGIC; 
  signal N428 : STD_LOGIC; 
  signal N429 : STD_LOGIC; 
  signal N430 : STD_LOGIC; 
  signal N431 : STD_LOGIC; 
  signal N432 : STD_LOGIC; 
  signal N433 : STD_LOGIC; 
  signal N434 : STD_LOGIC; 
  signal N435 : STD_LOGIC; 
  signal N436 : STD_LOGIC; 
  signal N437 : STD_LOGIC; 
  signal N438 : STD_LOGIC; 
  signal N439 : STD_LOGIC; 
  signal N440 : STD_LOGIC; 
  signal N45 : STD_LOGIC; 
  signal N477 : STD_LOGIC; 
  signal N481 : STD_LOGIC; 
  signal N482 : STD_LOGIC; 
  signal N484 : STD_LOGIC; 
  signal N485 : STD_LOGIC; 
  signal N487 : STD_LOGIC; 
  signal N488 : STD_LOGIC; 
  signal N490 : STD_LOGIC; 
  signal N491 : STD_LOGIC; 
  signal N496 : STD_LOGIC; 
  signal N503 : STD_LOGIC; 
  signal N504 : STD_LOGIC; 
  signal N506 : STD_LOGIC; 
  signal N507 : STD_LOGIC; 
  signal N509 : STD_LOGIC; 
  signal N510 : STD_LOGIC; 
  signal N512 : STD_LOGIC; 
  signal N513 : STD_LOGIC; 
  signal N515 : STD_LOGIC; 
  signal N516 : STD_LOGIC; 
  signal N521 : STD_LOGIC; 
  signal N522 : STD_LOGIC; 
  signal N524 : STD_LOGIC; 
  signal N525 : STD_LOGIC; 
  signal N527 : STD_LOGIC; 
  signal N528 : STD_LOGIC; 
  signal N530 : STD_LOGIC; 
  signal N531 : STD_LOGIC; 
  signal N533 : STD_LOGIC; 
  signal N534 : STD_LOGIC; 
  signal N539 : STD_LOGIC; 
  signal N540 : STD_LOGIC; 
  signal N542 : STD_LOGIC; 
  signal N543 : STD_LOGIC; 
  signal N545 : STD_LOGIC; 
  signal N546 : STD_LOGIC; 
  signal N55 : STD_LOGIC; 
  signal N551 : STD_LOGIC; 
  signal N552 : STD_LOGIC; 
  signal N554 : STD_LOGIC; 
  signal N555 : STD_LOGIC; 
  signal N557 : STD_LOGIC; 
  signal N558 : STD_LOGIC; 
  signal N560 : STD_LOGIC; 
  signal N561 : STD_LOGIC; 
  signal N563 : STD_LOGIC; 
  signal N564 : STD_LOGIC; 
  signal N566 : STD_LOGIC; 
  signal N567 : STD_LOGIC; 
  signal N569 : STD_LOGIC; 
  signal N57 : STD_LOGIC; 
  signal N570 : STD_LOGIC; 
  signal N572 : STD_LOGIC; 
  signal N573 : STD_LOGIC; 
  signal N575 : STD_LOGIC; 
  signal N576 : STD_LOGIC; 
  signal N578 : STD_LOGIC; 
  signal N579 : STD_LOGIC; 
  signal N581 : STD_LOGIC; 
  signal N582 : STD_LOGIC; 
  signal N584 : STD_LOGIC; 
  signal N585 : STD_LOGIC; 
  signal N597 : STD_LOGIC; 
  signal N599 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal N601 : STD_LOGIC; 
  signal N603 : STD_LOGIC; 
  signal N607 : STD_LOGIC; 
  signal N609 : STD_LOGIC; 
  signal N611 : STD_LOGIC; 
  signal N613 : STD_LOGIC; 
  signal N615 : STD_LOGIC; 
  signal N617 : STD_LOGIC; 
  signal N619 : STD_LOGIC; 
  signal N621 : STD_LOGIC; 
  signal N623 : STD_LOGIC; 
  signal N625 : STD_LOGIC; 
  signal N627 : STD_LOGIC; 
  signal N631 : STD_LOGIC; 
  signal N635 : STD_LOGIC; 
  signal N637 : STD_LOGIC; 
  signal N639 : STD_LOGIC; 
  signal N641 : STD_LOGIC; 
  signal N643 : STD_LOGIC; 
  signal N645 : STD_LOGIC; 
  signal N647 : STD_LOGIC; 
  signal N649 : STD_LOGIC; 
  signal N651 : STD_LOGIC; 
  signal N653 : STD_LOGIC; 
  signal N657 : STD_LOGIC; 
  signal N66 : STD_LOGIC; 
  signal N661 : STD_LOGIC; 
  signal N663 : STD_LOGIC; 
  signal N665 : STD_LOGIC; 
  signal N667 : STD_LOGIC; 
  signal N669 : STD_LOGIC; 
  signal N679 : STD_LOGIC; 
  signal N683 : STD_LOGIC; 
  signal N685 : STD_LOGIC; 
  signal N687 : STD_LOGIC; 
  signal N689 : STD_LOGIC; 
  signal N691 : STD_LOGIC; 
  signal N693 : STD_LOGIC; 
  signal N7 : STD_LOGIC; 
  signal N700 : STD_LOGIC; 
  signal N710 : STD_LOGIC; 
  signal N711 : STD_LOGIC; 
  signal N715 : STD_LOGIC; 
  signal N716 : STD_LOGIC; 
  signal N718 : STD_LOGIC; 
  signal N719 : STD_LOGIC; 
  signal N721 : STD_LOGIC; 
  signal N722 : STD_LOGIC; 
  signal N724 : STD_LOGIC; 
  signal N725 : STD_LOGIC; 
  signal N727 : STD_LOGIC; 
  signal N728 : STD_LOGIC; 
  signal N730 : STD_LOGIC; 
  signal N731 : STD_LOGIC; 
  signal N733 : STD_LOGIC; 
  signal N734 : STD_LOGIC; 
  signal N736 : STD_LOGIC; 
  signal N737 : STD_LOGIC; 
  signal N76 : STD_LOGIC; 
  signal N778 : STD_LOGIC; 
  signal N786 : STD_LOGIC; 
  signal N788 : STD_LOGIC; 
  signal N790 : STD_LOGIC; 
  signal N791 : STD_LOGIC; 
  signal N793 : STD_LOGIC; 
  signal N795 : STD_LOGIC; 
  signal N799 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal N801 : STD_LOGIC; 
  signal N803 : STD_LOGIC; 
  signal N804 : STD_LOGIC; 
  signal N806 : STD_LOGIC; 
  signal N811 : STD_LOGIC; 
  signal N813 : STD_LOGIC; 
  signal N815 : STD_LOGIC; 
  signal N817 : STD_LOGIC; 
  signal N819 : STD_LOGIC; 
  signal N82 : STD_LOGIC; 
  signal N827 : STD_LOGIC; 
  signal N828 : STD_LOGIC; 
  signal N830 : STD_LOGIC; 
  signal N834 : STD_LOGIC; 
  signal N836 : STD_LOGIC; 
  signal N838 : STD_LOGIC; 
  signal N840 : STD_LOGIC; 
  signal N842 : STD_LOGIC; 
  signal N846 : STD_LOGIC; 
  signal N848 : STD_LOGIC; 
  signal N871 : STD_LOGIC; 
  signal N872 : STD_LOGIC; 
  signal N877 : STD_LOGIC; 
  signal N878 : STD_LOGIC; 
  signal N886 : STD_LOGIC; 
  signal N888 : STD_LOGIC; 
  signal N893 : STD_LOGIC; 
  signal N894 : STD_LOGIC; 
  signal N896 : STD_LOGIC; 
  signal N897 : STD_LOGIC; 
  signal N899 : STD_LOGIC; 
  signal N9 : STD_LOGIC; 
  signal N900 : STD_LOGIC; 
  signal N902 : STD_LOGIC; 
  signal N903 : STD_LOGIC; 
  signal N905 : STD_LOGIC; 
  signal N906 : STD_LOGIC; 
  signal N908 : STD_LOGIC; 
  signal N909 : STD_LOGIC; 
  signal N911 : STD_LOGIC; 
  signal N912 : STD_LOGIC; 
  signal N914 : STD_LOGIC; 
  signal N915 : STD_LOGIC; 
  signal N917 : STD_LOGIC; 
  signal N918 : STD_LOGIC; 
  signal N920 : STD_LOGIC; 
  signal N921 : STD_LOGIC; 
  signal N923 : STD_LOGIC; 
  signal N924 : STD_LOGIC; 
  signal N926 : STD_LOGIC; 
  signal N927 : STD_LOGIC; 
  signal N929 : STD_LOGIC; 
  signal N930 : STD_LOGIC; 
  signal N932 : STD_LOGIC; 
  signal N933 : STD_LOGIC; 
  signal N935 : STD_LOGIC; 
  signal N936 : STD_LOGIC; 
  signal N938 : STD_LOGIC; 
  signal N939 : STD_LOGIC; 
  signal N94 : STD_LOGIC; 
  signal N941 : STD_LOGIC; 
  signal N942 : STD_LOGIC; 
  signal N944 : STD_LOGIC; 
  signal N945 : STD_LOGIC; 
  signal N947 : STD_LOGIC; 
  signal N948 : STD_LOGIC; 
  signal N95 : STD_LOGIC; 
  signal N950 : STD_LOGIC; 
  signal N951 : STD_LOGIC; 
  signal N953 : STD_LOGIC; 
  signal N954 : STD_LOGIC; 
  signal N956 : STD_LOGIC; 
  signal N957 : STD_LOGIC; 
  signal N959 : STD_LOGIC; 
  signal N960 : STD_LOGIC; 
  signal N962 : STD_LOGIC; 
  signal N963 : STD_LOGIC; 
  signal N965 : STD_LOGIC; 
  signal N966 : STD_LOGIC; 
  signal N968 : STD_LOGIC; 
  signal N969 : STD_LOGIC; 
  signal N97 : STD_LOGIC; 
  signal N971 : STD_LOGIC; 
  signal N972 : STD_LOGIC; 
  signal N974 : STD_LOGIC; 
  signal N975 : STD_LOGIC; 
  signal N977 : STD_LOGIC; 
  signal N978 : STD_LOGIC; 
  signal N980 : STD_LOGIC; 
  signal N981 : STD_LOGIC; 
  signal N983 : STD_LOGIC; 
  signal N985 : STD_LOGIC; 
  signal N99 : STD_LOGIC; 
  signal N995 : STD_LOGIC; 
  signal N997 : STD_LOGIC; 
  signal fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_0_OBUF_3263 : STD_LOGIC; 
  signal fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_10_OBUF_3264 : STD_LOGIC; 
  signal fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_11_OBUF_3265 : STD_LOGIC; 
  signal fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_12_OBUF_3266 : STD_LOGIC; 
  signal fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_1_OBUF_3267 : STD_LOGIC; 
  signal fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_2_OBUF_3268 : STD_LOGIC; 
  signal fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_3_OBUF_3269 : STD_LOGIC; 
  signal fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_4_OBUF_3270 : STD_LOGIC; 
  signal fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_5_OBUF_3271 : STD_LOGIC; 
  signal fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_6_OBUF_3272 : STD_LOGIC; 
  signal fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_7_OBUF_3273 : STD_LOGIC; 
  signal fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_8_OBUF_3274 : STD_LOGIC; 
  signal fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_9_OBUF_3275 : STD_LOGIC; 
  signal fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_0_OBUF_3278 : STD_LOGIC; 
  signal fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF_3279 : STD_LOGIC; 
  signal fpga_0_DDR_SDRAM_32Mx64_DDR_CASn_pin_OBUF_3281 : STD_LOGIC; 
  signal fpga_0_DDR_SDRAM_32Mx64_DDR_CKE_pin_OBUF_3283 : STD_LOGIC; 
  signal fpga_0_DDR_SDRAM_32Mx64_DDR_CSn_pin_OBUF_3285 : STD_LOGIC; 
  signal fpga_0_DDR_SDRAM_32Mx64_DDR_Clkn_pin_OBUF_3288 : STD_LOGIC; 
  signal fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293 : STD_LOGIC; 
  signal fpga_0_DDR_SDRAM_32Mx64_DDR_RASn_pin_OBUF_3331 : STD_LOGIC; 
  signal fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333 : STD_LOGIC; 
  signal fpga_0_RS232_Uart_1_sin_pin_IBUF_3344 : STD_LOGIC; 
  signal NlwRenamedSig_IO_sys_rst_pin : STD_LOGIC; 
  signal sys_rst_pin_IBUF_3348 : STD_LOGIC; 
  signal u1_plasma_top_clk : STD_LOGIC; 
  signal u1_plasma_top_clk_2x : STD_LOGIC; 
  signal u1_plasma_top_dcm_lock : STD_LOGIC; 
  signal u1_plasma_top_no_ddr_stop : STD_LOGIC; 
  signal u1_plasma_top_pause : STD_LOGIC; 
  signal u1_plasma_top_reset : STD_LOGIC; 
  signal u1_plasma_top_reset_cpu : STD_LOGIC; 
  signal u1_plasma_top_reset_in : STD_LOGIC; 
  signal u1_plasma_top_sys_clk_in1 : STD_LOGIC; 
  signal u1_plasma_top_u0_clk_clk0_bufg_in : STD_LOGIC; 
  signal u1_plasma_top_u0_clk_clk0_bufg_out : STD_LOGIC; 
  signal u1_plasma_top_u0_clk_clk_2x_bufg_in : STD_LOGIC; 
  signal u1_plasma_top_u0_clk_clk_bufg_in_3393 : STD_LOGIC; 
  signal u1_plasma_top_u0_clk_clk_bufg_in_not0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w1011_3395 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_N0 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_N27 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_N66 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_address_next_10_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_address_next_11_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_address_next_12_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_address_next_13_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_address_next_14_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_address_next_15_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_address_next_16_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_address_next_17_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_address_next_18_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_address_next_19_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_address_next_20_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_address_next_21_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_address_next_22_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_address_next_23_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_address_next_24_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_address_next_28_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_address_next_29_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_address_next_2_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_address_next_30_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_address_next_31_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_address_next_3_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_address_next_4_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_address_next_5_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_address_next_6_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_address_next_7_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_address_next_8_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_address_next_9_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_carry_in_and0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_and0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_and0004 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_and0005 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_and0008 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_and0010 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_and0013 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_and0016 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_and0019 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_and0022 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_and0023 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_and0026 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_and0029 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_not0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0003 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0004 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0005 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0006 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0007 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0008 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0009 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0010 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0011 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0012 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0013 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0014 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0015 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0016 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0017 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0018 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0019 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0020 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0021 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0022 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0023 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0024 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0025 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0026 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0027 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0028 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0029 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0030 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0031 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0032 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0033 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0034 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_counter_reg_xor0035 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_0_mux0000108_3600 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_0_mux000012_3601 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_0_mux0000120_3602 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_0_mux000059_3603 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0007 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_10_mux00004_3606 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_11_mux00004_3607 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_12_mux00004_3608 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_13_mux00004_3609 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_14_mux00004_3610 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_15_mux00004_3611 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_16_mux00004_3612 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_17_mux00004_3613 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_18_mux00004_3614 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_19_mux00004_3615 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_1_mux0000107_3616 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_1_mux0000119_3617 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_1_mux000012_3618 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_1_mux000025_3619 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_1_mux000040_3620 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_1_mux000071_3621 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_20_mux00004_3622 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_21_mux00004_3623 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_22_mux00004_3624 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_23_mux00004_3625 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_24_mux00004_3626 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_24_mux000044_3627 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_25_mux00004_3628 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_25_mux000044_3629 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_26_mux00004_3630 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_26_mux000044_3631 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_27_mux00004_3632 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_27_mux000044_3633 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_28_mux00004_3634 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_28_mux000044_3635 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_29_mux00004_3636 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_29_mux000044_3637 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_2_mux0000114_3638 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_2_mux000012_3639 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_2_mux0000126_3640 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_2_mux000064_3641 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_30_mux00004_3642 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_30_mux000044_3643 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_31_mux00004_3644 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_3_mux0000108_3645 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_3_mux000012_3646 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_3_mux0000120_3647 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_3_mux000059_3648 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_4_mux0000114_3649 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_4_mux000012_3650 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_4_mux0000126_3651 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_4_mux000064_3652 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_5_mux0000108_3653 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_5_mux000012_3654 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_5_mux0000120_3655 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_5_mux000059_3656 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_6_mux0000104_3657 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_6_mux000012_3658 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_6_mux000024_3659 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_6_mux000029_3660 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_6_mux000054_3661 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_6_mux000092_3662 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_7_mux0000105_3663 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_7_mux000012_3664 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_7_mux000025_3665 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_7_mux000032_3666 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_7_mux000057_3667 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_7_mux000093_3668 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_8_mux00004_3669 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_data_r_9_mux00004_3670 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_pause_3671 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_enable_misc : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_enable_uart : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_enable_uart_read : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_gpio0_reg_not0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_irq_mask_reg_not0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000108_3760 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq000019_3761 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq000073_3762 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or000011_3811 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or00004_3812 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or00006_3813 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in_or0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg_and0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_we : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_0_Q_3844 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_2_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_next_cmp_eq0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_result_10_and0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_result_10_xor0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_result_20_xor0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_result_30_and0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_result_30_xor0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_save_cnt_hi_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_110_3877 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_13_3878 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_146_3879 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_191_3880 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_201_3881 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_236_3882 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_284_3883 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_292_3884 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_296_3885 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_313_3886 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_353_3887 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_357_3888 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_4_3889 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_46_3890 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_65_3891 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_79_3892 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_88_3893 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_100_3895 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_13_3896 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_134_3897 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_135_3898 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_156_3899 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_175_3900 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_183_3901 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_193_3902 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_34_3903 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_52 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_61_3905 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_104_3907 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_120 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_1201_3909 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_138_3910 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_186 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_194_3912 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_202_3913 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_226_3914 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_237_3915 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_261 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_28_3917 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_294_3918 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_300_3919 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_347_3920 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_42_3921 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_63 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_631_3923 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_632_3924 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_8_3925 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_85_3926 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_93_3927 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_100_3929 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_127_3930 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_13_3931 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_147_3932 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_153_3933 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_177_3934 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_193_3935 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_34_3936 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_61_3937 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_80_3938 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_106_3940 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_120 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_1201_3942 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_137_3943 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_194_3944 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_202_3945 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_237_3946 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_28_3947 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_300_3948 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_41_3949 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_67_3950 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_8_3951 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_93_3952 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_100_3954 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_13_3955 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_130_3956 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_143_3957 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_156_3958 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_169_3959 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_183_3960 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_200_3961 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_34_3962 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_61_3963 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_80_3964 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_164 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_1641_3968 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_1642_3969 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_182_3970 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_237_3971 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_245_3972 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_343_3973 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_44_3974 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_90_3975 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_107_3977 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_11_3978 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_149_3979 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_187_3980 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_200_3981 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_35_3982 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_60_3983 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_12 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_121_3986 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_122_3987 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_154_3988 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_186_3989 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_24_3990 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_240_3991 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_248_3992 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_33_3993 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_346_3994 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_93_3995 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_11_3997 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_113_3998 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_155_3999 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_193_4000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_206_4001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_35_4002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_63_4003 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_172 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_1721_4006 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_1722_4007 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_190_4008 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_245_4009 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_253_4010 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_27_4011 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_351_4012 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_50_4013 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_98_4014 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_10_4016 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_135_4017 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_143_4018 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_166_4019 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_178_4020 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_21_4021 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_242_4022 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_289_4023 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_324_4024 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_354_4025 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_411_4026 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_43_4027 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_79_4028 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_11_4030 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_112 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_1121_4032 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_1122_4033 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_113_4034 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_156_4035 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_194_4036 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_207_4037 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_35_4038 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_63_4039 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_72_4040 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_106_4042 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_12 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_121_4044 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_122_4045 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_133_4046 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_207_4047 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_215_4048 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_250_4049 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_307_4050 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_359_4051 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_43_4052 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_119_4054 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_138_4055 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_156_4056 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_165_4057 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_175_4058 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_189_4059 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_205_4060 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_27_4061 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_36_4062 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_100_4064 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_111_4065 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_127_4066 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_145_4067 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_16_4068 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_201_4069 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_209_4070 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_28_4071 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_301_4072 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_307_4073 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_48_4074 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_6_4075 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_69_4076 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_11_4078 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_173_4079 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_176_4080 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_195_4081 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_225_4082 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_236_4083 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_252_4084 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_35_4085 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_61_4086 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_79_4087 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_84_4088 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_116_4090 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_12_4091 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_177_4092 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_208_4093 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_263_4094 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_271_4095 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_31_4096 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_363_4097 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_369_4098 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_56_4099 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_106_4101 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_175_4102 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_195_4103 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_226_4104 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_237_4105 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_253_4106 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_27_4107 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_36_4108 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_54_4109 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_57_4110 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_73_4111 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_124_4113 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_198 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_1981_4115 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_1982_4116 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_271_4117 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_279_4118 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_314_4119 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_35_4120 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_371_4121 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_377_4122 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_38_4123 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_423_4124 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_80_4125 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_13_4127 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_135_4128 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_172_4129 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_174_4130 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_194_4131 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_235_4132 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_251_4133 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_34_4134 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_99_4135 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_101_4137 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_149_4138 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_21_4139 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_223_4140 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_296_4141 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_304_4142 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_339_4143 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_396_4144 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_44_4145 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_448_4146 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_112_4148 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_121_4149 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_159_4150 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_160_4151 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_17_4152 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_184 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_196_4154 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_215_4155 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_287_4156 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_38_4157 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_39_4158 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_49_4159 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_65_4160 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_71_4161 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_8_4162 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_87_4163 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_11_4165 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_118_4166 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_144_4167 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_159_4168 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_206_4169 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_227_4170 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_257_4171 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_268_4172 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_284_4173 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_35_4174 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_56_4175 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_70_4176 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_81_4177 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_10 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_101_4180 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_106_4181 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_154_4182 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_163_4183 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_23_4184 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_273_4185 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_286_SW0 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_286_SW01_4187 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_305_4188 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_329_4189 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_359_4190 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_377_4191 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_390_4192 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_47_4193 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_58_4194 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_103_4196 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_127_4197 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_139_4198 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_14_4199 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_158_4200 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_230_4201 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_31_4202 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_314_4203 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_52_4204 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_6_4205 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_90_4206 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_112_4208 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_113_4209 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_134_4210 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_15_4211 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_168_4212 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_211_4213 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_221_4214 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_33_4215 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_35_4216 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_61_4217 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_7_4218 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_82_4219 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_123_4221 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_124_4222 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_138_4223 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_158_4224 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_201_4225 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_265_4226 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_273_4227 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_296_4228 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_307_4229 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_34_4230 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_371_4231 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_418_4232 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_72_4233 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_128_4235 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_13_4236 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_136_4237 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_169_4238 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_212_4239 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_221_4240 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_34_4241 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_61_4242 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_78_4243 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_86_4244 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_118_4246 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_133_4247 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_191 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_1911_4249 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_1912_4250 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_262_4251 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_270_4252 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_294_4253 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_305_4254 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_368_4255 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_415_4256 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_52_4257 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_69_4258 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_9_4259 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_13_4261 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_133_4262 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_134_4263 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_155_4264 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_175_4265 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_183_4266 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_193_4267 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_34_4268 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_61_4269 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_99_4270 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_105_4272 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_163 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_1631_4274 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_1632_4275 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_234_4276 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_242_4277 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_266_4278 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_277_4279 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_28_4280 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_340_4281 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_387_4282 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_41_4283 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_90_4284 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_exception_sig : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_intr_signal_4289 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_intr_signal_and0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_intr_signal_and000013_4291 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_intr_signal_and000026_4292 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_intr_signal_and000035_4293 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_nullify_op : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_pause_any : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_pause_any1_4304 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_pause_any_inv : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_pause_bank : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_pause_mult : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_pause_non_ctrl : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_pause_pipeline : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_11_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_12_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_15_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_16_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_17_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_19_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_20_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_21_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_22_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_28_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_29_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_5_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_6_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_7_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_9_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_reset : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_reset_and0000_inv : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_take_branch : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0023_Result : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0023_Result1_4482 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N01 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N10 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N111 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N13 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N14 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N16 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N17 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N18 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N19 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N20 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N21 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N23 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N24 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N25 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N26 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N27 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N28 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N29 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N30 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N31 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N32 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N33 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N34 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N35 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N36 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N37 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N38 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N39 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N40 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N46 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N48 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N49 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N5 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N6 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_carry_in_and0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_carry_in_and0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_10_2 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_10_21_4520 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_11_1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_11_11_4522 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_12_1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_12_11_4524 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_15_1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_15_11_4526 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_16_1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_16_11_4528 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_17_1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_17_11_4530 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_18_1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_18_11_4532 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_19_1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_19_11_4534 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_20_1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_20_11_4536 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_21_11 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_22_11 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_23_10_4539 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_23_110_4540 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_24_123_4541 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_24_127_4542 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_24_146_4543 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_24_15_4544 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_2_1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_2_11_4546 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_5_1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_5_11_4548 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_6_1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_6_11_4550 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_7_1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_7_11_4552 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_8_1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_8_11_4554 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_9_1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_9_11_4556 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_11_36_4560 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_11_9_4561 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_12_42_4563 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_12_9_4564 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_1_10_4573 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_1_36_4574 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_23_33_4579 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_23_9_4580 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_24_0_4582 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_24_13_4583 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_24_21_4584 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_25_2_4586 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_25_20_4587 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_25_34_4588 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_28_112_4592 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_28_121_4593 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_28_21_4594 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_28_7_4595 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_14_4597 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_3_4598 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_32_4599 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_2_10_4601 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_2_38_4602 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_data_read_var_7_mux0000_3_4640 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_data_read_var_7_mux0000_4_4641 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N12 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N15 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N16 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N17 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N19 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N20 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N211 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N22 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N23 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N24 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N25 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N26 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N27 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N29 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N30 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N32 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N5 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N6 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_10_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_11_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_12_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_13_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_14_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_15_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_16_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_17_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_18_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_19_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_2_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_20_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_21_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_22_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_23_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_24_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_3_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_31_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_4_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_5_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_6_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_7_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_8_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_9_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_0_13_4689 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_0_17_4690 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_10_13_4691 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_11_0_4692 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_12_0_4693 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_19_1_4694 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_1_13_4695 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_21_0_4696 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_21_10_4697 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_21_13_4698 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_22_4_4699 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_28_1_4700 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_29_16 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_29_161_4702 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_2_13_4703 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_3_13_4704 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_5_13_4705 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_7_13_4706 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_9_13_4707 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_15_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_29_cmp_eq0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_29_or0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_7_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_24_1_4721 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_25_1_4723 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_26_1_4725 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_27_1_4727 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_28_1_4729 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_29_1_4731 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_30_1_4733 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_31_1_4735 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_mem_state_reg_4736 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_mem_state_reg_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_15_1_4779 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_1_1_4784 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_26_1_4793 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_27_1_4795 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_28_1_4797 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_29_1_4799 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_30_1_4802 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_out1_SW0 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_out1_SW01 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_N14 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_N15 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_N17 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_N18 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_N21 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_N25 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_N64 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_N67 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_N69 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_a_source_out_0_21_4856 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_117_4857 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_144_4858 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_161_4859 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_164_4860 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_203_4861 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_28 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_281_4863 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_33 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_54_4865 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_1_20_4866 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_1_49_4867 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_1_67_4868 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_2_16_4869 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_2_57_4870 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_2_76_4871 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_3_7_4872 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq0034 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq00341_4875 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_b_source_out_0_29_4876 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_b_source_out_1_22_4877 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_b_source_out_1_7_4878 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_0_35_4879 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_0_39_4880 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_0_60_SW0 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_0_60_SW01_4882 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_2_10_4883 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_2_25_4884 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_2_41_4885 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_2_64_4886 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_2_67_4887 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_and0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_and0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_cmp_eq0020_4890 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_105 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_1051_4893 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_25 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_251_4895 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_61 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_611_4897 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_612_4898 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_18_4900 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_5_4901 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_8_4902 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_exception_out_or0000_4904 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_exception_out_or00001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_mem_source_out_3_1_4906 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_1_10_4907 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_1_51_4908 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_0_mux0002131_4909 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_0_mux0002146_4910 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_0_mux00026_4911 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_1_mux00026_4912 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_2_mux00026_4913 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_3_mux00026_4914 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_4_mux00026_4915 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_4_or0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_4_or00012 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_5_cmp_eq0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_rt_index_and0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_N14 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_N3 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_N5 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_1_1_4925 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_2_1_4927 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_3_1_4929 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_intr_enable_reg_5061 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_intr_enable_reg_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_intr_enable_reg_mux000013_5063 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_intr_enable_reg_mux000018_5064 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_intr_enable_reg_mux00002_5065 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_0_31_5066 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_5071 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or00001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_1_1_SW0_5073 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_N11 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_N3 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_0_0_5110 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_21 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_211_5112 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_33_5113 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_38_5114 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_45_5115 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_11_21_5117 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_11_33_5118 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_11_38_5119 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_11_45_5120 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_12_21_5121 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_12_33_5122 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_12_38_5123 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_12_45_5124 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_47_5125 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_54_5126 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_69_5127 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_76_5128 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_8 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_14_33_5130 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_14_48_5131 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_14_74_5132 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_14_83_5133 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_14_90_5134 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_26_5135 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_28_5136 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_38_5137 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_42 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_48_5139 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_21_5140 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_24 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_33_5142 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_45_5143 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_17_21_5144 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_17_33_5145 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_17_45_5146 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_18_21 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_18_211_5148 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_18_33_5149 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_18_45_5150 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_19_21_5151 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_19_33_5152 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_19_45_5153 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_1_0_5154 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_20_25_5155 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_20_33_5156 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_20_45_5157 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_21_25_5158 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_21_33_5159 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_21_45_5160 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_22_25_5161 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_22_33_5162 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_22_45_5163 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_23_42_5164 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_23_59_5165 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_23_72_5166 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_24_34_5167 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_24_59_5168 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_24_74_5169 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_24_87_5170 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_25_38_5171 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_25_54_5172 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_25_67_5173 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_26_38_5174 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_26_54_5175 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_26_67_5176 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_27_52_5177 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_27_79_5178 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_27_92_5179 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_28_25_5180 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_28_33_5181 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_28_45_5182 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_29_25_5183 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_29_33_5184 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_29_45_5185 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_2_22_5186 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_2_34_5187 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_2_39_5188 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_2_46_5189 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_30_42 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_30_421_5191 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_30_422_5192 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_30_53_5193 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_30_67_5194 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_31_33_5195 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_31_61_5196 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_31_73_5197 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_31_85_5198 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_3_42_5199 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_3_59_5200 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_3_69_5201 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_3_76_5202 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_33_5203 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_48_5204 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_74_5205 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_82_5206 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_89_5207 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_5_21_5208 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_5_33_5209 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_5_38_5210 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_5_45_5211 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_6_21_5212 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_6_33_5213 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_6_38_5214 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_6_45_5215 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_7_21_5216 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_7_33_5217 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_7_38_5218 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_7_50_5219 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_7_73_5220 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_8_21 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_8_211_5222 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_8_33_5223 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_8_38_5224 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_8_45_5225 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_9_21_5226 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_9_33_5227 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_9_38_5228 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_9_45_5229 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0018_xo_0_21 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0018_xo_0_211_5231 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N100 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N101 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N103 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N104 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N108 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N17 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N18 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N87 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N89 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N91 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N93 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N94 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N95 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N96 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N97 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N98 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N99 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11_5250 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11_1_5251 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_11_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_13_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_14_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_15_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_16_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_17_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_18_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_19_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_1_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_20_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_21_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_22_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_23_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_24_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_25_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_26_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_27_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_28_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_29_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_30_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_5_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_7_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_9_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0000_5275 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0002_5276 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0004_5277 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0006_5278 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0008_5279 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0011 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0018 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0021_5282 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0028_5283 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0031_5284 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0038_5285 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0041_5286 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_26_or0001_5287 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_29_or0003_5288 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_sum_or0001_5289 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd0 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd11 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd12 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd16 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd17 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd21 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd22 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd24 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd25 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd29 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd3 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd30 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd34 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd35 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd37 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd38 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd42 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd43 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd47 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd48 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd5 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd50 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd58 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd6 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd8 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd9 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd0 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd16 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd17 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd2 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd21 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd22 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd27 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd29 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd3 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd31 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd34 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd35 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd37 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd38 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd42 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd43 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd5 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd6 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd0 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd10 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd11 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd18 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd19 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd2 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd21 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd22 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd26 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd27 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd3 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd31 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd32 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd34 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd35 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd39 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd40 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd45 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd47 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd5 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd54 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd55 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd7 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd0 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd10 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd11 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd13 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd16 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd17 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd2 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd20 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd3 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd5 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd0 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd12 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd13 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd17 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd18 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd2 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd22 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd23 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd25 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd26 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd3 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd30 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd31 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd5 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd0 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd10 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd11 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd14 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd16 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd2 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd3 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd5 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_bdd1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_bdd10 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_bdd11 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_bdd14 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_bdd2 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_bdd3 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_16_bdd0 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_16_bdd1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_16_bdd4 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_16_bdd6 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_bdd1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_bdd14 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_bdd2 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_bdd3 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_bdd5 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_bdd6 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_18_bdd0 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_18_bdd1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_18_bdd2 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_18_bdd6 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_18_bdd8 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_19_bdd0 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_19_bdd1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_19_bdd2 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_19_bdd6 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_bdd0 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_bdd11 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_bdd3 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_bdd5 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_bdd8 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_bdd9 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_20_bdd2 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_20_bdd6 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_20_bdd8 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_21_bdd2 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_21_bdd6 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_22_bdd0 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_22_bdd1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_22_bdd2 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_22_bdd6 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_22_bdd8 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_23_122_5436 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_23_14_5437 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_23_bdd2 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_23_bdd6 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_24_bdd0 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_24_bdd1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_24_bdd8 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_25_bdd0 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_25_bdd1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_25_bdd6 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_26_bdd4 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_27_bdd2 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_27_bdd4 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_28_bdd2 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_29_bdd2 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_2_bdd2 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_3_bdd2 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N161 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N162 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N163 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N22 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N23 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N24 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N261 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N262 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N263 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N329 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N7 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0003 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0004 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0005 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0006 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0007 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0008 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0009 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0010 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0012 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0013 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0014 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0015 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0016 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0017 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0019 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0020 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0021 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0022 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_0_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_0_mux000019_5497 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_10_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_10_mux00004_5501 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_11_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_11_mux00004_5504 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_12_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_12_mux000015_5507 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_12_mux000034_5508 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_12_mux00004_5509 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_13_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_13_mux00004_5512 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_14_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_14_mux00004_5515 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_15_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_15_mux00004_5518 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_16_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_16_mux00004_5521 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_17_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_17_mux00004_5524 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_18_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_18_mux00004_5527 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_19_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_19_mux00004_5530 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_1_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_1_mux000015_5532 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_1_mux000027_5533 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_1_mux00009_5534 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_20_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_20_mux00004_5538 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_21_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_21_mux00004_5541 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_22_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_22_mux000015_5544 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_22_mux000034_5545 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_22_mux00004_5546 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_23_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_23_mux00004_5549 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_24_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_24_mux00004_5552 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_25_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_25_mux00004_5555 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_26_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_26_mux00004_5558 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_27_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_27_mux00004_5561 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_28_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_28_mux00004_5564 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_29_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_29_mux00004_5567 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_2_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_2_mux000011_5569 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_2_mux000033_5570 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_30_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_30_mux00004_5574 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_31_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_31_mux000011 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_3_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_3_mux000012_5579 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_3_mux000023_5580 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_3_mux00005_5581 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_4_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_4_mux000012_5584 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_4_mux000023_5585 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_4_mux00005_5586 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0005 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_mux000012_5594 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_mux000023_5595 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_mux00005_5596 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_6_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_6_mux000012_5600 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_6_mux000023_5601 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_6_mux00005_5602 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_7_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_7_mux000019_5605 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_7_mux00003_5606 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_8_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_8_mux000019_5609 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_8_mux00003_5610 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_9_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_9_mux00004_5613 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0003 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0006 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0007 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0008 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0011 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0013 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0014 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0016 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0018 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0021 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0022 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_10_4_5689 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_11_4_5691 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_12_13_5693 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_12_16_5694 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_12_39_5695 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_12_4_5696 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_13_4_5698 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_14_4_5700 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_15_15_5702 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_15_34_5703 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_15_4_5704 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_16_4_5706 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_17_15_5708 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_17_34_5709 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_17_4_5710 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_18_4_5712 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_19_15_5714 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_19_34_5715 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_19_4_5716 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_1_4_5718 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_20_4_5720 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_21_4_5722 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_22_13_5724 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_22_16_5725 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_22_39_5726 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_22_4_5727 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_23_4_5729 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_24_4_5731 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_25_15_5733 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_25_34_5734 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_25_4_5735 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_26_4_5737 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_27_15_5739 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_27_34_5740 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_27_4_5741 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_28_4_5743 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_29_15_5745 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_29_34_5746 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_29_4_5747 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_2_12_5749 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_2_13_5750 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_2_37_5751 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_2_4_5752 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_30_4_5754 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_3_4_5757 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_4_4_5759 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_5_17_5761 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_5_36_5762 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_5_4_5763 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_6_4_5765 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_7_17_5767 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_7_36_5768 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_7_4_5769 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_8_4_5771 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_9_15_5773 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_9_34_5774 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_9_4_5775 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0003 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0006 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0007 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0008 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0010 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0013 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0014 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0018 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0024 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0026 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0027 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0030 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0032 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0035 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0036 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0039 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0042 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0043 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0046 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0048 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0049 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0003 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0004 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0005 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0006 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0007 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0008 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0009 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0011 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0015 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0022 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0026 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000_3_17_5830 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000_3_5_5831 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000_5_34_5834 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000_5_5_5835 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000124_5837 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000137_5838 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000015_5839 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000161_5840 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000174_5841 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000188_5842 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000020_5843 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000213_5844 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000226_5845 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000250_5846 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000259_5847 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000272_5848 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000299_5849 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000032_5850 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000037_5851 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000047_5852 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000060_5853 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000065_5854 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000077_5855 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000082_5856 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000092_5857 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_mux0003_5858 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_10_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_10_mux000217_5862 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_10_mux00024_5863 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_11_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_11_mux000217_5866 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_11_mux00024_5867 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_12_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_12_mux000217_5870 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_12_mux00024_5871 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_13_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_13_mux000217_5874 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_13_mux00024_5875 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_14_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_14_mux000217_5878 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_14_mux00024_5879 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_15_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_15_mux000217_5882 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_15_mux00024_5883 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_16_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_16_mux000217_5886 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_16_mux00024_5887 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_17_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_17_mux000217_5890 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_17_mux00024_5891 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_18_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_18_mux000217_5894 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_18_mux00024_5895 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_19_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_19_mux000217_5898 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_19_mux00024_5899 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_1_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_1_mux000217_5901 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_1_mux00024_5902 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_20_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_20_mux000217_5906 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_20_mux00024_5907 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_21_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_21_mux000217_5910 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_21_mux00024_5911 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_22_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_22_mux000217_5914 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_22_mux00024_5915 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_23_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_23_mux000217_5918 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_23_mux00024_5919 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_24_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_24_mux000217_5922 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_24_mux00024_5923 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_25_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_25_mux000217_5926 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_25_mux00024_5927 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_26_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_26_mux000217_5930 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_26_mux00024_5931 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_27_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_27_mux000217_5934 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_27_mux00024_5935 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_28_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_28_mux000217_5938 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_28_mux00024_5939 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_29_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_29_mux000217_5942 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_29_mux00024_5943 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_2_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_2_mux000217_5945 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_2_mux00024_5946 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_30_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_30_mux000217_5950 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_30_mux00024_5951 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_31_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_31_mux000237_5954 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_31_mux00024_5955 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_3_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_3_mux000217_5957 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_3_mux00024_5958 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_4_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_4_mux000217_5961 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_4_mux00024_5962 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_5_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_5_mux000217_5965 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_5_mux00024_5966 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_6_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_6_mux000217_5969 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_6_mux00024_5970 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_7_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_7_mux000217_5973 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_7_mux00024_5974 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_8_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_8_mux000217_5977 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_8_mux00024_5978 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_9_mux0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_9_mux000217_5981 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_9_mux00024_5982 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_mux0000_5984 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_mux00001_5987 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_mux00002_5988 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result0_10_and0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result0_20_and0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result0_30_and0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result1_10_and0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result1_20_and0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result1_30_and0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result2_10_and0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result2_20_and0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result2_30_and0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_11_or0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_14_or0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_14_or0003 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_17_or0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_20_or0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_20_or0003 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_26_or0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_26_or0003 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_5_or0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_5_or0003 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result_10_and0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result_20_and0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result_30_and0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign2_reg_6013 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign2_reg_mux0000_6014 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_6015 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000013_6017 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux0000151_6018 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux0000164_SW0 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux0000164_SW01_6020 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000024_6021 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000029_6022 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000039_6023 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000052_6024 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000057_6025 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000069_6026 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000074_6027 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux00008_6028 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000084_6029 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_or0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0003 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0005 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0007 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0009 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0011 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0013 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0015 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_0_2_6072 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_0_63 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_0_631_6074 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_0_632_6075 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_157_6077 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_17_6078 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_5_6079 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_87_6080 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_88_6081 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_11_157_6083 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_11_17_6084 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_11_5_6085 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_11_87_6086 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_11_88_6087 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_12_106_6089 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_12_176_6090 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_12_35_6091 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_13_157_6093 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_13_17_6094 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_13_5_6095 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_13_87_6096 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_13_88_6097 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_14_157_6099 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_14_17_6100 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_14_5_6101 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_14_87_6102 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_14_88_6103 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_15_157_6105 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_15_17_6106 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_15_5_6107 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_15_87_6108 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_15_88_6109 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_16_157_6111 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_16_17_6112 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_16_5_6113 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_16_87_6114 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_16_88_6115 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_17_157_6117 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_17_17_6118 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_17_5_6119 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_17_87_6120 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_17_88_6121 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_18_157_6123 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_18_17_6124 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_18_5_6125 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_18_87_6126 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_18_88_6127 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_19_157_6129 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_19_17_6130 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_19_5_6131 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_19_87_6132 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_19_88_6133 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_1_156_6135 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_1_18_6136 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_1_88_6137 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_1_89_6138 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_1_9_6139 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_20_157_6141 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_20_17_6142 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_20_5_6143 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_20_87_6144 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_20_88_6145 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_21_157_6147 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_21_17_6148 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_21_5_6149 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_21_87_6150 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_21_88_6151 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_22_106_6153 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_22_176_6154 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_22_35_6155 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_23_157_6157 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_23_17_6158 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_23_5_6159 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_23_87_6160 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_23_88_6161 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_24_157_6163 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_24_17_6164 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_24_5_6165 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_24_87_6166 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_24_88_6167 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_25_157_6169 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_25_17_6170 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_25_5_6171 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_25_87_6172 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_25_88_6173 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_26_157_6175 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_26_17_6176 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_26_5_6177 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_26_87_6178 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_26_88_6179 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_27_157_6181 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_27_17_6182 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_27_5_6183 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_27_87_6184 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_27_88_6185 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_28_157_6187 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_28_17_6188 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_28_5_6189 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_28_87_6190 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_28_88_6191 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_29_157_6193 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_29_17_6194 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_29_5_6195 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_29_87_6196 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_29_88_6197 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_2_105_6199 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_2_174_6200 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_2_35_6201 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_30_17_6203 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_30_39_6204 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_30_5_6205 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_30_93_6206 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_31_44_6208 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_31_9_6209 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_3_158_6211 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_3_18_6212 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_3_5_6213 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_3_88_6214 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_3_89_6215 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_4_157_6217 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_4_17_6218 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_4_5_6219 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_4_87_6220 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_4_88_6221 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_5_157_6223 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_5_17_6224 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_5_5_6225 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_5_87_6226 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_5_88_6227 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_6_157_6229 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_6_17_6230 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_6_5_6231 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_6_87_6232 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_6_88_6233 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_7_157_6235 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_7_17_6236 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_7_5_6237 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_7_87_6238 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_7_88_6239 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_8_157_6241 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_8_17_6242 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_8_5_6243 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_8_87_6244 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_8_88_6245 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_9_157_6247 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_9_17_6248 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_9_5_6249 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_9_87_6250 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_9_88_6251 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_or0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_0_1_6254 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_1_1_6266 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_2_8_6310 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_3_8_6314 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_4_8_6316 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000117_6323 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or000012 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000121_6325 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000122_6326 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000146_6327 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or000025_6328 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or000070_6329 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD_0_1_6331 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD_1_1_6333 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD_2_1_6335 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD_3_1_6337 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_10_12_6372 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_10_27_6373 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_11_12_6375 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_11_27_6376 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_12_12_6378 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_12_27_6379 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_13_12_6381 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_13_27_6382 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_14_12_6384 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_14_27_6385 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_15_43_6387 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_16_17_6389 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_2_43_6405 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_3_12_6409 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_3_27_6410 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_4_12_6412 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_4_27_6413 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_5_12_6415 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_5_27_6416 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_6_12_6418 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_6_27_6419 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_7_12_6421 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_7_27_6422 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_8_12_6424 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_8_27_6425 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_9_12_6427 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_9_27_6428 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000101_6430 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000114_6431 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or000052_6432 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or00009_6433 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_enable_reg_6442 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_enable_reg_and0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_enable_reg_not0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_mult_clock_or0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_mult_clock_or000036_6446 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u2_boot_ram_N0 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Madd_delay_write_reg_addsub0000_cy_3_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Madd_delay_write_reg_addsub0000_cy_6_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_read_reg : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_read_reg1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_read_reg2 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_read_reg3 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_write_reg : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_write_reg1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_write_reg2 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_write_reg3 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy_0_rt_6536 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_0 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_2 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_3 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_4 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_5 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_6 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_7 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_8 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_9 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Mcount_read_value_reg_cy_1_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Mcount_read_value_reg_cy_3_Q : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Mcount_read_value_reg_xor_6_11 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Mcount_read_value_reg_xor_6_111_6567 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_N01 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_N11 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_N4 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_N6 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Result_0_1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Result_1_1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Result_2_1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Result_3_1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Result_4_1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Result_5_1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_Result_6_1 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_bits_read_reg_not0002_inv : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_bits_read_reg_not0003 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_busy_write_sig_inv : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_data_read_reg_not0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_data_save_reg_0_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_data_save_reg_0_not0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_data_save_reg_16_not0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_data_save_reg_17_and0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_data_save_reg_17_not0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_data_save_reg_1_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_data_save_reg_2_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_data_save_reg_3_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_data_save_reg_4_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_data_save_reg_5_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_data_save_reg_6_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_data_save_reg_7_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_data_save_reg_8_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_data_write_reg_not0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_cmp_eq0000 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_not0002_inv : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_not0003 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_and0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_and000110_6683 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_and000119_6684 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001_0_1_6686 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001_0_2_6687 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_not0002 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_read_value_reg_not0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_read_value_reg_not000110_6706 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_read_value_reg_not000121_6707 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_read_value_reg_not000143_6708 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u3_uart_read_value_reg_not000154_6709 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_write_enable_and0000 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_active_ddr : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_initiating : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u1_ddr_init_Madd_wait_cnt_addsub0000_cy_3_Q : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u1_ddr_init_Madd_wait_cnt_addsub0000_cy_5_Q : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u1_ddr_init_N11 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u1_ddr_init_N2 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u1_ddr_init_N8 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u1_ddr_init_N9 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done831_6737 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done862_6738 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u1_ddr_init_init_step_3_1_6745 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u1_ddr_init_initiating1_6752 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u1_ddr_init_select_flag : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle_1_14_6772 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle_1_19_6773 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_Mcount_cycle_count_eqn_0 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_Mcount_cycle_count_eqn_1 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_Mcount_cycle_count_eqn_2 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_1_rt_6793 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_2_rt_6795 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_3_rt_6797 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_4_rt_6799 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_5_rt_6801 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_6_rt_6803 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_0 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_1 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_2 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_3 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_4 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_5 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_6 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_7 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_xor_7_rt_6813 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_SD_A_cmp_eq0002 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_SD_LDM_not0001 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_SD_UDM_not0001 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_0_0_6825 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_0_1_6826 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_0_10_6827 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_0_11_6828 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_0_12_6829 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_0_2_6830 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_0_3_6831 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_0_4_6832 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_0_5_6833 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_0_6_6834 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_0_7_6835 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_0_8_6836 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_0_9_6837 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_0_and0000 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_1_0_6839 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_1_1_6840 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_1_10_6841 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_1_11_6842 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_1_12_6843 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_1_2_6844 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_1_3_6845 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_1_4_6846 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_1_5_6847 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_1_6_6848 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_1_7_6849 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_1_8_6850 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_1_9_6851 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_1_and0000 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_2_0_6853 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_2_1_6854 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_2_10_6855 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_2_11_6856 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_2_12_6857 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_2_2_6858 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_2_3_6859 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_2_4_6860 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_2_5_6861 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_2_6_6862 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_2_7_6863 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_2_8_6864 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_2_9_6865 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_2_and0000 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_3_0_6867 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_3_1_6868 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_3_10_6869 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_3_11_6870 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_3_12_6871 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_3_2_6872 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_3_3_6873 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_3_4_6874 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_3_5_6875 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_3_6_6876 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_3_7_6877 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_3_8_6878 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_3_9_6879 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_3_and0000 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_bank_open_0_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_bank_open_1_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_bank_open_2_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_bank_open_3_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_bank_open_mux0000 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_2_mux0001 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_2_mux00011_6906 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_2_mux00012_6907 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_3_mux0001 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_3_mux00011_6910 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_3_mux00012_6911 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_cke_reg_6914 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_clk_inv : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_clk_p_6916 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_clk_p_1_6917 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_clk_p_2_6918 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_clk_p_3_6919 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_0_12_6920 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_0_19 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_0_36_6922 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_18_6923 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_21_6924 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_31 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_44_6926 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_56_6927 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_79_6928 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_112_6929 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_123_6930 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_141_6931 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_26_6932 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_46_6933 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_5_6934 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_62_6935 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_cycle_count_not0001_6942 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_data_read_10_and0000 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_data_read_29_and0000 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_data_write2_16_mux0001 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_data_write2_17_mux0001 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_data_write2_18_mux0001 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_data_write2_19_mux0001 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_data_write2_20_mux0001 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_data_write2_21_mux0001 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_data_write2_22_mux0001 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_data_write2_23_mux0001 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_data_write2_24_mux0001 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_data_write2_25_mux0001 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_data_write2_26_mux0001 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_data_write2_27_mux0001 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_data_write2_28_mux0001 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_data_write2_29_mux0001 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_data_write2_30_mux0001 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_data_write2_31_mux0001 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_pause_and000019_7041 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_pause_and00007_7042 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_pause_and00009_7043 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_reset_in_inv : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd1_7053 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd2_7054 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd3_7055 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd4_7056 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_7057 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_In11_7058 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_In111 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_In1111_7060 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_In30_7061 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd6_7062 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd7_7063 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd8_7064 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd9_7065 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_state_prev_and0000_7066 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_state_prev_cmp_eq0008 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_state_prev_cmp_eq0009 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_state_prev_cmp_eq0010 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_state_prev_cmp_eq0011 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_state_prev_cmp_eq0012 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_state_prev_cmp_eq0014 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_state_prev_cmp_eq0016 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_write_active_7074 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_write_active_inv : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_write_active_not0001 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_write_prev_7077 : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_write_prev_not0001 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_22_mux000015_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_21_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_135_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_24_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_8_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_221_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_61_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_27_2_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_25_15_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_123_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_273_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_51_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_27_15_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_51_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_29_15_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_133_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_24_2_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_23_31_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_23_14_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_61_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_105_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_2_25_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_80_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_177_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_0_35_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_321_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_2_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or00006_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_80_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_156_O : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_address_ddr_17_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_11_36_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_8_O : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_address_ddr_12_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_pause_and00007_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_237_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_24_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_154_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_63_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_98_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_22_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_30_17_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_29_87_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_27_87_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_26_87_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_23_87_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_19_87_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0006_xo_0_21_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_225_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_23_117_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_27_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_177_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_263_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_47_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_154_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_273_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_26_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_172_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_251_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_35_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_279_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_371_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_70_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_118_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_28_33_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_22_33_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_20_33_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_30_53_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_24_74_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_31_73_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_13_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_88_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_146_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_284_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_24_21_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_106_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_165_O : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_0_50_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_448_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_237_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_result_26_xor0000_xo_0_21_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_0_31_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_22_21_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_SW0_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_223_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_23_33_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_0_12_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_1_8_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0001_xo_0_21_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0005_xo_0_21_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_26_173_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_25_173_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_24_173_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_23_173_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_21_173_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_20_173_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_19_173_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_18_173_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_17_173_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_16_173_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_15_173_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_14_173_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_13_173_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_11_173_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_173_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_9_173_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_8_173_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_7_173_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_6_173_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_5_173_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_4_173_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_3_174_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_1_172_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle_1_110_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_28_7_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_28_16_SW1_SW0_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00011_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_25_20_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_22_39_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_19_16_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_235_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and00021111_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and00021111_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_22_21_SW1_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0028_SW1_SW1_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_SW1_SW1_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_13_16_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_29_173_SW0_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_24_146_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_31_71_SW0_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_SW6_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_SW7_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_353_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_2_14_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_1_14_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_SW8_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_pause_SW3_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_SW1_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_branch_func_2_SW18_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_20_16_SW2_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u2_boot_ram_block_enable_and0000_SW0_SW0_SW0_SW0_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_48_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_24_13_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_25_31_SW0_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_1_10_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_415_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_56_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_42_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_72_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_pause_any1_SW1_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_57_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_mult_clock_or000036_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_mult_func_3_1_SW1_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_2_46_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_6_45_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_5_45_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_3_76_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_89_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_pause_any1_SW4_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_92_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_44_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_28_173_SW0_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_27_173_SW0_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_cpu_pause_SW13_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and000031_SW1_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or000022_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_0_SW1_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0002_xo_0_21_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0009_xo_0_21_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_392_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_397_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_33_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_103_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_79_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_67_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_130_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000169_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_134_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_113_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_87_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_193_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_193_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_43_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_SW6_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_79_SW0_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_193_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_207_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_200_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_206_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_b_source_out_0_29_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_12_42_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_31_44_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_2_202_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000148_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_12_204_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_27_79_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_19_33_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_17_33_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_25_54_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_18_33_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_26_54_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_23_59_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_33_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_85_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_reset_or0000_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_enable_uart_and0000_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_178_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_25_11_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_402_SW1_F_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_36_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_106_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_423_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_32_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_221_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_13_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_13_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_13_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_13_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_13_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_13_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_61_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_24_11_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_next_1_SW2_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_9_110_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_8_110_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_12_110_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_11_110_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_110_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_141_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_14_155_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_22_35_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_0_123_SW0_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_7_73_O : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_176_O : STD_LOGIC; 
  signal fpga_0_RS232_Uart_1_ctsN_pin_IBUF_7315 : STD_LOGIC; 
  signal fpga_0_DDR_CLK_FB_IBUF_7316 : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_31_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_31_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_31_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_31_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_30_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_30_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_30_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_30_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_29_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_29_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_29_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_29_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_28_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_28_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_28_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_28_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_27_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_27_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_27_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_27_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_26_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_26_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_26_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_26_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_25_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_25_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_25_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_25_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_24_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_24_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_24_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_24_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_23_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_23_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_23_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_23_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_22_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_22_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_22_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_22_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_21_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_21_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_21_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_21_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_20_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_20_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_20_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_20_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_19_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_19_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_19_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_19_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_18_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_18_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_18_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_18_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_17_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_17_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_17_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_17_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_16_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_16_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_16_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_16_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_15_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_15_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_15_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_15_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_14_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_14_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_14_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_14_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_13_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_13_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_13_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_13_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_12_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_12_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_12_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_12_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_11_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_11_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_11_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_11_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_10_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_10_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_10_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_10_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_9_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_9_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_9_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_9_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_8_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_8_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_8_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_8_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_7_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_7_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_7_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_7_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_6_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_6_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_6_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_6_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_5_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_5_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_5_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_5_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_4_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_4_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_4_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_4_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_3_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_3_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_3_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_3_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_2_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_2_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_2_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_2_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_1_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_1_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_1_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_1_reg_bit1a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_0_reg_bit2b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_0_reg_bit2a_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_0_reg_bit1b_SPO : STD_LOGIC; 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_0_reg_bit1a_SPO : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_PSCLK_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DWE_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DEN_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DCLK_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_CLK90_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_CLK180_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_CLK270_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_CLK2X_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_CLK2X180_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_CLKDV_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_CLKFX180_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_PSDONE_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DRDY_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DADDR_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DADDR_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DADDR_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DADDR_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DADDR_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DADDR_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DADDR_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_0_UNCONNECTED : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_0_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_1_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_10_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_2_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_3_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_4_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_11_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_5_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_0_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_12_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_6_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_1_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_13_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_7_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_8_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_2_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_14_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_3_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_15_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_20_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_9_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_21_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_16_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_23_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_22_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_17_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_18_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_24_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_19_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_30_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_26_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_25_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_31_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_27_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_28_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_29_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_4_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_5_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_cycle_count2_0_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_cycle_count2_1_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_cycle_count2_2_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_42_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_43_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_44_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_45_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_46_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_47_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_32_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_33_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_34_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_35_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_36_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_37_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_38_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_39_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_40_C : STD_LOGIC; 
  signal NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_41_C : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_CLKB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_REGCEB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ENB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_SSRB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_WEB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_WEB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_WEB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_WEB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_CLKB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_REGCEB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ENB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_SSRB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_WEB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_WEB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_WEB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_WEB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_CLKB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_REGCEB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ENB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_SSRB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_WEB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_WEB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_WEB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_WEB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_CLKB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_REGCEB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ENB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_SSRB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_WEB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_WEB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_WEB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_WEB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_CLKB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_REGCEB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ENB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_SSRB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_WEB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_WEB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_WEB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_WEB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_CLKB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_REGCEB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ENB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_SSRB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_WEB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_WEB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_WEB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_WEB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_CLKB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_REGCEB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ENB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_SSRB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_WEB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_WEB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_WEB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_WEB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_CLKB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_REGCEB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ENB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_SSRB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_WEB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_WEB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_WEB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_WEB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_CLKB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_REGCEB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ENB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_SSRB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_WEB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_WEB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_WEB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_WEB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal u1_plasma_top_data_write : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u1_plasma_top_u1_plasma_byte_we_next : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u1_plasma_top_u1_plasma_cache_ram_address : STD_LOGIC_VECTOR ( 15 downto 12 ); 
  signal u1_plasma_top_u1_plasma_cache_ram_byte_we : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u1_plasma_top_u1_plasma_cache_ram_data_w : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u1_plasma_top_u1_plasma_counter_hi_reg : STD_LOGIC_VECTOR ( 39 downto 32 ); 
  signal u1_plasma_top_u1_plasma_counter_reg : STD_LOGIC_VECTOR ( 39 downto 0 ); 
  signal u1_plasma_top_u1_plasma_cpu_data_r : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u1_plasma_top_u1_plasma_gpio0_reg : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u1_plasma_top_u1_plasma_gpio0_reg_mux0000 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u1_plasma_top_u1_plasma_irq_mask_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_cy : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do : STD_LOGIC_VECTOR2 ( 0 downto 0 , 31 downto 0 ); 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_enable : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_sel_buf : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_out : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_next : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_Result : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_a_source : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_alu_func : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_b_source : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_branch_func : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_bus : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_c_source : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_mem_source : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_mult_func : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_pc_source : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_rd_index : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_reg_dest : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_reg_destD : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_reg_source : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_reg_target : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_reset_reg : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_rs_index : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_rt_index : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_shift_func : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001 : STD_LOGIC_VECTOR ( 29 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg : STD_LOGIC_VECTOR ( 31 downto 2 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg_mux0000 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w : STD_LOGIC_VECTOR ( 31 downto 24 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1 : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out : STD_LOGIC_VECTOR ( 5 downto 2 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_Msub_count_reg_addsub0000_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000 : STD_LOGIC_VECTOR ( 30 downto 2 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000 : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum : STD_LOGIC_VECTOR ( 31 downto 31 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u2_boot_ram_block_do : STD_LOGIC_VECTOR2 ( 0 downto 0 , 31 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u2_boot_ram_block_enable : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal u1_plasma_top_u1_plasma_u3_uart_Result : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u3_uart_bits_read_reg : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u3_uart_bits_write_reg : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u3_uart_data_read_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u3_uart_data_save_reg : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u3_uart_data_write_reg : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u3_uart_data_write_reg_mux0000 : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u3_uart_delay_read_reg : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u3_uart_delay_write_reg : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal u1_plasma_top_u1_plasma_u3_uart_read_value_reg : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal u1_plasma_top_u2_ddr_address_ddr : STD_LOGIC_VECTOR ( 24 downto 12 ); 
  signal u1_plasma_top_u2_ddr_address_init : STD_LOGIC_VECTOR ( 10 downto 10 ); 
  signal u1_plasma_top_u2_ddr_byte_we_ddr : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal u1_plasma_top_u2_ddr_byte_we_init : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal u1_plasma_top_u2_ddr_u1_ddr_init_init_step : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal u1_plasma_top_u2_ddr_u1_ddr_init_next_step : STD_LOGIC_VECTOR ( 11 downto 11 ); 
  signal u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_mux0002 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_lut : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal u1_plasma_top_u2_ddr_u2_ddr_Result : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal u1_plasma_top_u2_ddr_u2_ddr_address_row_mux0000 : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal u1_plasma_top_u2_ddr_u2_ddr_bank_open : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal u1_plasma_top_u2_ddr_u2_ddr_cycle_count2 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal u1_plasma_top_u2_ddr_u2_ddr_cycle_count : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal u1_plasma_top_u2_ddr_u2_ddr_data_read : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u1_plasma_top_u2_ddr_u2_ddr_data_write2 : STD_LOGIC_VECTOR ( 47 downto 0 ); 
  signal u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt : STD_LOGIC_VECTOR ( 7 downto 0 ); 
begin
  NlwRenamedSig_IO_sys_rst_pin <= sys_rst_pin;
  XST_GND : X_ZERO
    port map (
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293
    );
  XST_VCC : X_ONE
    port map (
      O => N1
    );
  u1_plasma_top_u0_clk_clk_bufg_in : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      RST => u1_plasma_top_reset_in,
      I => u1_plasma_top_u0_clk_clk_bufg_in_not0001,
      O => u1_plasma_top_u0_clk_clk_bufg_in_3393,
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u0_clk_CLK0_BUF : X_CKBUF
    port map (
      I => u1_plasma_top_u0_clk_clk0_bufg_in,
      O => u1_plasma_top_u0_clk_clk0_bufg_out
    );
  u1_plasma_top_u0_clk_CLK2X_BUF : X_CKBUF
    port map (
      I => u1_plasma_top_u0_clk_clk_2x_bufg_in,
      O => u1_plasma_top_clk_2x
    );
  u1_plasma_top_u0_clk_CLK_BUF : X_CKBUF
    port map (
      I => u1_plasma_top_u0_clk_clk_bufg_in_3393,
      O => u1_plasma_top_clk
    );
  u1_plasma_top_SYS_CLK_INST : X_BUF
    port map (
      I => sys_clk_pin,
      O => u1_plasma_top_sys_clk_in1
    );
  u1_plasma_top_u0_clk_DCM_BASE0 : X_DCM_ADV
    generic map(
      CLKDV_DIVIDE => 2.000000,
      CLKFX_DIVIDE => 24,
      CLKFX_MULTIPLY => 19,
      CLKIN_DIVIDE_BY_2 => FALSE,
      CLKIN_PERIOD => 10.000000,
      CLKOUT_PHASE_SHIFT => "NONE",
      CLK_FEEDBACK => "1X",
      DCM_AUTOCALIBRATION => TRUE,
      DCM_PERFORMANCE_MODE => "MAX_SPEED",
      DESKEW_ADJUST => "SYSTEM_SYNCHRONOUS",
      DFS_FREQUENCY_MODE => "LOW",
      DLL_FREQUENCY_MODE => "LOW",
      DUTY_CYCLE_CORRECTION => TRUE,
      PHASE_SHIFT => 0,
      STARTUP_WAIT => FALSE,
      SIM_DEVICE => "VIRTEX4",
      FACTORY_JF => X"F0F0"
    )
    port map (
      CLKIN => u1_plasma_top_sys_clk_in1,
      CLKFB => u1_plasma_top_u0_clk_clk0_bufg_out,
      RST => u1_plasma_top_reset_in,
      PSINCDEC => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      PSEN => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      PSCLK => NLW_u1_plasma_top_u0_clk_DCM_BASE0_PSCLK_UNCONNECTED,
      DWE => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DWE_UNCONNECTED,
      DEN => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DEN_UNCONNECTED,
      DCLK => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DCLK_UNCONNECTED,
      CLK0 => u1_plasma_top_u0_clk_clk0_bufg_in,
      CLK90 => NLW_u1_plasma_top_u0_clk_DCM_BASE0_CLK90_UNCONNECTED,
      CLK180 => NLW_u1_plasma_top_u0_clk_DCM_BASE0_CLK180_UNCONNECTED,
      CLK270 => NLW_u1_plasma_top_u0_clk_DCM_BASE0_CLK270_UNCONNECTED,
      CLK2X => NLW_u1_plasma_top_u0_clk_DCM_BASE0_CLK2X_UNCONNECTED,
      CLK2X180 => NLW_u1_plasma_top_u0_clk_DCM_BASE0_CLK2X180_UNCONNECTED,
      CLKDV => NLW_u1_plasma_top_u0_clk_DCM_BASE0_CLKDV_UNCONNECTED,
      CLKFX => u1_plasma_top_u0_clk_clk_2x_bufg_in,
      CLKFX180 => NLW_u1_plasma_top_u0_clk_DCM_BASE0_CLKFX180_UNCONNECTED,
      LOCKED => u1_plasma_top_dcm_lock,
      PSDONE => NLW_u1_plasma_top_u0_clk_DCM_BASE0_PSDONE_UNCONNECTED,
      DRDY => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DRDY_UNCONNECTED,
      DADDR(6) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DADDR_6_UNCONNECTED,
      DADDR(5) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DADDR_5_UNCONNECTED,
      DADDR(4) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DADDR_4_UNCONNECTED,
      DADDR(3) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DADDR_3_UNCONNECTED,
      DADDR(2) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DADDR_2_UNCONNECTED,
      DADDR(1) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DADDR_1_UNCONNECTED,
      DADDR(0) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DADDR_0_UNCONNECTED,
      DI(15) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_15_UNCONNECTED,
      DI(14) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_14_UNCONNECTED,
      DI(13) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_13_UNCONNECTED,
      DI(12) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_12_UNCONNECTED,
      DI(11) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_11_UNCONNECTED,
      DI(10) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_10_UNCONNECTED,
      DI(9) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_9_UNCONNECTED,
      DI(8) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_8_UNCONNECTED,
      DI(7) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_7_UNCONNECTED,
      DI(6) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_6_UNCONNECTED,
      DI(5) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_5_UNCONNECTED,
      DI(4) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_4_UNCONNECTED,
      DI(3) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_3_UNCONNECTED,
      DI(2) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_2_UNCONNECTED,
      DI(1) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_1_UNCONNECTED,
      DI(0) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DI_0_UNCONNECTED,
      DO(15) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_15_UNCONNECTED,
      DO(14) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_14_UNCONNECTED,
      DO(13) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_13_UNCONNECTED,
      DO(12) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_12_UNCONNECTED,
      DO(11) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_11_UNCONNECTED,
      DO(10) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_10_UNCONNECTED,
      DO(9) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_9_UNCONNECTED,
      DO(8) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_8_UNCONNECTED,
      DO(7) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_7_UNCONNECTED,
      DO(6) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_6_UNCONNECTED,
      DO(5) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_5_UNCONNECTED,
      DO(4) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_4_UNCONNECTED,
      DO(3) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_3_UNCONNECTED,
      DO(2) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_2_UNCONNECTED,
      DO(1) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_1_UNCONNECTED,
      DO(0) => NLW_u1_plasma_top_u0_clk_DCM_BASE0_DO_0_UNCONNECTED
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_0_C,
      CE => u1_plasma_top_u2_ddr_u2_ddr_clk_inv,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_data_write(0),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(0),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_1_C,
      CE => u1_plasma_top_u2_ddr_u2_ddr_clk_inv,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_data_write(1),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(1),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_10_C,
      CE => u1_plasma_top_u2_ddr_u2_ddr_clk_inv,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_data_write(10),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(10),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_2_C,
      CE => u1_plasma_top_u2_ddr_u2_ddr_clk_inv,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_data_write(2),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(2),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_3_C,
      CE => u1_plasma_top_u2_ddr_u2_ddr_clk_inv,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_data_write(3),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(3),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_4_C,
      CE => u1_plasma_top_u2_ddr_u2_ddr_clk_inv,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_data_write(4),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(4),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_11_C,
      CE => u1_plasma_top_u2_ddr_u2_ddr_clk_inv,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_data_write(11),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(11),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_5_C,
      CE => u1_plasma_top_u2_ddr_u2_ddr_clk_inv,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_data_write(5),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(5),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_0_C,
      CE => u1_plasma_top_u2_ddr_u2_ddr_clk_inv,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_byte_we_ddr(0),
      O => u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2(0),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_bank_open_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_bank_open_0_mux0000,
      O => u1_plasma_top_u2_ddr_u2_ddr_bank_open(0),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_12_C,
      CE => u1_plasma_top_u2_ddr_u2_ddr_clk_inv,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_data_write(12),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(12),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_6_C,
      CE => u1_plasma_top_u2_ddr_u2_ddr_clk_inv,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_data_write(6),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(6),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_1_C,
      CE => u1_plasma_top_u2_ddr_u2_ddr_clk_inv,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_byte_we_ddr(1),
      O => u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2(1),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_13_C,
      CE => u1_plasma_top_u2_ddr_u2_ddr_clk_inv,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_data_write(13),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(13),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_7_C,
      CE => u1_plasma_top_u2_ddr_u2_ddr_clk_inv,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_data_write(7),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(7),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_bank_open_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_bank_open_1_mux0000,
      O => u1_plasma_top_u2_ddr_u2_ddr_bank_open(1),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_8_C,
      CE => u1_plasma_top_u2_ddr_u2_ddr_clk_inv,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_data_write(8),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(8),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_2_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_2_mux0001,
      O => u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2(2),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_14_C,
      CE => u1_plasma_top_u2_ddr_u2_ddr_clk_inv,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_data_write(14),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(14),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_bank_open_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_bank_open_2_mux0000,
      O => u1_plasma_top_u2_ddr_u2_ddr_bank_open(2),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_3_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_3_mux0001,
      O => u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2(3),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_write_prev : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_write_prev_not0001,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_SD_A_cmp_eq0002,
      O => u1_plasma_top_u2_ddr_u2_ddr_write_prev_7077,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_15_C,
      CE => u1_plasma_top_u2_ddr_u2_ddr_clk_inv,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_data_write(15),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(15),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_bank_open_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_bank_open_3_mux0000,
      O => u1_plasma_top_u2_ddr_u2_ddr_bank_open(3),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_20_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2_20_mux0001,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(20),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_9_C,
      CE => u1_plasma_top_u2_ddr_u2_ddr_clk_inv,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_data_write(9),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(9),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_21_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2_21_mux0001,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(21),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_16_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2_16_mux0001,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(16),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_23_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2_23_mux0001,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(23),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_22_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2_22_mux0001,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(22),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_17_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2_17_mux0001,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(17),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_18_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2_18_mux0001,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(18),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_24 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_24_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2_24_mux0001,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(24),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_19_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2_19_mux0001,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(19),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_30 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_30_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2_30_mux0001,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(30),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_26 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_26_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2_26_mux0001,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(26),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_25 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_25_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2_25_mux0001,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(25),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_31 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_31_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2_31_mux0001,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(31),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_27 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_27_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2_27_mux0001,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(27),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_28 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_28_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2_28_mux0001,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(28),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_clk_p : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_reset_in_inv,
      I => u1_plasma_top_clk,
      O => u1_plasma_top_u2_ddr_u2_ddr_clk_p_6916,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_29 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_29_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2_29_mux0001,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(29),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_0_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(12),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_0_6825,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_0_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(13),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_1_6826,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_0_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(14),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_2_6830,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_0_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(15),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_3_6831,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_0_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(16),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_4_6832,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_0_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(17),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_5_6833,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_0_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(18),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_6_6834,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_0_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(19),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_7_6835,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_0_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(20),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_8_6836,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_0_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(21),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_9_6837,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_0_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(22),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_10_6827,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_0_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(23),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_11_6828,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_0_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(24),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_12_6829,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_1_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(12),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_0_6839,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_1_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(13),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_1_6840,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_1_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(14),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_2_6844,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_1_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(15),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_3_6845,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_1_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(16),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_4_6846,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_1_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(17),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_5_6847,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_1_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(18),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_6_6848,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_1_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(19),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_7_6849,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_1_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(20),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_8_6850,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_1_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(21),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_9_6851,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_1_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(22),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_10_6841,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_1_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(23),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_11_6842,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_1_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(24),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_12_6843,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_2_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(12),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_0_6853,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_2_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(13),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_1_6854,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_2_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(14),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_2_6858,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_2_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(15),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_3_6859,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_2_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(16),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_4_6860,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_2_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(17),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_5_6861,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_2_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(18),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_6_6862,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_2_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(19),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_7_6863,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_2_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(20),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_8_6864,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_2_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(21),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_9_6865,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_2_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(22),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_10_6855,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_2_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(23),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_11_6856,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_2_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(24),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_12_6857,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_3_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(12),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_0_6867,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_3_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(13),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_1_6868,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_3_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(14),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_2_6872,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_3_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(15),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_3_6873,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_3_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(16),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_4_6874,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_3_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(17),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_5_6875,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_3_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(18),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_6_6876,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_3_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(19),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_7_6877,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_3_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(20),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_8_6878,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_3_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(21),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_9_6879,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_3_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(22),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_10_6869,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_3_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(23),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_11_6870,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_3_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_and0000,
      I => u1_plasma_top_u2_ddr_address_ddr(24),
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_12_6871,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_cke_reg : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_active_ddr,
      RST => u1_plasma_top_reset,
      I => N1,
      O => u1_plasma_top_u2_ddr_u2_ddr_cke_reg_6914,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_write_active : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u2_ddr_write_active_not0001,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_SD_A_cmp_eq0002,
      O => u1_plasma_top_u2_ddr_u2_ddr_write_active_7074,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_4_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2(2),
      O => u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2(4),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_5_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2(3),
      O => u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2(5),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_cycle_count2_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_cycle_count2_0_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_cycle_count(0),
      O => u1_plasma_top_u2_ddr_u2_ddr_cycle_count2(0),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_cycle_count2_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_cycle_count2_1_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_cycle_count(1),
      O => u1_plasma_top_u2_ddr_u2_ddr_cycle_count2(1),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_cycle_count2_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_cycle_count2_2_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_cycle_count(2),
      O => u1_plasma_top_u2_ddr_u2_ddr_cycle_count2(2),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_29 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_29_and0000,
      I => N428,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(29),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_10_and0000,
      I => N425,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(10),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_10_and0000,
      I => N426,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(11),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_10_and0000,
      I => N427,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(12),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_10_and0000,
      I => N428,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(13),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_10_and0000,
      I => N431,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(0),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_10_and0000,
      I => N429,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(14),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_10_and0000,
      I => N432,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(1),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_29_and0000,
      I => N435,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(20),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_10_and0000,
      I => N430,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(15),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_10_and0000,
      I => N433,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(2),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_29_and0000,
      I => N436,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(21),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_29_and0000,
      I => N431,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(16),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_29_and0000,
      I => N432,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(17),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_10_and0000,
      I => N434,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(3),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_29_and0000,
      I => N437,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(22),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_10_and0000,
      I => N435,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(4),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_29_and0000,
      I => N438,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(23),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_29_and0000,
      I => N433,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(18),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_10_and0000,
      I => N436,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(5),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_29_and0000,
      I => N434,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(19),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_24 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_29_and0000,
      I => N439,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(24),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_10_and0000,
      I => N437,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(6),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_30 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_29_and0000,
      I => N429,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(30),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_25 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_29_and0000,
      I => N440,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(25),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_10_and0000,
      I => N438,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(7),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_26 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_29_and0000,
      I => N425,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(26),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_31 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_29_and0000,
      I => N430,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(31),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_10_and0000,
      I => N439,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(8),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_27 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_29_and0000,
      I => N426,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(27),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_10_and0000,
      I => N440,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(9),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_28 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_data_read_29_and0000,
      I => N427,
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read(28),
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_0,
      O => u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt(0),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_1,
      O => u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt(1),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_2,
      O => u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt(2),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_3,
      O => u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt(3),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_4,
      O => u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt(4),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_5,
      O => u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt(5),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_6,
      O => u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt(6),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_7,
      O => u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt(7),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_cycle_count_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_cycle_count_not0001_6942,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_Mcount_cycle_count_eqn_0,
      O => u1_plasma_top_u2_ddr_u2_ddr_cycle_count(0),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_cycle_count_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_cycle_count_not0001_6942,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_Mcount_cycle_count_eqn_1,
      O => u1_plasma_top_u2_ddr_u2_ddr_cycle_count(1),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_cycle_count_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_cycle_count_not0001_6942,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_Mcount_cycle_count_eqn_2,
      O => u1_plasma_top_u2_ddr_u2_ddr_cycle_count(2),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_0_Q : X_MUX2
    port map (
      IB => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      IA => N1,
      SEL => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_lut(0),
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy(0)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_xor_0_Q : X_XOR2
    port map (
      I0 => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      I1 => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_lut(0),
      O => u1_plasma_top_u2_ddr_u2_ddr_Result(0)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_1_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy(0),
      IA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SEL => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_1_rt_6793,
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy(1)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_xor_1_Q : X_XOR2
    port map (
      I0 => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy(0),
      I1 => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_1_rt_6793,
      O => u1_plasma_top_u2_ddr_u2_ddr_Result(1)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_2_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy(1),
      IA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SEL => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_2_rt_6795,
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy(2)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_xor_2_Q : X_XOR2
    port map (
      I0 => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy(1),
      I1 => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_2_rt_6795,
      O => u1_plasma_top_u2_ddr_u2_ddr_Result(2)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_3_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy(2),
      IA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SEL => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_3_rt_6797,
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy(3)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_xor_3_Q : X_XOR2
    port map (
      I0 => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy(2),
      I1 => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_3_rt_6797,
      O => u1_plasma_top_u2_ddr_u2_ddr_Result(3)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_4_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy(3),
      IA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SEL => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_4_rt_6799,
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy(4)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_xor_4_Q : X_XOR2
    port map (
      I0 => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy(3),
      I1 => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_4_rt_6799,
      O => u1_plasma_top_u2_ddr_u2_ddr_Result(4)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_5_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy(4),
      IA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SEL => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_5_rt_6801,
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy(5)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_xor_5_Q : X_XOR2
    port map (
      I0 => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy(4),
      I1 => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_5_rt_6801,
      O => u1_plasma_top_u2_ddr_u2_ddr_Result(5)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_6_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy(5),
      IA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SEL => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_6_rt_6803,
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy(6)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_xor_6_Q : X_XOR2
    port map (
      I0 => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy(5),
      I1 => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_6_rt_6803,
      O => u1_plasma_top_u2_ddr_u2_ddr_Result(6)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_xor_7_Q : X_XOR2
    port map (
      I0 => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy(6),
      I1 => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_xor_7_rt_6813,
      O => u1_plasma_top_u2_ddr_u2_ddr_Result(7)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_lut_0_Q : X_LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_address_ddr(13),
      ADR1 => u1_plasma_top_u2_ddr_address_ddr(12),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_address_row_mux0000(1),
      ADR3 => u1_plasma_top_u2_ddr_u2_ddr_address_row_mux0000(0),
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_lut(0)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_cy_0_Q : X_MUX2
    port map (
      IB => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      IA => N1,
      SEL => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_lut(0),
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_cy(0)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_lut_1_Q : X_LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_address_ddr(15),
      ADR1 => u1_plasma_top_u2_ddr_address_ddr(14),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_address_row_mux0000(3),
      ADR3 => u1_plasma_top_u2_ddr_u2_ddr_address_row_mux0000(2),
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_lut(1)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_cy_1_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_cy(0),
      IA => N1,
      SEL => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_lut(1),
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_cy(1)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_lut_2_Q : X_LUT4
    generic map(
      INIT => X"8241"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_address_ddr(16),
      ADR1 => u1_plasma_top_u2_ddr_address_ddr(17),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_address_row_mux0000(5),
      ADR3 => u1_plasma_top_u2_ddr_u2_ddr_address_row_mux0000(4),
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_lut(2)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_cy_2_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_cy(1),
      IA => N1,
      SEL => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_lut(2),
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_cy(2)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_lut_3_Q : X_LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_address_ddr(19),
      ADR1 => u1_plasma_top_u2_ddr_address_ddr(18),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_address_row_mux0000(7),
      ADR3 => u1_plasma_top_u2_ddr_u2_ddr_address_row_mux0000(6),
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_lut(3)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_cy_3_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_cy(2),
      IA => N1,
      SEL => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_lut(3),
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_cy(3)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_lut_4_Q : X_LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_address_ddr(21),
      ADR1 => u1_plasma_top_u2_ddr_address_ddr(20),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_address_row_mux0000(9),
      ADR3 => u1_plasma_top_u2_ddr_u2_ddr_address_row_mux0000(8),
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_lut(4)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_cy_4_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_cy(3),
      IA => N1,
      SEL => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_lut(4),
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_cy(4)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_lut_5_Q : X_LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_address_ddr(23),
      ADR1 => u1_plasma_top_u2_ddr_address_ddr(22),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_address_row_mux0000(11),
      ADR3 => u1_plasma_top_u2_ddr_u2_ddr_address_row_mux0000(10),
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_lut(5)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_cy_5_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_cy(4),
      IA => N1,
      SEL => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_lut(5),
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_cy(5)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_cy_6_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_cy(5),
      IA => N1,
      SEL => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_lut(6),
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_cy(6)
    );
  u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_state_prev_cmp_eq0014,
      O => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd2_7054,
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_state_prev_cmp_eq0012,
      O => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd4_7056,
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_state_prev_cmp_eq0011,
      O => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_7057,
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_state_prev_cmp_eq0010,
      O => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd6_7062,
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_state_prev_cmp_eq0009,
      O => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd7_7063,
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_state_prev_cmp_eq0008,
      O => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd8_7064,
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd9 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      CLK => u1_plasma_top_clk,
      I => u1_plasma_top_u2_ddr_u2_ddr_state_prev_cmp_eq0016,
      SET => u1_plasma_top_reset,
      O => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd9_7065,
      CE => VCC,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd7_7063,
      O => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd1_7053,
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd4_7056,
      O => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd3_7055,
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_init_step_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(1),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(2),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_init_step_0 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done,
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SET => u1_plasma_top_reset,
      O => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(0),
      RST => GND
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_init_step_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(0),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(1),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_init_step_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(4),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(5),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_init_step_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(2),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(3),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_init_step_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(3),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(4),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_init_step_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(7),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(8),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_init_step_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(5),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(6),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_init_step_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(6),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(7),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_init_step_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u1_ddr_init_next_step(11),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(11),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_init_step_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(8),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(9),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_init_step_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(9),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(10),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_mux0002(0),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(7),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_mux0002(1),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(6),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_mux0002(2),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(5),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_mux0002(3),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(4),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_mux0002(4),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(3),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_mux0002(5),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(2),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_mux0002(6),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(1),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_mux0002(7),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(0),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg_and0000,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in(0),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg(0),
      SET => GND
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg_and0000,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in(1),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg(1),
      SET => GND
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg_and0000,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in(2),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg(2),
      SET => GND
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg_and0000,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in(3),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg(3),
      SET => GND
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg_and0000,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in(4),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg(4),
      SET => GND
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg_and0000,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in(5),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg(5),
      SET => GND
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg_and0000,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in(6),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg(6),
      SET => GND
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg_and0000,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in(7),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg(7),
      SET => GND
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg_and0000,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in(8),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg(8),
      SET => GND
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_next(3),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(3),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_next(2),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(2),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_next(1),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg_0 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      CLK => u1_plasma_top_clk,
      I => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_next(0),
      SET => u1_plasma_top_reset_cpu,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(0),
      CE => VCC,
      RST => GND
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_out(1),
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_out(0),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_lut(0)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_cy_0_Q : X_MUX2
    port map (
      IB => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      IA => N1,
      SEL => u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_lut(0),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_cy(0)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg(3),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_out(3),
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_out(2),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_lut(1)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_cy_1_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_cy(0),
      IA => N1,
      SEL => u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_lut(1),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_cy(1)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg(4),
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_out(5),
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_out(4),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_lut(2)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_cy_2_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_cy(1),
      IA => N1,
      SEL => u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_lut(2),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_cy(2)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg(7),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg(6),
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_out(7),
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_out(6),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_lut(3)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_cy_3_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_cy(2),
      IA => N1,
      SEL => u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_lut(3),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_cy(3)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_lut_4_Q : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg(8),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_out(8),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_lut(4)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_cy_4_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_cy(3),
      IA => N1,
      SEL => u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_lut(4),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_cy(4)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_sel_buf_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      I => u1_plasma_top_u1_plasma_cache_ram_address(15),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_sel_buf(2),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_sel_buf_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      I => u1_plasma_top_u1_plasma_cache_ram_address(14),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_sel_buf(1),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_sel_buf_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      I => u1_plasma_top_u1_plasma_cache_ram_address(13),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_sel_buf(0),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_intr_signal : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_pause_any_inv,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u1_cpu_intr_signal_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_intr_signal_4289,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_reset_reg_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_reset_and0000_inv,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u1_cpu_Result(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_reset_reg(0),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_reset_reg_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_reset_and0000_inv,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u1_cpu_Result(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_reset_reg(1),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_reset_reg_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_reset_and0000_inv,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u1_cpu_Result(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_reset_reg(2),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_reset_reg_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_reset_and0000_inv,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u1_cpu_Result(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_reset_reg(3),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg_31 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(29),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(31),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg_30 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(28),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(30),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg_29 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(27),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(29),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg_28 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(26),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(28),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg_27 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(25),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(27),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg_26 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(24),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(26),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg_25 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(23),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(25),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg_24 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(22),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(24),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(21),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(23),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(20),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(22),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(19),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(21),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(18),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(20),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(17),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(19),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(16),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(18),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(17),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(14),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(16),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(13),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(15),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(12),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(14),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(11),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(13),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(10),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(12),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(9),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(11),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(10),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(7),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(9),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(8),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(7),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(6),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(5),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(4),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(3),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(2),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_data_read_var_7_mux0000_2_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_data_read_var_7_mux0000_4_4641,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_data_read_var_7_mux0000_3_4640,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_7_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_31 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(31),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_30 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(30),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_29 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(29),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_28 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_27 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_26 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(26),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_25 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(25),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_24 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(7),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(24),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(23),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(9),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(22),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(10),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(21),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(11),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(20),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(12),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(19),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(13),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(18),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(14),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(17),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(16),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(16),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(15),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(17),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(14),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(18),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(13),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(19),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(12),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(20),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(11),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(21),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(10),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(22),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(9),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(23),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(8),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(24),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(7),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(25),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(6),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(26),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(5),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(27),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(4),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(28),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(3),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(29),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(2),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(30),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(1),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(31),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(0),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_mem_state_reg : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_mem_state_reg_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_mem_state_reg_4736,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_31 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(31),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(31),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_30 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(30),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(30),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_29 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(29),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(29),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_28 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(28),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(28),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_27 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(27),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(27),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_26 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(26),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(26),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_25 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(25),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(25),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_24 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(24),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(24),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(23),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(23),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(22),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(22),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(21),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(21),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(20),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(20),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(19),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(19),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(18),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(18),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(17),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(17),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(16),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(16),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(15),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(14),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(14),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(13),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(13),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(12),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(12),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(11),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(11),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(10),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(10),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(9),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(9),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(8),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(7),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(7),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(6),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(5),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(4),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(3),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(2),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(1),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_cpu_data_r(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(0),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg_mux0000(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg(3),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg_mux0000(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg(2),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg_mux0000(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg(1),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg_mux0000(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg(0),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_31 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_address_next_31_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_31_Q,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_address_next_30_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_address_next_29_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_address_next_28_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_24 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_address_next_24_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_24_Q,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_address_next_23_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_23_Q,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_address_next_22_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_22_Q,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_address_next_21_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_21_Q,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_address_next_20_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_20_Q,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_address_next_19_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_19_Q,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_address_next_18_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_18_Q,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_address_next_17_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_17_Q,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_address_next_16_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_16_Q,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_address_next_15_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_15_Q,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_address_next_14_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_14_Q,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_address_next_13_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_13_Q,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_address_next_12_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_12_Q,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_address_next_11_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_11_Q,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_address_next_10_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_10_Q,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_address_next_9_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_9_Q,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_address_next_8_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_8_Q,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_address_next_7_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_7_Q,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_address_next_6_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_6_Q,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_address_next_5_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_5_Q,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_address_next_4_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_4_Q,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_address_next_3_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_3_Q,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_address_next_2_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_2_Q,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy_15_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(14),
      IA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(15)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut_15_Q : X_LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(30),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(31),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(30),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(15)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy_14_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(13),
      IA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(14),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(14)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut_14_Q : X_LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(28),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(29),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(28),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(14)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy_13_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(12),
      IA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(13),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(13)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut_13_Q : X_LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(26),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(27),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(26),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(13)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy_12_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(11),
      IA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(12),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(12)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut_12_Q : X_LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(24),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(25),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(24),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(12)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy_11_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(10),
      IA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(11),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(11)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut_11_Q : X_LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(22),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(23),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(22),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(11)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy_10_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(9),
      IA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(10),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(10)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut_10_Q : X_LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(21),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(20),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(21),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(20),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(10)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy_9_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(8),
      IA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(9),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(9)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(19),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(18),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(19),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(18),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(9)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy_8_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(7),
      IA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(8)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(16),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(17),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(16),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(8)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy_7_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(6),
      IA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(7),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(7)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(14),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(15),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(14),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(7)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy_6_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(5),
      IA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(6)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(12),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(13),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(12),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(6)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy_5_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(4),
      IA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(5)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(11),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(10),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(11),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(10),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(5)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy_4_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(3),
      IA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(4)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(9),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(8),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(9),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(4)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy_3_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(2),
      IA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(3)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(7),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(6),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(7),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(3)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy_2_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(1),
      IA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(5),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy_1_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(0),
      IA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy_0_Q : X_MUX2
    port map (
      IB => N1,
      IA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_lut(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_31 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(31),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(31),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_30 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(30),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(30),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_29 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(29),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(29),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_28 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(28),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(28),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_27 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(27),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(27),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_26 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(26),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(26),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_25 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(25),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(25),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_24 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(24),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(24),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(23),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(23),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(22),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(22),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(21),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(21),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(20),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(20),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(19),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(19),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(18),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(18),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(17),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(17),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(16),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(16),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(15),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(14),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(14),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(13),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(13),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(12),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(12),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(11),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(11),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(10),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(10),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(9),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(9),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(8),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(7),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(7),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(6),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(5),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(4),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(3),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(2),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(1),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(0),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_24 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_24_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(24),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_19_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(19),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_4_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(4),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_23_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(23),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_18_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(18),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_3_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(3),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_22_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(22),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_17_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(17),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_2_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(2),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_21_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(21),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_16_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(16),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_1_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(1),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_15_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(15),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_0_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(0),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_20_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(20),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_14_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(14),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_13_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(13),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_29 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_29_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(29),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_12_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(12),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_11_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(11),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_27 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_27_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(27),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_28 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_28_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(28),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_10_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(10),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_31 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_31_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(31),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_26 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_26_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(26),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_30 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_30_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(30),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_24 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_24_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(24),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_19_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(19),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_25 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_25_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(25),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_23_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(23),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_18_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(18),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_22_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(22),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_17_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(17),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_21_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(21),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_16_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(16),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_20_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(20),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_15_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(15),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_14_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(14),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_13_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(13),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign2_reg : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign2_reg_mux0000_6014,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign2_reg_6013,
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_12_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(12),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_10_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(10),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_mux0000_5984,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_11_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(11),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(5),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(4),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(3),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(2),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(1),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(0),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_9_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(9),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_8_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(8),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_6_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(6),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_5_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(5),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_7_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(7),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_4_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(4),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_6015,
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_3_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(3),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_2_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(2),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_mux0003_5858,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(0),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_31 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(31),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(31),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_30 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(30),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(30),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_29 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(29),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(29),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_28 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(28),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(28),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_27 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(27),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(27),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_26 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(26),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(26),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_25 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(25),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(25),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_24 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(24),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(24),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(23),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(23),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(22),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(22),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(21),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(21),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(20),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(20),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(19),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(19),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(18),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(18),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(17),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(17),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(16),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(16),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(15),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(14),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(14),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(13),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(13),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(12),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(12),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(11),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(11),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(10),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(10),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(9),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(9),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(8),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(7),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(7),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(6),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(5),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(4),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(3),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(2),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(1),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_1_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(1),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_29 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_29_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(29),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_9_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(9),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_28 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_28_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(28),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_8_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(8),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_27 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_27_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(27),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_7_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(7),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_31 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_31_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(31),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_26 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_26_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(26),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_6_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(6),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_30 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_30_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(30),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_25 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_25_mux0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(25),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(5),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_shift_func(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_shift_func(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_enable_reg : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_enable_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_enable_reg_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_enable_reg_6442,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_alu_func(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_alu_func(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_alu_func(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_alu_func(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_rd_index(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(5),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_rd_index(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(4),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_rd_index(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(3),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_rd_index(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(2),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_rd_index(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(1),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_rd_index(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_mult_func(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(3),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_mult_func(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(2),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_mult_func(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(1),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_mult_func(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(0),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_31 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(31),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_30 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(30),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(30),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_29 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(29),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(29),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_28 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(28),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(28),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_27 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(27),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(27),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_26 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(26),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(26),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_25 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(25),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(25),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_24 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(24),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(24),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(23),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(23),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(22),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(22),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(21),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(21),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(20),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(20),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(19),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(19),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(18),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(18),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(17),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(17),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(16),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(16),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(15),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(14),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(14),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(13),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(13),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(12),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(12),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(11),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(11),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(10),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(10),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(9),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(9),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(8),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(7),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(7),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(6),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(5),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(4),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(3),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(2),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(1),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(0),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_31 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(31),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(31),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_30 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(30),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(30),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_29 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(29),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(29),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_28 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(28),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(28),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_27 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(27),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(27),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_26 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(26),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(26),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_25 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(25),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(25),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_24 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(24),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(24),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(23),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(23),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(22),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(22),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(21),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(21),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(20),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(20),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(19),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(19),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(18),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(18),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(17),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(17),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(16),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(16),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(15),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(14),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(14),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(13),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(13),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(12),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(12),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(11),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(11),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(10),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(10),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(9),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(9),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(8),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(7),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(7),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(6),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(5),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(4),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(3),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(2),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(1),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(0),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_c_source(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg(2),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_c_source(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg(1),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg(0),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_31 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(31),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_30 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(30),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(30),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_29 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(29),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(29),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_28 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(28),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(28),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_27 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(27),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(27),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_26 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(26),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(26),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_25 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(25),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(25),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_24 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(24),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(24),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(23),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(23),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(22),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(22),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(21),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(21),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(20),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(20),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(19),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(19),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(18),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(18),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(17),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(17),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(16),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(16),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(15),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(14),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(14),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(13),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(13),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(12),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(12),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(11),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(11),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(10),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(10),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(9),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(9),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(8),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(7),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(7),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(6),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(5),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_intr_enable_reg : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_intr_enable_reg_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_intr_enable_reg_5061,
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_17_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_17_and0002,
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(17),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_0_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_0_mux0000,
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(0),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_0_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_1_mux0000,
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(1),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_0_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_2_mux0000,
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(2),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_0_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_5_mux0000,
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(5),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_0_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_3_mux0000,
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(3),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_0_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_4_mux0000,
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(4),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_0_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_8_mux0000,
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(8),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_0_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_6_mux0000,
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(6),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_0_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_7_mux0000,
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(7),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_not0002,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001(9),
      O => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(0),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_not0002,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001(8),
      O => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(1),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_not0002,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001(7),
      O => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(2),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_not0002,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001(6),
      O => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(3),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_not0002,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001(5),
      O => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(4),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_not0002,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001(4),
      O => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(5),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_not0002,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001(3),
      O => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(6),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_not0002,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001(2),
      O => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(7),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_not0002,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001(1),
      O => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(8),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_not0002,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001(0),
      O => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(9),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_read_reg_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_read_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(1),
      O => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(0),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_read_reg_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_read_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(2),
      O => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(1),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_read_reg_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_read_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(3),
      O => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(2),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_read_reg_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_read_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(4),
      O => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(3),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_read_reg_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_read_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(5),
      O => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(4),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_read_reg_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_read_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(6),
      O => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(5),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_read_reg_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_read_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(7),
      O => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(6),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_read_reg_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_read_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(6),
      O => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(7),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_16_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(7),
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(16),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_16_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(0),
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(9),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_16_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(1),
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(10),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_16_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(4),
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(13),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_16_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(2),
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(11),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_16_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(3),
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(12),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_16_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(5),
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(14),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_16_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(6),
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(15),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_read_value_reg_0 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_read_value_reg_not0001,
      I => u1_plasma_top_u1_plasma_u3_uart_Result(0),
      SET => u1_plasma_top_reset_cpu,
      O => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(0),
      RST => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_read_value_reg_1 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_read_value_reg_not0001,
      I => u1_plasma_top_u1_plasma_u3_uart_Result(1),
      SET => u1_plasma_top_reset_cpu,
      O => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(1),
      RST => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_read_value_reg_2 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_read_value_reg_not0001,
      I => u1_plasma_top_u1_plasma_u3_uart_Result(2),
      SET => u1_plasma_top_reset_cpu,
      O => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(2),
      RST => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_read_value_reg_3 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_read_value_reg_not0001,
      I => u1_plasma_top_u1_plasma_u3_uart_Result(3),
      SET => u1_plasma_top_reset_cpu,
      O => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(3),
      RST => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_read_value_reg_4 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_read_value_reg_not0001,
      I => u1_plasma_top_u1_plasma_u3_uart_Result(4),
      SET => u1_plasma_top_reset_cpu,
      O => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(4),
      RST => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_read_value_reg_5 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_read_value_reg_not0001,
      I => u1_plasma_top_u1_plasma_u3_uart_Result(5),
      SET => u1_plasma_top_reset_cpu,
      O => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(5),
      RST => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_read_value_reg_6 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_read_value_reg_not0001,
      I => u1_plasma_top_u1_plasma_u3_uart_Result(6),
      SET => u1_plasma_top_reset_cpu,
      O => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(6),
      RST => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_bits_read_reg_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg_not0003,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_read_reg,
      O => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg(0),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_bits_read_reg_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg_not0003,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_read_reg1,
      O => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg(1),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_bits_read_reg_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg_not0003,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_read_reg2,
      O => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg(2),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_bits_read_reg_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg_not0003,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_read_reg3,
      O => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg(3),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_bits_write_reg_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_write_reg,
      O => u1_plasma_top_u1_plasma_u3_uart_bits_write_reg(0),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_bits_write_reg_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_write_reg1,
      O => u1_plasma_top_u1_plasma_u3_uart_bits_write_reg(1),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_bits_write_reg_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_write_reg2,
      O => u1_plasma_top_u1_plasma_u3_uart_bits_write_reg(2),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_bits_write_reg_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_write_reg3,
      O => u1_plasma_top_u1_plasma_u3_uart_bits_write_reg(3),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_not0003,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_0,
      O => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(0),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_not0003,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_1,
      O => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(1),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_not0003,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_2,
      O => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(2),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_not0003,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_3,
      O => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(3),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_not0003,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_4,
      O => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(4),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_not0003,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_5,
      O => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(5),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_not0003,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_6,
      O => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(6),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_not0003,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_7,
      O => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(7),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_not0003,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_8,
      O => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(8),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_not0003,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_9,
      O => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(9),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy_0_Q : X_MUX2
    port map (
      IB => N1,
      IA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SEL => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy_0_rt_6536,
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy(0)
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_xor_0_Q : X_XOR2
    port map (
      I0 => N1,
      I1 => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy_0_rt_6536,
      O => u1_plasma_top_u1_plasma_u3_uart_Result_0_1
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy_1_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy(0),
      IA => N1,
      SEL => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut(1),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy(1)
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_xor_1_Q : X_XOR2
    port map (
      I0 => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy(0),
      I1 => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut(1),
      O => u1_plasma_top_u1_plasma_u3_uart_Result_1_1
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy_2_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy(1),
      IA => N1,
      SEL => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut(2),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy(2)
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_xor_2_Q : X_XOR2
    port map (
      I0 => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy(1),
      I1 => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut(2),
      O => u1_plasma_top_u1_plasma_u3_uart_Result_2_1
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy_3_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy(2),
      IA => N1,
      SEL => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut(3),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy(3)
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_xor_3_Q : X_XOR2
    port map (
      I0 => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy(2),
      I1 => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut(3),
      O => u1_plasma_top_u1_plasma_u3_uart_Result_3_1
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy_4_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy(3),
      IA => N1,
      SEL => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut(4),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy(4)
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_xor_4_Q : X_XOR2
    port map (
      I0 => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy(3),
      I1 => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut(4),
      O => u1_plasma_top_u1_plasma_u3_uart_Result_4_1
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy_5_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy(4),
      IA => N1,
      SEL => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut(5),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy(5)
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_xor_5_Q : X_XOR2
    port map (
      I0 => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy(4),
      I1 => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut(5),
      O => u1_plasma_top_u1_plasma_u3_uart_Result_5_1
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy_6_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy(5),
      IA => N1,
      SEL => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut(6),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy(6)
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_xor_6_Q : X_XOR2
    port map (
      I0 => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy(5),
      I1 => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut(6),
      O => u1_plasma_top_u1_plasma_u3_uart_Result_6_1
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy_7_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy(6),
      IA => N1,
      SEL => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut(7),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy(7)
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_xor_7_Q : X_XOR2
    port map (
      I0 => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy(6),
      I1 => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut(7),
      O => u1_plasma_top_u1_plasma_u3_uart_Result(7)
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy_8_Q : X_MUX2
    port map (
      IB => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy(7),
      IA => N1,
      SEL => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut(8),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy(8)
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_xor_8_Q : X_XOR2
    port map (
      I0 => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy(7),
      I1 => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut(8),
      O => u1_plasma_top_u1_plasma_u3_uart_Result(8)
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_xor_9_Q : X_XOR2
    port map (
      I0 => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy(8),
      I1 => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut(9),
      O => u1_plasma_top_u1_plasma_u3_uart_Result(9)
    );
  u1_plasma_top_u1_plasma_u3_uart_data_write_reg_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_mux0000(8),
      O => u1_plasma_top_u1_plasma_u3_uart_data_write_reg(8),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_write_reg_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_mux0000(7),
      O => u1_plasma_top_u1_plasma_u3_uart_data_write_reg(7),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_write_reg_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_mux0000(6),
      O => u1_plasma_top_u1_plasma_u3_uart_data_write_reg(6),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_write_reg_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_mux0000(5),
      O => u1_plasma_top_u1_plasma_u3_uart_data_write_reg(5),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_write_reg_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_mux0000(4),
      O => u1_plasma_top_u1_plasma_u3_uart_data_write_reg(4),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_write_reg_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_mux0000(3),
      O => u1_plasma_top_u1_plasma_u3_uart_data_write_reg(3),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_write_reg_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_mux0000(1),
      O => u1_plasma_top_u1_plasma_u3_uart_data_write_reg(1),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_write_reg_0 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_not0001,
      I => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_mux0000(0),
      SET => u1_plasma_top_reset_cpu,
      O => u1_plasma_top_u1_plasma_u3_uart_data_write_reg(0),
      RST => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_data_write_reg_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_mux0000(2),
      O => u1_plasma_top_u1_plasma_u3_uart_data_write_reg(2),
      SET => GND
    );
  u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      I => u1_plasma_top_u1_plasma_address_next_13_Q,
      O => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(0),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      I => u1_plasma_top_u1_plasma_address_next_14_Q,
      O => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(1),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      I => u1_plasma_top_u1_plasma_address_next_15_Q,
      O => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(2),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u1_plasma_counter_hi_reg_39 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg(39),
      O => u1_plasma_top_u1_plasma_counter_hi_reg(39),
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_hi_reg_38 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg(38),
      O => u1_plasma_top_u1_plasma_counter_hi_reg(38),
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_hi_reg_37 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg(37),
      O => u1_plasma_top_u1_plasma_counter_hi_reg(37),
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_hi_reg_36 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg(36),
      O => u1_plasma_top_u1_plasma_counter_hi_reg(36),
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_hi_reg_35 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg(35),
      O => u1_plasma_top_u1_plasma_counter_hi_reg(35),
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_hi_reg_34 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg(34),
      O => u1_plasma_top_u1_plasma_counter_hi_reg(34),
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_hi_reg_33 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg(33),
      O => u1_plasma_top_u1_plasma_counter_hi_reg(33),
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_hi_reg_32 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg(32),
      O => u1_plasma_top_u1_plasma_counter_hi_reg(32),
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_39 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0000,
      O => u1_plasma_top_u1_plasma_counter_reg(39),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_38 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0001,
      O => u1_plasma_top_u1_plasma_counter_reg(38),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_37 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0002,
      O => u1_plasma_top_u1_plasma_counter_reg(37),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_36 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0003,
      O => u1_plasma_top_u1_plasma_counter_reg(36),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_35 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0004,
      O => u1_plasma_top_u1_plasma_counter_reg(35),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_34 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0005,
      O => u1_plasma_top_u1_plasma_counter_reg(34),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_33 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0006,
      O => u1_plasma_top_u1_plasma_counter_reg(33),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_32 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0007,
      O => u1_plasma_top_u1_plasma_counter_reg(32),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_31 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0008,
      O => u1_plasma_top_u1_plasma_counter_reg(31),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_30 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_result_30_xor0000,
      O => u1_plasma_top_u1_plasma_counter_reg(30),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_29 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0009,
      O => u1_plasma_top_u1_plasma_counter_reg(29),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_28 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0010,
      O => u1_plasma_top_u1_plasma_counter_reg(28),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_27 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0011,
      O => u1_plasma_top_u1_plasma_counter_reg(27),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_26 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0012,
      O => u1_plasma_top_u1_plasma_counter_reg(26),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_25 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0013,
      O => u1_plasma_top_u1_plasma_counter_reg(25),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_24 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0014,
      O => u1_plasma_top_u1_plasma_counter_reg(24),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0015,
      O => u1_plasma_top_u1_plasma_counter_reg(23),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0016,
      O => u1_plasma_top_u1_plasma_counter_reg(22),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0017,
      O => u1_plasma_top_u1_plasma_counter_reg(21),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_result_20_xor0000,
      O => u1_plasma_top_u1_plasma_counter_reg(20),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0018,
      O => u1_plasma_top_u1_plasma_counter_reg(19),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0019,
      O => u1_plasma_top_u1_plasma_counter_reg(18),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0020,
      O => u1_plasma_top_u1_plasma_counter_reg(17),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0021,
      O => u1_plasma_top_u1_plasma_counter_reg(16),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0022,
      O => u1_plasma_top_u1_plasma_counter_reg(15),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0023,
      O => u1_plasma_top_u1_plasma_counter_reg(14),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0024,
      O => u1_plasma_top_u1_plasma_counter_reg(13),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0025,
      O => u1_plasma_top_u1_plasma_counter_reg(12),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0026,
      O => u1_plasma_top_u1_plasma_counter_reg(11),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_result_10_xor0000,
      O => u1_plasma_top_u1_plasma_counter_reg(10),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0027,
      O => u1_plasma_top_u1_plasma_counter_reg(9),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0028,
      O => u1_plasma_top_u1_plasma_counter_reg(8),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0029,
      O => u1_plasma_top_u1_plasma_counter_reg(7),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0030,
      O => u1_plasma_top_u1_plasma_counter_reg(6),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0031,
      O => u1_plasma_top_u1_plasma_counter_reg(5),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0032,
      O => u1_plasma_top_u1_plasma_counter_reg(4),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0033,
      O => u1_plasma_top_u1_plasma_counter_reg(3),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0034,
      O => u1_plasma_top_u1_plasma_counter_reg(2),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_xor0035,
      O => u1_plasma_top_u1_plasma_counter_reg(1),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_counter_reg_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_counter_reg_not0001,
      O => u1_plasma_top_u1_plasma_counter_reg(0),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_irq_mask_reg_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_irq_mask_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_data_write(7),
      O => u1_plasma_top_u1_plasma_irq_mask_reg(7),
      SET => GND
    );
  u1_plasma_top_u1_plasma_irq_mask_reg_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_irq_mask_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_data_write(6),
      O => u1_plasma_top_u1_plasma_irq_mask_reg(6),
      SET => GND
    );
  u1_plasma_top_u1_plasma_irq_mask_reg_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_irq_mask_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_data_write(5),
      O => u1_plasma_top_u1_plasma_irq_mask_reg(5),
      SET => GND
    );
  u1_plasma_top_u1_plasma_irq_mask_reg_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_irq_mask_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_data_write(4),
      O => u1_plasma_top_u1_plasma_irq_mask_reg(4),
      SET => GND
    );
  u1_plasma_top_u1_plasma_irq_mask_reg_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_irq_mask_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_data_write(3),
      O => u1_plasma_top_u1_plasma_irq_mask_reg(3),
      SET => GND
    );
  u1_plasma_top_u1_plasma_irq_mask_reg_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_irq_mask_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_data_write(2),
      O => u1_plasma_top_u1_plasma_irq_mask_reg(2),
      SET => GND
    );
  u1_plasma_top_u1_plasma_irq_mask_reg_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_irq_mask_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_data_write(1),
      O => u1_plasma_top_u1_plasma_irq_mask_reg(1),
      SET => GND
    );
  u1_plasma_top_u1_plasma_irq_mask_reg_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_irq_mask_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_data_write(0),
      O => u1_plasma_top_u1_plasma_irq_mask_reg(0),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_31 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(31),
      O => u1_plasma_top_u1_plasma_gpio0_reg(31),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_30 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(30),
      O => u1_plasma_top_u1_plasma_gpio0_reg(30),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_29 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(29),
      O => u1_plasma_top_u1_plasma_gpio0_reg(29),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_28 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(28),
      O => u1_plasma_top_u1_plasma_gpio0_reg(28),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_27 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(27),
      O => u1_plasma_top_u1_plasma_gpio0_reg(27),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_26 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(26),
      O => u1_plasma_top_u1_plasma_gpio0_reg(26),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_25 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(25),
      O => u1_plasma_top_u1_plasma_gpio0_reg(25),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_24 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(24),
      O => u1_plasma_top_u1_plasma_gpio0_reg(24),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(23),
      O => u1_plasma_top_u1_plasma_gpio0_reg(23),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(22),
      O => u1_plasma_top_u1_plasma_gpio0_reg(22),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(21),
      O => u1_plasma_top_u1_plasma_gpio0_reg(21),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(20),
      O => u1_plasma_top_u1_plasma_gpio0_reg(20),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(19),
      O => u1_plasma_top_u1_plasma_gpio0_reg(19),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(18),
      O => u1_plasma_top_u1_plasma_gpio0_reg(18),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(17),
      O => u1_plasma_top_u1_plasma_gpio0_reg(17),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(16),
      O => u1_plasma_top_u1_plasma_gpio0_reg(16),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(15),
      O => u1_plasma_top_u1_plasma_gpio0_reg(15),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(14),
      O => u1_plasma_top_u1_plasma_gpio0_reg(14),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(13),
      O => u1_plasma_top_u1_plasma_gpio0_reg(13),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(12),
      O => u1_plasma_top_u1_plasma_gpio0_reg(12),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(11),
      O => u1_plasma_top_u1_plasma_gpio0_reg(11),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(10),
      O => u1_plasma_top_u1_plasma_gpio0_reg(10),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(9),
      O => u1_plasma_top_u1_plasma_gpio0_reg(9),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(8),
      O => u1_plasma_top_u1_plasma_gpio0_reg(8),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(7),
      O => u1_plasma_top_u1_plasma_gpio0_reg(7),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(6),
      O => u1_plasma_top_u1_plasma_gpio0_reg(6),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(5),
      O => u1_plasma_top_u1_plasma_gpio0_reg(5),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(4),
      O => u1_plasma_top_u1_plasma_gpio0_reg(4),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(3),
      O => u1_plasma_top_u1_plasma_gpio0_reg(3),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(2),
      O => u1_plasma_top_u1_plasma_gpio0_reg(2),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(1),
      O => u1_plasma_top_u1_plasma_gpio0_reg(1),
      SET => GND
    );
  u1_plasma_top_u1_plasma_gpio0_reg_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      RST => u1_plasma_top_reset_cpu,
      I => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(0),
      O => u1_plasma_top_u1_plasma_gpio0_reg(0),
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_cycle_count_eqn_211 : X_LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      ADR0 => fpga_0_DDR_SDRAM_32Mx64_DDR_RASn_pin_OBUF_3331,
      ADR1 => fpga_0_DDR_SDRAM_32Mx64_DDR_CASn_pin_OBUF_3281,
      ADR2 => u1_plasma_top_clk,
      O => N11
    );
  u1_plasma_top_u2_ddr_byte_we_ddr_1_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_initiating,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg(1),
      ADR2 => u1_plasma_top_u2_ddr_byte_we_init(0),
      O => u1_plasma_top_u2_ddr_byte_we_ddr(1)
    );
  u1_plasma_top_u2_ddr_byte_we_ddr_0_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_initiating,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg(0),
      ADR2 => u1_plasma_top_u2_ddr_byte_we_init(0),
      O => u1_plasma_top_u2_ddr_byte_we_ddr(0)
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_31_mux00011 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_clk,
      ADR1 => u1_plasma_top_data_write(31),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_write2(15),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2_31_mux0001
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_30_mux00011 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_clk,
      ADR1 => u1_plasma_top_data_write(30),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_write2(14),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2_30_mux0001
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_29_mux00011 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_clk,
      ADR1 => u1_plasma_top_data_write(29),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_write2(13),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2_29_mux0001
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_28_mux00011 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_clk,
      ADR1 => u1_plasma_top_data_write(28),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_write2(12),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2_28_mux0001
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_27_mux00011 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_clk,
      ADR1 => u1_plasma_top_data_write(27),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_write2(11),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2_27_mux0001
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_26_mux00011 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_clk,
      ADR1 => u1_plasma_top_data_write(26),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_write2(10),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2_26_mux0001
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_25_mux00011 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_clk,
      ADR1 => u1_plasma_top_data_write(25),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_write2(9),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2_25_mux0001
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_24_mux00011 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_clk,
      ADR1 => u1_plasma_top_data_write(24),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_write2(8),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2_24_mux0001
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_23_mux00011 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_clk,
      ADR1 => u1_plasma_top_data_write(23),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_write2(7),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2_23_mux0001
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_22_mux00011 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_clk,
      ADR1 => u1_plasma_top_data_write(22),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_write2(6),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2_22_mux0001
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_21_mux00011 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_clk,
      ADR1 => u1_plasma_top_data_write(21),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_write2(5),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2_21_mux0001
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_20_mux00011 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_clk,
      ADR1 => u1_plasma_top_data_write(20),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_write2(4),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2_20_mux0001
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_19_mux00011 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_clk,
      ADR1 => u1_plasma_top_data_write(19),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_write2(3),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2_19_mux0001
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_18_mux00011 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_clk,
      ADR1 => u1_plasma_top_data_write(18),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_write2(2),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2_18_mux0001
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_17_mux00011 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_clk,
      ADR1 => u1_plasma_top_data_write(17),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_write2(1),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2_17_mux0001
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_16_mux00011 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_clk,
      ADR1 => u1_plasma_top_data_write(16),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_write2(0),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2_16_mux0001
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_cycle_count_eqn_11 : X_LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_cycle_count(0),
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_cycle_count(1),
      ADR2 => N11,
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcount_cycle_count_eqn_1
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_cycle_count_eqn_21 : X_LUT4
    generic map(
      INIT => X"2888"
    )
    port map (
      ADR0 => N11,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_cycle_count(2),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_cycle_count(0),
      ADR3 => u1_plasma_top_u2_ddr_u2_ddr_cycle_count(1),
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcount_cycle_count_eqn_2
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_next_step_11_1 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(10),
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(11),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_next_step(11)
    );
  u1_plasma_top_u1_plasma_u1_cpu_Mcount_reset_reg_xor_1_11 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reset_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reset_reg(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_Result(1)
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0035_Result1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(1),
      O => u1_plasma_top_u1_plasma_counter_reg_xor0035
    );
  u1_plasma_top_u1_plasma_u1_cpu_Mcount_reset_reg_xor_2_11 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reset_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reset_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reset_reg(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_Result(2)
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0034_Result1 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(0),
      O => u1_plasma_top_u1_plasma_counter_reg_xor0034
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_write_reg_xor_3_11 : X_LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_bits_write_reg(3),
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_bits_write_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_bits_write_reg(0),
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_bits_write_reg(2),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_write_reg3
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_read_reg_xor_3_11 : X_LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg(3),
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg(0),
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg(2),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_read_reg3
    );
  u1_plasma_top_u1_plasma_u1_cpu_Mcount_reset_reg_xor_3_11 : X_LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reset_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reset_reg(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reset_reg(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reset_reg(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_Result(3)
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0033_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(3),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(0),
      ADR3 => u1_plasma_top_u1_plasma_counter_reg(2),
      O => u1_plasma_top_u1_plasma_counter_reg_xor0033
    );
  u1_plasma_top_u2_ddr_u2_ddr_cycle_count_not0001_SW0 : X_LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_cycle_count(2),
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_cycle_count(1),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_cycle_count(0),
      O => N38
    );
  u1_plasma_top_u2_ddr_u2_ddr_cycle_count_not0001 : X_LUT4
    generic map(
      INIT => X"20FF"
    )
    port map (
      ADR0 => u1_plasma_top_clk,
      ADR1 => fpga_0_DDR_SDRAM_32Mx64_DDR_CASn_pin_OBUF_3281,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_RASn_pin_OBUF_3331,
      ADR3 => N38,
      O => u1_plasma_top_u2_ddr_u2_ddr_cycle_count_not0001_6942
    );
  u1_plasma_top_u1_plasma_u1_cpu_reset_and0000_inv1 : X_LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reset_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reset_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reset_reg(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reset_reg(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_reset_and0000_inv
    );
  u1_plasma_top_u1_plasma_u3_uart_data_write_reg_mux0000_0_1 : X_LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_busy_write_sig_inv,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_data_write_reg(1),
      O => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_mux0000(0)
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0032_Result1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg_and0026,
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(4),
      O => u1_plasma_top_u1_plasma_counter_reg_xor0032
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_0_211 : X_LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_5_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_6_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_4_Q,
      O => u1_plasma_top_u1_plasma_N66
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001_8_1 : X_LUT3
    generic map(
      INIT => X"14"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_busy_write_sig_inv,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(1),
      O => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001(8)
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0031_Result1 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg_and0026,
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(5),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(4),
      O => u1_plasma_top_u1_plasma_counter_reg_xor0031
    );
  u1_plasma_top_reset1 : X_LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      ADR0 => sys_rst_pin_IBUF_3348,
      ADR1 => u1_plasma_top_dcm_lock,
      O => u1_plasma_top_reset
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_29_and00001 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_reset,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_cycle_count(2),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_cycle_count(0),
      ADR3 => u1_plasma_top_u2_ddr_u2_ddr_cycle_count(1),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read_29_and0000
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_read_10_and00001 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_cycle_count(0),
      ADR1 => u1_plasma_top_reset,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_cycle_count(2),
      ADR3 => u1_plasma_top_u2_ddr_u2_ddr_cycle_count(1),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_read_10_and0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write_1_1 : X_LUT3
    generic map(
      INIT => X"C4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_N14,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write_2_1 : X_LUT3
    generic map(
      INIT => X"C4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_N14,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write_2_111 : X_LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(5),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_N14
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write_3_SW0 : X_LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(2),
      O => N45
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write_3_Q : X_LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(1),
      ADR3 => N45,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3)
    );
  u1_plasma_top_u1_plasma_u3_uart_read_value_reg_not000110 : X_LUT4
    generic map(
      INIT => X"22F2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(5),
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(4),
      O => u1_plasma_top_u1_plasma_u3_uart_read_value_reg_not000110_6706
    );
  u1_plasma_top_u1_plasma_u3_uart_read_value_reg_not000121 : X_LUT4
    generic map(
      INIT => X"22F2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(6),
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(5),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(3),
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(2),
      O => u1_plasma_top_u1_plasma_u3_uart_read_value_reg_not000121_6707
    );
  u1_plasma_top_u1_plasma_u3_uart_read_value_reg_not000143 : X_LUT4
    generic map(
      INIT => X"22F2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(4),
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(3),
      ADR2 => fpga_0_RS232_Uart_1_sin_pin_IBUF_3344,
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(6),
      O => u1_plasma_top_u1_plasma_u3_uart_read_value_reg_not000143_6708
    );
  u1_plasma_top_u1_plasma_u3_uart_read_value_reg_not000154 : X_LUT4
    generic map(
      INIT => X"22F2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(0),
      ADR3 => fpga_0_RS232_Uart_1_sin_pin_IBUF_3344,
      O => u1_plasma_top_u1_plasma_u3_uart_read_value_reg_not000154_6709
    );
  u1_plasma_top_u1_plasma_u3_uart_read_value_reg_not000168 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg_not000110_6706,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg_not000121_6707,
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg_not000143_6708,
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg_not000154_6709,
      O => u1_plasma_top_u1_plasma_u3_uart_read_value_reg_not0001
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_21 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_Result_2_1,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_not0002_inv,
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_2
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_01 : X_LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_not0002_inv,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_Result_0_1,
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_0
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_Madd_wait_cnt_addsub0000_cy_5_11 : X_LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_Madd_wait_cnt_addsub0000_cy_3_Q,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(4),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(5),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_Madd_wait_cnt_addsub0000_cy_5_Q
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_11 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_not0002_inv,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_Result_1_1,
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg_not0002_inv,
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_1
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0029_Result1 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg_and0023,
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(7),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(6),
      O => u1_plasma_top_u1_plasma_counter_reg_xor0029
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_Madd_wait_cnt_addsub0000_cy_3_11 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(2),
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(3),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(0),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(1),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_Madd_wait_cnt_addsub0000_cy_3_Q
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_41 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_not0002_inv,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_Result_4_1,
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg_not0002_inv,
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_4
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_61 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_not0002_inv,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_Result_6_1,
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg_not0002_inv,
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_6
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_81 : X_LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_not0002_inv,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_Result(8),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_8
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq00001 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_91 : X_LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_not0002_inv,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_Result(9),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_9
    );
  u1_plasma_top_u2_ddr_SD_CKE1 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_initiating,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_cke_reg_6914,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_CKE_pin_OBUF_3283
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_3_7 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_3_7_4872
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_not00031 : X_LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg_not0002_inv,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(6),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_not0002_inv,
      O => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_not0003
    );
  u1_plasma_top_u1_plasma_u3_uart_bits_read_reg_not00031 : X_LUT3
    generic map(
      INIT => X"4C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg_not0002_inv,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_not0002_inv,
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(6),
      O => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg_not0003
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001_0_11 : X_LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_busy_write_sig_inv,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_and0001,
      O => u1_plasma_top_u1_plasma_u3_uart_N11
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_311 : X_LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg_not0002_inv,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_not0002_inv,
      O => u1_plasma_top_u1_plasma_u3_uart_data_read_reg_not0001
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_shift_func_1_1 : X_LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N21,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_shift_func(1)
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0027_Result1 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg_and0029,
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(9),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(8),
      O => u1_plasma_top_u1_plasma_counter_reg_xor0027
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_17_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg(3),
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg(2),
      O => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg_not0002_inv
    );
  u1_plasma_top_u1_plasma_u3_uart_Madd_delay_write_reg_addsub0000_cy_6_11 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(6),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_Madd_delay_write_reg_addsub0000_cy_3_Q,
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(4),
      O => u1_plasma_top_u1_plasma_u3_uart_Madd_delay_write_reg_addsub0000_cy_6_Q
    );
  u1_plasma_top_u1_plasma_u3_uart_Madd_delay_write_reg_addsub0000_cy_3_11 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(3),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(0),
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(1),
      O => u1_plasma_top_u1_plasma_u3_uart_Madd_delay_write_reg_addsub0000_cy_3_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_shift_func_0_1 : X_LUT4
    generic map(
      INIT => X"9000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N21,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_shift_func(0)
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001_7_1 : X_LUT4
    generic map(
      INIT => X"2888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_N11,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(0),
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(1),
      O => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001(7)
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001_4_1 : X_LUT4
    generic map(
      INIT => X"2888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_N11,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(5),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_Madd_delay_write_reg_addsub0000_cy_3_Q,
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(4),
      O => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001(4)
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001_1_1 : X_LUT4
    generic map(
      INIT => X"2888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_N11,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(8),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_Madd_delay_write_reg_addsub0000_cy_6_Q,
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(7),
      O => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001(1)
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_17_not00011_SW0 : X_LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(3),
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg_not0002_inv,
      O => N55
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_17_not00011 : X_LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_N6,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(7),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(5),
      ADR3 => N55,
      O => u1_plasma_top_u1_plasma_u3_uart_N4
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_17_cmp_eq00011_SW0 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(4),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(1),
      O => N57
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_17_cmp_eq00011 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(9),
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(8),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(6),
      ADR3 => N57,
      O => u1_plasma_top_u1_plasma_u3_uart_N6
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_and000110 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(7),
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(6),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(5),
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(4),
      O => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_and000110_6683
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_and000119 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(3),
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(0),
      O => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_and000119_6684
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_16_not00011 : X_LUT4
    generic map(
      INIT => X"080A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(8),
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(17),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_N4,
      ADR3 => u1_plasma_top_u1_plasma_enable_uart_read,
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_16_not0001
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_17_not00012 : X_LUT4
    generic map(
      INIT => X"EA50"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_N4,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(17),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(8),
      ADR3 => u1_plasma_top_u1_plasma_enable_uart_read,
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_17_not0001
    );
  u1_plasma_top_u1_plasma_enable_uart_read1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_enable_uart,
      ADR1 => u1_plasma_top_u1_plasma_write_enable_and0000,
      O => u1_plasma_top_u1_plasma_enable_uart_read
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and00221 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0022
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_7_mux00001 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_N01,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(7),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(16),
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_7_mux0000
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_6_mux00001 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_N01,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(6),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(15),
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_6_mux0000
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_5_mux00001 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_N01,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(5),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(14),
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_5_mux0000
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_4_mux00001 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_N01,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(4),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(13),
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_4_mux0000
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_3_mux00001 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_N01,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(3),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(12),
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_3_mux0000
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_2_mux00001 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_N01,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(11),
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_2_mux0000
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_1_mux00001 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_N01,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(10),
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_1_mux0000
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_0_mux00002 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_N01,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_data_read_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(9),
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_0_mux0000
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_0_mux000011 : X_LUT4
    generic map(
      INIT => X"FAF2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(8),
      ADR1 => u1_plasma_top_u1_plasma_enable_uart_read,
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_N4,
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(17),
      O => u1_plasma_top_u1_plasma_u3_uart_N01
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq00011 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_12_mux000011 : X_LUT4
    generic map(
      INIT => X"0828"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N329,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_0_SW0 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      O => N66
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_0_Q : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR2 => N66,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000_3_5 : X_LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000_3_5_5831
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000_3_20 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000_3_17_5830,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000_3_5_5831,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000(3)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_9_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(9),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(9),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_9_mux00024_5982
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_9_mux000217 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(8),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(10),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_9_mux000217_5981
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_9_mux000218 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_9_mux00024_5982,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_9_mux000217_5981,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_9_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_8_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(8),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(8),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_8_mux00024_5978
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_8_mux000217 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(7),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(9),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_8_mux000217_5977
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_8_mux000218 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_8_mux00024_5978,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_8_mux000217_5977,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_8_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_7_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(7),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(7),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_7_mux00024_5974
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_7_mux000217 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(6),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_7_mux000217_5973
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_7_mux000218 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_7_mux00024_5974,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_7_mux000217_5973,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_7_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_6_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(6),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(6),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_6_mux00024_5970
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_6_mux000217 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(5),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(7),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_6_mux000217_5969
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_6_mux000218 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_6_mux00024_5970,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_6_mux000217_5969,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_6_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_5_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(5),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_5_mux00024_5966
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_5_mux000217 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(4),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_5_mux000217_5965
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_5_mux000218 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_5_mux00024_5966,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_5_mux000217_5965,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_5_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_4_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_4_mux00024_5962
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_4_mux000217 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_4_mux000217_5961
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_4_mux000218 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_4_mux00024_5962,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_4_mux000217_5961,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_4_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_3_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_3_mux00024_5958
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_3_mux000217 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_3_mux000217_5957
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_3_mux000218 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_3_mux00024_5958,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_3_mux000217_5957,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_3_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_30_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(30),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_30_mux00024_5951
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_30_mux000217 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(29),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(31),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_30_mux000217_5950
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_30_mux000218 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_30_mux00024_5951,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_30_mux000217_5950,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_30_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_2_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_2_mux00024_5946
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_2_mux000217 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_2_mux000217_5945
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_2_mux000218 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_2_mux00024_5946,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_2_mux000217_5945,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_2_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_29_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(29),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_29_mux00024_5943
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_29_mux000217 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(28),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(30),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_29_mux000217_5942
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_29_mux000218 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_29_mux00024_5943,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_29_mux000217_5942,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_29_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_28_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(28),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_28_mux00024_5939
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_28_mux000217 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(27),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(29),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_28_mux000217_5938
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_28_mux000218 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_28_mux00024_5939,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_28_mux000217_5938,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_28_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_27_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(27),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_27_mux00024_5935
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_27_mux000217 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(26),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(28),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_27_mux000217_5934
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_27_mux000218 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_27_mux00024_5935,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_27_mux000217_5934,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_27_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_26_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(26),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_26_mux00024_5931
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_26_mux000217 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(25),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(27),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_26_mux000217_5930
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_26_mux000218 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_26_mux00024_5931,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_26_mux000217_5930,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_26_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_25_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(25),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_25_mux00024_5927
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_25_mux000217 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(24),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(26),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_25_mux000217_5926
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_25_mux000218 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_25_mux00024_5927,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_25_mux000217_5926,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_25_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_24_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(24),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(24),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_24_mux00024_5923
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_24_mux000217 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(23),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(25),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_24_mux000217_5922
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_24_mux000218 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_24_mux00024_5923,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_24_mux000217_5922,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_24_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_23_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(23),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_23_mux00024_5919
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_23_mux000217 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(22),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(24),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_23_mux000217_5918
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_23_mux000218 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_23_mux00024_5919,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_23_mux000217_5918,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_23_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_22_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(22),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(22),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_22_mux00024_5915
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_22_mux000217 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(21),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(23),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_22_mux000217_5914
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_22_mux000218 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_22_mux00024_5915,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_22_mux000217_5914,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_22_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_21_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(21),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(21),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_21_mux00024_5911
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_21_mux000217 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(20),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(22),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_21_mux000217_5910
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_21_mux000218 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_21_mux00024_5911,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_21_mux000217_5910,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_21_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_20_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(20),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(20),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_20_mux00024_5907
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_20_mux000217 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(19),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(21),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_20_mux000217_5906
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_20_mux000218 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_20_mux00024_5907,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_20_mux000217_5906,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_20_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_1_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_1_mux00024_5902
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_1_mux000217 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_1_mux000217_5901
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_1_mux000218 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_1_mux00024_5902,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_1_mux000217_5901,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_1_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_19_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(19),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(19),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_19_mux00024_5899
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_19_mux000217 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(18),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(20),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_19_mux000217_5898
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_19_mux000218 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_19_mux00024_5899,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_19_mux000217_5898,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_19_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_18_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(18),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(18),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_18_mux00024_5895
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_18_mux000217 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(17),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(19),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_18_mux000217_5894
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_18_mux000218 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_18_mux00024_5895,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_18_mux000217_5894,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_18_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_17_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(17),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_17_mux00024_5891
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_17_mux000217 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(16),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(18),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_17_mux000217_5890
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_17_mux000218 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_17_mux00024_5891,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_17_mux000217_5890,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_17_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_16_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(16),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(16),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_16_mux00024_5887
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_16_mux000217 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(15),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(17),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_16_mux000217_5886
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_16_mux000218 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_16_mux00024_5887,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_16_mux000217_5886,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_16_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_15_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(15),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_15_mux00024_5883
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_15_mux000217 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(14),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(16),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_15_mux000217_5882
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_15_mux000218 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_15_mux00024_5883,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_15_mux000217_5882,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_15_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_14_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(14),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(14),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_14_mux00024_5879
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_14_mux000217 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(13),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_14_mux000217_5878
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_14_mux000218 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_14_mux00024_5879,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_14_mux000217_5878,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_14_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_13_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(13),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_13_mux00024_5875
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_13_mux000217 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(12),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(14),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_13_mux000217_5874
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_13_mux000218 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_13_mux00024_5875,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_13_mux000217_5874,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_13_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_12_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(12),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(12),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_12_mux00024_5871
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_12_mux000217 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(11),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(13),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_12_mux000217_5870
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_12_mux000218 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_12_mux00024_5871,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_12_mux000217_5870,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_12_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_11_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(11),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(11),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_11_mux00024_5867
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_11_mux000217 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(10),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(12),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_11_mux000217_5866
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_11_mux000218 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_11_mux00024_5867,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_11_mux000217_5866,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_11_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_10_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(10),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(10),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_10_mux00024_5863
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_10_mux000217 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(9),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(11),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_10_mux000217_5862
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_10_mux000218 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_10_mux00024_5863,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_10_mux000217_5862,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_10_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_1_20 : X_LUT4
    generic map(
      INIT => X"2808"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N17,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(26),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_1_20_4866
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_1_49 : X_LUT4
    generic map(
      INIT => X"0C54"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_1_49_4867
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_1_97 : X_LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_1_67_4868,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_1_20_4866,
      O => u1_plasma_top_u1_plasma_u1_cpu_alu_func(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_2_16 : X_LUT4
    generic map(
      INIT => X"2A08"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N17,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(26),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_2_16_4869
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_2_57 : X_LUT4
    generic map(
      INIT => X"042C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_2_57_4870
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_2_105 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq0034,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_2_16_4869,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_2_76_4871,
      O => u1_plasma_top_u1_plasma_u1_cpu_alu_func(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux00008 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(9),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(10),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux00008_6028
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000013 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(14),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(13),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(12),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(11),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000013_6017
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000024 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(21),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(20),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(19),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000024_6021
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000029 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(18),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(17),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(16),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000029_6022
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000039 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux00008_6028,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000013_6017,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000024_6021,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000029_6022,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000039_6023
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000052 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(8),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(7),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(6),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000052_6024
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000057 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(30),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000057_6025
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000069 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(28),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(27),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(26),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000069_6026
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000074 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(24),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(23),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(22),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000074_6027
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000084 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000052_6024,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000057_6025,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000069_6026,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000074_6027,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000084_6029
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux0000151 : X_LUT4
    generic map(
      INIT => X"8AAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux0000151_6018
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0026_Result1 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_result_10_and0000,
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(11),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(10),
      O => u1_plasma_top_u1_plasma_counter_reg_xor0026
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_31_mux000211 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N329,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_25_or000011 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_12_11 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0000,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_4_or00001 : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_cmp_eq0020_4890,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rt_index_and0000,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(30),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(26),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_4_or0000
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0025_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg(11),
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(12),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(10),
      ADR3 => u1_plasma_top_u1_plasma_result_10_and0000,
      O => u1_plasma_top_u1_plasma_counter_reg_xor0025
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_0_mux000019 : X_LUT4
    generic map(
      INIT => X"6000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N329,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_0_mux000019_5497
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_6_mux00005 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(6),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0017,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_6_mux00005_5602
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_6_mux000023 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_6_mux00005_5602,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_6_mux000012_5600,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(6),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_6_mux000023_5601
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_mux00005 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0019,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_mux00005_5596
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_mux000023 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_mux00005_5596,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_mux000012_5594,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(5),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_mux000023_5595
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_4_mux00005 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0020,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_4_mux00005_5586
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_4_mux000023 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_4_mux00005_5586,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_4_mux000012_5584,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(4),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_4_mux000023_5585
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_3_mux00005 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0022,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_3_mux00005_5581
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_3_mux000023 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_3_mux00005_5581,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_3_mux000012_5579,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_3_mux000023_5580
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_1_mux00009 : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_1_mux00009_5534
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_1_mux000027 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_1_mux00009_5534,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_1_mux000015_5532,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_1_mux000027_5533
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000_5_41 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000_5_5_5835,
      ADR1 => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(5),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000_5_34_5834,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000(5)
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_3_and000011 : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_10_Q,
      ADR1 => u1_plasma_top_u2_ddr_initiating,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_11_Q,
      O => N8
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_2_and000011 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_initiating,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_11_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_10_Q,
      O => N111
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_1_and000011 : X_LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_10_Q,
      ADR1 => u1_plasma_top_u2_ddr_initiating,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_11_Q,
      ADR3 => u1_plasma_top_u2_ddr_address_init(10),
      O => N10
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_0_and000011 : X_LUT4
    generic map(
      INIT => X"01AB"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_initiating,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_10_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_11_Q,
      ADR3 => u1_plasma_top_u2_ddr_address_init(10),
      O => N9
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_31_mux000021 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N23
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and00191 : X_LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0020,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0019
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or00021 : X_LUT4
    generic map(
      INIT => X"F1E5"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_8_mux00003 : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0013,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_8_mux00003_5610
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_7_mux00003 : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0016,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_7_mux00003_5606
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_6_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(7),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(6),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_6_4_5765
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_4_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(4),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_4_4_5759
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_3_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_3_4_5757
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_1_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_1_4_5718
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_2_mux000011 : X_LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N23,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_2_mux000011_5569
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_2_mux000033 : X_LUT4
    generic map(
      INIT => X"3020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N23,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_2_mux000033_5570
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_31_mux00024 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_31_mux00024_5955
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_31_mux000237 : X_LUT4
    generic map(
      INIT => X"2888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N22,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_31_mux000237_5954
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_31_mux000240 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_31_mux00024_5955,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_31_mux000237_5954,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(30),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_31_mux0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_7_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(8),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(7),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_7_4_5769
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_7_17 : X_LUT4
    generic map(
      INIT => X"080A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N24,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(6),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(7),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0018,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_7_17_5767
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_7_36 : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(6),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0018,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_7_36_5768
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_7_44 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_7_4_5769,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_7_17_5767,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(7),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_7_36_5768,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(7)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_5_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(6),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(5),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_5_4_5763
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_5_17 : X_LUT4
    generic map(
      INIT => X"080A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N24,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(5),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0021,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_5_17_5761
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_5_36 : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0021,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(4),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_5_36_5762
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_5_44 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_5_4_5763,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_5_17_5761,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(5),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_5_36_5762,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(5)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_2_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_2_4_5752
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_2_12 : X_LUT4
    generic map(
      INIT => X"3020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_2_12_5749
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_2_37 : X_LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_2_37_5751
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_2_45 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_2_4_5752,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_2_13_5750,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_2_37_5751,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_intr_signal_and000013 : X_LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_irq_mask_reg(4),
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(31),
      ADR2 => u1_plasma_top_u1_plasma_irq_mask_reg(3),
      ADR3 => u1_plasma_top_u1_plasma_counter_reg(18),
      O => u1_plasma_top_u1_plasma_u1_cpu_intr_signal_and000013_4291
    );
  u1_plasma_top_u1_plasma_u1_cpu_intr_signal_and000026 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(8),
      ADR1 => u1_plasma_top_u1_plasma_irq_mask_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(31),
      ADR3 => u1_plasma_top_u1_plasma_irq_mask_reg(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_intr_signal_and000026_4292
    );
  u1_plasma_top_u1_plasma_u1_cpu_intr_signal_and000078 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_intr_signal_and000035_4293,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_intr_enable_reg_5061,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_intr_signal_and0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0024_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(5),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_5_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_mux000041 : X_LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N329
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0024_Result1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg_and0022,
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(13),
      O => u1_plasma_top_u1_plasma_counter_reg_xor0024
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_12_11 : X_LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_or0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N7
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0023_Result1 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg_and0022,
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(14),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(13),
      O => u1_plasma_top_u1_plasma_counter_reg_xor0023
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0022_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg(14),
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(15),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(13),
      ADR3 => u1_plasma_top_u1_plasma_counter_reg_and0022,
      O => u1_plasma_top_u1_plasma_counter_reg_xor0022
    );
  u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd8_In_SW0 : X_LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_and0000_7066,
      ADR1 => u1_plasma_top_u2_ddr_active_ddr,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd9_7065,
      ADR3 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd1_7053,
      O => N76
    );
  u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd8_In : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => N76,
      ADR1 => N26,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt(7),
      ADR3 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd8_7064,
      O => u1_plasma_top_u2_ddr_u2_ddr_state_prev_cmp_eq0008
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_0_mux0002131 : X_LUT4
    generic map(
      INIT => X"FF23"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(26),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(30),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_0_mux0002131_4909
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_9_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(10),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(9),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_9_mux00004_5613
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_10_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(11),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(10),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_10_mux00004_5501
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_8_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(9),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(8),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_8_4_5771
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_9_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(9),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(10),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_9_4_5775
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_9_15 : X_LUT4
    generic map(
      INIT => X"080A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N24,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(8),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(9),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0014,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_9_15_5773
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_9_34 : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(8),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0014,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_9_34_5774
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_9_42 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_9_4_5775,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_9_15_5773,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(9),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_9_34_5774,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(9)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_5_cmp_eq00001 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_5_cmp_eq0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_21 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(30),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N17
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_5_mux00021 : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq0034,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_5_cmp_eq0000,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(23),
      O => u1_plasma_top_u1_plasma_u1_cpu_rd_index(5)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_0_mux000221 : X_LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq0034,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(23),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N17,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N14
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_4_mux000214 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_5_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_4_mux00026_4915,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => u1_plasma_top_u1_plasma_u1_cpu_rd_index(4)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_3_mux000217 : X_LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_5_cmp_eq0000,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_3_mux00026_4914,
      O => u1_plasma_top_u1_plasma_u1_cpu_rd_index(3)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_2_mux000217 : X_LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_5_cmp_eq0000,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_2_mux00026_4913,
      O => u1_plasma_top_u1_plasma_u1_cpu_rd_index(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_1_mux000217 : X_LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_5_cmp_eq0000,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_1_mux00026_4912,
      O => u1_plasma_top_u1_plasma_u1_cpu_rd_index(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_0_mux0002141 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_5_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_0_mux00026_4911,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => u1_plasma_top_u1_plasma_u1_cpu_rd_index(0)
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done831 : X_LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(3),
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_N11,
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(10),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(0),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done831_6737
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_54 : X_LUT4
    generic map(
      INIT => X"22F2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(26),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(31),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_54_4865
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_117 : X_LUT4
    generic map(
      INIT => X"284B"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_117_4857
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_144 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_144_4858
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_161 : X_LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(29),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_161_4859
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_164 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_161_4859,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(5),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_117_4857,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_144_4858,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_164_4860
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_203 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_164_4860,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_54_4865,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_33,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_203_4861
    );
  u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd6_In : X_LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_7057,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_bank_open_mux0000,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_44_6926,
      ADR3 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd8_7064,
      O => u1_plasma_top_u2_ddr_u2_ddr_state_prev_cmp_eq0010
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0021_Result1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg_and0016,
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(16),
      O => u1_plasma_top_u1_plasma_counter_reg_xor0021
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0020_Result1 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg_and0016,
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(17),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(16),
      O => u1_plasma_top_u1_plasma_counter_reg_xor0020
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_a_source_out_0_21 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(5),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_intr_signal_4289,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N21
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0019_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg(17),
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(18),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(16),
      ADR3 => u1_plasma_top_u1_plasma_counter_reg_and0016,
      O => u1_plasma_top_u1_plasma_counter_reg_xor0019
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_a_source_out_0_211 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(26),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_a_source_out_0_21_4856
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_11_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(12),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(11),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_11_mux00004_5504
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_10_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(11),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(10),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_10_4_5689
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_12_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(12),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_12_mux00004_5509
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_12_mux000015 : X_LUT4
    generic map(
      INIT => X"080A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N23,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(11),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(12),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_12_mux000015_5507
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_12_mux000034 : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N23,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(11),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_12_mux000034_5508
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_12_mux000042 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_12_mux00004_5509,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_12_mux000015_5507,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(12),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_12_mux000034_5508,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_12_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0020_Result1 : X_LUT3
    generic map(
      INIT => X"C6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(8),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(9),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N10,
      O => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_9_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0022_Result_SW0 : X_LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(6),
      O => N82
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0022_Result : X_LUT4
    generic map(
      INIT => X"CC6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(7),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(4),
      ADR3 => N82,
      O => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_7_Q
    );
  u1_plasma_top_u2_ddr_u2_ddr_SD_A_10_21 : X_LUT3
    generic map(
      INIT => X"D5"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd9_7065,
      ADR1 => u1_plasma_top_u2_ddr_active_ddr,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_and0000_7066,
      O => N7
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mmux_a_out1011 : X_LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      ADR0 => N2829,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_a_source(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_N3
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_out_1_1 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_source(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_out_0_1 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_source(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_30_1 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(30),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(30)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_b_source_out_1_22 : X_LUT4
    generic map(
      INIT => X"1131"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N25,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(31),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_b_source_out_1_22_4877
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_b_source_out_1_53 : X_LUT4
    generic map(
      INIT => X"0302"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_b_source_out_1_7_4878,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(30),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_b_source_out_1_22_4877,
      O => u1_plasma_top_u1_plasma_u1_cpu_b_source(1)
    );
  u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd2_In1 : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_no_ddr_stop,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd2_7054,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd3_7055,
      O => u1_plasma_top_u2_ddr_u2_ddr_state_prev_cmp_eq0014
    );
  u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_In11 : X_LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u2_ddr_active_ddr,
      O => N26
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_out_2_1 : X_LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_source(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_mem_state_reg_mux00001 : X_LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_mem_state_reg_4736,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_mem_state_reg_mux0000
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0018_Result1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg_and0019,
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(19),
      O => u1_plasma_top_u1_plasma_counter_reg_xor0018
    );
  u1_plasma_top_u1_plasma_Mxor_result_20_xor0000_Result1 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg_and0019,
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(20),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(19),
      O => u1_plasma_top_u1_plasma_result_20_xor0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_b_source_out_0_53 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_b_source_out_0_29_4876,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => u1_plasma_top_u1_plasma_u1_cpu_b_source(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_14_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(14),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_14_mux00004_5515
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_13_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(14),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(13),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_13_mux00004_5512
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_11_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(12),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(11),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_11_4_5691
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_12_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(12),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_12_4_5696
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_12_16 : X_LUT3
    generic map(
      INIT => X"C4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_12_13_5693,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(11),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_12_16_5694
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_12_39 : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(11),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_12_39_5695
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_12_47 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_12_4_5696,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_12_16_5694,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(12),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_12_39_5695,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(12)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_5 : X_LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N69,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_cmp_eq0020_4890,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_5_4901
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_8 : X_LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N17,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_8_4902
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_18 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rt_index_and0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_and0002,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(20),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(30),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_18_4900
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_29_1 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(29),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(29)
    );
  u1_plasma_top_u1_plasma_save_cnt_hi_mux00001 : X_LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0007,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_3_Q,
      ADR2 => u1_plasma_top_u1_plasma_enable_misc,
      O => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_0_11 : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_4_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_6_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_5_Q,
      O => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006
    );
  u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq00071 : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_5_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_4_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_6_Q,
      O => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0007
    );
  u1_plasma_top_u1_plasma_cpu_data_r_10_mux000041 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      O => u1_plasma_top_u1_plasma_N27
    );
  u1_plasma_top_u1_plasma_cpu_data_r_1_mux000012 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0007,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_3_Q,
      ADR2 => u1_plasma_top_u1_plasma_counter_hi_reg(33),
      ADR3 => u1_plasma_top_u1_plasma_counter_reg(1),
      O => u1_plasma_top_u1_plasma_cpu_data_r_1_mux000012_3618
    );
  u1_plasma_top_u1_plasma_cpu_data_r_1_mux000025 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_4_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_5_Q,
      ADR2 => u1_plasma_top_u1_plasma_irq_mask_reg(1),
      ADR3 => u1_plasma_top_u1_plasma_gpio0_reg(1),
      O => u1_plasma_top_u1_plasma_cpu_data_r_1_mux000025_3619
    );
  u1_plasma_top_u1_plasma_cpu_data_r_1_mux000040 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_5_Q,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_4_Q,
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_busy_write_sig_inv,
      O => u1_plasma_top_u1_plasma_cpu_data_r_1_mux000040_3620
    );
  u1_plasma_top_u1_plasma_cpu_data_r_1_mux000071 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r_1_mux000040_3620,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_6_Q,
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r_1_mux000025_3619,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_1_mux000012_3618,
      O => u1_plasma_top_u1_plasma_cpu_data_r_1_mux000071_3621
    );
  u1_plasma_top_u1_plasma_cpu_data_r_1_mux0000107 : X_LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_data_read(1),
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 1),
      O => u1_plasma_top_u1_plasma_cpu_data_r_1_mux0000107_3616
    );
  u1_plasma_top_u1_plasma_cpu_data_r_1_mux0000119 : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_N0,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 1),
      O => u1_plasma_top_u1_plasma_cpu_data_r_1_mux0000119_3617
    );
  u1_plasma_top_u1_plasma_cpu_data_r_0_mux000012 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0007,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_3_Q,
      ADR2 => u1_plasma_top_u1_plasma_counter_hi_reg(32),
      ADR3 => u1_plasma_top_u1_plasma_counter_reg(0),
      O => u1_plasma_top_u1_plasma_cpu_data_r_0_mux000012_3601
    );
  u1_plasma_top_u1_plasma_cpu_data_r_0_mux0000108 : X_LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_data_read(0),
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 0),
      O => u1_plasma_top_u1_plasma_cpu_data_r_0_mux0000108_3600
    );
  u1_plasma_top_u1_plasma_cpu_data_r_0_mux0000120 : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_N0,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 0),
      O => u1_plasma_top_u1_plasma_cpu_data_r_0_mux0000120_3602
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0018_Result1 : X_LUT3
    generic map(
      INIT => X"C6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(10),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(11),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N5,
      O => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_11_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_result_12_xor0000_Result1 : X_LUT4
    generic map(
      INIT => X"CC6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(10),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(12),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(11),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N5,
      O => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_12_Q
    );
  u1_plasma_top_u1_plasma_u2_boot_ram_Mmux_data_read1101 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(0),
      ADR1 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(1),
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(2),
      O => u1_plasma_top_u1_plasma_u2_boot_ram_N0
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0016_Result1 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg(21),
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(22),
      ADR2 => u1_plasma_top_u1_plasma_carry_in_and0001,
      O => u1_plasma_top_u1_plasma_counter_reg_xor0016
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0015_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg(21),
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(23),
      ADR2 => u1_plasma_top_u1_plasma_carry_in_and0001,
      ADR3 => u1_plasma_top_u1_plasma_counter_reg(22),
      O => u1_plasma_top_u1_plasma_counter_reg_xor0015
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_16_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(16),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_16_mux00004_5521
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_15_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(16),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(15),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_15_mux00004_5518
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_13_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(14),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(13),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_13_4_5698
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or000025 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or000025_6328
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or000070 : X_LUT4
    generic map(
      INIT => X"6FF6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or000070_6329
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000117 : X_LUT4
    generic map(
      INIT => X"6FF6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(5),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000117_6323
    );
  u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd4_In1 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => N24,
      ADR1 => N26,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_and0000_7066,
      ADR3 => u1_plasma_top_u2_ddr_u2_ddr_write_prev_7077,
      O => u1_plasma_top_u2_ddr_u2_ddr_state_prev_cmp_eq0012
    );
  u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd7_In_SW0 : X_LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd8_7064,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_write_prev_7077,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_7057,
      O => N94
    );
  u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd7_In_SW1 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_bank_open_mux0000,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_write_prev_7077,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_7057,
      ADR3 => N26,
      O => N95
    );
  u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd7_In : X_LUT4
    generic map(
      INIT => X"EA40"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt(7),
      ADR1 => N95,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_cy(6),
      ADR3 => N94,
      O => u1_plasma_top_u2_ddr_u2_ddr_state_prev_cmp_eq0009
    );
  u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_In30 : X_LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd6_7062,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd2_7054,
      ADR2 => u1_plasma_top_no_ddr_stop,
      ADR3 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_In11_7058,
      O => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_In30_7061
    );
  u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_In42 : X_LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_In30_7061,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_and0000_7066,
      ADR2 => N24,
      O => u1_plasma_top_u2_ddr_u2_ddr_state_prev_cmp_eq0011
    );
  u1_plasma_top_u1_plasma_cpu_data_r_17_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(17),
      ADR1 => u1_plasma_top_u1_plasma_N27,
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(17),
      ADR3 => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      O => u1_plasma_top_u1_plasma_cpu_data_r_17_mux00004_3613
    );
  u1_plasma_top_u1_plasma_cpu_data_r_16_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(16),
      ADR1 => u1_plasma_top_u1_plasma_N27,
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(16),
      ADR3 => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      O => u1_plasma_top_u1_plasma_cpu_data_r_16_mux00004_3612
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_16_11 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N20
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_0_21 : X_LUT4
    generic map(
      INIT => X"3020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N27
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_10_21 : X_LUT4
    generic map(
      INIT => X"0600"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N26
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_1_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_28_1 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(28),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(28)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and00151 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(11),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and0000,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(12),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0015
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or00009 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_enable_reg_6442,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(5),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or00009_6433
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or000052 : X_LUT4
    generic map(
      INIT => X"6FF6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or000052_6432
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000101 : X_LUT4
    generic map(
      INIT => X"6FF6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000101_6430
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000114 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000114_6431
    );
  u1_plasma_top_u1_plasma_cpu_data_r_9_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(9),
      ADR1 => u1_plasma_top_u1_plasma_N27,
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(9),
      ADR3 => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      O => u1_plasma_top_u1_plasma_cpu_data_r_9_mux00004_3670
    );
  u1_plasma_top_u1_plasma_cpu_data_r_8_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(8),
      ADR1 => u1_plasma_top_u1_plasma_N27,
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(8),
      ADR3 => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      O => u1_plasma_top_u1_plasma_cpu_data_r_8_mux00004_3669
    );
  u1_plasma_top_u1_plasma_cpu_data_r_22_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(22),
      ADR1 => u1_plasma_top_u1_plasma_N27,
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(22),
      ADR3 => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      O => u1_plasma_top_u1_plasma_cpu_data_r_22_mux00004_3624
    );
  u1_plasma_top_u1_plasma_cpu_data_r_21_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(21),
      ADR1 => u1_plasma_top_u1_plasma_N27,
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(21),
      ADR3 => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      O => u1_plasma_top_u1_plasma_cpu_data_r_21_mux00004_3623
    );
  u1_plasma_top_u1_plasma_cpu_data_r_20_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(20),
      ADR1 => u1_plasma_top_u1_plasma_N27,
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(20),
      ADR3 => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      O => u1_plasma_top_u1_plasma_cpu_data_r_20_mux00004_3622
    );
  u1_plasma_top_u1_plasma_cpu_data_r_19_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(19),
      ADR1 => u1_plasma_top_u1_plasma_N27,
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(19),
      ADR3 => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      O => u1_plasma_top_u1_plasma_cpu_data_r_19_mux00004_3615
    );
  u1_plasma_top_u1_plasma_cpu_data_r_18_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(18),
      ADR1 => u1_plasma_top_u1_plasma_N27,
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(18),
      ADR3 => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      O => u1_plasma_top_u1_plasma_cpu_data_r_18_mux00004_3614
    );
  u1_plasma_top_u1_plasma_cpu_data_r_6_mux000012 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0007,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_3_Q,
      ADR2 => u1_plasma_top_u1_plasma_counter_hi_reg(38),
      ADR3 => u1_plasma_top_u1_plasma_counter_reg(6),
      O => u1_plasma_top_u1_plasma_cpu_data_r_6_mux000012_3658
    );
  u1_plasma_top_u1_plasma_cpu_data_r_6_mux000024 : X_LUT4
    generic map(
      INIT => X"EA40"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_5_Q,
      ADR1 => u1_plasma_top_u1_plasma_irq_mask_reg(6),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_4_Q,
      ADR3 => u1_plasma_top_u1_plasma_gpio0_reg(6),
      O => u1_plasma_top_u1_plasma_cpu_data_r_6_mux000024_3659
    );
  u1_plasma_top_u1_plasma_cpu_data_r_6_mux000029 : X_LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(6),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_4_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_5_Q,
      O => u1_plasma_top_u1_plasma_cpu_data_r_6_mux000029_3660
    );
  u1_plasma_top_u1_plasma_cpu_data_r_6_mux000054 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r_6_mux000029_3660,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_6_Q,
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r_6_mux000024_3659,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_6_mux000012_3658,
      O => u1_plasma_top_u1_plasma_cpu_data_r_6_mux000054_3661
    );
  u1_plasma_top_u1_plasma_cpu_data_r_6_mux000092 : X_LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_data_read(6),
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 6),
      O => u1_plasma_top_u1_plasma_cpu_data_r_6_mux000092_3662
    );
  u1_plasma_top_u1_plasma_cpu_data_r_6_mux0000104 : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_N0,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 6),
      O => u1_plasma_top_u1_plasma_cpu_data_r_6_mux0000104_3657
    );
  u1_plasma_top_u1_plasma_cpu_data_r_5_mux000012 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0007,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_3_Q,
      ADR2 => u1_plasma_top_u1_plasma_counter_hi_reg(37),
      ADR3 => u1_plasma_top_u1_plasma_counter_reg(5),
      O => u1_plasma_top_u1_plasma_cpu_data_r_5_mux000012_3654
    );
  u1_plasma_top_u1_plasma_cpu_data_r_5_mux0000108 : X_LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_data_read(5),
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 5),
      O => u1_plasma_top_u1_plasma_cpu_data_r_5_mux0000108_3653
    );
  u1_plasma_top_u1_plasma_cpu_data_r_5_mux0000120 : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_N0,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 5),
      O => u1_plasma_top_u1_plasma_cpu_data_r_5_mux0000120_3655
    );
  u1_plasma_top_u1_plasma_cpu_data_r_4_mux000012 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0007,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_3_Q,
      ADR2 => u1_plasma_top_u1_plasma_counter_hi_reg(36),
      ADR3 => u1_plasma_top_u1_plasma_counter_reg(4),
      O => u1_plasma_top_u1_plasma_cpu_data_r_4_mux000012_3650
    );
  u1_plasma_top_u1_plasma_cpu_data_r_4_mux0000114 : X_LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_data_read(4),
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 4),
      O => u1_plasma_top_u1_plasma_cpu_data_r_4_mux0000114_3649
    );
  u1_plasma_top_u1_plasma_cpu_data_r_4_mux0000126 : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_N0,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 4),
      O => u1_plasma_top_u1_plasma_cpu_data_r_4_mux0000126_3651
    );
  u1_plasma_top_u1_plasma_cpu_data_r_3_mux000012 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0007,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_3_Q,
      ADR2 => u1_plasma_top_u1_plasma_counter_hi_reg(35),
      ADR3 => u1_plasma_top_u1_plasma_counter_reg(3),
      O => u1_plasma_top_u1_plasma_cpu_data_r_3_mux000012_3646
    );
  u1_plasma_top_u1_plasma_cpu_data_r_3_mux0000108 : X_LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_data_read(3),
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 3),
      O => u1_plasma_top_u1_plasma_cpu_data_r_3_mux0000108_3645
    );
  u1_plasma_top_u1_plasma_cpu_data_r_3_mux0000120 : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_N0,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 3),
      O => u1_plasma_top_u1_plasma_cpu_data_r_3_mux0000120_3647
    );
  u1_plasma_top_u1_plasma_cpu_data_r_2_mux000012 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0007,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_3_Q,
      ADR2 => u1_plasma_top_u1_plasma_counter_hi_reg(34),
      ADR3 => u1_plasma_top_u1_plasma_counter_reg(2),
      O => u1_plasma_top_u1_plasma_cpu_data_r_2_mux000012_3639
    );
  u1_plasma_top_u1_plasma_cpu_data_r_2_mux0000114 : X_LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_data_read(2),
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 2),
      O => u1_plasma_top_u1_plasma_cpu_data_r_2_mux0000114_3638
    );
  u1_plasma_top_u1_plasma_cpu_data_r_2_mux0000126 : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_N0,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 2),
      O => u1_plasma_top_u1_plasma_cpu_data_r_2_mux0000126_3640
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_Mmux_data_read1101 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_sel_buf(0),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_sel_buf(1),
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_sel_buf(2),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0011_Result1 : X_LUT3
    generic map(
      INIT => X"C6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(18),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(19),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N111,
      O => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_19_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0014_Result_SW0 : X_LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(15),
      O => N97
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0014_Result : X_LUT4
    generic map(
      INIT => X"CC6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_carry_in_and0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(16),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(14),
      ADR3 => N97,
      O => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_16_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0013_Result_SW0 : X_LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(16),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(15),
      O => N99
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0013_Result : X_LUT4
    generic map(
      INIT => X"CC6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_carry_in_and0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(17),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(14),
      ADR3 => N99,
      O => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_17_Q
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0014_Result1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg_and0013,
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(24),
      O => u1_plasma_top_u1_plasma_counter_reg_xor0014
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0013_Result1 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg_and0013,
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(25),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(24),
      O => u1_plasma_top_u1_plasma_counter_reg_xor0013
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_9_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(9),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(9),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(9)
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_8_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(8),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(8),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(8)
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_7_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(7),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(7),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(7)
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_6_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(6),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(6),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(6)
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_5_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(5),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(5)
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_4_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(4),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(4),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(4)
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(3),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(3),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(3)
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_2_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(2),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(2)
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_23_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(23),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(23),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(23)
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_22_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(22),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(22),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(22)
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_21_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(21),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(21),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(21)
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_20_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(20),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(20),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(20)
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(1),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(1)
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_19_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(19),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(19),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(19)
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_18_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(18),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(18),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(18)
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_17_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(17),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(17),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(17)
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_16_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(16),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(16),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(16)
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_15_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(15),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(15),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(15)
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_14_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(14),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(14),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(14)
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_13_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(13),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(13),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(13)
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_12_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(12),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(12),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(12)
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_11_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(11),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(11),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(11)
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_10_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(10),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(10),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(10)
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(0),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_18_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(19),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(18),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_18_mux00004_5527
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_17_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(18),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(17),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_17_mux00004_5524
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_14_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(14),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_14_4_5700
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_15_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(16),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(15),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_15_4_5704
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_15_15 : X_LUT4
    generic map(
      INIT => X"080A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N24,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(14),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(15),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0013,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_15_15_5702
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_15_34 : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(14),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0013,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_15_34_5703
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_15_42 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_15_4_5704,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_15_15_5702,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(15),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_15_34_5703,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(15)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_71 : X_LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_Result(7),
      ADR1 => fpga_0_DDR_SDRAM_32Mx64_DDR_RASn_pin_OBUF_3331,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      ADR3 => fpga_0_DDR_SDRAM_32Mx64_DDR_CASn_pin_OBUF_3281,
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_7
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_61 : X_LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_Result(6),
      ADR1 => fpga_0_DDR_SDRAM_32Mx64_DDR_RASn_pin_OBUF_3331,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      ADR3 => fpga_0_DDR_SDRAM_32Mx64_DDR_CASn_pin_OBUF_3281,
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_6
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_51 : X_LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_Result(5),
      ADR1 => fpga_0_DDR_SDRAM_32Mx64_DDR_RASn_pin_OBUF_3331,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      ADR3 => fpga_0_DDR_SDRAM_32Mx64_DDR_CASn_pin_OBUF_3281,
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_5
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_41 : X_LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_Result(4),
      ADR1 => fpga_0_DDR_SDRAM_32Mx64_DDR_RASn_pin_OBUF_3331,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      ADR3 => fpga_0_DDR_SDRAM_32Mx64_DDR_CASn_pin_OBUF_3281,
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_4
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_31 : X_LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_Result(3),
      ADR1 => fpga_0_DDR_SDRAM_32Mx64_DDR_RASn_pin_OBUF_3331,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      ADR3 => fpga_0_DDR_SDRAM_32Mx64_DDR_CASn_pin_OBUF_3281,
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_3
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_21 : X_LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_Result(2),
      ADR1 => fpga_0_DDR_SDRAM_32Mx64_DDR_RASn_pin_OBUF_3331,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      ADR3 => fpga_0_DDR_SDRAM_32Mx64_DDR_CASn_pin_OBUF_3281,
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_2
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_11 : X_LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_Result(1),
      ADR1 => fpga_0_DDR_SDRAM_32Mx64_DDR_RASn_pin_OBUF_3331,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      ADR3 => fpga_0_DDR_SDRAM_32Mx64_DDR_CASn_pin_OBUF_3281,
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_1
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_01 : X_LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_Result(0),
      ADR1 => fpga_0_DDR_SDRAM_32Mx64_DDR_RASn_pin_OBUF_3331,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      ADR3 => fpga_0_DDR_SDRAM_32Mx64_DDR_CASn_pin_OBUF_3281,
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_eqn_0
    );
  u1_plasma_top_u1_plasma_cpu_data_r_14_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(14),
      ADR1 => u1_plasma_top_u1_plasma_N27,
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(14),
      ADR3 => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      O => u1_plasma_top_u1_plasma_cpu_data_r_14_mux00004_3610
    );
  u1_plasma_top_u1_plasma_cpu_data_r_13_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(13),
      ADR1 => u1_plasma_top_u1_plasma_N27,
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(13),
      ADR3 => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      O => u1_plasma_top_u1_plasma_cpu_data_r_13_mux00004_3609
    );
  u1_plasma_top_u1_plasma_cpu_data_r_12_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(12),
      ADR1 => u1_plasma_top_u1_plasma_N27,
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(12),
      ADR3 => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      O => u1_plasma_top_u1_plasma_cpu_data_r_12_mux00004_3608
    );
  u1_plasma_top_u1_plasma_cpu_data_r_11_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(11),
      ADR1 => u1_plasma_top_u1_plasma_N27,
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(11),
      ADR3 => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      O => u1_plasma_top_u1_plasma_cpu_data_r_11_mux00004_3607
    );
  u1_plasma_top_u1_plasma_cpu_data_r_10_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(10),
      ADR1 => u1_plasma_top_u1_plasma_N27,
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(10),
      ADR3 => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      O => u1_plasma_top_u1_plasma_cpu_data_r_10_mux00004_3606
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_7_1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(7),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N27,
      O => u1_plasma_top_data_write(7)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_6_1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(6),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N27,
      O => u1_plasma_top_data_write(6)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_5_1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N27,
      O => u1_plasma_top_data_write(5)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_4_1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N27,
      O => u1_plasma_top_data_write(4)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_3_1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N27,
      O => u1_plasma_top_data_write(3)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_2_1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N27,
      O => u1_plasma_top_data_write(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_24_11 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N23,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N16
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_1_1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N27,
      O => u1_plasma_top_data_write(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_0_1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N27,
      O => u1_plasma_top_data_write(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_41 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR3 => N2583,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_bdd1
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_281 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => N2566,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd3
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_9_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => N2733,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N16,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(9),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N26,
      O => u1_plasma_top_data_write(9)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_8_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => N2734,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N16,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(8),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N26,
      O => u1_plasma_top_data_write(8)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_23_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N20,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(7),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N23,
      O => u1_plasma_top_data_write(23)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_22_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => N2639,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N20,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(6),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N23,
      O => u1_plasma_top_data_write(22)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_21_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(21),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N20,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(5),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N23,
      O => u1_plasma_top_data_write(21)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_20_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(20),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N20,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(4),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N23,
      O => u1_plasma_top_data_write(20)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_19_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => N2771,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N20,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N23,
      O => u1_plasma_top_data_write(19)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_18_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(18),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N20,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N23,
      O => u1_plasma_top_data_write(18)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_17_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N20,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N23,
      O => u1_plasma_top_data_write(17)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_16_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(16),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N20,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N23,
      O => u1_plasma_top_data_write(16)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_15_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => N2749,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N16,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(15),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N26,
      O => u1_plasma_top_data_write(15)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_14_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => N2750,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N16,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(14),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N26,
      O => u1_plasma_top_data_write(14)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_13_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => N2747,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N16,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(13),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N26,
      O => u1_plasma_top_data_write(13)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_12_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => N2748,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N16,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(12),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N26,
      O => u1_plasma_top_data_write(12)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_11_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N16,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(11),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N26,
      O => u1_plasma_top_data_write(11)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_10_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => N2735,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N16,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(10),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N26,
      O => u1_plasma_top_data_write(10)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and00121 : X_LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(14),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0014,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0012
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_27_1 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(27),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(27)
    );
  u1_plasma_top_u2_ddr_u2_ddr_SD_A_1_31 : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => fpga_0_DDR_SDRAM_32Mx64_DDR_RASn_pin_OBUF_3331,
      ADR1 => fpga_0_DDR_SDRAM_32Mx64_DDR_CASn_pin_OBUF_3281,
      ADR2 => N7,
      O => N23
    );
  u1_plasma_top_u1_plasma_cpu_data_r_30_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(30),
      ADR1 => u1_plasma_top_u1_plasma_N27,
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(30),
      ADR3 => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      O => u1_plasma_top_u1_plasma_cpu_data_r_30_mux00004_3642
    );
  u1_plasma_top_u1_plasma_cpu_data_r_29_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(29),
      ADR1 => u1_plasma_top_u1_plasma_N27,
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(29),
      ADR3 => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      O => u1_plasma_top_u1_plasma_cpu_data_r_29_mux00004_3636
    );
  u1_plasma_top_u1_plasma_cpu_data_r_28_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(28),
      ADR1 => u1_plasma_top_u1_plasma_N27,
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(28),
      ADR3 => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      O => u1_plasma_top_u1_plasma_cpu_data_r_28_mux00004_3634
    );
  u1_plasma_top_u1_plasma_cpu_data_r_27_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(27),
      ADR1 => u1_plasma_top_u1_plasma_N27,
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(27),
      ADR3 => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      O => u1_plasma_top_u1_plasma_cpu_data_r_27_mux00004_3632
    );
  u1_plasma_top_u1_plasma_cpu_data_r_26_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(26),
      ADR1 => u1_plasma_top_u1_plasma_N27,
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(26),
      ADR3 => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      O => u1_plasma_top_u1_plasma_cpu_data_r_26_mux00004_3630
    );
  u1_plasma_top_u1_plasma_cpu_data_r_25_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(25),
      ADR1 => u1_plasma_top_u1_plasma_N27,
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(25),
      ADR3 => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      O => u1_plasma_top_u1_plasma_cpu_data_r_25_mux00004_3628
    );
  u1_plasma_top_u1_plasma_cpu_data_r_24_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(24),
      ADR1 => u1_plasma_top_u1_plasma_N27,
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(24),
      ADR3 => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      O => u1_plasma_top_u1_plasma_cpu_data_r_24_mux00004_3626
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0015_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(15),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_carry_in_and0000,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(14),
      O => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_15_Q
    );
  u1_plasma_top_u1_plasma_cpu_data_r_23_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(23),
      ADR1 => u1_plasma_top_u1_plasma_N27,
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(23),
      ADR3 => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      O => u1_plasma_top_u1_plasma_cpu_data_r_23_mux00004_3625
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_4_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(4)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_3_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(3)
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0011_Result1 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg_and0010,
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(27),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(26),
      O => u1_plasma_top_u1_plasma_counter_reg_xor0011
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_31_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(31),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(31),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(31)
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_30_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(30),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(30),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(30)
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_29_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(29),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(29),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(29)
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_28_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(28),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(28),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(28)
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_27_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(27),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(27),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(27)
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_26_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(26),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(26),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(26)
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_25_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(25),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(25),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(25)
    );
  u1_plasma_top_u1_plasma_gpio0_reg_mux0000_24_1 : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(24),
      ADR1 => u1_plasma_top_u1_plasma_N66,
      ADR2 => u1_plasma_top_data_write(24),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0006,
      O => u1_plasma_top_u1_plasma_gpio0_reg_mux0000(24)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_4_12 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(4),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_4_12_6412
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_4_27 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_4_27_6413
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_4_60 : X_LUT4
    generic map(
      INIT => X"EEE4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_4_12_6412,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_4_27_6413,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(4)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_3_12 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_3_12_6409
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_3_27 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_3_27_6410
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_3_60 : X_LUT4
    generic map(
      INIT => X"EEE4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_3_12_6409,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_3_27_6410,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(3)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_20_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(21),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(20),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_20_mux00004_5538
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_19_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(20),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(19),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_19_mux00004_5530
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_16_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(16),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_16_4_5706
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_17_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(18),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(17),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_17_4_5710
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_17_15 : X_LUT4
    generic map(
      INIT => X"080A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N24,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(16),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(17),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0011,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_17_15_5708
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_17_34 : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(16),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0011,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_17_34_5709
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_17_42 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_17_4_5710,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_17_15_5708,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(17),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_17_34_5709,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(17)
    );
  u1_plasma_top_u2_ddr_u2_ddr_bank_open_0_mux000011 : X_LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      ADR0 => fpga_0_DDR_SDRAM_32Mx64_DDR_RASn_pin_OBUF_3331,
      ADR1 => fpga_0_DDR_SDRAM_32Mx64_DDR_CASn_pin_OBUF_3281,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      O => N4
    );
  u1_plasma_top_u2_ddr_u2_ddr_bank_open_3_mux00001 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => N4,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_bank_open(3),
      ADR2 => N8,
      ADR3 => N22,
      O => u1_plasma_top_u2_ddr_u2_ddr_bank_open_3_mux0000
    );
  u1_plasma_top_u2_ddr_u2_ddr_bank_open_2_mux00001 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => N4,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_bank_open(2),
      ADR2 => N111,
      ADR3 => N22,
      O => u1_plasma_top_u2_ddr_u2_ddr_bank_open_2_mux0000
    );
  u1_plasma_top_u2_ddr_u2_ddr_bank_open_1_mux00001 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => N4,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_bank_open(1),
      ADR2 => N10,
      ADR3 => N22,
      O => u1_plasma_top_u2_ddr_u2_ddr_bank_open_1_mux0000
    );
  u1_plasma_top_u2_ddr_u2_ddr_bank_open_0_mux00001 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => N4,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_bank_open(0),
      ADR2 => N9,
      ADR3 => N22,
      O => u1_plasma_top_u2_ddr_u2_ddr_bank_open_0_mux0000
    );
  u1_plasma_top_u1_plasma_cpu_data_r_31_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(31),
      ADR1 => u1_plasma_top_u1_plasma_N27,
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(31),
      ADR3 => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      O => u1_plasma_top_u1_plasma_cpu_data_r_31_mux00004_3644
    );
  u1_plasma_top_u1_plasma_cpu_data_r_15_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg(15),
      ADR1 => u1_plasma_top_u1_plasma_N27,
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(15),
      ADR3 => u1_plasma_top_u1_plasma_save_cnt_hi_mux0000,
      O => u1_plasma_top_u1_plasma_cpu_data_r_15_mux00004_3611
    );
  u1_plasma_top_u1_plasma_cpu_data_r_7_mux000012 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r_10_cmp_eq0007,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_3_Q,
      ADR2 => u1_plasma_top_u1_plasma_counter_hi_reg(39),
      ADR3 => u1_plasma_top_u1_plasma_counter_reg(7),
      O => u1_plasma_top_u1_plasma_cpu_data_r_7_mux000012_3664
    );
  u1_plasma_top_u1_plasma_cpu_data_r_7_mux000025 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_4_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_5_Q,
      ADR2 => u1_plasma_top_u1_plasma_irq_mask_reg(7),
      ADR3 => u1_plasma_top_u1_plasma_gpio0_reg(7),
      O => u1_plasma_top_u1_plasma_cpu_data_r_7_mux000025_3665
    );
  u1_plasma_top_u1_plasma_cpu_data_r_7_mux000032 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_5_Q,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(7),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_4_Q,
      O => u1_plasma_top_u1_plasma_cpu_data_r_7_mux000032_3666
    );
  u1_plasma_top_u1_plasma_cpu_data_r_7_mux000057 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r_7_mux000032_3666,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_6_Q,
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r_7_mux000025_3665,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_7_mux000012_3664,
      O => u1_plasma_top_u1_plasma_cpu_data_r_7_mux000057_3667
    );
  u1_plasma_top_u1_plasma_cpu_data_r_7_mux000093 : X_LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_data_read(7),
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 7),
      O => u1_plasma_top_u1_plasma_cpu_data_r_7_mux000093_3668
    );
  u1_plasma_top_u1_plasma_cpu_data_r_7_mux0000105 : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_N0,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 7),
      O => u1_plasma_top_u1_plasma_cpu_data_r_7_mux0000105_3663
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_6_12 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(6),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_6_12_6418
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_6_27 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(6),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_6_27_6419
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_6_60 : X_LUT4
    generic map(
      INIT => X"EEE4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(6),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_6_12_6418,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_6_27_6419,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(6)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_6_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(6),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(6)
    );
  u1_plasma_top_u2_ddr_u2_ddr_write_prev_not00011 : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_cycle_count2(1),
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_cycle_count2(2),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_SD_A_cmp_eq0002,
      O => u1_plasma_top_u2_ddr_u2_ddr_write_prev_not0001
    );
  u1_plasma_top_u2_ddr_u2_ddr_write_active_not00011 : X_LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_cycle_count2(2),
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_cycle_count2(1),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_cycle_count2(0),
      ADR3 => u1_plasma_top_u2_ddr_u2_ddr_SD_A_cmp_eq0002,
      O => u1_plasma_top_u2_ddr_u2_ddr_write_active_not0001
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0009_Result1 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg_and0005,
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(29),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(28),
      O => u1_plasma_top_u1_plasma_counter_reg_xor0009
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_21_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(22),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(21),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_21_mux00004_5541
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_18_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(19),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(18),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_18_4_5712
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_22_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(22),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_22_mux00004_5546
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_22_mux000034 : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N23,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(21),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_22_mux000034_5545
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_22_mux000042 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_22_mux00004_5546,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_22_mux000015_5544,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(22),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_22_mux000034_5545,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_22_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_19_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(20),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(19),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_19_4_5716
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_19_15 : X_LUT4
    generic map(
      INIT => X"080A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N24,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(18),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(19),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0007,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_19_15_5714
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_19_34 : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(18),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0007,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_19_34_5715
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_19_42 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_19_4_5716,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_19_15_5714,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(19),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_19_34_5715,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(19)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_10 : X_LUT4
    generic map(
      INIT => X"40C0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_10_4016
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_143 : X_LUT4
    generic map(
      INIT => X"FF82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N93,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_1_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0011,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_135_4017,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_143_4018
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_166 : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_143_4018,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_79_4028,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_166_4019
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_289 : X_LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_242_4022,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_178_4020,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_289_4023
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_324 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_324_4024
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_438 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_411_4026,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_289_4023,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_166_4019,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1)
    );
  u1_plasma_top_u2_ddr_u2_ddr_SD_A_5_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => N23,
      ADR1 => N31,
      ADR2 => N0,
      ADR3 => u1_plasma_top_u2_ddr_address_ddr(17),
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_5_OBUF_3271
    );
  u1_plasma_top_u2_ddr_u2_ddr_SD_A_4_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => N23,
      ADR1 => N25,
      ADR2 => N0,
      ADR3 => u1_plasma_top_u2_ddr_address_ddr(16),
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_4_OBUF_3270
    );
  u1_plasma_top_u2_ddr_u2_ddr_SD_A_3_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => N12,
      ADR1 => N23,
      ADR2 => N0,
      ADR3 => u1_plasma_top_u2_ddr_address_ddr(15),
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_3_OBUF_3269
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_2_21 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => N2515,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd43,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_2_bdd2
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_41 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => N2527,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd22,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd2
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_next_3_121 : X_LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_42
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_110 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => N2524,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd5,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd0
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_4_8 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_a_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(10),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_4_8_6316
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_3_8 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_a_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(9),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_3_8_6314
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_2_8 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_a_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_2_8_6310
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_31 : X_LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd9,
      ADR2 => N2528,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd1
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_25_1 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(25),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(25)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_5_12 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(5),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_5_12_6415
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_5_27 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(5),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_5_27_6416
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_5_60 : X_LUT4
    generic map(
      INIT => X"EEE4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(5),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_5_12_6415,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_5_27_6416,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(5)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_next_2_1 : X_LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_0_Q_3844,
      ADR1 => N2532,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_next(2)
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_mux0002_5_1 : X_LUT4
    generic map(
      INIT => X"2888"
    )
    port map (
      ADR0 => N2519,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(2),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(0),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(1),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_mux0002(5)
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_mux0002_2_1 : X_LUT4
    generic map(
      INIT => X"2888"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_N2,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(5),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_Madd_wait_cnt_addsub0000_cy_3_Q,
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(4),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_mux0002(2)
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_mux0002_0_1 : X_LUT4
    generic map(
      INIT => X"2888"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_N2,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(7),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_Madd_wait_cnt_addsub0000_cy_5_Q,
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(6),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_mux0002(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_151 : X_LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd31,
      ADR2 => N2531,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd2
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_5 : X_LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => N2521,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_bdd11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_bdd8
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_17 : X_LUT4
    generic map(
      INIT => X"40C0"
    )
    port map (
      ADR0 => N2663,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_17_4152
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_49 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_8_4162,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_17_4152,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_38_4157,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_39_4158,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_49_4159
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_112 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N87,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N89,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_112_4148
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_121 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR2 => N2508,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_121_4149
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_159 : X_LUT3
    generic map(
      INIT => X"82"
    )
    port map (
      ADR0 => N2542,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N94,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_159_4150
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_196 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => N2514,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_184,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_196_4154
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_215 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_196_4154,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_2_bdd2,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_215_4155
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_297 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_160_4151,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_287_4156,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_18_11 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => N2523,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd6,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_18_bdd0
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_51 : X_LUT3
    generic map(
      INIT => X"1B"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => N2581,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_bdd10,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_bdd3
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_1_SW0 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      O => N144
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0008_Result1 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_result_30_and0000,
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(31),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(30),
      O => u1_plasma_top_u1_plasma_counter_reg_xor0008
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0007_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg(31),
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(32),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(30),
      ADR3 => u1_plasma_top_u1_plasma_result_30_and0000,
      O => u1_plasma_top_u1_plasma_counter_reg_xor0007
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_24_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(24),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_24_mux00004_5552
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_23_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(24),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(23),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_23_mux00004_5549
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_20_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(21),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(20),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_20_4_5720
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_11 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => N2522,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd18,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_bdd0
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_31 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd17,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd13,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_bdd6
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_121 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => N2526,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd38,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd22
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_101 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd22,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd21,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd2
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_201 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => N2525,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd42,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd35
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_191 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(12),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd38
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_161 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd35,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd34,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd1
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_131 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => N2536,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd29,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd22
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_c_alu_3_11 : X_LUT4
    generic map(
      INIT => X"988A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0000_5275,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N17
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_7 : X_LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0024,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_7_4218
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_15 : X_LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0046,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_15_4211
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_35 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_7_4218,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_15_4211,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_33_4215,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_35_4216
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_82 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N87,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N89,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_82_4219
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_112 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0024,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_112_4208
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_134 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_61_4217,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_82_4219,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_113_4209,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_134_4210
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_168 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd47,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd35,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_168_4212
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_252 : X_LUT4
    generic map(
      INIT => X"FF82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N91,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N95,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_221_4214,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(4)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_6 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N87,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_6_4205
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_14 : X_LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0048,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_14_4199
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_31 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR2 => N2507,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_31_4202
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_127 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(5),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_127_4197
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_139 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => N2506,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_127_4197,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_139_4198
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_158 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_139_4198,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_3_bdd2,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_158_4200
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_19_11 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd1,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd5,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_19_bdd0
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg_and00001 : X_LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_0_Q_3844,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_reg_and0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_3_21 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => N2530,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_bdd5,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_3_bdd2
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_31 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(9),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(10),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_bdd5
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_211 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(12),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(11),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd40
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_41 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => N2534,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd19,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_bdd2
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_41 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => N2535,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd17,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd2
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_121 : X_LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd26,
      ADR2 => N2540,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd19
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_91 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => N2537,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd25,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd17
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_181 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(14),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd37
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_121 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(20),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(21),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd25
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0006_Result1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg_and0008,
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(33),
      O => u1_plasma_top_u1_plasma_counter_reg_xor0006
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0005_Result1 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg_and0008,
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(34),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(33),
      O => u1_plasma_top_u1_plasma_counter_reg_xor0005
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_8_12 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(8),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_8_12_6424
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_8_27 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR1 => N2752,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_8_27_6425
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_8_60 : X_LUT4
    generic map(
      INIT => X"EEE4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(8),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_8_12_6424,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_8_27_6425,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(8)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_26_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(26),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_26_mux00004_5558
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_25_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(25),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_25_mux00004_5555
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_21_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(22),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(21),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_21_4_5722
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_22_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(22),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_22_4_5727
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_22_16 : X_LUT3
    generic map(
      INIT => X"C4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and0001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_22_13_5724,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(21),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_22_16_5725
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_22_39 : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(21),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_22_39_5726
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_22_47 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_22_4_5727,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_22_16_5725,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(22),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_22_39_5726,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(22)
    );
  u1_plasma_top_reset_cpu1 : X_LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      ADR0 => u1_plasma_top_dcm_lock,
      ADR1 => sys_rst_pin_IBUF_3348,
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(11),
      O => u1_plasma_top_reset_cpu
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_91 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => N2539,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd27,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd17
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_81 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => N2538,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd17,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd2
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_201 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(14),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd39
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_181 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(16),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(15),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd35
    );
  u1_plasma_top_u1_plasma_u1_cpu_reset_or0000 : X_LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reset_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reset_reg(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reset_reg(1),
      ADR3 => N148,
      O => u1_plasma_top_u1_plasma_u1_cpu_reset
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_8_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(8),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(8)
    );
  u1_plasma_top_u1_plasma_irq_mask_reg_not000111 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_pause_3671,
      ADR1 => u1_plasma_top_u1_plasma_enable_misc,
      ADR2 => u1_plasma_top_u1_plasma_write_enable_and0000,
      O => u1_plasma_top_u1_plasma_gpio0_reg_not0001
    );
  u1_plasma_top_u1_plasma_irq_mask_reg_not00011 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_gpio0_reg_not0001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_6_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_4_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_5_Q,
      O => u1_plasma_top_u1_plasma_irq_mask_reg_not0001
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_23_1 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(23),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(23)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and00091 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(21),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(22),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0009
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0003_Result1 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg_and0004,
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(36),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(35),
      O => u1_plasma_top_u1_plasma_counter_reg_xor0003
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_7_12 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(7),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_7_12_6421
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_7_27 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(7),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(7),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_7_27_6422
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_7_60 : X_LUT4
    generic map(
      INIT => X"EEE4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(7),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_7_12_6421,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_7_27_6422,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(7)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_28_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(28),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_28_mux00004_5564
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_27_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(27),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_27_mux00004_5561
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_23_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(24),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(23),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_23_4_5729
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_34 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(6),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N87,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(6),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N89,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_34_4241
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_52 : X_LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_52
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_78 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(6),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0043,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_78_4243
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_86 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(6),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0018,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_86_4244
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_128 : X_LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(6),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0018,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_128_4235
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_136 : X_LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(6),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0043,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_136_4237
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_169 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_2_bdd2,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd22,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_169_4238
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_251 : X_LUT4
    generic map(
      INIT => X"FF82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N91,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(6),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N96,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_221_4240,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(6)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and00051 : X_LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(24),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0006,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0005
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_27_31 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_27_bdd4
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_27_2 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_27_bdd4,
      ADR2 => N152,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_27_bdd2
    );
  u1_plasma_top_u1_plasma_counter_reg_and000021 : X_LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg(36),
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(35),
      ADR2 => N2545,
      O => u1_plasma_top_u1_plasma_counter_reg_and0002
    );
  u1_plasma_top_u1_plasma_carry_in_and000221 : X_LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg(27),
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(26),
      ADR2 => N2547,
      O => u1_plasma_top_u1_plasma_counter_reg_and0005
    );
  u1_plasma_top_u1_plasma_carry_in_and00013 : X_LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg(20),
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(19),
      ADR2 => N2550,
      O => u1_plasma_top_u1_plasma_carry_in_and0001
    );
  u1_plasma_top_u1_plasma_carry_in_and000031 : X_LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg(9),
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(8),
      ADR2 => N2548,
      O => u1_plasma_top_u1_plasma_result_10_and0000
    );
  u1_plasma_top_u1_plasma_carry_in_and000012 : X_LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(4),
      ADR2 => N2552,
      O => u1_plasma_top_u1_plasma_counter_reg_and0023
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0001_Result1 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg(37),
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(38),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg_and0002,
      O => u1_plasma_top_u1_plasma_counter_reg_xor0001
    );
  u1_plasma_top_u1_plasma_counter_reg_and0000111 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg(32),
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(30),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(31),
      ADR3 => N2546,
      O => u1_plasma_top_u1_plasma_counter_reg_and0008
    );
  u1_plasma_top_u1_plasma_carry_in_and000111 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg(14),
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(15),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(13),
      ADR3 => N2551,
      O => u1_plasma_top_u1_plasma_counter_reg_and0016
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0000_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg(38),
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(39),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(37),
      ADR3 => u1_plasma_top_u1_plasma_counter_reg_and0002,
      O => u1_plasma_top_u1_plasma_counter_reg_xor0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_30_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(30),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_30_mux00004_5574
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_29_mux00004 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(29),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_29_mux00004_5567
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_24_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(24),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_24_4_5731
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_25_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(25),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_25_4_5735
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_25_34 : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(24),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0006,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_25_34_5734
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_25_42 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_25_4_5735,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_25_15_5733,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(25),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_25_34_5734,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(25)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_34 : X_LUT4
    generic map(
      INIT => X"6A66"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(4),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0046,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_34_4230
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_124 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_123_4221,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_124_4222
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_138 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_72_4233,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_124_4222,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_34_4230,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_138_4223
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_158 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_bdd8,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_bdd3,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_158_4224
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_265 : X_LUT4
    generic map(
      INIT => X"2888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_186,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_265_4226
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_429 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_296_4228,
      ADR1 => N2554,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(5)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_28_1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_28_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_28_21 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_28_bdd2
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_111 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd23,
      ADR2 => N2606,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd3
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_0_Q : X_LUT4
    generic map(
      INIT => X"FAFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(3),
      ADR2 => N154,
      ADR3 => N2728,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_0_Q_3844
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_21_1 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(21),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(21)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_10_12 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(10),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_10_12_6372
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_10_27 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR1 => N2754,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(10),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_10_27_6373
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_10_60 : X_LUT4
    generic map(
      INIT => X"EEE4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(10),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_10_12_6372,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_10_27_6373,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(10)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_20_31 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR2 => N2591,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_16_bdd4,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_20_bdd2
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_22_SW0 : X_LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      O => N158
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_22 : X_LUT4
    generic map(
      INIT => X"EEE4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => N2556,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd47,
      ADR3 => N158,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd3
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_28_112 : X_LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(26),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(25),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_28_112_4592
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_28_121 : X_LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(24),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(23),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(29),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_28_121_4593
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_10_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(10),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(10),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(10)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_26_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(26),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_26_4_5737
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_27_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(27),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_27_4_5741
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_27_34 : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(26),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0003,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_27_34_5740
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_27_42 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_27_4_5741,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_27_15_5739,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(27),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_27_34_5740,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(27)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_11 : X_LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd5,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd0
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_11 : X_LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd5,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd0
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_81 : X_LUT4
    generic map(
      INIT => X"5D7F"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR2 => N2575,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd17,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd11
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_61 : X_LUT4
    generic map(
      INIT => X"F7D5"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd58,
      ADR3 => N2576,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd10
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux000081 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(19),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(19),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(12)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux0000641 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(22),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(22),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(9)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux0000621 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(23),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(23),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(8)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux0000601 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(24),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(24),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(7)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux000061 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(20),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(20),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(11)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux0000581 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(25),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(25),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(6)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux0000561 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(26),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(26),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(5)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux0000541 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(27),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(4)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux0000521 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(28),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(28),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(3)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux0000501 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(31)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux0000481 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(30)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux0000461 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(29),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux0000441 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(29)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux0000421 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(28)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux0000401 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(27)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux000041 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(21),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(21),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(10)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux0000381 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(5),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(26)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux0000361 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(6),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(25)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux0000341 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(7),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(7),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(24)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux0000321 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(8),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(23)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux0000301 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(9),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(9),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(22)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux0000281 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(10),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(10),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(21)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux0000261 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(11),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(11),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(20)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux0000241 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(30),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(30),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux0000221 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(12),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(12),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(19)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux0000201 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(13),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(13),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(18)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux000021 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(31),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux0000181 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(14),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(14),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(17)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux0000161 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(15),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(16)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux0000141 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(16),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(16),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(15)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux0000121 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(17),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(17),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(14)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_opcode_reg_mux0000101 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg(18),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(18),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(13)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not00011 : X_LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pause_pipeline,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and000231 : X_LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result1_30_and0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and000221 : X_LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0003,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0001
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and000211 : X_LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(24),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0006,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0003
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and000131 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(19),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0007,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(18),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result1_20_and0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and000121 : X_LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(16),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0010,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0007
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and000111 : X_LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(14),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0014,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0010
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and000031 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(9),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0013,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result1_10_and0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and000021 : X_LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(6),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(7),
      ADR2 => N2560,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0013
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and0002121 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(22),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(21),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0006
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and0001121 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(12),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(11),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0014
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_9_12 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(9),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(7),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_9_12_6427
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_9_27 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR1 => N2751,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(9),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_9_27_6428
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_9_60 : X_LUT4
    generic map(
      INIT => X"EEE4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(9),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_9_12_6427,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_9_27_6428,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(9)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_34 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(8),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N87,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(8),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N89,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_34_4268
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_61 : X_LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_13_4261,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_24_bdd1,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_34_4268,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_61_4269
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_133 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(8),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR2 => N2665,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_133_4262
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_155 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_61_4269,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_99_4270,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_134_4263,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_155_4264
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_175 : X_LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(8),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0013,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_175_4265
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_183 : X_LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(8),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0049,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_183_4266
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_225 : X_LUT4
    generic map(
      INIT => X"FF82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N91,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(8),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N97,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_193_4267,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(8)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_12 : X_LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR3 => N2564,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd0
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_SW0 : X_LUT4
    generic map(
      INIT => X"FF7E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(5),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      O => N167
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA : X_LUT4
    generic map(
      INIT => X"0054"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(1),
      ADR2 => N167,
      ADR3 => N2826,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_31_SW0 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0000,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(31),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => N169
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_31_Q : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => N169,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result2_30_and0000,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(30),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N24,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(31)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_28_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(28),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_28_4_5743
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_29_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(29),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_29_4_5747
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_29_34 : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(28),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_29_34_5746
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_29_42 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_29_4_5747,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_29_15_5745,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(29),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_29_34_5746,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(29)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not00011 : X_LUT4
    generic map(
      INIT => X"0F0E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_mem_state_reg_4736,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_pause_non_ctrl,
      ADR3 => N2565,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_24 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd5
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_25_2 : X_LUT4
    generic map(
      INIT => X"A8FD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => N158,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd25,
      ADR3 => N2569,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_25_bdd1
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_8_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N26,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(10),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(8)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_7_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N24,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(9),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(7)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_6_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N25,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(6)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_5_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N37,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(7),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(5)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_4_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N38,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(4)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_3_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N39,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(3)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_0_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N40,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB1 : X_LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pause_bank,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_enable_reg_and00001 : X_LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_enable_reg_6442,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_enable_reg_and0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_19_1 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(19),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(19)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_9 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_3_bdd2,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd32,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_9_4259
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_118 : X_LUT4
    generic map(
      INIT => X"6A66"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(7),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(6),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0018,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_118_4246
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_262 : X_LUT4
    generic map(
      INIT => X"2888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_186,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(7),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_262_4251
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_270 : X_LUT4
    generic map(
      INIT => X"FF82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N93,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_7_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0021_5282,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_262_4251,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_270_4252
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_426 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_294_4253,
      ADR1 => N2570,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(7)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_18_31 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_18_bdd6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd14,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_18_bdd2
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_13 : X_LUT4
    generic map(
      INIT => X"FDA8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => N158,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd29,
      ADR3 => N2573,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd3
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and000231 : X_LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(29),
      ADR2 => N2585,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result2_30_and0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_10_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N28,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(12),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(10)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_12_12 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(12),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(10),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_12_12_6378
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_12_27 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR1 => N2768,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(12),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_12_27_6379
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_12_60 : X_LUT4
    generic map(
      INIT => X"EEE4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(12),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_12_12_6378,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_12_27_6379,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(12)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_30_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(30),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_30_4_5754
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0010_Result11 : X_LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(19),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(18),
      ADR2 => N2776,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N6
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_16_31 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => N2610,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd16,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_16_bdd4
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_101 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => N2597,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd43,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd17
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_61 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => N2601,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd16,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd9
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_31 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => N2602,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd8
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_21 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd9,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd8,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd5
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_carry_in_and00001 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(11),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(12),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(10),
      ADR3 => N2779,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_carry_in_and0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_16_11 : X_LUT4
    generic map(
      INIT => X"2A08"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd13,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd16,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_16_bdd0
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0021_Result1_SW0 : X_LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(7),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(6),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(2),
      O => N181
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0021_Result1 : X_LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(3),
      ADR3 => N181,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N10
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_12_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(12),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(12),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(12)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and00021111 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(22),
      ADR1 => N2762,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(21),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0008
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and000211 : X_LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(24),
      ADR2 => N2763,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0003
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and000131 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(18),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0007,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(19),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result2_20_and0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and000121 : X_LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(16),
      ADR2 => N2586,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0007
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and00011111 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(12),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and0000,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(11),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0016
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and000031 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(8),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0014,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(9),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result2_10_and0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and000021 : X_LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(7),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(6),
      ADR2 => N2761,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0014
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and00001111 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0022
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and00011 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(4),
      ADR2 => N2595,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001
    );
  u1_plasma_top_u1_plasma_enable_misc1 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      O => u1_plasma_top_u1_plasma_enable_misc
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_31 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => N2592,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd7,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_bdd1
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_32 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => N2611,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd10,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd7
    );
  u1_plasma_top_u1_plasma_enable_uart_and0000 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_6_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_5_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_4_Q,
      ADR3 => N197,
      O => u1_plasma_top_u1_plasma_enable_uart
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_9_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N27,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(11),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(9)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_11_12 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(11),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(9),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_11_12_6375
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_11_27 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR1 => N2753,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(11),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_11_27_6376
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_11_60 : X_LUT4
    generic map(
      INIT => X"EEE4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(11),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_11_12_6375,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_11_27_6376,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(11)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_34 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(10),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N87,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(10),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N89,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_34_3903
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_134 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(10),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR2 => N2775,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_134_3897
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_156 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_61_3905,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_100_3895,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_135_3898,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_156_3899
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_175 : X_LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(10),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result0_10_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_175_3900
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_183 : X_LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(10),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result_10_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_183_3901
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_225 : X_LUT4
    generic map(
      INIT => X"FF82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N91,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(10),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N98,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_193_3902,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(10)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_22_21 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => N2605,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_22_bdd1
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_81 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => N2596,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd20,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd14
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_81 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => N2603,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd17,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd16
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_221 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(7),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(8),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd42
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_211 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => N2598,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd42,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd35
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_191 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd37
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_181 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => N2599,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd37,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd34
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_71 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd16
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_151 : X_LUT4
    generic map(
      INIT => X"5D7F"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd30,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd31,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd23
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_151 : X_LUT4
    generic map(
      INIT => X"DFD0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR3 => N2600,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd29
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_11_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(11),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(11),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(11)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_17_1 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(17),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(17)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_41 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_25_bdd1,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_41_4283
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_90 : X_LUT4
    generic map(
      INIT => X"6A66"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(9),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(8),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0013,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_90_4284
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_234 : X_LUT4
    generic map(
      INIT => X"2888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_186,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(9),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_234_4276
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_242 : X_LUT4
    generic map(
      INIT => X"FF82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N93,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_9_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0002_5276,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_234_4276,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_242_4277
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_398 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_266_4278,
      ADR1 => N2607,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(9)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_22_41 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => N2608,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_20_bdd8,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_22_bdd6
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_20_51 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(20),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(19),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_20_bdd8
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_18_41 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => N2609,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_16_bdd6,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_18_bdd6
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_71 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => N2612,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd22,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd13
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_61 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => N2613,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd12
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_51 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd13,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd12,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd1
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_111 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(24),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(23),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd22
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address_8_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_0_Q_3844,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_10_Q,
      ADR2 => u1_plasma_top_u1_plasma_address_next_10_Q,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address(8)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address_7_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_0_Q_3844,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_9_Q,
      ADR2 => u1_plasma_top_u1_plasma_address_next_9_Q,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address(7)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address_6_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_0_Q_3844,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_8_Q,
      ADR2 => u1_plasma_top_u1_plasma_address_next_8_Q,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address(6)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address_5_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_0_Q_3844,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_7_Q,
      ADR2 => u1_plasma_top_u1_plasma_address_next_7_Q,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address(5)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address_4_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_0_Q_3844,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_6_Q,
      ADR2 => u1_plasma_top_u1_plasma_address_next_6_Q,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address(4)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address_3_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_0_Q_3844,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_5_Q,
      ADR2 => u1_plasma_top_u1_plasma_address_next_5_Q,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address(3)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address_0_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_0_Q_3844,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_2_Q,
      ADR2 => u1_plasma_top_u1_plasma_address_next_2_Q,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_7_13 : X_LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(9),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N14,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N24,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_7_13_4706
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_5_13 : X_LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(7),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N14,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N37,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_5_13_4705
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_3_13 : X_LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N14,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N39,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_3_13_4704
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_0_13 : X_LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N14,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N40,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_0_13_4689
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_9_12 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_9_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(7),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_9_11_4556
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_9_1_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_9_11_4556,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_9_1,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_pc_source(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N24
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_8_1_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_8_11_4554,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_8_1,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_pc_source(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N25
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_7_12 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_7_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_7_11_4552
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_7_1_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_7_11_4552,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_7_1,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_pc_source(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N37
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_6_11 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_6_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(6),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_take_branch,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_6_1
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_6_12 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_6_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_6_11_4550
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_6_1_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_6_11_4550,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_6_1,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_pc_source(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N38
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_5_12 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_5_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_5_11_4548
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_5_1_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_5_11_4548,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_5_1,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_pc_source(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N39
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_2_12 : X_LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_2_11_4546
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_2_1_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_2_11_4546,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_2_1,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_pc_source(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N40
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_10_2_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_10_21_4520,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_10_2,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_pc_source(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N26
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_0_11 : X_LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N67
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_21 : X_LUT3
    generic map(
      INIT => X"1F"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N15
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_22_11 : X_LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => N2617,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd1,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_22_bdd0
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_41 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd11
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_2_10 : X_LUT4
    generic map(
      INIT => X"080A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(16),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(30),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_and0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_2_10_4883
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_2_41 : X_LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_2_41_4885
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_2_64 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(30),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_2_64_4886
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_2_67 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_2_41_4885,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_2_10_4883,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_2_64_4886,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_2_25_4884,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_2_67_4887
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_14_12 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(14),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(12),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_14_12_6384
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_14_27 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR1 => N2769,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(14),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_14_27_6385
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_14_60 : X_LUT4
    generic map(
      INIT => X"EEE4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(14),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_14_12_6384,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_14_27_6385,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(14)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_12_11 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_12_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(12),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_take_branch,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_12_1
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_12_12 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_12_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(10),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_12_11_4524
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_12_1_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_12_11_4524,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_12_1,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_pc_source(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N28
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_34 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(12),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N87,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(12),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N89,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_34_3936
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_61 : X_LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_13_3931,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd3,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_34_3936,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_61_3937
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_100 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd0,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_80_3938,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_100_3929
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_127 : X_LUT4
    generic map(
      INIT => X"40C0"
    )
    port map (
      ADR0 => N2694,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(12),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_127_3930
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_147 : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(12),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N161,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_147_3932
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_153 : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(12),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N261,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_153_3933
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_223 : X_LUT4
    generic map(
      INIT => X"FF82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N91,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(12),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N99,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_193_3935,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(12)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_41 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd10
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(1),
      ADR1 => N2627,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_mem_source_out_3_1_4906,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_14_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(14),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(14),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(14)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_11 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(19),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(18),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(17),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_and0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_0_39 : X_LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(30),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_0_35_4879,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_0_39_4880
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_2_13 : X_LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reset,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_2_13_4703
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_1_13 : X_LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reset,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_1_13_4695
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_1_10 : X_LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N46,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_1_10_4573
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_1_36 : X_LUT4
    generic map(
      INIT => X"2600"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N01,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_1_36_4574
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_1_54 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N48,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_1_10_4573,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_1_36_4574,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_2_10 : X_LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N46,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_2_10_4601
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_2_38 : X_LUT4
    generic map(
      INIT => X"2A6A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_2_38_4602
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_15_1 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(15)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_13_12 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(13),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(11),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_13_12_6381
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_13_27 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(13),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(13),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_13_27_6382
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_13_60 : X_LUT4
    generic map(
      INIT => X"EEE4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(13),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_13_12_6381,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_13_27_6382,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(13)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address_9_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_0_Q_3844,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_11_Q,
      ADR2 => u1_plasma_top_u1_plasma_address_next_11_Q,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address(9)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_9_13 : X_LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(11),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N14,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N27,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_9_13_4707
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_11_11 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_11_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(11),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_take_branch,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_11_1
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_11_12 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_11_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(9),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_11_11_4522
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_11_1_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_11_11_4522,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_11_1,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_pc_source(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N27
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_8 : X_LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => N2520,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd2,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_8_3925
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_28 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR2 => N2563,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_8_3925,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_28_3917
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_104 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_85_3926,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_93_3927,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_104_3907
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_138 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_63,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_120,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_104_3907,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_42_3921,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_138_3910
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_194 : X_LUT4
    generic map(
      INIT => X"2888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_186,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(11),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_194_3912
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_226 : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(11),
      ADR1 => N2621,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_138_3910,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_226_3914
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_294 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(11),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_294_3918
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_300 : X_LUT4
    generic map(
      INIT => X"AEEA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_294_3918,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_261,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_11_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0028_5283,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_300_3919
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_13_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(13),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(13),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(13)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_2 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(5),
      ADR3 => N234,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N69
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_1_51 : X_LUT4
    generic map(
      INIT => X"C4C0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_and0000,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_0_39_4880,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_1_10_4907,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_1_51_4908
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_1_63 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_1_51_4908,
      O => u1_plasma_top_u1_plasma_u1_cpu_pc_source(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_14_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N30,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(16),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(14)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_16_17 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR1 => N2770,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_16_17_6389
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_16_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(16),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(16),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(16)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss1 : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or0000,
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(2),
      O => u1_plasma_top_no_ddr_stop
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or000011 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_out(1),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_out(8),
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_out(0),
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or00006_3813,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or000011_3811
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or000022 : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or00004_3812,
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or000011_3811,
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_cy(4),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_13_1 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(13),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(13)
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_address_6_11 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(1),
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(5),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_N8
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_mult_func_3_2 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N18,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_mult_func(3)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_mult_func_2_1 : X_LUT4
    generic map(
      INIT => X"A220"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N18,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_mult_func(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_13_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N29,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(13)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_15_58 : X_LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_15_43_6387,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(15)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_mult_func_1_1 : X_LUT3
    generic map(
      INIT => X"82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N18,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_mult_func(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_mem_source_out_2_1 : X_LUT4
    generic map(
      INIT => X"DC00"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N67,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N15,
      ADR3 => N2629,
      O => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_mult_func_0_1 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N18,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_mult_func(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_15_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(15),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(15)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_result_14_xor0000_xo_0_21 : X_LUT4
    generic map(
      INIT => X"A995"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_14_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_13_Q,
      ADR2 => N2722,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(13),
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N100
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_12_0 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => N2635,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_12_0_4693
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_12_66 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(14),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N48,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_12_9_4564,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_12_42_4563,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(12)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_34 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(14),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N87,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(14),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N89,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_34_3962
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_61 : X_LUT4
    generic map(
      INIT => X"FCFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_52,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_13_3955,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_34_3962,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd3,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_61_3963
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_100 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd0,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_80_3964,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_100_3954
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_143 : X_LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(14),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_143_3957
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_169 : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0039,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_143_3957,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_156_3958,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_169_3959
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_183 : X_LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(14),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0014,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_183_3960
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_200 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_183_3960,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_169_3959,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_130_3956,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_200_3961
    );
  u1_plasma_top_u2_ddr_address_ddr_24_1 : X_LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_24_Q,
      ADR1 => u1_plasma_top_u2_ddr_initiating,
      O => u1_plasma_top_u2_ddr_address_ddr(24)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_20_1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(20),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11_5250,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_20_Q
    );
  u1_plasma_top_u2_ddr_address_ddr_23_1 : X_LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_23_Q,
      ADR1 => u1_plasma_top_u2_ddr_initiating,
      O => u1_plasma_top_u2_ddr_address_ddr(23)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0010_xo_0_21 : X_LUT4
    generic map(
      INIT => X"A995"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_16_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_15_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0004_5277,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N101
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_16_11 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_16_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(16),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_take_branch,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_16_1
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_16_12 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_16_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(14),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_16_11_4528
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_16_1_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_16_11_4528,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_16_1,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_pc_source(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N30
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_60 : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => N2580,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_16_bdd0,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_60_3983
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_149 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(16),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR2 => N2667,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_149_3979
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_234 : X_LUT4
    generic map(
      INIT => X"FF82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N91,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(16),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N101,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_200_3981,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(16)
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_112 : X_LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_write_prev_7077,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt(7),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_7057,
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      O => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_112_6929
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_133 : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_and0000_7066,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd9_7065,
      ADR2 => N2772,
      O => N6
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_16_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N32,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(18),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(16)
    );
  u1_plasma_top_u2_ddr_address_ddr_17_Q : X_LUT4
    generic map(
      INIT => X"C0AA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_17_Q,
      ADR1 => N252,
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_select_flag,
      ADR3 => u1_plasma_top_u2_ddr_initiating,
      O => u1_plasma_top_u2_ddr_address_ddr(17)
    );
  u1_plasma_top_u2_ddr_address_ddr_22_Q : X_LUT4
    generic map(
      INIT => X"C0AA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_22_Q,
      ADR1 => N2637,
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_select_flag,
      ADR3 => u1_plasma_top_u2_ddr_initiating,
      O => u1_plasma_top_u2_ddr_address_ddr(22)
    );
  u1_plasma_top_u2_ddr_address_ddr_20_1 : X_LUT4
    generic map(
      INIT => X"C0AA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_20_Q,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(4),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_select_flag,
      ADR3 => u1_plasma_top_u2_ddr_initiating,
      O => u1_plasma_top_u2_ddr_address_ddr(20)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_11_54 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_11_9_4561,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N48,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_11_36_4560,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(11)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_28 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_8_3951,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd0,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_28_3947
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_41 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd3,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_41_3949
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_137 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_67_3950,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_106_3940,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_120,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_137_3943
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_194 : X_LUT4
    generic map(
      INIT => X"2888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_186,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(13),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_194_3944
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_202 : X_LUT4
    generic map(
      INIT => X"FF82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N93,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_13_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0031_5284,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_194_3944,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_202_3945
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_18_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(18),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(18),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(18)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_31_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(31),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_N5,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(31)
    );
  u1_plasma_top_u2_ddr_address_ddr_12_Q : X_LUT4
    generic map(
      INIT => X"C0AA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_12_Q,
      ADR1 => N260,
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_select_flag,
      ADR3 => u1_plasma_top_u2_ddr_initiating,
      O => u1_plasma_top_u2_ddr_address_ddr(12)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_29_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(29),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_N5,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(29)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_27_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(27),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_N5,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(27)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_25_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(25),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_N5,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(25)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_30_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(30),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_N5,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(30)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_23_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(23),
      ADR3 => N2642,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(23)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_28_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(28),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_N5,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(28)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_19_1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(19),
      ADR1 => N2685,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_19_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_26_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(26),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_N5,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(26)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_24_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(24),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(24),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_N5,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(24)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_29_1 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or00001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(29),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(29),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(29)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_10_1 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(10),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(10)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_15_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N31,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(17),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(15)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_27_1 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or00001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(27),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(27),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(27)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_25_1 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or00001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(25),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(25),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(25)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_30_1 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or00001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(30),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(30),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(30)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_23_1 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => N2836,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(23),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(23),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(23)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_28_1 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or00001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(28),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(28),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(28)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_21_1 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or00001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(21),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(21),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(21)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_26_1 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or00001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(26),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(26),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(26)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_19_1 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or00001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(19),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(19),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(19)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_24_1 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or00001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(24),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(24),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(24)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_17_1 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or00001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(17),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(17),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(17)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_17_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(17),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(17),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(17)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_22_1 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or00001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(22),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(22),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(22)
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_21 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_7057,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt(7),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_bank_open_mux0000,
      ADR3 => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_cy(6),
      O => N24
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_5 : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd8_7064,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt(7),
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      O => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_5_6934
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_141 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd8_7064,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd9_7065,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_7057,
      O => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_141_6931
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_26 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_5_6934,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_141_6931,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd9_7065,
      ADR3 => N2631,
      O => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_26_6932
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_45 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_7057,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_write_prev_7077,
      O => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_0_19
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_18 : X_LUT4
    generic map(
      INIT => X"01AB"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd8_7064,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd9_7065,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_7057,
      ADR3 => u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt(7),
      O => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_18_6923
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_21 : X_LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_active_ddr,
      ADR1 => N2632,
      O => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_21_6924
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_56 : X_LUT4
    generic map(
      INIT => X"F8FF"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_write_prev_7077,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_and0000_7066,
      ADR2 => N2797,
      ADR3 => u1_plasma_top_u2_ddr_u2_ddr_bank_open_mux0000,
      O => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_56_6927
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_79 : X_LUT4
    generic map(
      INIT => X"EEEC"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_7057,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_31,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_56_6927,
      ADR3 => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_cy(6),
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_CASn_pin_OBUF_3281
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_15_1 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_5071,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(15),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(15)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_20_1 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or00001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(20),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(20),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(20)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_13_1 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_5071,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(13),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(13),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(13)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_18_1 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or00001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(18),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(18),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(18)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_11_1 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_5071,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(11),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(11),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(11)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_16_1 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or00001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(16),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(16),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(16)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_9_1 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_5071,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(9),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(9),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(9)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_14_1 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or00001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(14),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(14),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(14)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_7_1 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_5071,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(7),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(7),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(7)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index_3_SW0 : X_LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(14),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(23),
      O => N266
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_12_1 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_5071,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(12),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(12),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(12)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_0_2_SW0 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      O => N268
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_10_1 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_5071,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(10),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(10),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(10)
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_address_10_1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_select_flag,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(3),
      O => u1_plasma_top_u2_ddr_address_init(10)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_0_211 : X_LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pause_non_ctrl,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_mem_state_reg_4736,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_next_opcode_reg_or0000_inv
    );
  u1_plasma_top_u2_ddr_u2_ddr_SD_A_cmp_eq00021 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      ADR1 => fpga_0_DDR_SDRAM_32Mx64_DDR_RASn_pin_OBUF_3331,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_CASn_pin_OBUF_3281,
      O => u1_plasma_top_u2_ddr_u2_ddr_SD_A_cmp_eq0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index_1_SW0 : X_LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(12),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(23),
      O => N274
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_0_12 : X_LUT4
    generic map(
      INIT => X"EFAB"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd8_7064,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd9_7065,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_7057,
      ADR3 => N2633,
      O => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_0_12_6920
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_8_1 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_5071,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(8),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(8)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_1_1 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_5071,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_6_1 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_5071,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(6),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(6)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_18_1_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_18_11_4532,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_18_1,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_pc_source(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N32
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_63 : X_LUT4
    generic map(
      INIT => X"FF4E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_18_bdd2,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd27,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_63_4003
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_155 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(18),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR2 => N2732,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_155_3999
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_15_12 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_15_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(13),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_15_11_4526
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_15_1_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_15_11_4526,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_15_1,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_pc_source(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N29
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_90 : X_LUT4
    generic map(
      INIT => X"6A66"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(14),
      ADR3 => N2693,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_90_3975
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_245 : X_LUT4
    generic map(
      INIT => X"ECCE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N93,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_237_3971,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_15_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0004_5277,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_245_3972
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_18_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N34,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(20),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(18)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index_4_SW0 : X_LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(15),
      O => N285
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index_0_Q : X_LUT4
    generic map(
      INIT => X"F3FA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(21),
      ADR1 => N287,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_exception_out_or00001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq0034,
      O => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_20_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(20),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(20),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(20)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_8_1 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(8),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(8)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index_5_1 : X_LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq0034,
      ADR2 => N2755,
      O => u1_plasma_top_u1_plasma_u1_cpu_rs_index(5)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq00001 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rt_index_and0000,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(26),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_17_11 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_17_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(17),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_take_branch,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_17_1
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_17_12 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_17_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_17_11_4530
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_17_1_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_17_11_4530,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_17_1,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_pc_source(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N31
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_33 : X_LUT3
    generic map(
      INIT => X"13"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_bdd1,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_33_3993
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_93 : X_LUT4
    generic map(
      INIT => X"6A66"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(16),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0010,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_93_3995
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_240 : X_LUT4
    generic map(
      INIT => X"2888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_186,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(17),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_240_3991
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_248 : X_LUT4
    generic map(
      INIT => X"FF82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N93,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_17_Q,
      ADR2 => N2690,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_240_3991,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_248_3992
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_17_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N33,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(19),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(17)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_19_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(19),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(19),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(19)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_16_1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(16),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11_1_5251,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_16_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_result_20_xor0000_xo_0_21 : X_LUT4
    generic map(
      INIT => X"A995"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_20_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_19_Q,
      ADR2 => N2716,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(19),
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N103
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_20_11 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_20_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(20),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_take_branch,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_20_1
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_20_12 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_20_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(18),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_20_11_4536
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_20_1_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_20_11_4536,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_20_1,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_pc_source(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N34
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_156 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(20),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result0_20_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_156_4035
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_241 : X_LUT4
    generic map(
      INIT => X"FF82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N91,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(20),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N103,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_207_4037,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(20)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_20_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N36,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(22),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(20)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_22_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(22),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(22),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(22)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_19_11 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_19_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(19),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_take_branch,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_19_1
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_19_12 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_19_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(17),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_19_11_4534
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_19_1_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_19_11_4534,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_19_1,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_pc_source(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N33
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_27 : X_LUT4
    generic map(
      INIT => X"FF4E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => N2555,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd45,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_27_4011
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_245 : X_LUT4
    generic map(
      INIT => X"2888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_186,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(19),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_245_4009
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_253 : X_LUT4
    generic map(
      INIT => X"FF82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N93,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_19_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0041_5286,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_245_4009,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_253_4010
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_2_21 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N263
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and000121 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(16),
      ADR1 => N2737,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(17),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0006
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and000011 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(4),
      ADR1 => N2727,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0018
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and000021 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(6),
      ADR1 => N2668,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(7),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0049
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_19_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N35,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(21),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(19)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_21_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(21),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(21),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(21)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_4_1 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(4)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_22_Q : X_LUT4
    generic map(
      INIT => X"DDC8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(24),
      ADR2 => N321,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N16,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(22)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_24_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(24),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(24),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(24)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_21_Q : X_LUT4
    generic map(
      INIT => X"DDC8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(23),
      ADR2 => N325,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N17,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(21)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_mux0003_SW0 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N4,
      O => N329
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_mux0003 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      ADR1 => N329,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N22,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_mux0003_5858
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_23_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(23),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(23),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(23)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_1_SW0 : X_LUT3
    generic map(
      INIT => X"C4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => N331
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_0_2 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_0_2_6072
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_31_9 : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_or0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(30),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result1_30_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_31_9_6209
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_30_5 : X_LUT4
    generic map(
      INIT => X"A8A0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N7,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result1_30_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_30_5_6205
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_30_39 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N22,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(31),
      ADR3 => N2827,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_30_39_6204
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_9_5 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(9),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0021,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N7,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_9_5_6249
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_9_17 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(9),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0021,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_9_17_6248
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_9_87 : X_LUT4
    generic map(
      INIT => X"A66A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(10),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => N2719,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(10),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_9_87_6250
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_8_5 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(8),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0013,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N7,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_8_5_6243
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_8_17 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(8),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0013,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_8_17_6242
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_8_87 : X_LUT4
    generic map(
      INIT => X"A66A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(9),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(9),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_8_87_6244
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_7_5 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(7),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0016,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N7,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_7_5_6237
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_7_17 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(7),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0016,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_7_17_6236
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_7_87 : X_LUT4
    generic map(
      INIT => X"A66A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(8),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0015,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_7_87_6238
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_6_5 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(6),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0017,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N7,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_6_5_6231
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_6_17 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(6),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0017,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_6_17_6230
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_6_87 : X_LUT4
    generic map(
      INIT => X"A66A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(7),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0013,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(7),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_6_87_6232
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_5_5 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0019,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N7,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_5_5_6225
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_5_17 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(5),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0019,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_5_17_6224
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_5_87 : X_LUT4
    generic map(
      INIT => X"A66A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(6),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_5_87_6226
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_4_5 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0020,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N7,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_4_5_6219
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_4_17 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0020,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_4_17_6218
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_4_87 : X_LUT4
    generic map(
      INIT => X"A66A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_5_or0003,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_4_87_6220
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_3_5 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0022,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N7,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_3_5_6213
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_3_18 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0022,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_3_18_6212
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_3_88 : X_LUT4
    generic map(
      INIT => X"A66A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_5_or0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_3_88_6214
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_29_5 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0000,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N7,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_29_5_6195
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_29_17 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_29_17_6194
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_28_5 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N7,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_28_5_6189
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_28_17 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(28),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_28_17_6188
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_28_87 : X_LUT4
    generic map(
      INIT => X"A66A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => N2816,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(29),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_28_87_6190
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_27_5 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0002,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N7,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_27_5_6183
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_27_17 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_27_17_6182
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_26_5 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0003,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N7,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_26_5_6177
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_26_17 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(26),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0003,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_26_17_6176
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_25_5 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0005,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N7,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_25_5_6171
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_25_17 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(25),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0005,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_25_17_6170
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_25_87 : X_LUT4
    generic map(
      INIT => X"A66A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => N2704,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(26),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_25_87_6172
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_24_5 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(24),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0006,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N7,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_24_5_6165
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_24_17 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(24),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0006,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_24_17_6164
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_24_87 : X_LUT4
    generic map(
      INIT => X"A66A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => N2819,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(25),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_24_87_6166
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_23_5 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0009,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N7,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_23_5_6159
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_23_17 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(23),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0009,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_23_17_6158
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_21_5 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(21),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N7,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_21_5_6149
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_21_17 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(21),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_21_17_6148
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_21_87 : X_LUT4
    generic map(
      INIT => X"A66A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(22),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => N2707,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(22),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_21_87_6150
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_20_5 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(20),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result1_20_and0000,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N7,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_20_5_6143
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_20_17 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(20),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result1_20_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_20_17_6142
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_20_87 : X_LUT4
    generic map(
      INIT => X"A66A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(21),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => N2822,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(21),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_20_87_6144
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_1_9 : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N7,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_1_9_6139
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_1_18 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_1_18_6136
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_1_88 : X_LUT4
    generic map(
      INIT => X"A66A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0011,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_1_88_6137
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_19_5 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(19),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0004,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N7,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_19_5_6131
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_19_17 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(19),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0004,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_19_17_6130
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_18_5 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(18),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0007,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N7,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_18_5_6125
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_18_17 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(18),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0007,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_18_17_6124
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_18_87 : X_LUT4
    generic map(
      INIT => X"A66A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(19),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => N2821,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(19),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_18_87_6126
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_17_5 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0008,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N7,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_17_5_6119
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_17_17 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(17),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0008,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_17_17_6118
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_17_87 : X_LUT4
    generic map(
      INIT => X"A66A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(18),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => N2711,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(18),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_17_87_6120
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_16_5 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(16),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0010,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N7,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_16_5_6113
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_16_17 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(16),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0010,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_16_17_6112
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_16_87 : X_LUT4
    generic map(
      INIT => X"A66A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => N2823,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(17),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_16_87_6114
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_15_5 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0012,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N7,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_15_5_6107
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_15_17 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(15),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0012,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_15_17_6106
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_15_87 : X_LUT4
    generic map(
      INIT => X"A66A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(16),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0005,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(16),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_15_87_6108
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_14_5 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(14),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0014,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N7,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_14_5_6101
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_14_17 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(14),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0014,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_14_17_6100
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_14_87 : X_LUT4
    generic map(
      INIT => X"A66A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => N2824,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_14_87_6102
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_13_5 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0015,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N7,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_13_5_6095
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_13_17 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(13),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0015,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_13_17_6094
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_13_87 : X_LUT4
    generic map(
      INIT => X"A66A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(14),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => N2714,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(14),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_13_87_6096
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_11_5 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(11),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and0000,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N7,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_11_5_6085
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_11_17 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(11),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_11_17_6084
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_11_87 : X_LUT4
    generic map(
      INIT => X"A66A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(12),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0003,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(12),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_11_87_6086
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_5 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(10),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result1_10_and0000,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N7,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_5_6079
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_17 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(10),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result1_10_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_17_6078
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_87 : X_LUT4
    generic map(
      INIT => X"A66A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(11),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => N2825,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(11),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_87_6080
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_2_105 : X_LUT4
    generic map(
      INIT => X"A66A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0000,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_2_105_6199
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_22_106 : X_LUT4
    generic map(
      INIT => X"A66A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => N2820,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(23),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_22_106_6153
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_12_106 : X_LUT4
    generic map(
      INIT => X"A66A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_14_or0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(13),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_12_106_6089
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000015 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(10),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(11),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(12),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000015_5839
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000020 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(14),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(15),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(16),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000020_5843
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000032 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(18),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(19),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000032_5850
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000037 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(20),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(21),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(22),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(23),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000037_5851
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000047 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000015_5839,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000020_5843,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000032_5850,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000037_5851,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000047_5852
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000060 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(24),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(25),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(26),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(27),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000060_5853
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000065 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(30),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000065_5854
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000077 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(4),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000077_5855
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000082 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(6),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(7),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(8),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(9),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000082_5856
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000092 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000060_5853,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000065_5854,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000077_5855,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000082_5856,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000092_5857
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000124 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(11),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(9),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(12),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(13),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000124_5837
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000137 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(14),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(15),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(16),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(17),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000137_5838
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000161 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(18),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(19),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(20),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000161_5840
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000174 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(21),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(22),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(23),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(24),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000174_5841
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000188 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000124_5837,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000137_5838,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000161_5840,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000174_5841,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000188_5842
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000213 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(26),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(27),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(28),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000213_5844
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000226 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(30),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(31),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000226_5845
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000250 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(5),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000250_5846
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000259 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(7),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(8),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(10),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000259_5847
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000272 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000213_5844,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000226_5845,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000250_5846,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000259_5847,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000272_5848
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000299 : X_LUT4
    generic map(
      INIT => X"A080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000272_5848,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000047_5852,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000188_5842,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and000092_5857,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000299_5849
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_26_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(26),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(26),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(26)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_11_1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(11),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_11_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_25_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(25),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(25),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(25)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_26_1 : X_LUT4
    generic map(
      INIT => X"DDC8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(28),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N46,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N20,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(26)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_28_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(28),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(28),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(28)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_9_1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(9),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_9_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_27_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(27),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(27)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_30_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(30),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(30),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(30)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_7_1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(7),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_7_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_22_12 : X_LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(20),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_22_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_22_11
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_27 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(22),
      ADR1 => N2568,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N89,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_27_4061
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_156 : X_LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(22),
      ADR1 => N2553,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_156_4056
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_175 : X_LUT4
    generic map(
      INIT => X"A8A0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_156_4056,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_165_4057,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N163,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_175_4058
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_189 : X_LUT4
    generic map(
      INIT => X"20A0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(22),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N262,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_189_4059
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_235 : X_LUT4
    generic map(
      INIT => X"F8F4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(22),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N91,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_205_4060,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N104,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(22)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_27_1 : X_LUT4
    generic map(
      INIT => X"DDC8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N46,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N21,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(27)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_29_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(29),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(29)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_21_12 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_21_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(19),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_21_11
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_133 : X_LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(21),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR3 => N2803,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_133_4046
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_207 : X_LUT4
    generic map(
      INIT => X"2888"
    )
    port map (
      ADR0 => N2511,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(21),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_207_4047
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_24_123 : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(24),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_carry_in_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_24_123_4541
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_24_151 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_24_15_4544,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(24),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_24_146_4543,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_24_127_4542,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N16
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_22_4 : X_LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_carry_in_and0001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(23),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_22_4_4699
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_61 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => N2590,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_22_bdd8,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_61_4086
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_84 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_79_4087,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_61_4086,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_20_bdd6,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_84_4088
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_173 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd5,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_24_bdd0,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_173_4079
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_195 : X_LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(24),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0032,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_195_4081
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_252 : X_LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(24),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0007,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_252_4084
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_5_1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_5_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_21_31 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_21_10_4697,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_21_0_4696,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_21_13_4698,
      O => u1_plasma_top_u1_plasma_address_next_23_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_28 : X_LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_23_bdd2,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_bdd11,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_28_4071
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_69 : X_LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(23),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0035,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_69_4076
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_127 : X_LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(23),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0008,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_127_4066
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_145 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_69_4076,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_127_4066,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_111_4065,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_48_4074,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_145_4067
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_201 : X_LUT4
    generic map(
      INIT => X"2888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_186,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(23),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_201_4069
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_301 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_301_4072
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_31_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(31),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(31)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N17,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N29,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg_mux0000(3)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg_mux0000_2_1 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N17,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1),
      ADR2 => N2812,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N29,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg_mux0000(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg_mux0000_1_2 : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N17,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N6,
      ADR3 => N2517,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg_mux0000(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => N2808,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N5,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N29,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg_mux0000(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_intr_enable_reg_mux00002 : X_LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_N14,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_intr_enable_reg_mux00002_5065
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_intr_enable_reg_mux000013 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(5),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_intr_enable_reg_mux000013_5063
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_intr_enable_reg_mux000035 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_intr_enable_reg_5061,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_intr_enable_reg_mux00002_5065,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_intr_enable_reg_mux000018_5064,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_intr_enable_reg_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_23_50 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_23_9_4580,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N48,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_23_33_4579,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(23)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_24_32 : X_LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_24_21_4584,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_24_13_4583,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(24)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_73 : X_LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_54_4109,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_57_4110,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_22_bdd6,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_73_4111
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_195 : X_LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(26),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR3 => N2666,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_195_4103
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_226 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR2 => N2664,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_226_4104
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_253 : X_LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(26),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0003,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_253_4106
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_12 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd5,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_25_bdd0,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_12_4091
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_31 : X_LUT4
    generic map(
      INIT => X"C480"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => N2677,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_21_bdd6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_25_bdd6,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_31_4096
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_116 : X_LUT4
    generic map(
      INIT => X"6A66"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(24),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0007,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_116_4090
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_271 : X_LUT4
    generic map(
      INIT => X"ECCE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N93,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_263_4094,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_25_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_26_or0001_5287,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_271_4095
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_363 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_363_4097
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_369 : X_LUT4
    generic map(
      INIT => X"AEEA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_363_4097,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_261,
      ADR2 => N2588,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_26_or0001_5287,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_369_4098
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_0_1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_c_alu_31_11 : X_LUT4
    generic map(
      INIT => X"988A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_sum_or0001_5289,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N18
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_52 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N48,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_32_4599,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_14_4597,
      ADR3 => N2679,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(29)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_23 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N87,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_23_4184
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_58 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_47_4193,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_29_bdd2,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_58_4194
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_390 : X_LUT4
    generic map(
      INIT => X"A2A0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_377_4191,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N18,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_390_4192
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_28_11 : X_LUT4
    generic map(
      INIT => X"AE0C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_28_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(28),
      ADR2 => N2781,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N01,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N20
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_26_Q : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_0_17_4690,
      ADR3 => N368,
      O => u1_plasma_top_u1_plasma_address_next_28_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_25_2 : X_LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(26),
      ADR1 => N2780,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_25_2_4586
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_25_51 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N48,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_25_34_4588,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_25_20_4587,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(25)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_34 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N87,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(28),
      ADR3 => N2798,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_34_4134
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_194 : X_LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(28),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR3 => N2731,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_194_4131
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_124 : X_LUT4
    generic map(
      INIT => X"6A66"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(26),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0003,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_124_4113
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_271 : X_LUT4
    generic map(
      INIT => X"2888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_186,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(27),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_271_4117
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_377 : X_LUT4
    generic map(
      INIT => X"AEEA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_371_4121,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_261,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_27_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0008_5279,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_377_4122
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w81 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(12),
      ADR1 => u1_plasma_top_data_write(12),
      ADR2 => N2833,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(12)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w641 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(9),
      ADR1 => u1_plasma_top_data_write(9),
      ADR2 => u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w1011_3395,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(9)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w621 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(8),
      ADR1 => u1_plasma_top_data_write(8),
      ADR2 => u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w1011_3395,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(8)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w61 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(11),
      ADR1 => u1_plasma_top_data_write(11),
      ADR2 => u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w1011_3395,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(11)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w501 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(31),
      ADR1 => u1_plasma_top_data_write(31),
      ADR2 => u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w1011_3395,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(31)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w481 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(30),
      ADR1 => u1_plasma_top_data_write(30),
      ADR2 => u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w1011_3395,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(30)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w441 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(29),
      ADR1 => u1_plasma_top_data_write(29),
      ADR2 => u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w1011_3395,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(29)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w421 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(28),
      ADR1 => u1_plasma_top_data_write(28),
      ADR2 => u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w1011_3395,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(28)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w401 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(27),
      ADR1 => u1_plasma_top_data_write(27),
      ADR2 => u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w1011_3395,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(27)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w41 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(10),
      ADR1 => u1_plasma_top_data_write(10),
      ADR2 => u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w1011_3395,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(10)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w381 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(26),
      ADR1 => u1_plasma_top_data_write(26),
      ADR2 => u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w1011_3395,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(26)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w361 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(25),
      ADR1 => u1_plasma_top_data_write(25),
      ADR2 => u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w1011_3395,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(25)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w341 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(24),
      ADR1 => u1_plasma_top_data_write(24),
      ADR2 => u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w1011_3395,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(24)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w321 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(23),
      ADR1 => u1_plasma_top_data_write(23),
      ADR2 => u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w1011_3395,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(23)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w301 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(22),
      ADR1 => u1_plasma_top_data_write(22),
      ADR2 => u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w1011_3395,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(22)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w281 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(21),
      ADR1 => u1_plasma_top_data_write(21),
      ADR2 => u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w1011_3395,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(21)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w261 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(20),
      ADR1 => u1_plasma_top_data_write(20),
      ADR2 => u1_plasma_top_u1_plasma_N0,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(20)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w221 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(19),
      ADR1 => u1_plasma_top_data_write(19),
      ADR2 => N2736,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(19)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w201 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(18),
      ADR1 => u1_plasma_top_data_write(18),
      ADR2 => u1_plasma_top_u1_plasma_N0,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(18)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w181 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(17),
      ADR1 => u1_plasma_top_data_write(17),
      ADR2 => u1_plasma_top_u1_plasma_N0,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(17)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w161 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(16),
      ADR1 => u1_plasma_top_data_write(16),
      ADR2 => u1_plasma_top_u1_plasma_N0,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(16)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w141 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(15),
      ADR1 => u1_plasma_top_data_write(15),
      ADR2 => u1_plasma_top_u1_plasma_N0,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(15)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w121 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(14),
      ADR1 => u1_plasma_top_data_write(14),
      ADR2 => u1_plasma_top_u1_plasma_N0,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(14)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w102 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(13),
      ADR1 => u1_plasma_top_data_write(13),
      ADR2 => u1_plasma_top_u1_plasma_N0,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(13)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_next_3_SW0 : X_LUT3
    generic map(
      INIT => X"1B"
    )
    port map (
      ADR0 => u1_plasma_top_pause,
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(3),
      O => N370
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_9_33 : X_LUT4
    generic map(
      INIT => X"F282"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(9),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_source(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_9_21_5226,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_9_33_5227
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_8_33 : X_LUT4
    generic map(
      INIT => X"F282"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(8),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_source(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_8_21,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_8_33_5223
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_26 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_15_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_source(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_26_5135
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_28 : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_8,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_26_5135,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_28_5136
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_48 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_29_cmp_eq0000,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_15_mux0000,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_42,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_48_5139
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_12_33 : X_LUT4
    generic map(
      INIT => X"F282"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(12),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_source(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_12_21_5121,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_12_33_5122
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_11_33 : X_LUT4
    generic map(
      INIT => X"F282"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(11),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_source(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_11_21_5117,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_11_33_5118
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_33 : X_LUT4
    generic map(
      INIT => X"F282"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(10),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_source(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_21,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_33_5113
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_54 : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_8,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_47_5125,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_54_5126
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_7_33 : X_LUT4
    generic map(
      INIT => X"F282"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(7),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_source(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_7_21_5216,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_7_33_5217
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_7_112 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_7_38_5218,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_7_33_5217,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_7_73_5220,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(7)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_14_33 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_carry_in_and0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(14),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(13),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_14_33_5130
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_14_74 : X_LUT4
    generic map(
      INIT => X"F282"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(14),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_source(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_14_48_5131,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_14_74_5132
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in_8_1 : X_LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      ADR0 => N2680,
      ADR1 => u1_plasma_top_u1_plasma_address_next_20_Q,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in(8)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in_7_1 : X_LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in_or0000,
      ADR1 => u1_plasma_top_u1_plasma_address_next_19_Q,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in(7)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in_6_1 : X_LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in_or0000,
      ADR1 => u1_plasma_top_u1_plasma_address_next_18_Q,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in(6)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in_5_1 : X_LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in_or0000,
      ADR1 => u1_plasma_top_u1_plasma_address_next_17_Q,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in(5)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in_4_1 : X_LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in_or0000,
      ADR1 => u1_plasma_top_u1_plasma_address_next_16_Q,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in(4)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in_3_1 : X_LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in_or0000,
      ADR1 => u1_plasma_top_u1_plasma_address_next_15_Q,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in(3)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in_2_1 : X_LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in_or0000,
      ADR1 => u1_plasma_top_u1_plasma_address_next_14_Q,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in(2)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in_1_1 : X_LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in_or0000,
      ADR1 => u1_plasma_top_u1_plasma_address_next_13_Q,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_28_1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reset,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(30),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_28_1_4700
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_28_35 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_28_21_4594,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N48,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_28_7_4595,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(28)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_56 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => N2567,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_24_bdd8,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_56_4175
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_81 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_70_4176,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_28_bdd2,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_81_4177
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_227 : X_LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(30),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR3 => N2661,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_227_4170
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_284 : X_LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(30),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR3 => N2660,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_284_4173
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_0_mux00006_SW0 : X_LUT4
    generic map(
      INIT => X"FF13"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_29_cmp_eq0000,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(0),
      O => N374
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_0_mux00006 : X_LUT4
    generic map(
      INIT => X"0F27"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      ADR1 => N375,
      ADR2 => N374,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N32
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_2_34 : X_LUT4
    generic map(
      INIT => X"F282"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_source(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_2_22_5186,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_2_34_5187
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_6_33 : X_LUT4
    generic map(
      INIT => X"F282"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(6),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_source(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_6_21_5212,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_6_33_5213
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_5_33 : X_LUT4
    generic map(
      INIT => X"F282"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_source(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_5_21_5208,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_5_33_5209
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_3_42 : X_LUT4
    generic map(
      INIT => X"0006"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_source(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_3_42_5199
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_3_59 : X_LUT4
    generic map(
      INIT => X"F282"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_source(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_3_42_5199,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_3_59_5200
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_33 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_33_5203
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_74 : X_LUT4
    generic map(
      INIT => X"F282"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_source(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_48_5204,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_74_5205
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_29_33 : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_8,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_29_25_5183,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_29_33_5184
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_21_33 : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(21),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_8,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_21_25_5158,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_21_33_5159
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_26_38 : X_LUT4
    generic map(
      INIT => X"EB41"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N18,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(26),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(10),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_26_38_5174
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_25_38 : X_LUT4
    generic map(
      INIT => X"EB41"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N19,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(25),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(9),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_25_38_5171
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_23_42 : X_LUT4
    generic map(
      INIT => X"BE14"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_carry_in_and0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(23),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(7),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_23_42_5164
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_24_34 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_carry_in_and0001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(24),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(23),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_24_34_5167
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_31_33 : X_LUT4
    generic map(
      INIT => X"EA62"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(30),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N49,
      ADR3 => N2557,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_31_33_5195
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_next_2_1 : X_LUT4
    generic map(
      INIT => X"D0C0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N29,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N211,
      ADR3 => N2739,
      O => u1_plasma_top_u1_plasma_byte_we_next(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_next_0_1 : X_LUT4
    generic map(
      INIT => X"E0C0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N29,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N211,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N6,
      O => u1_plasma_top_u1_plasma_byte_we_next(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_21 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => N2543,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_27_bdd4,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_21_4139
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_44 : X_LUT4
    generic map(
      INIT => X"C480"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_79_4087,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_25_bdd6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_21_4139,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_44_4145
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_149 : X_LUT4
    generic map(
      INIT => X"6A66"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(28),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_149_4138
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_296 : X_LUT4
    generic map(
      INIT => X"2888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_186,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(29),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_296_4141
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_304 : X_LUT4
    generic map(
      INIT => X"ECCE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N93,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_296_4141,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_29_Q,
      ADR3 => N2782,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_304_4142
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_396 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_396_4144
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_1_1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_1_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or00111 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0011
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_next_3_SW0 : X_LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1),
      O => N383
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_next_3_Q : X_LUT4
    generic map(
      INIT => X"3050"
    )
    port map (
      ADR0 => N383,
      ADR1 => N384,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N211,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(0),
      O => u1_plasma_top_u1_plasma_byte_we_next(3)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_sum_or0001_SW0 : X_LUT4
    generic map(
      INIT => X"EA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(29),
      ADR2 => N2541,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_30_Q,
      O => N386
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_sum_or0001_SW1 : X_LUT4
    generic map(
      INIT => X"FEA8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_29_Q,
      ADR3 => N2533,
      O => N387
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_29_or0003_SW0 : X_LUT4
    generic map(
      INIT => X"EA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(27),
      ADR2 => N2558,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_28_Q,
      O => N389
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_26_or0001_SW0 : X_LUT4
    generic map(
      INIT => X"EC80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(24),
      ADR2 => N2620,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_24_Q,
      O => N392
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_26_or0001_SW1 : X_LUT4
    generic map(
      INIT => X"FCE8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(24),
      ADR2 => N2616,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_23_Q,
      O => N393
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_23_or0003_SW1 : X_LUT4
    generic map(
      INIT => X"FCE8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(21),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(22),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_22_Q,
      ADR3 => N2626,
      O => N396
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0041_SW0 : X_LUT4
    generic map(
      INIT => X"E8C0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(18),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_18_Q,
      ADR3 => N2657,
      O => N398
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0041_SW1 : X_LUT4
    generic map(
      INIT => X"FCE8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(18),
      ADR2 => N2652,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_17_Q,
      O => N399
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0038_SW0 : X_LUT4
    generic map(
      INIT => X"E8C0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(16),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_16_Q,
      ADR3 => N2662,
      O => N401
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0028 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N408,
      ADR1 => N407,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0002_5276,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0028_5283
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_next_1_Q : X_LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      ADR0 => N423,
      ADR1 => N422,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N211,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(0),
      O => u1_plasma_top_u1_plasma_byte_we_next(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_4 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_4_3889
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_110 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_88_3893,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd48,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_110_3877
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_191 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_146_3879,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd0,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_191_3880
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_236 : X_LUT3
    generic map(
      INIT => X"C6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_236_3882
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_353 : X_LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_353_3887
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_400 : X_LUT4
    generic map(
      INIT => X"DDDC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_201_3881,
      ADR2 => N2729,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_357_3888,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(0)
    );
  fpga_0_RS232_Uart_1_sin_pin_IBUF : X_BUF
    port map (
      I => fpga_0_RS232_Uart_1_sin_pin,
      O => fpga_0_RS232_Uart_1_sin_pin_IBUF_3344
    );
  sys_rst_pin_IBUF : X_BUF
    port map (
      I => NlwRenamedSig_IO_sys_rst_pin,
      O => sys_rst_pin_IBUF_3348
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_1_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt(1),
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_1_rt_6793,
      ADR1 => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_2_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt(2),
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_2_rt_6795,
      ADR1 => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_3_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt(3),
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_3_rt_6797,
      ADR1 => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_4_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt(4),
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_4_rt_6799,
      ADR1 => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_5_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt(5),
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_5_rt_6801,
      ADR1 => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_6_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt(6),
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_cy_6_rt_6803,
      ADR1 => GND
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy_0_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(0),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_cy_0_rt_6536,
      ADR1 => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_xor_7_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt(7),
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_xor_7_rt_6813,
      ADR1 => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_138 : X_LUT4
    generic map(
      INIT => X"20A0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(22),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR3 => N2695,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_138_4055
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_next_3_Q : X_LUT4
    generic map(
      INIT => X"1D11"
    )
    port map (
      ADR0 => N370,
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_0_Q_3844,
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_next_cmp_eq0000,
      ADR3 => N2789,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_next(3)
    );
  u1_plasma_top_u2_ddr_address_ddr_10_1 : X_LUT4
    generic map(
      INIT => X"CA0A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_10_Q,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(3),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_initiating1_6752,
      ADR3 => N2699,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_0_OBUF_3278
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_0_50_SW1 : X_LUT4
    generic map(
      INIT => X"FDFC"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt(7),
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_0_19,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_0_12_6920,
      ADR3 => N2649,
      O => N482
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_0_50 : X_LUT4
    generic map(
      INIT => X"FBEA"
    )
    port map (
      ADR0 => N6,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_cy(6),
      ADR2 => N482,
      ADR3 => N481,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_28_16_SW0 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_28_1_4700,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_0_17_4690,
      ADR2 => N2796,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(30),
      O => N484
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_28_16 : X_LUT4
    generic map(
      INIT => X"E4F0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reset,
      ADR1 => N485,
      ADR2 => N484,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(28),
      O => u1_plasma_top_u1_plasma_address_next_30_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_19_16 : X_LUT4
    generic map(
      INIT => X"EF40"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N14,
      ADR1 => N488,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N35,
      ADR3 => N487,
      O => u1_plasma_top_u1_plasma_address_next_21_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_22_39 : X_LUT4
    generic map(
      INIT => X"EF40"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N14,
      ADR1 => N491,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N16,
      ADR3 => N490,
      O => u1_plasma_top_u1_plasma_address_next_24_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0008_SW0_SW1 : X_LUT4
    generic map(
      INIT => X"FCE8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(26),
      ADR2 => N2571,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_25_Q,
      O => N504
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0008 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N504,
      ADR1 => N503,
      ADR2 => N2783,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0008_5279
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0006_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"E8A0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(20),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(19),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_20_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_19_Q,
      O => N506
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0006_SW0_SW1 : X_LUT4
    generic map(
      INIT => X"FAE8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(20),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(19),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_20_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_19_Q,
      O => N507
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0004_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"E8C0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(14),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_14_Q,
      ADR3 => N2672,
      O => N509
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0004_SW0_SW1 : X_LUT4
    generic map(
      INIT => X"FCE8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(14),
      ADR2 => N2670,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_13_Q,
      O => N510
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0021 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0018,
      ADR1 => N515,
      ADR2 => N516,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0021_5282
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00261_SW0 : X_LUT4
    generic map(
      INIT => X"EC80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(28),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(29),
      O => N521
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00261_SW1 : X_LUT4
    generic map(
      INIT => X"FCE8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(29),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(28),
      O => N522
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00081_SW0 : X_LUT4
    generic map(
      INIT => X"EC80"
    )
    port map (
      ADR0 => N2509,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(26),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(27),
      O => N524
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_26_or00011_SW1 : X_LUT4
    generic map(
      INIT => X"FCE8"
    )
    port map (
      ADR0 => N2529,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(25),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(25),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(24),
      O => N528
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00221_SW0 : X_LUT4
    generic map(
      INIT => X"EC80"
    )
    port map (
      ADR0 => N2544,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(23),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(22),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(23),
      O => N530
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00061_SW1 : X_LUT4
    generic map(
      INIT => X"FCE8"
    )
    port map (
      ADR0 => N2559,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(21),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(21),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(20),
      O => N534
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_20_or00011_SW0 : X_LUT4
    generic map(
      INIT => X"EC80"
    )
    port map (
      ADR0 => N2587,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(19),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(18),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(19),
      O => N539
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_23_or0003_SW2 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N393,
      ADR1 => N392,
      ADR2 => N2688,
      O => N542
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_17_or00011_SW1 : X_LUT4
    generic map(
      INIT => X"FCE8"
    )
    port map (
      ADR0 => N2618,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(17),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(17),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(16),
      O => N546
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00041_SW0 : X_LUT4
    generic map(
      INIT => X"EC80"
    )
    port map (
      ADR0 => N2623,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(15),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(14),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(15),
      O => N551
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_14_or00011_SW1 : X_LUT4
    generic map(
      INIT => X"FCE8"
    )
    port map (
      ADR0 => N2634,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(13),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(13),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(12),
      O => N555
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0038_SW3 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => N2689,
      ADR1 => N398,
      ADR2 => N399,
      O => N558
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_11_or00011_SW0 : X_LUT4
    generic map(
      INIT => X"E8A0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(11),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(10),
      ADR2 => N2636,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(10),
      O => N560
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00021_SW1 : X_LUT4
    generic map(
      INIT => X"FAE8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(9),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(8),
      ADR2 => N2651,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(8),
      O => N564
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or00131_SW0 : X_LUT4
    generic map(
      INIT => X"E8A0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(7),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(6),
      ADR2 => N2658,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(6),
      O => N569
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or00131_SW1 : X_LUT4
    generic map(
      INIT => X"FAE8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(7),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(6),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(7),
      ADR3 => N2659,
      O => N570
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_5_or00031_SW0 : X_LUT4
    generic map(
      INIT => X"E8A0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(4),
      ADR2 => N2669,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(4),
      O => N572
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00011 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_5_or0001,
      ADR1 => N572,
      ADR2 => N573,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0001
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00001_SW0 : X_LUT4
    generic map(
      INIT => X"E8A0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(2),
      ADR2 => N2671,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(2),
      O => N575
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00001_SW1 : X_LUT4
    generic map(
      INIT => X"FAE8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(3),
      ADR3 => N2673,
      O => N576
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_5_or00011 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => N2817,
      ADR1 => N575,
      ADR2 => N576,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_5_or0001
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_30_93 : X_LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(30),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0009,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(30),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_30_93_6206
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_26_185 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_26_157_6175,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_26_88_6179,
      ADR3 => N597,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(26)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_25_185 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_25_157_6169,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_25_88_6173,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      ADR3 => N599,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(25)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_24_185 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_24_157_6163,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_24_88_6167,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      ADR3 => N601,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(24)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_23_185 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_23_88_6161,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_23_157_6157,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      ADR3 => N603,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(23)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_21_185 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_21_157_6147,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_21_88_6151,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      ADR3 => N607,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(21)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_20_185 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_20_157_6141,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_20_88_6145,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      ADR3 => N609,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(20)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_19_185 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_19_88_6133,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_19_157_6129,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      ADR3 => N611,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(19)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_18_185 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_18_157_6123,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_18_88_6127,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      ADR3 => N613,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(18)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_17_185 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_17_157_6117,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_17_88_6121,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      ADR3 => N615,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(17)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_16_185 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_16_157_6111,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_16_88_6115,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      ADR3 => N617,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(16)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_15_185 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_15_88_6109,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_15_157_6105,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      ADR3 => N619,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(15)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_14_185 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_14_157_6099,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_14_88_6103,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      ADR3 => N621,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(14)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_217_SW0 : X_LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(24),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      O => N623
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_236 : X_LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0032,
      ADR2 => N623,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_225_4082,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_236_4083
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_218_SW0 : X_LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      O => N625
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_216_SW0 : X_LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      O => N627
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_13_185 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_13_157_6093,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_13_88_6097,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      ADR3 => N631,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(13)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_11_185 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_11_88_6087,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_11_157_6083,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      ADR3 => N635,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(11)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_185 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_157_6077,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_88_6081,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      ADR3 => N637,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(10)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_9_185 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_9_157_6247,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_9_88_6251,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      ADR3 => N639,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(9)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_8_185 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_8_157_6241,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_8_88_6245,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      ADR3 => N641,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(8)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_7_185 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_7_88_6239,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_7_157_6235,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      ADR3 => N643,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(7)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_6_185 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_6_157_6229,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_6_88_6233,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      ADR3 => N647,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(6)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_5_185 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_5_157_6223,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_5_88_6227,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      ADR3 => N649,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(5)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_4_185 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_4_157_6217,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_4_88_6221,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      ADR3 => N651,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(4)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_3_186 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_3_158_6211,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_3_89_6215,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      ADR3 => N653,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(3)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_1_183 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_1_156_6135,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_1_89_6138,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      ADR3 => N657,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_0_31 : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(5),
      ADR3 => N665,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_0_31_5066
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rt_index_1_1 : X_LUT4
    generic map(
      INIT => X"008A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(17),
      ADR1 => N270,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rt_index_and0000,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_exception_out_or0000_4904,
      O => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rt_index_0_1 : X_LUT4
    generic map(
      INIT => X"008A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(16),
      ADR1 => N270,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rt_index_and0000,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_exception_out_or0000_4904,
      O => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rt_index_3_1 : X_LUT4
    generic map(
      INIT => X"008A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(19),
      ADR1 => N2643,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rt_index_and0000,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_exception_out_or0000_4904,
      O => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rt_index_2_1 : X_LUT4
    generic map(
      INIT => X"008A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(18),
      ADR1 => N270,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rt_index_and0000,
      ADR3 => N2835,
      O => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2)
    );
  u1_plasma_top_u2_ddr_address_ddr_13_1 : X_LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_13_Q,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(10),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(5),
      ADR3 => N2647,
      O => u1_plasma_top_u2_ddr_address_ddr(13)
    );
  u1_plasma_top_u2_ddr_address_ddr_15_1 : X_LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_15_Q,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(10),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(5),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_N11,
      O => u1_plasma_top_u2_ddr_address_ddr(15)
    );
  u1_plasma_top_u2_ddr_address_ddr_14_1 : X_LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_14_Q,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(10),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(5),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_N11,
      O => u1_plasma_top_u2_ddr_address_ddr(14)
    );
  u1_plasma_top_u2_ddr_address_ddr_16_1 : X_LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_16_Q,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(10),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(5),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_N11,
      O => u1_plasma_top_u2_ddr_address_ddr(16)
    );
  u1_plasma_top_u2_ddr_address_ddr_19_1 : X_LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_19_Q,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(10),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(5),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_N11,
      O => u1_plasma_top_u2_ddr_address_ddr(19)
    );
  u1_plasma_top_u2_ddr_address_ddr_18_1 : X_LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_18_Q,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(10),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(5),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_N11,
      O => u1_plasma_top_u2_ddr_address_ddr(18)
    );
  u1_plasma_top_u2_ddr_address_ddr_21_1 : X_LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_21_Q,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(10),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(5),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_N11,
      O => u1_plasma_top_u2_ddr_address_ddr(21)
    );
  u1_plasma_top_u1_plasma_cache_ram_address_13_1 : X_LUT4
    generic map(
      INIT => X"1050"
    )
    port map (
      ADR0 => u1_plasma_top_no_ddr_stop,
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_0_Q_3844,
      ADR2 => u1_plasma_top_u1_plasma_address_next_13_Q,
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000,
      O => u1_plasma_top_u1_plasma_cache_ram_address(13)
    );
  u1_plasma_top_u1_plasma_cache_ram_address_15_1 : X_LUT4
    generic map(
      INIT => X"1050"
    )
    port map (
      ADR0 => u1_plasma_top_no_ddr_stop,
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_0_Q_3844,
      ADR2 => u1_plasma_top_u1_plasma_address_next_15_Q,
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000,
      O => u1_plasma_top_u1_plasma_cache_ram_address(15)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_302_SW0 : X_LUT4
    generic map(
      INIT => X"F8F4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N91,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_206_4169,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N108,
      O => N669
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_334 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => N2815,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_284_4173,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_227_4170,
      ADR3 => N669,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(30)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_exception_out_or0000_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_1_1_4784,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(4),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(2),
      O => N679
    );
  u1_plasma_top_u2_ddr_u2_ddr_SD_A_cmp_eq00021_SW0 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_active_ddr,
      ADR1 => N2650,
      O => N687
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_11_SW1 : X_LUT4
    generic map(
      INIT => X"5100"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_carry_in_and0001,
      O => N710
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_11_SW2 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_carry_in_and0001,
      O => N711
    );
  u1_plasma_top_u2_ddr_address_ddr_10_1_SW0 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_3_6845,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_3_6831,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_10_Q,
      O => N715
    );
  u1_plasma_top_u2_ddr_address_ddr_10_1_SW2 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_2_6844,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_2_6830,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_10_Q,
      O => N718
    );
  u1_plasma_top_u2_ddr_address_ddr_10_1_SW4 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_3_6873,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_3_6859,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_10_Q,
      O => N721
    );
  u1_plasma_top_u2_ddr_address_ddr_10_1_SW6 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_2_6872,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_2_6858,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_10_Q,
      O => N724
    );
  u1_plasma_top_u2_ddr_address_ddr_10_1_SW8 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_1_6840,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_1_6826,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_10_Q,
      O => N727
    );
  u1_plasma_top_u2_ddr_address_ddr_10_1_SW10 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_0_6839,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_0_6825,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_10_Q,
      O => N730
    );
  u1_plasma_top_u2_ddr_address_ddr_10_1_SW12 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_1_6868,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_1_6854,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_10_Q,
      O => N733
    );
  u1_plasma_top_u2_ddr_address_ddr_10_1_SW14 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_0_6867,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_0_6853,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_10_Q,
      O => N736
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_119_SW0 : X_LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(21),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_106_4042,
      O => N645
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_initiating1 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(10),
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(5),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle_1_19_6773,
      ADR3 => N2645,
      O => u1_plasma_top_u2_ddr_initiating
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_217_SW0 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_124_4113,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(27),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_279_4118,
      O => N786
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_435 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_80_4125,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_198,
      ADR2 => N786,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_423_4124,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(27)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000152_SW1_SW0 : X_LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_address_next_30_Q,
      ADR1 => u1_plasma_top_u1_plasma_address_next_28_Q,
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq000073_3762,
      ADR3 => N477,
      O => N788
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_lut_6_SW0 : X_LUT3
    generic map(
      INIT => X"53"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_12_6857,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_12_6829,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF_3279,
      O => N790
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_lut_6_SW1 : X_LUT3
    generic map(
      INIT => X"53"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_12_6871,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_12_6843,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF_3279,
      O => N791
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_lut_6_Q : X_LUT4
    generic map(
      INIT => X"27D8"
    )
    port map (
      ADR0 => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_0_OBUF_3278,
      ADR1 => N791,
      ADR2 => N790,
      ADR3 => u1_plasma_top_u2_ddr_address_ddr(24),
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_lut(6)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and000211_SW0 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(26),
      O => N793
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and000111_SW0 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(16),
      O => N795
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_12_51_SW0 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(12),
      O => N799
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_22_11_SW0 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(22),
      O => N801
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and0002111 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(21),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(20),
      ADR2 => N801,
      ADR3 => N2777,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0032
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_210_SW0 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(29),
      O => N803
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_210_SW1 : X_LUT3
    generic map(
      INIT => X"93"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(28),
      O => N804
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_0_39 : X_LUT3
    generic map(
      INIT => X"EC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_5071,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_0_31_5066,
      ADR2 => N811,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_22_39_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"A8A0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(24),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_22_4_4699,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N14,
      ADR3 => N2785,
      O => N813
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_0_8_SW0 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r(24),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N19,
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r(8),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N24,
      O => N817
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_1_1_SW0 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      O => N819
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_3_1 : X_LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      ADR0 => N2725,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(3),
      ADR3 => N819,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(3)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_2_111_SW0 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_15_1_4779,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(23),
      O => N683
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_SW2 : X_LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(23),
      ADR1 => N693,
      O => N827
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000 : X_LUT4
    generic map(
      INIT => X"0035"
    )
    port map (
      ADR0 => N827,
      ADR1 => N828,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq0034,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_5071
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_242_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_101_4137,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_223_4140,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_149_4138,
      O => N830
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_460 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(29),
      ADR1 => N830,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_304_4142,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_448_4146,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(29)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in_or000011_SW0 : X_LUT4
    generic map(
      INIT => X"AFBB"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N29,
      ADR1 => N383,
      ADR2 => N2686,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(0),
      O => N834
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and000211_SW0 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(26),
      O => N838
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and000221 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(24),
      ADR2 => N838,
      ADR3 => N2738,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0001
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and000121_SW0 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(19),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(18),
      O => N840
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and0001111_SW0 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(14),
      O => N842
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and000231_SW0 : X_LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(28),
      O => N846
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_257 : X_LUT4
    generic map(
      INIT => X"1050"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(30),
      ADR1 => N846,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_257_4171
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_22_21_SW0 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(22),
      O => N848
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_330_SW0 : X_LUT4
    generic map(
      INIT => X"FF23"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_313_3886,
      O => N871
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_330_SW1 : X_LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR3 => N2692,
      O => N872
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_357 : X_LUT4
    generic map(
      INIT => X"88A0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_353_3887,
      ADR1 => N872,
      ADR2 => N871,
      ADR3 => N2744,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_357_3888
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_400_SW1 : X_LUT4
    generic map(
      INIT => X"FA72"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(3),
      ADR3 => N2691,
      O => N878
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_400_SW6 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => N2510,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_201_3881,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(0),
      O => N886
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_400_SW7 : X_LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_201_3881,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_29_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(0),
      O => N888
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0041_SW2 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N507,
      ADR1 => N506,
      ADR2 => N2715,
      O => N905
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0031_SW2 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N510,
      ADR1 => N509,
      ADR2 => N2720,
      O => N908
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0031_SW3 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N510,
      ADR1 => N509,
      ADR2 => N2721,
      O => N909
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0004 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N909,
      ADR1 => N908,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0002_5276,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0004_5277
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0021_SW0 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => N515,
      ADR1 => N512,
      ADR2 => N513,
      O => N911
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0021_SW1 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N513,
      ADR1 => N512,
      ADR2 => N516,
      O => N912
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0002 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N912,
      ADR1 => N911,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0018,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0002_5276
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_29_74 : X_LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      ADR0 => N915,
      ADR1 => N914,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_29_33_5184,
      ADR3 => N2830,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(29)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_28_74 : X_LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      ADR0 => N918,
      ADR1 => N917,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_28_33_5181,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N15,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(28)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_22_74 : X_LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      ADR0 => N921,
      ADR1 => N920,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_22_33_5162,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N15,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(22)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_21_74 : X_LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      ADR0 => N924,
      ADR1 => N923,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_21_33_5159,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N15,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(21)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_20_74 : X_LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      ADR0 => N927,
      ADR1 => N926,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_20_33_5156,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N15,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(20)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_19_74 : X_LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      ADR0 => N930,
      ADR1 => N929,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_19_33_5152,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N15,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(19)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_18_74 : X_LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      ADR0 => N933,
      ADR1 => N932,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_18_33_5149,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N15,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(18)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_17_74 : X_LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      ADR0 => N936,
      ADR1 => N935,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_17_33_5145,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N15,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(17)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_74 : X_LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      ADR0 => N939,
      ADR1 => N938,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_33_5142,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N15,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(16)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_26_96 : X_LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      ADR0 => N942,
      ADR1 => N941,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_26_54_5175,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N15,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(26)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_25_96 : X_LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      ADR0 => N945,
      ADR1 => N944,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_25_54_5172,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N15,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(25)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_23_101 : X_LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      ADR0 => N948,
      ADR1 => N947,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_23_59_5165,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N15,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(23)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_30_96 : X_LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      ADR0 => N951,
      ADR1 => N950,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_30_53_5193,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N15,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(30)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_27_121 : X_LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      ADR0 => N954,
      ADR1 => N953,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_27_79_5178,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N15,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(27)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_24_116 : X_LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      ADR0 => N957,
      ADR1 => N956,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_24_74_5169,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N15,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(24)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_31_114 : X_LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      ADR0 => N960,
      ADR1 => N959,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_31_73_5197,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N15,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(31)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_110 : X_LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      ADR0 => N963,
      ADR1 => N962,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_28_5136,
      ADR3 => N2682,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(15)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_2_98 : X_LUT4
    generic map(
      INIT => X"EFEC"
    )
    port map (
      ADR0 => N966,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_2_34_5187,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_2_46_5189,
      ADR3 => N965,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_6_97 : X_LUT4
    generic map(
      INIT => X"EFEC"
    )
    port map (
      ADR0 => N969,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_6_33_5213,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_6_45_5215,
      ADR3 => N968,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(6)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_5_97 : X_LUT4
    generic map(
      INIT => X"EFEC"
    )
    port map (
      ADR0 => N972,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_5_33_5209,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_5_45_5211,
      ADR3 => N971,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(5)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_3_128 : X_LUT4
    generic map(
      INIT => X"EFEC"
    )
    port map (
      ADR0 => N975,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_3_59_5200,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_3_76_5202,
      ADR3 => N974,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(3)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_141 : X_LUT4
    generic map(
      INIT => X"EFEC"
    )
    port map (
      ADR0 => N978,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_74_5205,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_89_5207,
      ADR3 => N977,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(4)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or00181 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N981,
      ADR1 => N980,
      ADR2 => N2724,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0018
    );
  u1_plasma_top_u1_plasma_cache_ram_address_12_1 : X_LUT4
    generic map(
      INIT => X"1101"
    )
    port map (
      ADR0 => u1_plasma_top_no_ddr_stop,
      ADR1 => N691,
      ADR2 => N983,
      ADR3 => N788,
      O => u1_plasma_top_u1_plasma_cache_ram_address(12)
    );
  u1_plasma_top_u1_plasma_cache_ram_byte_we_2_1 : X_LUT4
    generic map(
      INIT => X"EEEC"
    )
    port map (
      ADR0 => u1_plasma_top_no_ddr_stop,
      ADR1 => u1_plasma_top_u1_plasma_byte_we_next(2),
      ADR2 => N2788,
      ADR3 => N788,
      O => u1_plasma_top_u1_plasma_cache_ram_byte_we(2)
    );
  u1_plasma_top_u1_plasma_cache_ram_byte_we_0_1 : X_LUT4
    generic map(
      INIT => X"EEEC"
    )
    port map (
      ADR0 => u1_plasma_top_no_ddr_stop,
      ADR1 => u1_plasma_top_u1_plasma_byte_we_next(0),
      ADR2 => N985,
      ADR3 => N788,
      O => u1_plasma_top_u1_plasma_cache_ram_byte_we(0)
    );
  u1_plasma_top_u1_plasma_cache_ram_byte_we_3_1 : X_LUT4
    generic map(
      INIT => X"EEEC"
    )
    port map (
      ADR0 => u1_plasma_top_no_ddr_stop,
      ADR1 => u1_plasma_top_u1_plasma_byte_we_next(3),
      ADR2 => N985,
      ADR3 => N788,
      O => u1_plasma_top_u1_plasma_cache_ram_byte_we(3)
    );
  u1_plasma_top_u1_plasma_cache_ram_byte_we_1_1 : X_LUT4
    generic map(
      INIT => X"EEEC"
    )
    port map (
      ADR0 => u1_plasma_top_no_ddr_stop,
      ADR1 => u1_plasma_top_u1_plasma_byte_we_next(1),
      ADR2 => N985,
      ADR3 => N788,
      O => u1_plasma_top_u1_plasma_cache_ram_byte_we(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_427 : X_LUT4
    generic map(
      INIT => X"ECFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_208_4093,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_271_4095,
      ADR3 => N995,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(25)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_365 : X_LUT4
    generic map(
      INIT => X"ECFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_145_4067,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_209_4070,
      ADR3 => N997,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(23)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_2_1 : X_LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq0034,
      ADR1 => N700,
      ADR2 => N778,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_N3
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_2_14 : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_2_13_4703,
      O => u1_plasma_top_u1_plasma_address_next_4_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_12_9 : X_LUT4
    generic map(
      INIT => X"CCA0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(12),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(14),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N46,
      ADR3 => N2787,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_12_9_4564
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_2_65_SW0 : X_LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      ADR3 => N2757,
      O => N1015
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_2_65 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_2_38_4602,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N01,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_2_10_4601,
      ADR3 => N1015,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_19_16_SW1 : X_LUT4
    generic map(
      INIT => X"FDFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_mem_state_reg_4736,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(21),
      ADR3 => N2786,
      O => N488
    );
  u1_plasma_top_u2_ddr_address_ddr_11_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(5),
      ADR1 => N1021,
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle_1_19_6773,
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle_1_14_6772,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF_3279
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq00001_SW0 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_26_1_4793,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_30_1_4802,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(5),
      O => N1023
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_branch_func_2_SW1 : X_LUT4
    generic map(
      INIT => X"9A95"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_branch_func(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_branch_func(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_branch_func(1),
      ADR3 => N2638,
      O => N1025
    );
  u1_plasma_top_u2_ddr_address_ddr_10_1_SW5 : X_LUT4
    generic map(
      INIT => X"AEA2"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_3_6859,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_N9,
      ADR2 => N2698,
      ADR3 => N1083,
      O => N722
    );
  u1_plasma_top_u2_ddr_address_ddr_10_1_SW7 : X_LUT4
    generic map(
      INIT => X"AEA2"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_2_6858,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_N9,
      ADR2 => N496,
      ADR3 => N1085,
      O => N725
    );
  u1_plasma_top_u2_ddr_address_ddr_10_1_SW1 : X_LUT4
    generic map(
      INIT => X"AEA2"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_3_6831,
      ADR1 => N2644,
      ADR2 => N496,
      ADR3 => N1087,
      O => N716
    );
  u1_plasma_top_u2_ddr_address_ddr_10_1_SW3 : X_LUT4
    generic map(
      INIT => X"AEA2"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_2_6830,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_N9,
      ADR2 => N496,
      ADR3 => N1089,
      O => N719
    );
  u1_plasma_top_u2_ddr_address_ddr_10_1_SW13 : X_LUT4
    generic map(
      INIT => X"AEA2"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_1_6854,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_N9,
      ADR2 => N496,
      ADR3 => N1091,
      O => N734
    );
  u1_plasma_top_u2_ddr_address_ddr_10_1_SW15 : X_LUT4
    generic map(
      INIT => X"AEA2"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_0_6853,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_N9,
      ADR2 => N496,
      ADR3 => N1093,
      O => N737
    );
  u1_plasma_top_u2_ddr_address_ddr_10_1_SW9 : X_LUT4
    generic map(
      INIT => X"AEA2"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_1_6826,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_N9,
      ADR2 => N496,
      ADR3 => N1095,
      O => N728
    );
  u1_plasma_top_u2_ddr_address_ddr_10_1_SW11 : X_LUT4
    generic map(
      INIT => X"AEA2"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_0_6825,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_N9,
      ADR2 => N496,
      ADR3 => N1097,
      O => N731
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_3_1_SW0 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => N287,
      ADR1 => N274,
      ADR2 => N683,
      ADR3 => N2831,
      O => N1099
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_3_1 : X_LUT4
    generic map(
      INIT => X"D0F0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq0034,
      ADR1 => N1099,
      ADR2 => N2641,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_1_1 : X_LUT4
    generic map(
      INIT => X"D0F0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq0034,
      ADR1 => N1103,
      ADR2 => N2648,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_27_SW0 : X_LUT4
    generic map(
      INIT => X"DDC8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N14,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N46,
      ADR3 => N2683,
      O => N381
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_20_16 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(22),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR3 => N1107,
      O => u1_plasma_top_u1_plasma_address_next_22_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and0001112 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(12),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(11),
      ADR3 => N2760,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0013
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_22_39_SW1 : X_LUT4
    generic map(
      INIT => X"FDFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_mem_state_reg_4736,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(24),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_pause_non_ctrl,
      O => N491
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_28_16_SW1 : X_LUT4
    generic map(
      INIT => X"FFDE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_mem_state_reg_4736,
      ADR1 => N1112,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_pause_non_ctrl,
      ADR3 => N669,
      O => N485
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_11_SW0_SW0 : X_LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(26),
      O => N1118
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00091_SW0 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => N521,
      ADR1 => N584,
      ADR2 => N585,
      O => N1120
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00091_SW1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => N522,
      ADR1 => N584,
      ADR2 => N585,
      O => N1121
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or00151 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N1121,
      ADR1 => N1120,
      ADR2 => N2764,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0015
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_26_or00031_SW0 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => N2703,
      ADR1 => N524,
      ADR2 => N525,
      O => N1123
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_26_or00031_SW1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => N528,
      ADR1 => N524,
      ADR2 => N2702,
      O => N1124
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or00071_SW0 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => N2706,
      ADR1 => N530,
      ADR2 => N531,
      O => N1126
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or00071_SW1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => N534,
      ADR1 => N530,
      ADR2 => N2705,
      O => N1127
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00071 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N1127,
      ADR1 => N1126,
      ADR2 => N2765,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0007
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00051_SW0 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => N2710,
      ADR1 => N539,
      ADR2 => N540,
      O => N1129
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00051_SW1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => N546,
      ADR1 => N539,
      ADR2 => N2708,
      O => N1130
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_14_or00031_SW0 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => N2713,
      ADR1 => N551,
      ADR2 => N552,
      O => N1132
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_14_or00031_SW1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => N555,
      ADR1 => N551,
      ADR2 => N2712,
      O => N1133
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or00051 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N1133,
      ADR1 => N1132,
      ADR2 => N2766,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0005
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or00091_SW0 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => N2718,
      ADR1 => N560,
      ADR2 => N561,
      O => N1135
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or00091_SW1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => N564,
      ADR1 => N560,
      ADR2 => N2717,
      O => N1136
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00011_SW1 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => N2723,
      ADR1 => N569,
      ADR2 => N570,
      O => N1139
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00151 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_5_or0001,
      ADR1 => N1138,
      ADR2 => N1139,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0015
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_62 : X_LUT4
    generic map(
      INIT => X"EFEC"
    )
    port map (
      ADR0 => N2774,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_46_6933,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_cy(6),
      ADR3 => N1141,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_RASn_pin_OBUF_3331
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_24_13 : X_LUT4
    generic map(
      INIT => X"AB89"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pause_any1_4304,
      ADR2 => N1164,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_24_0_4582,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_24_13_4583
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_SW7_SW0 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_0_Q_3844,
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_next_cmp_eq0000,
      ADR2 => N2684,
      ADR3 => u1_plasma_top_u1_plasma_address_next_29_Q,
      O => N1169
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_we1 : X_LUT4
    generic map(
      INIT => X"AAEA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_2_Q,
      ADR1 => N1169,
      ADR2 => N2758,
      ADR3 => N788,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_we
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_enable_and00001 : X_LUT4
    generic map(
      INIT => X"AAEA"
    )
    port map (
      ADR0 => u1_plasma_top_no_ddr_stop,
      ADR1 => N1171,
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000108_3760,
      ADR3 => N788,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_enable(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_2_1_SW1 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => N2656,
      ADR1 => N274,
      ADR2 => N266,
      ADR3 => N683,
      O => N1176
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_2_1 : X_LUT4
    generic map(
      INIT => X"FB00"
    )
    port map (
      ADR0 => N1176,
      ADR1 => N2654,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_exception_out_or0000_4904,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_27_Q : X_LUT4
    generic map(
      INIT => X"FE04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(29),
      ADR2 => N1178,
      ADR3 => N381,
      O => u1_plasma_top_u1_plasma_address_next_29_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_1_14 : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_1_13_4695,
      O => u1_plasma_top_u1_plasma_address_next_3_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_13_1 : X_LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(13),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(13),
      ADR3 => N2832,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(13)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_15_1 : X_LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(15),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(15),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_1_1_SW0_5073,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(15)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_17_1 : X_LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(17),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(17),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_1_1_SW0_5073,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(17)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_18_1 : X_LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(18),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(18),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_1_1_SW0_5073,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(18)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_21_1 : X_LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(21),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(21),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_1_1_SW0_5073,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(21)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_20_1 : X_LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(20),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(20),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_1_1_SW0_5073,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(20)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_13_16 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR3 => N1206,
      O => u1_plasma_top_u1_plasma_address_next_15_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_235 : X_LUT4
    generic map(
      INIT => X"04CC"
    )
    port map (
      ADR0 => N627,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0026,
      ADR3 => N1208,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_235_4132
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_11_0 : X_LUT4
    generic map(
      INIT => X"2010"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_mem_state_reg_4736,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR2 => N2806,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_pause_non_ctrl,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_11_0_4692
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_22_39_SW0_SW1 : X_LUT4
    generic map(
      INIT => X"5556"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_mem_state_reg_4736,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pause_mult,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_pause_pipeline,
      ADR3 => u1_plasma_top_u1_plasma_cpu_pause_3671,
      O => N1178
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and000031_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(7),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(6),
      O => N1210
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and000031 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(9),
      ADR1 => N2730,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(8),
      ADR3 => N1210,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result0_10_and0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and000031_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(7),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(6),
      O => N1212
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0012_Result1_SW0_SW0 : X_LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(16),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(14),
      O => N1216
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and000121_SW0 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(14),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(19),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(18),
      O => N1218
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0003_Result11_SW0 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(28),
      O => N1220
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0021_Result1_SW1 : X_LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(9),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(8),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(3),
      O => N1222
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_carry_in_and00011_SW0 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(20),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(25),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(24),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(23),
      O => N1224
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_22_11_SW1 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(22),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(21),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(20),
      O => N1226
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_100 : X_LUT4
    generic map(
      INIT => X"1050"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(23),
      ADR1 => N1228,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result_20_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_100_4064
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and000111_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(13),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(16),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(12),
      O => N1230
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and000131 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => N840,
      ADR1 => N842,
      ADR2 => N1230,
      ADR3 => N2795,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result_20_and0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_sum_or0001_SW2 : X_LUT3
    generic map(
      INIT => X"B2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR2 => N2742,
      O => N1247
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_sum_or0001_SW3 : X_LUT3
    generic map(
      INIT => X"B2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR2 => N2743,
      O => N1248
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_292 : X_LUT4
    generic map(
      INIT => X"0A22"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_284_3883,
      ADR1 => N1247,
      ADR2 => N1248,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0008_5279,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_292_3884
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_23_or0003_SW6 : X_LUT3
    generic map(
      INIT => X"28"
    )
    port map (
      ADR0 => N2512,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_23_Q,
      ADR2 => N395,
      O => N1253
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_23_or0003_SW7 : X_LUT3
    generic map(
      INIT => X"28"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_261,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_23_Q,
      ADR2 => N396,
      O => N1254
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0008_SW2 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => N2700,
      ADR1 => N389,
      ADR2 => N390,
      O => N1256
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0008_SW3 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => N504,
      ADR1 => N389,
      ADR2 => N2687,
      O => N1257
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0006_SW0 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N2709,
      ADR1 => N542,
      ADR2 => N905,
      O => N1259
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0006_SW1 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N543,
      ADR1 => N542,
      ADR2 => N2745,
      O => N1260
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0028_SW1_SW0 : X_LUT4
    generic map(
      INIT => X"EEE8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(10),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(10),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(9),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(9),
      O => N1271
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0028_SW1 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N1272,
      ADR1 => N1271,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11_1_5251,
      O => N408
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_23_9 : X_LUT4
    generic map(
      INIT => X"AAB8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pause_pipeline,
      ADR2 => N1286,
      ADR3 => N2767,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_23_9_4580
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_11_9 : X_LUT4
    generic map(
      INIT => X"AAB8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pause_pipeline,
      ADR2 => N1290,
      ADR3 => u1_plasma_top_u1_plasma_cpu_pause_3671,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_11_9_4561
    );
  u1_plasma_top_u1_plasma_u1_cpu_pause_non_ctrl1_SW2 : X_LUT4
    generic map(
      INIT => X"F5F6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_mem_state_reg_4736,
      ADR1 => N2589,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_pause_pipeline,
      O => N1294
    );
  u1_plasma_top_u1_plasma_u1_cpu_pause_non_ctrl1_SW3 : X_LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_mem_state_reg_4736,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      O => N1295
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_21_31_SW0 : X_LUT4
    generic map(
      INIT => X"FEF0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(25),
      ADR2 => N2802,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      O => N1306
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq000098_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_0_17_4690,
      ADR1 => N2678,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_21_13_4698,
      ADR3 => N1306,
      O => N1036
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_byte_we_1_1 : X_LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_select_flag,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle_1_19_6773,
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle_1_14_6772,
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(5),
      O => u1_plasma_top_u2_ddr_byte_we_init(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and00004 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(10),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(8),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(9),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0013,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and00014 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(20),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(19),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(18),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0007,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and0001
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and00001 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0003,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(27),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(26),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_30_109_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_30_93_6206,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(30),
      ADR3 => N2807,
      O => N1314
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_30_121 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_30_17_6203,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_30_5_6205,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_30_39_6204,
      ADR3 => N1314,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(30)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_29_185 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_29_5_6195,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_29_17_6194,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_29_88_6197,
      ADR3 => N1316,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(29)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_31_84 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_31_44_6208,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_31_9_6209,
      ADR3 => N1321,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(31)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss1_SW0 : X_LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_write_enable_and0000,
      ADR1 => N2594,
      ADR2 => u1_plasma_top_u1_plasma_enable_uart,
      O => N1325
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_branch_func_2_SW10 : X_LUT4
    generic map(
      INIT => X"AAFC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_22_Q,
      ADR1 => N2675,
      ADR2 => N667,
      ADR3 => N1025,
      O => N1333
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_branch_func_2_SW11 : X_LUT4
    generic map(
      INIT => X"AAFC"
    )
    port map (
      ADR0 => N2584,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_205_4060,
      ADR2 => N667,
      ADR3 => N1026,
      O => N1334
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_next_0_1 : X_LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_0_Q_3844,
      ADR1 => N1336,
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000108_3760,
      ADR3 => N788,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_next(0)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_next_1_2 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq000019_3761,
      ADR1 => N1338,
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000108_3760,
      ADR3 => N788,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_next(1)
    );
  u1_plasma_top_u1_plasma_cache_ram_address_14_1 : X_LUT4
    generic map(
      INIT => X"4404"
    )
    port map (
      ADR0 => u1_plasma_top_no_ddr_stop,
      ADR1 => u1_plasma_top_u1_plasma_address_next_14_Q,
      ADR2 => N1340,
      ADR3 => N788,
      O => u1_plasma_top_u1_plasma_cache_ram_address(14)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_SW3 : X_LUT4
    generic map(
      INIT => X"F8F0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(14),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(23),
      ADR3 => N1310,
      O => N828
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address_2_1 : X_LUT4
    generic map(
      INIT => X"EEE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_4_Q,
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_0_Q_3844,
      ADR2 => N1362,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_2_13_4703,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address(2)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address_1_1 : X_LUT4
    generic map(
      INIT => X"EEE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_3_Q,
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_0_Q_3844,
      ADR2 => N1364,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_1_13_4695,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address(1)
    );
  u1_plasma_top_u1_plasma_cpu_pause_SW2 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pause_mult,
      ADR1 => N279,
      ADR2 => N1017,
      ADR3 => N2794,
      O => N1366
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000108_SW5 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_0_Q_3844,
      ADR1 => u1_plasma_top_u1_plasma_address_next_21_Q,
      ADR2 => u1_plasma_top_u1_plasma_address_next_22_Q,
      ADR3 => N1036,
      O => N1368
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0006_xo_0_21_SW0 : X_LUT4
    generic map(
      INIT => X"9666"
    )
    port map (
      ADR0 => N2624,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(22),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_21_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(21),
      O => N1373
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0006_xo_0_21_SW1 : X_LUT4
    generic map(
      INIT => X"9996"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(22),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_22_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(21),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_21_Q,
      O => N1374
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_10_11 : X_LUT4
    generic map(
      INIT => X"F4F7"
    )
    port map (
      ADR0 => N1174,
      ADR1 => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      ADR2 => N1376,
      ADR3 => N1173,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N14
    );
  u1_plasma_top_u1_plasma_cpu_pause_SW4 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => N279,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N46,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_pause_pipeline,
      ADR3 => N1116,
      O => N1378
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_0_SW0 : X_LUT4
    generic map(
      INIT => X"F4F7"
    )
    port map (
      ADR0 => N2801,
      ADR1 => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      ADR2 => N1378,
      ADR3 => N1173,
      O => N1038
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_branch_func_2_SW16 : X_LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_15_Q,
      ADR1 => N1025,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(15),
      O => N1380
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_branch_func_2_SW17 : X_LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_15_Q,
      ADR1 => N1026,
      ADR2 => N2805,
      O => N1381
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_15_11 : X_LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(15),
      ADR1 => N1381,
      ADR2 => N1380,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_15_1
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_14 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_3_4598,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N13,
      ADR3 => N1383,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_14_4597
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000152_SW1_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_address_next_28_Q,
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq000073_3762,
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq000019_3761,
      ADR3 => u1_plasma_top_u1_plasma_address_next_29_Q,
      O => N1395
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_branch_func_2_SW19 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pause_pipeline,
      ADR1 => N2800,
      ADR2 => N1026,
      O => N1398
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_12_34 : X_LUT4
    generic map(
      INIT => X"0035"
    )
    port map (
      ADR0 => N1397,
      ADR1 => N1398,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(15),
      ADR3 => u1_plasma_top_u1_plasma_cpu_pause_3671,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N48
    );
  u1_plasma_top_u1_plasma_u2_boot_ram_block_enable_and0000 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_address_next_30_Q,
      ADR1 => u1_plasma_top_u1_plasma_address_next_13_Q,
      ADR2 => u1_plasma_top_u1_plasma_address_next_15_Q,
      ADR3 => N1404,
      O => u1_plasma_top_u1_plasma_u2_boot_ram_block_enable(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_pause_non_ctrl1_SW4 : X_LUT3
    generic map(
      INIT => X"13"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_enable_reg_6442,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pause_mult,
      ADR2 => N2791,
      O => N1323
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_16 : X_LUT3
    generic map(
      INIT => X"75"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => N2582,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_16_4068
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_20_1_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_enable_reg_6442,
      ADR1 => N279,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_mult_clock_or0000,
      ADR3 => N2799,
      O => N1406
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_20_1_SW0 : X_LUT4
    generic map(
      INIT => X"F4F7"
    )
    port map (
      ADR0 => N1174,
      ADR1 => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      ADR2 => N1406,
      ADR3 => N1173,
      O => N1400
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_209 : X_LUT4
    generic map(
      INIT => X"EEFA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_201_4069,
      ADR1 => N1409,
      ADR2 => N1408,
      ADR3 => N2746,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_209_4070
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_21_11_SW0_SW2 : X_LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_21_Q,
      ADR1 => N1025,
      ADR2 => N2790,
      O => N1411
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_21_11_SW0_SW3 : X_LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      ADR0 => N2577,
      ADR1 => N1026,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(21),
      O => N1412
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_24_0_SW1 : X_LUT4
    generic map(
      INIT => X"FB01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_1_51_4908,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR3 => N2756,
      O => N1415
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_24_0 : X_LUT4
    generic map(
      INIT => X"88A0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N18,
      ADR1 => N1415,
      ADR2 => N1414,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_24_0_4582
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_24_13_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"04FE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_1_51_4908,
      ADR3 => N1025,
      O => N1417
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_24_13_SW0_SW1 : X_LUT4
    generic map(
      INIT => X"04FE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_1_51_4908,
      ADR3 => N1026,
      O => N1418
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_28_21_SW0_SW0 : X_LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N49,
      ADR2 => N2792,
      O => N1423
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_28_21_SW0_SW1 : X_LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(30),
      ADR1 => N2778,
      ADR2 => N1415,
      O => N1424
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_28_21 : X_LUT4
    generic map(
      INIT => X"0123"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(15),
      ADR1 => N2834,
      ADR2 => N1423,
      ADR3 => N1424,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_28_21_4594
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_25_31_SW0_SW1 : X_LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      ADR0 => N1118,
      ADR1 => N2574,
      ADR2 => N1415,
      O => N1427
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_25_34 : X_LUT4
    generic map(
      INIT => X"0123"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pause_any1_4304,
      ADR2 => N1426,
      ADR3 => N1427,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_25_34_4588
    );
  u1_plasma_top_u1_plasma_cache_ram_enable1_SW0 : X_LUT3
    generic map(
      INIT => X"07"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(12),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      ADR2 => N2619,
      O => N691
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and000031_SW1 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(11),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(10),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(8),
      O => N1431
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_19_16_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"A695"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_mem_state_reg_4736,
      ADR1 => N1173,
      ADR2 => N1440,
      ADR3 => N1439,
      O => N1180
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_19_1 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(21),
      ADR1 => N1173,
      ADR2 => N1442,
      ADR3 => N1443,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_19_1_4694
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_9_14 : X_LUT4
    generic map(
      INIT => X"FFE0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_226_3914,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_347_3920,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_9_13_4707,
      O => u1_plasma_top_u1_plasma_address_next_11_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_7_14 : X_LUT4
    generic map(
      INIT => X"FFE0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_266_4278,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_387_4282,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_7_13_4706,
      O => u1_plasma_top_u1_plasma_address_next_9_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_5_14 : X_LUT4
    generic map(
      INIT => X"FFE0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_294_4253,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_415_4256,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_5_13_4705,
      O => u1_plasma_top_u1_plasma_address_next_7_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_3_14 : X_LUT4
    generic map(
      INIT => X"FFE0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_296_4228,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_418_4232,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_3_13_4704,
      O => u1_plasma_top_u1_plasma_address_next_5_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_0_14 : X_LUT4
    generic map(
      INIT => X"FFE0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_287_4156,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_160_4151,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_0_13_4689,
      O => u1_plasma_top_u1_plasma_address_next_2_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_67_SW0 : X_LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => N2614,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd11,
      O => N1448
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_113 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_35_4038,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_112,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_63_4039,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_72_4040,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_113_4034
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_144 : X_LUT4
    generic map(
      INIT => X"FEFA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_118_4166,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_22_bdd2,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_144_4167
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_69 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_bdd10,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_69_4258
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_266 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_105_4272,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_163,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(9),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_242_4277,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_266_4278
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_296 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_138_4223,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_201_4225,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(5),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_273_4227,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_296_4228
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_294 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_133_4247,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_191,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(7),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_270_4252,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_294_4253
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_56_SW0 : X_LUT3
    generic map(
      INIT => X"07"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => N2562,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_31_4096,
      O => N1454
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_174 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_13_4127,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_34_4134,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_135_4128,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_172_4129,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_174_4130
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_182 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_90_3975,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_164,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_44_3974,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_182_3970
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_248 : X_LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => N1456,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd12,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_bdd5
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_208_SW0 : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_116_4090,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_56_4099,
      O => N1458
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_208 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_177_4092,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_12_4091,
      ADR3 => N1458,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_208_4093
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_41 : X_LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_1_51_4908,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => N2578,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N46
    );
  u1_plasma_top_u1_plasma_u1_cpu_pause_non_ctrl1_SW0 : X_LUT4
    generic map(
      INIT => X"AAFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_mem_state_reg_4736,
      ADR1 => N2572,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => N689
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_159 : X_LUT4
    generic map(
      INIT => X"5D7F"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd10,
      ADR3 => N2604,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_159_4168
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_2_1_SW1 : X_LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(23),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(15),
      O => N778
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_2_1_SW0_SW1 : X_LUT4
    generic map(
      INIT => X"F7FF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(14),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(12),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(23),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(11),
      O => N700
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_54 : X_LUT4
    generic map(
      INIT => X"CA00"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(24),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(23),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_54_4109
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_3_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(6),
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(2),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(1),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(5),
      O => N242
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_0_1_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(8),
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(7),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(1),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(5),
      O => N244
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_25_31_SW1_SW0 : X_LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(24),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(25),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(23),
      ADR3 => N2579,
      O => N1214
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_72 : X_LUT4
    generic map(
      INIT => X"0133"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd10,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_72_4040
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0002_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg_and0004,
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(37),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(36),
      ADR3 => u1_plasma_top_u1_plasma_counter_reg(35),
      O => u1_plasma_top_u1_plasma_counter_reg_xor0002
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0004_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg_and0008,
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(35),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(34),
      ADR3 => u1_plasma_top_u1_plasma_counter_reg(33),
      O => u1_plasma_top_u1_plasma_counter_reg_xor0004
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_mult_clock_or000036 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_1_51_4908,
      ADR1 => N1466,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_mem_source_out_3_1_4906,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_mult_clock_or000036_6446
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_mult_func_3_1 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(5),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rt_index_and0000,
      ADR3 => N1468,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N18
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0003_Result11_SW1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(27),
      O => N1470
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0002_Result1 : X_LUT4
    generic map(
      INIT => X"CC6C"
    )
    port map (
      ADR0 => N1470,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(28),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N18,
      O => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_29_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_2_44_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r(10),
      ADR1 => u1_plasma_top_u1_plasma_cpu_data_r(26),
      ADR2 => N2741,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N19,
      O => N1472
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_6_43_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r(14),
      ADR1 => u1_plasma_top_u1_plasma_cpu_data_r(30),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N24,
      ADR3 => N2740,
      O => N1474
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_5_43_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r(13),
      ADR1 => u1_plasma_top_u1_plasma_cpu_data_r(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N24,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N19,
      O => N1476
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_3_74_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r(11),
      ADR1 => u1_plasma_top_u1_plasma_cpu_data_r(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N24,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N19,
      O => N1478
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_87_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r(12),
      ADR1 => u1_plasma_top_u1_plasma_cpu_data_r(28),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N24,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N19,
      O => N1480
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_270_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_195_4081,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_252_4084,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_236_4083,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_176_4080,
      O => N1482
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_302 : X_LUT4
    generic map(
      INIT => X"F8F2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N91,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_24_Q,
      ADR2 => N1482,
      ADR3 => N661,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(24)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_271_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_253_4106,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_195_4103,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_237_4105,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_175_4102,
      O => N1484
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_303 : X_LUT4
    generic map(
      INIT => X"F8F2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N91,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_26_Q,
      ADR2 => N1484,
      ADR3 => N663,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(26)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_269_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_194_4131,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_251_4133,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_174_4130,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_235_4132,
      O => N1486
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq000098_SW0_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"DDD5"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_0_Q_3844,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_21_10_4697,
      ADR3 => N2697,
      O => N1491
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000108_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => N1306,
      ADR1 => u1_plasma_top_u1_plasma_address_next_21_Q,
      ADR2 => u1_plasma_top_u1_plasma_address_next_22_Q,
      ADR3 => N1491,
      O => N1393
    );
  u1_plasma_top_u1_plasma_u1_cpu_pause_any1_SW4 : X_LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(25),
      ADR1 => N689,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR3 => N1493,
      O => N1286
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_10_14 : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(12),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_10_13_4691,
      O => u1_plasma_top_u1_plasma_address_next_12_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_23_122 : X_LUT4
    generic map(
      INIT => X"8C88"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_23_14_5437,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_23_122_5436
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_358 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(11),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_202_3913,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_138_3910,
      ADR3 => N2622,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(11)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and00014_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(18),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(15),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(14),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(20),
      O => N1503
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_0_73 : X_LUT4
    generic map(
      INIT => X"008A"
    )
    port map (
      ADR0 => N2505,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_0_39_4880,
      ADR2 => N1505,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => u1_plasma_top_u1_plasma_u1_cpu_branch_func(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_111 : X_LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR2 => N1509,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_100_4064,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_111_4065
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in_0_1 : X_LUT4
    generic map(
      INIT => X"F8FF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(12),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_10_13_4691,
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in_or0000,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_1_30_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r(1),
      ADR1 => u1_plasma_top_u1_plasma_cpu_data_r(17),
      ADR2 => N2681,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N32,
      O => N1515
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_1_30 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_N11,
      ADR1 => N815,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_1_0_5154,
      ADR3 => N1515,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_0_30_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r(0),
      ADR1 => u1_plasma_top_u1_plasma_cpu_data_r(16),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N30,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N32,
      O => N1517
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_0_30 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_N11,
      ADR1 => N817,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_0_0_5110,
      ADR3 => N1517,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(0)
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_0_SW0 : X_LUT4
    generic map(
      INIT => X"040C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or000011_3811,
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_cy(4),
      ADR3 => N2625,
      O => N154
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and00021 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0006,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(25),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(24),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_11 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(16),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_11_3978
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_11 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(18),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_11_3997
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_31_mux000055_SW0 : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N23,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_31_mux000011,
      O => N1526
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_31_mux000055_SW1 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_31_mux000011,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      O => N1527
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_31_mux000055 : X_LUT4
    generic map(
      INIT => X"AEA2"
    )
    port map (
      ADR0 => N1526,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result1_30_and0000,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(30),
      ADR3 => N1527,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_31_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_28_185 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_28_5_6189,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_28_17_6188,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_28_88_6191,
      ADR3 => N1529,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(28)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_27_185 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_27_5_6183,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_27_17_6182,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_27_88_6185,
      ADR3 => N1531,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(27)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_305 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_163_4183,
      ADR1 => N1536,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_273_4185,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_305_4188
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_next_0_21 : X_LUT4
    generic map(
      INIT => X"0B08"
    )
    port map (
      ADR0 => N1174,
      ADR1 => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      ADR2 => N1540,
      ADR3 => N1173,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N211
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and000121_SW1 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(18),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(14),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(15),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(20),
      O => N1542
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and0001111 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => N799,
      ADR1 => N1544,
      ADR2 => N1210,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0046,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0039
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in_or000011 : X_LUT4
    generic map(
      INIT => X"5557"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N211,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N6,
      ADR2 => N1561,
      ADR3 => N834,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_next_cmp_eq0000
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or000022_SW1 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(2),
      O => N1564
    );
  u1_plasma_top_u1_plasma_cpu_pause_SW0 : X_LUT4
    generic map(
      INIT => X"EFEC"
    )
    port map (
      ADR0 => N1564,
      ADR1 => N1325,
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_Mcompar_cache_miss_cmp_ne0000_cy(4),
      ADR3 => N1563,
      O => N279
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_404 : X_LUT4
    generic map(
      INIT => X"ECFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_186_3989,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_248_3992,
      ADR3 => N1573,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(17)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_409 : X_LUT4
    generic map(
      INIT => X"ECFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(19),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_190_4008,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_253_4010,
      ADR3 => N1575,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(19)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_301 : X_LUT4
    generic map(
      INIT => X"F2F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N91,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_28_Q,
      ADR2 => N1486,
      ADR3 => N1577,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(28)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_240 : X_LUT4
    generic map(
      INIT => X"FF82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N91,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_18_Q,
      ADR2 => N1579,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_206_4001,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(18)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_66_SW0 : X_LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => N2615,
      O => N1581
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_150_SW0 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => N645,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_12,
      ADR3 => N1583,
      O => N1402
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_389_SW0 : X_LUT4
    generic map(
      INIT => X"4C5F"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N89,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_343_3973,
      O => N1571
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_29_53_SW0 : X_MUX2
    port map (
      IA => N1593,
      IB => N1594,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N22,
      O => N914
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_29_53_SW0_G : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r(29),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_29_45_5185,
      O => N1594
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_28_53_SW0 : X_MUX2
    port map (
      IA => N1595,
      IB => N1596,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N22,
      O => N917
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_28_53_SW0_G : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r(28),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_28_45_5182,
      O => N1596
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_22_53_SW0 : X_MUX2
    port map (
      IA => N1597,
      IB => N1598,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N22,
      O => N920
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_22_53_SW0_G : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r(22),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_22_45_5163,
      O => N1598
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_21_53_SW0 : X_MUX2
    port map (
      IA => N1599,
      IB => N1600,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N22,
      O => N923
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_21_53_SW0_G : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r(21),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_21_45_5160,
      O => N1600
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_20_53_SW0 : X_MUX2
    port map (
      IA => N1601,
      IB => N1602,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N22,
      O => N926
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_20_53_SW0_G : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r(20),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_20_45_5157,
      O => N1602
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_19_53_SW0 : X_MUX2
    port map (
      IA => N1603,
      IB => N1604,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N22,
      O => N929
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_19_53_SW0_G : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r(19),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_19_45_5153,
      O => N1604
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_18_53_SW0 : X_MUX2
    port map (
      IA => N1605,
      IB => N1606,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N22,
      O => N932
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_18_53_SW0_G : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r(18),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_18_45_5150,
      O => N1606
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_17_53_SW0 : X_MUX2
    port map (
      IA => N1607,
      IB => N1608,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N22,
      O => N935
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_17_53_SW0_G : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r(17),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_17_45_5146,
      O => N1608
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_53_SW0 : X_MUX2
    port map (
      IA => N1609,
      IB => N1610,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N22,
      O => N938
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_53_SW0_G : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r(16),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_45_5143,
      O => N1610
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_26_75_SW0 : X_MUX2
    port map (
      IA => N1611,
      IB => N1612,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N22,
      O => N941
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_26_75_SW0_G : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r(26),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_26_67_5176,
      O => N1612
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_25_75_SW0 : X_MUX2
    port map (
      IA => N1613,
      IB => N1614,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N22,
      O => N944
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_25_75_SW0_G : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r(25),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_25_67_5173,
      O => N1614
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_23_80_SW0 : X_MUX2
    port map (
      IA => N1615,
      IB => N1616,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N22,
      O => N947
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_23_80_SW0_G : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r(23),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_23_72_5166,
      O => N1616
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_30_75_SW0 : X_MUX2
    port map (
      IA => N1617,
      IB => N1618,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N22,
      O => N950
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_30_75_SW0_G : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r(30),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_30_67_5194,
      O => N1618
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_27_100_SW0 : X_MUX2
    port map (
      IA => N1619,
      IB => N1620,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N22,
      O => N953
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_27_100_SW0_G : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r(27),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_27_92_5179,
      O => N1620
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_24_95_SW0 : X_MUX2
    port map (
      IA => N1621,
      IB => N1622,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N22,
      O => N956
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_24_95_SW0_G : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r(24),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_24_87_5170,
      O => N1622
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_31_93_SW0 : X_MUX2
    port map (
      IA => N1623,
      IB => N1624,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N22,
      O => N959
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_31_93_SW0_G : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r(31),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_31_85_5198,
      O => N1624
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_72_SW0 : X_MUX2
    port map (
      IA => N1625,
      IB => N1626,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_48_5139,
      O => N962
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_72_SW0_G : X_LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_38_5137,
      O => N1626
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_2_63_SW0 : X_MUX2
    port map (
      IA => N1627,
      IB => N1628,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N32,
      O => N965
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_2_63_SW0_G : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_2_39_5188,
      O => N1628
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_6_62_SW0 : X_MUX2
    port map (
      IA => N1629,
      IB => N1630,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N32,
      O => N968
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_6_62_SW0_G : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r(6),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_6_38_5214,
      O => N1630
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_5_62_SW0 : X_MUX2
    port map (
      IA => N1631,
      IB => N1632,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N32,
      O => N971
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_5_62_SW0_G : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r(5),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_5_38_5210,
      O => N1632
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_3_93_SW0 : X_MUX2
    port map (
      IA => N1633,
      IB => N1634,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N32,
      O => N974
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_3_93_SW0_G : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_3_69_5201,
      O => N1634
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_106_SW0 : X_MUX2
    port map (
      IA => N1635,
      IB => N1636,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N32,
      O => N977
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_106_SW0_G : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r(4),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_82_5206,
      O => N1636
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0018_xo_0_11_SW0 : X_MUX2
    port map (
      IA => N1637,
      IB => N1638,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11_5250,
      O => N980
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0018_xo_0_11_SW0_F : X_LUT4
    generic map(
      INIT => X"E8C0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      O => N1637
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0018_xo_0_11_SW0_G : X_LUT4
    generic map(
      INIT => X"7130"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      O => N1638
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0018_xo_0_11_SW1 : X_MUX2
    port map (
      IA => N1639,
      IB => N1640,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11_1_5251,
      O => N981
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0018_xo_0_11_SW1_F : X_LUT4
    generic map(
      INIT => X"FCE8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      O => N1639
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0018_xo_0_11_SW1_G : X_LUT4
    generic map(
      INIT => X"F371"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      O => N1640
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_select_flag_cmp_eq0000_SW0 : X_MUX2
    port map (
      IA => N1641,
      IB => N1642,
      SEL => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_3_6859,
      O => N1083
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_select_flag_cmp_eq0000_SW0_F : X_LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_3_6873,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(3),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(7),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(1),
      O => N1641
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_select_flag_cmp_eq0000_SW0_G : X_LUT4
    generic map(
      INIT => X"FFFB"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_3_6873,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(3),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(7),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(1),
      O => N1642
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_select_flag_cmp_eq0000_SW1 : X_MUX2
    port map (
      IA => N1643,
      IB => N1644,
      SEL => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_2_6858,
      O => N1085
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_select_flag_cmp_eq0000_SW1_F : X_LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_2_6872,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(3),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(7),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(1),
      O => N1643
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_select_flag_cmp_eq0000_SW1_G : X_LUT4
    generic map(
      INIT => X"FFFB"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_2_6872,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(3),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(7),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(1),
      O => N1644
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_select_flag_cmp_eq0000_SW2 : X_MUX2
    port map (
      IA => N1645,
      IB => N1646,
      SEL => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_3_6831,
      O => N1087
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_select_flag_cmp_eq0000_SW2_F : X_LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_3_6845,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(3),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(7),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(1),
      O => N1645
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_select_flag_cmp_eq0000_SW2_G : X_LUT4
    generic map(
      INIT => X"FFFB"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_3_6845,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(3),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(7),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(1),
      O => N1646
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_select_flag_cmp_eq0000_SW3 : X_MUX2
    port map (
      IA => N1647,
      IB => N1648,
      SEL => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_2_6830,
      O => N1089
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_select_flag_cmp_eq0000_SW3_F : X_LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_2_6844,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(3),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(7),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(1),
      O => N1647
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_select_flag_cmp_eq0000_SW3_G : X_LUT4
    generic map(
      INIT => X"FFFB"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_2_6844,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(3),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(7),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(1),
      O => N1648
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_select_flag_cmp_eq0000_SW4 : X_MUX2
    port map (
      IA => N1649,
      IB => N1650,
      SEL => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_1_6854,
      O => N1091
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_select_flag_cmp_eq0000_SW4_F : X_LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_1_6868,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(3),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(7),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(1),
      O => N1649
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_select_flag_cmp_eq0000_SW4_G : X_LUT4
    generic map(
      INIT => X"FFFB"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_1_6868,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(3),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(7),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(1),
      O => N1650
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_select_flag_cmp_eq0000_SW5 : X_MUX2
    port map (
      IA => N1651,
      IB => N1652,
      SEL => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_0_6853,
      O => N1093
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_select_flag_cmp_eq0000_SW5_F : X_LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_0_6867,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(3),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(7),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(1),
      O => N1651
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_select_flag_cmp_eq0000_SW5_G : X_LUT4
    generic map(
      INIT => X"FFFB"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_0_6867,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(3),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(7),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(1),
      O => N1652
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_select_flag_cmp_eq0000_SW6 : X_MUX2
    port map (
      IA => N1653,
      IB => N1654,
      SEL => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_1_6826,
      O => N1095
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_select_flag_cmp_eq0000_SW6_F : X_LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_1_6840,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(3),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(7),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(1),
      O => N1653
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_select_flag_cmp_eq0000_SW6_G : X_LUT4
    generic map(
      INIT => X"FFFB"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_1_6840,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(3),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(7),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(1),
      O => N1654
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_select_flag_cmp_eq0000_SW7 : X_MUX2
    port map (
      IA => N1655,
      IB => N1656,
      SEL => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_0_6825,
      O => N1097
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_select_flag_cmp_eq0000_SW7_F : X_LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_0_6839,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(3),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(7),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(1),
      O => N1655
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_select_flag_cmp_eq0000_SW7_G : X_LUT4
    generic map(
      INIT => X"FFFB"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_0_6839,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(3),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(7),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(1),
      O => N1656
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000152_SW0 : X_MUX2
    port map (
      IA => N1657,
      IB => N1658,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_reset,
      O => N477
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000152_SW0_F : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_0_17_4690,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(23),
      O => N1657
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000152_SW0_G : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_0_17_4690,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(27),
      O => N1658
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_21_SW0 : X_MUX2
    port map (
      IA => N1659,
      IB => N1,
      SEL => N6,
      O => N1141
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_21_SW0_F : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_26_6932,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_7057,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt(7),
      ADR3 => u1_plasma_top_u2_ddr_u2_ddr_bank_open_mux0000,
      O => N1659
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_1 : X_MUX2
    port map (
      IA => N1661,
      IB => N1662,
      SEL => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_0_OBUF_3278,
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_mux0000(11)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_1_F : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_11_6856,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_11_6828,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF_3279,
      O => N1661
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_1_G : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_11_6870,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_11_6842,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF_3279,
      O => N1662
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_0 : X_MUX2
    port map (
      IA => N1663,
      IB => N1664,
      SEL => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_0_OBUF_3278,
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_mux0000(10)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_0_F : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_10_6855,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_10_6827,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF_3279,
      O => N1663
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_0_G : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_10_6869,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_10_6841,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF_3279,
      O => N1664
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_5 : X_MUX2
    port map (
      IA => N1665,
      IB => N1666,
      SEL => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF_3279,
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_mux0000(3)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_5_F : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => N715,
      ADR1 => N716,
      ADR2 => u1_plasma_top_u2_ddr_initiating,
      O => N1665
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_5_G : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => N721,
      ADR1 => N722,
      ADR2 => u1_plasma_top_u2_ddr_initiating,
      O => N1666
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_4 : X_MUX2
    port map (
      IA => N1667,
      IB => N1668,
      SEL => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF_3279,
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_mux0000(2)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_4_F : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => N718,
      ADR1 => N719,
      ADR2 => u1_plasma_top_u2_ddr_initiating,
      O => N1667
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_4_G : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => N724,
      ADR1 => N725,
      ADR2 => u1_plasma_top_u2_ddr_initiating,
      O => N1668
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_3 : X_MUX2
    port map (
      IA => N1669,
      IB => N1670,
      SEL => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF_3279,
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_mux0000(1)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_3_F : X_LUT3
    generic map(
      INIT => X"E2"
    )
    port map (
      ADR0 => N727,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_initiating1_6752,
      ADR2 => N728,
      O => N1669
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_3_G : X_LUT3
    generic map(
      INIT => X"E2"
    )
    port map (
      ADR0 => N733,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_initiating1_6752,
      ADR2 => N734,
      O => N1670
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5 : X_MUX2
    port map (
      IA => N1671,
      IB => N1672,
      SEL => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF_3279,
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_mux0000(0)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_F : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => N730,
      ADR1 => N731,
      ADR2 => u1_plasma_top_u2_ddr_initiating,
      O => N1671
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_G : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => N736,
      ADR1 => N737,
      ADR2 => u1_plasma_top_u2_ddr_initiating,
      O => N1672
    );
  u1_plasma_top_u2_ddr_u2_ddr_pause_and000039_SW0 : X_MUX2
    port map (
      IA => N1673,
      IB => N1674,
      SEL => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_79_6928,
      O => N1173
    );
  u1_plasma_top_u2_ddr_u2_ddr_pause_and000039_SW0_F : X_LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      ADR2 => N687,
      ADR3 => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_62_6935,
      O => N1673
    );
  u1_plasma_top_u1_plasma_u1_cpu_pause_any1_SW6 : X_MUX2
    port map (
      IA => N1675,
      IB => N1676,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N46,
      O => N1290
    );
  u1_plasma_top_u1_plasma_u1_cpu_pause_any1_SW6_G : X_LUT4
    generic map(
      INIT => X"CDC8"
    )
    port map (
      ADR0 => N1017,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(13),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_pause_mult,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(11),
      O => N1676
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_bank_open_mux0000_2_f5 : X_MUX2
    port map (
      IA => N1677,
      IB => N1678,
      SEL => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_0_OBUF_3278,
      O => u1_plasma_top_u2_ddr_u2_ddr_bank_open_mux0000
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_bank_open_mux0000_2_f5_F : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_bank_open(2),
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_bank_open(0),
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF_3279,
      O => N1677
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_bank_open_mux0000_2_f5_G : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_bank_open(3),
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_bank_open(1),
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF_3279,
      O => N1678
    );
  u1_plasma_top_u1_plasma_cpu_pause_SW5 : X_MUX2
    port map (
      IA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      IB => N1680,
      SEL => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      O => N1439
    );
  u1_plasma_top_u1_plasma_cpu_pause_SW5_G : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pause_mult,
      ADR1 => N279,
      ADR2 => N1174,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_pause_pipeline,
      O => N1680
    );
  u1_plasma_top_u1_plasma_cpu_pause_SW6 : X_MUX2
    port map (
      IA => N1681,
      IB => N1682,
      SEL => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      O => N1440
    );
  u1_plasma_top_u1_plasma_cpu_pause_SW6_F : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pause_mult,
      ADR1 => N279,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_pause_pipeline,
      O => N1681
    );
  u1_plasma_top_u1_plasma_cpu_pause_SW6_G : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pause_mult,
      ADR1 => N279,
      ADR2 => N1174,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_pause_pipeline,
      O => N1682
    );
  u1_plasma_top_u1_plasma_cpu_pause_SW7 : X_MUX2
    port map (
      IA => N1,
      IB => N1684,
      SEL => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      O => N1442
    );
  u1_plasma_top_u1_plasma_cpu_pause_SW7_G : X_LUT4
    generic map(
      INIT => X"FFFB"
    )
    port map (
      ADR0 => N279,
      ADR1 => N1174,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_pause_pipeline,
      ADR3 => N1239,
      O => N1684
    );
  u1_plasma_top_u1_plasma_cpu_pause_SW8 : X_MUX2
    port map (
      IA => N1685,
      IB => N1686,
      SEL => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      O => N1443
    );
  u1_plasma_top_u1_plasma_cpu_pause_SW8_F : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => N279,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pause_pipeline,
      ADR2 => N1239,
      O => N1685
    );
  u1_plasma_top_u1_plasma_cpu_pause_SW8_G : X_LUT4
    generic map(
      INIT => X"FFFB"
    )
    port map (
      ADR0 => N279,
      ADR1 => N1174,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_pause_pipeline,
      ADR3 => N1239,
      O => N1686
    );
  u1_plasma_top_u1_plasma_cpu_pause_SW9 : X_MUX2
    port map (
      IA => N1687,
      IB => N1688,
      SEL => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      O => N1445
    );
  u1_plasma_top_u1_plasma_cpu_pause_SW9_G : X_LUT4
    generic map(
      INIT => X"6555"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_mem_state_reg_4736,
      ADR1 => N279,
      ADR2 => N1174,
      ADR3 => N1323,
      O => N1688
    );
  u1_plasma_top_u1_plasma_cpu_pause_SW10 : X_MUX2
    port map (
      IA => N1689,
      IB => N1690,
      SEL => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      O => N1446
    );
  u1_plasma_top_u1_plasma_cpu_pause_SW10_F : X_LUT3
    generic map(
      INIT => X"65"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_mem_state_reg_4736,
      ADR1 => N279,
      ADR2 => N1323,
      O => N1689
    );
  u1_plasma_top_u1_plasma_cpu_pause_SW10_G : X_LUT4
    generic map(
      INIT => X"6555"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_mem_state_reg_4736,
      ADR1 => N279,
      ADR2 => N1174,
      ADR3 => N1323,
      O => N1690
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_175 : X_MUX2
    port map (
      IA => N1691,
      IB => N1692,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_175_4102
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_175_G : X_LUT4
    generic map(
      INIT => X"FDF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd5,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_36_4108,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd0,
      O => N1692
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_17 : X_MUX2
    port map (
      IA => N1693,
      IB => N1694,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd31
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_17_F : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(11),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      O => N1693
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_17_G : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(12),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(10),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      O => N1694
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_16 : X_MUX2
    port map (
      IA => N1695,
      IB => N1696,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd30
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_16_F : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(7),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(9),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      O => N1695
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_16_G : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(6),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(8),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      O => N1696
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_21_4 : X_MUX2
    port map (
      IA => N1697,
      IB => N1698,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_21_bdd6
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_21_4_F : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(19),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(21),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      O => N1697
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_21_4_G : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(20),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(18),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      O => N1698
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_8 : X_MUX2
    port map (
      IA => N1699,
      IB => N1700,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_bdd14
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_8_F : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(17),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      O => N1699
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_8_G : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(14),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(16),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      O => N1700
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_8 : X_MUX2
    port map (
      IA => N1701,
      IB => N1702,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_bdd14
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_8_F : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(15),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      O => N1701
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_8_G : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(14),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(12),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      O => N1702
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_31 : X_MUX2
    port map (
      IA => N1703,
      IB => N1704,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd55
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_31_F : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(9),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(11),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      O => N1703
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_31_G : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(10),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(8),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      O => N1704
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_28 : X_MUX2
    port map (
      IA => N1705,
      IB => N1706,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd54
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_28_F : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(7),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(5),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      O => N1705
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_28_G : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(6),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      O => N1706
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_25_4 : X_MUX2
    port map (
      IA => N1707,
      IB => N1708,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_25_bdd6
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_25_4_F : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(23),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      O => N1707
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_25_4_G : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(22),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(24),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      O => N1708
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_23_4 : X_MUX2
    port map (
      IA => N1709,
      IB => N1710,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_23_bdd6
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_23_4_F : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(21),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(23),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      O => N1709
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_23_4_G : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(20),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(22),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      O => N1710
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_19_4 : X_MUX2
    port map (
      IA => N1711,
      IB => N1712,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_19_bdd6
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_19_4_F : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(19),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      O => N1711
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_19_4_G : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(16),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(18),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      O => N1712
    );
  u1_plasma_top_u1_plasma_cpu_pause_SW11 : X_MUX2
    port map (
      IA => N1295,
      IB => N1714,
      SEL => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      O => N1488
    );
  u1_plasma_top_u1_plasma_cpu_pause_SW11_G : X_LUT4
    generic map(
      INIT => X"AEA2"
    )
    port map (
      ADR0 => N1295,
      ADR1 => N1174,
      ADR2 => N279,
      ADR3 => N1294,
      O => N1714
    );
  u1_plasma_top_u1_plasma_cpu_pause_SW12 : X_MUX2
    port map (
      IA => N1715,
      IB => N1716,
      SEL => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      O => N1489
    );
  u1_plasma_top_u1_plasma_cpu_pause_SW12_G : X_LUT4
    generic map(
      INIT => X"AEA2"
    )
    port map (
      ADR0 => N1295,
      ADR1 => N1174,
      ADR2 => N279,
      ADR3 => N1294,
      O => N1716
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_8_14 : X_MUX2
    port map (
      IA => N1717,
      IB => N1718,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N14,
      O => u1_plasma_top_u1_plasma_address_next_10_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_8_14_F : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(10),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N26,
      O => N1717
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_8_14_G : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(10),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(10),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      O => N1718
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_6_14 : X_MUX2
    port map (
      IA => N1719,
      IB => N1720,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N14,
      O => u1_plasma_top_u1_plasma_address_next_8_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_6_14_F : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(8),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N25,
      O => N1719
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_6_14_G : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(8),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(8),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      O => N1720
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_4_14 : X_MUX2
    port map (
      IA => N1721,
      IB => N1722,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N14,
      O => u1_plasma_top_u1_plasma_address_next_6_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_4_14_F : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(6),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N38,
      O => N1721
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_4_14_G : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(6),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(6),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      O => N1722
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_28 : X_MUX2
    port map (
      IA => N1723,
      IB => N1724,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_28_4280
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_28_F : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_bdd0,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_bdd6,
      O => N1723
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_28_G : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_bdd5,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd5,
      O => N1724
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_52 : X_MUX2
    port map (
      IA => N1725,
      IB => N1726,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_52_4257
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_52_F : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_9_4259,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_bdd2,
      O => N1725
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_52_G : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_bdd1,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_23_122_5436,
      O => N1726
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_3 : X_MUX2
    port map (
      IA => N1727,
      IB => N1728,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd6
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_3_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd16,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd12,
      O => N1727
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_3_G : X_LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd11,
      O => N1728
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_2 : X_MUX2
    port map (
      IA => N1729,
      IB => N1730,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd5
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_2_F : X_LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd10,
      O => N1729
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_119 : X_MUX2
    port map (
      IA => N1731,
      IB => N1732,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_119_4054
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_119_F : X_LUT4
    generic map(
      INIT => X"ECFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_36_4062,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_22_bdd0,
      ADR3 => N1448,
      O => N1731
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_119_G : X_LUT4
    generic map(
      INIT => X"F8FD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd5,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_36_4062,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_22_bdd1,
      O => N1732
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_7 : X_MUX2
    port map (
      IA => N1733,
      IB => N1734,
      SEL => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_0_OBUF_3278,
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_mux0000(5)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_7_F : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_5_6861,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_5_6833,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF_3279,
      O => N1733
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_7_G : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_5_6875,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_5_6847,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF_3279,
      O => N1734
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_6 : X_MUX2
    port map (
      IA => N1735,
      IB => N1736,
      SEL => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_0_OBUF_3278,
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_mux0000(4)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_6_F : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_4_6860,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_4_6832,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF_3279,
      O => N1735
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_6_G : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_4_6874,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_4_6846,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF_3279,
      O => N1736
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_9 : X_MUX2
    port map (
      IA => N1737,
      IB => N1738,
      SEL => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_0_OBUF_3278,
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_mux0000(7)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_9_F : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_7_6863,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_7_6835,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF_3279,
      O => N1737
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_9_G : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_7_6877,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_7_6849,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF_3279,
      O => N1738
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_8 : X_MUX2
    port map (
      IA => N1739,
      IB => N1740,
      SEL => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_0_OBUF_3278,
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_mux0000(6)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_8_F : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_6_6862,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_6_6834,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF_3279,
      O => N1739
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_8_G : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_6_6876,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_6_6848,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF_3279,
      O => N1740
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_11 : X_MUX2
    port map (
      IA => N1741,
      IB => N1742,
      SEL => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_0_OBUF_3278,
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_mux0000(9)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_11_F : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_9_6865,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_9_6837,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF_3279,
      O => N1741
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_11_G : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_9_6879,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_9_6851,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF_3279,
      O => N1742
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_10 : X_MUX2
    port map (
      IA => N1743,
      IB => N1744,
      SEL => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_0_OBUF_3278,
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_mux0000(8)
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_10_F : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_8_6864,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_8_6836,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF_3279,
      O => N1743
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mmux_address_row_mux0000_2_f5_10_G : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_8_6878,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_8_6850,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF_3279,
      O => N1744
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_215 : X_MUX2
    port map (
      IA => N1745,
      IB => N1746,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0004_5277,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_215_4048
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_215_F : X_LUT4
    generic map(
      INIT => X"ECCE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N93,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_207_4047,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_21_Q,
      ADR3 => N905,
      O => N1745
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_215_G : X_LUT4
    generic map(
      INIT => X"ECCE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N93,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_207_4047,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_21_Q,
      ADR3 => N906,
      O => N1746
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_359 : X_MUX2
    port map (
      IA => N1747,
      IB => N1748,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0004_5277,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_359_4051
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_359_F : X_LUT4
    generic map(
      INIT => X"471D"
    )
    port map (
      ADR0 => N581,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_21_Q,
      ADR2 => N582,
      ADR3 => N905,
      O => N1747
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_359_G : X_LUT4
    generic map(
      INIT => X"471D"
    )
    port map (
      ADR0 => N581,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_21_Q,
      ADR2 => N582,
      ADR3 => N906,
      O => N1748
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_31 : X_MUX2
    port map (
      IA => N1749,
      IB => N1750,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd1
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_31_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd24,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd17,
      O => N1749
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_31_G : X_LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd12,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd16,
      O => N1750
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_6 : X_MUX2
    port map (
      IA => N1751,
      IB => N1752,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_6_4075
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_6_F : X_LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_23_122_5436,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_bdd1,
      O => N1751
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_6_G : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      O => N1752
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_135 : X_MUX2
    port map (
      IA => N1753,
      IB => N1754,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_135_4128
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_135_F : X_LUT4
    generic map(
      INIT => X"5450"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_99_4135,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_20_bdd2,
      O => N1753
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_135_G : X_LUT4
    generic map(
      INIT => X"0415"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd10,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd11,
      O => N1754
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_99 : X_MUX2
    port map (
      IA => N1755,
      IB => N1756,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_99_4135
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_99_F : X_LUT4
    generic map(
      INIT => X"D800"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_26_bdd4,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_28_bdd2,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_79_4087,
      O => N1755
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_99_G : X_LUT4
    generic map(
      INIT => X"D080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_22_bdd8,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_79_4087,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_24_bdd8,
      O => N1756
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_21_1_f5 : X_MUX2
    port map (
      IA => N1757,
      IB => N1758,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N35
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_21_1_f5_F : X_LUT4
    generic map(
      INIT => X"FE10"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_1_51_4908,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_21_11,
      ADR3 => N1411,
      O => N1757
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_21_1_f5_G : X_LUT4
    generic map(
      INIT => X"FE10"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_1_51_4908,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_21_11,
      ADR3 => N1412,
      O => N1758
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_101 : X_MUX2
    port map (
      IA => N1759,
      IB => N1760,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_101_4137
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_101_F : X_LUT4
    generic map(
      INIT => X"E4F5"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_44_4145,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd0,
      ADR3 => N1581,
      O => N1759
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_65 : X_LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_4_3889,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_46_3890,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_13_3878,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_65_3891
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_2_56 : X_LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_2_43_6405,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_29_25 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_24,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_29_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(13),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_29_25_5183
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_28_25 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_24,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR2 => N2773,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(12),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_28_25_5180
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_24_59 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_24,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_24_34_5167,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_24_59_5168
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_79_SW0 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_bdd1,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_21_4021,
      O => N1761
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_67_SW0 : X_LUT4
    generic map(
      INIT => X"04CC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(12),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(13),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N161,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      O => N1765
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_361 : X_LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_103_4196,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR2 => N1767,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_230_4201,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(3)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_130_SW0 : X_LUT3
    generic map(
      INIT => X"C4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(14),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0039,
      O => N1769
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000169 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000146_6327,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR3 => N1771,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_160 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_87_4163,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_112_4148,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_121_4149,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_159_4150,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_160_4151
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_22_25 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_24,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_22_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_22_25_5161
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_21_25 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_24,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_21_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_21_25_5158
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_20_25 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_24,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_20_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_20_25_5155
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_38 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_35_4120,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_19_bdd2,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_38_4123
    );
  u1_plasma_top_u2_ddr_u2_ddr_pause_and00009 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd6_7062,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd7_7063,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd1_7053,
      ADR3 => u1_plasma_top_u2_ddr_u2_ddr_pause_and00007_7042,
      O => u1_plasma_top_u2_ddr_u2_ddr_pause_and00009_7043
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_135 : X_LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(10),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result0_10_and0000,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_134_3897,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_135_3898
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_6_mux000031 : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(7),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_6_mux000023_5601,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_6_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_mux000031 : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(6),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_mux000023_5595,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_4_mux000031 : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_4_mux000023_5585,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_4_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_3_mux000031 : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_3_mux000023_5580,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_3_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_1_mux000036 : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_1_mux000027_5533,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_1_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_31_61 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_24,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_31_33_5195,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_31_61_5196
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_34 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_8_4902,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_5_4901,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_18_4900,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done890 : X_LUT4
    generic map(
      INIT => X"9000"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(1),
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle(1),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done862_6738,
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_N9,
      O => u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_intr_enable_reg_mux000018 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_intr_enable_reg_mux000013_5063,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_intr_enable_reg_mux000018_5064
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_175_F : X_LUT4
    generic map(
      INIT => X"DFCC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_36_4108,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd3,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_106_4101,
      O => N1691
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_163 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_23_4184,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_154_4182,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_10,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_163_4183
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_229 : X_LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_203_4861,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(30),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq0034,
      O => u1_plasma_top_u1_plasma_u1_cpu_alu_func(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_43 : X_LUT4
    generic map(
      INIT => X"20FF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR3 => N1777,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_43_4027
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_186_SW0 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_24_3990,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_33_3993,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_93_3995,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      O => N1779
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_186 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_12,
      ADR1 => N1779,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_154_3988,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_186_3989
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_27_52_SW0 : X_LUT3
    generic map(
      INIT => X"C6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N18,
      O => N1781
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_27_52 : X_LUT4
    generic map(
      INIT => X"CDC8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(11),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR3 => N1781,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_27_52_5177
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_8_mux000025_SW0 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(9),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_8_mux00003_5610,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(8),
      O => N1783
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_8_mux000025 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_8_mux000019_5609,
      ADR1 => N1783,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_8_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_7_mux000025_SW0 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(8),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_7_mux00003_5606,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(7),
      O => N1785
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_7_mux000025 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_7_mux000019_5605,
      ADR1 => N1785,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(7),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_7_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_2_mux000040_SW0 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_2_mux000011_5569,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      O => N1787
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_2_mux000040 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_2_mux000033_5570,
      ADR1 => N1787,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_2_mux0000
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_SW0_SW0 : X_LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reset,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(25),
      O => N1789
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_SW0 : X_LUT4
    generic map(
      INIT => X"FFD5"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_0_Q_3844,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR2 => N1789,
      ADR3 => u1_plasma_top_u1_plasma_address_next_29_Q,
      O => N836
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_79_SW0_SW0_SW0 : X_LUT3
    generic map(
      INIT => X"C4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(21),
      ADR2 => N2804,
      O => N1793
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_193_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_177_3934,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_127_3930,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_61_3937,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_100_3929,
      O => N1803
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_207_SW0 : X_LUT3
    generic map(
      INIT => X"C4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(20),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result0_20_and0000,
      O => N1805
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_200_SW0 : X_LUT3
    generic map(
      INIT => X"C4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(16),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0036,
      O => N1807
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_206 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_193_4000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_113_3998,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR3 => N1809,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_206_4001
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_b_source_out_0_29 : X_LUT4
    generic map(
      INIT => X"0702"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(26),
      ADR1 => N1811,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(31),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_b_source_out_0_29_4876
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_12_42_SW0 : X_LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_carry_in_and0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(13),
      O => N1813
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_31_44 : X_LUT4
    generic map(
      INIT => X"2A08"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N22,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => N1815,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign2_reg_6013,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_31_44_6208
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_0_123 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_0_2_6072,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      ADR3 => N1817,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_22_204_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N22,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_22_176_6154,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_22_106_6153,
      ADR3 => N2696,
      O => N1819
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_22_204 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(22),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_22_35_6155,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      ADR3 => N1819,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(22)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_2_202 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_2_35_6201,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      ADR3 => N1821,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000148 : X_LUT4
    generic map(
      INIT => X"BFBE"
    )
    port map (
      ADR0 => N1823,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000114_6431,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_31_mux0000111_SW0 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(1),
      O => N1825
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_31_mux0000111 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR2 => N1825,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0005,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_31_mux000011
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_12_204 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(12),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_12_35_6091,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      ADR3 => N1827,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001(12)
    );
  u1_plasma_top_u1_plasma_u1_cpu_intr_signal_and000035_SW0 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_intr_signal_and000026_4292,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_intr_signal_and000013_4291,
      ADR2 => u1_plasma_top_u1_plasma_irq_mask_reg(1),
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_busy_write_sig_inv,
      O => N1829
    );
  u1_plasma_top_u1_plasma_u1_cpu_intr_signal_and000035 : X_LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      ADR0 => N1829,
      ADR1 => u1_plasma_top_u1_plasma_irq_mask_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(18),
      ADR3 => u1_plasma_top_u1_plasma_irq_mask_reg(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_intr_signal_and000035_4293
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_190 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_50_4013,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_172,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_98_4014,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_190_4008
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_and000132 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_and000119_6684,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(9),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_and000110_6683,
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(8),
      O => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_and0001
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq000073 : X_LUT4
    generic map(
      INIT => X"4F7F"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reset,
      ADR2 => N2784,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(24),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq000073_3762
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux0000164 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_6015,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux0000151_6018,
      ADR2 => N1857,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_9_110 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_9_38_5228,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_9_33_5227,
      ADR3 => N1865,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(9)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_8_110 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_8_38_5224,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_8_33_5223,
      ADR3 => N1867,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(8)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_12_110 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_12_38_5123,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_12_33_5122,
      ADR3 => N1869,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(12)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_11_110 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_11_38_5119,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_11_33_5118,
      ADR3 => N1871,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(11)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_110 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_38_5114,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_33_5113,
      ADR3 => N1873,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(10)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_141 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_69_5127,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_54_5126,
      ADR3 => N1875,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(13)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_14_155 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_14_83_5133,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_14_74_5132,
      ADR3 => N1877,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_dest(14)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_1_SW2 : X_LUT3
    generic map(
      INIT => X"48"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000299_5849,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0015,
      O => N1879
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_23_10 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(21),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_1_51_4908,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_23_10_4539
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_93 : X_LUT4
    generic map(
      INIT => X"080A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(10),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(11),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result_10_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_93_3927
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_25_20_SW0 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_1_51_4908,
      O => N1166
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_93 : X_LUT4
    generic map(
      INIT => X"3020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(12),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(13),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N261,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_93_3952
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_24_15 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(22),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_1_51_4908,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_24_15_4544
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_mux0002_7_1 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(0),
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done,
      ADR2 => u1_plasma_top_pause,
      O => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_mux0002(7)
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_mux0002_6_1 : X_LUT4
    generic map(
      INIT => X"0006"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(1),
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(0),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done,
      ADR3 => u1_plasma_top_pause,
      O => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_mux0002(6)
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_mux0002_3_1 : X_LUT4
    generic map(
      INIT => X"0006"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(4),
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_Madd_wait_cnt_addsub0000_cy_3_Q,
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done,
      ADR3 => u1_plasma_top_pause,
      O => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_mux0002(3)
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_mux0002_1_1 : X_LUT4
    generic map(
      INIT => X"0006"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(6),
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_Madd_wait_cnt_addsub0000_cy_5_Q,
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done,
      ADR3 => u1_plasma_top_pause,
      O => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_mux0002(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0010_Result2 : X_LUT4
    generic map(
      INIT => X"CC6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(18),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(20),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(19),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N111,
      O => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_20_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_38 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_38_5137
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_2_39 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_2_39_5188
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_6_38 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(6),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_6_38_5214
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_5_38 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_5_38_5210
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_3_69 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_3_69_5201
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_82 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_82_5206
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_29_45 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_29_45_5185
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_28_45 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_28_45_5182
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_22_45 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(22),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_22_45_5163
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_21_45 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(21),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_21_45_5160
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_20_45 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(20),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_20_45_5157
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_19_45 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(19),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_19_45_5153
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_18_45 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(18),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_18_45_5150
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_17_45 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_17_45_5146
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_45 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(16),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_45_5143
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_26_67 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_26_67_5176
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_25_67 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_25_67_5173
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_23_72 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_23_72_5166
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_30_67 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_30_67_5194
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_27_92 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_27_92_5179
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_24_87 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(24),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_24_87_5170
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_31_85 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_31_85_5198
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_9_38 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(9),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_9_38_5228
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_8_38 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(8),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_8_38_5224
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_12_38 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(12),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_12_38_5123
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_11_38 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(11),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_11_38_5119
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_38 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(10),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_38_5114
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_69 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_69_5127
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_14_83 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(14),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_14_83_5133
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_21 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_7_38 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(7),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_7_38_5218
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_12_21 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N24
    );
  u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd9_In1 : X_LUT3
    generic map(
      INIT => X"4C"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_active_ddr,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd9_7065,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_and0000_7066,
      O => u1_plasma_top_u2_ddr_u2_ddr_state_prev_cmp_eq0016
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_12_13 : X_LUT4
    generic map(
      INIT => X"3020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(12),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_12_13_5693
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_22_13 : X_LUT4
    generic map(
      INIT => X"3020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(22),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_22_13_5724
    );
  u1_plasma_top_u1_plasma_u3_uart_data_write_reg_not00011 : X_LUT4
    generic map(
      INIT => X"4E44"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_busy_write_sig_inv,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_and0001,
      ADR2 => N2593,
      ADR3 => u1_plasma_top_u1_plasma_enable_uart,
      O => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_not0001
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_2_13 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_2_12_5749,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_2_13_5750
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001_9_1 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_busy_write_sig_inv,
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_and0001,
      O => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001(9)
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001_5_1 : X_LUT4
    generic map(
      INIT => X"0006"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(4),
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_Madd_delay_write_reg_addsub0000_cy_3_Q,
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_busy_write_sig_inv,
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_and0001,
      O => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001(5)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_9_45 : X_LUT4
    generic map(
      INIT => X"3020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r_25_mux00004_3628,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_42,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_25_mux000044_3629,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_9_45_5229
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_12_45 : X_LUT4
    generic map(
      INIT => X"3020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r_28_mux00004_3634,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_42,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_28_mux000044_3635,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_12_45_5124
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_11_45 : X_LUT4
    generic map(
      INIT => X"3020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r_27_mux00004_3632,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_42,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_27_mux000044_3633,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_11_45_5120
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_45 : X_LUT4
    generic map(
      INIT => X"3020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r_26_mux00004_3630,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_42,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_26_mux000044_3631,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_45_5115
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_76 : X_LUT4
    generic map(
      INIT => X"3020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r_29_mux00004_3636,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_42,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_29_mux000044_3637,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_76_5128
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_14_90 : X_LUT4
    generic map(
      INIT => X"3020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r_30_mux00004_3642,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_42,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_30_mux000044_3643,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_14_90_5134
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_8_45 : X_LUT4
    generic map(
      INIT => X"3020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r_24_mux00004_3626,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_42,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_24_mux000044_3627,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_8_45_5225
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_enable_reg_not00011 : X_LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_enable_reg_6442,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_mult_clock_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_enable_reg_not0001
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_79 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR2 => N2516,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd50,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_79_3892
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_400_SW0 : X_LUT4
    generic map(
      INIT => X"EEE4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      ADR1 => N2630,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_65_3891,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_191_3880,
      O => N877
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_9_1 : X_LUT4
    generic map(
      INIT => X"EEE4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(9),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_266_4278,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_387_4282,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(9)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_52 : X_LUT4
    generic map(
      INIT => X"3020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N162,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_52_4204
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_7_1 : X_LUT4
    generic map(
      INIT => X"EEE4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(7),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_294_4253,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_415_4256,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(7)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_2_1 : X_LUT4
    generic map(
      INIT => X"EEE4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_160_4151,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_287_4156,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_5_1 : X_LUT4
    generic map(
      INIT => X"EEE4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(5),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_296_4228,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_418_4232,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(5)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_17_21 : X_LUT4
    generic map(
      INIT => X"CDC8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_17_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_17_21_5144
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_211 : X_LUT4
    generic map(
      INIT => X"CDC8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_16_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_21_5140
    );
  u1_plasma_top_u1_plasma_u3_uart_data_write_reg_mux0000_8_1 : X_LUT3
    generic map(
      INIT => X"D5"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_busy_write_sig_inv,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N27,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(7),
      O => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_mux0000(8)
    );
  u1_plasma_top_u1_plasma_u3_uart_data_write_reg_mux0000_7_1 : X_LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_busy_write_sig_inv,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_data_write_reg(8),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(6),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N27,
      O => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_mux0000(7)
    );
  u1_plasma_top_u1_plasma_u3_uart_data_write_reg_mux0000_6_1 : X_LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_busy_write_sig_inv,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_data_write_reg(7),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(5),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N27,
      O => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_mux0000(6)
    );
  u1_plasma_top_u1_plasma_u3_uart_data_write_reg_mux0000_5_1 : X_LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_busy_write_sig_inv,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_data_write_reg(6),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(4),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N27,
      O => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_mux0000(5)
    );
  u1_plasma_top_u1_plasma_u3_uart_data_write_reg_mux0000_4_1 : X_LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_busy_write_sig_inv,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_data_write_reg(5),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N27,
      O => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_mux0000(4)
    );
  u1_plasma_top_u1_plasma_u3_uart_data_write_reg_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_busy_write_sig_inv,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_data_write_reg(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N27,
      O => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_mux0000(3)
    );
  u1_plasma_top_u1_plasma_u3_uart_data_write_reg_mux0000_2_1 : X_LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_busy_write_sig_inv,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_data_write_reg(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N27,
      O => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_mux0000(2)
    );
  u1_plasma_top_u1_plasma_u3_uart_data_write_reg_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_busy_write_sig_inv,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_data_write_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N27,
      O => u1_plasma_top_u1_plasma_u3_uart_data_write_reg_mux0000(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_4_mux000012 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR1 => N2561,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_4_mux000012_5584
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_3_mux000012 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0022,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_3_mux000012_5579
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_12_511 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_31 : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N22
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_not00021 : X_LUT3
    generic map(
      INIT => X"5D"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_busy_write_sig_inv,
      ADR1 => u1_plasma_top_u1_plasma_enable_uart,
      ADR2 => u1_plasma_top_u1_plasma_write_enable_and0000,
      O => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_not0002
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_write_reg_xor_1_11 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_bits_write_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_bits_write_reg(1),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_write_reg1
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv1 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      ADR1 => N1173,
      ADR2 => N2793,
      ADR3 => N1174,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_in_inv
    );
  u1_plasma_top_u1_plasma_u1_cpu_pause_any_inv1 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      ADR1 => N1173,
      ADR2 => N1366,
      ADR3 => N1174,
      O => u1_plasma_top_u1_plasma_u1_cpu_pause_any_inv
    );
  u1_plasma_top_u1_plasma_u1_cpu_pause_any1_SW6_F : X_LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR2 => N689,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_pause_mult,
      O => N1675
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_39 : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_39_4158
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and00041 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(18),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0010,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(17),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(16),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0004
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_3 : X_LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_28_112_4592,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_carry_in_and0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(30),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_28_121_4593,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_3_4598
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and00001111 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0027
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and00081 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(16),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0014,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(15),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(14),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0008
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_18_12 : X_LUT4
    generic map(
      INIT => X"EB41"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N111,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(18),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(16),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_18_11_4532
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and00211 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(8),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0017,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(7),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0021
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_1_SW1 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(4),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_Msub_count_reg_addsub0000_cy(3),
      O => N332
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_6_mux000012 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0017,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_6_mux000012_5600
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_mux000012 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0019,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_mux000012_5594
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and00161 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(6),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0020,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(5),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0016
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_0_not00011 : X_LUT4
    generic map(
      INIT => X"F111"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(8),
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_N4,
      ADR2 => u1_plasma_top_u1_plasma_enable_uart,
      ADR3 => u1_plasma_top_u1_plasma_write_enable_and0000,
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_0_not0001
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_71 : X_LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_not0002_inv,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg_not0002_inv,
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_Result(7),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_7
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_51 : X_LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_not0002_inv,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg_not0002_inv,
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_Result_5_1,
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_5
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_31 : X_LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_not0002_inv,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg_not0002_inv,
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_Result_3_1,
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_eqn_3
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or00001 : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0000
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001_2_1 : X_LUT4
    generic map(
      INIT => X"0006"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(7),
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_Madd_delay_write_reg_addsub0000_cy_6_Q,
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_busy_write_sig_inv,
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_and0001,
      O => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_24_21 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N64,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N23
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_21 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_N11
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_11 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(24),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_11_4078
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_11 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(30),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_11_4165
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_38 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_38_4157
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_11 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(20),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_11_4030
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_124_SW0 : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N17,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(30),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(26),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rt_index_and0000,
      O => N1883
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_124 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_105,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_25,
      ADR2 => N1883,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_61,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_0_mux00005_SW0 : X_LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N64,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(29),
      O => N372
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_314 : X_LUT4
    generic map(
      INIT => X"2808"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_314_4203
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_2_35_SW0 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      O => N1885
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_2_35 : X_LUT4
    generic map(
      INIT => X"DA88"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_or0000,
      ADR2 => N1885,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_2_35_6201
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_mux0002_4_SW1 : X_LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(0),
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(1),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(2),
      O => N1887
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_mux0002_4_Q : X_LUT4
    generic map(
      INIT => X"0041"
    )
    port map (
      ADR0 => u1_plasma_top_pause,
      ADR1 => N1887,
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(3),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done,
      O => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_mux0002(4)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000_5_5 : X_LUT4
    generic map(
      INIT => X"2224"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000_5_5_5835
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_377 : X_LUT4
    generic map(
      INIT => X"2808"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_377_4191
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_31_mux00001_SW1 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_Msub_count_reg_addsub0000_cy(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(5),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      O => N1889
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_31_mux00001 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0000,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => N1889,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_4_mux00026_SW0 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(23),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq0034,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_0_mux0002146_4910,
      O => N1891
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_4_mux00026 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_4_or0000,
      ADR1 => N1891,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(20),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N14,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_4_mux00026_4915
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_3_mux00026_SW0 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(14),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(23),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq0034,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_0_mux0002146_4910,
      O => N1893
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_3_mux00026 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_4_or0000,
      ADR1 => N1893,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(19),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N14,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_3_mux00026_4914
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_2_mux00026_SW0 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(23),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq0034,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_0_mux0002146_4910,
      O => N1895
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_2_mux00026 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_4_or0000,
      ADR1 => N1895,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(18),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N14,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_2_mux00026_4913
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_1_mux00026_SW0 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(12),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(23),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq0034,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_0_mux0002146_4910,
      O => N1897
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_1_mux00026 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_4_or0000,
      ADR1 => N1897,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(17),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N14,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_1_mux00026_4912
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_0_mux00026_SW0 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(11),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(23),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq0034,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_0_mux0002146_4910,
      O => N1899
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_0_mux00026 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_4_or0000,
      ADR1 => N1899,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(16),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N14,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_0_mux00026_4911
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001_6_SW1 : X_LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(2),
      O => N1901
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001_6_Q : X_LUT4
    generic map(
      INIT => X"0041"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_busy_write_sig_inv,
      ADR1 => N1901,
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(3),
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_and0001,
      O => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001(6)
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_read_value_reg_xor_1_11 : X_LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      ADR0 => fpga_0_RS232_Uart_1_sin_pin_IBUF_3344,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(1),
      O => u1_plasma_top_u1_plasma_u3_uart_Result(1)
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001_3_SW1 : X_LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_Madd_delay_write_reg_addsub0000_cy_3_Q,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(4),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(5),
      O => N1903
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001_3_Q : X_LUT4
    generic map(
      INIT => X"0041"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_busy_write_sig_inv,
      ADR1 => N1903,
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(6),
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_and0001,
      O => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001(3)
    );
  u1_plasma_top_u2_ddr_u2_ddr_pause_and000039_SW0_G : X_LUT4
    generic map(
      INIT => X"BFFF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      ADR2 => u1_plasma_top_u2_ddr_active_ddr,
      ADR3 => u1_plasma_top_u2_ddr_u2_ddr_pause_and000019_7041,
      O => N1674
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_2_G : X_LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      O => N1730
    );
  u1_plasma_top_u1_plasma_Mxor_result_30_xor0000_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg_and0005,
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(30),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(29),
      ADR3 => u1_plasma_top_u1_plasma_counter_reg(28),
      O => u1_plasma_top_u1_plasma_result_30_xor0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_21_SW0 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(15),
      ADR1 => N1414,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_carry_in_and0001,
      ADR3 => N1415,
      O => N325
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0010_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg_and0010,
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(28),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(27),
      ADR3 => u1_plasma_top_u1_plasma_counter_reg(26),
      O => u1_plasma_top_u1_plasma_counter_reg_xor0010
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0012_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      ADR0 => N2549,
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(26),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(25),
      ADR3 => u1_plasma_top_u1_plasma_counter_reg(24),
      O => u1_plasma_top_u1_plasma_counter_reg_xor0012
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_307 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(5),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_307_4229
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_305 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(7),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_305_4254
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_277 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(9),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_277_4279
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_237 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(11),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_237_3915
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_314 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(27),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_314_4119
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0017_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg_and0019,
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(21),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(20),
      ADR3 => u1_plasma_top_u1_plasma_counter_reg(19),
      O => u1_plasma_top_u1_plasma_counter_reg_xor0017
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_b_source_out_1_7 : X_LUT4
    generic map(
      INIT => X"545C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(29),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_b_source_out_1_7_4878
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_237 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(13),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_237_3946
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_or00001 : X_LUT4
    generic map(
      INIT => X"2002"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_or0000
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle_1_2 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle_1_14_6772,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle_1_19_6773,
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(10),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(0),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle(1)
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_8_mux00001 : X_LUT4
    generic map(
      INIT => X"FF23"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_enable_uart_read,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_N4,
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(8),
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(17),
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_8_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq00051 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0005
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_1_mux000015 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_1_mux000015_5532
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq00031 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003
    );
  u1_plasma_top_u1_plasma_Mxor_result_10_xor0000_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg_and0029,
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(10),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(9),
      ADR3 => u1_plasma_top_u1_plasma_counter_reg(8),
      O => u1_plasma_top_u1_plasma_result_10_xor0000
    );
  u1_plasma_top_u1_plasma_u3_uart_data_save_reg_17_and00021 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_N6,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(7),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(5),
      ADR3 => N55,
      O => u1_plasma_top_u1_plasma_u3_uart_data_save_reg_17_and0002
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0028_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg_and0023,
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(8),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(7),
      ADR3 => u1_plasma_top_u1_plasma_counter_reg(6),
      O => u1_plasma_top_u1_plasma_counter_reg_xor0028
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and0000112 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0021
    );
  u1_plasma_top_u1_plasma_Mxor_counter_reg_xor0030_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg_and0026,
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(6),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(5),
      ADR3 => u1_plasma_top_u1_plasma_counter_reg(4),
      O => u1_plasma_top_u1_plasma_counter_reg_xor0030
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_write_reg_xor_2_11 : X_LUT4
    generic map(
      INIT => X"A9A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_bits_write_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_bits_write_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_bits_write_reg(0),
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_bits_write_reg(3),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_write_reg2
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_read_reg_xor_2_11 : X_LUT4
    generic map(
      INIT => X"A9A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg(0),
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg(3),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_read_reg2
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_read_reg_xor_1_11 : X_LUT4
    generic map(
      INIT => X"9998"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg(3),
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg(2),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_read_reg1
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_write_reg_xor_0_11 : X_LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_bits_write_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_bits_write_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_bits_write_reg(2),
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_bits_write_reg(3),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_write_reg
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_101_G : X_LUT4
    generic map(
      INIT => X"80D5"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd3,
      O => N1760
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_next_1_SW0 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1),
      O => N422
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_next_1_SW1 : X_LUT3
    generic map(
      INIT => X"62"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1),
      O => N423
    );
  u1_plasma_top_u1_plasma_u1_cpu_pause_any1_SW0 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reset,
      O => N685
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_19_21 : X_LUT4
    generic map(
      INIT => X"CDC8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_19_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_19_21_5151
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_read_value_reg_xor_4_11 : X_LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(4),
      ADR1 => fpga_0_RS232_Uart_1_sin_pin_IBUF_3344,
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_Mcount_read_value_reg_cy_3_Q,
      O => u1_plasma_top_u1_plasma_u3_uart_Result(4)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_29_157 : X_LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0026,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(29),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_29_157_6193
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_27_157 : X_LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(27),
      ADR2 => N2818,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(27),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_27_157_6181
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_65 : X_LUT4
    generic map(
      INIT => X"3020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_65_4160
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_71 : X_LUT4
    generic map(
      INIT => X"3020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_71_4161
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_28_157 : X_LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(28),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0003,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(28),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_28_157_6187
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_26_157 : X_LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(26),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_26_or0003,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(26),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_26_157_6175
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_25_157 : X_LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(25),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_26_or0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(25),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_25_157_6169
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_23_157 : X_LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(23),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0022,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(23),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_23_157_6157
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_24_157 : X_LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(24),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0007,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(24),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_24_157_6163
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_21_157 : X_LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(21),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0006,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(21),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_21_157_6147
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_19_157 : X_LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(19),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_20_or0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(19),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_19_157_6129
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_22_176 : X_LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(22),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0007,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(22),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_22_176_6154
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_20_157 : X_LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(20),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_20_or0003,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(20),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_20_157_6141
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_18_157 : X_LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(18),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0005,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(18),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_18_157_6123
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_17_157 : X_LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(17),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_17_or0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(17),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_17_157_6117
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_15_157 : X_LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(15),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_15_157_6105
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_16_157 : X_LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(16),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0005,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(16),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_16_157_6111
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_14_157 : X_LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(14),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_14_or0003,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(14),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_14_157_6099
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_13_157 : X_LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(13),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_14_or0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(13),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_13_157_6093
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_11_157 : X_LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(11),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_11_or0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(11),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_11_157_6083
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_9_157 : X_LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(9),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(9),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_9_157_6247
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_7_157 : X_LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(7),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0013,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(7),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_7_157_6235
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_157 : X_LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(10),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0009,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(10),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_157_6077
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_12_176 : X_LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(12),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0003,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(12),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_12_176_6090
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_8_157 : X_LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(8),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0015,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_8_157_6241
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_6_157 : X_LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(6),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_6_157_6229
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_5_157 : X_LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(5),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_5_or0003,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_5_157_6223
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_4_157 : X_LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_5_or0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_4_157_6217
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_3_158 : X_LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0000,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_3_158_6211
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_1_67 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_1_49_4867,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq0000,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_1_67_4868
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_2_76 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_2_57_4870,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq0000,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_2_76_4871
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_2_174 : X_LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0011,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_2_174_6200
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_1_156 : X_LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(1),
      ADR2 => N2674,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_1_156_6135
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_313_SW0 : X_LUT4
    generic map(
      INIT => X"FF23"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR1 => N2810,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_307_4050,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(21),
      O => N581
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_313_SW1_F : X_LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR1 => N2676,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_261,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(21),
      O => N1587
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_23_or0003_SW8 : X_LUT4
    generic map(
      INIT => X"2882"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N93,
      ADR1 => N395,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(23),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      O => N1408
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_23_or0003_SW9 : X_LUT4
    generic map(
      INIT => X"2882"
    )
    port map (
      ADR0 => N2809,
      ADR1 => N396,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(23),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      O => N1409
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_402_SW0 : X_LUT4
    generic map(
      INIT => X"FF23"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR1 => N2811,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_396_4144,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(29),
      O => N578
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_8_mux000019 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0013,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_8_mux000019_5609
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_7_mux000019 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0016,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(7),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_7_mux000019_5605
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_47_SW0 : X_LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      O => N1905
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_47 : X_LUT4
    generic map(
      INIT => X"0006"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_carry_in_and0000,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR3 => N1905,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_47_5125
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_36 : X_LUT4
    generic map(
      INIT => X"5D08"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(22),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR2 => N1907,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_27_4061,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_36_4062
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000146_SW0 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      O => N1909
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000146 : X_LUT4
    generic map(
      INIT => X"0041"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq0034,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(23),
      ADR3 => N1909,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000146_6327
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_106 : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => N1911,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_93_3952,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_106_3940
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_268_SW0 : X_LUT4
    generic map(
      INIT => X"5455"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(28),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0026,
      O => N1913
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_cmp_eq0020_SW1 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(30),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(31),
      O => N1915
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_cmp_eq0020 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(26),
      ADR3 => N1915,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_cmp_eq0020_4890
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_3_26_SW0 : X_LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_3_7_4872,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rt_index_and0000,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(4),
      O => N1919
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_3_26 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_intr_signal_4289,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(26),
      ADR3 => N1919,
      O => u1_plasma_top_u1_plasma_u1_cpu_alu_func(3)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w601 : X_LUT4
    generic map(
      INIT => X"C0AA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(7),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(7),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N27,
      ADR3 => u1_plasma_top_u1_plasma_N0,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(7)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w581 : X_LUT4
    generic map(
      INIT => X"C0AA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(6),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(6),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N27,
      ADR3 => u1_plasma_top_u1_plasma_N0,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(6)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w561 : X_LUT4
    generic map(
      INIT => X"C0AA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(5),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N27,
      ADR3 => u1_plasma_top_u1_plasma_N0,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(5)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w541 : X_LUT4
    generic map(
      INIT => X"C0AA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N27,
      ADR3 => u1_plasma_top_u1_plasma_N0,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(4)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w521 : X_LUT4
    generic map(
      INIT => X"C0AA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N27,
      ADR3 => u1_plasma_top_u1_plasma_N0,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(3)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w461 : X_LUT4
    generic map(
      INIT => X"C0AA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N27,
      ADR3 => u1_plasma_top_u1_plasma_N0,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(2)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w241 : X_LUT4
    generic map(
      INIT => X"C0AA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N27,
      ADR3 => u1_plasma_top_u1_plasma_N0,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(1)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w21 : X_LUT4
    generic map(
      INIT => X"C0AA"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_data_read(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N27,
      ADR3 => u1_plasma_top_u1_plasma_N0,
      O => u1_plasma_top_u1_plasma_cache_ram_data_w(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_9_11 : X_LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_9_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_266_4278,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_387_4282,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_take_branch,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_9_1
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_7_11 : X_LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_7_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_294_4253,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_415_4256,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_take_branch,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_7_1
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_5_11 : X_LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_5_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_296_4228,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_418_4232,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_take_branch,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_5_1
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_2_11 : X_LUT4
    generic map(
      INIT => X"FC55"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_287_4156,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_160_4151,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_take_branch,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_2_1
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_8_11 : X_LUT4
    generic map(
      INIT => X"F099"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(8),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N10,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(8),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_take_branch,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_8_1
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_10_21 : X_LUT4
    generic map(
      INIT => X"F099"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(10),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N5,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(10),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_take_branch,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_10_2
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_2_96 : X_LUT4
    generic map(
      INIT => X"F1F0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_2_67_4887,
      O => u1_plasma_top_u1_plasma_u1_cpu_branch_func(2)
    );
  u1_plasma_top_u1_plasma_cpu_pause_SW12_F : X_LUT4
    generic map(
      INIT => X"F7C4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_mem_state_reg_4736,
      ADR1 => N279,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR3 => N1294,
      O => N1715
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_18_11 : X_LUT4
    generic map(
      INIT => X"F099"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(18),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N111,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(18),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_take_branch,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_18_1
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_29_88 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_29_87_6196,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_29_88_6197
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_28_88 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_28_87_6190,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_28_88_6191
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_29_or0003_SW2 : X_LUT4
    generic map(
      INIT => X"41D7"
    )
    port map (
      ADR0 => N389,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(29),
      O => N893
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_29_or0003_SW3 : X_LUT4
    generic map(
      INIT => X"41D7"
    )
    port map (
      ADR0 => N390,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(29),
      O => N894
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0008_SW0 : X_LUT4
    generic map(
      INIT => X"41D7"
    )
    port map (
      ADR0 => N503,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(27),
      O => N896
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0008_SW1 : X_LUT4
    generic map(
      INIT => X"41D7"
    )
    port map (
      ADR0 => N504,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(27),
      O => N897
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_23_or0003_SW4 : X_LUT4
    generic map(
      INIT => X"41D7"
    )
    port map (
      ADR0 => N395,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(23),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(23),
      O => N899
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_23_or0003_SW5 : X_LUT4
    generic map(
      INIT => X"41D7"
    )
    port map (
      ADR0 => N396,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(23),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(23),
      O => N900
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_3_and00001 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => N22,
      ADR1 => sys_rst_pin_IBUF_3348,
      ADR2 => u1_plasma_top_dcm_lock,
      ADR3 => N8,
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_3_and0000
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_2_and00001 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => N2513,
      ADR1 => sys_rst_pin_IBUF_3348,
      ADR2 => u1_plasma_top_dcm_lock,
      ADR3 => N111,
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_2_and0000
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_1_and00001 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => N22,
      ADR1 => sys_rst_pin_IBUF_3348,
      ADR2 => u1_plasma_top_dcm_lock,
      ADR3 => N10,
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_1_and0000
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_0_and00001 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => N22,
      ADR1 => sys_rst_pin_IBUF_3348,
      ADR2 => u1_plasma_top_dcm_lock,
      ADR3 => N9,
      O => u1_plasma_top_u2_ddr_u2_ddr_address_row_0_and0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_14_or00011 : X_LUT4
    generic map(
      INIT => X"EB82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0003,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(12),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(12),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_14_or0001
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_8_12 : X_LUT4
    generic map(
      INIT => X"EB41"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N10,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(8),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_8_11_4554
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_10_22 : X_LUT4
    generic map(
      INIT => X"EB41"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N5,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(10),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_10_21_4520
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or00131 : X_LUT4
    generic map(
      INIT => X"EB82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(6),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0013
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00021 : X_LUT4
    generic map(
      INIT => X"EB82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0015,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(8),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_5_or00031 : X_LUT4
    generic map(
      INIT => X"EB82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_5_or0001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(4),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_5_or0003
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00001 : X_LUT4
    generic map(
      INIT => X"EB82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0011,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0000
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_cycle_count_eqn_01 : X_LUT4
    generic map(
      INIT => X"4555"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_cycle_count(0),
      ADR1 => fpga_0_DDR_SDRAM_32Mx64_DDR_CASn_pin_OBUF_3281,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_RASn_pin_OBUF_3331,
      ADR3 => u1_plasma_top_clk,
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcount_cycle_count_eqn_0
    );
  u1_plasma_top_u2_ddr_u2_ddr_reset_in_inv1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sys_rst_pin_IBUF_3348,
      ADR1 => u1_plasma_top_dcm_lock,
      O => u1_plasma_top_u2_ddr_u2_ddr_reset_in_inv
    );
  u1_plasma_top_u2_ddr_u2_ddr_SD_A_9_1 : X_LUT3
    generic map(
      INIT => X"C4"
    )
    port map (
      ADR0 => N7,
      ADR1 => u1_plasma_top_u2_ddr_address_ddr(21),
      ADR2 => N22,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_9_OBUF_3275
    );
  u1_plasma_top_u2_ddr_u2_ddr_SD_A_12_1 : X_LUT4
    generic map(
      INIT => X"080A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_24_Q,
      ADR1 => N22,
      ADR2 => u1_plasma_top_u2_ddr_initiating,
      ADR3 => N7,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_12_OBUF_3266
    );
  u1_plasma_top_u2_ddr_u2_ddr_SD_A_11_1 : X_LUT4
    generic map(
      INIT => X"080A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_23_Q,
      ADR1 => N22,
      ADR2 => u1_plasma_top_u2_ddr_initiating,
      ADR3 => N7,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_11_OBUF_3265
    );
  u1_plasma_top_u2_ddr_u2_ddr_SD_A_0_1 : X_LUT3
    generic map(
      INIT => X"C4"
    )
    port map (
      ADR0 => N7,
      ADR1 => u1_plasma_top_u2_ddr_address_ddr(12),
      ADR2 => N22,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_0_OBUF_3263
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_32 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => N1415,
      ADR1 => N1414,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(15),
      ADR3 => N1923,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_32_4599
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_287_SW0 : X_LUT3
    generic map(
      INIT => X"DB"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0000_5275,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      O => N1925
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_a_source_out_0_34_SW0 : X_LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N21,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_a_source_out_0_21_4856,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(31),
      O => N1927
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_a_source_out_0_34 : X_LUT4
    generic map(
      INIT => X"0405"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(1),
      ADR2 => N1927,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_a_source(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_pause_bank1_SW0 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR3 => u1_plasma_top_u1_plasma_cpu_pause_3671,
      O => N1929
    );
  u1_plasma_top_u1_plasma_cpu_data_r_30_mux000044 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1939,
      O => u1_plasma_top_u1_plasma_cpu_data_r_30_mux000044_3643
    );
  u1_plasma_top_u1_plasma_cpu_data_r_29_mux000044 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1941,
      O => u1_plasma_top_u1_plasma_cpu_data_r_29_mux000044_3637
    );
  u1_plasma_top_u1_plasma_cpu_data_r_28_mux000044 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1943,
      O => u1_plasma_top_u1_plasma_cpu_data_r_28_mux000044_3635
    );
  u1_plasma_top_u1_plasma_cpu_data_r_27_mux000044 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1945,
      O => u1_plasma_top_u1_plasma_cpu_data_r_27_mux000044_3633
    );
  u1_plasma_top_u1_plasma_cpu_data_r_26_mux000044 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1947,
      O => u1_plasma_top_u1_plasma_cpu_data_r_26_mux000044_3631
    );
  u1_plasma_top_u1_plasma_cpu_data_r_25_mux000044 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1949,
      O => u1_plasma_top_u1_plasma_cpu_data_r_25_mux000044_3629
    );
  u1_plasma_top_u1_plasma_cpu_data_r_24_mux000044 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1963,
      O => u1_plasma_top_u1_plasma_cpu_data_r_24_mux000044_3627
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_Mxor_sum_xor0000_xo_0_1_SW0 : X_LUT4
    generic map(
      INIT => X"1D74"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(30),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR3 => N2701,
      O => N1981
    );
  u1_plasma_top_u1_plasma_cpu_data_r_23_mux000055 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1933,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_23_mux00004_3625,
      O => u1_plasma_top_u1_plasma_cpu_data_r(23)
    );
  u1_plasma_top_u1_plasma_cpu_data_r_15_mux000055 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1937,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_15_mux00004_3611,
      O => u1_plasma_top_u1_plasma_cpu_data_r(15)
    );
  u1_plasma_top_u1_plasma_cpu_data_r_9_mux000055 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1951,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_9_mux00004_3670,
      O => u1_plasma_top_u1_plasma_cpu_data_r(9)
    );
  u1_plasma_top_u1_plasma_cpu_data_r_8_mux000055 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1979,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_8_mux00004_3669,
      O => u1_plasma_top_u1_plasma_cpu_data_r(8)
    );
  u1_plasma_top_u1_plasma_cpu_data_r_14_mux000055 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1953,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_14_mux00004_3610,
      O => u1_plasma_top_u1_plasma_cpu_data_r(14)
    );
  u1_plasma_top_u1_plasma_cpu_data_r_13_mux000055 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1955,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_13_mux00004_3609,
      O => u1_plasma_top_u1_plasma_cpu_data_r(13)
    );
  u1_plasma_top_u1_plasma_cpu_data_r_12_mux000055 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1957,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_12_mux00004_3608,
      O => u1_plasma_top_u1_plasma_cpu_data_r(12)
    );
  u1_plasma_top_u1_plasma_cpu_data_r_11_mux000055 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1959,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_11_mux00004_3607,
      O => u1_plasma_top_u1_plasma_cpu_data_r(11)
    );
  u1_plasma_top_u1_plasma_cpu_data_r_10_mux000055 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1961,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_10_mux00004_3606,
      O => u1_plasma_top_u1_plasma_cpu_data_r(10)
    );
  u1_plasma_top_u1_plasma_cpu_data_r_17_mux000055 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1965,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_17_mux00004_3613,
      O => u1_plasma_top_u1_plasma_cpu_data_r(17)
    );
  u1_plasma_top_u1_plasma_cpu_data_r_16_mux000055 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1967,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_16_mux00004_3612,
      O => u1_plasma_top_u1_plasma_cpu_data_r(16)
    );
  u1_plasma_top_u1_plasma_cpu_data_r_22_mux000055 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1969,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_22_mux00004_3624,
      O => u1_plasma_top_u1_plasma_cpu_data_r(22)
    );
  u1_plasma_top_u1_plasma_cpu_data_r_21_mux000055 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1971,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_21_mux00004_3623,
      O => u1_plasma_top_u1_plasma_cpu_data_r(21)
    );
  u1_plasma_top_u1_plasma_cpu_data_r_20_mux000055 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1973,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_20_mux00004_3622,
      O => u1_plasma_top_u1_plasma_cpu_data_r(20)
    );
  u1_plasma_top_u1_plasma_cpu_data_r_19_mux000055 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1975,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_19_mux00004_3615,
      O => u1_plasma_top_u1_plasma_cpu_data_r(19)
    );
  u1_plasma_top_u1_plasma_cpu_data_r_18_mux000055 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1977,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_18_mux00004_3614,
      O => u1_plasma_top_u1_plasma_cpu_data_r(18)
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_read_value_reg_cy_1_1 : X_LUT3
    generic map(
      INIT => X"8E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(0),
      ADR2 => fpga_0_RS232_Uart_1_sin_pin_IBUF_3344,
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_read_value_reg_cy_1_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_358_SW0 : X_LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_237_3946,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_300_3948,
      O => N1763
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_221_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_128_4235,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_136_4237,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_212_4239,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_61_4242,
      O => N1985
    );
  u1_plasma_top_u1_plasma_cpu_data_r_31_mux000055 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1935,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_31_mux00004_3644,
      O => u1_plasma_top_u1_plasma_cpu_data_r(31)
    );
  u1_plasma_top_u1_plasma_cpu_data_r_30_mux000055 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1939,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_30_mux00004_3642,
      O => u1_plasma_top_u1_plasma_cpu_data_r(30)
    );
  u1_plasma_top_u1_plasma_cpu_data_r_29_mux000055 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1941,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_29_mux00004_3636,
      O => u1_plasma_top_u1_plasma_cpu_data_r(29)
    );
  u1_plasma_top_u1_plasma_cpu_data_r_28_mux000055 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1943,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_28_mux00004_3634,
      O => u1_plasma_top_u1_plasma_cpu_data_r(28)
    );
  u1_plasma_top_u1_plasma_cpu_data_r_27_mux000055 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1945,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_27_mux00004_3632,
      O => u1_plasma_top_u1_plasma_cpu_data_r(27)
    );
  u1_plasma_top_u1_plasma_cpu_data_r_26_mux000055 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1947,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_26_mux00004_3630,
      O => u1_plasma_top_u1_plasma_cpu_data_r(26)
    );
  u1_plasma_top_u1_plasma_cpu_data_r_25_mux000055 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1949,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_25_mux00004_3628,
      O => u1_plasma_top_u1_plasma_cpu_data_r(25)
    );
  u1_plasma_top_u1_plasma_cpu_data_r_24_mux000055 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1963,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_24_mux00004_3626,
      O => u1_plasma_top_u1_plasma_cpu_data_r(24)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_29_cmp_eq00001 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_29_cmp_eq0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and00001111 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0048
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000_3_17 : X_LUT4
    generic map(
      INIT => X"3020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_Msub_count_reg_addsub0000_cy(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000_3_17_5830
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_10_mux00002_SW0 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N64,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      O => N377
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_or00001 : X_LUT4
    generic map(
      INIT => X"0918"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_or0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or00011 : X_LUT4
    generic map(
      INIT => X"0024"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_0_mux000032_SW0 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => N1987
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_0_mux000032 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_0_mux000019_5497,
      ADR1 => N1987,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N2,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_0_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_0_mux00006_SW1 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(3),
      ADR2 => N2628,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(0),
      O => N375
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_15_mux000111 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N22
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_12_31 : X_LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(5),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(4),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_Msub_count_reg_addsub0000_cy(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N52
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_13 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(28),
      ADR3 => N1989,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_13_4127
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_13 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(12),
      ADR3 => N1991,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_13_3931
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_13 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(14),
      ADR3 => N1993,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_13_3955
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_13 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(8),
      ADR3 => N1995,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_13_4261
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_13 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(10),
      ADR3 => N1997,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_13_3896
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_13 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(6),
      ADR3 => N1999,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_13_4236
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_61 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR3 => N2001,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_61_4217
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_11 : X_LUT3
    generic map(
      INIT => X"41"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_8
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_7_21 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_7_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_7_21_5216
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_2_22 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_2_22_5186
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_6_21 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_6_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_6_21_5212
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_5_21 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_5_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_5_21_5208
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_48 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_33_5203,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_48_5204
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_read_value_reg_xor_5_11 : X_LUT4
    generic map(
      INIT => X"6AA9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(5),
      ADR1 => fpga_0_RS232_Uart_1_sin_pin_IBUF_3344,
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(4),
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_Mcount_read_value_reg_cy_3_Q,
      O => u1_plasma_top_u1_plasma_u3_uart_Result(5)
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_read_value_reg_xor_3_11 : X_LUT4
    generic map(
      INIT => X"6AA9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(3),
      ADR1 => fpga_0_RS232_Uart_1_sin_pin_IBUF_3344,
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(2),
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_Mcount_read_value_reg_cy_1_Q,
      O => u1_plasma_top_u1_plasma_u3_uart_Result(3)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_329 : X_LUT3
    generic map(
      INIT => X"42"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_sum_or0001_5289,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_329_4189
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_29_24 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_24
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_11 : X_LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd6,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd0
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_14_48 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_14_33_5130,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_14_48_5131
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_9_21 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_9_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_9_21_5226
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_12_21 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_12_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_12_21_5121
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_11_21 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_11_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_11_21_5117
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_36_SW0 : X_LUT4
    generic map(
      INIT => X"EBBB"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(26),
      O => N2003
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_36 : X_LUT4
    generic map(
      INIT => X"5D08"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR2 => N2003,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_27_4107,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_36_4108
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_9_110_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_9_45_5229,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1),
      ADR2 => N2518,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(9),
      O => N2005
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_8_110_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_8_45_5225,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N25,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(8),
      O => N2007
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_12_110_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_12_45_5124,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N25,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(12),
      O => N2009
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_11_110_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_11_45_5120,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N25,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(11),
      O => N2011
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_110_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_45_5115,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N25,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(10),
      O => N2013
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_141_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_76_5128,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N25,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(13),
      O => N2015
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_14_155_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_14_90_5134,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N25,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(14),
      O => N2017
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_data_read_var_7_mux0000_3_SW1 : X_LUT4
    generic map(
      INIT => X"DDDC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_65_3891,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_296_3885,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_357_3888,
      O => N2019
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_data_read_var_7_mux0000_3 : X_LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r(7),
      ADR1 => u1_plasma_top_u1_plasma_cpu_data_r(15),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_191_3880,
      ADR3 => N2019,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_data_read_var_7_mux0000_3_4640
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_22_35_SW1 : X_LUT3
    generic map(
      INIT => X"C4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and0001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(21),
      O => N2021
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_12_35_SW1 : X_LUT3
    generic map(
      INIT => X"C4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(11),
      O => N2023
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_12_35 : X_LUT4
    generic map(
      INIT => X"DA88"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(12),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_or0000,
      ADR2 => N2023,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_12_35_6091
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign2_reg_mux0000_SW1 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_6015,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => N2025
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign2_reg_mux0000 : X_LUT4
    generic map(
      INIT => X"F8A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign2_reg_6013,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_or0000,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => N2025,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign2_reg_mux0000_6014
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_0_123_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_0_63,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => N2029
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_26_88 : X_LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_26_87_6178,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_26_88_6179
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_27_88 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_27_87_6184,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_27_88_6185
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_25_88 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_25_87_6172,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_25_88_6173
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_24_88 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_24_87_6166,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_24_88_6167
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_23_88 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_23_87_6160,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_23_88_6161
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_21_88 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_21_87_6150,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_21_88_6151
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_20_88 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_20_87_6144,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_20_88_6145
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_18_88 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_18_87_6126,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_18_88_6127
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_19_88 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_19_87_6132,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_19_88_6133
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_17_88 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_17_87_6120,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_17_88_6121
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_16_88 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_16_87_6114,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_16_88_6115
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_14_88 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_14_87_6102,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_14_88_6103
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_15_88 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_15_87_6108,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_15_88_6109
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_13_88 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_13_87_6096,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_13_88_6097
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_88 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_87_6080,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_88_6081
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_9_88 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_9_87_6250,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_9_88_6251
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_8_88 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_8_87_6244,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_8_88_6245
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_6_88 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_6_87_6232,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_6_88_6233
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_11_88 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_11_87_6086,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_11_88_6087
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_29_53_SW1 : X_LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(29),
      O => N915
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_28_53_SW1 : X_LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(28),
      O => N918
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_22_53_SW1 : X_LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(22),
      O => N921
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_21_53_SW1 : X_LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(21),
      O => N924
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_20_53_SW1 : X_LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(20),
      O => N927
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_19_53_SW1 : X_LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(19),
      O => N930
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_18_53_SW1 : X_LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(18),
      O => N933
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_17_53_SW1 : X_LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(17),
      O => N936
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_53_SW1 : X_LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(16),
      O => N939
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_26_75_SW1 : X_LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(26),
      O => N942
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_25_75_SW1 : X_LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(25),
      O => N945
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_23_80_SW1 : X_LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(23),
      O => N948
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_30_75_SW1 : X_LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(30),
      O => N951
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_27_100_SW1 : X_LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(27),
      O => N954
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_24_95_SW1 : X_LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(24),
      O => N957
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_31_93_SW1 : X_LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(31),
      O => N960
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_72_SW1 : X_LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(15),
      O => N963
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_2_63_SW1 : X_LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(2),
      O => N966
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_6_62_SW1 : X_LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(6),
      O => N969
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_5_62_SW1 : X_LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(5),
      O => N972
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_3_93_SW1 : X_LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(3),
      O => N975
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_106_SW1 : X_LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(4),
      O => N978
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_7_88 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_7_87_6238,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_7_88_6239
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_5_88 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_5_87_6226,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_5_88_6227
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_4_88 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_4_87_6220,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_4_88_6221
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_3_89 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_3_88_6214,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_3_89_6215
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_1_89 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_1_88_6137,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_1_89_6138
    );
  u1_plasma_top_u2_ddr_u2_ddr_SD_A_8_SW1 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => fpga_0_DDR_SDRAM_32Mx64_DDR_RASn_pin_OBUF_3331,
      ADR1 => fpga_0_DDR_SDRAM_32Mx64_DDR_CASn_pin_OBUF_3281,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_9_Q,
      ADR3 => u1_plasma_top_u2_ddr_initiating,
      O => N2061
    );
  u1_plasma_top_u2_ddr_u2_ddr_SD_A_8_Q : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_address_ddr(20),
      ADR1 => N22,
      ADR2 => N7,
      ADR3 => N2061,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_8_OBUF_3274
    );
  u1_plasma_top_u2_ddr_u2_ddr_SD_A_7_SW1 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => fpga_0_DDR_SDRAM_32Mx64_DDR_RASn_pin_OBUF_3331,
      ADR1 => fpga_0_DDR_SDRAM_32Mx64_DDR_CASn_pin_OBUF_3281,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_8_Q,
      ADR3 => u1_plasma_top_u2_ddr_initiating,
      O => N2063
    );
  u1_plasma_top_u2_ddr_u2_ddr_SD_A_7_Q : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_address_ddr(19),
      ADR1 => N22,
      ADR2 => N7,
      ADR3 => N2063,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_7_OBUF_3273
    );
  u1_plasma_top_u2_ddr_u2_ddr_SD_A_6_SW1 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => fpga_0_DDR_SDRAM_32Mx64_DDR_RASn_pin_OBUF_3331,
      ADR1 => fpga_0_DDR_SDRAM_32Mx64_DDR_CASn_pin_OBUF_3281,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_7_Q,
      ADR3 => u1_plasma_top_u2_ddr_initiating,
      O => N2065
    );
  u1_plasma_top_u2_ddr_u2_ddr_SD_A_6_Q : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_address_ddr(18),
      ADR1 => N22,
      ADR2 => N7,
      ADR3 => N2065,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_6_OBUF_3272
    );
  u1_plasma_top_u2_ddr_u2_ddr_SD_A_2_SW1 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => fpga_0_DDR_SDRAM_32Mx64_DDR_RASn_pin_OBUF_3331,
      ADR1 => fpga_0_DDR_SDRAM_32Mx64_DDR_CASn_pin_OBUF_3281,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_3_Q,
      ADR3 => u1_plasma_top_u2_ddr_initiating,
      O => N2067
    );
  u1_plasma_top_u2_ddr_u2_ddr_SD_A_2_Q : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_address_ddr(14),
      ADR1 => N22,
      ADR2 => N7,
      ADR3 => N2067,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_2_OBUF_3268
    );
  u1_plasma_top_u2_ddr_u2_ddr_SD_A_1_SW1 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => fpga_0_DDR_SDRAM_32Mx64_DDR_RASn_pin_OBUF_3331,
      ADR1 => fpga_0_DDR_SDRAM_32Mx64_DDR_CASn_pin_OBUF_3281,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_2_Q,
      ADR3 => u1_plasma_top_u2_ddr_initiating,
      O => N2069
    );
  u1_plasma_top_u2_ddr_u2_ddr_SD_A_1_Q : X_LUT4
    generic map(
      INIT => X"FA8A"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_address_ddr(13),
      ADR1 => N22,
      ADR2 => N7,
      ADR3 => N2069,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_1_OBUF_3267
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_1_Q : X_LUT4
    generic map(
      INIT => X"FF3D"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      ADR3 => N2828,
      O => u1_plasma_top_u1_plasma_u1_cpu_branch_func(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_7_73_SW0 : X_LUT4
    generic map(
      INIT => X"070F"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_7_50_5219,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_7_mux0000,
      O => N2075
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_read_value_reg_cy_3_1 : X_LUT4
    generic map(
      INIT => X"D554"
    )
    port map (
      ADR0 => fpga_0_RS232_Uart_1_sin_pin_IBUF_3344,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_Mcount_read_value_reg_cy_1_Q,
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(3),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_read_value_reg_cy_3_Q
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_read_value_reg_xor_2_11 : X_LUT4
    generic map(
      INIT => X"6AA9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(2),
      ADR1 => fpga_0_RS232_Uart_1_sin_pin_IBUF_3344,
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(1),
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(0),
      O => u1_plasma_top_u1_plasma_u3_uart_Result(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_9_92 : X_LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_92
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000_5_34 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_Msub_count_reg_addsub0000_cy(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000_5_34_5834
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_16_mux00001_SW0 : X_LUT4
    generic map(
      INIT => X"ABEF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_15_mux0000,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_7_mux0000,
      O => N2079
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_data_read_var_7_mux0000_4 : X_LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r(23),
      ADR1 => u1_plasma_top_u1_plasma_cpu_data_r(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_191_3880,
      ADR3 => N2019,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_Mmux_data_read_var_7_mux0000_4_4641
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_0_0 : X_LUT4
    generic map(
      INIT => X"2002"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_0_0_5110
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_1_0 : X_LUT4
    generic map(
      INIT => X"2002"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_1_0_5154
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_29_53_SW0_F : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_29_45_5185,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => N1593
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_28_53_SW0_F : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_28_45_5182,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => N1595
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_22_53_SW0_F : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_22_45_5163,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => N1597
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_21_53_SW0_F : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_21_45_5160,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => N1599
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_20_53_SW0_F : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_20_45_5157,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => N1601
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_19_53_SW0_F : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_19_45_5153,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => N1603
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_18_53_SW0_F : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_18_45_5150,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => N1605
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_17_53_SW0_F : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_17_45_5146,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => N1607
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_53_SW0_F : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_45_5143,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => N1609
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_26_75_SW0_F : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_26_67_5176,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => N1611
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_25_75_SW0_F : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_25_67_5173,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => N1613
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_23_80_SW0_F : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_23_72_5166,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => N1615
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_30_75_SW0_F : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_30_67_5194,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => N1617
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_27_100_SW0_F : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_27_92_5179,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => N1619
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_24_95_SW0_F : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_24_87_5170,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => N1621
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_31_93_SW0_F : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_31_85_5198,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => N1623
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_72_SW0_F : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_38_5137,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => N1625
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_2_63_SW0_F : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_2_39_5188,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => N1627
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_6_62_SW0_F : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_6_38_5214,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => N1629
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_5_62_SW0_F : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_5_38_5210,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => N1631
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_3_93_SW0_F : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_3_69_5201,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => N1633
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_106_SW0_F : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_82_5206,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => N1635
    );
  u1_plasma_top_u2_ddr_u2_ddr_SD_A_1_11 : X_LUT4
    generic map(
      INIT => X"20FF"
    )
    port map (
      ADR0 => fpga_0_DDR_SDRAM_32Mx64_DDR_CASn_pin_OBUF_3281,
      ADR1 => fpga_0_DDR_SDRAM_32Mx64_DDR_RASn_pin_OBUF_3331,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      ADR3 => N7,
      O => N0
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_402_SW11 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_339_4143,
      ADR1 => N1585,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(29),
      O => N579
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_313_SW11 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_250_4049,
      ADR1 => N1587,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(21),
      O => N582
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_3_1_1 : X_LUT4
    generic map(
      INIT => X"D0F0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq00341_4875,
      ADR1 => N1099,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(3),
      ADR3 => N2653,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_3_1_4929
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_1_1_1 : X_LUT4
    generic map(
      INIT => X"D0F0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq00341_4875,
      ADR1 => N2759,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_1_1_4925
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_29_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_29_1_4799,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_1_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(30),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_1_1_4784,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_0_17_1 : X_LUT4
    generic map(
      INIT => X"DDED"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_mem_state_reg_4736,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR2 => N2814,
      ADR3 => u1_plasma_top_u1_plasma_cpu_pause_3671,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_0_17_4690
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_initiating1_1 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(10),
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(5),
      ADR2 => N2646,
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle_1_14_6772,
      O => u1_plasma_top_u2_ddr_u1_ddr_init_initiating1_6752
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_62_1 : X_LUT4
    generic map(
      INIT => X"EFEC"
    )
    port map (
      ADR0 => N1142,
      ADR1 => N2813,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_cy(6),
      ADR3 => N1141,
      O => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_62_6935
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11_1 : X_LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD_3_1_6337,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD_2_1_6335,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD_1_1_6333,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD_0_1_6331,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11_5250
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_init_step_3_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(2),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_init_step_3_1_6745,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_2_1_1 : X_LUT4
    generic map(
      INIT => X"FB00"
    )
    port map (
      ADR0 => N1176,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq00341_4875,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_exception_out_or0000_4904,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_2_1_4927
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_28_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_28_1_4797,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_27_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_27_1_4795,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_26_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_26_1_4793,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_30_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_30_1_4802,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD_0_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_alu_func(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD_0_1_6331,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD_1_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_alu_func(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD_1_1_6333,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD_2_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_alu_func(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD_2_1_6335,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD_3_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_alu_func(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD_3_1_6337,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index_0_1 : X_LUT4
    generic map(
      INIT => X"F3FA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(21),
      ADR1 => N287,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_exception_out_or00001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq00341_4875,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index(0)
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_79_1 : X_LUT4
    generic map(
      INIT => X"EEEC"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_7057,
      ADR1 => N2640,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_56_6927,
      ADR3 => u1_plasma_top_u2_ddr_u2_ddr_Mcompar_state_prev_cmp_ne0001_cy(6),
      O => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_79_6928
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq00341_1 : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_30_1_4802,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_26_1_4793,
      ADR2 => N2726,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq00341_4875
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11_2 : X_LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD_3_1_6337,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD_2_1_6335,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD_1_1_6333,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD_0_1_6331,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11_1_5251
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_15_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_mux0000(16),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_15_1_4779,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_1_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_1_1_6266,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_0_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk,
      CE => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_c_source_reg_not0001,
      RST => u1_plasma_top_u1_plasma_u1_cpu_reset,
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_0_1_6254,
      SET => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_mem_source_out_3_1_1 : X_LUT4
    generic map(
      INIT => X"1300"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N64,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_mem_source_out_3_1_4906
    );
  u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_lut_0_INV_0 : X_INV
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt(0),
      O => u1_plasma_top_u2_ddr_u2_ddr_Mcount_refresh_cnt_lut(0)
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut_1_INV_0 : X_INV
    port map (
      I => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(1),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut(1)
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut_2_INV_0 : X_INV
    port map (
      I => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(2),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut(2)
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut_3_INV_0 : X_INV
    port map (
      I => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(3),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut(3)
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut_4_INV_0 : X_INV
    port map (
      I => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(4),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut(4)
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut_5_INV_0 : X_INV
    port map (
      I => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(5),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut(5)
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut_6_INV_0 : X_INV
    port map (
      I => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(6),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut(6)
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut_7_INV_0 : X_INV
    port map (
      I => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(7),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut(7)
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut_8_INV_0 : X_INV
    port map (
      I => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(8),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut(8)
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut_9_INV_0 : X_INV
    port map (
      I => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(9),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_delay_read_reg_lut(9)
    );
  u1_plasma_top_u2_ddr_u2_ddr_clk_inv1_INV_0 : X_INV
    port map (
      I => u1_plasma_top_clk,
      O => u1_plasma_top_u2_ddr_u2_ddr_clk_inv
    );
  u1_plasma_top_reset_in1_INV_0 : X_INV
    port map (
      I => sys_rst_pin_IBUF_3348,
      O => u1_plasma_top_reset_in
    );
  u1_plasma_top_u0_clk_clk_bufg_in_not00011_INV_0 : X_INV
    port map (
      I => u1_plasma_top_u0_clk_clk_bufg_in_3393,
      O => u1_plasma_top_u0_clk_clk_bufg_in_not0001
    );
  u1_plasma_top_u2_ddr_u2_ddr_SD_UDM_not00011_INV_0 : X_INV
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2(5),
      O => u1_plasma_top_u2_ddr_u2_ddr_SD_UDM_not0001
    );
  u1_plasma_top_u2_ddr_u2_ddr_SD_LDM_not00011_INV_0 : X_INV
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2(4),
      O => u1_plasma_top_u2_ddr_u2_ddr_SD_LDM_not0001
    );
  u1_plasma_top_u2_ddr_u2_ddr_write_active_inv1_INV_0 : X_INV
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_write_active_7074,
      O => u1_plasma_top_u2_ddr_u2_ddr_write_active_inv
    );
  u1_plasma_top_u2_ddr_u2_ddr_SD_CS1_INV_0 : X_INV
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_cke_reg_6914,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_CSn_pin_OBUF_3285
    );
  u1_plasma_top_u2_ddr_u2_ddr_SD_CK_N1_INV_0 : X_INV
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_clk_p_6916,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_Clkn_pin_OBUF_3288
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_read_reg_xor_0_11_INV_0 : X_INV
    port map (
      I => u1_plasma_top_u1_plasma_u3_uart_bits_read_reg(0),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_bits_read_reg
    );
  u1_plasma_top_u1_plasma_u1_cpu_Mcount_reset_reg_xor_0_11_INV_0 : X_INV
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_reset_reg(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_Result(0)
    );
  u1_plasma_top_u1_plasma_counter_reg_not00011_INV_0 : X_INV
    port map (
      I => u1_plasma_top_u1_plasma_counter_reg(0),
      O => u1_plasma_top_u1_plasma_counter_reg_not0001
    );
  u1_plasma_top_u1_plasma_cpu_pause_SW9_F_INV_0 : X_INV
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_mem_state_reg_4736,
      O => N1687
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_read_value_reg_xor_0_11_INV_0 : X_INV
    port map (
      I => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(0),
      O => u1_plasma_top_u1_plasma_u3_uart_Result(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_28_mux000029 : X_MUX2
    port map (
      IA => N2083,
      IB => N2084,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_28_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_28_mux000029_F : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N23,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(28),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_28_mux00004_5564,
      O => N2083
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_28_mux000029_G : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_28_mux00004_5564,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      O => N2084
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_29_mux000029 : X_MUX2
    port map (
      IA => N2085,
      IB => N2086,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_29_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_29_mux000029_F : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N23,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_29_mux00004_5567,
      O => N2085
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_29_mux000029_G : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_29_mux00004_5567,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      O => N2086
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_26_mux000029 : X_MUX2
    port map (
      IA => N2087,
      IB => N2088,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0003,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_26_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_26_mux000029_F : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N23,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(26),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_26_mux00004_5558,
      O => N2087
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_26_mux000029_G : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_26_mux00004_5558,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      O => N2088
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_25_mux000029 : X_MUX2
    port map (
      IA => N2089,
      IB => N2090,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0005,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_25_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_25_mux000029_F : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N23,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(25),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_25_mux00004_5555,
      O => N2089
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_25_mux000029_G : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_25_mux00004_5555,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      O => N2090
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_27_mux000029 : X_MUX2
    port map (
      IA => N2091,
      IB => N2092,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_27_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_27_mux000029_F : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N23,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_27_mux00004_5561,
      O => N2091
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_27_mux000029_G : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_27_mux00004_5561,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      O => N2092
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_24_mux000029 : X_MUX2
    port map (
      IA => N2093,
      IB => N2094,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0006,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_24_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_24_mux000029_F : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N23,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(24),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_24_mux00004_5552,
      O => N2093
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_24_mux000029_G : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(24),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_24_mux00004_5552,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      O => N2094
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_23_mux000029 : X_MUX2
    port map (
      IA => N2095,
      IB => N2096,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0009,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_23_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_23_mux000029_F : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N23,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(23),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_23_mux00004_5549,
      O => N2095
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_23_mux000029_G : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_23_mux00004_5549,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      O => N2096
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_20_mux000029 : X_MUX2
    port map (
      IA => N2097,
      IB => N2098,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result1_20_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_20_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_20_mux000029_F : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N23,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(20),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_20_mux00004_5538,
      O => N2097
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_20_mux000029_G : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(20),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_20_mux00004_5538,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      O => N2098
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_19_mux000029 : X_MUX2
    port map (
      IA => N2099,
      IB => N2100,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0004,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_19_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_19_mux000029_F : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N23,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(19),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_19_mux00004_5530,
      O => N2099
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_19_mux000029_G : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(19),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_19_mux00004_5530,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      O => N2100
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_21_mux000029 : X_MUX2
    port map (
      IA => N2101,
      IB => N2102,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_21_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_21_mux000029_F : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N23,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(21),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_21_mux00004_5541,
      O => N2101
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_21_mux000029_G : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(21),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_21_mux00004_5541,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      O => N2102
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_18_mux000029 : X_MUX2
    port map (
      IA => N2103,
      IB => N2104,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0007,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_18_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_18_mux000029_F : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N23,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(18),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_18_mux00004_5527,
      O => N2103
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_18_mux000029_G : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(18),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_18_mux00004_5527,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      O => N2104
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_17_mux000029 : X_MUX2
    port map (
      IA => N2105,
      IB => N2106,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0008,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_17_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_17_mux000029_F : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N23,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(17),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_17_mux00004_5524,
      O => N2105
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_17_mux000029_G : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_17_mux00004_5524,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      O => N2106
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_16_mux000029 : X_MUX2
    port map (
      IA => N2107,
      IB => N2108,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0010,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_16_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_16_mux000029_F : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N23,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(16),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_16_mux00004_5521,
      O => N2107
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_16_mux000029_G : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(16),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_16_mux00004_5521,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      O => N2108
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_15_mux000029 : X_MUX2
    port map (
      IA => N2109,
      IB => N2110,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0012,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_15_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_15_mux000029_F : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N23,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(15),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_15_mux00004_5518,
      O => N2109
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_15_mux000029_G : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_15_mux00004_5518,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      O => N2110
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_14_mux000029 : X_MUX2
    port map (
      IA => N2111,
      IB => N2112,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0014,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_14_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_14_mux000029_F : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N23,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(14),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_14_mux00004_5515,
      O => N2111
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_14_mux000029_G : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(14),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_14_mux00004_5515,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      O => N2112
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_13_mux000029 : X_MUX2
    port map (
      IA => N2113,
      IB => N2114,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0015,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_13_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_13_mux000029_F : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N23,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(13),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_13_mux00004_5512,
      O => N2113
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_13_mux000029_G : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_13_mux00004_5512,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      O => N2114
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_193 : X_MUX2
    port map (
      IA => N2115,
      IB => N2116,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_155_3999,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_193_4000
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_193_F : X_LUT4
    generic map(
      INIT => X"8288"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(18),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0006,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      O => N2115
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_193_G : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(18),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      O => N2116
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_28_34 : X_MUX2
    port map (
      IA => N2117,
      IB => N2118,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(28),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(28)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_28_34_F : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_28_4_5743,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      O => N2117
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_28_34_G : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_28_4_5743,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      O => N2118
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_26_34 : X_MUX2
    port map (
      IA => N2119,
      IB => N2120,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(26),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(26)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_26_34_F : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_26_4_5737,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0003,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      O => N2119
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_26_34_G : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_26_4_5737,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0003,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      O => N2120
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_23_34 : X_MUX2
    port map (
      IA => N2121,
      IB => N2122,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(23),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(23)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_23_34_F : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_23_4_5729,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0008,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      O => N2121
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_23_34_G : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_23_4_5729,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0008,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      O => N2122
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_24_34 : X_MUX2
    port map (
      IA => N2123,
      IB => N2124,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(24),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(24)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_24_34_F : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_24_4_5731,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0006,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      O => N2123
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_24_34_G : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_24_4_5731,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0006,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      O => N2124
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_20_34 : X_MUX2
    port map (
      IA => N2125,
      IB => N2126,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(20),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(20)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_20_34_F : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_20_4_5720,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result2_20_and0000,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      O => N2125
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_20_34_G : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_20_4_5720,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result2_20_and0000,
      O => N2126
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_21_34 : X_MUX2
    port map (
      IA => N2127,
      IB => N2128,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(21),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(21)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_21_34_F : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_21_4_5722,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      O => N2127
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_21_34_G : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_21_4_5722,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and0001,
      O => N2128
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_18_34 : X_MUX2
    port map (
      IA => N2129,
      IB => N2130,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(18),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(18)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_18_34_F : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_18_4_5712,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0007,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      O => N2129
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_18_34_G : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_18_4_5712,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0007,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      O => N2130
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_16_34 : X_MUX2
    port map (
      IA => N2131,
      IB => N2132,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(16),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(16)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_16_34_F : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_16_4_5706,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0011,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      O => N2131
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_16_34_G : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_16_4_5706,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0011,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      O => N2132
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_13_34 : X_MUX2
    port map (
      IA => N2133,
      IB => N2134,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(13),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(13)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_13_34_F : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_13_4_5698,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0016,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      O => N2133
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_13_34_G : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_13_4_5698,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0016,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      O => N2134
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_14_34 : X_MUX2
    port map (
      IA => N2135,
      IB => N2136,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(14),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(14)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_14_34_F : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_14_4_5700,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0013,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      O => N2135
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_14_34_G : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_14_4_5700,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0013,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      O => N2136
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_50 : X_MUX2
    port map (
      IA => N2137,
      IB => N2138,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_50_4013
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_50_F : X_LUT3
    generic map(
      INIT => X"4C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_19_bdd1,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_27_4011,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      O => N2137
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_50_G : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_19_bdd0,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd5,
      O => N2138
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_35 : X_MUX2
    port map (
      IA => N2139,
      IB => N2140,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(16),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_35_3982
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_35_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(16),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N87,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N89,
      O => N2139
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_35_G : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_11_3978,
      O => N2140
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_35 : X_MUX2
    port map (
      IA => N2141,
      IB => N2142,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(18),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_35_4002
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_35_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(18),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N87,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N89,
      O => N2141
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_35_G : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_11_3997,
      O => N2142
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_113 : X_MUX2
    port map (
      IA => N2143,
      IB => N2144,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_113_3998
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_113_F : X_LUT4
    generic map(
      INIT => X"FF4C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_18_bdd1,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_63_4003,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_35_4002,
      O => N2143
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_113_G : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_18_bdd0,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd5,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_35_4002,
      O => N2144
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_107 : X_MUX2
    port map (
      IA => N2145,
      IB => N2146,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_107_3977
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_107_F : X_LUT4
    generic map(
      INIT => X"FF4C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd3,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_60_3983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_35_3982,
      O => N2145
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_107_G : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd0,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd5,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_35_3982,
      O => N2146
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_1_35 : X_MUX2
    port map (
      IA => N2147,
      IB => N2148,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_1_35_F : X_LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_1_4_5718,
      O => N2147
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_1_35_G : X_LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_1_4_5718,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257,
      O => N2148
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_24 : X_MUX2
    port map (
      IA => N2149,
      IB => N2150,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd47
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_24_F : X_LUT3
    generic map(
      INIT => X"1B"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(1),
      O => N2149
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_24_G : X_LUT3
    generic map(
      INIT => X"1B"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(0),
      O => N2150
    );
  u1_plasma_top_u1_plasma_cpu_data_r_5_mux000059 : X_MUX2
    port map (
      IA => N2151,
      IB => N2152,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_4_Q,
      O => u1_plasma_top_u1_plasma_cpu_data_r_5_mux000059_3656
    );
  u1_plasma_top_u1_plasma_cpu_data_r_5_mux000059_F : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_5_Q,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(5),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_6_Q,
      ADR3 => u1_plasma_top_u1_plasma_counter_reg(31),
      O => N2151
    );
  u1_plasma_top_u1_plasma_cpu_data_r_5_mux000059_G : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_5_Q,
      ADR1 => u1_plasma_top_u1_plasma_irq_mask_reg(5),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_6_Q,
      ADR3 => u1_plasma_top_u1_plasma_gpio0_reg(5),
      O => N2152
    );
  u1_plasma_top_u1_plasma_cpu_data_r_4_mux000064 : X_MUX2
    port map (
      IA => N2153,
      IB => N2154,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_4_Q,
      O => u1_plasma_top_u1_plasma_cpu_data_r_4_mux000064_3652
    );
  u1_plasma_top_u1_plasma_cpu_data_r_4_mux000064_F : X_LUT4
    generic map(
      INIT => X"0702"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_5_Q,
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_6_Q,
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(4),
      O => N2153
    );
  u1_plasma_top_u1_plasma_cpu_data_r_4_mux000064_G : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_5_Q,
      ADR1 => u1_plasma_top_u1_plasma_irq_mask_reg(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_6_Q,
      ADR3 => u1_plasma_top_u1_plasma_gpio0_reg(4),
      O => N2154
    );
  u1_plasma_top_u1_plasma_cpu_data_r_3_mux000059 : X_MUX2
    port map (
      IA => N2155,
      IB => N2156,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_4_Q,
      O => u1_plasma_top_u1_plasma_cpu_data_r_3_mux000059_3648
    );
  u1_plasma_top_u1_plasma_cpu_data_r_3_mux000059_F : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_5_Q,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_6_Q,
      ADR3 => u1_plasma_top_u1_plasma_counter_reg(18),
      O => N2155
    );
  u1_plasma_top_u1_plasma_cpu_data_r_3_mux000059_G : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_5_Q,
      ADR1 => u1_plasma_top_u1_plasma_irq_mask_reg(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_6_Q,
      ADR3 => u1_plasma_top_u1_plasma_gpio0_reg(3),
      O => N2156
    );
  u1_plasma_top_u1_plasma_cpu_data_r_2_mux000064 : X_MUX2
    port map (
      IA => N2157,
      IB => N2158,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_4_Q,
      O => u1_plasma_top_u1_plasma_cpu_data_r_2_mux000064_3641
    );
  u1_plasma_top_u1_plasma_cpu_data_r_2_mux000064_F : X_LUT4
    generic map(
      INIT => X"0702"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_5_Q,
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(18),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_6_Q,
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(2),
      O => N2157
    );
  u1_plasma_top_u1_plasma_cpu_data_r_2_mux000064_G : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_5_Q,
      ADR1 => u1_plasma_top_u1_plasma_irq_mask_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_6_Q,
      ADR3 => u1_plasma_top_u1_plasma_gpio0_reg(2),
      O => N2158
    );
  u1_plasma_top_u1_plasma_cpu_data_r_0_mux000059 : X_MUX2
    port map (
      IA => N2159,
      IB => N2160,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_4_Q,
      O => u1_plasma_top_u1_plasma_cpu_data_r_0_mux000059_3603
    );
  u1_plasma_top_u1_plasma_cpu_data_r_0_mux000059_F : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_5_Q,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_6_Q,
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_data_save_reg(8),
      O => N2159
    );
  u1_plasma_top_u1_plasma_cpu_data_r_0_mux000059_G : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_5_Q,
      ADR1 => u1_plasma_top_u1_plasma_irq_mask_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_6_Q,
      ADR3 => u1_plasma_top_u1_plasma_gpio0_reg(0),
      O => N2160
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_10_34 : X_MUX2
    port map (
      IA => N2161,
      IB => N2162,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(10),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(10)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_10_34_F : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_10_4_5689,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result2_10_and0000,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      O => N2161
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_10_34_G : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_10_4_5689,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result2_10_and0000,
      O => N2162
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_11_34 : X_MUX2
    port map (
      IA => N2163,
      IB => N2164,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(11),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(11)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_11_34_F : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_11_4_5691,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and0000,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      O => N2163
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_11_34_G : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_11_4_5691,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and0000,
      O => N2164
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_8_34 : X_MUX2
    port map (
      IA => N2165,
      IB => N2166,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(8)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_8_34_F : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_8_4_5771,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0014,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      O => N2165
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_8_34_G : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_8_4_5771,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0014,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      O => N2166
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_6_35 : X_MUX2
    port map (
      IA => N2167,
      IB => N2168,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(6)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_6_35_F : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_6_4_5765,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0018,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      O => N2167
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_6_35_G : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_6_4_5765,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0018,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      O => N2168
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_4_35 : X_MUX2
    port map (
      IA => N2169,
      IB => N2170,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(4)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_4_35_F : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_4_4_5759,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0021,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      O => N2169
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_4_35_G : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_4_4_5759,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0021,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      O => N2170
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_3_35 : X_MUX2
    port map (
      IA => N2171,
      IB => N2172,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(3)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_3_35_F : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_3_4_5757,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0022,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      O => N2171
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_3_35_G : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_3_4_5757,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0022,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      O => N2172
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_mux0000 : X_MUX2
    port map (
      IA => N2173,
      IB => N2174,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_mux0000_5984
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_mux0000_F : X_LUT4
    generic map(
      INIT => X"AE8A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(2),
      O => N2173
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_mux0000_G : X_LUT4
    generic map(
      INIT => X"8ABA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(0),
      O => N2174
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_43 : X_MUX2
    port map (
      IA => N2175,
      IB => N2176,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_43_4052
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_43_F : X_LUT4
    generic map(
      INIT => X"0702"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd23,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_21_bdd2,
      O => N2175
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_43_G : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd22,
      O => N2176
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_11_SW3_SW0 : X_MUX2
    port map (
      IA => N2177,
      IB => N2178,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(15),
      O => N806
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_11_SW3_SW0_F : X_LUT4
    generic map(
      INIT => X"04FE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_1_51_4908,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR3 => N1025,
      O => N2177
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_11_SW3_SW0_G : X_LUT4
    generic map(
      INIT => X"04FE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_1_51_4908,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR3 => N1026,
      O => N2178
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_22_1_f5 : X_MUX2
    port map (
      IA => N2179,
      IB => N2180,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N36
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_22_1_f5_F : X_LUT4
    generic map(
      INIT => X"CDC8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_1_51_4908,
      ADR1 => N1333,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_22_11,
      O => N2179
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_22_1_f5_G : X_LUT4
    generic map(
      INIT => X"CDC8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_1_51_4908,
      ADR1 => N1334,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_22_11,
      O => N2180
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_25_20_SW1 : X_MUX2
    port map (
      IA => N2181,
      IB => N2182,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(15),
      O => N1167
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_25_20_SW1_F : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => N1414,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_25_2_4586,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N46,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(25),
      O => N2181
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_25_20_SW1_G : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => N1415,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_25_2_4586,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N46,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(25),
      O => N2182
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_23_110 : X_MUX2
    port map (
      IA => N2183,
      IB => N2184,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_23_110_4540
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_23_110_F : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => N711,
      ADR1 => N1025,
      ADR2 => N710,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_23_10_4539,
      O => N2183
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_23_110_G : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => N711,
      ADR1 => N1026,
      ADR2 => N710,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_23_10_4539,
      O => N2184
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_24_127 : X_MUX2
    port map (
      IA => N2185,
      IB => N2186,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_24_127_4542
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_24_127_F : X_LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_24_123_4541,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR3 => N1025,
      O => N2185
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_24_127_G : X_LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_24_123_4541,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR3 => N1026,
      O => N2186
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_90 : X_MUX2
    port map (
      IA => N2187,
      IB => N2188,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_52_4204,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_90_4206
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_90_F : X_LUT4
    generic map(
      INIT => X"8288"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0027,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      O => N2187
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_90_G : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      O => N2188
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_187 : X_MUX2
    port map (
      IA => N2189,
      IB => N2190,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_149_3979,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_187_3980
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_187_F : X_LUT4
    generic map(
      INIT => X"8288"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(16),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0010,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      O => N2189
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_187_G : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(16),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      O => N2190
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_194 : X_MUX2
    port map (
      IA => N2191,
      IB => N2192,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_156_4035,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_194_4036
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_194_F : X_LUT4
    generic map(
      INIT => X"8288"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(20),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result_20_and0000,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      O => N2191
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_194_G : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(20),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      O => N2192
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done862 : X_MUX2
    port map (
      IA => N2193,
      IB => N2194,
      SEL => u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done831_6737,
      O => u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done862_6738
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done862_F : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(3),
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(5),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(7),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(6),
      O => N2193
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done862_G : X_LUT4
    generic map(
      INIT => X"8101"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(6),
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(5),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(7),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(3),
      O => N2194
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_12_16 : X_MUX2
    port map (
      IA => N2195,
      IB => N2196,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(12),
      O => u1_plasma_top_u1_plasma_address_next_14_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_12_16_F : X_LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reset,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(14),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_12_0_4693,
      O => N2195
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_12_16_G : X_LUT4
    generic map(
      INIT => X"FAF2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reset,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_12_0_4693,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(14),
      O => N2196
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_11_16 : X_MUX2
    port map (
      IA => N2197,
      IB => N2198,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(11),
      O => u1_plasma_top_u1_plasma_address_next_13_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_11_16_F : X_LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reset,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(13),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_11_0_4692,
      O => N2197
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_11_16_G : X_LUT4
    generic map(
      INIT => X"FAF2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reset,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_11_0_4692,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(13),
      O => N2198
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_30_mux000029 : X_MUX2
    port map (
      IA => N2199,
      IB => N2200,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result1_30_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_30_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_30_mux000029_F : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N23,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(30),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_30_mux00004_5574,
      O => N2199
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_30_mux000029_G : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_30_mux00004_5574,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      O => N2200
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_9_mux000028 : X_MUX2
    port map (
      IA => N2201,
      IB => N2202,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0021,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_9_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_9_mux000028_F : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N23,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(9),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_9_mux00004_5613,
      O => N2201
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_9_mux000028_G : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(9),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_9_mux00004_5613,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      O => N2202
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_10_mux000028 : X_MUX2
    port map (
      IA => N2203,
      IB => N2204,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result1_10_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_10_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_10_mux000028_F : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N23,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(10),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_10_mux00004_5501,
      O => N2203
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_10_mux000028_G : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(10),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_10_mux00004_5501,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      O => N2204
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_11_mux000029 : X_MUX2
    port map (
      IA => N2205,
      IB => N2206,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_11_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_11_mux000029_F : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N23,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(11),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_11_mux00004_5504,
      O => N2205
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_11_mux000029_G : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(11),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_11_mux00004_5504,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N6,
      O => N2206
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_30_34 : X_MUX2
    port map (
      IA => N2207,
      IB => N2208,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(30),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000(30)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_30_34_F : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_30_4_5754,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result2_30_and0000,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      O => N2207
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_30_34_G : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N257,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_30_4_5754,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result2_30_and0000,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_or0001,
      O => N2208
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_2_43 : X_MUX2
    port map (
      IA => N2209,
      IB => N2210,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_2_43_6405
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_2_43_F : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(2),
      O => N2209
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_2_43_G : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(0),
      O => N2210
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_15_43 : X_MUX2
    port map (
      IA => N2211,
      IB => N2212,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_15_43_6387
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_15_43_F : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(15),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(15),
      O => N2211
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_15_43_G : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(15),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(13),
      O => N2212
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000_1_Q : X_MUX2
    port map (
      IA => N2213,
      IB => N2214,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000_1_F : X_LUT4
    generic map(
      INIT => X"8082"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => N2213
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000_1_G : X_LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(1),
      O => N2214
    );
  u1_plasma_top_u2_ddr_u2_ddr_state_prev_and0000 : X_MUX2
    port map (
      IA => N2215,
      IB => N2216,
      SEL => u1_plasma_top_u2_ddr_u1_ddr_init_initiating1_6752,
      O => u1_plasma_top_u2_ddr_u2_ddr_state_prev_and0000_7066
    );
  u1_plasma_top_u2_ddr_u2_ddr_state_prev_and0000_F : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg(3),
      O => N2215
    );
  u1_plasma_top_u2_ddr_u2_ddr_state_prev_and0000_G : X_LUT4
    generic map(
      INIT => X"01FF"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(5),
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle_1_19_6773,
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle_1_14_6772,
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_select_flag,
      O => N2216
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_411 : X_MUX2
    port map (
      IA => N2217,
      IB => N2218,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_411_4026
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_411_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_354_4025,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_bdd0,
      O => N2217
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_411_G : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_bdd6,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_bdd5,
      O => N2218
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_99 : X_MUX2
    port map (
      IA => N2219,
      IB => N2220,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_99_4270
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_99_F : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd1,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd6,
      O => N2219
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_99_G : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd5,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd5,
      O => N2220
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_100 : X_MUX2
    port map (
      IA => N2221,
      IB => N2222,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_100_3895
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_100_F : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd2,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd1,
      O => N2221
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_100_G : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd5,
      O => N2222
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_201 : X_MUX2
    port map (
      IA => N2223,
      IB => N2224,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_201_4225
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_201_F : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_158_4224,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd2,
      O => N2223
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_201_G : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd1,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd5,
      O => N2224
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_211 : X_MUX2
    port map (
      IA => N2225,
      IB => N2226,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_211_4213
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_211_F : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_168_4212,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd2,
      O => N2225
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_211_G : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd1,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd5,
      O => N2226
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_212 : X_MUX2
    port map (
      IA => N2227,
      IB => N2228,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_212_4239
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_212_F : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_169_4238,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd2,
      O => N2227
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_212_G : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd1,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd5,
      O => N2228
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_287 : X_MUX2
    port map (
      IA => N2229,
      IB => N2230,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_287_4156
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_287_F : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_215_4155,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd2,
      O => N2229
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_287_G : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd1,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd6,
      O => N2230
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_230 : X_MUX2
    port map (
      IA => N2231,
      IB => N2232,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_230_4201
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_230_F : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_158_4200,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd2,
      O => N2231
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_230_G : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd1,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd5,
      O => N2232
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_27_Q : X_MUX2
    port map (
      IA => N2233,
      IB => N2234,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(27)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_27_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(27),
      O => N2233
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_27_G : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(27),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_N3,
      O => N2234
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_30_Q : X_MUX2
    port map (
      IA => N2235,
      IB => N2236,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(30)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_30_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(30),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(30),
      O => N2235
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_30_G : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(30),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_N3,
      O => N2236
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_19_Q : X_MUX2
    port map (
      IA => N2237,
      IB => N2238,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(19)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_19_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(19),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(19),
      O => N2237
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_19_G : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(19),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(19),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_N3,
      O => N2238
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_25_Q : X_MUX2
    port map (
      IA => N2239,
      IB => N2240,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(25)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_25_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(25),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(25),
      O => N2239
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_25_G : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(25),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_N3,
      O => N2240
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_29_Q : X_MUX2
    port map (
      IA => N2241,
      IB => N2242,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(29)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_29_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(29),
      O => N2241
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_29_G : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(29),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_N3,
      O => N2242
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_0_Q : X_MUX2
    port map (
      IA => N2243,
      IB => N2244,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_0_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(0),
      O => N2243
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_0_G : X_LUT4
    generic map(
      INIT => X"2B28"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(0),
      O => N2244
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_20_Q : X_MUX2
    port map (
      IA => N2245,
      IB => N2246,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(20)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_20_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(20),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(20),
      O => N2245
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_20_G : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(20),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(20),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_N3,
      O => N2246
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_22_Q : X_MUX2
    port map (
      IA => N2247,
      IB => N2248,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(22)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_22_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(22),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(22),
      O => N2247
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_22_G : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(22),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(22),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_N3,
      O => N2248
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_24_Q : X_MUX2
    port map (
      IA => N2249,
      IB => N2250,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(24)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_24_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(24),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(24),
      O => N2249
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_24_G : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(24),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(24),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_N3,
      O => N2250
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_23_Q : X_MUX2
    port map (
      IA => N2251,
      IB => N2252,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(23)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_23_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(23),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(23),
      O => N2251
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_23_G : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(23),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_N3,
      O => N2252
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_26_Q : X_MUX2
    port map (
      IA => N2253,
      IB => N2254,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(26)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_26_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(26),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(26),
      O => N2253
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_26_G : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(26),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_N3,
      O => N2254
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_28_Q : X_MUX2
    port map (
      IA => N2255,
      IB => N2256,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(28)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_28_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(28),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(28),
      O => N2255
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_28_G : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(28),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_N3,
      O => N2256
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_21_Q : X_MUX2
    port map (
      IA => N2257,
      IB => N2258,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(21)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_21_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(21),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(21),
      O => N2257
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_21_G : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(21),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(21),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_N3,
      O => N2258
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_13_Q : X_MUX2
    port map (
      IA => N2259,
      IB => N2260,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(13)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_13_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(13),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(13),
      O => N2259
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_13_G : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_N3,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(13),
      O => N2260
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_17_Q : X_MUX2
    port map (
      IA => N2261,
      IB => N2262,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(17)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_17_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(17),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(17),
      O => N2261
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_17_G : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_N3,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(17),
      O => N2262
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_1_Q : X_MUX2
    port map (
      IA => N2263,
      IB => N2264,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_1_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1),
      O => N2263
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_1_G : X_LUT4
    generic map(
      INIT => X"2B28"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(1),
      O => N2264
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_11_Q : X_MUX2
    port map (
      IA => N2265,
      IB => N2266,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(11)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_11_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(11),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(11),
      O => N2265
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_11_G : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(11),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_N3,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(11),
      O => N2266
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_14_Q : X_MUX2
    port map (
      IA => N2267,
      IB => N2268,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(14)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_14_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(14),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(14),
      O => N2267
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_14_G : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(14),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_N3,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(14),
      O => N2268
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_15_Q : X_MUX2
    port map (
      IA => N2269,
      IB => N2270,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(15)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_15_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(15),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(15),
      O => N2269
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_15_G : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_N3,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(15),
      O => N2270
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_18_Q : X_MUX2
    port map (
      IA => N2271,
      IB => N2272,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(18)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_18_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(18),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(18),
      O => N2271
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_18_G : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(18),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_N3,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(18),
      O => N2272
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_6_Q : X_MUX2
    port map (
      IA => N2273,
      IB => N2274,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(6)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_6_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(6),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(6),
      O => N2273
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_6_G : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(6),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_N3,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(6),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      O => N2274
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_8_Q : X_MUX2
    port map (
      IA => N2275,
      IB => N2276,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(8)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_8_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(8),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(8),
      O => N2275
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_8_G : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(8),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_N3,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(8),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      O => N2276
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_10_Q : X_MUX2
    port map (
      IA => N2277,
      IB => N2278,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(10)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_10_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(10),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(10),
      O => N2277
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_10_G : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(10),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_N3,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(10),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      O => N2278
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_12_Q : X_MUX2
    port map (
      IA => N2279,
      IB => N2280,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(12)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_12_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(12),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(12),
      O => N2279
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_12_G : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(12),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_N3,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(12),
      O => N2280
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_16_Q : X_MUX2
    port map (
      IA => N2281,
      IB => N2282,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(16)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_16_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(16),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(16),
      O => N2281
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_16_G : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(16),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_N3,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(16),
      O => N2282
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_0_Q : X_MUX2
    port map (
      IA => N2283,
      IB => N2284,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_0_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(0),
      O => N2283
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_0_G : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_a_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(6),
      O => N2284
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_1_Q : X_MUX2
    port map (
      IA => N2285,
      IB => N2286,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_1_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1),
      O => N2285
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_1_G : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_a_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(7),
      O => N2286
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_16_44 : X_MUX2
    port map (
      IA => N2287,
      IB => N2288,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(16)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_16_44_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(16),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(16),
      O => N2287
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_16_44_G : X_LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(14),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_16_17_6389,
      O => N2288
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_2 : X_MUX2
    port map (
      IA => N2289,
      IB => N2290,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd5
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_2_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd11,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd10,
      O => N2289
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_2_G : X_LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      O => N2290
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_354 : X_MUX2
    port map (
      IA => N2291,
      IB => N2292,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_354_4025
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_354_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_324_4024,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_bdd9,
      O => N2291
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_354_G : X_LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => N142,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_bdd11,
      O => N2292
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or00011_SW1 : X_MUX2
    port map (
      IA => N2293,
      IB => N2294,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(31),
      O => N584
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or00011_SW1_F : X_LUT4
    generic map(
      INIT => X"8004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(30),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(30),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(31),
      O => N2293
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or00011_SW1_G : X_LUT4
    generic map(
      INIT => X"BAD5"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(30),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(30),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(31),
      O => N2294
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or00011_SW2 : X_MUX2
    port map (
      IA => N2295,
      IB => N2296,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(30),
      O => N585
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or00011_SW2_F : X_LUT4
    generic map(
      INIT => X"E84D"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(30),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      O => N2295
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or00011_SW2_G : X_LUT3
    generic map(
      INIT => X"F9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(31),
      O => N2296
    );
  u1_plasma_top_u2_ddr_active_ddr_cmp_eq0000 : X_MUX2
    port map (
      IA => N2297,
      IB => N2298,
      SEL => u1_plasma_top_u2_ddr_u1_ddr_init_initiating1_6752,
      O => u1_plasma_top_u2_ddr_active_ddr
    );
  u1_plasma_top_u2_ddr_active_ddr_cmp_eq0000_F : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_31_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      O => N2297
    );
  u1_plasma_top_u2_ddr_active_ddr_cmp_eq0000_G : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(1),
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_N9,
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(7),
      ADR3 => N496,
      O => N2298
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_result_2_xor0000_xo_0_21 : X_MUX2
    port map (
      IA => N2299,
      IB => N2300,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0011,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N94
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_result_2_xor0000_xo_0_21_F : X_LUT4
    generic map(
      INIT => X"A965"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(1),
      O => N2299
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_result_2_xor0000_xo_0_21_G : X_LUT4
    generic map(
      INIT => X"59A9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      O => N2300
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0013_xo_0_21 : X_MUX2
    port map (
      IA => N2301,
      IB => N2302,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0028_5283,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N99
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0013_xo_0_21_F : X_LUT4
    generic map(
      INIT => X"A965"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(12),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(11),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(11),
      O => N2301
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0013_xo_0_21_G : X_LUT4
    generic map(
      INIT => X"59A9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(12),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(11),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(11),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      O => N2302
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_result_8_xor0000_xo_0_21 : X_MUX2
    port map (
      IA => N2303,
      IB => N2304,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0021_5282,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N97
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_result_8_xor0000_xo_0_21_F : X_LUT4
    generic map(
      INIT => X"A965"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(8),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(7),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(7),
      O => N2303
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_result_8_xor0000_xo_0_21_G : X_LUT4
    generic map(
      INIT => X"59A9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(8),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(7),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(7),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      O => N2304
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0014_xo_0_21 : X_MUX2
    port map (
      IA => N2305,
      IB => N2306,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0002_5276,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N98
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0014_xo_0_21_F : X_LUT4
    generic map(
      INIT => X"A965"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(10),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(9),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(9),
      O => N2305
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0014_xo_0_21_G : X_LUT4
    generic map(
      INIT => X"59A9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(10),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(9),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(9),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      O => N2306
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0017_xo_0_21 : X_MUX2
    port map (
      IA => N2307,
      IB => N2308,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0018,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N96
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0017_xo_0_21_F : X_LUT4
    generic map(
      INIT => X"A965"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(6),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(5),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(5),
      O => N2307
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0017_xo_0_21_G : X_LUT4
    generic map(
      INIT => X"59A9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(6),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(5),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(5),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      O => N2308
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_331 : X_MUX2
    port map (
      IA => N2309,
      IB => N2310,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(29),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_33
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_331_F : X_LUT4
    generic map(
      INIT => X"FF4C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_28,
      O => N2309
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_331_G : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(31),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_28,
      O => N2310
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_343 : X_MUX2
    port map (
      IA => N2311,
      IB => N2312,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_343_3973
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_343_F : X_LUT4
    generic map(
      INIT => X"0660"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_15_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0004_5277,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      O => N2311
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_343_G : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      O => N2312
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_371 : X_MUX2
    port map (
      IA => N2313,
      IB => N2314,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_371_4231
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_371_F : X_LUT4
    generic map(
      INIT => X"0660"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_5_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0018,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      O => N2313
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_371_G : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      O => N2314
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_368 : X_MUX2
    port map (
      IA => N2315,
      IB => N2316,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_368_4255
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_368_F : X_LUT4
    generic map(
      INIT => X"0660"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_7_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0021_5282,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      O => N2315
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_368_G : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(7),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      O => N2316
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_340 : X_MUX2
    port map (
      IA => N2317,
      IB => N2318,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_340_4281
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_340_F : X_LUT4
    generic map(
      INIT => X"0660"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_9_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0002_5276,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      O => N2317
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_340_G : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(9),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      O => N2318
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_300 : X_MUX2
    port map (
      IA => N2319,
      IB => N2320,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_300_3948
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_300_F : X_LUT4
    generic map(
      INIT => X"0660"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_13_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0031_5284,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      O => N2319
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_300_G : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      O => N2320
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_346 : X_MUX2
    port map (
      IA => N2321,
      IB => N2322,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_346_3994
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_346_F : X_LUT4
    generic map(
      INIT => X"0660"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_17_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0038_5285,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      O => N2321
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_346_G : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      O => N2322
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_351 : X_MUX2
    port map (
      IA => N2323,
      IB => N2324,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_351_4012
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_351_F : X_LUT4
    generic map(
      INIT => X"0660"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_19_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0041_5286,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      O => N2323
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_351_G : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(19),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      O => N2324
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_242 : X_MUX2
    port map (
      IA => N2325,
      IB => N2326,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_242_4022
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_242_F : X_LUT4
    generic map(
      INIT => X"0660"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_1_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0011,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      O => N2325
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_242_G : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      O => N2326
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_361_SW0 : X_MUX2
    port map (
      IA => N2327,
      IB => N2328,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      O => N1767
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_361_SW0_F : X_LUT4
    generic map(
      INIT => X"54FE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(3),
      ADR1 => N1925,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N17,
      O => N2327
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_361_SW0_G : X_LUT4
    generic map(
      INIT => X"4501"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_314_4203,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N17,
      ADR3 => N1925,
      O => N2328
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_0_mux0002146 : X_MUX2
    port map (
      IA => N2329,
      IB => N2330,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(31),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_0_mux0002146_4910
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_0_mux0002146_F : X_LUT4
    generic map(
      INIT => X"DDC8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(30),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(26),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_0_mux0002131_4909,
      O => N2329
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_0_mux0002146_G : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      O => N2330
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000_2_Q : X_MUX2
    port map (
      IA => N2331,
      IB => N2332,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000_2_F : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => N2331
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000_2_G : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N3,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(0),
      O => N2332
    );
  u1_plasma_top_u1_plasma_cpu_data_r_5_mux0000160 : X_MUX2
    port map (
      IA => N2333,
      IB => N2334,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      O => u1_plasma_top_u1_plasma_cpu_data_r(5)
    );
  u1_plasma_top_u1_plasma_cpu_data_r_5_mux0000160_F : X_LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r_5_mux0000108_3653,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_5_mux0000120_3655,
      O => N2333
    );
  u1_plasma_top_u1_plasma_cpu_data_r_5_mux0000160_G : X_LUT4
    generic map(
      INIT => X"0302"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r_5_mux000059_3656,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_5_mux000012_3654,
      O => N2334
    );
  u1_plasma_top_u1_plasma_cpu_data_r_4_mux0000166 : X_MUX2
    port map (
      IA => N2335,
      IB => N2336,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      O => u1_plasma_top_u1_plasma_cpu_data_r(4)
    );
  u1_plasma_top_u1_plasma_cpu_data_r_4_mux0000166_F : X_LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r_4_mux0000114_3649,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_4_mux0000126_3651,
      O => N2335
    );
  u1_plasma_top_u1_plasma_cpu_data_r_4_mux0000166_G : X_LUT4
    generic map(
      INIT => X"0302"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r_4_mux000064_3652,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_4_mux000012_3650,
      O => N2336
    );
  u1_plasma_top_u1_plasma_cpu_data_r_3_mux0000160 : X_MUX2
    port map (
      IA => N2337,
      IB => N2338,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      O => u1_plasma_top_u1_plasma_cpu_data_r(3)
    );
  u1_plasma_top_u1_plasma_cpu_data_r_3_mux0000160_F : X_LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r_3_mux0000108_3645,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_3_mux0000120_3647,
      O => N2337
    );
  u1_plasma_top_u1_plasma_cpu_data_r_3_mux0000160_G : X_LUT4
    generic map(
      INIT => X"0302"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r_3_mux000059_3648,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_3_mux000012_3646,
      O => N2338
    );
  u1_plasma_top_u1_plasma_cpu_data_r_2_mux0000166 : X_MUX2
    port map (
      IA => N2339,
      IB => N2340,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      O => u1_plasma_top_u1_plasma_cpu_data_r(2)
    );
  u1_plasma_top_u1_plasma_cpu_data_r_2_mux0000166_F : X_LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r_2_mux0000114_3638,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_2_mux0000126_3640,
      O => N2339
    );
  u1_plasma_top_u1_plasma_cpu_data_r_2_mux0000166_G : X_LUT4
    generic map(
      INIT => X"0302"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r_2_mux000064_3641,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_2_mux000012_3639,
      O => N2340
    );
  u1_plasma_top_u1_plasma_cpu_data_r_0_mux0000160 : X_MUX2
    port map (
      IA => N2341,
      IB => N2342,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      O => u1_plasma_top_u1_plasma_cpu_data_r(0)
    );
  u1_plasma_top_u1_plasma_cpu_data_r_0_mux0000160_F : X_LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r_0_mux0000108_3600,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_0_mux0000120_3602,
      O => N2341
    );
  u1_plasma_top_u1_plasma_cpu_data_r_0_mux0000160_G : X_LUT4
    generic map(
      INIT => X"0302"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r_0_mux000059_3603,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_0_mux000012_3601,
      O => N2342
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_15_16 : X_MUX2
    port map (
      IA => N2343,
      IB => N2344,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N14,
      O => u1_plasma_top_u1_plasma_address_next_17_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_15_16_F : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N31,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(17),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      O => N2343
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_15_16_G : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(17),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(17),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      O => N2344
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_17_16 : X_MUX2
    port map (
      IA => N2345,
      IB => N2346,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N14,
      O => u1_plasma_top_u1_plasma_address_next_19_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_17_16_F : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N33,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(19),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      O => N2345
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_17_16_G : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(19),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(19),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      O => N2346
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_16_16 : X_MUX2
    port map (
      IA => N2347,
      IB => N2348,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N14,
      O => u1_plasma_top_u1_plasma_address_next_18_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_16_16_F : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N32,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(18),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      O => N2347
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_16_16_G : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(18),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(18),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      O => N2348
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_18_16 : X_MUX2
    port map (
      IA => N2349,
      IB => N2350,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N14,
      O => u1_plasma_top_u1_plasma_address_next_20_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_18_16_F : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N34,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(20),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      O => N2349
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_18_16_G : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(20),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(20),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      O => N2350
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_14_16 : X_MUX2
    port map (
      IA => N2351,
      IB => N2352,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N14,
      O => u1_plasma_top_u1_plasma_address_next_16_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_14_16_F : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N30,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(16),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      O => N2351
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_14_16_G : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(16),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(16),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      O => N2352
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_35 : X_MUX2
    port map (
      IA => N2353,
      IB => N2354,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(24),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_35_4085
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_35_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(24),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N87,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N89,
      O => N2353
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_35_G : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_11_4078,
      O => N2354
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_35 : X_MUX2
    port map (
      IA => N2355,
      IB => N2356,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(30),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_35_4174
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_35_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N87,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N89,
      O => N2355
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_35_G : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_11_4165,
      O => N2356
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_35 : X_MUX2
    port map (
      IA => N2357,
      IB => N2358,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(20),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_35_4038
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_35_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(20),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N87,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N89,
      O => N2357
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_35_G : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_11_4030,
      O => N2358
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_80 : X_MUX2
    port map (
      IA => N2359,
      IB => N2360,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_80_4125
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_80_F : X_LUT3
    generic map(
      INIT => X"4C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_38_4123,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd3,
      O => N2359
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_80_G : X_LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd0,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      O => N2360
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_359 : X_MUX2
    port map (
      IA => N2361,
      IB => N2362,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N18,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_359_4190
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_359_F : X_LUT4
    generic map(
      INIT => X"8082"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_329_4189,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      O => N2361
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_359_G : X_LUT4
    generic map(
      INIT => X"DD04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_329_4189,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      O => N2362
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000_4_Q : X_MUX2
    port map (
      IA => N2363,
      IB => N2364,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000(4)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000_4_F : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_Msub_count_reg_addsub0000_cy(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      O => N2363
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg_mux0000_4_G : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0000,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_Msub_count_reg_addsub0000_cy(3),
      O => N2364
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_7_Q : X_MUX2
    port map (
      IA => N2365,
      IB => N2366,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(7)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_7_F : X_LUT4
    generic map(
      INIT => X"EEE4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(7),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_294_4253,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_415_4256,
      O => N2365
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_7_G : X_LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(7),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_a_source(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(7),
      O => N2366
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_9_Q : X_MUX2
    port map (
      IA => N2367,
      IB => N2368,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(9)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_9_F : X_LUT4
    generic map(
      INIT => X"EEE4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(9),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_266_4278,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_387_4282,
      O => N2367
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_9_G : X_LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(9),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_a_source(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(9),
      O => N2368
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_106 : X_MUX2
    port map (
      IA => N2369,
      IB => N2370,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_106_4181
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_106_F : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_58_4194,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_27_bdd2,
      O => N2369
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_106_G : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_23_bdd6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_19_bdd6,
      O => N2370
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_31_Q : X_MUX2
    port map (
      IA => N2371,
      IB => N2372,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(31)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_31_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(31),
      O => N2371
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_31_G : X_LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_a_source(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(31),
      O => N2372
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_5_Q : X_MUX2
    port map (
      IA => N2373,
      IB => N2374,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(5)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_5_F : X_LUT4
    generic map(
      INIT => X"EEE4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(5),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_296_4228,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_418_4232,
      O => N2373
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_5_G : X_LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_a_source(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(5),
      O => N2374
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_2_36 : X_MUX2
    port map (
      IA => N2375,
      IB => N2376,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_2_36_F : X_LUT4
    generic map(
      INIT => X"EEE4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_160_4151,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_287_4156,
      O => N2375
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_2_36_G : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_2_8_6310,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(2),
      O => N2376
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_4_36 : X_MUX2
    port map (
      IA => N2377,
      IB => N2378,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(4)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_4_36_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(4),
      O => N2377
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_4_36_G : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_4_8_6316,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(4),
      O => N2378
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_3_36 : X_MUX2
    port map (
      IA => N2379,
      IB => N2380,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001(3)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_3_36_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(3),
      O => N2379
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_3_36_G : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_mux0001_3_8_6314,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(3),
      O => N2380
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_41_SW0 : X_MUX2
    port map (
      IA => N2381,
      IB => N2382,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      O => N1511
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_41_SW0_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_bdd2,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_bdd1,
      O => N2381
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_41_SW0_G : X_LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR2 => N144,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      O => N2382
    );
  u1_plasma_top_u1_plasma_cpu_data_r_7_mux0000145 : X_MUX2
    port map (
      IA => N2383,
      IB => N2384,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      O => u1_plasma_top_u1_plasma_cpu_data_r(7)
    );
  u1_plasma_top_u1_plasma_cpu_data_r_7_mux0000145_F : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_cpu_data_r_7_mux0000105_3663,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_7_mux000057_3667,
      O => N2383
    );
  u1_plasma_top_u1_plasma_cpu_data_r_7_mux0000145_G : X_LUT4
    generic map(
      INIT => X"0302"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r_7_mux000093_3668,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_7_mux0000105_3663,
      O => N2384
    );
  u1_plasma_top_u1_plasma_cpu_data_r_6_mux0000144 : X_MUX2
    port map (
      IA => N2385,
      IB => N2386,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      O => u1_plasma_top_u1_plasma_cpu_data_r(6)
    );
  u1_plasma_top_u1_plasma_cpu_data_r_6_mux0000144_F : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_cpu_data_r_6_mux0000104_3657,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_6_mux000054_3661,
      O => N2385
    );
  u1_plasma_top_u1_plasma_cpu_data_r_6_mux0000144_G : X_LUT4
    generic map(
      INIT => X"0302"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r_6_mux000092_3662,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_6_mux0000104_3657,
      O => N2386
    );
  u1_plasma_top_u1_plasma_cpu_data_r_1_mux0000159 : X_MUX2
    port map (
      IA => N2387,
      IB => N2388,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      O => u1_plasma_top_u1_plasma_cpu_data_r(1)
    );
  u1_plasma_top_u1_plasma_cpu_data_r_1_mux0000159_F : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_cpu_data_r_1_mux0000119_3617,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_1_mux000071_3621,
      O => N2387
    );
  u1_plasma_top_u1_plasma_cpu_data_r_1_mux0000159_G : X_LUT4
    generic map(
      INIT => X"0302"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r_1_mux0000107_3616,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_1_mux0000119_3617,
      O => N2388
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_248_SW0 : X_MUX2
    port map (
      IA => N2389,
      IB => N2390,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      O => N1456
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_248_SW0_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(30),
      O => N2389
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_248_SW0_G : X_LUT3
    generic map(
      INIT => X"C4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      O => N2390
    );
  u1_plasma_top_u1_plasma_cpu_data_r_23_mux000044_SW0 : X_MUX2
    port map (
      IA => N2391,
      IB => N2392,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      O => N1933
    );
  u1_plasma_top_u1_plasma_cpu_data_r_23_mux000044_SW0_F : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 23),
      ADR1 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(0),
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(1),
      ADR3 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(2),
      O => N2391
    );
  u1_plasma_top_u1_plasma_cpu_data_r_23_mux000044_SW0_G : X_LUT4
    generic map(
      INIT => X"27AF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_read(23),
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 23),
      O => N2392
    );
  u1_plasma_top_u1_plasma_cpu_data_r_31_mux000044_SW0 : X_MUX2
    port map (
      IA => N2393,
      IB => N2394,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      O => N1935
    );
  u1_plasma_top_u1_plasma_cpu_data_r_31_mux000044_SW0_F : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 31),
      ADR1 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(0),
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(1),
      ADR3 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(2),
      O => N2393
    );
  u1_plasma_top_u1_plasma_cpu_data_r_31_mux000044_SW0_G : X_LUT4
    generic map(
      INIT => X"27AF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_read(31),
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 31),
      O => N2394
    );
  u1_plasma_top_u1_plasma_cpu_data_r_15_mux000044_SW0 : X_MUX2
    port map (
      IA => N2395,
      IB => N2396,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      O => N1937
    );
  u1_plasma_top_u1_plasma_cpu_data_r_15_mux000044_SW0_F : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 15),
      ADR1 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(0),
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(1),
      ADR3 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(2),
      O => N2395
    );
  u1_plasma_top_u1_plasma_cpu_data_r_15_mux000044_SW0_G : X_LUT4
    generic map(
      INIT => X"27AF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_read(15),
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 15),
      O => N2396
    );
  u1_plasma_top_u1_plasma_cpu_data_r_30_mux000044_SW0 : X_MUX2
    port map (
      IA => N2397,
      IB => N2398,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      O => N1939
    );
  u1_plasma_top_u1_plasma_cpu_data_r_30_mux000044_SW0_F : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 30),
      ADR1 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(0),
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(1),
      ADR3 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(2),
      O => N2397
    );
  u1_plasma_top_u1_plasma_cpu_data_r_30_mux000044_SW0_G : X_LUT4
    generic map(
      INIT => X"27AF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_read(30),
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 30),
      O => N2398
    );
  u1_plasma_top_u1_plasma_cpu_data_r_29_mux000044_SW0 : X_MUX2
    port map (
      IA => N2399,
      IB => N2400,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      O => N1941
    );
  u1_plasma_top_u1_plasma_cpu_data_r_29_mux000044_SW0_F : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 29),
      ADR1 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(0),
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(1),
      ADR3 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(2),
      O => N2399
    );
  u1_plasma_top_u1_plasma_cpu_data_r_29_mux000044_SW0_G : X_LUT4
    generic map(
      INIT => X"27AF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_read(29),
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 29),
      O => N2400
    );
  u1_plasma_top_u1_plasma_cpu_data_r_28_mux000044_SW0 : X_MUX2
    port map (
      IA => N2401,
      IB => N2402,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      O => N1943
    );
  u1_plasma_top_u1_plasma_cpu_data_r_28_mux000044_SW0_F : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 28),
      ADR1 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(0),
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(1),
      ADR3 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(2),
      O => N2401
    );
  u1_plasma_top_u1_plasma_cpu_data_r_28_mux000044_SW0_G : X_LUT4
    generic map(
      INIT => X"27AF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_read(28),
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 28),
      O => N2402
    );
  u1_plasma_top_u1_plasma_cpu_data_r_27_mux000044_SW0 : X_MUX2
    port map (
      IA => N2403,
      IB => N2404,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      O => N1945
    );
  u1_plasma_top_u1_plasma_cpu_data_r_27_mux000044_SW0_F : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 27),
      ADR1 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(0),
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(1),
      ADR3 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(2),
      O => N2403
    );
  u1_plasma_top_u1_plasma_cpu_data_r_27_mux000044_SW0_G : X_LUT4
    generic map(
      INIT => X"27AF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_read(27),
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 27),
      O => N2404
    );
  u1_plasma_top_u1_plasma_cpu_data_r_26_mux000044_SW0 : X_MUX2
    port map (
      IA => N2405,
      IB => N2406,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      O => N1947
    );
  u1_plasma_top_u1_plasma_cpu_data_r_26_mux000044_SW0_F : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 26),
      ADR1 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(0),
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(1),
      ADR3 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(2),
      O => N2405
    );
  u1_plasma_top_u1_plasma_cpu_data_r_26_mux000044_SW0_G : X_LUT4
    generic map(
      INIT => X"27AF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_read(26),
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 26),
      O => N2406
    );
  u1_plasma_top_u1_plasma_cpu_data_r_25_mux000044_SW0 : X_MUX2
    port map (
      IA => N2407,
      IB => N2408,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      O => N1949
    );
  u1_plasma_top_u1_plasma_cpu_data_r_25_mux000044_SW0_F : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 25),
      ADR1 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(0),
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(1),
      ADR3 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(2),
      O => N2407
    );
  u1_plasma_top_u1_plasma_cpu_data_r_25_mux000044_SW0_G : X_LUT4
    generic map(
      INIT => X"27AF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_read(25),
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 25),
      O => N2408
    );
  u1_plasma_top_u1_plasma_cpu_data_r_9_mux000044_SW0 : X_MUX2
    port map (
      IA => N2409,
      IB => N2410,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      O => N1951
    );
  u1_plasma_top_u1_plasma_cpu_data_r_9_mux000044_SW0_F : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 9),
      ADR1 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(0),
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(1),
      ADR3 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(2),
      O => N2409
    );
  u1_plasma_top_u1_plasma_cpu_data_r_9_mux000044_SW0_G : X_LUT4
    generic map(
      INIT => X"27AF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_read(9),
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 9),
      O => N2410
    );
  u1_plasma_top_u1_plasma_cpu_data_r_14_mux000044_SW0 : X_MUX2
    port map (
      IA => N2411,
      IB => N2412,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      O => N1953
    );
  u1_plasma_top_u1_plasma_cpu_data_r_14_mux000044_SW0_F : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 14),
      ADR1 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(0),
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(1),
      ADR3 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(2),
      O => N2411
    );
  u1_plasma_top_u1_plasma_cpu_data_r_14_mux000044_SW0_G : X_LUT4
    generic map(
      INIT => X"27AF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_read(14),
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 14),
      O => N2412
    );
  u1_plasma_top_u1_plasma_cpu_data_r_13_mux000044_SW0 : X_MUX2
    port map (
      IA => N2413,
      IB => N2414,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      O => N1955
    );
  u1_plasma_top_u1_plasma_cpu_data_r_13_mux000044_SW0_F : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 13),
      ADR1 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(0),
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(1),
      ADR3 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(2),
      O => N2413
    );
  u1_plasma_top_u1_plasma_cpu_data_r_13_mux000044_SW0_G : X_LUT4
    generic map(
      INIT => X"27AF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_read(13),
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 13),
      O => N2414
    );
  u1_plasma_top_u1_plasma_cpu_data_r_12_mux000044_SW0 : X_MUX2
    port map (
      IA => N2415,
      IB => N2416,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      O => N1957
    );
  u1_plasma_top_u1_plasma_cpu_data_r_12_mux000044_SW0_F : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 12),
      ADR1 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(0),
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(1),
      ADR3 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(2),
      O => N2415
    );
  u1_plasma_top_u1_plasma_cpu_data_r_12_mux000044_SW0_G : X_LUT4
    generic map(
      INIT => X"27AF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_read(12),
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 12),
      O => N2416
    );
  u1_plasma_top_u1_plasma_cpu_data_r_11_mux000044_SW0 : X_MUX2
    port map (
      IA => N2417,
      IB => N2418,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      O => N1959
    );
  u1_plasma_top_u1_plasma_cpu_data_r_11_mux000044_SW0_F : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 11),
      ADR1 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(0),
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(1),
      ADR3 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(2),
      O => N2417
    );
  u1_plasma_top_u1_plasma_cpu_data_r_11_mux000044_SW0_G : X_LUT4
    generic map(
      INIT => X"27AF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_read(11),
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 11),
      O => N2418
    );
  u1_plasma_top_u1_plasma_cpu_data_r_10_mux000044_SW0 : X_MUX2
    port map (
      IA => N2419,
      IB => N2420,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      O => N1961
    );
  u1_plasma_top_u1_plasma_cpu_data_r_10_mux000044_SW0_F : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 10),
      ADR1 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(0),
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(1),
      ADR3 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(2),
      O => N2419
    );
  u1_plasma_top_u1_plasma_cpu_data_r_10_mux000044_SW0_G : X_LUT4
    generic map(
      INIT => X"27AF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_read(10),
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 10),
      O => N2420
    );
  u1_plasma_top_u1_plasma_cpu_data_r_24_mux000044_SW0 : X_MUX2
    port map (
      IA => N2421,
      IB => N2422,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      O => N1963
    );
  u1_plasma_top_u1_plasma_cpu_data_r_24_mux000044_SW0_F : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 24),
      ADR1 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(0),
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(1),
      ADR3 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(2),
      O => N2421
    );
  u1_plasma_top_u1_plasma_cpu_data_r_24_mux000044_SW0_G : X_LUT4
    generic map(
      INIT => X"27AF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_read(24),
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 24),
      O => N2422
    );
  u1_plasma_top_u1_plasma_cpu_data_r_8_mux000044_SW0 : X_MUX2
    port map (
      IA => N2423,
      IB => N2424,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      O => N1979
    );
  u1_plasma_top_u1_plasma_cpu_data_r_8_mux000044_SW0_F : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 8),
      ADR1 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(0),
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(1),
      ADR3 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(2),
      O => N2423
    );
  u1_plasma_top_u1_plasma_cpu_data_r_8_mux000044_SW0_G : X_LUT4
    generic map(
      INIT => X"27AF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_read(8),
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 8),
      O => N2424
    );
  u1_plasma_top_u1_plasma_cpu_data_r_17_mux000044_SW0 : X_MUX2
    port map (
      IA => N2425,
      IB => N2426,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      O => N1965
    );
  u1_plasma_top_u1_plasma_cpu_data_r_17_mux000044_SW0_F : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 17),
      ADR1 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(0),
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(1),
      ADR3 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(2),
      O => N2425
    );
  u1_plasma_top_u1_plasma_cpu_data_r_17_mux000044_SW0_G : X_LUT4
    generic map(
      INIT => X"27AF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_read(17),
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 17),
      O => N2426
    );
  u1_plasma_top_u1_plasma_cpu_data_r_16_mux000044_SW0 : X_MUX2
    port map (
      IA => N2427,
      IB => N2428,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      O => N1967
    );
  u1_plasma_top_u1_plasma_cpu_data_r_16_mux000044_SW0_F : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 16),
      ADR1 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(0),
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(1),
      ADR3 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(2),
      O => N2427
    );
  u1_plasma_top_u1_plasma_cpu_data_r_16_mux000044_SW0_G : X_LUT4
    generic map(
      INIT => X"27AF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_read(16),
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 16),
      O => N2428
    );
  u1_plasma_top_u1_plasma_cpu_data_r_22_mux000044_SW0 : X_MUX2
    port map (
      IA => N2429,
      IB => N2430,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      O => N1969
    );
  u1_plasma_top_u1_plasma_cpu_data_r_22_mux000044_SW0_F : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 22),
      ADR1 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(0),
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(1),
      ADR3 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(2),
      O => N2429
    );
  u1_plasma_top_u1_plasma_cpu_data_r_22_mux000044_SW0_G : X_LUT4
    generic map(
      INIT => X"27AF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_read(22),
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 22),
      O => N2430
    );
  u1_plasma_top_u1_plasma_cpu_data_r_21_mux000044_SW0 : X_MUX2
    port map (
      IA => N2431,
      IB => N2432,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      O => N1971
    );
  u1_plasma_top_u1_plasma_cpu_data_r_21_mux000044_SW0_F : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 21),
      ADR1 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(0),
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(1),
      ADR3 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(2),
      O => N2431
    );
  u1_plasma_top_u1_plasma_cpu_data_r_21_mux000044_SW0_G : X_LUT4
    generic map(
      INIT => X"27AF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_read(21),
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 21),
      O => N2432
    );
  u1_plasma_top_u1_plasma_cpu_data_r_20_mux000044_SW0 : X_MUX2
    port map (
      IA => N2433,
      IB => N2434,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      O => N1973
    );
  u1_plasma_top_u1_plasma_cpu_data_r_20_mux000044_SW0_F : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 20),
      ADR1 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(0),
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(1),
      ADR3 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(2),
      O => N2433
    );
  u1_plasma_top_u1_plasma_cpu_data_r_20_mux000044_SW0_G : X_LUT4
    generic map(
      INIT => X"27AF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_read(20),
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 20),
      O => N2434
    );
  u1_plasma_top_u1_plasma_cpu_data_r_19_mux000044_SW0 : X_MUX2
    port map (
      IA => N2435,
      IB => N2436,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      O => N1975
    );
  u1_plasma_top_u1_plasma_cpu_data_r_19_mux000044_SW0_F : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 19),
      ADR1 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(0),
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(1),
      ADR3 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(2),
      O => N2435
    );
  u1_plasma_top_u1_plasma_cpu_data_r_19_mux000044_SW0_G : X_LUT4
    generic map(
      INIT => X"27AF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_read(19),
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 19),
      O => N2436
    );
  u1_plasma_top_u1_plasma_cpu_data_r_18_mux000044_SW0 : X_MUX2
    port map (
      IA => N2437,
      IB => N2438,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      O => N1977
    );
  u1_plasma_top_u1_plasma_cpu_data_r_18_mux000044_SW0_F : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 18),
      ADR1 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(0),
      ADR2 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(1),
      ADR3 => u1_plasma_top_u1_plasma_u2_boot_ram_block_sel_buf(2),
      O => N2437
    );
  u1_plasma_top_u1_plasma_cpu_data_r_18_mux000044_SW0_G : X_LUT4
    generic map(
      INIT => X"27AF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_N0,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_data_read(18),
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 18),
      O => N2438
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_46 : X_MUX2
    port map (
      IA => N2439,
      IB => N2440,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_46_3890
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_46_F : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(0),
      O => N2439
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_46_G : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => N2440
    );
  u1_plasma_top_u2_ddr_u2_ddr_SD_A_10_Q : X_MUX2
    port map (
      IA => N2441,
      IB => N2442,
      SEL => N7,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_10_OBUF_3264
    );
  u1_plasma_top_u2_ddr_u2_ddr_SD_A_10_F : X_LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_initiating,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_22_Q,
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_select_flag,
      ADR3 => N254,
      O => N2441
    );
  u1_plasma_top_u2_ddr_u2_ddr_SD_A_10_G : X_LUT4
    generic map(
      INIT => X"AADF"
    )
    port map (
      ADR0 => fpga_0_DDR_SDRAM_32Mx64_DDR_CASn_pin_OBUF_3281,
      ADR1 => u1_plasma_top_u2_ddr_address_ddr(22),
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      ADR3 => fpga_0_DDR_SDRAM_32Mx64_DDR_RASn_pin_OBUF_3331,
      O => N2442
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_206 : X_MUX2
    port map (
      IA => N2443,
      IB => N2444,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_206_4169
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_206_F : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_159_4168,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_144_4167,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_35_4174,
      O => N2443
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_206_G : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd0,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd5,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_35_4174,
      O => N2444
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_31_Q : X_MUX2
    port map (
      IA => N2445,
      IB => N2446,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(31)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_31_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(31),
      O => N2445
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_31_G : X_LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(15),
      O => N2446
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_27_Q : X_MUX2
    port map (
      IA => N2447,
      IB => N2448,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(27)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_27_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(27),
      O => N2447
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_27_G : X_LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(15),
      O => N2448
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_30_Q : X_MUX2
    port map (
      IA => N2449,
      IB => N2450,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(30)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_30_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(30),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(30),
      O => N2449
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_30_G : X_LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(15),
      O => N2450
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_17_Q : X_MUX2
    port map (
      IA => N2451,
      IB => N2452,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(17)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_17_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(17),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(17),
      O => N2451
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_17_G : X_LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(15),
      O => N2452
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_19_Q : X_MUX2
    port map (
      IA => N2453,
      IB => N2454,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(19)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_19_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(19),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(19),
      O => N2453
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_19_G : X_LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(19),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(15),
      O => N2454
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_25_Q : X_MUX2
    port map (
      IA => N2455,
      IB => N2456,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(25)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_25_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(25),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(25),
      O => N2455
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_25_G : X_LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(15),
      O => N2456
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_29_Q : X_MUX2
    port map (
      IA => N2457,
      IB => N2458,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(29)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_29_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(29),
      O => N2457
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_29_G : X_LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(15),
      O => N2458
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_22_Q : X_MUX2
    port map (
      IA => N2459,
      IB => N2460,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(22)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_22_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(22),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(22),
      O => N2459
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_22_G : X_LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(22),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(15),
      O => N2460
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_24_Q : X_MUX2
    port map (
      IA => N2461,
      IB => N2462,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(24)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_24_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(24),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(24),
      O => N2461
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_24_G : X_LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(24),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(15),
      O => N2462
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_23_Q : X_MUX2
    port map (
      IA => N2463,
      IB => N2464,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(23)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_23_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(23),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(23),
      O => N2463
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_23_G : X_LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(15),
      O => N2464
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_26_Q : X_MUX2
    port map (
      IA => N2465,
      IB => N2466,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(26)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_26_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(26),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(26),
      O => N2465
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_26_G : X_LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(15),
      O => N2466
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_28_Q : X_MUX2
    port map (
      IA => N2467,
      IB => N2468,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(28)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_28_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(28),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(28),
      O => N2467
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_28_G : X_LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(15),
      O => N2468
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_18_Q : X_MUX2
    port map (
      IA => N2469,
      IB => N2470,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(18)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_18_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(18),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(18),
      O => N2469
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_18_G : X_LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(18),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(15),
      O => N2470
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_20_Q : X_MUX2
    port map (
      IA => N2471,
      IB => N2472,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(20)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_20_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(20),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(20),
      O => N2471
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_20_G : X_LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(20),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(15),
      O => N2472
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_21_Q : X_MUX2
    port map (
      IA => N2473,
      IB => N2474,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001(21)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_21_F : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_delay_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_reg_dest_reg(21),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(21),
      O => N2473
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_mux0001_21_G : X_LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(21),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_b_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_b_source(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(15),
      O => N2474
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_15_mux00001 : X_MUX2
    port map (
      IA => N2475,
      IB => N2476,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_15_mux0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_15_mux00001_F : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1935,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_31_mux00004_3644,
      O => N2475
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_15_mux00001_G : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      ADR2 => N1937,
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r_15_mux00004_3611,
      O => N2476
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_7_50 : X_MUX2
    port map (
      IA => N2477,
      IB => N2478,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_7_50_5219
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_7_50_F : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1),
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r(23),
      ADR3 => u1_plasma_top_u1_plasma_cpu_data_r(7),
      O => N2477
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_7_50_G : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(1),
      ADR1 => u1_plasma_top_u1_plasma_cpu_data_r(7),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(3),
      O => N2478
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_176_SW0 : X_MUX2
    port map (
      IA => N2479,
      IB => N2480,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      O => N2077
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_176_SW0_F : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_16_bdd1,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_84_4088,
      O => N2479
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_176_SW0_G : X_LUT4
    generic map(
      INIT => X"5702"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd58,
      ADR2 => N158,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_16_bdd0,
      O => N2480
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_14 : X_MUX2
    port map (
      IA => N2481,
      IB => N2482,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd26
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_14_F : X_LUT3
    generic map(
      INIT => X"1B"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(5),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(3),
      O => N2481
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_14_G : X_LUT3
    generic map(
      INIT => X"1B"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(2),
      O => N2482
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_307 : X_MUX2
    port map (
      IA => N2483,
      IB => N2484,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0004_5277,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_307_4073
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_307_F : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => N1253,
      ADR1 => N905,
      ADR2 => N1254,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_301_4072,
      O => N2483
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_307_G : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => N1253,
      ADR1 => N906,
      ADR2 => N1254,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_301_4072,
      O => N2484
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_22_11_SW0 : X_MUX2
    port map (
      IA => N2485,
      IB => N2486,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0004_5277,
      O => N667
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_22_11_SW0_F : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N91,
      ADR1 => N905,
      ADR2 => N1373,
      ADR3 => N1374,
      O => N2485
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_22_11_SW0_G : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N91,
      ADR1 => N906,
      ADR2 => N1373,
      ADR3 => N1374,
      O => N2486
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0000_SW0 : X_MUX2
    port map (
      IA => N2487,
      IB => N2488,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11_1_5251,
      O => N420
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0000_SW0_F : X_LUT4
    generic map(
      INIT => X"EC80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_0_1_6254,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_1_1_6266,
      O => N2487
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0000_SW0_G : X_LUT4
    generic map(
      INIT => X"CF4D"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_1_1_6266,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_0_1_6254,
      O => N2488
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0002_SW0_SW0 : X_MUX2
    port map (
      IA => N2489,
      IB => N2490,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11_5250,
      O => N512
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0002_SW0_SW0_F : X_LUT4
    generic map(
      INIT => X"EC80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(7),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(8),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(7),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(8),
      O => N2489
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0002_SW0_SW0_G : X_LUT4
    generic map(
      INIT => X"7310"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(7),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(8),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(7),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(8),
      O => N2490
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0021_SW0_SW0 : X_MUX2
    port map (
      IA => N2491,
      IB => N2492,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11_5250,
      O => N515
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0021_SW0_SW0_F : X_LUT4
    generic map(
      INIT => X"EC80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(6),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(5),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(6),
      O => N2491
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0021_SW0_SW0_G : X_LUT4
    generic map(
      INIT => X"7310"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(6),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(5),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(6),
      O => N2492
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0002_SW0_SW1 : X_MUX2
    port map (
      IA => N2493,
      IB => N2494,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11_5250,
      O => N513
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0002_SW0_SW1_F : X_LUT4
    generic map(
      INIT => X"FCE8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(7),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(8),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(8),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(7),
      O => N2493
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0002_SW0_SW1_G : X_LUT4
    generic map(
      INIT => X"CF4D"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(7),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(8),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(8),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(7),
      O => N2494
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0031_SW0 : X_MUX2
    port map (
      IA => N2495,
      IB => N2496,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11_5250,
      O => N404
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0031_SW0_F : X_LUT4
    generic map(
      INIT => X"EC80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(11),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(12),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(11),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(12),
      O => N2495
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0031_SW0_G : X_LUT4
    generic map(
      INIT => X"7310"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(11),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(12),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(11),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(12),
      O => N2496
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0028_SW0 : X_MUX2
    port map (
      IA => N2497,
      IB => N2498,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11_5250,
      O => N407
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0028_SW0_F : X_LUT4
    generic map(
      INIT => X"EC80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(9),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(10),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(9),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(10),
      O => N2497
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0028_SW0_G : X_LUT4
    generic map(
      INIT => X"7310"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(9),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(10),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(9),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(10),
      O => N2498
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0031_SW1 : X_MUX2
    port map (
      IA => N2499,
      IB => N2500,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11_5250,
      O => N405
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0031_SW1_F : X_LUT4
    generic map(
      INIT => X"FCE8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(11),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(12),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(12),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(11),
      O => N2499
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0031_SW1_G : X_LUT4
    generic map(
      INIT => X"CF4D"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(11),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(12),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(12),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(11),
      O => N2500
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0021_SW0_SW1 : X_MUX2
    port map (
      IA => N2501,
      IB => N2502,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11_1_5251,
      O => N516
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0021_SW0_SW1_F : X_LUT4
    generic map(
      INIT => X"FCE8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(6),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(6),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(5),
      O => N2501
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0021_SW0_SW1_G : X_LUT4
    generic map(
      INIT => X"CF4D"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(6),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(6),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(5),
      O => N2502
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_106 : X_MUX2
    port map (
      IA => N2503,
      IB => N2504,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_18_bdd2,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_106_4101
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_106_F : X_LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_73_4111,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      O => N2503
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_106_G : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_73_4111,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      O => N2504
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_42 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_42_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(26),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(42),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_43 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_43_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(27),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(43),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_44 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_44_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(28),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(44),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_45 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_45_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(29),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(45),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_46 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_46_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(30),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(46),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_47 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_47_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(31),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(47),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_32 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_32_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(16),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(32),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_33 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_33_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(17),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(33),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_34 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_34_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(18),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(34),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_35 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_35_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(19),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(35),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_36 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_36_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(20),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(36),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_37 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_37_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(21),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(37),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_38 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_38_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(22),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(38),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_39 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_39_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(23),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(39),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_40 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_40_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(24),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(40),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_data_write2_41 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_41_C,
      RST => u1_plasma_top_reset,
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(25),
      O => u1_plasma_top_u2_ddr_u2_ddr_data_write2(41),
      CE => VCC,
      SET => GND
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag : X_RAMB16
    generic map(
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_B => X"000000000",
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_FILE => "NONE",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      WRITE_MODE_A => "WRITE_FIRST",
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_A => 9,
      WRITE_WIDTH_A => 9,
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      INIT_A => X"000000FFF",
      INVERT_CLK_DOA_REG => FALSE,
      INVERT_CLK_DOB_REG => FALSE,
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      SRVAL_A => X"000000000",
      WRITE_MODE_B => "WRITE_FIRST",
      SRVAL_B => X"000000000",
      EN_ECC_READ => FALSE,
      EN_ECC_WRITE => FALSE
    )
    port map (
      CASCADEINA => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_CASCADEINB_UNCONNECTED,
      CLKA => u1_plasma_top_clk,
      CLKB => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_CLKB_UNCONNECTED,
      ENA => N1,
      REGCEA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      REGCEB => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_REGCEB_UNCONNECTED,
      ENB => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ENB_UNCONNECTED,
      SSRA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SSRB => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_SSRB_UNCONNECTED,
      CASCADEOUTA => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_CASCADEOUTB_UNCONNECTED,
      ADDRA(14) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRA_14_UNCONNECTED,
      ADDRA(13) => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      ADDRA(12) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address(9),
      ADDRA(11) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address(8),
      ADDRA(10) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address(7),
      ADDRA(9) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address(6),
      ADDRA(8) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address(5),
      ADDRA(7) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address(4),
      ADDRA(6) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address(3),
      ADDRA(5) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address(2),
      ADDRA(4) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address(1),
      ADDRA(3) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_address(0),
      ADDRA(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRA_2_UNCONNECTED,
      ADDRA(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRA_1_UNCONNECTED,
      ADDRA(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRA_0_UNCONNECTED,
      ADDRB(14) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRB_14_UNCONNECTED,
      ADDRB(13) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRB_13_UNCONNECTED,
      ADDRB(12) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRB_12_UNCONNECTED,
      ADDRB(11) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRB_11_UNCONNECTED,
      ADDRB(10) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRB_10_UNCONNECTED,
      ADDRB(9) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRB_9_UNCONNECTED,
      ADDRB(8) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRB_8_UNCONNECTED,
      ADDRB(7) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRB_7_UNCONNECTED,
      ADDRB(6) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRB_6_UNCONNECTED,
      ADDRB(5) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRB_5_UNCONNECTED,
      ADDRB(4) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRB_4_UNCONNECTED,
      ADDRB(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRB_3_UNCONNECTED,
      ADDRB(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRB_2_UNCONNECTED,
      ADDRB(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRB_1_UNCONNECTED,
      ADDRB(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_ADDRB_0_UNCONNECTED,
      DIA(31) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_31_UNCONNECTED,
      DIA(30) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_30_UNCONNECTED,
      DIA(29) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_29_UNCONNECTED,
      DIA(28) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_28_UNCONNECTED,
      DIA(27) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_27_UNCONNECTED,
      DIA(26) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_26_UNCONNECTED,
      DIA(25) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_25_UNCONNECTED,
      DIA(24) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_24_UNCONNECTED,
      DIA(23) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_23_UNCONNECTED,
      DIA(22) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_22_UNCONNECTED,
      DIA(21) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_21_UNCONNECTED,
      DIA(20) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_20_UNCONNECTED,
      DIA(19) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_19_UNCONNECTED,
      DIA(18) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_18_UNCONNECTED,
      DIA(17) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_17_UNCONNECTED,
      DIA(16) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_16_UNCONNECTED,
      DIA(15) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_15_UNCONNECTED,
      DIA(14) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_14_UNCONNECTED,
      DIA(13) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_13_UNCONNECTED,
      DIA(12) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_12_UNCONNECTED,
      DIA(11) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_11_UNCONNECTED,
      DIA(10) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_10_UNCONNECTED,
      DIA(9) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_9_UNCONNECTED,
      DIA(8) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIA_8_UNCONNECTED,
      DIA(7) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in(7),
      DIA(6) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in(6),
      DIA(5) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in(5),
      DIA(4) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in(4),
      DIA(3) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in(3),
      DIA(2) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in(2),
      DIA(1) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in(1),
      DIA(0) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in(0),
      DIB(31) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_31_UNCONNECTED,
      DIB(30) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_30_UNCONNECTED,
      DIB(29) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_29_UNCONNECTED,
      DIB(28) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_28_UNCONNECTED,
      DIB(27) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_27_UNCONNECTED,
      DIB(26) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_26_UNCONNECTED,
      DIB(25) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_25_UNCONNECTED,
      DIB(24) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_24_UNCONNECTED,
      DIB(23) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_23_UNCONNECTED,
      DIB(22) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_22_UNCONNECTED,
      DIB(21) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_21_UNCONNECTED,
      DIB(20) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_20_UNCONNECTED,
      DIB(19) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_19_UNCONNECTED,
      DIB(18) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_18_UNCONNECTED,
      DIB(17) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_17_UNCONNECTED,
      DIB(16) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_16_UNCONNECTED,
      DIB(15) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_15_UNCONNECTED,
      DIB(14) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_14_UNCONNECTED,
      DIB(13) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_13_UNCONNECTED,
      DIB(12) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_12_UNCONNECTED,
      DIB(11) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_11_UNCONNECTED,
      DIB(10) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_10_UNCONNECTED,
      DIB(9) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_9_UNCONNECTED,
      DIB(8) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_8_UNCONNECTED,
      DIB(7) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_7_UNCONNECTED,
      DIB(6) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_6_UNCONNECTED,
      DIB(5) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_5_UNCONNECTED,
      DIB(4) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_4_UNCONNECTED,
      DIB(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_3_UNCONNECTED,
      DIB(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_2_UNCONNECTED,
      DIB(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_1_UNCONNECTED,
      DIB(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIB_0_UNCONNECTED,
      DIPA(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIPA_1_UNCONNECTED,
      DIPA(0) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in(8),
      DIPB(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DIPB_0_UNCONNECTED,
      WEA(3) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_we,
      WEA(2) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_we,
      WEA(1) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_we,
      WEA(0) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_we,
      WEB(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_WEB_3_UNCONNECTED,
      WEB(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_WEB_2_UNCONNECTED,
      WEB(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_WEB_1_UNCONNECTED,
      WEB(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_WEB_0_UNCONNECTED,
      DOA(31) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_31_UNCONNECTED,
      DOA(30) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_30_UNCONNECTED,
      DOA(29) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_29_UNCONNECTED,
      DOA(28) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_28_UNCONNECTED,
      DOA(27) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_27_UNCONNECTED,
      DOA(26) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_26_UNCONNECTED,
      DOA(25) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_25_UNCONNECTED,
      DOA(24) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_24_UNCONNECTED,
      DOA(23) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_23_UNCONNECTED,
      DOA(22) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_22_UNCONNECTED,
      DOA(21) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_21_UNCONNECTED,
      DOA(20) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_20_UNCONNECTED,
      DOA(19) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_19_UNCONNECTED,
      DOA(18) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_18_UNCONNECTED,
      DOA(17) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_17_UNCONNECTED,
      DOA(16) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_16_UNCONNECTED,
      DOA(15) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_15_UNCONNECTED,
      DOA(14) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_14_UNCONNECTED,
      DOA(13) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_13_UNCONNECTED,
      DOA(12) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_12_UNCONNECTED,
      DOA(11) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_11_UNCONNECTED,
      DOA(10) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_10_UNCONNECTED,
      DOA(9) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_9_UNCONNECTED,
      DOA(8) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOA_8_UNCONNECTED,
      DOA(7) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_out(7),
      DOA(6) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_out(6),
      DOA(5) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_out(5),
      DOA(4) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_out(4),
      DOA(3) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_out(3),
      DOA(2) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_out(2),
      DOA(1) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_out(1),
      DOA(0) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_out(0),
      DOB(31) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_31_UNCONNECTED,
      DOB(30) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_30_UNCONNECTED,
      DOB(29) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_29_UNCONNECTED,
      DOB(28) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_28_UNCONNECTED,
      DOB(27) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_27_UNCONNECTED,
      DOB(26) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_26_UNCONNECTED,
      DOB(25) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_25_UNCONNECTED,
      DOB(24) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_24_UNCONNECTED,
      DOB(23) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_23_UNCONNECTED,
      DOB(22) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_22_UNCONNECTED,
      DOB(21) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_21_UNCONNECTED,
      DOB(20) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_20_UNCONNECTED,
      DOB(19) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_19_UNCONNECTED,
      DOB(18) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_18_UNCONNECTED,
      DOB(17) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_17_UNCONNECTED,
      DOB(16) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_16_UNCONNECTED,
      DOB(15) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_15_UNCONNECTED,
      DOB(14) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_14_UNCONNECTED,
      DOB(13) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_13_UNCONNECTED,
      DOB(12) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_12_UNCONNECTED,
      DOB(11) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_11_UNCONNECTED,
      DOB(10) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_10_UNCONNECTED,
      DOB(9) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_9_UNCONNECTED,
      DOB(8) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_8_UNCONNECTED,
      DOB(7) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_7_UNCONNECTED,
      DOB(6) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_6_UNCONNECTED,
      DOB(5) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_5_UNCONNECTED,
      DOB(4) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_4_UNCONNECTED,
      DOB(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_3_UNCONNECTED,
      DOB(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_2_UNCONNECTED,
      DOB(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_1_UNCONNECTED,
      DOB(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOB_0_UNCONNECTED,
      DOPA(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOPA_1_UNCONNECTED,
      DOPA(0) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_out(8),
      DOPB(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_DOPB_0_UNCONNECTED
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0 : X_RAMB16
    generic map(
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_B => X"000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      INIT_00 => X"000000000000000000000000000000000000000000000000000000000F0B0703",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_A => 9,
      WRITE_WIDTH_A => 9,
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      INIT_A => X"000000000",
      INVERT_CLK_DOA_REG => FALSE,
      INVERT_CLK_DOB_REG => FALSE,
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      SRVAL_A => X"000000000",
      WRITE_MODE_B => "WRITE_FIRST",
      SRVAL_B => X"000000000",
      EN_ECC_READ => FALSE,
      EN_ECC_WRITE => FALSE
    )
    port map (
      CASCADEINA => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_CASCADEINB_UNCONNECTED,
      CLKA => u1_plasma_top_clk,
      CLKB => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_CLKB_UNCONNECTED,
      ENA => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_enable(0),
      REGCEA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      REGCEB => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_REGCEB_UNCONNECTED,
      ENB => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ENB_UNCONNECTED,
      SSRA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SSRB => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_SSRB_UNCONNECTED,
      CASCADEOUTA => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_CASCADEOUTB_UNCONNECTED,
      ADDRA(14) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRA_14_UNCONNECTED,
      ADDRA(13) => u1_plasma_top_u1_plasma_cache_ram_address(12),
      ADDRA(12) => u1_plasma_top_u1_plasma_address_next_11_Q,
      ADDRA(11) => u1_plasma_top_u1_plasma_address_next_10_Q,
      ADDRA(10) => u1_plasma_top_u1_plasma_address_next_9_Q,
      ADDRA(9) => u1_plasma_top_u1_plasma_address_next_8_Q,
      ADDRA(8) => u1_plasma_top_u1_plasma_address_next_7_Q,
      ADDRA(7) => u1_plasma_top_u1_plasma_address_next_6_Q,
      ADDRA(6) => u1_plasma_top_u1_plasma_address_next_5_Q,
      ADDRA(5) => u1_plasma_top_u1_plasma_address_next_4_Q,
      ADDRA(4) => u1_plasma_top_u1_plasma_address_next_3_Q,
      ADDRA(3) => u1_plasma_top_u1_plasma_address_next_2_Q,
      ADDRA(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRA_2_UNCONNECTED,
      ADDRA(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRA_1_UNCONNECTED,
      ADDRA(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRA_0_UNCONNECTED,
      ADDRB(14) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRB_14_UNCONNECTED,
      ADDRB(13) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRB_13_UNCONNECTED,
      ADDRB(12) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRB_12_UNCONNECTED,
      ADDRB(11) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRB_11_UNCONNECTED,
      ADDRB(10) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRB_10_UNCONNECTED,
      ADDRB(9) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRB_9_UNCONNECTED,
      ADDRB(8) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRB_8_UNCONNECTED,
      ADDRB(7) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRB_7_UNCONNECTED,
      ADDRB(6) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRB_6_UNCONNECTED,
      ADDRB(5) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRB_5_UNCONNECTED,
      ADDRB(4) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRB_4_UNCONNECTED,
      ADDRB(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRB_3_UNCONNECTED,
      ADDRB(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRB_2_UNCONNECTED,
      ADDRB(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRB_1_UNCONNECTED,
      ADDRB(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_ADDRB_0_UNCONNECTED,
      DIA(31) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_31_UNCONNECTED,
      DIA(30) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_30_UNCONNECTED,
      DIA(29) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_29_UNCONNECTED,
      DIA(28) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_28_UNCONNECTED,
      DIA(27) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_27_UNCONNECTED,
      DIA(26) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_26_UNCONNECTED,
      DIA(25) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_25_UNCONNECTED,
      DIA(24) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_24_UNCONNECTED,
      DIA(23) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_23_UNCONNECTED,
      DIA(22) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_22_UNCONNECTED,
      DIA(21) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_21_UNCONNECTED,
      DIA(20) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_20_UNCONNECTED,
      DIA(19) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_19_UNCONNECTED,
      DIA(18) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_18_UNCONNECTED,
      DIA(17) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_17_UNCONNECTED,
      DIA(16) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_16_UNCONNECTED,
      DIA(15) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_15_UNCONNECTED,
      DIA(14) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_14_UNCONNECTED,
      DIA(13) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_13_UNCONNECTED,
      DIA(12) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_12_UNCONNECTED,
      DIA(11) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_11_UNCONNECTED,
      DIA(10) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_10_UNCONNECTED,
      DIA(9) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_9_UNCONNECTED,
      DIA(8) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIA_8_UNCONNECTED,
      DIA(7) => u1_plasma_top_u1_plasma_cache_ram_data_w(7),
      DIA(6) => u1_plasma_top_u1_plasma_cache_ram_data_w(6),
      DIA(5) => u1_plasma_top_u1_plasma_cache_ram_data_w(5),
      DIA(4) => u1_plasma_top_u1_plasma_cache_ram_data_w(4),
      DIA(3) => u1_plasma_top_u1_plasma_cache_ram_data_w(3),
      DIA(2) => u1_plasma_top_u1_plasma_cache_ram_data_w(2),
      DIA(1) => u1_plasma_top_u1_plasma_cache_ram_data_w(1),
      DIA(0) => u1_plasma_top_u1_plasma_cache_ram_data_w(0),
      DIB(31) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_31_UNCONNECTED,
      DIB(30) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_30_UNCONNECTED,
      DIB(29) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_29_UNCONNECTED,
      DIB(28) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_28_UNCONNECTED,
      DIB(27) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_27_UNCONNECTED,
      DIB(26) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_26_UNCONNECTED,
      DIB(25) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_25_UNCONNECTED,
      DIB(24) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_24_UNCONNECTED,
      DIB(23) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_23_UNCONNECTED,
      DIB(22) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_22_UNCONNECTED,
      DIB(21) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_21_UNCONNECTED,
      DIB(20) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_20_UNCONNECTED,
      DIB(19) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_19_UNCONNECTED,
      DIB(18) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_18_UNCONNECTED,
      DIB(17) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_17_UNCONNECTED,
      DIB(16) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_16_UNCONNECTED,
      DIB(15) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_15_UNCONNECTED,
      DIB(14) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_14_UNCONNECTED,
      DIB(13) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_13_UNCONNECTED,
      DIB(12) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_12_UNCONNECTED,
      DIB(11) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_11_UNCONNECTED,
      DIB(10) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_10_UNCONNECTED,
      DIB(9) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_9_UNCONNECTED,
      DIB(8) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_8_UNCONNECTED,
      DIB(7) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_7_UNCONNECTED,
      DIB(6) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_6_UNCONNECTED,
      DIB(5) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_5_UNCONNECTED,
      DIB(4) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_4_UNCONNECTED,
      DIB(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_3_UNCONNECTED,
      DIB(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_2_UNCONNECTED,
      DIB(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_1_UNCONNECTED,
      DIB(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIB_0_UNCONNECTED,
      DIPA(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIPA_1_UNCONNECTED,
      DIPA(0) => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      DIPB(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DIPB_0_UNCONNECTED,
      WEA(3) => u1_plasma_top_u1_plasma_cache_ram_byte_we(0),
      WEA(2) => u1_plasma_top_u1_plasma_cache_ram_byte_we(0),
      WEA(1) => u1_plasma_top_u1_plasma_cache_ram_byte_we(0),
      WEA(0) => u1_plasma_top_u1_plasma_cache_ram_byte_we(0),
      WEB(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_WEB_3_UNCONNECTED,
      WEB(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_WEB_2_UNCONNECTED,
      WEB(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_WEB_1_UNCONNECTED,
      WEB(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_WEB_0_UNCONNECTED,
      DOA(31) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_31_UNCONNECTED,
      DOA(30) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_30_UNCONNECTED,
      DOA(29) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_29_UNCONNECTED,
      DOA(28) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_28_UNCONNECTED,
      DOA(27) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_27_UNCONNECTED,
      DOA(26) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_26_UNCONNECTED,
      DOA(25) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_25_UNCONNECTED,
      DOA(24) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_24_UNCONNECTED,
      DOA(23) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_23_UNCONNECTED,
      DOA(22) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_22_UNCONNECTED,
      DOA(21) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_21_UNCONNECTED,
      DOA(20) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_20_UNCONNECTED,
      DOA(19) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_19_UNCONNECTED,
      DOA(18) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_18_UNCONNECTED,
      DOA(17) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_17_UNCONNECTED,
      DOA(16) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_16_UNCONNECTED,
      DOA(15) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_15_UNCONNECTED,
      DOA(14) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_14_UNCONNECTED,
      DOA(13) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_13_UNCONNECTED,
      DOA(12) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_12_UNCONNECTED,
      DOA(11) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_11_UNCONNECTED,
      DOA(10) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_10_UNCONNECTED,
      DOA(9) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_9_UNCONNECTED,
      DOA(8) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOA_8_UNCONNECTED,
      DOA(7) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 7),
      DOA(6) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 6),
      DOA(5) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 5),
      DOA(4) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 4),
      DOA(3) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 3),
      DOA(2) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 2),
      DOA(1) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 1),
      DOA(0) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 0),
      DOB(31) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_31_UNCONNECTED,
      DOB(30) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_30_UNCONNECTED,
      DOB(29) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_29_UNCONNECTED,
      DOB(28) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_28_UNCONNECTED,
      DOB(27) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_27_UNCONNECTED,
      DOB(26) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_26_UNCONNECTED,
      DOB(25) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_25_UNCONNECTED,
      DOB(24) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_24_UNCONNECTED,
      DOB(23) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_23_UNCONNECTED,
      DOB(22) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_22_UNCONNECTED,
      DOB(21) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_21_UNCONNECTED,
      DOB(20) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_20_UNCONNECTED,
      DOB(19) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_19_UNCONNECTED,
      DOB(18) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_18_UNCONNECTED,
      DOB(17) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_17_UNCONNECTED,
      DOB(16) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_16_UNCONNECTED,
      DOB(15) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_15_UNCONNECTED,
      DOB(14) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_14_UNCONNECTED,
      DOB(13) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_13_UNCONNECTED,
      DOB(12) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_12_UNCONNECTED,
      DOB(11) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_11_UNCONNECTED,
      DOB(10) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_10_UNCONNECTED,
      DOB(9) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_9_UNCONNECTED,
      DOB(8) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_8_UNCONNECTED,
      DOB(7) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_7_UNCONNECTED,
      DOB(6) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_6_UNCONNECTED,
      DOB(5) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_5_UNCONNECTED,
      DOB(4) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_4_UNCONNECTED,
      DOB(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_3_UNCONNECTED,
      DOB(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_2_UNCONNECTED,
      DOB(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_1_UNCONNECTED,
      DOB(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOB_0_UNCONNECTED,
      DOPA(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOPA_0_UNCONNECTED,
      DOPB(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte0_DOPB_0_UNCONNECTED
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1 : X_RAMB16
    generic map(
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_B => X"000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      INIT_00 => X"000000000000000000000000000000000000000000000000000000000E0A0602",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_A => 9,
      WRITE_WIDTH_A => 9,
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      INIT_A => X"000000000",
      INVERT_CLK_DOA_REG => FALSE,
      INVERT_CLK_DOB_REG => FALSE,
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      SRVAL_A => X"000000000",
      WRITE_MODE_B => "WRITE_FIRST",
      SRVAL_B => X"000000000",
      EN_ECC_READ => FALSE,
      EN_ECC_WRITE => FALSE
    )
    port map (
      CASCADEINA => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_CASCADEINB_UNCONNECTED,
      CLKA => u1_plasma_top_clk,
      CLKB => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_CLKB_UNCONNECTED,
      ENA => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_enable(0),
      REGCEA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      REGCEB => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_REGCEB_UNCONNECTED,
      ENB => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ENB_UNCONNECTED,
      SSRA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SSRB => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_SSRB_UNCONNECTED,
      CASCADEOUTA => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_CASCADEOUTB_UNCONNECTED,
      ADDRA(14) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRA_14_UNCONNECTED,
      ADDRA(13) => u1_plasma_top_u1_plasma_cache_ram_address(12),
      ADDRA(12) => u1_plasma_top_u1_plasma_address_next_11_Q,
      ADDRA(11) => u1_plasma_top_u1_plasma_address_next_10_Q,
      ADDRA(10) => u1_plasma_top_u1_plasma_address_next_9_Q,
      ADDRA(9) => u1_plasma_top_u1_plasma_address_next_8_Q,
      ADDRA(8) => u1_plasma_top_u1_plasma_address_next_7_Q,
      ADDRA(7) => u1_plasma_top_u1_plasma_address_next_6_Q,
      ADDRA(6) => u1_plasma_top_u1_plasma_address_next_5_Q,
      ADDRA(5) => u1_plasma_top_u1_plasma_address_next_4_Q,
      ADDRA(4) => u1_plasma_top_u1_plasma_address_next_3_Q,
      ADDRA(3) => u1_plasma_top_u1_plasma_address_next_2_Q,
      ADDRA(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRA_2_UNCONNECTED,
      ADDRA(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRA_1_UNCONNECTED,
      ADDRA(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRA_0_UNCONNECTED,
      ADDRB(14) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRB_14_UNCONNECTED,
      ADDRB(13) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRB_13_UNCONNECTED,
      ADDRB(12) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRB_12_UNCONNECTED,
      ADDRB(11) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRB_11_UNCONNECTED,
      ADDRB(10) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRB_10_UNCONNECTED,
      ADDRB(9) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRB_9_UNCONNECTED,
      ADDRB(8) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRB_8_UNCONNECTED,
      ADDRB(7) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRB_7_UNCONNECTED,
      ADDRB(6) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRB_6_UNCONNECTED,
      ADDRB(5) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRB_5_UNCONNECTED,
      ADDRB(4) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRB_4_UNCONNECTED,
      ADDRB(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRB_3_UNCONNECTED,
      ADDRB(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRB_2_UNCONNECTED,
      ADDRB(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRB_1_UNCONNECTED,
      ADDRB(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_ADDRB_0_UNCONNECTED,
      DIA(31) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_31_UNCONNECTED,
      DIA(30) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_30_UNCONNECTED,
      DIA(29) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_29_UNCONNECTED,
      DIA(28) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_28_UNCONNECTED,
      DIA(27) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_27_UNCONNECTED,
      DIA(26) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_26_UNCONNECTED,
      DIA(25) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_25_UNCONNECTED,
      DIA(24) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_24_UNCONNECTED,
      DIA(23) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_23_UNCONNECTED,
      DIA(22) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_22_UNCONNECTED,
      DIA(21) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_21_UNCONNECTED,
      DIA(20) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_20_UNCONNECTED,
      DIA(19) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_19_UNCONNECTED,
      DIA(18) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_18_UNCONNECTED,
      DIA(17) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_17_UNCONNECTED,
      DIA(16) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_16_UNCONNECTED,
      DIA(15) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_15_UNCONNECTED,
      DIA(14) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_14_UNCONNECTED,
      DIA(13) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_13_UNCONNECTED,
      DIA(12) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_12_UNCONNECTED,
      DIA(11) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_11_UNCONNECTED,
      DIA(10) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_10_UNCONNECTED,
      DIA(9) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_9_UNCONNECTED,
      DIA(8) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIA_8_UNCONNECTED,
      DIA(7) => u1_plasma_top_u1_plasma_cache_ram_data_w(15),
      DIA(6) => u1_plasma_top_u1_plasma_cache_ram_data_w(14),
      DIA(5) => u1_plasma_top_u1_plasma_cache_ram_data_w(13),
      DIA(4) => u1_plasma_top_u1_plasma_cache_ram_data_w(12),
      DIA(3) => u1_plasma_top_u1_plasma_cache_ram_data_w(11),
      DIA(2) => u1_plasma_top_u1_plasma_cache_ram_data_w(10),
      DIA(1) => u1_plasma_top_u1_plasma_cache_ram_data_w(9),
      DIA(0) => u1_plasma_top_u1_plasma_cache_ram_data_w(8),
      DIB(31) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_31_UNCONNECTED,
      DIB(30) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_30_UNCONNECTED,
      DIB(29) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_29_UNCONNECTED,
      DIB(28) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_28_UNCONNECTED,
      DIB(27) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_27_UNCONNECTED,
      DIB(26) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_26_UNCONNECTED,
      DIB(25) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_25_UNCONNECTED,
      DIB(24) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_24_UNCONNECTED,
      DIB(23) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_23_UNCONNECTED,
      DIB(22) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_22_UNCONNECTED,
      DIB(21) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_21_UNCONNECTED,
      DIB(20) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_20_UNCONNECTED,
      DIB(19) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_19_UNCONNECTED,
      DIB(18) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_18_UNCONNECTED,
      DIB(17) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_17_UNCONNECTED,
      DIB(16) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_16_UNCONNECTED,
      DIB(15) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_15_UNCONNECTED,
      DIB(14) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_14_UNCONNECTED,
      DIB(13) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_13_UNCONNECTED,
      DIB(12) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_12_UNCONNECTED,
      DIB(11) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_11_UNCONNECTED,
      DIB(10) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_10_UNCONNECTED,
      DIB(9) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_9_UNCONNECTED,
      DIB(8) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_8_UNCONNECTED,
      DIB(7) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_7_UNCONNECTED,
      DIB(6) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_6_UNCONNECTED,
      DIB(5) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_5_UNCONNECTED,
      DIB(4) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_4_UNCONNECTED,
      DIB(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_3_UNCONNECTED,
      DIB(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_2_UNCONNECTED,
      DIB(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_1_UNCONNECTED,
      DIB(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIB_0_UNCONNECTED,
      DIPA(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIPA_1_UNCONNECTED,
      DIPA(0) => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      DIPB(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DIPB_0_UNCONNECTED,
      WEA(3) => u1_plasma_top_u1_plasma_cache_ram_byte_we(1),
      WEA(2) => u1_plasma_top_u1_plasma_cache_ram_byte_we(1),
      WEA(1) => u1_plasma_top_u1_plasma_cache_ram_byte_we(1),
      WEA(0) => u1_plasma_top_u1_plasma_cache_ram_byte_we(1),
      WEB(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_WEB_3_UNCONNECTED,
      WEB(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_WEB_2_UNCONNECTED,
      WEB(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_WEB_1_UNCONNECTED,
      WEB(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_WEB_0_UNCONNECTED,
      DOA(31) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_31_UNCONNECTED,
      DOA(30) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_30_UNCONNECTED,
      DOA(29) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_29_UNCONNECTED,
      DOA(28) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_28_UNCONNECTED,
      DOA(27) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_27_UNCONNECTED,
      DOA(26) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_26_UNCONNECTED,
      DOA(25) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_25_UNCONNECTED,
      DOA(24) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_24_UNCONNECTED,
      DOA(23) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_23_UNCONNECTED,
      DOA(22) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_22_UNCONNECTED,
      DOA(21) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_21_UNCONNECTED,
      DOA(20) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_20_UNCONNECTED,
      DOA(19) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_19_UNCONNECTED,
      DOA(18) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_18_UNCONNECTED,
      DOA(17) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_17_UNCONNECTED,
      DOA(16) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_16_UNCONNECTED,
      DOA(15) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_15_UNCONNECTED,
      DOA(14) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_14_UNCONNECTED,
      DOA(13) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_13_UNCONNECTED,
      DOA(12) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_12_UNCONNECTED,
      DOA(11) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_11_UNCONNECTED,
      DOA(10) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_10_UNCONNECTED,
      DOA(9) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_9_UNCONNECTED,
      DOA(8) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOA_8_UNCONNECTED,
      DOA(7) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 15),
      DOA(6) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 14),
      DOA(5) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 13),
      DOA(4) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 12),
      DOA(3) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 11),
      DOA(2) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 10),
      DOA(1) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 9),
      DOA(0) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 8),
      DOB(31) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_31_UNCONNECTED,
      DOB(30) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_30_UNCONNECTED,
      DOB(29) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_29_UNCONNECTED,
      DOB(28) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_28_UNCONNECTED,
      DOB(27) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_27_UNCONNECTED,
      DOB(26) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_26_UNCONNECTED,
      DOB(25) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_25_UNCONNECTED,
      DOB(24) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_24_UNCONNECTED,
      DOB(23) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_23_UNCONNECTED,
      DOB(22) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_22_UNCONNECTED,
      DOB(21) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_21_UNCONNECTED,
      DOB(20) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_20_UNCONNECTED,
      DOB(19) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_19_UNCONNECTED,
      DOB(18) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_18_UNCONNECTED,
      DOB(17) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_17_UNCONNECTED,
      DOB(16) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_16_UNCONNECTED,
      DOB(15) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_15_UNCONNECTED,
      DOB(14) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_14_UNCONNECTED,
      DOB(13) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_13_UNCONNECTED,
      DOB(12) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_12_UNCONNECTED,
      DOB(11) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_11_UNCONNECTED,
      DOB(10) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_10_UNCONNECTED,
      DOB(9) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_9_UNCONNECTED,
      DOB(8) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_8_UNCONNECTED,
      DOB(7) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_7_UNCONNECTED,
      DOB(6) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_6_UNCONNECTED,
      DOB(5) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_5_UNCONNECTED,
      DOB(4) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_4_UNCONNECTED,
      DOB(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_3_UNCONNECTED,
      DOB(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_2_UNCONNECTED,
      DOB(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_1_UNCONNECTED,
      DOB(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOB_0_UNCONNECTED,
      DOPA(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOPA_0_UNCONNECTED,
      DOPB(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte1_DOPB_0_UNCONNECTED
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2 : X_RAMB16
    generic map(
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_B => X"000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      INIT_00 => X"000000000000000000000000000000000000000000000000000000000D090501",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_A => 9,
      WRITE_WIDTH_A => 9,
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      INIT_A => X"000000000",
      INVERT_CLK_DOA_REG => FALSE,
      INVERT_CLK_DOB_REG => FALSE,
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      SRVAL_A => X"000000000",
      WRITE_MODE_B => "WRITE_FIRST",
      SRVAL_B => X"000000000",
      EN_ECC_READ => FALSE,
      EN_ECC_WRITE => FALSE
    )
    port map (
      CASCADEINA => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_CASCADEINB_UNCONNECTED,
      CLKA => u1_plasma_top_clk,
      CLKB => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_CLKB_UNCONNECTED,
      ENA => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_enable(0),
      REGCEA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      REGCEB => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_REGCEB_UNCONNECTED,
      ENB => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ENB_UNCONNECTED,
      SSRA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SSRB => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_SSRB_UNCONNECTED,
      CASCADEOUTA => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_CASCADEOUTB_UNCONNECTED,
      ADDRA(14) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRA_14_UNCONNECTED,
      ADDRA(13) => u1_plasma_top_u1_plasma_cache_ram_address(12),
      ADDRA(12) => u1_plasma_top_u1_plasma_address_next_11_Q,
      ADDRA(11) => u1_plasma_top_u1_plasma_address_next_10_Q,
      ADDRA(10) => u1_plasma_top_u1_plasma_address_next_9_Q,
      ADDRA(9) => u1_plasma_top_u1_plasma_address_next_8_Q,
      ADDRA(8) => u1_plasma_top_u1_plasma_address_next_7_Q,
      ADDRA(7) => u1_plasma_top_u1_plasma_address_next_6_Q,
      ADDRA(6) => u1_plasma_top_u1_plasma_address_next_5_Q,
      ADDRA(5) => u1_plasma_top_u1_plasma_address_next_4_Q,
      ADDRA(4) => u1_plasma_top_u1_plasma_address_next_3_Q,
      ADDRA(3) => u1_plasma_top_u1_plasma_address_next_2_Q,
      ADDRA(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRA_2_UNCONNECTED,
      ADDRA(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRA_1_UNCONNECTED,
      ADDRA(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRA_0_UNCONNECTED,
      ADDRB(14) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRB_14_UNCONNECTED,
      ADDRB(13) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRB_13_UNCONNECTED,
      ADDRB(12) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRB_12_UNCONNECTED,
      ADDRB(11) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRB_11_UNCONNECTED,
      ADDRB(10) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRB_10_UNCONNECTED,
      ADDRB(9) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRB_9_UNCONNECTED,
      ADDRB(8) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRB_8_UNCONNECTED,
      ADDRB(7) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRB_7_UNCONNECTED,
      ADDRB(6) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRB_6_UNCONNECTED,
      ADDRB(5) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRB_5_UNCONNECTED,
      ADDRB(4) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRB_4_UNCONNECTED,
      ADDRB(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRB_3_UNCONNECTED,
      ADDRB(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRB_2_UNCONNECTED,
      ADDRB(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRB_1_UNCONNECTED,
      ADDRB(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_ADDRB_0_UNCONNECTED,
      DIA(31) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_31_UNCONNECTED,
      DIA(30) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_30_UNCONNECTED,
      DIA(29) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_29_UNCONNECTED,
      DIA(28) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_28_UNCONNECTED,
      DIA(27) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_27_UNCONNECTED,
      DIA(26) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_26_UNCONNECTED,
      DIA(25) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_25_UNCONNECTED,
      DIA(24) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_24_UNCONNECTED,
      DIA(23) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_23_UNCONNECTED,
      DIA(22) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_22_UNCONNECTED,
      DIA(21) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_21_UNCONNECTED,
      DIA(20) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_20_UNCONNECTED,
      DIA(19) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_19_UNCONNECTED,
      DIA(18) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_18_UNCONNECTED,
      DIA(17) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_17_UNCONNECTED,
      DIA(16) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_16_UNCONNECTED,
      DIA(15) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_15_UNCONNECTED,
      DIA(14) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_14_UNCONNECTED,
      DIA(13) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_13_UNCONNECTED,
      DIA(12) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_12_UNCONNECTED,
      DIA(11) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_11_UNCONNECTED,
      DIA(10) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_10_UNCONNECTED,
      DIA(9) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_9_UNCONNECTED,
      DIA(8) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIA_8_UNCONNECTED,
      DIA(7) => u1_plasma_top_u1_plasma_cache_ram_data_w(23),
      DIA(6) => u1_plasma_top_u1_plasma_cache_ram_data_w(22),
      DIA(5) => u1_plasma_top_u1_plasma_cache_ram_data_w(21),
      DIA(4) => u1_plasma_top_u1_plasma_cache_ram_data_w(20),
      DIA(3) => u1_plasma_top_u1_plasma_cache_ram_data_w(19),
      DIA(2) => u1_plasma_top_u1_plasma_cache_ram_data_w(18),
      DIA(1) => u1_plasma_top_u1_plasma_cache_ram_data_w(17),
      DIA(0) => u1_plasma_top_u1_plasma_cache_ram_data_w(16),
      DIB(31) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_31_UNCONNECTED,
      DIB(30) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_30_UNCONNECTED,
      DIB(29) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_29_UNCONNECTED,
      DIB(28) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_28_UNCONNECTED,
      DIB(27) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_27_UNCONNECTED,
      DIB(26) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_26_UNCONNECTED,
      DIB(25) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_25_UNCONNECTED,
      DIB(24) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_24_UNCONNECTED,
      DIB(23) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_23_UNCONNECTED,
      DIB(22) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_22_UNCONNECTED,
      DIB(21) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_21_UNCONNECTED,
      DIB(20) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_20_UNCONNECTED,
      DIB(19) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_19_UNCONNECTED,
      DIB(18) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_18_UNCONNECTED,
      DIB(17) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_17_UNCONNECTED,
      DIB(16) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_16_UNCONNECTED,
      DIB(15) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_15_UNCONNECTED,
      DIB(14) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_14_UNCONNECTED,
      DIB(13) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_13_UNCONNECTED,
      DIB(12) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_12_UNCONNECTED,
      DIB(11) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_11_UNCONNECTED,
      DIB(10) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_10_UNCONNECTED,
      DIB(9) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_9_UNCONNECTED,
      DIB(8) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_8_UNCONNECTED,
      DIB(7) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_7_UNCONNECTED,
      DIB(6) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_6_UNCONNECTED,
      DIB(5) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_5_UNCONNECTED,
      DIB(4) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_4_UNCONNECTED,
      DIB(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_3_UNCONNECTED,
      DIB(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_2_UNCONNECTED,
      DIB(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_1_UNCONNECTED,
      DIB(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIB_0_UNCONNECTED,
      DIPA(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIPA_1_UNCONNECTED,
      DIPA(0) => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      DIPB(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DIPB_0_UNCONNECTED,
      WEA(3) => u1_plasma_top_u1_plasma_cache_ram_byte_we(2),
      WEA(2) => u1_plasma_top_u1_plasma_cache_ram_byte_we(2),
      WEA(1) => u1_plasma_top_u1_plasma_cache_ram_byte_we(2),
      WEA(0) => u1_plasma_top_u1_plasma_cache_ram_byte_we(2),
      WEB(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_WEB_3_UNCONNECTED,
      WEB(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_WEB_2_UNCONNECTED,
      WEB(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_WEB_1_UNCONNECTED,
      WEB(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_WEB_0_UNCONNECTED,
      DOA(31) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_31_UNCONNECTED,
      DOA(30) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_30_UNCONNECTED,
      DOA(29) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_29_UNCONNECTED,
      DOA(28) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_28_UNCONNECTED,
      DOA(27) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_27_UNCONNECTED,
      DOA(26) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_26_UNCONNECTED,
      DOA(25) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_25_UNCONNECTED,
      DOA(24) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_24_UNCONNECTED,
      DOA(23) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_23_UNCONNECTED,
      DOA(22) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_22_UNCONNECTED,
      DOA(21) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_21_UNCONNECTED,
      DOA(20) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_20_UNCONNECTED,
      DOA(19) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_19_UNCONNECTED,
      DOA(18) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_18_UNCONNECTED,
      DOA(17) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_17_UNCONNECTED,
      DOA(16) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_16_UNCONNECTED,
      DOA(15) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_15_UNCONNECTED,
      DOA(14) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_14_UNCONNECTED,
      DOA(13) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_13_UNCONNECTED,
      DOA(12) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_12_UNCONNECTED,
      DOA(11) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_11_UNCONNECTED,
      DOA(10) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_10_UNCONNECTED,
      DOA(9) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_9_UNCONNECTED,
      DOA(8) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOA_8_UNCONNECTED,
      DOA(7) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 23),
      DOA(6) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 22),
      DOA(5) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 21),
      DOA(4) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 20),
      DOA(3) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 19),
      DOA(2) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 18),
      DOA(1) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 17),
      DOA(0) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 16),
      DOB(31) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_31_UNCONNECTED,
      DOB(30) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_30_UNCONNECTED,
      DOB(29) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_29_UNCONNECTED,
      DOB(28) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_28_UNCONNECTED,
      DOB(27) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_27_UNCONNECTED,
      DOB(26) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_26_UNCONNECTED,
      DOB(25) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_25_UNCONNECTED,
      DOB(24) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_24_UNCONNECTED,
      DOB(23) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_23_UNCONNECTED,
      DOB(22) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_22_UNCONNECTED,
      DOB(21) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_21_UNCONNECTED,
      DOB(20) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_20_UNCONNECTED,
      DOB(19) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_19_UNCONNECTED,
      DOB(18) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_18_UNCONNECTED,
      DOB(17) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_17_UNCONNECTED,
      DOB(16) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_16_UNCONNECTED,
      DOB(15) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_15_UNCONNECTED,
      DOB(14) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_14_UNCONNECTED,
      DOB(13) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_13_UNCONNECTED,
      DOB(12) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_12_UNCONNECTED,
      DOB(11) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_11_UNCONNECTED,
      DOB(10) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_10_UNCONNECTED,
      DOB(9) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_9_UNCONNECTED,
      DOB(8) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_8_UNCONNECTED,
      DOB(7) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_7_UNCONNECTED,
      DOB(6) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_6_UNCONNECTED,
      DOB(5) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_5_UNCONNECTED,
      DOB(4) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_4_UNCONNECTED,
      DOB(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_3_UNCONNECTED,
      DOB(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_2_UNCONNECTED,
      DOB(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_1_UNCONNECTED,
      DOB(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOB_0_UNCONNECTED,
      DOPA(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOPA_0_UNCONNECTED,
      DOPB(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte2_DOPB_0_UNCONNECTED
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3 : X_RAMB16
    generic map(
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_B => X"000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      INIT_00 => X"000000000000000000000000000000000000000000000000000000000C080400",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_A => 9,
      WRITE_WIDTH_A => 9,
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      INIT_A => X"000000000",
      INVERT_CLK_DOA_REG => FALSE,
      INVERT_CLK_DOB_REG => FALSE,
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      SRVAL_A => X"000000000",
      WRITE_MODE_B => "WRITE_FIRST",
      SRVAL_B => X"000000000",
      EN_ECC_READ => FALSE,
      EN_ECC_WRITE => FALSE
    )
    port map (
      CASCADEINA => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_CASCADEINB_UNCONNECTED,
      CLKA => u1_plasma_top_clk,
      CLKB => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_CLKB_UNCONNECTED,
      ENA => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_enable(0),
      REGCEA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      REGCEB => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_REGCEB_UNCONNECTED,
      ENB => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ENB_UNCONNECTED,
      SSRA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SSRB => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_SSRB_UNCONNECTED,
      CASCADEOUTA => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_CASCADEOUTB_UNCONNECTED,
      ADDRA(14) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRA_14_UNCONNECTED,
      ADDRA(13) => u1_plasma_top_u1_plasma_cache_ram_address(12),
      ADDRA(12) => u1_plasma_top_u1_plasma_address_next_11_Q,
      ADDRA(11) => u1_plasma_top_u1_plasma_address_next_10_Q,
      ADDRA(10) => u1_plasma_top_u1_plasma_address_next_9_Q,
      ADDRA(9) => u1_plasma_top_u1_plasma_address_next_8_Q,
      ADDRA(8) => u1_plasma_top_u1_plasma_address_next_7_Q,
      ADDRA(7) => u1_plasma_top_u1_plasma_address_next_6_Q,
      ADDRA(6) => u1_plasma_top_u1_plasma_address_next_5_Q,
      ADDRA(5) => u1_plasma_top_u1_plasma_address_next_4_Q,
      ADDRA(4) => u1_plasma_top_u1_plasma_address_next_3_Q,
      ADDRA(3) => u1_plasma_top_u1_plasma_address_next_2_Q,
      ADDRA(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRA_2_UNCONNECTED,
      ADDRA(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRA_1_UNCONNECTED,
      ADDRA(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRA_0_UNCONNECTED,
      ADDRB(14) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRB_14_UNCONNECTED,
      ADDRB(13) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRB_13_UNCONNECTED,
      ADDRB(12) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRB_12_UNCONNECTED,
      ADDRB(11) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRB_11_UNCONNECTED,
      ADDRB(10) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRB_10_UNCONNECTED,
      ADDRB(9) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRB_9_UNCONNECTED,
      ADDRB(8) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRB_8_UNCONNECTED,
      ADDRB(7) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRB_7_UNCONNECTED,
      ADDRB(6) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRB_6_UNCONNECTED,
      ADDRB(5) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRB_5_UNCONNECTED,
      ADDRB(4) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRB_4_UNCONNECTED,
      ADDRB(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRB_3_UNCONNECTED,
      ADDRB(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRB_2_UNCONNECTED,
      ADDRB(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRB_1_UNCONNECTED,
      ADDRB(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_ADDRB_0_UNCONNECTED,
      DIA(31) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_31_UNCONNECTED,
      DIA(30) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_30_UNCONNECTED,
      DIA(29) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_29_UNCONNECTED,
      DIA(28) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_28_UNCONNECTED,
      DIA(27) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_27_UNCONNECTED,
      DIA(26) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_26_UNCONNECTED,
      DIA(25) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_25_UNCONNECTED,
      DIA(24) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_24_UNCONNECTED,
      DIA(23) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_23_UNCONNECTED,
      DIA(22) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_22_UNCONNECTED,
      DIA(21) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_21_UNCONNECTED,
      DIA(20) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_20_UNCONNECTED,
      DIA(19) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_19_UNCONNECTED,
      DIA(18) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_18_UNCONNECTED,
      DIA(17) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_17_UNCONNECTED,
      DIA(16) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_16_UNCONNECTED,
      DIA(15) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_15_UNCONNECTED,
      DIA(14) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_14_UNCONNECTED,
      DIA(13) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_13_UNCONNECTED,
      DIA(12) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_12_UNCONNECTED,
      DIA(11) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_11_UNCONNECTED,
      DIA(10) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_10_UNCONNECTED,
      DIA(9) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_9_UNCONNECTED,
      DIA(8) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIA_8_UNCONNECTED,
      DIA(7) => u1_plasma_top_u1_plasma_cache_ram_data_w(31),
      DIA(6) => u1_plasma_top_u1_plasma_cache_ram_data_w(30),
      DIA(5) => u1_plasma_top_u1_plasma_cache_ram_data_w(29),
      DIA(4) => u1_plasma_top_u1_plasma_cache_ram_data_w(28),
      DIA(3) => u1_plasma_top_u1_plasma_cache_ram_data_w(27),
      DIA(2) => u1_plasma_top_u1_plasma_cache_ram_data_w(26),
      DIA(1) => u1_plasma_top_u1_plasma_cache_ram_data_w(25),
      DIA(0) => u1_plasma_top_u1_plasma_cache_ram_data_w(24),
      DIB(31) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_31_UNCONNECTED,
      DIB(30) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_30_UNCONNECTED,
      DIB(29) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_29_UNCONNECTED,
      DIB(28) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_28_UNCONNECTED,
      DIB(27) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_27_UNCONNECTED,
      DIB(26) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_26_UNCONNECTED,
      DIB(25) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_25_UNCONNECTED,
      DIB(24) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_24_UNCONNECTED,
      DIB(23) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_23_UNCONNECTED,
      DIB(22) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_22_UNCONNECTED,
      DIB(21) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_21_UNCONNECTED,
      DIB(20) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_20_UNCONNECTED,
      DIB(19) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_19_UNCONNECTED,
      DIB(18) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_18_UNCONNECTED,
      DIB(17) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_17_UNCONNECTED,
      DIB(16) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_16_UNCONNECTED,
      DIB(15) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_15_UNCONNECTED,
      DIB(14) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_14_UNCONNECTED,
      DIB(13) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_13_UNCONNECTED,
      DIB(12) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_12_UNCONNECTED,
      DIB(11) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_11_UNCONNECTED,
      DIB(10) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_10_UNCONNECTED,
      DIB(9) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_9_UNCONNECTED,
      DIB(8) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_8_UNCONNECTED,
      DIB(7) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_7_UNCONNECTED,
      DIB(6) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_6_UNCONNECTED,
      DIB(5) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_5_UNCONNECTED,
      DIB(4) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_4_UNCONNECTED,
      DIB(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_3_UNCONNECTED,
      DIB(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_2_UNCONNECTED,
      DIB(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_1_UNCONNECTED,
      DIB(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIB_0_UNCONNECTED,
      DIPA(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIPA_1_UNCONNECTED,
      DIPA(0) => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      DIPB(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DIPB_0_UNCONNECTED,
      WEA(3) => u1_plasma_top_u1_plasma_cache_ram_byte_we(3),
      WEA(2) => u1_plasma_top_u1_plasma_cache_ram_byte_we(3),
      WEA(1) => u1_plasma_top_u1_plasma_cache_ram_byte_we(3),
      WEA(0) => u1_plasma_top_u1_plasma_cache_ram_byte_we(3),
      WEB(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_WEB_3_UNCONNECTED,
      WEB(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_WEB_2_UNCONNECTED,
      WEB(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_WEB_1_UNCONNECTED,
      WEB(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_WEB_0_UNCONNECTED,
      DOA(31) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_31_UNCONNECTED,
      DOA(30) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_30_UNCONNECTED,
      DOA(29) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_29_UNCONNECTED,
      DOA(28) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_28_UNCONNECTED,
      DOA(27) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_27_UNCONNECTED,
      DOA(26) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_26_UNCONNECTED,
      DOA(25) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_25_UNCONNECTED,
      DOA(24) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_24_UNCONNECTED,
      DOA(23) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_23_UNCONNECTED,
      DOA(22) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_22_UNCONNECTED,
      DOA(21) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_21_UNCONNECTED,
      DOA(20) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_20_UNCONNECTED,
      DOA(19) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_19_UNCONNECTED,
      DOA(18) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_18_UNCONNECTED,
      DOA(17) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_17_UNCONNECTED,
      DOA(16) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_16_UNCONNECTED,
      DOA(15) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_15_UNCONNECTED,
      DOA(14) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_14_UNCONNECTED,
      DOA(13) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_13_UNCONNECTED,
      DOA(12) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_12_UNCONNECTED,
      DOA(11) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_11_UNCONNECTED,
      DOA(10) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_10_UNCONNECTED,
      DOA(9) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_9_UNCONNECTED,
      DOA(8) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOA_8_UNCONNECTED,
      DOA(7) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 31),
      DOA(6) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 30),
      DOA(5) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 29),
      DOA(4) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 28),
      DOA(3) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 27),
      DOA(2) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 26),
      DOA(1) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 25),
      DOA(0) => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block_do(0, 24),
      DOB(31) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_31_UNCONNECTED,
      DOB(30) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_30_UNCONNECTED,
      DOB(29) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_29_UNCONNECTED,
      DOB(28) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_28_UNCONNECTED,
      DOB(27) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_27_UNCONNECTED,
      DOB(26) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_26_UNCONNECTED,
      DOB(25) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_25_UNCONNECTED,
      DOB(24) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_24_UNCONNECTED,
      DOB(23) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_23_UNCONNECTED,
      DOB(22) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_22_UNCONNECTED,
      DOB(21) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_21_UNCONNECTED,
      DOB(20) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_20_UNCONNECTED,
      DOB(19) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_19_UNCONNECTED,
      DOB(18) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_18_UNCONNECTED,
      DOB(17) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_17_UNCONNECTED,
      DOB(16) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_16_UNCONNECTED,
      DOB(15) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_15_UNCONNECTED,
      DOB(14) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_14_UNCONNECTED,
      DOB(13) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_13_UNCONNECTED,
      DOB(12) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_12_UNCONNECTED,
      DOB(11) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_11_UNCONNECTED,
      DOB(10) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_10_UNCONNECTED,
      DOB(9) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_9_UNCONNECTED,
      DOB(8) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_8_UNCONNECTED,
      DOB(7) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_7_UNCONNECTED,
      DOB(6) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_6_UNCONNECTED,
      DOB(5) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_5_UNCONNECTED,
      DOB(4) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_4_UNCONNECTED,
      DOB(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_3_UNCONNECTED,
      DOB(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_2_UNCONNECTED,
      DOB(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_1_UNCONNECTED,
      DOB(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOB_0_UNCONNECTED,
      DOPA(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOPA_0_UNCONNECTED,
      DOPB(3) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_data_block0_ram_byte3_DOPB_0_UNCONNECTED
    );
  u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3 : X_RAMB16
    generic map(
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_B => X"000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      INIT_00 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF2308000C241400AC273C243C243C273C",
      INIT_01 => X"8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F230C008C8C3CAF00AF00AF2340AFAF",
      INIT_02 => X"ACAC0003373CAC038CAC8CAC8CAC8C243C000040034040033423038F038F8F8F",
      INIT_03 => X"00AC0300000034038C8C8C8C8C8C8C8C8C8C8C8C3403ACACACACACACACACACAC",
      INIT_04 => X"243C240CAF3C00AF2724033C2408A0100024241000283024A03C243C00000003",
      INIT_05 => X"AFAFAF3C2727038F8F02240C3C240C3C2408A01000242410002830022400A03C",
      INIT_06 => X"243C3C3C240C3C2412028C000200240002242400243C00240C3C1424A034AFAF",
      INIT_07 => X"1200242410002832A2260C243C260C3C2408A0100024241000283202A2260C26",
      INIT_08 => X"AFAFAFAFAFAFAF272708248F8F8F8F8F3C00140008240C3C240C240C3C2608A2",
      INIT_09 => X"0C24240C240C0012001424142C2424142C2400142E24100010000C2424240000",
      INIT_0A => X"AFAFAFAFAF3CAF2727038F8F8F8F8F8F028F240C240C00142A2602000C000826",
      INIT_0B => X"2727038F8F8F8F8F8F8FAE16260C000800160014260C00A0028E3C3C003600AF",
      INIT_0C => X"0C3C000C3C0C3C08000C3C0C00080014AE10000C020C24243C26AFAFAFAF3CAF",
      INIT_0D => X"31008CAC001131008C001424083C24343C0003AC3C001030008C343C00000800",
      INIT_0E => X"001131008C2408001131008C00112C3000243C24343C00030014008024AC0011",
      INIT_0F => X"8C3C001030008C343C30038C343C0003AC3C241030008C343C00030014AC2424",
      INIT_10 => X"452E2E206B430A736461694A24038C3C0014AC00248C3C0824243C3C00000003",
      INIT_11 => X"000000000000000000006569612020740A004F3A63453A52006F202063746152",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_A => 9,
      WRITE_WIDTH_A => 9,
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      INIT_A => X"000000000",
      INVERT_CLK_DOA_REG => FALSE,
      INVERT_CLK_DOB_REG => FALSE,
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      SRVAL_A => X"000000000",
      WRITE_MODE_B => "WRITE_FIRST",
      SRVAL_B => X"000000000",
      EN_ECC_READ => FALSE,
      EN_ECC_WRITE => FALSE
    )
    port map (
      CASCADEINA => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_CASCADEINB_UNCONNECTED,
      CLKA => u1_plasma_top_clk,
      CLKB => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_CLKB_UNCONNECTED,
      ENA => u1_plasma_top_u1_plasma_u2_boot_ram_block_enable(0),
      REGCEA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      REGCEB => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_REGCEB_UNCONNECTED,
      ENB => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ENB_UNCONNECTED,
      SSRA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SSRB => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_SSRB_UNCONNECTED,
      CASCADEOUTA => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_CASCADEOUTB_UNCONNECTED,
      ADDRA(14) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRA_14_UNCONNECTED,
      ADDRA(13) => u1_plasma_top_u1_plasma_address_next_12_Q,
      ADDRA(12) => u1_plasma_top_u1_plasma_address_next_11_Q,
      ADDRA(11) => u1_plasma_top_u1_plasma_address_next_10_Q,
      ADDRA(10) => u1_plasma_top_u1_plasma_address_next_9_Q,
      ADDRA(9) => u1_plasma_top_u1_plasma_address_next_8_Q,
      ADDRA(8) => u1_plasma_top_u1_plasma_address_next_7_Q,
      ADDRA(7) => u1_plasma_top_u1_plasma_address_next_6_Q,
      ADDRA(6) => u1_plasma_top_u1_plasma_address_next_5_Q,
      ADDRA(5) => u1_plasma_top_u1_plasma_address_next_4_Q,
      ADDRA(4) => u1_plasma_top_u1_plasma_address_next_3_Q,
      ADDRA(3) => u1_plasma_top_u1_plasma_address_next_2_Q,
      ADDRA(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRA_2_UNCONNECTED,
      ADDRA(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRA_1_UNCONNECTED,
      ADDRA(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRA_0_UNCONNECTED,
      ADDRB(14) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRB_14_UNCONNECTED,
      ADDRB(13) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRB_13_UNCONNECTED,
      ADDRB(12) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRB_12_UNCONNECTED,
      ADDRB(11) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRB_11_UNCONNECTED,
      ADDRB(10) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRB_10_UNCONNECTED,
      ADDRB(9) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRB_9_UNCONNECTED,
      ADDRB(8) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRB_8_UNCONNECTED,
      ADDRB(7) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRB_7_UNCONNECTED,
      ADDRB(6) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRB_6_UNCONNECTED,
      ADDRB(5) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRB_5_UNCONNECTED,
      ADDRB(4) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRB_4_UNCONNECTED,
      ADDRB(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRB_3_UNCONNECTED,
      ADDRB(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRB_2_UNCONNECTED,
      ADDRB(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRB_1_UNCONNECTED,
      ADDRB(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_ADDRB_0_UNCONNECTED,
      DIA(31) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_31_UNCONNECTED,
      DIA(30) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_30_UNCONNECTED,
      DIA(29) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_29_UNCONNECTED,
      DIA(28) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_28_UNCONNECTED,
      DIA(27) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_27_UNCONNECTED,
      DIA(26) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_26_UNCONNECTED,
      DIA(25) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_25_UNCONNECTED,
      DIA(24) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_24_UNCONNECTED,
      DIA(23) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_23_UNCONNECTED,
      DIA(22) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_22_UNCONNECTED,
      DIA(21) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_21_UNCONNECTED,
      DIA(20) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_20_UNCONNECTED,
      DIA(19) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_19_UNCONNECTED,
      DIA(18) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_18_UNCONNECTED,
      DIA(17) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_17_UNCONNECTED,
      DIA(16) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_16_UNCONNECTED,
      DIA(15) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_15_UNCONNECTED,
      DIA(14) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_14_UNCONNECTED,
      DIA(13) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_13_UNCONNECTED,
      DIA(12) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_12_UNCONNECTED,
      DIA(11) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_11_UNCONNECTED,
      DIA(10) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_10_UNCONNECTED,
      DIA(9) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_9_UNCONNECTED,
      DIA(8) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIA_8_UNCONNECTED,
      DIA(7) => u1_plasma_top_data_write(31),
      DIA(6) => u1_plasma_top_data_write(30),
      DIA(5) => u1_plasma_top_data_write(29),
      DIA(4) => u1_plasma_top_data_write(28),
      DIA(3) => u1_plasma_top_data_write(27),
      DIA(2) => u1_plasma_top_data_write(26),
      DIA(1) => u1_plasma_top_data_write(25),
      DIA(0) => u1_plasma_top_data_write(24),
      DIB(31) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_31_UNCONNECTED,
      DIB(30) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_30_UNCONNECTED,
      DIB(29) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_29_UNCONNECTED,
      DIB(28) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_28_UNCONNECTED,
      DIB(27) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_27_UNCONNECTED,
      DIB(26) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_26_UNCONNECTED,
      DIB(25) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_25_UNCONNECTED,
      DIB(24) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_24_UNCONNECTED,
      DIB(23) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_23_UNCONNECTED,
      DIB(22) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_22_UNCONNECTED,
      DIB(21) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_21_UNCONNECTED,
      DIB(20) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_20_UNCONNECTED,
      DIB(19) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_19_UNCONNECTED,
      DIB(18) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_18_UNCONNECTED,
      DIB(17) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_17_UNCONNECTED,
      DIB(16) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_16_UNCONNECTED,
      DIB(15) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_15_UNCONNECTED,
      DIB(14) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_14_UNCONNECTED,
      DIB(13) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_13_UNCONNECTED,
      DIB(12) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_12_UNCONNECTED,
      DIB(11) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_11_UNCONNECTED,
      DIB(10) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_10_UNCONNECTED,
      DIB(9) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_9_UNCONNECTED,
      DIB(8) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_8_UNCONNECTED,
      DIB(7) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_7_UNCONNECTED,
      DIB(6) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_6_UNCONNECTED,
      DIB(5) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_5_UNCONNECTED,
      DIB(4) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_4_UNCONNECTED,
      DIB(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_3_UNCONNECTED,
      DIB(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_2_UNCONNECTED,
      DIB(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_1_UNCONNECTED,
      DIB(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIB_0_UNCONNECTED,
      DIPA(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIPA_1_UNCONNECTED,
      DIPA(0) => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      DIPB(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DIPB_0_UNCONNECTED,
      WEA(3) => u1_plasma_top_u1_plasma_byte_we_next(3),
      WEA(2) => u1_plasma_top_u1_plasma_byte_we_next(3),
      WEA(1) => u1_plasma_top_u1_plasma_byte_we_next(3),
      WEA(0) => u1_plasma_top_u1_plasma_byte_we_next(3),
      WEB(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_WEB_3_UNCONNECTED,
      WEB(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_WEB_2_UNCONNECTED,
      WEB(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_WEB_1_UNCONNECTED,
      WEB(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_WEB_0_UNCONNECTED,
      DOA(31) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_31_UNCONNECTED,
      DOA(30) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_30_UNCONNECTED,
      DOA(29) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_29_UNCONNECTED,
      DOA(28) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_28_UNCONNECTED,
      DOA(27) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_27_UNCONNECTED,
      DOA(26) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_26_UNCONNECTED,
      DOA(25) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_25_UNCONNECTED,
      DOA(24) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_24_UNCONNECTED,
      DOA(23) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_23_UNCONNECTED,
      DOA(22) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_22_UNCONNECTED,
      DOA(21) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_21_UNCONNECTED,
      DOA(20) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_20_UNCONNECTED,
      DOA(19) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_19_UNCONNECTED,
      DOA(18) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_18_UNCONNECTED,
      DOA(17) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_17_UNCONNECTED,
      DOA(16) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_16_UNCONNECTED,
      DOA(15) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_15_UNCONNECTED,
      DOA(14) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_14_UNCONNECTED,
      DOA(13) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_13_UNCONNECTED,
      DOA(12) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_12_UNCONNECTED,
      DOA(11) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_11_UNCONNECTED,
      DOA(10) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_10_UNCONNECTED,
      DOA(9) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_9_UNCONNECTED,
      DOA(8) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOA_8_UNCONNECTED,
      DOA(7) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 31),
      DOA(6) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 30),
      DOA(5) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 29),
      DOA(4) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 28),
      DOA(3) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 27),
      DOA(2) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 26),
      DOA(1) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 25),
      DOA(0) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 24),
      DOB(31) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_31_UNCONNECTED,
      DOB(30) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_30_UNCONNECTED,
      DOB(29) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_29_UNCONNECTED,
      DOB(28) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_28_UNCONNECTED,
      DOB(27) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_27_UNCONNECTED,
      DOB(26) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_26_UNCONNECTED,
      DOB(25) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_25_UNCONNECTED,
      DOB(24) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_24_UNCONNECTED,
      DOB(23) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_23_UNCONNECTED,
      DOB(22) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_22_UNCONNECTED,
      DOB(21) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_21_UNCONNECTED,
      DOB(20) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_20_UNCONNECTED,
      DOB(19) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_19_UNCONNECTED,
      DOB(18) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_18_UNCONNECTED,
      DOB(17) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_17_UNCONNECTED,
      DOB(16) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_16_UNCONNECTED,
      DOB(15) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_15_UNCONNECTED,
      DOB(14) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_14_UNCONNECTED,
      DOB(13) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_13_UNCONNECTED,
      DOB(12) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_12_UNCONNECTED,
      DOB(11) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_11_UNCONNECTED,
      DOB(10) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_10_UNCONNECTED,
      DOB(9) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_9_UNCONNECTED,
      DOB(8) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_8_UNCONNECTED,
      DOB(7) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_7_UNCONNECTED,
      DOB(6) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_6_UNCONNECTED,
      DOB(5) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_5_UNCONNECTED,
      DOB(4) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_4_UNCONNECTED,
      DOB(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_3_UNCONNECTED,
      DOB(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_2_UNCONNECTED,
      DOB(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_1_UNCONNECTED,
      DOB(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOB_0_UNCONNECTED,
      DOPA(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOPA_0_UNCONNECTED,
      DOPB(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte3_DOPB_0_UNCONNECTED
    );
  u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2 : X_RAMB16
    generic map(
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_B => X"000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      INIT_00 => X"B8AFAEADACABAAA9A8A7A6A5A4A3A2A1BD000000A560A4A0BD1D8404A5059C1C",
      INIT_01 => X"B9B8AFAEADACABAAA9A8A7A6A5A4A3A2A1A50086C6C406BB00BB00BA5A1ABFB9",
      INIT_02 => X"919000405A1A06E0A606A606A606A6A505000084E0029B401BBD60BB60BBBABF",
      INIT_03 => X"00C4E0000085A2E09F9D9C9E979695949392919002E09F9D9C9E979695949392",
      INIT_04 => X"63038400BF0480B0BD42E00263006562C50606E004A7856340034202000000E0",
      INIT_05 => X"B2B3BF02BDBD20B0BF0084000484000442004446A40505E00387640042606002",
      INIT_06 => X"84100413840004423245D105470745444547520203040084000443424243B0B1",
      INIT_07 => X"1362030380124442203100840424001142004353830404A01165230060100073",
      INIT_08 => X"B2BFB0B1B3B4B5BDBD0084B0B1B2B3BF04024320008400040400840004100002",
      INIT_09 => X"0004040004002000405352606343526063434060435254205520001314150000",
      INIT_0A => X"BFB0B2B3B514B4BDBDE0B0B1B2B3B4B520BF0400040020400210511100110010",
      INIT_0B => X"BDBDE0B0B1B2B3B4B5BF4213100020002034204031000043B0431312009480B1",
      INIT_0C => X"0004200004000400200004002000205042512000600010111273BFB0B1B213B3",
      INIT_0D => X"0820A86620000820A8204706000307A50500E044022060632043420220200020",
      INIT_0E => X"20000820C8630020000820C82000686344070502C60620E02040208284622000",
      INIT_0F => X"42022060632043420242E042420220E043020360632043420220E04447A34263",
      INIT_10 => X"522E2E446968007364746E7542E042022044A0A34245030084420402202020E0",
      INIT_11 => X"020000401200400000000A6D7262666957004B207478206500726D4465206E3A",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_A => 9,
      WRITE_WIDTH_A => 9,
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      INIT_A => X"000000000",
      INVERT_CLK_DOA_REG => FALSE,
      INVERT_CLK_DOB_REG => FALSE,
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      SRVAL_A => X"000000000",
      WRITE_MODE_B => "WRITE_FIRST",
      SRVAL_B => X"000000000",
      EN_ECC_READ => FALSE,
      EN_ECC_WRITE => FALSE
    )
    port map (
      CASCADEINA => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_CASCADEINB_UNCONNECTED,
      CLKA => u1_plasma_top_clk,
      CLKB => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_CLKB_UNCONNECTED,
      ENA => u1_plasma_top_u1_plasma_u2_boot_ram_block_enable(0),
      REGCEA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      REGCEB => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_REGCEB_UNCONNECTED,
      ENB => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ENB_UNCONNECTED,
      SSRA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SSRB => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_SSRB_UNCONNECTED,
      CASCADEOUTA => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_CASCADEOUTB_UNCONNECTED,
      ADDRA(14) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRA_14_UNCONNECTED,
      ADDRA(13) => u1_plasma_top_u1_plasma_address_next_12_Q,
      ADDRA(12) => u1_plasma_top_u1_plasma_address_next_11_Q,
      ADDRA(11) => u1_plasma_top_u1_plasma_address_next_10_Q,
      ADDRA(10) => u1_plasma_top_u1_plasma_address_next_9_Q,
      ADDRA(9) => u1_plasma_top_u1_plasma_address_next_8_Q,
      ADDRA(8) => u1_plasma_top_u1_plasma_address_next_7_Q,
      ADDRA(7) => u1_plasma_top_u1_plasma_address_next_6_Q,
      ADDRA(6) => u1_plasma_top_u1_plasma_address_next_5_Q,
      ADDRA(5) => u1_plasma_top_u1_plasma_address_next_4_Q,
      ADDRA(4) => u1_plasma_top_u1_plasma_address_next_3_Q,
      ADDRA(3) => u1_plasma_top_u1_plasma_address_next_2_Q,
      ADDRA(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRA_2_UNCONNECTED,
      ADDRA(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRA_1_UNCONNECTED,
      ADDRA(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRA_0_UNCONNECTED,
      ADDRB(14) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRB_14_UNCONNECTED,
      ADDRB(13) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRB_13_UNCONNECTED,
      ADDRB(12) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRB_12_UNCONNECTED,
      ADDRB(11) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRB_11_UNCONNECTED,
      ADDRB(10) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRB_10_UNCONNECTED,
      ADDRB(9) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRB_9_UNCONNECTED,
      ADDRB(8) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRB_8_UNCONNECTED,
      ADDRB(7) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRB_7_UNCONNECTED,
      ADDRB(6) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRB_6_UNCONNECTED,
      ADDRB(5) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRB_5_UNCONNECTED,
      ADDRB(4) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRB_4_UNCONNECTED,
      ADDRB(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRB_3_UNCONNECTED,
      ADDRB(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRB_2_UNCONNECTED,
      ADDRB(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRB_1_UNCONNECTED,
      ADDRB(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_ADDRB_0_UNCONNECTED,
      DIA(31) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_31_UNCONNECTED,
      DIA(30) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_30_UNCONNECTED,
      DIA(29) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_29_UNCONNECTED,
      DIA(28) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_28_UNCONNECTED,
      DIA(27) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_27_UNCONNECTED,
      DIA(26) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_26_UNCONNECTED,
      DIA(25) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_25_UNCONNECTED,
      DIA(24) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_24_UNCONNECTED,
      DIA(23) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_23_UNCONNECTED,
      DIA(22) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_22_UNCONNECTED,
      DIA(21) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_21_UNCONNECTED,
      DIA(20) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_20_UNCONNECTED,
      DIA(19) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_19_UNCONNECTED,
      DIA(18) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_18_UNCONNECTED,
      DIA(17) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_17_UNCONNECTED,
      DIA(16) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_16_UNCONNECTED,
      DIA(15) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_15_UNCONNECTED,
      DIA(14) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_14_UNCONNECTED,
      DIA(13) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_13_UNCONNECTED,
      DIA(12) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_12_UNCONNECTED,
      DIA(11) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_11_UNCONNECTED,
      DIA(10) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_10_UNCONNECTED,
      DIA(9) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_9_UNCONNECTED,
      DIA(8) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIA_8_UNCONNECTED,
      DIA(7) => u1_plasma_top_data_write(23),
      DIA(6) => u1_plasma_top_data_write(22),
      DIA(5) => u1_plasma_top_data_write(21),
      DIA(4) => u1_plasma_top_data_write(20),
      DIA(3) => u1_plasma_top_data_write(19),
      DIA(2) => u1_plasma_top_data_write(18),
      DIA(1) => u1_plasma_top_data_write(17),
      DIA(0) => u1_plasma_top_data_write(16),
      DIB(31) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_31_UNCONNECTED,
      DIB(30) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_30_UNCONNECTED,
      DIB(29) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_29_UNCONNECTED,
      DIB(28) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_28_UNCONNECTED,
      DIB(27) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_27_UNCONNECTED,
      DIB(26) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_26_UNCONNECTED,
      DIB(25) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_25_UNCONNECTED,
      DIB(24) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_24_UNCONNECTED,
      DIB(23) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_23_UNCONNECTED,
      DIB(22) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_22_UNCONNECTED,
      DIB(21) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_21_UNCONNECTED,
      DIB(20) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_20_UNCONNECTED,
      DIB(19) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_19_UNCONNECTED,
      DIB(18) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_18_UNCONNECTED,
      DIB(17) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_17_UNCONNECTED,
      DIB(16) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_16_UNCONNECTED,
      DIB(15) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_15_UNCONNECTED,
      DIB(14) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_14_UNCONNECTED,
      DIB(13) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_13_UNCONNECTED,
      DIB(12) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_12_UNCONNECTED,
      DIB(11) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_11_UNCONNECTED,
      DIB(10) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_10_UNCONNECTED,
      DIB(9) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_9_UNCONNECTED,
      DIB(8) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_8_UNCONNECTED,
      DIB(7) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_7_UNCONNECTED,
      DIB(6) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_6_UNCONNECTED,
      DIB(5) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_5_UNCONNECTED,
      DIB(4) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_4_UNCONNECTED,
      DIB(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_3_UNCONNECTED,
      DIB(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_2_UNCONNECTED,
      DIB(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_1_UNCONNECTED,
      DIB(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIB_0_UNCONNECTED,
      DIPA(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIPA_1_UNCONNECTED,
      DIPA(0) => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      DIPB(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DIPB_0_UNCONNECTED,
      WEA(3) => u1_plasma_top_u1_plasma_byte_we_next(2),
      WEA(2) => u1_plasma_top_u1_plasma_byte_we_next(2),
      WEA(1) => u1_plasma_top_u1_plasma_byte_we_next(2),
      WEA(0) => u1_plasma_top_u1_plasma_byte_we_next(2),
      WEB(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_WEB_3_UNCONNECTED,
      WEB(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_WEB_2_UNCONNECTED,
      WEB(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_WEB_1_UNCONNECTED,
      WEB(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_WEB_0_UNCONNECTED,
      DOA(31) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_31_UNCONNECTED,
      DOA(30) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_30_UNCONNECTED,
      DOA(29) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_29_UNCONNECTED,
      DOA(28) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_28_UNCONNECTED,
      DOA(27) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_27_UNCONNECTED,
      DOA(26) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_26_UNCONNECTED,
      DOA(25) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_25_UNCONNECTED,
      DOA(24) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_24_UNCONNECTED,
      DOA(23) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_23_UNCONNECTED,
      DOA(22) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_22_UNCONNECTED,
      DOA(21) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_21_UNCONNECTED,
      DOA(20) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_20_UNCONNECTED,
      DOA(19) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_19_UNCONNECTED,
      DOA(18) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_18_UNCONNECTED,
      DOA(17) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_17_UNCONNECTED,
      DOA(16) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_16_UNCONNECTED,
      DOA(15) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_15_UNCONNECTED,
      DOA(14) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_14_UNCONNECTED,
      DOA(13) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_13_UNCONNECTED,
      DOA(12) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_12_UNCONNECTED,
      DOA(11) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_11_UNCONNECTED,
      DOA(10) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_10_UNCONNECTED,
      DOA(9) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_9_UNCONNECTED,
      DOA(8) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOA_8_UNCONNECTED,
      DOA(7) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 23),
      DOA(6) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 22),
      DOA(5) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 21),
      DOA(4) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 20),
      DOA(3) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 19),
      DOA(2) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 18),
      DOA(1) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 17),
      DOA(0) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 16),
      DOB(31) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_31_UNCONNECTED,
      DOB(30) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_30_UNCONNECTED,
      DOB(29) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_29_UNCONNECTED,
      DOB(28) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_28_UNCONNECTED,
      DOB(27) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_27_UNCONNECTED,
      DOB(26) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_26_UNCONNECTED,
      DOB(25) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_25_UNCONNECTED,
      DOB(24) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_24_UNCONNECTED,
      DOB(23) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_23_UNCONNECTED,
      DOB(22) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_22_UNCONNECTED,
      DOB(21) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_21_UNCONNECTED,
      DOB(20) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_20_UNCONNECTED,
      DOB(19) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_19_UNCONNECTED,
      DOB(18) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_18_UNCONNECTED,
      DOB(17) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_17_UNCONNECTED,
      DOB(16) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_16_UNCONNECTED,
      DOB(15) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_15_UNCONNECTED,
      DOB(14) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_14_UNCONNECTED,
      DOB(13) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_13_UNCONNECTED,
      DOB(12) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_12_UNCONNECTED,
      DOB(11) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_11_UNCONNECTED,
      DOB(10) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_10_UNCONNECTED,
      DOB(9) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_9_UNCONNECTED,
      DOB(8) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_8_UNCONNECTED,
      DOB(7) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_7_UNCONNECTED,
      DOB(6) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_6_UNCONNECTED,
      DOB(5) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_5_UNCONNECTED,
      DOB(4) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_4_UNCONNECTED,
      DOB(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_3_UNCONNECTED,
      DOB(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_2_UNCONNECTED,
      DOB(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_1_UNCONNECTED,
      DOB(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOB_0_UNCONNECTED,
      DOPA(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOPA_0_UNCONNECTED,
      DOPB(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte2_DOPB_0_UNCONNECTED
    );
  u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1 : X_RAMB16
    generic map(
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_B => X"000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      INIT_00 => X"00000000000000000000000000000000FF00000100FF18000B000B0009008800",
      INIT_01 => X"000000000000000000000000000000000000012000002000D800D800FF700000",
      INIT_02 => X"0000000000100000000000000000000100000060006060000000000000000000",
      INIT_03 => X"0000002010000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0900080100008000FF090000FF00000028000000210000090000090000000000",
      INIT_05 => X"00000010FF00000000C8080100090100FF000000200000001900001809300000",
      INIT_06 => X"08000000080100000090002A903C00309000002E001010080100FF0000000000",
      INIT_07 => X"00100000009100000009010800090100FF000000180000008900001000090109",
      INIT_08 => X"00000000000000FF0001080000000000002EFF08010801000001090100FF0000",
      INIT_09 => X"01000001000108009000FF0000FFFF0000FF200000FF00080008010000008880",
      INIT_0A => X"00000000000000FF000000000000000010000001000108FF00008889018901FF",
      INIT_0B => X"FF00000000000000000009FF0001080108FF080000018800100900008086A800",
      INIT_0C => X"001008001001100108001001080108FF09000801200100000008000000000000",
      INIT_0D => X"0008000008FF00080008000001200000201000002008FF000800002008080108",
      INIT_0E => X"08FF000800000108FF0008000800000018FF20000020080008FF0800000008FF",
      INIT_0F => X"002008FF000800002000000000200800002000FF0008000020080018FF00FF00",
      INIT_10 => X"522E2E446E6500207220676D0000001008FF0028000010020908000008080800",
      INIT_11 => X"10000000101400000000006179696F6E61002100657000610079654473616E20",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_A => 9,
      WRITE_WIDTH_A => 9,
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      INIT_A => X"000000000",
      INVERT_CLK_DOA_REG => FALSE,
      INVERT_CLK_DOB_REG => FALSE,
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      SRVAL_A => X"000000000",
      WRITE_MODE_B => "WRITE_FIRST",
      SRVAL_B => X"000000000",
      EN_ECC_READ => FALSE,
      EN_ECC_WRITE => FALSE
    )
    port map (
      CASCADEINA => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_CASCADEINB_UNCONNECTED,
      CLKA => u1_plasma_top_clk,
      CLKB => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_CLKB_UNCONNECTED,
      ENA => u1_plasma_top_u1_plasma_u2_boot_ram_block_enable(0),
      REGCEA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      REGCEB => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_REGCEB_UNCONNECTED,
      ENB => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ENB_UNCONNECTED,
      SSRA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SSRB => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_SSRB_UNCONNECTED,
      CASCADEOUTA => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_CASCADEOUTB_UNCONNECTED,
      ADDRA(14) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRA_14_UNCONNECTED,
      ADDRA(13) => u1_plasma_top_u1_plasma_address_next_12_Q,
      ADDRA(12) => u1_plasma_top_u1_plasma_address_next_11_Q,
      ADDRA(11) => u1_plasma_top_u1_plasma_address_next_10_Q,
      ADDRA(10) => u1_plasma_top_u1_plasma_address_next_9_Q,
      ADDRA(9) => u1_plasma_top_u1_plasma_address_next_8_Q,
      ADDRA(8) => u1_plasma_top_u1_plasma_address_next_7_Q,
      ADDRA(7) => u1_plasma_top_u1_plasma_address_next_6_Q,
      ADDRA(6) => u1_plasma_top_u1_plasma_address_next_5_Q,
      ADDRA(5) => u1_plasma_top_u1_plasma_address_next_4_Q,
      ADDRA(4) => u1_plasma_top_u1_plasma_address_next_3_Q,
      ADDRA(3) => u1_plasma_top_u1_plasma_address_next_2_Q,
      ADDRA(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRA_2_UNCONNECTED,
      ADDRA(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRA_1_UNCONNECTED,
      ADDRA(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRA_0_UNCONNECTED,
      ADDRB(14) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRB_14_UNCONNECTED,
      ADDRB(13) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRB_13_UNCONNECTED,
      ADDRB(12) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRB_12_UNCONNECTED,
      ADDRB(11) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRB_11_UNCONNECTED,
      ADDRB(10) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRB_10_UNCONNECTED,
      ADDRB(9) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRB_9_UNCONNECTED,
      ADDRB(8) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRB_8_UNCONNECTED,
      ADDRB(7) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRB_7_UNCONNECTED,
      ADDRB(6) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRB_6_UNCONNECTED,
      ADDRB(5) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRB_5_UNCONNECTED,
      ADDRB(4) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRB_4_UNCONNECTED,
      ADDRB(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRB_3_UNCONNECTED,
      ADDRB(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRB_2_UNCONNECTED,
      ADDRB(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRB_1_UNCONNECTED,
      ADDRB(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_ADDRB_0_UNCONNECTED,
      DIA(31) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_31_UNCONNECTED,
      DIA(30) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_30_UNCONNECTED,
      DIA(29) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_29_UNCONNECTED,
      DIA(28) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_28_UNCONNECTED,
      DIA(27) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_27_UNCONNECTED,
      DIA(26) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_26_UNCONNECTED,
      DIA(25) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_25_UNCONNECTED,
      DIA(24) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_24_UNCONNECTED,
      DIA(23) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_23_UNCONNECTED,
      DIA(22) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_22_UNCONNECTED,
      DIA(21) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_21_UNCONNECTED,
      DIA(20) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_20_UNCONNECTED,
      DIA(19) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_19_UNCONNECTED,
      DIA(18) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_18_UNCONNECTED,
      DIA(17) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_17_UNCONNECTED,
      DIA(16) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_16_UNCONNECTED,
      DIA(15) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_15_UNCONNECTED,
      DIA(14) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_14_UNCONNECTED,
      DIA(13) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_13_UNCONNECTED,
      DIA(12) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_12_UNCONNECTED,
      DIA(11) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_11_UNCONNECTED,
      DIA(10) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_10_UNCONNECTED,
      DIA(9) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_9_UNCONNECTED,
      DIA(8) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIA_8_UNCONNECTED,
      DIA(7) => u1_plasma_top_data_write(15),
      DIA(6) => u1_plasma_top_data_write(14),
      DIA(5) => u1_plasma_top_data_write(13),
      DIA(4) => u1_plasma_top_data_write(12),
      DIA(3) => u1_plasma_top_data_write(11),
      DIA(2) => u1_plasma_top_data_write(10),
      DIA(1) => u1_plasma_top_data_write(9),
      DIA(0) => u1_plasma_top_data_write(8),
      DIB(31) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_31_UNCONNECTED,
      DIB(30) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_30_UNCONNECTED,
      DIB(29) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_29_UNCONNECTED,
      DIB(28) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_28_UNCONNECTED,
      DIB(27) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_27_UNCONNECTED,
      DIB(26) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_26_UNCONNECTED,
      DIB(25) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_25_UNCONNECTED,
      DIB(24) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_24_UNCONNECTED,
      DIB(23) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_23_UNCONNECTED,
      DIB(22) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_22_UNCONNECTED,
      DIB(21) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_21_UNCONNECTED,
      DIB(20) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_20_UNCONNECTED,
      DIB(19) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_19_UNCONNECTED,
      DIB(18) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_18_UNCONNECTED,
      DIB(17) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_17_UNCONNECTED,
      DIB(16) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_16_UNCONNECTED,
      DIB(15) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_15_UNCONNECTED,
      DIB(14) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_14_UNCONNECTED,
      DIB(13) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_13_UNCONNECTED,
      DIB(12) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_12_UNCONNECTED,
      DIB(11) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_11_UNCONNECTED,
      DIB(10) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_10_UNCONNECTED,
      DIB(9) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_9_UNCONNECTED,
      DIB(8) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_8_UNCONNECTED,
      DIB(7) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_7_UNCONNECTED,
      DIB(6) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_6_UNCONNECTED,
      DIB(5) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_5_UNCONNECTED,
      DIB(4) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_4_UNCONNECTED,
      DIB(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_3_UNCONNECTED,
      DIB(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_2_UNCONNECTED,
      DIB(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_1_UNCONNECTED,
      DIB(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIB_0_UNCONNECTED,
      DIPA(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIPA_1_UNCONNECTED,
      DIPA(0) => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      DIPB(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DIPB_0_UNCONNECTED,
      WEA(3) => u1_plasma_top_u1_plasma_byte_we_next(1),
      WEA(2) => u1_plasma_top_u1_plasma_byte_we_next(1),
      WEA(1) => u1_plasma_top_u1_plasma_byte_we_next(1),
      WEA(0) => u1_plasma_top_u1_plasma_byte_we_next(1),
      WEB(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_WEB_3_UNCONNECTED,
      WEB(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_WEB_2_UNCONNECTED,
      WEB(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_WEB_1_UNCONNECTED,
      WEB(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_WEB_0_UNCONNECTED,
      DOA(31) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_31_UNCONNECTED,
      DOA(30) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_30_UNCONNECTED,
      DOA(29) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_29_UNCONNECTED,
      DOA(28) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_28_UNCONNECTED,
      DOA(27) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_27_UNCONNECTED,
      DOA(26) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_26_UNCONNECTED,
      DOA(25) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_25_UNCONNECTED,
      DOA(24) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_24_UNCONNECTED,
      DOA(23) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_23_UNCONNECTED,
      DOA(22) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_22_UNCONNECTED,
      DOA(21) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_21_UNCONNECTED,
      DOA(20) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_20_UNCONNECTED,
      DOA(19) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_19_UNCONNECTED,
      DOA(18) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_18_UNCONNECTED,
      DOA(17) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_17_UNCONNECTED,
      DOA(16) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_16_UNCONNECTED,
      DOA(15) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_15_UNCONNECTED,
      DOA(14) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_14_UNCONNECTED,
      DOA(13) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_13_UNCONNECTED,
      DOA(12) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_12_UNCONNECTED,
      DOA(11) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_11_UNCONNECTED,
      DOA(10) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_10_UNCONNECTED,
      DOA(9) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_9_UNCONNECTED,
      DOA(8) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOA_8_UNCONNECTED,
      DOA(7) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 15),
      DOA(6) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 14),
      DOA(5) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 13),
      DOA(4) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 12),
      DOA(3) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 11),
      DOA(2) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 10),
      DOA(1) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 9),
      DOA(0) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 8),
      DOB(31) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_31_UNCONNECTED,
      DOB(30) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_30_UNCONNECTED,
      DOB(29) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_29_UNCONNECTED,
      DOB(28) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_28_UNCONNECTED,
      DOB(27) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_27_UNCONNECTED,
      DOB(26) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_26_UNCONNECTED,
      DOB(25) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_25_UNCONNECTED,
      DOB(24) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_24_UNCONNECTED,
      DOB(23) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_23_UNCONNECTED,
      DOB(22) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_22_UNCONNECTED,
      DOB(21) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_21_UNCONNECTED,
      DOB(20) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_20_UNCONNECTED,
      DOB(19) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_19_UNCONNECTED,
      DOB(18) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_18_UNCONNECTED,
      DOB(17) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_17_UNCONNECTED,
      DOB(16) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_16_UNCONNECTED,
      DOB(15) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_15_UNCONNECTED,
      DOB(14) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_14_UNCONNECTED,
      DOB(13) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_13_UNCONNECTED,
      DOB(12) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_12_UNCONNECTED,
      DOB(11) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_11_UNCONNECTED,
      DOB(10) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_10_UNCONNECTED,
      DOB(9) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_9_UNCONNECTED,
      DOB(8) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_8_UNCONNECTED,
      DOB(7) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_7_UNCONNECTED,
      DOB(6) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_6_UNCONNECTED,
      DOB(5) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_5_UNCONNECTED,
      DOB(4) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_4_UNCONNECTED,
      DOB(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_3_UNCONNECTED,
      DOB(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_2_UNCONNECTED,
      DOB(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_1_UNCONNECTED,
      DOB(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOB_0_UNCONNECTED,
      DOPA(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOPA_0_UNCONNECTED,
      DOPB(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte1_DOPB_0_UNCONNECTED
    );
  u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0 : X_RAMB16
    generic map(
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_B => X"000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      INIT_00 => X"4C4844403C3834302C2824201C181410980E007F04FD2A00080020000000F001",
      INIT_01 => X"504C4844403C3834302C2824201C18141000E72410200060125C1058FC005450",
      INIT_02 => X"040000083C0048080C440840043C0068000000000800000801681360115C5854",
      INIT_03 => X"0C000810121900082C2824201C1814100C08040000082C2824201C1814100C08",
      INIT_04 => X"100050AF14002110E8100800FF89000321303702020A0F170800100000000008",
      INIT_05 => X"1C202450D8180810142164AF0010AF00FFA5000321303702020A0F2117210800",
      INIT_06 => X"A00000007CAF000435210000210002212101030078502168AF00FD0100781418",
      INIT_07 => X"0321303702020A0F0810AFA80010AF00FFE5000321303702020A0F210817AF10",
      INIT_08 => X"1C2C1418202428D028AFB414181C20240000BF250B64AF00FEA410AF00FFF800",
      INIT_09 => X"A40820A408A42508210CA90E1A9FC9121ABF21160AD020252225F7080D0A2121",
      INIT_0A => X"2C141C20280124D0300814181C202428212C0AA40DA425DC10012100A40247FF",
      INIT_0B => X"D8300814181C2024282C00F101F7257625FB250501F221002100200021A02118",
      INIT_0C => X"970825BB0058009F25BB0058259A25F9000525F721AFFF3C00BC2414181C0020",
      INIT_0D => X"0225000025FC02250025070DC4000A20002108000025FC022500200025258A25",
      INIT_0E => X"25FC02250030E125FC02250025080A0F06FC001C2000250825EE2500010025FC",
      INIT_0F => X"000025FC012500200001080020002508000049FC0225002000250806EC00FC57",
      INIT_10 => X"4F002E5267630000656120708408000025FB00210400000E00E0000025252508",
      INIT_11 => X"001010200000207000000067206E726769000A006465006400216D5273636F43",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_A => 9,
      WRITE_WIDTH_A => 9,
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      INIT_A => X"000000000",
      INVERT_CLK_DOA_REG => FALSE,
      INVERT_CLK_DOB_REG => FALSE,
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      SRVAL_A => X"000000000",
      WRITE_MODE_B => "WRITE_FIRST",
      SRVAL_B => X"000000000",
      EN_ECC_READ => FALSE,
      EN_ECC_WRITE => FALSE
    )
    port map (
      CASCADEINA => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_CASCADEINB_UNCONNECTED,
      CLKA => u1_plasma_top_clk,
      CLKB => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_CLKB_UNCONNECTED,
      ENA => u1_plasma_top_u1_plasma_u2_boot_ram_block_enable(0),
      REGCEA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      REGCEB => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_REGCEB_UNCONNECTED,
      ENB => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ENB_UNCONNECTED,
      SSRA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SSRB => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_SSRB_UNCONNECTED,
      CASCADEOUTA => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_CASCADEOUTB_UNCONNECTED,
      ADDRA(14) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRA_14_UNCONNECTED,
      ADDRA(13) => u1_plasma_top_u1_plasma_address_next_12_Q,
      ADDRA(12) => u1_plasma_top_u1_plasma_address_next_11_Q,
      ADDRA(11) => u1_plasma_top_u1_plasma_address_next_10_Q,
      ADDRA(10) => u1_plasma_top_u1_plasma_address_next_9_Q,
      ADDRA(9) => u1_plasma_top_u1_plasma_address_next_8_Q,
      ADDRA(8) => u1_plasma_top_u1_plasma_address_next_7_Q,
      ADDRA(7) => u1_plasma_top_u1_plasma_address_next_6_Q,
      ADDRA(6) => u1_plasma_top_u1_plasma_address_next_5_Q,
      ADDRA(5) => u1_plasma_top_u1_plasma_address_next_4_Q,
      ADDRA(4) => u1_plasma_top_u1_plasma_address_next_3_Q,
      ADDRA(3) => u1_plasma_top_u1_plasma_address_next_2_Q,
      ADDRA(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRA_2_UNCONNECTED,
      ADDRA(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRA_1_UNCONNECTED,
      ADDRA(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRA_0_UNCONNECTED,
      ADDRB(14) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRB_14_UNCONNECTED,
      ADDRB(13) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRB_13_UNCONNECTED,
      ADDRB(12) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRB_12_UNCONNECTED,
      ADDRB(11) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRB_11_UNCONNECTED,
      ADDRB(10) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRB_10_UNCONNECTED,
      ADDRB(9) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRB_9_UNCONNECTED,
      ADDRB(8) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRB_8_UNCONNECTED,
      ADDRB(7) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRB_7_UNCONNECTED,
      ADDRB(6) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRB_6_UNCONNECTED,
      ADDRB(5) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRB_5_UNCONNECTED,
      ADDRB(4) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRB_4_UNCONNECTED,
      ADDRB(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRB_3_UNCONNECTED,
      ADDRB(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRB_2_UNCONNECTED,
      ADDRB(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRB_1_UNCONNECTED,
      ADDRB(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_ADDRB_0_UNCONNECTED,
      DIA(31) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_31_UNCONNECTED,
      DIA(30) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_30_UNCONNECTED,
      DIA(29) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_29_UNCONNECTED,
      DIA(28) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_28_UNCONNECTED,
      DIA(27) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_27_UNCONNECTED,
      DIA(26) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_26_UNCONNECTED,
      DIA(25) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_25_UNCONNECTED,
      DIA(24) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_24_UNCONNECTED,
      DIA(23) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_23_UNCONNECTED,
      DIA(22) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_22_UNCONNECTED,
      DIA(21) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_21_UNCONNECTED,
      DIA(20) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_20_UNCONNECTED,
      DIA(19) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_19_UNCONNECTED,
      DIA(18) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_18_UNCONNECTED,
      DIA(17) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_17_UNCONNECTED,
      DIA(16) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_16_UNCONNECTED,
      DIA(15) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_15_UNCONNECTED,
      DIA(14) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_14_UNCONNECTED,
      DIA(13) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_13_UNCONNECTED,
      DIA(12) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_12_UNCONNECTED,
      DIA(11) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_11_UNCONNECTED,
      DIA(10) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_10_UNCONNECTED,
      DIA(9) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_9_UNCONNECTED,
      DIA(8) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIA_8_UNCONNECTED,
      DIA(7) => u1_plasma_top_data_write(7),
      DIA(6) => u1_plasma_top_data_write(6),
      DIA(5) => u1_plasma_top_data_write(5),
      DIA(4) => u1_plasma_top_data_write(4),
      DIA(3) => u1_plasma_top_data_write(3),
      DIA(2) => u1_plasma_top_data_write(2),
      DIA(1) => u1_plasma_top_data_write(1),
      DIA(0) => u1_plasma_top_data_write(0),
      DIB(31) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_31_UNCONNECTED,
      DIB(30) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_30_UNCONNECTED,
      DIB(29) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_29_UNCONNECTED,
      DIB(28) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_28_UNCONNECTED,
      DIB(27) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_27_UNCONNECTED,
      DIB(26) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_26_UNCONNECTED,
      DIB(25) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_25_UNCONNECTED,
      DIB(24) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_24_UNCONNECTED,
      DIB(23) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_23_UNCONNECTED,
      DIB(22) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_22_UNCONNECTED,
      DIB(21) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_21_UNCONNECTED,
      DIB(20) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_20_UNCONNECTED,
      DIB(19) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_19_UNCONNECTED,
      DIB(18) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_18_UNCONNECTED,
      DIB(17) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_17_UNCONNECTED,
      DIB(16) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_16_UNCONNECTED,
      DIB(15) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_15_UNCONNECTED,
      DIB(14) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_14_UNCONNECTED,
      DIB(13) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_13_UNCONNECTED,
      DIB(12) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_12_UNCONNECTED,
      DIB(11) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_11_UNCONNECTED,
      DIB(10) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_10_UNCONNECTED,
      DIB(9) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_9_UNCONNECTED,
      DIB(8) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_8_UNCONNECTED,
      DIB(7) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_7_UNCONNECTED,
      DIB(6) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_6_UNCONNECTED,
      DIB(5) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_5_UNCONNECTED,
      DIB(4) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_4_UNCONNECTED,
      DIB(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_3_UNCONNECTED,
      DIB(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_2_UNCONNECTED,
      DIB(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_1_UNCONNECTED,
      DIB(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIB_0_UNCONNECTED,
      DIPA(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIPA_1_UNCONNECTED,
      DIPA(0) => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      DIPB(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DIPB_0_UNCONNECTED,
      WEA(3) => u1_plasma_top_u1_plasma_byte_we_next(0),
      WEA(2) => u1_plasma_top_u1_plasma_byte_we_next(0),
      WEA(1) => u1_plasma_top_u1_plasma_byte_we_next(0),
      WEA(0) => u1_plasma_top_u1_plasma_byte_we_next(0),
      WEB(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_WEB_3_UNCONNECTED,
      WEB(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_WEB_2_UNCONNECTED,
      WEB(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_WEB_1_UNCONNECTED,
      WEB(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_WEB_0_UNCONNECTED,
      DOA(31) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_31_UNCONNECTED,
      DOA(30) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_30_UNCONNECTED,
      DOA(29) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_29_UNCONNECTED,
      DOA(28) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_28_UNCONNECTED,
      DOA(27) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_27_UNCONNECTED,
      DOA(26) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_26_UNCONNECTED,
      DOA(25) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_25_UNCONNECTED,
      DOA(24) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_24_UNCONNECTED,
      DOA(23) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_23_UNCONNECTED,
      DOA(22) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_22_UNCONNECTED,
      DOA(21) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_21_UNCONNECTED,
      DOA(20) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_20_UNCONNECTED,
      DOA(19) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_19_UNCONNECTED,
      DOA(18) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_18_UNCONNECTED,
      DOA(17) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_17_UNCONNECTED,
      DOA(16) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_16_UNCONNECTED,
      DOA(15) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_15_UNCONNECTED,
      DOA(14) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_14_UNCONNECTED,
      DOA(13) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_13_UNCONNECTED,
      DOA(12) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_12_UNCONNECTED,
      DOA(11) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_11_UNCONNECTED,
      DOA(10) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_10_UNCONNECTED,
      DOA(9) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_9_UNCONNECTED,
      DOA(8) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOA_8_UNCONNECTED,
      DOA(7) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 7),
      DOA(6) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 6),
      DOA(5) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 5),
      DOA(4) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 4),
      DOA(3) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 3),
      DOA(2) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 2),
      DOA(1) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 1),
      DOA(0) => u1_plasma_top_u1_plasma_u2_boot_ram_block_do(0, 0),
      DOB(31) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_31_UNCONNECTED,
      DOB(30) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_30_UNCONNECTED,
      DOB(29) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_29_UNCONNECTED,
      DOB(28) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_28_UNCONNECTED,
      DOB(27) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_27_UNCONNECTED,
      DOB(26) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_26_UNCONNECTED,
      DOB(25) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_25_UNCONNECTED,
      DOB(24) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_24_UNCONNECTED,
      DOB(23) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_23_UNCONNECTED,
      DOB(22) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_22_UNCONNECTED,
      DOB(21) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_21_UNCONNECTED,
      DOB(20) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_20_UNCONNECTED,
      DOB(19) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_19_UNCONNECTED,
      DOB(18) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_18_UNCONNECTED,
      DOB(17) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_17_UNCONNECTED,
      DOB(16) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_16_UNCONNECTED,
      DOB(15) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_15_UNCONNECTED,
      DOB(14) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_14_UNCONNECTED,
      DOB(13) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_13_UNCONNECTED,
      DOB(12) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_12_UNCONNECTED,
      DOB(11) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_11_UNCONNECTED,
      DOB(10) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_10_UNCONNECTED,
      DOB(9) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_9_UNCONNECTED,
      DOB(8) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_8_UNCONNECTED,
      DOB(7) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_7_UNCONNECTED,
      DOB(6) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_6_UNCONNECTED,
      DOB(5) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_5_UNCONNECTED,
      DOB(4) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_4_UNCONNECTED,
      DOB(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_3_UNCONNECTED,
      DOB(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_2_UNCONNECTED,
      DOB(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_1_UNCONNECTED,
      DOB(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOB_0_UNCONNECTED,
      DOPA(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOPA_0_UNCONNECTED,
      DOPB(3) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_u1_plasma_top_u1_plasma_u2_boot_ram_block0_ram_byte0_DOPB_0_UNCONNECTED
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_mux00001 : X_LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_mux00001_5987
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_mux00002 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_or0002,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_mux00002_5988
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_mux0000_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_mux00002_5988,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_mux00001_5987,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_mux0000
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(7),
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(5),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(3),
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg(2),
      O => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_cmp_eq0000
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_cmp_eq0000_f5 : X_MUX2
    port map (
      IA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      IB => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_cmp_eq0000,
      SEL => u1_plasma_top_u1_plasma_u3_uart_N6,
      O => u1_plasma_top_u1_plasma_u3_uart_delay_read_reg_not0002_inv
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_4_or000121 : X_LUT4
    generic map(
      INIT => X"0103"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(30),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_4_or00012
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_4_or00012_f5 : X_MUX2
    port map (
      IA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_4_or00012,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(31),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_281 : X_LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(26),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(29),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_281_4863
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_28_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_281_4863,
      IB => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(31),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_28
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0023_Result1 : X_LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0023_Result
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0023_Result2 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(5),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0023_Result1_4482
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0023_Result_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0023_Result1_4482,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0023_Result,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_6_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_251 : X_LUT4
    generic map(
      INIT => X"1404"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_251_4895
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_25_f5 : X_MUX2
    port map (
      IA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_251_4895,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_25
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_1051 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(30),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(26),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_1051_4893
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_105_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_1051_4893,
      IB => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(31),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_105
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000121 : X_LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_a_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_enable_reg_6442,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000121_6325
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000122 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_enable_reg_6442,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_a_source(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000122_6326
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or000012_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000122_6326,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000121_6325,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or000012
    );
  u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_In1111 : X_LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_7057,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt(7),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_bank_open_mux0000,
      ADR3 => N26,
      O => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_In111
    );
  u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_In1112 : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => N26,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt(7),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_7057,
      O => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_In1111_7060
    );
  u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_In111_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_In1111_7060,
      IB => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_In111,
      SEL => u1_plasma_top_u2_ddr_u2_ddr_write_prev_7077,
      O => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_In11_7058
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_31_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N20,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N23,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(7),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w(31)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_31_2 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N20,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N23,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_31_1_4735
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_31_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_31_1_4735,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w(31),
      SEL => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      O => u1_plasma_top_data_write(31)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_30_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N20,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N23,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w(30)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_30_2 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N20,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N23,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(14),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_30_1_4733
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_30_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_30_1_4733,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w(30),
      SEL => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      O => u1_plasma_top_data_write(30)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_29_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N20,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N23,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w(29)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_29_2 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N20,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N23,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(13),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_29_1_4731
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_29_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_29_1_4731,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w(29),
      SEL => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      O => u1_plasma_top_data_write(29)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_28_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N20,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N23,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w(28)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_28_2 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N20,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N23,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(12),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_28_1_4729
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_28_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_28_1_4729,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w(28),
      SEL => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      O => u1_plasma_top_data_write(28)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_27_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N20,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N23,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w(27)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_27_2 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N20,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N23,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(11),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_27_1_4727
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_27_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_27_1_4727,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w(27),
      SEL => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      O => u1_plasma_top_data_write(27)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_26_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N20,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N23,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w(26)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_26_2 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N20,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N23,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(10),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_26_1_4725
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_26_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_26_1_4725,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w(26),
      SEL => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      O => u1_plasma_top_data_write(26)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_25_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N20,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N23,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w(25)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_25_2 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N20,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N23,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(9),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_25_1_4723
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_25_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_25_1_4723,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w(25),
      SEL => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      O => u1_plasma_top_data_write(25)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_24_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(24),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N20,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N23,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w(24)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_24_2 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(24),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N20,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N23,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_target(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_24_1_4721
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_24_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_24_1_4721,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w(24),
      SEL => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      O => u1_plasma_top_data_write(24)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0018_xo_0_211 : X_LUT4
    generic map(
      INIT => X"5CCA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0000_5275,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0018_xo_0_21
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0018_xo_0_212 : X_LUT4
    generic map(
      INIT => X"A335"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0000_5275,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0018_xo_0_211_5231
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0018_xo_0_21_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0018_xo_0_211_5231,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0018_xo_0_21,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N95
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_1911 : X_LUT4
    generic map(
      INIT => X"2282"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(7),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0043,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_1911_4249
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_1912 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(7),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_1912_4250
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_191_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_1912_4250,
      IB => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_1911_4249,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_191
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_1631 : X_LUT4
    generic map(
      INIT => X"2282"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(9),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0049,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_1631_4274
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_1632 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(9),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_1632_4275
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_163_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_1632_4275,
      IB => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_1631_4274,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_163
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_631 : X_LUT4
    generic map(
      INIT => X"40C0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(11),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(10),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_631_3923
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_632 : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(11),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_632_3924
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_63_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_632_3924,
      IB => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_631_3923,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result0_10_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_63
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_1201 : X_LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result_10_and0000,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(10),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_1201_3909
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_120_f5 : X_MUX2
    port map (
      IA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      IB => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_1201_3909,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(11),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_120
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_1201 : X_LUT4
    generic map(
      INIT => X"04CC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N261,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(12),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_1201_3942
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_120_f5 : X_MUX2
    port map (
      IA => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      IB => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_1201_3942,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(13),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_120
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_1641 : X_LUT4
    generic map(
      INIT => X"2282"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(15),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0039,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(14),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_1641_3968
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_1642 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_1642_3969
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_164_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_1642_3969,
      IB => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_1641_3968,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_164
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_121 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd5,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_121_3986
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_122 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_bdd6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_bdd5,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_122_3987
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_12_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_122_3987,
      IB => u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_121_3986,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_12
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_1121 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd5,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_1121_4032
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_1122 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd1,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd5,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_1122_4033
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_112_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_1122_4033,
      IB => u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_1121_4032,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_112
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_1721 : X_LUT4
    generic map(
      INIT => X"2282"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(19),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0042,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(18),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_1721_4006
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_1722 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(19),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_1722_4007
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_172_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_1722_4007,
      IB => u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_1721_4006,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_172
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_0_631 : X_LUT4
    generic map(
      INIT => X"96FF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0011,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_0_631_6074
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_0_632 : X_LUT4
    generic map(
      INIT => X"2882"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0011,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_0_632_6075
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_0_63_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_0_632_6075,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_0_631_6074,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_0_63
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_121 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd5,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_121_4044
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_122 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd1,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd5,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_122_4045
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_12_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_122_4045,
      IB => u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_121_4044,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_12
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_101 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR3 => N144,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_101_4180
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_10_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_101_4180,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_10
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_1981 : X_LUT4
    generic map(
      INIT => X"2282"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0030,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(26),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_1981_4115
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_1982 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_1982_4116
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_198_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_1982_4116,
      IB => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_1981_4115,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_198
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_out1_SW02 : X_LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      ADR0 => N689,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_out1_SW01
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_out1_SW0_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_out1_SW01,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_out1_SW0,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u3_control_mem_source_out_3_1_4906,
      O => N1017
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_0_60_SW01 : X_LUT4
    generic map(
      INIT => X"DDDF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(30),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(26),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_0_60_SW0
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_0_60_SW02 : X_LUT4
    generic map(
      INIT => X"FF1B"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(26),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(30),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_0_60_SW01_4882
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_0_60_SW0_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_0_60_SW01_4882,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_0_60_SW0,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_and0002,
      O => N1505
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_286_SW01 : X_LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result_30_and0000,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(30),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_286_SW0
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_286_SW02 : X_LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result_30_and0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(30),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_286_SW01_4187
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_286_SW0_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_286_SW01_4187,
      IB => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_286_SW0,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(31),
      O => N1536
    );
  u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_3_mux00011 : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg(3),
      ADR1 => u1_plasma_top_u2_ddr_initiating,
      ADR2 => u1_plasma_top_u2_ddr_byte_we_init(0),
      ADR3 => u1_plasma_top_clk,
      O => u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_3_mux00011_6910
    );
  u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_3_mux00012 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_initiating,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg(3),
      ADR2 => u1_plasma_top_clk,
      ADR3 => u1_plasma_top_u2_ddr_byte_we_init(0),
      O => u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_3_mux00012_6911
    );
  u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_3_mux0001_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_3_mux00012_6911,
      IB => u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_3_mux00011_6910,
      SEL => u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2(1),
      O => u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_3_mux0001
    );
  u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_2_mux00011 : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg(2),
      ADR1 => u1_plasma_top_u2_ddr_initiating,
      ADR2 => u1_plasma_top_u2_ddr_byte_we_init(0),
      ADR3 => u1_plasma_top_clk,
      O => u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_2_mux00011_6906
    );
  u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_2_mux00012 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_initiating,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg(2),
      ADR2 => u1_plasma_top_clk,
      ADR3 => u1_plasma_top_u2_ddr_byte_we_init(0),
      O => u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_2_mux00012_6907
    );
  u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_2_mux0001_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_2_mux00012_6907,
      IB => u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_2_mux00011_6906,
      SEL => u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2(0),
      O => u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_2_mux0001
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_30_421 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_24,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N23,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(14),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_30_421_5191
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_30_422 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_24,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N49,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(14),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_30_422_5192
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_30_42_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_30_422_5192,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_30_421_5191,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(30),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_30_42
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_611 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_611_4897
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_612 : X_LUT4
    generic map(
      INIT => X"3323"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_612_4898
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_61_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_612_4898,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_611_4897,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_61
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_3_1 : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out(3)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_3_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_N3,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out(3),
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_5071,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(3)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_2_2 : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_2_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_N3,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out(2),
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_5071,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_5_1 : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(5),
      ADR1 => N2655,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(5),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out(5)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_5_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_N3,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out(5),
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_5071,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(5)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_4_1 : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(4),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_N3,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out(4)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_4_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_N3,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out(4),
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_5071,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(4)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_29_161 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(31),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_29_16
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_29_162 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(29),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_29_161_4702
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_29_16_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_29_161_4702,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_29_16,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_reset,
      O => u1_plasma_top_u1_plasma_address_next_31_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux0000164_SW01 : X_LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0003,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux0000164_SW0
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux0000164_SW02 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N23,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000084_6029,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux000039_6023,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux0000164_SW01_6020
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux0000164_SW0_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux0000164_SW01_6020,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_mux0000164_SW0,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      O => N1857
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_18_211 : X_LUT4
    generic map(
      INIT => X"EB41"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N111,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(18),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_18_211_5148
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_18_21_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_18_211_5148,
      IB => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(2),
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_18_21
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_8_211 : X_LUT4
    generic map(
      INIT => X"0041"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N10,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(8),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_8_211_5222
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_8_21_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_8_211_5222,
      IB => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_8_21
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_211 : X_LUT4
    generic map(
      INIT => X"0041"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N5,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(10),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_211_5112
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_21_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_211_5112,
      IB => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      SEL => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_or0004,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_21
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001_0_1 : X_LUT4
    generic map(
      INIT => X"060A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(9),
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(8),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_busy_write_sig_inv,
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(7),
      O => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001_0_1_6686
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001_0_2 : X_LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_busy_write_sig_inv,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg(9),
      O => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001_0_2_6687
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001_0_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001_0_2_6687,
      IB => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001_0_1_6686,
      SEL => u1_plasma_top_u1_plasma_u3_uart_Madd_delay_write_reg_addsub0000_cy_6_Q,
      O => u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_mux0001(0)
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_read_value_reg_xor_6_111 : X_LUT4
    generic map(
      INIT => X"7FFE"
    )
    port map (
      ADR0 => fpga_0_RS232_Uart_1_sin_pin_IBUF_3344,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(5),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_Mcount_read_value_reg_cy_3_Q,
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(4),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_read_value_reg_xor_6_11
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_read_value_reg_xor_6_112 : X_LUT4
    generic map(
      INIT => X"8001"
    )
    port map (
      ADR0 => fpga_0_RS232_Uart_1_sin_pin_IBUF_3344,
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_Mcount_read_value_reg_cy_3_Q,
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(4),
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(5),
      O => u1_plasma_top_u1_plasma_u3_uart_Mcount_read_value_reg_xor_6_111_6567
    );
  u1_plasma_top_u1_plasma_u3_uart_Mcount_read_value_reg_xor_6_11_f5 : X_MUX2
    port map (
      IA => u1_plasma_top_u1_plasma_u3_uart_Mcount_read_value_reg_xor_6_111_6567,
      IB => u1_plasma_top_u1_plasma_u3_uart_Mcount_read_value_reg_xor_6_11,
      SEL => u1_plasma_top_u1_plasma_u3_uart_read_value_reg(6),
      O => u1_plasma_top_u1_plasma_u3_uart_Result(6)
    );
  u1_plasma_top_u2_ddr_u2_ddr_clk_p_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_reset_in_inv,
      I => u1_plasma_top_clk,
      O => u1_plasma_top_u2_ddr_u2_ddr_clk_p_1_6917,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_clk_p_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_reset_in_inv,
      I => u1_plasma_top_clk,
      O => u1_plasma_top_u2_ddr_u2_ddr_clk_p_2_6918,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u2_ddr_u2_ddr_clk_p_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => u1_plasma_top_clk_2x,
      CE => u1_plasma_top_u2_ddr_u2_ddr_reset_in_inv,
      I => u1_plasma_top_clk,
      O => u1_plasma_top_u2_ddr_u2_ddr_clk_p_3_6919,
      SET => GND,
      RST => GND
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_out1_SW01_INV_0 : X_INV
    port map (
      I => N689,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_pause_out1_SW0
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_0_mux0002135_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_and0000,
      O => N2505
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rd_0_mux0002135 : X_LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(29),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_and0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_81_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_bdd9,
      O => N2506
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_81 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_bdd9
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_19_21_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_19_bdd1,
      O => N2507
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_19_21 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd47,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_19_bdd1
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_18_21_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_18_bdd1,
      O => N2508
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_18_21 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd29,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_18_bdd1
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_26_1_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(26),
      O => N2509
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_26_1 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(26),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(26)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_29_or00021_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_29_or0002,
      O => N2510
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_29_or00021 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_29_or0002
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_22_mux000015_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_22_mux000015_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_22_mux000015_5544
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_22_mux000015 : X_LUT4
    generic map(
      INIT => X"080A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N23,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(21),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(22),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_22_mux000015_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_21_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_21_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_21_4021
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_21 : X_LUT4
    generic map(
      INIT => X"2A00"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_21_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_127_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_186,
      O => N2511
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_127 : X_LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_186
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_135_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_135_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_135_4017
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_135 : X_LUT4
    generic map(
      INIT => X"2888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_186,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_135_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_202_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_261,
      O => N2512
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_202 : X_LUT3
    generic map(
      INIT => X"14"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_261
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_0_and000021_LUT3_D_BUF : X_BUF
    port map (
      I => N22,
      O => N2513
    );
  u1_plasma_top_u2_ddr_u2_ddr_address_row_0_and000021 : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => fpga_0_DDR_SDRAM_32Mx64_DDR_CASn_pin_OBUF_3281,
      ADR1 => fpga_0_DDR_SDRAM_32Mx64_DDR_RASn_pin_OBUF_3331,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      O => N22
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_271_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd48,
      O => N2514
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_271 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd48
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_251_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd50,
      O => N2515
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_251 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(6),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(7),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd50
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_24_SW0_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_184,
      O => N2516
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_24_SW0 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_184
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_24_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_24_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd47
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_24 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_184,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd50,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_24_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_24_31_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N29,
      O => N2517
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_w_24_31 : X_LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N29
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_7_mux000121_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N25,
      O => N2518
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_7_mux000121 : X_LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_15_42,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_29_cmp_eq0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N25
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_mux0002_0_11_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u2_ddr_u1_ddr_init_N2,
      O => N2519
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt_mux0002_0_11 : X_LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done,
      ADR1 => u1_plasma_top_pause,
      O => u1_plasma_top_u2_ddr_u1_ddr_init_N2
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_81_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd1,
      O => N2520
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_81 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd19,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd18,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd1
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_5_SW0_LUT3_D_BUF : X_BUF
    port map (
      I => N142,
      O => N2521
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_5_SW0 : X_LUT3
    generic map(
      INIT => X"1B"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(5),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(6),
      O => N142
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_8_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_8_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_8_4162
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_8 : X_LUT4
    generic map(
      INIT => X"40C0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N263,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_8_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_21_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_bdd3,
      O => N2522
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_21 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_bdd5,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd40,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_bdd3
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_71_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd1,
      O => N2523
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_71 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd17,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd16,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd1
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_91_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd6,
      O => N2524
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_91 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd22,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd21,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd6
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_221_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd43,
      O => N2525
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_221 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(8),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(9),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd43
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_211_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd42,
      O => N2526
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_211 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(10),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(11),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd42
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_171_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd34,
      O => N2527
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_171 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd38,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd37,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd34
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_101_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd21,
      O => N2528
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_101 : X_LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd24,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd25,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd21
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_221_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_221_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_221_4214
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_221 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_35_4216,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_134_4210,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_211_4213,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_221_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_24_1_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(24),
      O => N2529
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_24_1 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(24),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(24)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_61_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_bdd11,
      O => N2530
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_61 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(7),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_1_bdd11
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_191_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd32,
      O => N2531
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_191 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd40,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd39,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd32
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_2_1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_2_Q,
      O => N2532
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_2_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or0000,
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(2),
      ADR3 => u1_plasma_top_pause,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_2_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_30_1_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_30_Q,
      O => N2533
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_30_1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_30_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_161_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd31,
      O => N2534
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_161 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd35,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd34,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd31
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_111_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd21,
      O => N2535
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_111 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd37,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd30,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd21
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_151_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd30,
      O => N2536
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_151 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(16),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd30
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_141_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd29,
      O => N2537
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_141 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(19),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(18),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd29
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_101_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd18,
      O => N2538
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_101 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd39,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd35,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd18
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_171_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd34,
      O => N2539
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_171 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(18),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd34
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_141_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd27,
      O => N2540
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_141 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(20),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(19),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd27
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_29_1_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_29_Q,
      O => N2541
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_29_1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_29_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_c_alu_11_51_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N91,
      O => N2542
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_c_alu_11_51 : X_LUT4
    generic map(
      INIT => X"0006"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N91
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_61_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_61_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_61_4242
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_61 : X_LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_13_4236,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_22_bdd1,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_34_4241,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_61_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_29_21_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_29_bdd2,
      O => N2543
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_29_21 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_29_bdd2
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_22_1_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(22),
      O => N2544
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_22_1 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(22),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(22)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_27_2_SW0_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_27_2_SW0_O,
      O => N152
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_27_2_SW0 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(25),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(24),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_27_2_SW0_O
    );
  u1_plasma_top_u1_plasma_counter_reg_and000012_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_counter_reg_and0004,
      O => N2545
    );
  u1_plasma_top_u1_plasma_counter_reg_and000012 : X_LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg(34),
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(33),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg_and0008,
      O => u1_plasma_top_u1_plasma_counter_reg_and0004
    );
  u1_plasma_top_u1_plasma_carry_in_and000231_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_result_30_and0000,
      O => N2546
    );
  u1_plasma_top_u1_plasma_carry_in_and000231 : X_LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg(29),
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(28),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg_and0005,
      O => u1_plasma_top_u1_plasma_result_30_and0000
    );
  u1_plasma_top_u1_plasma_carry_in_and000212_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_counter_reg_and0010,
      O => N2547
    );
  u1_plasma_top_u1_plasma_carry_in_and000212 : X_LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg(25),
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(24),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg_and0013,
      O => u1_plasma_top_u1_plasma_counter_reg_and0010
    );
  u1_plasma_top_u1_plasma_carry_in_and000021_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_counter_reg_and0029,
      O => N2548
    );
  u1_plasma_top_u1_plasma_carry_in_and000021 : X_LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg(7),
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(6),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg_and0023,
      O => u1_plasma_top_u1_plasma_counter_reg_and0029
    );
  u1_plasma_top_u1_plasma_carry_in_and0002111_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_counter_reg_and0013,
      O => N2549
    );
  u1_plasma_top_u1_plasma_carry_in_and0002111 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg(22),
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(23),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(21),
      ADR3 => u1_plasma_top_u1_plasma_carry_in_and0001,
      O => u1_plasma_top_u1_plasma_counter_reg_and0013
    );
  u1_plasma_top_u1_plasma_carry_in_and000121_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_counter_reg_and0019,
      O => N2550
    );
  u1_plasma_top_u1_plasma_carry_in_and000121 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg(17),
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(16),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(18),
      ADR3 => u1_plasma_top_u1_plasma_counter_reg_and0016,
      O => u1_plasma_top_u1_plasma_counter_reg_and0019
    );
  u1_plasma_top_u1_plasma_carry_in_and00011111_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_counter_reg_and0022,
      O => N2551
    );
  u1_plasma_top_u1_plasma_carry_in_and00011111 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg(11),
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(12),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(10),
      ADR3 => u1_plasma_top_u1_plasma_result_10_and0000,
      O => u1_plasma_top_u1_plasma_counter_reg_and0022
    );
  u1_plasma_top_u1_plasma_carry_in_and0000111_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_counter_reg_and0026,
      O => N2552
    );
  u1_plasma_top_u1_plasma_carry_in_and0000111 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_counter_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_counter_reg(3),
      ADR2 => u1_plasma_top_u1_plasma_counter_reg(1),
      ADR3 => u1_plasma_top_u1_plasma_counter_reg(0),
      O => u1_plasma_top_u1_plasma_counter_reg_and0026
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_25_15_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_25_15_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_25_15_5733
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_25_15 : X_LUT4
    generic map(
      INIT => X"080A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N24,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(24),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(25),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0006,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_25_15_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_46_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      O => N2553
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_46 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_123_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_123_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_123_4221
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_123 : X_LUT4
    generic map(
      INIT => X"6A66"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(4),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0024,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_123_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_273_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_273_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_273_4227
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_273 : X_LUT4
    generic map(
      INIT => X"FF82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N93,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_5_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0018,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_265_4226,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_273_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_418_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_418_4232,
      O => N2554
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_418 : X_LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_371_4231,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(5),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_307_4229,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_418_4232
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_19_31_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_19_bdd2,
      O => N2555
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_19_31 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_19_bdd6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_bdd14,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_19_bdd2
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_51_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_51_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd3
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_51 : X_LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd10,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_51_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_271_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd45,
      O => N2556
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_271 : X_LUT4
    generic map(
      INIT => X"1BFF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd55,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd54,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd45
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_28_135_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N23,
      O => N2557
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_28_135 : X_LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_28_121_4593,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_carry_in_and0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_28_112_4592,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N23
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_27_15_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_27_15_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_27_15_5739
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_27_15 : X_LUT4
    generic map(
      INIT => X"080A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N24,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(26),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(27),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0003,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_27_15_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_27_1_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_27_Q,
      O => N2558
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_27_1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_27_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_51_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_51_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd3
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_51 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd11,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd10,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_51_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_20_1_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(20),
      O => N2559
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_20_1 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(20),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(20)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and000011_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0017,
      O => N2560
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and000011 : X_LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0020,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0017
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and0000121_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0020,
      O => N2561
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in1_and0000121 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_a_neg_and0020
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_71_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_bdd3,
      O => N2562
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_71 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_bdd14,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd31,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_bdd3
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_12_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd0,
      O => N2563
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_12 : X_LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd5,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd0
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_21_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd5,
      O => N2564
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_21 : X_LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd8,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd5
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_29_15_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_29_15_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_29_15_5745
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_29_15 : X_LUT4
    generic map(
      INIT => X"080A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N24,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(28),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(29),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg_mux0000_29_15_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_nullify_op_or0000_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_nullify_op,
      O => N2565
    );
  u1_plasma_top_u1_plasma_u1_cpu_nullify_op_or0000 : X_LUT4
    generic map(
      INIT => X"AAEA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_take_branch,
      O => u1_plasma_top_u1_plasma_u1_cpu_nullify_op
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_301_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd58,
      O => N2566
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_301 : X_LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd58
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_26_31_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_26_bdd4,
      O => N2567
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_26_31 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(25),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_26_bdd4
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_c_alu_0_41_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N87,
      O => N2568
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_c_alu_0_41 : X_LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N87
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_61_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_bdd2,
      O => N2569
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_61 : X_LUT4
    generic map(
      INIT => X"20A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd30,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd26,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_bdd2
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_133_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_133_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_133_4247
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_133 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_52_4257,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_69_4258,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_118_4246,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_133_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_415_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_415_4256,
      O => N2570
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_415 : X_LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_368_4255,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(7),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_305_4254,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_7_415_4256
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_26_1_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_26_Q,
      O => N2571
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_26_1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_26_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq00011_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      O => N2572
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq00011 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_mult_funcD(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_171_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd27,
      O => N2573
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_171 : X_LUT4
    generic map(
      INIT => X"5D7F"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd34,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd35,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd27
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_23_11_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N19,
      O => N2574
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_23_11 : X_LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(24),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(23),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_carry_in_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N19
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_91_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd16,
      O => N2575
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_91 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd42,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd38,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd16
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_71_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd13,
      O => N2576
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_71 : X_LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd37,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd31,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd13
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0009_Result1_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_21_Q,
      O => N2577
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0009_Result1 : X_LUT3
    generic map(
      INIT => X"C6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(20),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(21),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N6,
      O => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_21_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_0_2_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      O => N2578
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_0_2 : X_LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_and0000,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N67,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_carry_in_and00011_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_carry_in_and0001,
      O => N2579
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_carry_in_and00011 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(21),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(22),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(20),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N6,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_carry_in_and0001
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_16_21_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_16_bdd1,
      O => N2580
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_16_21 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_16_bdd4,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd17,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_16_bdd1
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_71_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_bdd11,
      O => N2581
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_71 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_bdd14,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd55,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_bdd11
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_61_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_bdd10,
      O => N2582
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_61 : X_LUT4
    generic map(
      INIT => X"20A8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd54,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd47,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_bdd10
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_131_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd25,
      O => N2583
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_131 : X_LUT4
    generic map(
      INIT => X"FF35"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd25
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_result_22_xor0000_Result1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_22_Q,
      O => N2584
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_result_22_xor0000_Result1 : X_LUT4
    generic map(
      INIT => X"CC6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(21),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(22),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(20),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N6,
      O => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_22_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_24_2_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_24_2_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_24_bdd1
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_24_2 : X_LUT4
    generic map(
      INIT => X"BBB1"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_16_bdd0,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd58,
      ADR3 => N158,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_24_2_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and000221_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0001,
      O => N2585
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and000221 : X_LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0003,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0001
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and000111_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0011,
      O => N2586
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and000111 : X_LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(14),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0013,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0011
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_18_1_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(18),
      O => N2587
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_18_1 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(18),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(18)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_25_1_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_25_Q,
      O => N2588
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_25_1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_25_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and00001_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_pause_mult,
      O => N2589
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and00001 : X_LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_pause_mult
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_24_51_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_24_bdd8,
      O => N2590
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_24_51 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(24),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(23),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_24_bdd8
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_20_41_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_20_bdd6,
      O => N2591
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_20_41 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_20_bdd8,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_18_bdd8,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_20_bdd6
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_91_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd18,
      O => N2592
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_91 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd22,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd21,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd18
    );
  u1_plasma_top_u1_plasma_write_enable_and00001_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_write_enable_and0000,
      O => N2593
    );
  u1_plasma_top_u1_plasma_write_enable_and00001 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg(3),
      O => u1_plasma_top_u1_plasma_write_enable_and0000
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_cmp_eq00001_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u3_uart_busy_write_sig_inv,
      O => N2594
    );
  u1_plasma_top_u1_plasma_u3_uart_delay_write_reg_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u3_uart_bits_write_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u3_uart_bits_write_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u3_uart_bits_write_reg(2),
      ADR3 => u1_plasma_top_u1_plasma_u3_uart_bits_write_reg(3),
      O => u1_plasma_top_u1_plasma_u3_uart_busy_write_sig_inv
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_Msub_count_reg_addsub0000_cy_3_11_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_Msub_count_reg_addsub0000_cy(3),
      O => N2595
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_Msub_count_reg_addsub0000_cy_3_11 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_count_reg(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_Msub_count_reg_addsub0000_cy(3)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_23_31_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_23_31_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_23_bdd2
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_23_31 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_23_bdd6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_19_bdd6,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_23_31_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_23_14_LUT2_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_23_14_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_23_14_5437
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_23_14 : X_LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_23_14_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_61_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_61_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_61_3905
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_61 : X_LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_13_3896,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_52,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd3,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_34_3903,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_61_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_91_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd16,
      O => N2596
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_91 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(14),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd16
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_111_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd20,
      O => N2597
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_111 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(12),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(11),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd20
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_231_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd43,
      O => N2598
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_231 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(10),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(9),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd43
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_201_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd38,
      O => N2599
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_201 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(6),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(5),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd38
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_161_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd31,
      O => N2600
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_161 : X_LUT3
    generic map(
      INIT => X"35"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd31
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_81_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd17,
      O => N2601
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_81 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(24),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd17
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_51_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd12,
      O => N2602
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_51 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd12
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_111_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd24,
      O => N2603
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_111 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(22),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(23),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd24
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_71_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd11,
      O => N2604
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_71 : X_LUT4
    generic map(
      INIT => X"5D7F"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd35,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd14,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd11
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_61_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd10,
      O => N2605
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_61 : X_LUT4
    generic map(
      INIT => X"D5F7"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd29,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd34,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd10
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_121_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd22,
      O => N2606
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_121 : X_LUT4
    generic map(
      INIT => X"F7D5"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd25,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd26,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd22
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_105_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_105_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_105_4272
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_105 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_28_4280,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_41_4283,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_90_4284,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_105_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_387_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_387_4282,
      O => N2607
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_387 : X_LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_340_4281,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(9),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_277_4279,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_9_387_4282
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_22_51_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_22_bdd8,
      O => N2608
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_22_51 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(22),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(21),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_22_bdd8
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_18_51_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_18_bdd8,
      O => N2609
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_18_51 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(18),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_18_bdd8
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_16_41_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_16_bdd6,
      O => N2610
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_16_41 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(16),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_16_bdd6
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_51_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd11,
      O => N2611
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_51 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd11
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_131_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd26,
      O => N2612
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_131 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(22),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(21),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd26
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_101_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd21,
      O => N2613
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_101 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(25),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd21
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_22_31_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_22_bdd2,
      O => N2614
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_22_31 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_22_bdd6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_18_bdd6,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_22_bdd2
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_21_31_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_21_bdd2,
      O => N2615
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_21_31 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_21_bdd6,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_bdd14,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_21_bdd2
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_24_1_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_24_Q,
      O => N2616
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_24_1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(24),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11_1_5251,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_24_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_2_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd5,
      O => N2617
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_2 : X_LUT4
    generic map(
      INIT => X"FE10"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd11,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd5,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd5
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_2_25_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_2_25_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_2_25_4884
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_2_25 : X_LUT4
    generic map(
      INIT => X"0B08"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(30),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(26),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N69,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_2_25_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_16_1_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(16),
      O => N2618
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_16_1 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(16),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(16)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_10_13_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_10_13_4691,
      O => N2619
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_10_13 : X_LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(12),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N14,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N28,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_10_13_4691
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_80_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_80_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_80_3938
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_80 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd2,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd1,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_80_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_177_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_177_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_177_3934
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_177 : X_LUT4
    generic map(
      INIT => X"40C0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N261,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(12),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_177_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_0_35_LUT2_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_0_35_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_0_35_4879
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_0_35 : X_LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(26),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_0_35_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_23_1_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_23_Q,
      O => N2620
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_23_1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11_1_5251,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_23_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_202_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_202_3913,
      O => N2621
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_202 : X_LUT4
    generic map(
      INIT => X"FF82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N93,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_11_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0028_5283,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_194_3912,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_202_3913
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_347_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_347_3920,
      O => N2622
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_347 : X_LUT4
    generic map(
      INIT => X"5150"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(11),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_237_3915,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_300_3919,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_347_3920
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_321_LUT2_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_321_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N25
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_321 : X_LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(26),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_0_321_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_14_1_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(14),
      O => N2623
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_14_1 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(14),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(14)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_22_1_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_22_Q,
      O => N2624
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_22_1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(22),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11_1_5251,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_22_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_2_SW0_LUT2_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_2_SW0_O,
      O => N234
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_2_SW0 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_2_2_SW0_O
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or00004_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or00004_3812,
      O => N2625
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or00004 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_out(6),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_out(7),
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_out(2),
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_out(3),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or00004_3812
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or00006_LUT2_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or00006_O,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or00006_3813
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or00006 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_out(4),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_out(5),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or00006_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_21_1_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_21_Q,
      O => N2626
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_21_1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(21),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11_1_5251,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_21_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_mem_source_out_0_2_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_mem_source(0),
      O => N2627
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_mem_source_out_0_2 : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N64,
      O => u1_plasma_top_u1_plasma_u1_cpu_mem_source(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_mem_source_out_1_1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_mem_source(1),
      O => N2628
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_mem_source_out_1_1 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N64,
      O => u1_plasma_top_u1_plasma_u1_cpu_mem_source(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_mem_source_out_0_11_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N64,
      O => N2629
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_mem_source_out_0_11 : X_LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(30),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_exception_out_or0000_4904,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N64
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_mem_source_out_3_1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_mem_source(3),
      O => N2630
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_mem_source_out_3_1 : X_LUT4
    generic map(
      INIT => X"1300"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N64,
      O => u1_plasma_top_u1_plasma_u1_cpu_mem_source(3)
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_31_LUT4_D_BUF : X_BUF
    port map (
      I => N31,
      O => N2631
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_31 : X_LUT4
    generic map(
      INIT => X"CA0A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_6_Q,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_N8,
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_initiating1_6752,
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_select_flag,
      O => N31
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_3_LUT4_D_BUF : X_BUF
    port map (
      I => N25,
      O => N2632
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_3 : X_LUT4
    generic map(
      INIT => X"C0AA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_5_Q,
      ADR1 => N242,
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_select_flag,
      ADR3 => u1_plasma_top_u2_ddr_initiating,
      O => N25
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_0_1_LUT4_D_BUF : X_BUF
    port map (
      I => N12,
      O => N2633
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_0_1 : X_LUT4
    generic map(
      INIT => X"C0AA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_4_Q,
      ADR1 => N244,
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_select_flag,
      ADR3 => u1_plasma_top_u2_ddr_initiating,
      O => N12
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_12_1_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(12),
      O => N2634
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_12_1 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(12),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(12)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_80_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_80_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_80_3964
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_80 : X_LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd1,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_14_bdd2,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_80_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_156_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_156_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_156_3958
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_156 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(14),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0014,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_156_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_233_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus(14),
      O => N2635
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_233 : X_LUT4
    generic map(
      INIT => X"FF82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N91,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(14),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N100,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_200_3961,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(14)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_11_1_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(11),
      O => N2636
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_11_1 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(11),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(11)
    );
  u1_plasma_top_u2_ddr_address_ddr_17_SW0_LUT2_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u2_ddr_address_ddr_17_SW0_O,
      O => N252
    );
  u1_plasma_top_u2_ddr_address_ddr_17_SW0 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(9),
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(4),
      O => u1_plasma_top_u2_ddr_address_ddr_17_SW0_O
    );
  u1_plasma_top_u2_ddr_address_ddr_22_SW0_LUT2_D_BUF : X_BUF
    port map (
      I => N254,
      O => N2637
    );
  u1_plasma_top_u2_ddr_address_ddr_22_SW0 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(6),
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(2),
      O => N254
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_11_36_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_11_36_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_11_36_4560
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_11_36 : X_LUT4
    generic map(
      INIT => X"2600"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_carry_in_and0000,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N01,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_11_36_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_8_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_8_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_8_3951
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_8 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd2,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd1,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_8_O
    );
  u1_plasma_top_u2_ddr_address_ddr_12_SW0_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u2_ddr_address_ddr_12_SW0_O,
      O => N260
    );
  u1_plasma_top_u2_ddr_address_ddr_12_SW0 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(9),
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(4),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(3),
      O => u1_plasma_top_u2_ddr_address_ddr_12_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_31_1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_source(31),
      O => N2638
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_31_1 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_5071,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(31),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(31),
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_source(31)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_22_1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_target(22),
      O => N2639
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_22_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(22),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(22),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_N5,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(22)
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_311_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_31,
      O => N2640
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_311 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd9_7065,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_and0000_7066,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_18_6923,
      ADR3 => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_21_6924,
      O => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_31
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index_3_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_rs_index(3),
      O => N2641
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index_3_Q : X_LUT4
    generic map(
      INIT => X"FF3A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(24),
      ADR1 => N266,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq00341_4875,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_exception_out_or0000_4904,
      O => u1_plasma_top_u1_plasma_u1_cpu_rs_index(3)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_0_2_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_N5,
      O => N2642
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_0_2 : X_LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      ADR3 => N268,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_N5
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rt_index_0_2_SW0_LUT3_D_BUF : X_BUF
    port map (
      I => N270,
      O => N2643
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rt_index_0_2_SW0 : X_LUT3
    generic map(
      INIT => X"CB"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(30),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(26),
      O => N270
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done811_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u2_ddr_u1_ddr_init_N9,
      O => N2644
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_cnt_done811 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(0),
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(2),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(5),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(4),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_N9
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle_1_14_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle_1_14_6772,
      O => N2645
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle_1_14 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(9),
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(8),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(4),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step_3_1_6745,
      O => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle_1_14_6772
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle_1_19_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle_1_19_6773,
      O => N2646
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle_1_19 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(1),
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(2),
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(6),
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(7),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle_1_19_6773
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle_1_110_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u2_ddr_u1_ddr_init_N11,
      O => N2647
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle_1_110 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle_1_19_6773,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle_1_14_6772,
      O => u1_plasma_top_u2_ddr_u1_ddr_init_N11
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index_1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_rs_index(1),
      O => N2648
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index_1_Q : X_LUT4
    generic map(
      INIT => X"FF3A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(22),
      ADR1 => N274,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq00341_4875,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_exception_out_or0000_4904,
      O => u1_plasma_top_u1_plasma_u1_cpu_rs_index(1)
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_0_36_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_0_36_6922,
      O => N2649
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_0_36 : X_LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_7057,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_bank_open_mux0000,
      O => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_0_36_6922
    );
  u1_plasma_top_u2_ddr_u2_ddr_pause_and00007_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_pause_and00007_O,
      O => u1_plasma_top_u2_ddr_u2_ddr_pause_and00007_7042
    );
  u1_plasma_top_u2_ddr_u2_ddr_pause_and00007 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_7057,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd4_7056,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd3_7055,
      ADR3 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd8_7064,
      O => u1_plasma_top_u2_ddr_u2_ddr_pause_and00007_O
    );
  u1_plasma_top_u2_ddr_u2_ddr_pause_and000019_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_pause_and000019_7041,
      O => N2650
    );
  u1_plasma_top_u2_ddr_u2_ddr_pause_and000019 : X_LUT4
    generic map(
      INIT => X"FCF8"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd2_7054,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd9_7065,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_pause_and00009_7043,
      ADR3 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_and0000_7066,
      O => u1_plasma_top_u2_ddr_u2_ddr_pause_and000019_7041
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_9_1_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(9),
      O => N2651
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_9_1 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(9),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(9)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_18_1_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_18_Q,
      O => N2652
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_18_1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(18),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11_1_5251,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_18_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index_2_1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_rs_index(2),
      O => N2653
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index_2_1 : X_LUT4
    generic map(
      INIT => X"FF2C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(23),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq00341_4875,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_exception_out_or0000_4904,
      O => u1_plasma_top_u1_plasma_u1_cpu_rs_index(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_237_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_237_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_237_3971
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_237 : X_LUT4
    generic map(
      INIT => X"2888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_186,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_237_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq00341_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq0034,
      O => N2654
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq00341 : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_30_1_4802,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_26_1_4793,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rt_index_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq0034
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index_4_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      O => N2655
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index_4_Q : X_LUT4
    generic map(
      INIT => X"F3FA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(25),
      ADR1 => N285,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_exception_out_or00001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq00341_4875,
      O => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index_0_SW0_LUT2_D_BUF : X_BUF
    port map (
      I => N287,
      O => N2656
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index_0_SW0 : X_LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(11),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(23),
      O => N287
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_17_1_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_17_Q,
      O => N2657
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_17_1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11_1_5251,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_17_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_24_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_24_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_24_3990
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_24 : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_bdd3,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_bdd2,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_24_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_154_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_154_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_154_3988
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_154 : X_LUT4
    generic map(
      INIT => X"6A66"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(16),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0036,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_154_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_7_1_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(7),
      O => N2658
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_7_1 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(7),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(7)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_63_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_63_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_63_4039
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_63 : X_LUT4
    generic map(
      INIT => X"FF4E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_20_bdd2,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd11,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_63_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_6_1_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(6),
      O => N2659
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_6_1 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(6),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(6)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and000231_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result_30_and0000,
      O => N2660
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and000231 : X_LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(28),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result_30_and0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and000231_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result0_30_and0000,
      O => N2661
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and000231 : X_LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(28),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0026,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result0_30_and0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_15_1_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_15_Q,
      O => N2662
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_15_1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11_1_5251,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_15_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_98_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_98_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_98_4014
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_98 : X_LUT4
    generic map(
      INIT => X"6A66"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(19),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(18),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0006,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_98_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_2_11_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N162,
      O => N2663
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_2_11 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N162
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and000211_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0003,
      O => N2664
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and000211 : X_LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(24),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0007,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0003
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and000021_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0013,
      O => N2665
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and000021 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(6),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0018,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(7),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0013
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and000211_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0030,
      O => N2666
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and000211 : X_LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(24),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0032,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0030
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and000111_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0036,
      O => N2667
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and000111 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(14),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0039,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0036
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and000011_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0043,
      O => N2668
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and000011 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0046,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(5),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0043
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_5_1_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(5),
      O => N2669
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_5_1 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(5)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_14_1_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_14_Q,
      O => N2670
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_14_1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(14),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11_1_5251,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_14_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_22_SW0_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_22_SW0_O,
      O => N321
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_22_SW0 : X_LUT3
    generic map(
      INIT => X"4C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N01,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_carry_in_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_22_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_3_1_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(3),
      O => N2671
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_3_1 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(3)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_13_1_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_13_Q,
      O => N2672
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_13_1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11_1_5251,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_13_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_2_1_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(2),
      O => N2673
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000_2_1 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or00111_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0011,
      O => N2674
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or00111 : X_LUT3
    generic map(
      INIT => X"8D"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0011
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_30_17_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_30_17_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_30_17_6203
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_30_17 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(30),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result1_30_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_30_17_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_29_87_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_29_87_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_29_87_6196
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_29_87 : X_LUT4
    generic map(
      INIT => X"A66A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0009,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(30),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_29_87_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_27_87_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_27_87_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_27_87_6184
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_27_87 : X_LUT4
    generic map(
      INIT => X"A66A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0003,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(28),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_27_87_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_26_87_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_26_87_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_26_87_6178
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_26_87 : X_LUT4
    generic map(
      INIT => X"A66A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(27),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0008,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_26_87_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_23_87_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_23_87_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_23_87_6160
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_23_87 : X_LUT4
    generic map(
      INIT => X"A66A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(24),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0007,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(24),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_23_87_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_19_87_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_19_87_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_19_87_6132
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_19_87 : X_LUT4
    generic map(
      INIT => X"A66A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(20),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_20_or0003,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(20),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_19_87_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0006_xo_0_21_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0006_xo_0_21_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N104
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0006_xo_0_21 : X_LUT4
    generic map(
      INIT => X"C993"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(21),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_22_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_21_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0006_5278,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0006_xo_0_21_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_205_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_205_4060,
      O => N2675
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_205 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_189_4059,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_175_4058,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_138_4055,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_119_4054,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_205_4060
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_307_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_307_4050,
      O => N2676
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_307 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(21),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_307_4050
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_79_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_79_4087,
      O => N2677
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_79 : X_LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_79_4087
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_225_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_225_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_225_4082
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_225 : X_LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(24),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0007,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_225_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_23_117_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_23_117_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N17
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_23_117 : X_LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_23_110_4540,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N13,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(23),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_23_117_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_21_10_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_21_10_4697,
      O => N2678
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_21_10 : X_LUT4
    generic map(
      INIT => X"A2A0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_carry_in_and0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N14,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N01,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_21_10_4697
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_27_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_27_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_27_4107
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_27 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N87,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N89,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_27_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_177_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_177_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_177_4092
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_177 : X_LUT4
    generic map(
      INIT => X"6A66"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(24),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0032,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_177_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_263_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_263_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_263_4094
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_263 : X_LUT4
    generic map(
      INIT => X"2888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_186,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(25),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_263_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_47_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_47_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_47_4193
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_47 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(30),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_47_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_154_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_154_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_154_4182
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_154 : X_LUT4
    generic map(
      INIT => X"0702"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_bdd3,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_106_4181,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_154_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_273_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_273_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_273_4185
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_273 : X_LUT4
    generic map(
      INIT => X"6A66"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(30),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result0_30_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_273_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_425_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus(31),
      O => N2679
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_425 : X_LUT4
    generic map(
      INIT => X"DDDC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_305_4188,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_390_4192,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_31_359_4190,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(31)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_26_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_26_SW0_O,
      O => N368
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_26_SW0 : X_LUT4
    generic map(
      INIT => X"DDC8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N14,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(28),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N46,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N20,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_26_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_172_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_172_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_172_4129
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_172 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_10_bdd5,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd0,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_172_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_251_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_251_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_251_4133
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_251 : X_LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(28),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_251_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_35_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_35_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_35_4120
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_35 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_79_4087,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_27_bdd2,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_23_bdd6,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_35_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_279_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_279_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_279_4118
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_279 : X_LUT4
    generic map(
      INIT => X"ECCE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N93,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_271_4117,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_27_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0008_5279,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_279_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_371_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_371_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_371_4121
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_371 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_371_O
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in_or00002_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in_or0000,
      O => N2680
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in_or00002 : X_LUT4
    generic map(
      INIT => X"8001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_byte_we_next(2),
      ADR1 => u1_plasma_top_u1_plasma_byte_we_next(0),
      ADR2 => u1_plasma_top_u1_plasma_byte_we_next(1),
      ADR3 => u1_plasma_top_u1_plasma_byte_we_next(3),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_tag_in_or0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_70_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_70_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_70_4176
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_70 : X_LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_70_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_118_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_118_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_118_4166
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_118 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_79_4087,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_81_4177,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_56_4175,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_118_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_0_mux00005_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N30,
      O => N2681
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_0_mux00005 : X_LUT4
    generic map(
      INIT => X"0501"
    )
    port map (
      ADR0 => N372,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N30
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_10_mux00002_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N12,
      O => N2682
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_10_mux00002 : X_LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      ADR0 => N377,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_7_mux0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N12
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_28_33_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_28_33_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_28_33_5181
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_28_33 : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_8,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_28_25_5180,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_28_33_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_22_33_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_22_33_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_22_33_5162
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_22_33 : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(22),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_8,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_22_25_5161,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_22_33_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_20_33_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_20_33_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_20_33_5156
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_20_33 : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(20),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_8,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_20_25_5155,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_20_33_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_30_53_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_30_53_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_30_53_5193
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_30_53 : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_8,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_30_42,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_30_53_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_24_74_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_24_74_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_24_74_5169
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_24_74 : X_LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(24),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_8,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_24_59_5168,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_24_74_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_31_73_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_31_73_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_31_73_5197
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_31_73 : X_LUT3
    generic map(
      INIT => X"EC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_8,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_31_61_5196,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(31),
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_31_73_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_29_11_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N21,
      O => N2683
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_29_11 : X_LUT4
    generic map(
      INIT => X"AE0C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_29_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N13,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N01,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N21
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq000019_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq000019_3761,
      O => N2684
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq000019 : X_LUT4
    generic map(
      INIT => X"4F7F"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_reset,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001(25),
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq000019_3761
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11,
      O => N2685
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11 : X_LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD_3_1_6337,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD_2_1_6335,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD_1_1_6333,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD_0_1_6331,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N11
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_next_3_SW1_LUT3_D_BUF : X_BUF
    port map (
      I => N384,
      O => N2686
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_next_3_SW1 : X_LUT3
    generic map(
      INIT => X"B9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1),
      O => N384
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_29_or0003_SW1_LUT4_D_BUF : X_BUF
    port map (
      I => N390,
      O => N2687
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_29_or0003_SW1 : X_LUT4
    generic map(
      INIT => X"FEA8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_27_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_28_Q,
      O => N390
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_23_or0003_SW0_LUT4_D_BUF : X_BUF
    port map (
      I => N395,
      O => N2688
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_23_or0003_SW0 : X_LUT4
    generic map(
      INIT => X"E8A0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(22),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(21),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_22_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_21_Q,
      O => N395
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0038_SW1_LUT4_D_BUF : X_BUF
    port map (
      I => N402,
      O => N2689
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0038_SW1 : X_LUT4
    generic map(
      INIT => X"FCE8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(16),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_16_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_15_Q,
      O => N402
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0038_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0038_5285,
      O => N2690
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0038 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N402,
      ADR1 => N401,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0004_5277,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0038_5285
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_13_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_13_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_13_3878
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_13 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd3,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_13_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_88_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_88_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_88_3893
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_88 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_88_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_146_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_146_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_146_3879
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_146 : X_LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_79_3892,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_110_3877,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd1,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_146_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_201_LUT2_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_201_3881,
      O => N2691
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_201 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_65_3891,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_191_3880,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_201_3881
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_284_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_284_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_284_3883
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_284 : X_LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_284_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_313_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_313_3886,
      O => N2692
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_313 : X_LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_313_3886
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_24_21_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_24_21_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_24_21_4584
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_24_21 : X_LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(24),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N46,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(26),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N13,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_24_21_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and0001111_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0014,
      O => N2693
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and0001111 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(12),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N261,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0014
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_106_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_106_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_106_4042
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_106 : X_LUT4
    generic map(
      INIT => X"080A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(20),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(21),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result_20_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_106_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_165_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_165_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_165_4057
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_165 : X_LUT4
    generic map(
      INIT => X"080A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(21),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(22),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_165_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_12_51_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N161,
      O => N2694
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_12_51 : X_LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(10),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result0_10_and0000,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(11),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N161
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_22_11_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N163,
      O => N2695
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_22_11 : X_LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(21),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(20),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result0_20_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N163
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_51_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      O => N2696
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_51 : X_LUT4
    generic map(
      INIT => X"4080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg_0_and0000299_5849,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N9,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0015,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_21_13_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_21_13_4698,
      O => N2697
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_21_13 : X_LUT4
    generic map(
      INIT => X"3302"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N14,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N13,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_23_110_4540,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_21_13_4698
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_0_50_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_0_50_SW0_O,
      O => N481
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_0_50_SW0 : X_LUT4
    generic map(
      INIT => X"F5F4"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt(7),
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_and0000_7066,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_0_12_6920,
      ADR3 => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_0_36_6922,
      O => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_0_50_SW0_O
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_select_flag_cmp_eq0000_SW0_SW0_LUT2_D_BUF : X_BUF
    port map (
      I => N496,
      O => N2698
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_select_flag_cmp_eq0000_SW0_SW0 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(6),
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(3),
      O => N496
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_select_flag_cmp_eq0000_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u2_ddr_u1_ddr_init_select_flag,
      O => N2699
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_select_flag_cmp_eq0000 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(7),
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cnt(1),
      ADR2 => N496,
      ADR3 => u1_plasma_top_u2_ddr_u1_ddr_init_N9,
      O => u1_plasma_top_u2_ddr_u1_ddr_init_select_flag
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0008_SW0_SW0_LUT4_D_BUF : X_BUF
    port map (
      I => N503,
      O => N2700
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0008_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"E8C0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(26),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_26_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_25_Q,
      O => N503
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00091_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0009,
      O => N2701
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00091 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N522,
      ADR1 => N521,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0003,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0009
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00081_SW1_LUT4_D_BUF : X_BUF
    port map (
      I => N525,
      O => N2702
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00081_SW1 : X_LUT4
    generic map(
      INIT => X"FCE8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(27),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(26),
      O => N525
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_26_or00011_SW0_LUT4_D_BUF : X_BUF
    port map (
      I => N527,
      O => N2703
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_26_or00011_SW0 : X_LUT4
    generic map(
      INIT => X"EC80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(24),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(25),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(24),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(25),
      O => N527
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_26_or00031_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_26_or0003,
      O => N2704
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_26_or00031 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N528,
      ADR1 => N527,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0007,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_26_or0003
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00221_SW1_LUT4_D_BUF : X_BUF
    port map (
      I => N531,
      O => N2705
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00221_SW1 : X_LUT4
    generic map(
      INIT => X"FCE8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(22),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(23),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(23),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(22),
      O => N531
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00061_SW0_LUT4_D_BUF : X_BUF
    port map (
      I => N533,
      O => N2706
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00061_SW0 : X_LUT4
    generic map(
      INIT => X"EC80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(20),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(21),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(20),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(21),
      O => N533
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or00071_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0007,
      O => N2707
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or00071 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_20_or0003,
      ADR1 => N533,
      ADR2 => N534,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0007
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_20_or00011_SW1_LUT4_D_BUF : X_BUF
    port map (
      I => N540,
      O => N2708
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_20_or00011_SW1 : X_LUT4
    generic map(
      INIT => X"FCE8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(18),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(19),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(19),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(18),
      O => N540
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_23_or0003_SW3_LUT3_D_BUF : X_BUF
    port map (
      I => N543,
      O => N2709
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_23_or0003_SW3 : X_LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      ADR0 => N393,
      ADR1 => N396,
      ADR2 => N392,
      O => N543
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_17_or00011_SW0_LUT4_D_BUF : X_BUF
    port map (
      I => N545,
      O => N2710
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_17_or00011_SW0 : X_LUT4
    generic map(
      INIT => X"EC80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(16),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(17),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(16),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(17),
      O => N545
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00051_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0005,
      O => N2711
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00051 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0005,
      ADR1 => N545,
      ADR2 => N546,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0005
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00041_SW1_LUT4_D_BUF : X_BUF
    port map (
      I => N552,
      O => N2712
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00041_SW1 : X_LUT4
    generic map(
      INIT => X"FCE8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(14),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(15),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(15),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(14),
      O => N552
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_14_or00011_SW0_LUT4_D_BUF : X_BUF
    port map (
      I => N554,
      O => N2713
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_14_or00011_SW0 : X_LUT4
    generic map(
      INIT => X"EC80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(12),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(13),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(12),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(13),
      O => N554
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_14_or00031_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_14_or0003,
      O => N2714
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_14_or00031 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0003,
      ADR1 => N554,
      ADR2 => N555,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_14_or0003
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0038_SW2_LUT3_D_BUF : X_BUF
    port map (
      I => N557,
      O => N2715
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0038_SW2 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N399,
      ADR1 => N398,
      ADR2 => N401,
      O => N557
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0041_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0041_5286,
      O => N2716
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0041 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N558,
      ADR1 => N557,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0004_5277,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0041_5286
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_11_or00011_SW1_LUT4_D_BUF : X_BUF
    port map (
      I => N561,
      O => N2717
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_11_or00011_SW1 : X_LUT4
    generic map(
      INIT => X"FAE8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(11),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(10),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(11),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(10),
      O => N561
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00021_SW0_LUT4_D_BUF : X_BUF
    port map (
      I => N563,
      O => N2718
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00021_SW0 : X_LUT4
    generic map(
      INIT => X"E8A0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(9),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(8),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(9),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(8),
      O => N563
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or00091_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0009,
      O => N2719
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or00091 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0015,
      ADR1 => N563,
      ADR2 => N564,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0009
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0028_SW2_LUT3_D_BUF : X_BUF
    port map (
      I => N566,
      O => N2720
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0028_SW2 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => N407,
      ADR1 => N404,
      ADR2 => N405,
      O => N566
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0028_SW3_LUT3_D_BUF : X_BUF
    port map (
      I => N567,
      O => N2721
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0028_SW3 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N405,
      ADR1 => N404,
      ADR2 => N408,
      O => N567
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0031_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0031_5284,
      O => N2722
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0031 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N567,
      ADR1 => N566,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0002_5276,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0031_5284
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_5_or00031_SW1_LUT4_D_BUF : X_BUF
    port map (
      I => N573,
      O => N2723
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_5_or00031_SW1 : X_LUT4
    generic map(
      INIT => X"FAE8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(5),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_bb_mux0000(4),
      O => N573
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_448_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_448_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_448_4146
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_448 : X_LUT4
    generic map(
      INIT => X"471D"
    )
    port map (
      ADR0 => N578,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_29_Q,
      ADR2 => N579,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_29_or0003_5288,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_448_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0000_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0000_5275,
      O => N2724
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0000 : X_LUT4
    generic map(
      INIT => X"BE28"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_10_11_5250,
      ADR3 => N420,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0000_5275
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_237_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_237_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_237_4105
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_237 : X_LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0030,
      ADR2 => N625,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_226_4104,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_237_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_result_26_xor0000_xo_0_21_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_result_26_xor0000_xo_0_21_SW0_O,
      O => N663
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_result_26_xor0000_xo_0_21_SW0 : X_LUT4
    generic map(
      INIT => X"A995"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(25),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_25_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_26_or0001_5287,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_result_26_xor0000_xo_0_21_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_0_31_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_0_31_SW0_O,
      O => N665
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_0_31_SW0 : X_LUT4
    generic map(
      INIT => X"DFFF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_intr_enable_reg_5061,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_0_31_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rt_index_4_1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      O => N2725
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_rt_index_4_1 : X_LUT4
    generic map(
      INIT => X"008A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(20),
      ADR1 => N270,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rt_index_and0000,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_exception_out_or00001,
      O => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_22_21_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_22_21_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N262
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_22_21 : X_LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(21),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(20),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result_20_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_22_21_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq000011_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rt_index_and0000,
      O => N2726
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq000011 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_27_1_4795,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_29_1_4799,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_28_1_4797,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(31),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rt_index_and0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and0000111_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0024,
      O => N2727
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and0000111 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0024
    );
  u1_plasma_top_u2_ddr_u2_ddr_pause_and000039_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_pause,
      O => N2728
    );
  u1_plasma_top_u2_ddr_u2_ddr_pause_and000039 : X_LUT4
    generic map(
      INIT => X"AAA2"
    )
    port map (
      ADR0 => N687,
      ADR1 => fpga_0_DDR_SDRAM_32Mx64_DDR_RASn_pin_OBUF_3331,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_CASn_pin_OBUF_3281,
      ADR3 => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      O => u1_plasma_top_pause
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_SW0_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_SW0_SW0_O,
      O => N693
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(21),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(24),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(22),
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_SW0_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_296_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_296_3885,
      O => N2729
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_296 : X_LUT4
    generic map(
      INIT => X"FF60"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_236_3882,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_292_3884,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_296_3885
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and0000111_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0046,
      O => N2730
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and0000111 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0046
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and000221_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0026,
      O => N2731
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and000221 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(24),
      ADR2 => N793,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0032,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0026
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and000121_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0042,
      O => N2732
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and000121 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0039,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(14),
      ADR3 => N795,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0042
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_223_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_223_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_223_4140
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_223 : X_LUT4
    generic map(
      INIT => X"3050"
    )
    port map (
      ADR0 => N803,
      ADR1 => N804,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0026,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_223_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_23_33_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_23_33_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_23_33_4579
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_23_33 : X_LUT4
    generic map(
      INIT => X"0089"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N19,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_pause_any1_4304,
      ADR3 => N806,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_23_33_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_0_12_SW0_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_0_12_SW0_O,
      O => N811
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_0_12_SW0 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_0_12_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_1_8_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_1_8_SW0_O,
      O => N815
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_1_8_SW0 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N19,
      ADR2 => u1_plasma_top_u1_plasma_cpu_data_r(9),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N24,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_1_8_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_1_1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_target(1),
      O => N2733
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_1_1 : X_LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(1),
      ADR3 => N819,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_0_1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_target(0),
      O => N2734
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_0_1 : X_LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(0),
      ADR3 => N819,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_2_1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_target(2),
      O => N2735
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_2_1 : X_LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(2),
      ADR3 => N819,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(2)
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w1011_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_N0,
      O => N2736
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w1011 : X_LUT4
    generic map(
      INIT => X"5575"
    )
    port map (
      ADR0 => u1_plasma_top_no_ddr_stop,
      ADR1 => N836,
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000108_3760,
      ADR3 => N788,
      O => u1_plasma_top_u1_plasma_N0
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and000111_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0010,
      O => N2737
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and000111 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N261,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(13),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(12),
      ADR3 => N842,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0010
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and0002111_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0007,
      O => N2738
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and0002111 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(21),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(20),
      ADR2 => N848,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result_20_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0007
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg_mux0000_1_11_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N6,
      O => N2739
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg_mux0000_1_11 : X_LUT4
    generic map(
      INIT => X"CCCA"
    )
    port map (
      ADR0 => N877,
      ADR1 => N878,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_296_3885,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_357_3888,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N6
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_0_mux000031_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N19,
      O => N2740
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_0_mux000031 : X_LUT4
    generic map(
      INIT => X"2223"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR1 => N886,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_296_3885,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_357_3888,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N19
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_0_mux000041_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N24,
      O => N2741
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_0_mux000041 : X_LUT4
    generic map(
      INIT => X"2223"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR1 => N888,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_296_3885,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_0_357_3888,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N24
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0001_xo_0_21_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0001_xo_0_21_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N108
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0001_xo_0_21 : X_LUT4
    generic map(
      INIT => X"665A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_30_Q,
      ADR1 => N894,
      ADR2 => N893,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0008_5279,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0001_xo_0_21_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0005_xo_0_21_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0005_xo_0_21_SW0_O,
      O => N661
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0005_xo_0_21_SW0 : X_LUT4
    generic map(
      INIT => X"665A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(24),
      ADR1 => N900,
      ADR2 => N899,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0006_5278,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0005_xo_0_21_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_29_or0003_SW4_LUT3_D_BUF : X_BUF
    port map (
      I => N902,
      O => N2742
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_29_or0003_SW4 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => N389,
      ADR1 => N386,
      ADR2 => N387,
      O => N902
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_29_or0003_SW5_LUT3_D_BUF : X_BUF
    port map (
      I => N903,
      O => N2743
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_29_or0003_SW5 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => N390,
      ADR1 => N386,
      ADR2 => N387,
      O => N903
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_sum_or0001_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_sum_or0001_5289,
      O => N2744
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_sum_or0001 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N903,
      ADR1 => N902,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0008_5279,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_sum_or0001_5289
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0041_SW3_LUT3_D_BUF : X_BUF
    port map (
      I => N906,
      O => N2745
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0041_SW3 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N507,
      ADR1 => N506,
      ADR2 => N558,
      O => N906
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0006_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0006_5278,
      O => N2746
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0006 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N906,
      ADR1 => N905,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0004_5277,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0006_5278
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_5_1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_target(5),
      O => N2747
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_5_1 : X_LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(5),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(5),
      ADR3 => N819,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(5)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_4_1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_target(4),
      O => N2748
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_4_1 : X_LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(4),
      ADR3 => N819,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(4)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_7_1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_target(7),
      O => N2749
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_7_1 : X_LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(7),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(7),
      ADR3 => N819,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(7)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_6_1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_target(6),
      O => N2750
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_6_1 : X_LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(6),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(6),
      ADR3 => N819,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(6)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_9_1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_target(9),
      O => N2751
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_9_1 : X_LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(9),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(9),
      ADR3 => N819,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(9)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_8_1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_target(8),
      O => N2752
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_8_1 : X_LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(8),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(8),
      ADR3 => N819,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(8)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_11_1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_target(11),
      O => N2753
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_11_1 : X_LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(11),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(11),
      ADR3 => N819,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(11)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_10_1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_target(10),
      O => N2754
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_10_1 : X_LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(10),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(10),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_1_1_SW0_5073,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(10)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_26_173_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_26_173_SW0_O,
      O => N597
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_26_173_SW0 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_26_17_6176,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_26_5_6177,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_26_173_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_25_173_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_25_173_SW0_O,
      O => N599
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_25_173_SW0 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_25_17_6170,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_25_5_6171,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_25_173_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_24_173_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_24_173_SW0_O,
      O => N601
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_24_173_SW0 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(24),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_24_17_6164,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_24_5_6165,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_24_173_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_23_173_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_23_173_SW0_O,
      O => N603
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_23_173_SW0 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_23_17_6158,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_23_5_6159,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_23_173_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_21_173_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_21_173_SW0_O,
      O => N607
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_21_173_SW0 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(21),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_21_17_6148,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_21_5_6149,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_21_173_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_20_173_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_20_173_SW0_O,
      O => N609
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_20_173_SW0 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(20),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_20_17_6142,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_20_5_6143,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_20_173_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_19_173_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_19_173_SW0_O,
      O => N611
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_19_173_SW0 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(19),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_19_17_6130,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_19_5_6131,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_19_173_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_18_173_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_18_173_SW0_O,
      O => N613
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_18_173_SW0 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(18),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_18_17_6124,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_18_5_6125,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_18_173_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_17_173_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_17_173_SW0_O,
      O => N615
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_17_173_SW0 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_17_17_6118,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_17_5_6119,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_17_173_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_16_173_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_16_173_SW0_O,
      O => N617
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_16_173_SW0 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(16),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_16_17_6112,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_16_5_6113,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_16_173_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_15_173_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_15_173_SW0_O,
      O => N619
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_15_173_SW0 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_15_17_6106,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_15_5_6107,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_15_173_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_14_173_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_14_173_SW0_O,
      O => N621
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_14_173_SW0 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(14),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_14_17_6100,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_14_5_6101,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_14_173_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_13_173_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_13_173_SW0_O,
      O => N631
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_13_173_SW0 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_13_17_6094,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_13_5_6095,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_13_173_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_11_173_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_11_173_SW0_O,
      O => N635
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_11_173_SW0 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(11),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_11_17_6084,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_11_5_6085,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_11_173_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_173_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_173_SW0_O,
      O => N637
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_173_SW0 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(10),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_17_6078,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_5_6079,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_173_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_9_173_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_9_173_SW0_O,
      O => N639
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_9_173_SW0 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(9),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_9_17_6248,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_9_5_6249,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_9_173_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_8_173_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_8_173_SW0_O,
      O => N641
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_8_173_SW0 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(8),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_8_17_6242,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_8_5_6243,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_8_173_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_7_173_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_7_173_SW0_O,
      O => N643
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_7_173_SW0 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(7),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_7_17_6236,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_7_5_6237,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_7_173_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_6_173_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_6_173_SW0_O,
      O => N647
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_6_173_SW0 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(6),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_6_17_6230,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_6_5_6231,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_6_173_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_5_173_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_5_173_SW0_O,
      O => N649
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_5_173_SW0 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_5_17_6224,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_5_5_6225,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_5_173_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_4_173_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_4_173_SW0_O,
      O => N651
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_4_173_SW0 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_4_17_6218,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_4_5_6219,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_4_173_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_3_174_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_3_174_SW0_O,
      O => N653
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_3_174_SW0 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_3_18_6212,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_3_5_6213,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_3_174_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_1_172_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_1_172_SW0_O,
      O => N657
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_1_172_SW0 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_1_18_6136,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_1_9_6139,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_1_172_SW0_O
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle_1_110_SW0_LUT2_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle_1_110_SW0_O,
      O => N1021
    );
  u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle_1_110_SW0 : X_LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_11_Q,
      ADR1 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(10),
      O => u1_plasma_top_u2_ddr_u1_ddr_init_wait_cycle_1_110_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_exception_out_or0000_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => N2755
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_exception_out_or0000 : X_LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_intr_signal_4289,
      ADR1 => N1023,
      ADR2 => N679,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rt_index_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_exception_sig
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_branch_func_2_SW2_LUT4_D_BUF : X_BUF
    port map (
      I => N1026,
      O => N2756
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_branch_func_2_SW2 : X_LUT4
    generic map(
      INIT => X"CAC9"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_branch_func(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_branch_func(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_branch_func(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reg_source(31),
      O => N1026
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_branch_func_2_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_take_branch,
      O => N2757
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_branch_func_2_Q : X_LUT3
    generic map(
      INIT => X"53"
    )
    port map (
      ADR0 => N1026,
      ADR1 => N1025,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_take_branch
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000108_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000108_3760,
      O => N2758
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000108 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_address_next_21_Q,
      ADR1 => u1_plasma_top_u1_plasma_address_next_22_Q,
      ADR2 => N1036,
      ADR3 => u1_plasma_top_u1_plasma_address_next_24_Q,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000108_3760
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_28_7_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_28_7_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_28_7_4595
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_28_7 : X_LUT4
    generic map(
      INIT => X"A8A0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(30),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N23,
      ADR2 => N1038,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N13,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_28_7_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_1_1_SW0_LUT4_D_BUF : X_BUF
    port map (
      I => N1103,
      O => N2759
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_1_1_SW0 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => N287,
      ADR1 => N266,
      ADR2 => N683,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_exception_out_or0000_4904,
      O => N1103
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and00004_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and0000,
      O => N2760
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and00004 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(10),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(8),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(9),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0014,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and000011_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0018,
      O => N2761
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and000011 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(5),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0022,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0018
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and00014_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and0001,
      O => N2762
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and00014 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(20),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(19),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(18),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0007,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and0001
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and0002112_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0006,
      O => N2763
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and0002112 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(22),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(21),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(23),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in2_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_b_neg_and0006
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_28_16_SW1_SW0_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_28_16_SW1_SW0_SW0_O,
      O => N1112
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_28_16_SW1_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_284_4173,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_227_4170,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_268_4172,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_28_16_SW1_SW0_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or00031_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0003,
      O => N2764
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or00031 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N1124,
      ADR1 => N1123,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0007,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0003
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_20_or00031_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_20_or0003,
      O => N2765
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_20_or00031 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N1130,
      ADR1 => N1129,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0005,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_20_or0003
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00031_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0003,
      O => N2766
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00031 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N1136,
      ADR1 => N1135,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0015,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0003
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00011_SW0_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00011_SW0_O,
      O => N1138
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00011_SW0 : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => N572,
      ADR1 => N569,
      ADR2 => N570,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00011_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_25_20_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_25_20_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_25_20_4587
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_25_20 : X_LUT4
    generic map(
      INIT => X"AEA4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(27),
      ADR1 => N1166,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_pause_any1_4304,
      ADR3 => N1167,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_25_20_O
    );
  u1_plasma_top_u1_plasma_cpu_pause_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_cpu_pause_3671,
      O => N2767
    );
  u1_plasma_top_u1_plasma_cpu_pause : X_LUT4
    generic map(
      INIT => X"BABF"
    )
    port map (
      ADR0 => N279,
      ADR1 => N1174,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      ADR3 => N1173,
      O => u1_plasma_top_u1_plasma_cpu_pause_3671
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_22_39_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_22_39_SW0_O,
      O => N490
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_22_39_SW0 : X_LUT4
    generic map(
      INIT => X"FE04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(24),
      ADR2 => N1178,
      ADR3 => N813,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_22_39_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_19_16_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_19_16_SW0_O,
      O => N487
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_19_16_SW0 : X_LUT4
    generic map(
      INIT => X"FE04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(21),
      ADR2 => N1180,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_19_1_4694,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_19_16_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_12_1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_target(12),
      O => N2768
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_12_1 : X_LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(12),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(12),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_1_1_SW0_5073,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(12)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_14_1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_target(14),
      O => N2769
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_14_1 : X_LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(14),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(14),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_1_1_SW0_5073,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(14)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_16_1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_target(16),
      O => N2770
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_16_1 : X_LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(16),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(16),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_1_1_SW0_5073,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(16)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_19_1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_target(19),
      O => N2771
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_19_1 : X_LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(19),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(19),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_1_1_SW0_5073,
      O => u1_plasma_top_u1_plasma_u1_cpu_reg_target(19)
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_123_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_123_6930,
      O => N2772
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_123 : X_LUT4
    generic map(
      INIT => X"F0FB"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd9_7065,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt(7),
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_112_6929,
      ADR3 => u1_plasma_top_u2_ddr_active_ddr,
      O => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_123_6930
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_235_SW0_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_235_SW0_O,
      O => N1208
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_235_SW0 : X_LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_235_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0003_Result2_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_28_Q,
      O => N2773
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0003_Result2 : X_LUT4
    generic map(
      INIT => X"CC6C"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(28),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(27),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N18,
      O => u1_plasma_top_u1_plasma_u1_cpu_pc_plus4_28_Q
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and00021111_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and00021111_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0008
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and00021111 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(22),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(21),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(20),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result_20_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and00021111_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and00021111_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and00021111_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0035
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and00021111 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(22),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(21),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(20),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result0_20_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and00021111_O
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_21_SW1_LUT4_D_BUF : X_BUF
    port map (
      I => N1142,
      O => N2774
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_21_SW1 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd9_7065,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_and0000_7066,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_26_6932,
      ADR3 => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_123_6930,
      O => N1142
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and000031_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result_10_and0000,
      O => N2775
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and000031 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(9),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0024,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(8),
      ADR3 => N1212,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result_10_and0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0012_Result1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N111,
      O => N2776
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0012_Result1 : X_LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(13),
      ADR2 => N1216,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_carry_in_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N111
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and000131_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result0_20_and0000,
      O => N2777
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and000131 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(15),
      ADR1 => N795,
      ADR2 => N1218,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0039,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result0_20_and0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_51_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N49,
      O => N2778
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_51 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => N1220,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(26),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N18,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N49
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0019_Result11_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N5,
      O => N2779
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_Mxor_pc_inc_xor0019_Result11 : X_LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(5),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(4),
      ADR2 => N1222,
      ADR3 => N181,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N5
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_24_11_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N18,
      O => N2780
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_24_11 : X_LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(22),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(21),
      ADR2 => N1224,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N6,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N18
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_22_21_SW1_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_22_21_SW1_O,
      O => N1228
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_22_21_SW1 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(22),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(21),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(20),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_22_21_SW1_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_21_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N13,
      O => N2781
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_21 : X_LUT4
    generic map(
      INIT => X"DDF5"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(1),
      ADR1 => N1026,
      ADR2 => N1025,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N13
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_29_or0003_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_29_or0003_5288,
      O => N2782
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_29_or0003 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N1257,
      ADR1 => N1256,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_26_or0001_5287,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_29_or0003_5288
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_26_or0001_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_26_or0001_5287,
      O => N2783
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_26_or0001 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N1260,
      ADR1 => N1259,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0004_5277,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_26_or0001_5287
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0028_SW1_SW1_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0028_SW1_SW1_O,
      O => N1272
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0028_SW1_SW1 : X_LUT4
    generic map(
      INIT => X"B2BB"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(10),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(10),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(9),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(9),
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0028_SW1_SW1_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_0_17_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      O => N2784
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_0_17 : X_LUT4
    generic map(
      INIT => X"DDED"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_mem_state_reg_4736,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR2 => N1292,
      ADR3 => u1_plasma_top_u1_plasma_cpu_pause_3671,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_11_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N01,
      O => N2785
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_11 : X_LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      ADR0 => N1415,
      ADR1 => N1414,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N01
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_SW1_SW1_SW0_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_SW1_SW1_SW0_O,
      O => N1310
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_SW1_SW1_SW0 : X_LUT3
    generic map(
      INIT => X"81"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_15_1_4779,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(11),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(12),
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_SW1_SW1_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_13_16_SW0_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_13_16_SW0_O,
      O => N1206
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_13_16_SW0 : X_LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N14,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N29,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_13_16_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_29_173_SW0_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_29_173_SW0_SW0_O,
      O => N1316
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_29_173_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_29_157_6193,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(29),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_29_173_SW0_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_24_146_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_24_146_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_24_146_4543
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_24_146 : X_LUT4
    generic map(
      INIT => X"220A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(1),
      ADR1 => N1026,
      ADR2 => N1025,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_future_24_146_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_31_71_SW0_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_31_71_SW0_SW0_O,
      O => N1321
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_31_71_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum(31),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_31_71_SW0_SW0_O
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_SW6_LUT2_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_SW6_O,
      O => N1336
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_SW6 : X_LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq000019_3761,
      ADR1 => u1_plasma_top_u1_plasma_address_next_29_Q,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_SW6_O
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_SW7_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_SW7_O,
      O => N1338
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_SW7 : X_LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_0_Q_3844,
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_next_cmp_eq0000,
      ADR2 => u1_plasma_top_u1_plasma_address_next_29_Q,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_SW7_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_353_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_353_SW0_O,
      O => N997
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_353_SW0 : X_LUT4
    generic map(
      INIT => X"4C5F"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N89,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_307_4073,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_353_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_pause_non_ctrl1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_pause_non_ctrl,
      O => N2786
    );
  u1_plasma_top_u1_plasma_u1_cpu_pause_non_ctrl1 : X_LUT4
    generic map(
      INIT => X"F4F7"
    )
    port map (
      ADR0 => N1174,
      ADR1 => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      ADR2 => N1360,
      ADR3 => N1173,
      O => u1_plasma_top_u1_plasma_u1_cpu_pause_non_ctrl
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_2_14_SW0_LUT2_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_2_14_SW0_O,
      O => N1362
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_2_14_SW0 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_2_14_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_1_14_SW0_LUT2_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_1_14_SW0_O,
      O => N1364
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_1_14_SW0 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_1_14_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_pause_any1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      O => N2787
    );
  u1_plasma_top_u1_plasma_u1_cpu_pause_any1 : X_LUT4
    generic map(
      INIT => X"DCDF"
    )
    port map (
      ADR0 => N1174,
      ADR1 => N1366,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      ADR3 => N1173,
      O => u1_plasma_top_u1_plasma_u1_cpu_pause_any
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_SW8_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_SW8_O,
      O => N1340
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_SW8 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_address_next_24_Q,
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq000019_3761,
      ADR2 => u1_plasma_top_u1_plasma_address_next_29_Q,
      ADR3 => N1368,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_SW8_O
    );
  u1_plasma_top_u1_plasma_cpu_pause_SW3_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_cpu_pause_SW3_O,
      O => N1376
    );
  u1_plasma_top_u1_plasma_cpu_pause_SW3 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => N685,
      ADR1 => N279,
      ADR2 => N1017,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_pause_pipeline,
      O => u1_plasma_top_u1_plasma_cpu_pause_SW3_O
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_SW2_LUT4_D_BUF : X_BUF
    port map (
      I => N985,
      O => N2788
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_SW2 : X_LUT4
    generic map(
      INIT => X"FFFB"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_address_next_24_Q,
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq000019_3761,
      ADR2 => u1_plasma_top_u1_plasma_address_next_29_Q,
      ADR3 => N1393,
      O => N985
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_SW1_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_SW1_O,
      O => N983
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_SW1 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_address_next_24_Q,
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq000019_3761,
      ADR2 => u1_plasma_top_u1_plasma_address_next_29_Q,
      ADR3 => N1393,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_SW1_O
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000,
      O => N2789
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203 : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_address_next_30_Q,
      ADR1 => N477,
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000108_3760,
      ADR3 => N1395,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_branch_func_2_SW18_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_branch_func_2_SW18_O,
      O => N1397
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_branch_func_2_SW18 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pause_pipeline,
      ADR1 => N1288,
      ADR2 => N1025,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_branch_func_2_SW18_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_20_16_SW2_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_20_16_SW2_O,
      O => N1107
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_20_16_SW2 : X_LUT4
    generic map(
      INIT => X"8F88"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(22),
      ADR1 => N1400,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N14,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N36,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_20_16_SW2_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_371_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus(21),
      O => N2790
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_371 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(21),
      ADR1 => N1402,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_215_4048,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_359_4051,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(21)
    );
  u1_plasma_top_u1_plasma_u2_boot_ram_block_enable_and0000_SW0_SW0_SW0_SW0_SW0_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u2_boot_ram_block_enable_and0000_SW0_SW0_SW0_SW0_SW0_O,
      O => N1404
    );
  u1_plasma_top_u1_plasma_u2_boot_ram_block_enable_and0000_SW0_SW0_SW0_SW0_SW0 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_address_next_28_Q,
      ADR1 => u1_plasma_top_u1_plasma_address_next_29_Q,
      ADR2 => u1_plasma_top_u1_plasma_address_next_14_Q,
      O => u1_plasma_top_u1_plasma_u2_boot_ram_block_enable_and0000_SW0_SW0_SW0_SW0_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_48_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_48_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_48_4074
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_48 : X_LUT4
    generic map(
      INIT => X"EA40"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_28_4071,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_16_4068,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_6_4075,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_48_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_mult_clock_or000045_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_mult_clock_or0000,
      O => N2791
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_mult_clock_or000045 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_mult_clock_or000036_6446,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_mult_clock_or0000
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_24_0_SW0_LUT4_D_BUF : X_BUF
    port map (
      I => N1414,
      O => N2792
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_24_0_SW0 : X_LUT4
    generic map(
      INIT => X"FB01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_1_51_4908,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR3 => N1025,
      O => N1414
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_24_13_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_24_13_SW0_O,
      O => N1164
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_24_13_SW0 : X_LUT4
    generic map(
      INIT => X"EEFA"
    )
    port map (
      ADR0 => N1214,
      ADR1 => N1418,
      ADR2 => N1417,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_Mcompar_is_equal_cmp_eq0000_cy(15),
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_24_13_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_25_31_SW0_SW0_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_25_31_SW0_SW0_O,
      O => N1426
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_25_31_SW0_SW0 : X_LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      ADR0 => N1118,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N19,
      ADR2 => N1414,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_25_31_SW0_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_1_10_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_1_10_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_1_10_4907
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_1_10 : X_LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N69,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_1_10_O
    );
  u1_plasma_top_u1_plasma_cpu_pause_SW1_LUT4_D_BUF : X_BUF
    port map (
      I => N1360,
      O => N2793
    );
  u1_plasma_top_u1_plasma_cpu_pause_SW1 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_enable_reg_6442,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pause_mult,
      ADR2 => N279,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_mult_clock_or0000,
      O => N1360
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_pipeline1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_pause_pipeline,
      O => N2794
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_pipeline1 : X_LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_enable_reg_6442,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_mult_clock_or000036_6446,
      O => u1_plasma_top_u1_plasma_u1_cpu_pause_pipeline
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_12_61_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N261,
      O => N2795
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_12_61 : X_LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(9),
      ADR1 => N1431,
      ADR2 => N1212,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0024,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N261
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_0_32_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21,
      O => N2796
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_0_32 : X_LUT4
    generic map(
      INIT => X"0145"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR1 => N1173,
      ADR2 => N1445,
      ADR3 => N1446,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N21
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_415_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_415_SW0_O,
      O => N995
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_415_SW0 : X_LUT4
    generic map(
      INIT => X"4C5F"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N89,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_369_4098,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_415_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_56_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_56_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_56_4099
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_56 : X_LUT4
    generic map(
      INIT => X"0145"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR2 => N1454,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_25_bdd1,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_25_56_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_42_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_42_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_42_3921
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_42 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_11_bdd3,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_28_3917,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_42_O
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_44_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_44_6926,
      O => N2797
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_44 : X_LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_refresh_cnt(7),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR2 => u1_plasma_top_u2_ddr_active_ddr,
      O => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_1_44_6926
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_72_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_72_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_72_4233
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_72 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_13_bdd22,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_5_72_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_c_alu_0_51_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N89,
      O => N2798
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_c_alu_0_51 : X_LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N89
    );
  u1_plasma_top_u1_plasma_u1_cpu_pause_any1_SW3_LUT4_D_BUF : X_BUF
    port map (
      I => N1239,
      O => N2799
    );
  u1_plasma_top_u1_plasma_u1_cpu_pause_any1_SW3 : X_LUT4
    generic map(
      INIT => X"FCFD"
    )
    port map (
      ADR0 => N689,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pause_mult,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_reset,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      O => N1239
    );
  u1_plasma_top_u1_plasma_u1_cpu_pause_any1_SW1_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_pause_any1_SW1_O,
      O => N1116
    );
  u1_plasma_top_u1_plasma_u1_cpu_pause_any1_SW1 : X_LUT3
    generic map(
      INIT => X"CD"
    )
    port map (
      ADR0 => N689,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pause_mult,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_pause_any1_SW1_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_57_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_57_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_57_4110
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_57 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(26),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(25),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_26_57_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_pause_any1_SW5_LUT4_D_BUF : X_BUF
    port map (
      I => N1288,
      O => N2800
    );
  u1_plasma_top_u1_plasma_u1_cpu_pause_any1_SW5 : X_LUT4
    generic map(
      INIT => X"DDDF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pause_mult,
      ADR2 => N689,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      O => N1288
    );
  u1_plasma_top_u2_ddr_u2_ddr_pause_and000039_SW1_LUT4_D_BUF : X_BUF
    port map (
      I => N1174,
      O => N2801
    );
  u1_plasma_top_u2_ddr_u2_ddr_pause_and000039_SW1 : X_LUT4
    generic map(
      INIT => X"BFFF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      ADR2 => u1_plasma_top_u2_ddr_active_ddr,
      ADR3 => u1_plasma_top_u2_ddr_u2_ddr_pause_and000019_7041,
      O => N1174
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_mult_clock_or000036_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_mult_clock_or000036_SW0_O,
      O => N1466
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_mult_clock_or000036_SW0 : X_LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N18,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(3),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(0),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_pause_mult_clock_or000036_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_mult_func_3_1_SW1_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u3_control_mult_func_3_1_SW1_O,
      O => N1468
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_mult_func_3_1_SW1 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_intr_signal_4289,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(30),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(26),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_mult_func_3_1_SW1_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_2_46_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_2_46_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_2_46_5189
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_2_46 : X_LUT3
    generic map(
      INIT => X"EC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r(18),
      ADR1 => N1472,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N30,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_2_46_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_6_45_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_6_45_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_6_45_5215
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_6_45 : X_LUT3
    generic map(
      INIT => X"EC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r(22),
      ADR1 => N1474,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N30,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_6_45_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_5_45_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_5_45_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_5_45_5211
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_5_45 : X_LUT3
    generic map(
      INIT => X"EC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r(21),
      ADR1 => N1476,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N30,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_5_45_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_3_76_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_3_76_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_3_76_5202
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_3_76 : X_LUT3
    generic map(
      INIT => X"EC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r(19),
      ADR1 => N1478,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N30,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_3_76_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_89_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_89_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_89_5207
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_89 : X_LUT3
    generic map(
      INIT => X"EC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_cpu_data_r(20),
      ADR1 => N1480,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N30,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_4_89_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_21_0_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_21_0_4696,
      O => N2802
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_21_0 : X_LUT4
    generic map(
      INIT => X"048C"
    )
    port map (
      ADR0 => N1173,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(23),
      ADR2 => N1488,
      ADR3 => N1489,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_var_mux0003_21_0_4696
    );
  u1_plasma_top_u1_plasma_u1_cpu_pause_any1_SW4_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_pause_any1_SW4_SW0_O,
      O => N1493
    );
  u1_plasma_top_u1_plasma_u1_cpu_pause_any1_SW4_SW0 : X_LUT4
    generic map(
      INIT => X"ACA0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(23),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_pause_mult,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N46,
      O => u1_plasma_top_u1_plasma_u1_cpu_pause_any1_SW4_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and00014_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and0001,
      O => N2803
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and00014 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(19),
      ADR1 => N1503,
      ADR2 => N1230,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N261,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in_and0001
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_92_SW0_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_92_SW0_O,
      O => N1509
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_92_SW0 : X_LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(23),
      ADR1 => N1226,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result0_20_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_23_92_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_44_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_44_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_44_3974
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_44 : X_LUT4
    generic map(
      INIT => X"CD01"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_15_bdd3,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR3 => N1511,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_44_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_28_173_SW0_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_28_173_SW0_SW0_O,
      O => N1529
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_28_173_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(28),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_28_157_6187,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_28_173_SW0_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_27_173_SW0_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_27_173_SW0_SW0_O,
      O => N1531
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_27_173_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_27_157_6181,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_27_173_SW0_SW0_O
    );
  u1_plasma_top_u1_plasma_cpu_pause_SW13_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_cpu_pause_SW13_O,
      O => N1540
    );
  u1_plasma_top_u1_plasma_cpu_pause_SW13 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N17,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_pause_pipeline,
      ADR2 => N279,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_pause_mult,
      O => u1_plasma_top_u1_plasma_cpu_pause_SW13_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and00014_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and0001,
      O => N2804
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and00014 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(19),
      ADR1 => N795,
      ADR2 => N1542,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0039,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and0001
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and000031_SW1_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and000031_SW1_O,
      O => N1544
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and000031_SW1 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(9),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(8),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(11),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(10),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in0_and000031_SW1_O
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or000022_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or000022_SW0_O,
      O => N1563
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or000022_SW0 : X_LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(2),
      ADR1 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or00004_3812,
      ADR3 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or000011_3811,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_miss_or000022_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_0_SW1_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_0_SW1_O,
      O => N1383
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_0_SW1 : X_LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_pc_source(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_pc_source_out_1_51_4908,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_0_SW1_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_401_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus(15),
      O => N2805
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_401 : X_LUT4
    generic map(
      INIT => X"ECFD"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(15),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_182_3970,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_245_3972,
      ADR3 => N1571,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(15)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0002_xo_0_21_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0002_xo_0_21_SW0_O,
      O => N1577
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0002_xo_0_21_SW0 : X_LUT4
    generic map(
      INIT => X"99A5"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(28),
      ADR1 => N897,
      ADR2 => N896,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_result_26_or0001_5287,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0002_xo_0_21_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0009_xo_0_21_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0009_xo_0_21_SW0_O,
      O => N1579
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0009_xo_0_21_SW0 : X_LUT4
    generic map(
      INIT => X"A995"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(18),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(17),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_bb_mux0000_17_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_carry_in_or0038_5285,
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_Mxor_sum_xor0009_xo_0_21_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_392_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_392_SW0_O,
      O => N1573
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_392_SW0 : X_LUT4
    generic map(
      INIT => X"4C5F"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N89,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_346_3994,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_17_392_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_397_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_397_SW0_O,
      O => N1575
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_397_SW0 : X_LUT4
    generic map(
      INIT => X"4C5F"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(19),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N89,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_351_4012,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_19_397_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_33_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_33_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_33_4215
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_33 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(4),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_12_bdd10,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_33_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_103_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_103_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_103_4196
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_103 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_6_4205,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_14_4199,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_31_4202,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_90_4206,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_3_103_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_79_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_79_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_79_4028
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_79 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_10_4016,
      ADR2 => N1761,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_43_4027,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_79_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_358_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus(13),
      O => N2806
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_358 : X_LUT4
    generic map(
      INIT => X"FDEC"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(13),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_137_3943,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_202_3945,
      ADR3 => N1763,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus(13)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_67_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_67_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_67_3950
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_67 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_41_3949,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_28_3947,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR3 => N1765,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_67_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_130_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_130_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_130_3956
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_130 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR1 => N1769,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_61_3963,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_100_3954,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_130_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000169_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000169_SW0_O,
      O => N1771
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000169_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000117_6323,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or000012,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or000025_6328,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or000070_6329,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD_or0000169_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_134_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_134_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_134_4263
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_134 : X_LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(8),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0049,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_133_4262,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_134_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_113_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_113_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_113_4209
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_113 : X_LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(4),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0046,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_112_4208,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_113_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_87_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_87_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_87_4163
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_87 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_65_4160,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_49_4159,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_71_4161,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_2_87_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_193_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_193_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_193_4267
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_193 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_155_4264,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_175_4265,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_183_4266,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_193_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_193_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_193_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_193_3902
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_193 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_156_3899,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_175_3900,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_183_3901,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_193_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_43_SW0_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_43_SW0_O,
      O => N1777
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_43_SW0 : X_LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_43_SW0_O
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_SW6_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_SW6_SW0_O,
      O => N1171
    );
  u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_SW6_SW0 : X_LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_state_0_Q_3844,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N01,
      ADR2 => N1789,
      ADR3 => u1_plasma_top_u1_plasma_address_next_29_Q,
      O => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000203_SW6_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_79_SW0_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_79_SW0_SW0_O,
      O => N1583
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_79_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR1 => N1793,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_133_4046,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_43_4052,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_79_SW0_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_193_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_193_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_193_3935
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_193 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_153_3933,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_147_3932,
      ADR3 => N1803,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_193_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_207_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_207_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_207_4037
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_207 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_194_4036,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_113_4034,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR3 => N1805,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_20_207_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_200_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_200_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_200_3981
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_200 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_187_3980,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_107_3977,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR3 => N1807,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_16_200_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_206_SW0_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_206_SW0_O,
      O => N1809
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_206_SW0 : X_LUT3
    generic map(
      INIT => X"C4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(18),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_c_mult_and0042,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_18_206_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_b_source_out_0_29_SW0_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u3_control_b_source_out_0_29_SW0_O,
      O => N1811
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_b_source_out_0_29_SW0 : X_LUT3
    generic map(
      INIT => X"8E"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(29),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_b_source_out_0_29_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_12_42_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_12_42_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_12_42_4563
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_12_42 : X_LUT4
    generic map(
      INIT => X"8900"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(14),
      ADR1 => N1813,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N01,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_12_42_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_31_44_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_31_44_SW0_O,
      O => N1815
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_31_44_SW0 : X_LUT4
    generic map(
      INIT => X"A965"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sign_reg_6015,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0003,
      ADR2 => N1120,
      ADR3 => N1121,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_31_44_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_2_202_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_2_202_SW0_O,
      O => N1821
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_2_202_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N22,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_2_174_6200,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_2_105_6199,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_2_202_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000148_SW0_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000148_SW0_O,
      O => N1823
    );
  u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000148_SW0 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000101_6430,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or000052_6432,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or00009_6433,
      O => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD_or0000148_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_12_204_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_12_204_SW0_O,
      O => N1827
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_12_204_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N22,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_12_176_6090,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_12_106_6089,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_12_204_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_27_79_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_27_79_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_27_79_5178
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_27_79 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_8,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_27_52_5177,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_24,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_27_79_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_19_33_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_19_33_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_19_33_5152
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_19_33 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(19),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_8,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_19_21_5151,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_24,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_19_33_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_17_33_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_17_33_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_17_33_5145
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_17_33 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(17),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_8,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_17_21_5144,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_24,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_17_33_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_25_54_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_25_54_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_25_54_5172
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_25_54 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(25),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_8,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_25_38_5171,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_24,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_25_54_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_18_33_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_18_33_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_18_33_5149
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_18_33 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(18),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_8,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_18_21,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_24,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_18_33_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_26_54_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_26_54_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_26_54_5175
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_26_54 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_8,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_26_38_5174,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_24,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_26_54_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_23_59_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_23_59_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_23_59_5165
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_23_59 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(23),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_8,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_23_42_5164,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_24,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_23_59_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_33_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_33_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_33_5142
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_33 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(16),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_8,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_21_5140,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_24,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_16_33_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11,
      O => N2807
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_10_1 : X_LUT4
    generic map(
      INIT => X"EEFA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0001,
      ADR1 => N332,
      ADR2 => N331,
      ADR3 => N1879,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N11
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_85_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_85_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_85_3926
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_85 : X_LUT4
    generic map(
      INIT => X"080A"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(10),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(11),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result0_10_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_85_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_reset_or0000_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_reset_or0000_SW0_O,
      O => N148
    );
  u1_plasma_top_u1_plasma_u1_cpu_reset_or0000_SW0 : X_LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      ADR0 => u1_plasma_top_dcm_lock,
      ADR1 => sys_rst_pin_IBUF_3348,
      ADR2 => u1_plasma_top_u2_ddr_u1_ddr_init_init_step(11),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_reset_reg(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_reset_or0000_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg_mux0000_0_31_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N17,
      O => N2808
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg_mux0000_0_31 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N64,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(29),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_mem_state_reg_4736,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N17
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_c_alu_11_61_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N93,
      O => N2809
    );
  u1_plasma_top_u1_plasma_u1_cpu_u6_alu_c_alu_11_61 : X_LUT4
    generic map(
      INIT => X"0206"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      O => u1_plasma_top_u1_plasma_u1_cpu_u6_alu_N93
    );
  u1_plasma_top_u1_plasma_enable_uart_and0000_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_enable_uart_and0000_SW0_O,
      O => N197
    );
  u1_plasma_top_u1_plasma_enable_uart_and0000_SW0 : X_LUT4
    generic map(
      INIT => X"FFFB"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_7_Q,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_29_Q,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_28_Q,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_address_reg_30_Q,
      O => u1_plasma_top_u1_plasma_enable_uart_and0000_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_250_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_250_4049,
      O => N2810
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_250 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(21),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_21_250_4049
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_339_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_339_4143,
      O => N2811
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_339 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(29),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_339_4143
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_178_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_178_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_178_4020
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_178 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_1_178_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg_mux0000_0_11_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N5,
      O => N2812
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_reg_mux0000_0_11 : X_LUT3
    generic map(
      INIT => X"72"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(3),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N5
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_46_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_46_6933,
      O => N2813
    );
  u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_46 : X_LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      ADR0 => u1_plasma_top_u2_ddr_u2_ddr_write_prev_7077,
      ADR1 => u1_plasma_top_u2_ddr_u2_ddr_state_prev_FSM_FFd5_7057,
      ADR2 => u1_plasma_top_u2_ddr_u2_ddr_bank_open_mux0000,
      O => u1_plasma_top_u2_ddr_u2_ddr_command_mux0009_2_46_6933
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_25_11_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_25_11_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_25_bdd0
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_25_11 : X_LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_17_bdd5,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_25_11_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_pause_non_ctrl1_SW1_LUT4_D_BUF : X_BUF
    port map (
      I => N1292,
      O => N2814
    );
  u1_plasma_top_u1_plasma_u1_cpu_pause_non_ctrl1_SW1 : X_LUT4
    generic map(
      INIT => X"00F1"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_cmp_eq0001,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_pause_out_and0001,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_pause_pipeline,
      O => N1292
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_402_SW1_F_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_402_SW1_F_O,
      O => N1585
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_402_SW1_F : X_LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_11_261,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_396_4144,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(29),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_29_402_SW1_F_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_36_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_36_SW0_O,
      O => N1907
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_36_SW0 : X_LUT4
    generic map(
      INIT => X"EBBB"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(22),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_22_36_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_106_SW0_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_106_SW0_O,
      O => N1911
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_106_SW0 : X_LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N161,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(12),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_lower_reg(13),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_13_106_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_268_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_268_4172,
      O => N2815
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_268 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_15_163,
      ADR2 => N1913,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_257_4171,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_30_268_4172
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_423_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_423_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_423_4124
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_423 : X_LUT4
    generic map(
      INIT => X"5150"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_314_4119,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_377_4122,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_27_423_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00261_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0026,
      O => N2816
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00261 : X_LUT4
    generic map(
      INIT => X"EB82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0003,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(28),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(28),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0026
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00111_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0011,
      O => N2817
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00111 : X_LUT4
    generic map(
      INIT => X"ED84"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0011,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0011
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00081_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0008,
      O => N2818
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00081 : X_LUT4
    generic map(
      INIT => X"ED84"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(26),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_26_or0003,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0008
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_26_or00011_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_26_or0001,
      O => N2819
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_26_or00011 : X_LUT4
    generic map(
      INIT => X"EB82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0007,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(24),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(24),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_26_or0001
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00221_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0022,
      O => N2820
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00221 : X_LUT4
    generic map(
      INIT => X"EB82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0007,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(22),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(22),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0022
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_20_or00011_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_20_or0001,
      O => N2821
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_20_or00011 : X_LUT4
    generic map(
      INIT => X"EB82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0005,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(18),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(18),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_20_or0001
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00061_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0006,
      O => N2822
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00061 : X_LUT4
    generic map(
      INIT => X"EB82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_20_or0003,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(20),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(20),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0006
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_17_or00011_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_17_or0001,
      O => N2823
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_17_or00011 : X_LUT4
    generic map(
      INIT => X"EB82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0005,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(16),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(16),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_17_or0001
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00041_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0004,
      O => N2824
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or00041 : X_LUT4
    generic map(
      INIT => X"EB82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_14_or0003,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(14),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(14),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_carry_in3_or0004
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_11_or00011_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_11_or0001,
      O => N2825
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_11_or00011 : X_LUT4
    generic map(
      INIT => X"EB82"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum_or0009,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_mode_reg_5983,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(10),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(10),
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_result3_11_or0001
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_32_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_32_SW0_O,
      O => N1923
    );
  u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_32_SW0 : X_LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_reg(30),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_N49,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_pause_any,
      O => u1_plasma_top_u1_plasma_u1_cpu_u1_pc_next_pc_next_mux0001_29_32_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_pause_bank1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_pause_bank,
      O => N2826
    );
  u1_plasma_top_u1_plasma_u1_cpu_pause_bank1 : X_LUT4
    generic map(
      INIT => X"0F01"
    )
    port map (
      ADR0 => N689,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg_cmp_eq0000,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_pause_pipeline,
      ADR3 => N1929,
      O => u1_plasma_top_u1_plasma_u1_cpu_pause_bank
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_Mxor_sum_xor0000_xo_0_1_LUT3_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum(31),
      O => N2827
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_Mxor_sum_xor0000_xo_0_1 : X_LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(31),
      ADR2 => N1981,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_sum(31)
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_221_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_221_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_221_4240
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_221 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_negate_reg_5985,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_78_4243,
      ADR2 => N1985,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_86_4244,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_221_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_13_SW0_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_13_SW0_O,
      O => N1989
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_13_SW0 : X_LUT3
    generic map(
      INIT => X"93"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(28),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_28_13_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_13_SW0_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_13_SW0_O,
      O => N1991
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_13_SW0 : X_LUT3
    generic map(
      INIT => X"93"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(12),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_12_13_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_13_SW0_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_13_SW0_O,
      O => N1993
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_13_SW0 : X_LUT3
    generic map(
      INIT => X"93"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(14),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_14_13_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_13_SW0_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_13_SW0_O,
      O => N1995
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_13_SW0 : X_LUT3
    generic map(
      INIT => X"93"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(8),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_8_13_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_13_SW0_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_13_SW0_O,
      O => N1997
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_13_SW0 : X_LUT3
    generic map(
      INIT => X"93"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(10),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_10_13_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_13_SW0_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_13_SW0_O,
      O => N1999
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_13_SW0 : X_LUT3
    generic map(
      INIT => X"93"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(6),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_6_13_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_61_SW0_LUT3_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_61_SW0_O,
      O => N2001
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_61_SW0 : X_LUT3
    generic map(
      INIT => X"93"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(1),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_alu_funcD(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(4),
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_4_61_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_24_11_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_24_11_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_24_bdd0
    );
  u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_24_11 : X_LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_b_busD(31),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_0_bdd5,
      O => u1_plasma_top_u1_plasma_u1_cpu_u7_shifter_c_shift_24_11_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_next_1_SW2_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_next_1_SW2_O,
      O => N1561
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_next_1_SW2 : X_LUT4
    generic map(
      INIT => X"64E4"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(3),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(2),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus(0),
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_byte_we_next_1_SW2_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_9_110_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_9_110_SW0_O,
      O => N1865
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_9_110_SW0 : X_LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR2 => N2005,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N12,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_9_110_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_8_110_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_8_110_SW0_O,
      O => N1867
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_8_110_SW0 : X_LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR2 => N2007,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N12,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_8_110_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_12_110_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_12_110_SW0_O,
      O => N1869
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_12_110_SW0 : X_LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR2 => N2009,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N12,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_12_110_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_11_110_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_11_110_SW0_O,
      O => N1871
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_11_110_SW0 : X_LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR2 => N2011,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N12,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_11_110_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_110_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_110_SW0_O,
      O => N1873
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_110_SW0 : X_LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR2 => N2013,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N12,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_10_110_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_141_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_141_SW0_O,
      O => N1875
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_141_SW0 : X_LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR2 => N2015,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N12,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_13_141_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_14_155_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_14_155_SW0_O,
      O => N1877
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_14_155_SW0 : X_LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR2 => N2017,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N12,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_14_155_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_22_35_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_22_35_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_22_35_6155
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_22_35 : X_LUT4
    generic map(
      INIT => X"DA88"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_a_busD(22),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_or0000,
      ADR2 => N2021,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg_5_cmp_eq0004,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_22_35_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_0_123_SW0_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_0_123_SW0_O,
      O => N1817
    );
  u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_0_123_SW0 : X_LUT4
    generic map(
      INIT => X"F6F0"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_aa_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg(0),
      ADR2 => N2029,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_N56,
      O => u1_plasma_top_u1_plasma_u1_cpu_u8_mult_upper_reg_mux0001_0_123_SW0_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_1_SW1_LUT4_D_BUF : X_BUF
    port map (
      I => N2071,
      O => N2828
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_branch_func_1_SW1 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(31),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(29),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(30),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => N2071
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_a_source_out_1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_a_source(1),
      O => N2829
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_a_source_out_1_Q : X_LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(26),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      ADR2 => N2071,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      O => u1_plasma_top_u1_plasma_u1_cpu_a_source(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_7_73_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_7_73_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_7_73_5220
    );
  u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_7_73 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_mem_source(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_c_source_mux0001_0_Q,
      ADR3 => N2075,
      O => u1_plasma_top_u1_plasma_u1_cpu_u5_bus_mux_reg_dest_out_7_73_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_176_LUT4_L_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_176_O,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_176_4080
    );
  u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_176 : X_LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_35_4085,
      ADR1 => N2077,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_shift_funcD(1),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_173_4079,
      O => u1_plasma_top_u1_plasma_u1_cpu_c_bus_24_176_O
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_16_mux00001_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N15,
      O => N2830
    );
  u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_data_read_var_16_mux00001 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(27),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_N64,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_opcode_reg(28),
      ADR3 => N2079,
      O => u1_plasma_top_u1_plasma_u1_cpu_u2_mem_ctrl_N15
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_exception_out_or0000_1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u3_control_exception_out_or0000_4904,
      O => N2831
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_exception_out_or0000_1 : X_LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_intr_signal_4289,
      ADR1 => N1023,
      ADR2 => N679,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rt_index_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_exception_out_or0000_4904
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_1_1_SW0_1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_1_1_SW0_5073,
      O => N2832
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_1_1_SW0_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_target_out_1_1_SW0_5073
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w1011_1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w1011_3395,
      O => N2833
    );
  u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w1011_1 : X_LUT4
    generic map(
      INIT => X"5575"
    )
    port map (
      ADR0 => u1_plasma_top_no_ddr_stop,
      ADR1 => N836,
      ADR2 => u1_plasma_top_u1_plasma_opt_cache2_u_cache_cache_access_cmp_eq0000108_3760,
      ADR3 => N788,
      O => u1_plasma_top_u1_plasma_Mmux_cache_ram_data_w1011_3395
    );
  u1_plasma_top_u1_plasma_u1_cpu_pause_any1_1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_pause_any1_4304,
      O => N2834
    );
  u1_plasma_top_u1_plasma_u1_cpu_pause_any1_1 : X_LUT4
    generic map(
      INIT => X"DCDF"
    )
    port map (
      ADR0 => N1174,
      ADR1 => N1366,
      ADR2 => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      ADR3 => N1173,
      O => u1_plasma_top_u1_plasma_u1_cpu_pause_any1_4304
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_exception_out_or0000_2_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u3_control_exception_out_or00001,
      O => N2835
    );
  u1_plasma_top_u1_plasma_u1_cpu_u3_control_exception_out_or0000_2 : X_LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_intr_signal_4289,
      ADR1 => N1023,
      ADR2 => N679,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rt_index_and0000,
      O => u1_plasma_top_u1_plasma_u1_cpu_u3_control_exception_out_or00001
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_1_LUT4_D_BUF : X_BUF
    port map (
      I => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or00001,
      O => N2836
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or0000_1 : X_LUT4
    generic map(
      INIT => X"0035"
    )
    port map (
      ADR0 => N827,
      ADR1 => N828,
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_alu_func_cmp_eq0034,
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_exception_sig,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_source_out_or00001
    );
  fpga_0_RS232_Uart_1_ctsN_pin_IBUF : X_BUF
    port map (
      I => fpga_0_RS232_Uart_1_ctsN_pin,
      O => fpga_0_RS232_Uart_1_ctsN_pin_IBUF_7315
    );
  fpga_0_DDR_CLK_FB_IBUF : X_BUF
    port map (
      I => fpga_0_DDR_CLK_FB,
      O => fpga_0_DDR_CLK_FB_IBUF_7316
    );
  sys_rst_pin_PULLUP : X_PU
    port map (
      O => NlwRenamedSig_IO_sys_rst_pin
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_31_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(31),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(31)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_31_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(31),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_31_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_31_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(31),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(31)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_31_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(31),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_31_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_31_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(31),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(31)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_31_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(31),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_31_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_31_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(31),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(31)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_31_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(31),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_31_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_30_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(30),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(30)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_30_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(30),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_30_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_30_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(30),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(30)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_30_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(30),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_30_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_30_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(30),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(30)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_30_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(30),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_30_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_30_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(30),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(30)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_30_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(30),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_30_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_29_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(29),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(29)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_29_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(29),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_29_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_29_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(29),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(29)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_29_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(29),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_29_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_29_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(29),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(29)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_29_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(29),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_29_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_29_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(29),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(29)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_29_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(29),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_29_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_28_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(28),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(28)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_28_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(28),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_28_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_28_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(28),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(28)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_28_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(28),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_28_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_28_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(28),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(28)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_28_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(28),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_28_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_28_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(28),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(28)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_28_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(28),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_28_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_27_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(27),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(27)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_27_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(27),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_27_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_27_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(27),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(27)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_27_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(27),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_27_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_27_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(27),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(27)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_27_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(27),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_27_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_27_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(27),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(27)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_27_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(27),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_27_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_26_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(26),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(26)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_26_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(26),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_26_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_26_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(26),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(26)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_26_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(26),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_26_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_26_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(26),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(26)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_26_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(26),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_26_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_26_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(26),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(26)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_26_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(26),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_26_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_25_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(25),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(25)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_25_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(25),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_25_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_25_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(25),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(25)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_25_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(25),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_25_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_25_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(25),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(25)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_25_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(25),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_25_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_25_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(25),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(25)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_25_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(25),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_25_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_24_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(24),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(24)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_24_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(24),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_24_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_24_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(24),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(24)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_24_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(24),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_24_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_24_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(24),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(24)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_24_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(24),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_24_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_24_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(24),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(24)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_24_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(24),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_24_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_23_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(23),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(23)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_23_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(23),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_23_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_23_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(23),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(23)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_23_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(23),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_23_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_23_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(23),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(23)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_23_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(23),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_23_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_23_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(23),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(23)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_23_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(23),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_23_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_22_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(22),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(22)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_22_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(22),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_22_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_22_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(22),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(22)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_22_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(22),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_22_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_22_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(22),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(22)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_22_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(22),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_22_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_22_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(22),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(22)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_22_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(22),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_22_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_21_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(21),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(21)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_21_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(21),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_21_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_21_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(21),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(21)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_21_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(21),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_21_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_21_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(21),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(21)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_21_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(21),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_21_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_21_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(21),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(21)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_21_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(21),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_21_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_20_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(20),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(20)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_20_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(20),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_20_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_20_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(20),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(20)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_20_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(20),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_20_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_20_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(20),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(20)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_20_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(20),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_20_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_20_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(20),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(20)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_20_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(20),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_20_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_19_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(19),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(19)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_19_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(19),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_19_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_19_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(19),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(19)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_19_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(19),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_19_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_19_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(19),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(19)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_19_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(19),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_19_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_19_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(19),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(19)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_19_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(19),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_19_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_18_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(18),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(18)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_18_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(18),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_18_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_18_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(18),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(18)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_18_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(18),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_18_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_18_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(18),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(18)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_18_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(18),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_18_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_18_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(18),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(18)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_18_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(18),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_18_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_17_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(17),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(17)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_17_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(17),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_17_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_17_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(17),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(17)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_17_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(17),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_17_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_17_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(17),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(17)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_17_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(17),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_17_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_17_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(17),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(17)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_17_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(17),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_17_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_16_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(16),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(16)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_16_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(16),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_16_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_16_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(16),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(16)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_16_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(16),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_16_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_16_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(16),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(16)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_16_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(16),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_16_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_16_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(16),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(16)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_16_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(16),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_16_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_15_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(15),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(15)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_15_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(15),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_15_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_15_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(15),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(15)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_15_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(15),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_15_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_15_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(15),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(15)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_15_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(15),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_15_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_15_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(15),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(15)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_15_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(15),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_15_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_14_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(14),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(14)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_14_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(14),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_14_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_14_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(14),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(14)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_14_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(14),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_14_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_14_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(14),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(14)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_14_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(14),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_14_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_14_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(14),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(14)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_14_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(14),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_14_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_13_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(13),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(13)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_13_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(13),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_13_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_13_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(13),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(13)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_13_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(13),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_13_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_13_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(13),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(13)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_13_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(13),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_13_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_13_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(13),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(13)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_13_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(13),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_13_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_12_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(12),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(12)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_12_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(12),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_12_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_12_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(12),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(12)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_12_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(12),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_12_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_12_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(12),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(12)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_12_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(12),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_12_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_12_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(12),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(12)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_12_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(12),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_12_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_11_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(11),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(11)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_11_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(11),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_11_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_11_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(11),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(11)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_11_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(11),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_11_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_11_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(11),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(11)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_11_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(11),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_11_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_11_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(11),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(11)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_11_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(11),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_11_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_10_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(10),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(10)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_10_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(10),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_10_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_10_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(10),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(10)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_10_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(10),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_10_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_10_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(10),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(10)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_10_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(10),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_10_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_10_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(10),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(10)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_10_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(10),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_10_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_9_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(9),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(9)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_9_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(9),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_9_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_9_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(9),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(9)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_9_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(9),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_9_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_9_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(9),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(9)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_9_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(9),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_9_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_9_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_1_1_4925,
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_3_1_4929,
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(9),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(9)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_9_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(9),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_9_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_8_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(8),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(8)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_8_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(8),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_8_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_8_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(8),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(8)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_8_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(8),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_8_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_8_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(8),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(8)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_8_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(8),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_8_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_8_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(8),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(8)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_8_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(8),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_8_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_7_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(7),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(7)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_7_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(7),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_7_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_7_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(7),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(7)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_7_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(7),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_7_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_7_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(7),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(7)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_7_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(7),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_7_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_7_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_1_1_4925,
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_3_1_4929,
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(7),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(7)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_7_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(7),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_7_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_6_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(6),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(6)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_6_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(6),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_6_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_6_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(6),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(6)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_6_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(6),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_6_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_6_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(6),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(6)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_6_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(6),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_6_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_6_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(6),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(6)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_6_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(6),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_6_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_5_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(5),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(5)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_5_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(5),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_5_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_5_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(5),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(5)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_5_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(5),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_5_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_5_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_1_1_4925,
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_2_1_4927,
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_3_1_4929,
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(5),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(5)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_5_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(5),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_5_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_5_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_1_1_4925,
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_2_1_4927,
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_3_1_4929,
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(5),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(5)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_5_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(5),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_5_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_4_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(4),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(4)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_4_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(4),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_4_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_4_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(4),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(4)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_4_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(4),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_4_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_4_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_1_1_4925,
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_2_1_4927,
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_3_1_4929,
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(4),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(4)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_4_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(4),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_4_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_4_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_1_1_4925,
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_2_1_4927,
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_3_1_4929,
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(4),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(4)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_4_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(4),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_4_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_3_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(3),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(3)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_3_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(3),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_3_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_3_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(3),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(3)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_3_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(3),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_3_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_3_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_1_1_4925,
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_2_1_4927,
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_3_1_4929,
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(3),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(3)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_3_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(3),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_3_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_3_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_1_1_4925,
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_2_1_4927,
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_3_1_4929,
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(3),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(3)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_3_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(3),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_3_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_2_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(2),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_2_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(2),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_2_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_2_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(2),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_2_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(2),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_2_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_2_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_1_1_4925,
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_2_1_4927,
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_3_1_4929,
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(2),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_2_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(2),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_2_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_2_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_1_1_4925,
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_2_1_4927,
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_3_1_4929,
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(2),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(2)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_2_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(2),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_2_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_1_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(1),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_1_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(1),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_1_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_1_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(1),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_1_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(1),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_1_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_1_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_1_1_4925,
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_2_1_4927,
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_3_1_4929,
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(1),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_1_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(1),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_1_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_1_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_1_1_4925,
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_2_1_4927,
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_3_1_4929,
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(1),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(1)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_1_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(1),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_1_reg_bit1a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_0_reg_bit2b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(0),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2B(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_0_reg_bit2b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(0),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_0_reg_bit2b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_0_reg_bit2a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(1),
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(2),
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_rt_index(3),
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(0),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out2A(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_0_reg_bit2a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(0),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_0_reg_bit2a_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_0_reg_bit1b_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_1_1_4925,
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_2_1_4927,
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_3_1_4929,
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(0),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1B(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_0_reg_bit1b_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(0),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weB,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_0_reg_bit1b_SPO
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_0_reg_bit1a_X_RAMD16 : X_RAMD16
    generic map(
      INIT => X"0000"
    )
    port map (
      RADR0 => u1_plasma_top_u1_plasma_u1_cpu_u3_control_rs_index(0),
      RADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_1_1_4925,
      RADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_2_1_4927,
      RADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_read1_3_1_4929,
      WADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      WADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      WADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      WADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(0),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_data_out1A(0)
    );
  u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_0_reg_bit1a_X_RAMS16 : X_RAMS16
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => u1_plasma_top_u1_plasma_u1_cpu_u9_pipeline_rd_index_reg(0),
      ADR1 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(1),
      ADR2 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(2),
      ADR3 => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_addr_write(3),
      I => u1_plasma_top_u1_plasma_u1_cpu_reg_destD(0),
      CLK => u1_plasma_top_clk,
      WE => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_weA_5074,
      O => u1_plasma_top_u1_plasma_u1_cpu_u4_reg_bank_reg_loop_0_reg_bit1a_SPO
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_10_IOBUF_IBUF : X_BUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(10),
      O => N425
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_11_IOBUF_IBUF : X_BUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(11),
      O => N426
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_12_IOBUF_IBUF : X_BUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(12),
      O => N427
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_13_IOBUF_IBUF : X_BUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(13),
      O => N428
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_14_IOBUF_IBUF : X_BUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(14),
      O => N429
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_15_IOBUF_IBUF : X_BUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(15),
      O => N430
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_0_IOBUF_IBUF : X_BUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(0),
      O => N431
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_1_IOBUF_IBUF : X_BUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(1),
      O => N432
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_2_IOBUF_IBUF : X_BUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(2),
      O => N433
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_3_IOBUF_IBUF : X_BUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(3),
      O => N434
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_4_IOBUF_IBUF : X_BUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(4),
      O => N435
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_5_IOBUF_IBUF : X_BUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(5),
      O => N436
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_6_IOBUF_IBUF : X_BUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(6),
      O => N437
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_7_IOBUF_IBUF : X_BUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(7),
      O => N438
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_8_IOBUF_IBUF : X_BUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(8),
      O => N439
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_9_IOBUF_IBUF : X_BUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(9),
      O => N440
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_0_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_0_OBUF_3263,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin(0)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_10_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_10_OBUF_3264,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin(10)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_11_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_11_OBUF_3265,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin(11)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_12_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_12_OBUF_3266,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin(12)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_1_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_1_OBUF_3267,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin(1)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_2_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_2_OBUF_3268,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin(2)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_3_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_3_OBUF_3269,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin(3)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_4_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_4_OBUF_3270,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin(4)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_5_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_5_OBUF_3271,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin(5)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_6_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_6_OBUF_3272,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin(6)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_7_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_7_OBUF_3273,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin(7)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_8_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_8_OBUF_3274,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin(8)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_9_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_9_OBUF_3275,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin(9)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_0_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_0_OBUF_3278,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin(0)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF_3279,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin(1)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_CASn_pin_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_CASn_pin_OBUF_3281,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_CASn_pin
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_CKE_pin_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_CKE_pin_OBUF_3283,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_CKE_pin
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_CSn_pin_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_CSn_pin_OBUF_3285,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_CSn_pin
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_Clk_pin_OBUF : X_OBUF
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_clk_p_1_6917,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_Clk_pin
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_Clkn_pin_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_Clkn_pin_OBUF_3288,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_Clkn_pin
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_0_OBUFT : X_OBUFT
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_SD_LDM_not0001,
      CTL => u1_plasma_top_u2_ddr_u2_ddr_write_active_inv,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin(0)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_1_OBUFT : X_OBUFT
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_SD_UDM_not0001,
      CTL => u1_plasma_top_u2_ddr_u2_ddr_write_active_inv,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin(1)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin(2)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_3_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin(3)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQS_pin_0_OBUFT : X_OBUFT
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_clk_p_3_6919,
      CTL => u1_plasma_top_u2_ddr_u2_ddr_write_active_inv,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQS_pin(0)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQS_pin_1_OBUFT : X_OBUFT
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_clk_p_2_6918,
      CTL => u1_plasma_top_u2_ddr_u2_ddr_write_active_inv,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQS_pin(1)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQS_pin_2_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQS_pin(2)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQS_pin_3_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQS_pin(3)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_0_IOBUF_OBUFT : X_OBUFT
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(32),
      CTL => u1_plasma_top_u2_ddr_u2_ddr_write_active_inv,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(0)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_10_IOBUF_OBUFT : X_OBUFT
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(42),
      CTL => u1_plasma_top_u2_ddr_u2_ddr_write_active_inv,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(10)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_11_IOBUF_OBUFT : X_OBUFT
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(43),
      CTL => u1_plasma_top_u2_ddr_u2_ddr_write_active_inv,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(11)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_12_IOBUF_OBUFT : X_OBUFT
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(44),
      CTL => u1_plasma_top_u2_ddr_u2_ddr_write_active_inv,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(12)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_13_IOBUF_OBUFT : X_OBUFT
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(45),
      CTL => u1_plasma_top_u2_ddr_u2_ddr_write_active_inv,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(13)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_14_IOBUF_OBUFT : X_OBUFT
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(46),
      CTL => u1_plasma_top_u2_ddr_u2_ddr_write_active_inv,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(14)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_15_IOBUF_OBUFT : X_OBUFT
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(47),
      CTL => u1_plasma_top_u2_ddr_u2_ddr_write_active_inv,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(15)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_16_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(16)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_17_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(17)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_18_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(18)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_19_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(19)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_1_IOBUF_OBUFT : X_OBUFT
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(33),
      CTL => u1_plasma_top_u2_ddr_u2_ddr_write_active_inv,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(1)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_20_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(20)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_21_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(21)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_22_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(22)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_23_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(23)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_24_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(24)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_25_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(25)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_26_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(26)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_27_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(27)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_28_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(28)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_29_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(29)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_2_IOBUF_OBUFT : X_OBUFT
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(34),
      CTL => u1_plasma_top_u2_ddr_u2_ddr_write_active_inv,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(2)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_30_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(30)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_31_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(31)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_3_IOBUF_OBUFT : X_OBUFT
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(35),
      CTL => u1_plasma_top_u2_ddr_u2_ddr_write_active_inv,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(3)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_4_IOBUF_OBUFT : X_OBUFT
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(36),
      CTL => u1_plasma_top_u2_ddr_u2_ddr_write_active_inv,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(4)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_5_IOBUF_OBUFT : X_OBUFT
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(37),
      CTL => u1_plasma_top_u2_ddr_u2_ddr_write_active_inv,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(5)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_6_IOBUF_OBUFT : X_OBUFT
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(38),
      CTL => u1_plasma_top_u2_ddr_u2_ddr_write_active_inv,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(6)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_7_IOBUF_OBUFT : X_OBUFT
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(39),
      CTL => u1_plasma_top_u2_ddr_u2_ddr_write_active_inv,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(7)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_8_IOBUF_OBUFT : X_OBUFT
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(40),
      CTL => u1_plasma_top_u2_ddr_u2_ddr_write_active_inv,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(8)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin_9_IOBUF_OBUFT : X_OBUFT
    port map (
      I => u1_plasma_top_u2_ddr_u2_ddr_data_write2(41),
      CTL => u1_plasma_top_u2_ddr_u2_ddr_write_active_inv,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_DQ_pin(9)
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_RASn_pin_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_RASn_pin_OBUF_3331,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_RASn_pin
    );
  fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF_3333,
      O => fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin
    );
  fpga_0_LEDs_8Bit_GPIO_IO_pin_0_OBUF : X_OBUF
    port map (
      I => u1_plasma_top_u1_plasma_gpio0_reg(0),
      O => fpga_0_LEDs_8Bit_GPIO_IO_pin(0)
    );
  fpga_0_LEDs_8Bit_GPIO_IO_pin_1_OBUF : X_OBUF
    port map (
      I => u1_plasma_top_u1_plasma_gpio0_reg(1),
      O => fpga_0_LEDs_8Bit_GPIO_IO_pin(1)
    );
  fpga_0_LEDs_8Bit_GPIO_IO_pin_2_OBUF : X_OBUF
    port map (
      I => u1_plasma_top_u1_plasma_gpio0_reg(2),
      O => fpga_0_LEDs_8Bit_GPIO_IO_pin(2)
    );
  fpga_0_LEDs_8Bit_GPIO_IO_pin_3_OBUF : X_OBUF
    port map (
      I => u1_plasma_top_u1_plasma_gpio0_reg(3),
      O => fpga_0_LEDs_8Bit_GPIO_IO_pin(3)
    );
  fpga_0_LEDs_8Bit_GPIO_IO_pin_4_OBUF : X_OBUF
    port map (
      I => u1_plasma_top_u1_plasma_gpio0_reg(4),
      O => fpga_0_LEDs_8Bit_GPIO_IO_pin(4)
    );
  fpga_0_LEDs_8Bit_GPIO_IO_pin_5_OBUF : X_OBUF
    port map (
      I => u1_plasma_top_u1_plasma_gpio0_reg(5),
      O => fpga_0_LEDs_8Bit_GPIO_IO_pin(5)
    );
  fpga_0_LEDs_8Bit_GPIO_IO_pin_6_OBUF : X_OBUF
    port map (
      I => u1_plasma_top_u1_plasma_gpio0_reg(6),
      O => fpga_0_LEDs_8Bit_GPIO_IO_pin(6)
    );
  fpga_0_LEDs_8Bit_GPIO_IO_pin_7_OBUF : X_OBUF
    port map (
      I => u1_plasma_top_u1_plasma_gpio0_reg(7),
      O => fpga_0_LEDs_8Bit_GPIO_IO_pin(7)
    );
  fpga_0_RS232_Uart_1_rtsN_pin_OBUF : X_OBUF
    port map (
      I => fpga_0_DDR_SDRAM_32Mx64_DDR_DM_pin_2_OBUF_3293,
      O => fpga_0_RS232_Uart_1_rtsN_pin
    );
  fpga_0_RS232_Uart_1_sout_pin_OBUF : X_OBUF
    port map (
      I => u1_plasma_top_u1_plasma_u3_uart_data_write_reg(0),
      O => fpga_0_RS232_Uart_1_sout_pin
    );
  NlwBlock_top_ml410_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlock_top_ml410_GND : X_ZERO
    port map (
      O => GND
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_0_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_0_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_1_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_1_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_10_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_10_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_2_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_2_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_3_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_3_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_4_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_4_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_11_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_11_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_5_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_5_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_0_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_0_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_12_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_12_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_6_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_6_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_1_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_1_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_13_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_13_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_7_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_7_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_8_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_8_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_2_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_2_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_14_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_14_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_3_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_3_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_15_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_15_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_20_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_20_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_9_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_9_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_21_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_21_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_16_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_16_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_23_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_23_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_22_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_22_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_17_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_17_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_18_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_18_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_24_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_24_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_19_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_19_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_30_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_30_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_26_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_26_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_25_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_25_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_31_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_31_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_27_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_27_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_28_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_28_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_29_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_29_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_4_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_4_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_5_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_byte_we_reg2_5_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_cycle_count2_0_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_cycle_count2_0_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_cycle_count2_1_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_cycle_count2_1_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_cycle_count2_2_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_cycle_count2_2_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_42_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_42_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_43_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_43_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_44_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_44_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_45_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_45_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_46_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_46_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_47_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_47_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_32_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_32_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_33_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_33_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_34_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_34_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_35_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_35_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_36_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_36_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_37_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_37_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_38_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_38_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_39_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_39_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_40_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_40_C
    );
  NlwInverterBlock_u1_plasma_top_u2_ddr_u2_ddr_data_write2_41_C : X_INV
    port map (
      I => u1_plasma_top_clk_2x,
      O => NlwInverterSignal_u1_plasma_top_u2_ddr_u2_ddr_data_write2_41_C
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

