#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Apr 12 17:34:06 2025
# Process ID: 11596
# Current directory: E:/vivado files/axi master and slave implementation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9744 E:\vivado files\axi master and slave implementation\axi-4 implmentation.xpr
# Log file: E:/vivado files/axi master and slave implementation/vivado.log
# Journal file: E:/vivado files/axi master and slave implementation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/vivado files/axi master and slave implementation/axi-4 implmentation.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 859.570 ; gain = 151.238
update_compile_order -fileset sources_1
create_peripheral xilinx.com user myip_5 1.0 -dir {E:/vivado files/axi master and slave implementation/../ip_repo}
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:myip_5:1.0]
set_property VALUE 6 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:myip_5:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:myip_5:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:myip_5:1.0]
set_property  ip_repo_paths  {{E:/vivado files/axi master and slave implementation/../ip_repo/myip_5_1.0}} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado files/ip_repo/myip_5_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_myip_5_v1_0 -directory {E:/vivado\ files/axi\ master\ and\ slave\ implementation/../ip_repo} {e:/vivado files/ip_repo/myip_5_1.0/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 879.203 ; gain = 2.152
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado files/ip_repo/myip_5_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/ip_repo/myip_5_1.0/hdl/myip_5_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/vivado files/ip_repo/myip_5_1.0/hdl/myip_5_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 879.203 ; gain = 2.152
update_compile_order -fileset sources_1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 13 01:40:53 2025...
