[Project]
Current Flow=Generic
VCS=0
version=4
Current Config=compile
[Configurations]
compile=TP5
[Library]
TP5=.\TP5\TP5.lib
[$LibMap$]
TP5=.
Active_lib=
[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=
fileopenfolder=D:\My_Designs\TP4\TP4\src
[Files]
/fulladder.vhd=-1
/Adder8.vhd=-1
/Test_Adder8.vhd=-1
[Files.Data]
.\src\fulladder.vhd=VHDL Source Code
.\src\Adder8.vhd=VHDL Source Code
.\src\Test_Adder8.vhd=VHDL Source Code
