Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne27.ecn.purdue.edu, pid 6610
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/blackscholes/ns_m_latop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec blackscholes -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/blackscholes --router_map_file configs/topologies/paper_solutions/ns_m_latop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_m_latop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_m_latop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9664a30630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9664a376a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9664a3f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9664a4a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9664a526a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96649db6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96649e46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96649ed6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96649f76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96649ff6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9664a096a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9664a116a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f966499b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96649a36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96649ad6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96649b56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96649bf6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96649c86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96649d06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f966495a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96649626a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f966496c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96649756a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96649806a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96649886a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96649916a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f966491a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96649226a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f966492d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96649356a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f966493f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96649476a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96649516a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96648d96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96648e26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96648eb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96648f56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96648fe6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96649066a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96649106a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f966489a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96648a46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96648ac6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96648b56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96648be6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96648c76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96648d06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96648596a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96648626a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f966486a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96648746a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f966487d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96648876a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96648906a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96648196a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96648226a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f966482b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96648346a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f966483d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96648456a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f966484f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96648576a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96647e06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f96647e96a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96647f4390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96647f4dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96647fd860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96648052e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9664805d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f966480c7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9664817240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9664817c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96647a0710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96647a9198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96647a9be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96647b0668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96647ba0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96647bab38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96647c35c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96647cd048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96647cda90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96647d6518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96647d6f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96647609e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9664767470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9664767eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9664770940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f966477a3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f966477ae10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9664781898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f966478c320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f966478cd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96647957f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f966471e278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f966471ecc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9664726748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96647301d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9664730c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96647396a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9664742128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9664742b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f966474b5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9664754080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9664754ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96646dd550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96646ddf98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96646e8a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96646f04a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96646f0ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96646f7978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9664701400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9664701e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f966470b8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9664712358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9664712da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f966469b828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96646a42b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96646a4cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96646ae780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96646b7208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96646b7c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96646bf6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9665777080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9665777b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96646cf5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9664659048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9664659a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9664662518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f9664662e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f96646690b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f96646692e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9664669518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9664669748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9664669978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9664669ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9664669dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9664676048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9664676278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f96646764a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f96646766d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9664676908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9664676b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9664676d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9664676f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f9664628eb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f9664631518>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_m_latop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_m_latop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_m_latop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 51406177649500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'fwait' unimplemented
Exiting @ tick 51475030502500 because a thread reached the max instruction count
