<stg><name>aes_expandEncKey.1</name>


<trans_list>

<trans id="394" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:2 %k_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %k

]]></Node>
<StgValue><ssdm name="k_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:5 %add_ln157 = add i7 %k_read, i7 29

]]></Node>
<StgValue><ssdm name="add_ln157"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:6 %zext_ln157_1 = zext i7 %add_ln157

]]></Node>
<StgValue><ssdm name="zext_ln157_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:7 %ctx_addr = getelementptr i8 %ctx, i64 0, i64 %zext_ln157_1

]]></Node>
<StgValue><ssdm name="ctx_addr"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:8 %ctx_load = load i7 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="70" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:8 %ctx_load = load i7 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="8">
<![CDATA[
.split2.0:9 %zext_ln157 = zext i8 %ctx_load

]]></Node>
<StgValue><ssdm name="zext_ln157"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:10 %sbox_addr = getelementptr i8 %sbox, i64 0, i64 %zext_ln157

]]></Node>
<StgValue><ssdm name="sbox_addr"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8">
<![CDATA[
.split2.0:11 %sbox_load = load i8 %sbox_addr

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:17 %add_ln158 = add i7 %k_read, i7 30

]]></Node>
<StgValue><ssdm name="add_ln158"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:18 %zext_ln158_1 = zext i7 %add_ln158

]]></Node>
<StgValue><ssdm name="zext_ln158_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:19 %ctx_addr_2 = getelementptr i8 %ctx, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="ctx_addr_2"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:20 %ctx_load_2 = load i7 %ctx_addr_2

]]></Node>
<StgValue><ssdm name="ctx_load_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="78" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8">
<![CDATA[
.split2.0:11 %sbox_load = load i8 %sbox_addr

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:20 %ctx_load_2 = load i7 %ctx_addr_2

]]></Node>
<StgValue><ssdm name="ctx_load_2"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="8">
<![CDATA[
.split2.0:21 %zext_ln158 = zext i8 %ctx_load_2

]]></Node>
<StgValue><ssdm name="zext_ln158"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:22 %sbox_addr_1 = getelementptr i8 %sbox, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="sbox_addr_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8">
<![CDATA[
.split2.0:23 %sbox_load_1 = load i8 %sbox_addr_1

]]></Node>
<StgValue><ssdm name="sbox_load_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:30 %add_ln159 = add i7 %k_read, i7 31

]]></Node>
<StgValue><ssdm name="add_ln159"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:31 %zext_ln159_1 = zext i7 %add_ln159

]]></Node>
<StgValue><ssdm name="zext_ln159_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:32 %ctx_addr_4 = getelementptr i8 %ctx, i64 0, i64 %zext_ln159_1

]]></Node>
<StgValue><ssdm name="ctx_addr_4"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:33 %ctx_load_4 = load i7 %ctx_addr_4

]]></Node>
<StgValue><ssdm name="ctx_load_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="87" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8">
<![CDATA[
.split2.0:23 %sbox_load_1 = load i8 %sbox_addr_1

]]></Node>
<StgValue><ssdm name="sbox_load_1"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:33 %ctx_load_4 = load i7 %ctx_addr_4

]]></Node>
<StgValue><ssdm name="ctx_load_4"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="8">
<![CDATA[
.split2.0:34 %zext_ln159 = zext i8 %ctx_load_4

]]></Node>
<StgValue><ssdm name="zext_ln159"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:35 %sbox_addr_2 = getelementptr i8 %sbox, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="sbox_addr_2"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8">
<![CDATA[
.split2.0:36 %sbox_load_2 = load i8 %sbox_addr_2

]]></Node>
<StgValue><ssdm name="sbox_load_2"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:43 %add_ln160 = add i7 %k_read, i7 28

]]></Node>
<StgValue><ssdm name="add_ln160"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:44 %zext_ln160_1 = zext i7 %add_ln160

]]></Node>
<StgValue><ssdm name="zext_ln160_1"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:45 %ctx_addr_6 = getelementptr i8 %ctx, i64 0, i64 %zext_ln160_1

]]></Node>
<StgValue><ssdm name="ctx_addr_6"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:46 %ctx_load_6 = load i7 %ctx_addr_6

]]></Node>
<StgValue><ssdm name="ctx_load_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:3 %k_cast = zext i7 %k_read

]]></Node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:12 %ctx_addr_1 = getelementptr i8 %ctx, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="ctx_addr_1"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:13 %ctx_load_1 = load i7 %ctx_addr_1

]]></Node>
<StgValue><ssdm name="ctx_load_1"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8">
<![CDATA[
.split2.0:36 %sbox_load_2 = load i8 %sbox_addr_2

]]></Node>
<StgValue><ssdm name="sbox_load_2"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:46 %ctx_load_6 = load i7 %ctx_addr_6

]]></Node>
<StgValue><ssdm name="ctx_load_6"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="8">
<![CDATA[
.split2.0:47 %zext_ln160 = zext i8 %ctx_load_6

]]></Node>
<StgValue><ssdm name="zext_ln160"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:48 %sbox_addr_3 = getelementptr i8 %sbox, i64 0, i64 %zext_ln160

]]></Node>
<StgValue><ssdm name="sbox_addr_3"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8">
<![CDATA[
.split2.0:49 %sbox_load_3 = load i8 %sbox_addr_3

]]></Node>
<StgValue><ssdm name="sbox_load_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="104" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:13 %ctx_load_1 = load i7 %ctx_addr_1

]]></Node>
<StgValue><ssdm name="ctx_load_1"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:24 %add_ln158_1 = add i7 %k_read, i7 1

]]></Node>
<StgValue><ssdm name="add_ln158_1"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:25 %zext_ln158_2 = zext i7 %add_ln158_1

]]></Node>
<StgValue><ssdm name="zext_ln158_2"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:26 %ctx_addr_3 = getelementptr i8 %ctx, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="ctx_addr_3"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:27 %ctx_load_3 = load i7 %ctx_addr_3

]]></Node>
<StgValue><ssdm name="ctx_load_3"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8">
<![CDATA[
.split2.0:49 %sbox_load_3 = load i8 %sbox_addr_3

]]></Node>
<StgValue><ssdm name="sbox_load_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="110" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:27 %ctx_load_3 = load i7 %ctx_addr_3

]]></Node>
<StgValue><ssdm name="ctx_load_3"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:28 %xor_ln158 = xor i8 %ctx_load_3, i8 %sbox_load_1

]]></Node>
<StgValue><ssdm name="xor_ln158"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:37 %add_ln159_1 = add i7 %k_read, i7 2

]]></Node>
<StgValue><ssdm name="add_ln159_1"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:38 %zext_ln159_2 = zext i7 %add_ln159_1

]]></Node>
<StgValue><ssdm name="zext_ln159_2"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:39 %ctx_addr_5 = getelementptr i8 %ctx, i64 0, i64 %zext_ln159_2

]]></Node>
<StgValue><ssdm name="ctx_addr_5"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:40 %ctx_load_5 = load i7 %ctx_addr_5

]]></Node>
<StgValue><ssdm name="ctx_load_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="116" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:40 %ctx_load_5 = load i7 %ctx_addr_5

]]></Node>
<StgValue><ssdm name="ctx_load_5"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:41 %xor_ln159 = xor i8 %ctx_load_5, i8 %sbox_load_2

]]></Node>
<StgValue><ssdm name="xor_ln159"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:50 %add_ln160_1 = add i7 %k_read, i7 3

]]></Node>
<StgValue><ssdm name="add_ln160_1"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:51 %zext_ln160_2 = zext i7 %add_ln160_1

]]></Node>
<StgValue><ssdm name="zext_ln160_2"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:52 %ctx_addr_7 = getelementptr i8 %ctx, i64 0, i64 %zext_ln160_2

]]></Node>
<StgValue><ssdm name="ctx_addr_7"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:53 %ctx_load_7 = load i7 %ctx_addr_7

]]></Node>
<StgValue><ssdm name="ctx_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="122" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:53 %ctx_load_7 = load i7 %ctx_addr_7

]]></Node>
<StgValue><ssdm name="ctx_load_7"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:54 %xor_ln160 = xor i8 %ctx_load_7, i8 %sbox_load_3

]]></Node>
<StgValue><ssdm name="xor_ln160"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:60 %add_ln163 = add i7 %k_read, i7 4

]]></Node>
<StgValue><ssdm name="add_ln163"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:61 %zext_ln163 = zext i7 %add_ln163

]]></Node>
<StgValue><ssdm name="zext_ln163"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:62 %ctx_addr_8 = getelementptr i8 %ctx, i64 0, i64 %zext_ln163

]]></Node>
<StgValue><ssdm name="ctx_addr_8"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:63 %ctx_load_8 = load i7 %ctx_addr_8

]]></Node>
<StgValue><ssdm name="ctx_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="128" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:63 %ctx_load_8 = load i7 %ctx_addr_8

]]></Node>
<StgValue><ssdm name="ctx_load_8"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:66 %add_ln163_1 = add i7 %k_read, i7 5

]]></Node>
<StgValue><ssdm name="add_ln163_1"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:67 %zext_ln163_1 = zext i7 %add_ln163_1

]]></Node>
<StgValue><ssdm name="zext_ln163_1"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:68 %ctx_addr_9 = getelementptr i8 %ctx, i64 0, i64 %zext_ln163_1

]]></Node>
<StgValue><ssdm name="ctx_addr_9"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:69 %ctx_load_9 = load i7 %ctx_addr_9

]]></Node>
<StgValue><ssdm name="ctx_load_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="133" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:69 %ctx_load_9 = load i7 %ctx_addr_9

]]></Node>
<StgValue><ssdm name="ctx_load_9"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:72 %add_ln164 = add i7 %k_read, i7 6

]]></Node>
<StgValue><ssdm name="add_ln164"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:73 %zext_ln164 = zext i7 %add_ln164

]]></Node>
<StgValue><ssdm name="zext_ln164"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:74 %ctx_addr_10 = getelementptr i8 %ctx, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="ctx_addr_10"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:75 %ctx_load_10 = load i7 %ctx_addr_10

]]></Node>
<StgValue><ssdm name="ctx_load_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="138" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:75 %ctx_load_10 = load i7 %ctx_addr_10

]]></Node>
<StgValue><ssdm name="ctx_load_10"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:78 %add_ln164_1 = add i7 %k_read, i7 7

]]></Node>
<StgValue><ssdm name="add_ln164_1"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:79 %zext_ln164_1 = zext i7 %add_ln164_1

]]></Node>
<StgValue><ssdm name="zext_ln164_1"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:80 %ctx_addr_11 = getelementptr i8 %ctx, i64 0, i64 %zext_ln164_1

]]></Node>
<StgValue><ssdm name="ctx_addr_11"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:81 %ctx_load_11 = load i7 %ctx_addr_11

]]></Node>
<StgValue><ssdm name="ctx_load_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="143" st_id="13" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:81 %ctx_load_11 = load i7 %ctx_addr_11

]]></Node>
<StgValue><ssdm name="ctx_load_11"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:84 %add_ln163_2 = add i7 %k_read, i7 8

]]></Node>
<StgValue><ssdm name="add_ln163_2"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:85 %zext_ln163_2 = zext i7 %add_ln163_2

]]></Node>
<StgValue><ssdm name="zext_ln163_2"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:86 %ctx_addr_12 = getelementptr i8 %ctx, i64 0, i64 %zext_ln163_2

]]></Node>
<StgValue><ssdm name="ctx_addr_12"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:87 %ctx_load_12 = load i7 %ctx_addr_12

]]></Node>
<StgValue><ssdm name="ctx_load_12"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="148" st_id="14" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:87 %ctx_load_12 = load i7 %ctx_addr_12

]]></Node>
<StgValue><ssdm name="ctx_load_12"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:90 %add_ln163_3 = add i7 %k_read, i7 9

]]></Node>
<StgValue><ssdm name="add_ln163_3"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:91 %zext_ln163_3 = zext i7 %add_ln163_3

]]></Node>
<StgValue><ssdm name="zext_ln163_3"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:92 %ctx_addr_13 = getelementptr i8 %ctx, i64 0, i64 %zext_ln163_3

]]></Node>
<StgValue><ssdm name="ctx_addr_13"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:93 %ctx_load_13 = load i7 %ctx_addr_13

]]></Node>
<StgValue><ssdm name="ctx_load_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="153" st_id="15" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:93 %ctx_load_13 = load i7 %ctx_addr_13

]]></Node>
<StgValue><ssdm name="ctx_load_13"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:96 %add_ln164_2 = add i7 %k_read, i7 10

]]></Node>
<StgValue><ssdm name="add_ln164_2"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:97 %zext_ln164_2 = zext i7 %add_ln164_2

]]></Node>
<StgValue><ssdm name="zext_ln164_2"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:98 %ctx_addr_14 = getelementptr i8 %ctx, i64 0, i64 %zext_ln164_2

]]></Node>
<StgValue><ssdm name="ctx_addr_14"/></StgValue>
</operation>

<operation id="157" st_id="15" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:99 %ctx_load_14 = load i7 %ctx_addr_14

]]></Node>
<StgValue><ssdm name="ctx_load_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="158" st_id="16" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:99 %ctx_load_14 = load i7 %ctx_addr_14

]]></Node>
<StgValue><ssdm name="ctx_load_14"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:102 %add_ln164_3 = add i7 %k_read, i7 11

]]></Node>
<StgValue><ssdm name="add_ln164_3"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:103 %zext_ln164_3 = zext i7 %add_ln164_3

]]></Node>
<StgValue><ssdm name="zext_ln164_3"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:104 %ctx_addr_15 = getelementptr i8 %ctx, i64 0, i64 %zext_ln164_3

]]></Node>
<StgValue><ssdm name="ctx_addr_15"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:105 %ctx_load_15 = load i7 %ctx_addr_15

]]></Node>
<StgValue><ssdm name="ctx_load_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="163" st_id="17" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:105 %ctx_load_15 = load i7 %ctx_addr_15

]]></Node>
<StgValue><ssdm name="ctx_load_15"/></StgValue>
</operation>

<operation id="164" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:108 %add_ln163_4 = add i7 %k_read, i7 12

]]></Node>
<StgValue><ssdm name="add_ln163_4"/></StgValue>
</operation>

<operation id="165" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:109 %zext_ln163_4 = zext i7 %add_ln163_4

]]></Node>
<StgValue><ssdm name="zext_ln163_4"/></StgValue>
</operation>

<operation id="166" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:110 %ctx_addr_16 = getelementptr i8 %ctx, i64 0, i64 %zext_ln163_4

]]></Node>
<StgValue><ssdm name="ctx_addr_16"/></StgValue>
</operation>

<operation id="167" st_id="17" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:111 %ctx_load_16 = load i7 %ctx_addr_16

]]></Node>
<StgValue><ssdm name="ctx_load_16"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="168" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:1 %rc_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rc_read

]]></Node>
<StgValue><ssdm name="rc_read_1"/></StgValue>
</operation>

<operation id="169" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:14 %xor_ln157 = xor i8 %ctx_load_1, i8 %rc_read_1

]]></Node>
<StgValue><ssdm name="xor_ln157"/></StgValue>
</operation>

<operation id="170" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:15 %xor_ln157_1 = xor i8 %xor_ln157, i8 %sbox_load

]]></Node>
<StgValue><ssdm name="xor_ln157_1"/></StgValue>
</operation>

<operation id="171" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:56 %shl_ln161 = shl i8 %rc_read_1, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln161"/></StgValue>
</operation>

<operation id="172" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split2.0:57 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %rc_read_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="173" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split2.0:58 %select_ln161 = select i1 %tmp, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln161"/></StgValue>
</operation>

<operation id="174" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:59 %xor_ln161 = xor i8 %select_ln161, i8 %shl_ln161

]]></Node>
<StgValue><ssdm name="xor_ln161"/></StgValue>
</operation>

<operation id="175" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:64 %xor_ln163 = xor i8 %ctx_load_8, i8 %xor_ln157_1

]]></Node>
<StgValue><ssdm name="xor_ln163"/></StgValue>
</operation>

<operation id="176" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:88 %xor_ln163_3 = xor i8 %ctx_load_12, i8 %xor_ln163

]]></Node>
<StgValue><ssdm name="xor_ln163_3"/></StgValue>
</operation>

<operation id="177" st_id="18" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:111 %ctx_load_16 = load i7 %ctx_addr_16

]]></Node>
<StgValue><ssdm name="ctx_load_16"/></StgValue>
</operation>

<operation id="178" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:112 %xor_ln163_2 = xor i8 %ctx_load_16, i8 %xor_ln163_3

]]></Node>
<StgValue><ssdm name="xor_ln163_2"/></StgValue>
</operation>

<operation id="179" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:114 %add_ln163_5 = add i7 %k_read, i7 13

]]></Node>
<StgValue><ssdm name="add_ln163_5"/></StgValue>
</operation>

<operation id="180" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:115 %zext_ln163_5 = zext i7 %add_ln163_5

]]></Node>
<StgValue><ssdm name="zext_ln163_5"/></StgValue>
</operation>

<operation id="181" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:116 %ctx_addr_18 = getelementptr i8 %ctx, i64 0, i64 %zext_ln163_5

]]></Node>
<StgValue><ssdm name="ctx_addr_18"/></StgValue>
</operation>

<operation id="182" st_id="18" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:117 %ctx_load_18 = load i7 %ctx_addr_18

]]></Node>
<StgValue><ssdm name="ctx_load_18"/></StgValue>
</operation>

<operation id="183" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="8">
<![CDATA[
.split2.0:132 %zext_ln165 = zext i8 %xor_ln163_2

]]></Node>
<StgValue><ssdm name="zext_ln165"/></StgValue>
</operation>

<operation id="184" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:133 %sbox_addr_4 = getelementptr i8 %sbox, i64 0, i64 %zext_ln165

]]></Node>
<StgValue><ssdm name="sbox_addr_4"/></StgValue>
</operation>

<operation id="185" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8">
<![CDATA[
.split2.0:134 %sbox_load_4 = load i8 %sbox_addr_4

]]></Node>
<StgValue><ssdm name="sbox_load_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="186" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:70 %xor_ln163_1 = xor i8 %ctx_load_9, i8 %xor_ln158

]]></Node>
<StgValue><ssdm name="xor_ln163_1"/></StgValue>
</operation>

<operation id="187" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:94 %xor_ln163_4 = xor i8 %ctx_load_13, i8 %xor_ln163_1

]]></Node>
<StgValue><ssdm name="xor_ln163_4"/></StgValue>
</operation>

<operation id="188" st_id="19" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:117 %ctx_load_18 = load i7 %ctx_addr_18

]]></Node>
<StgValue><ssdm name="ctx_load_18"/></StgValue>
</operation>

<operation id="189" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:118 %xor_ln163_5 = xor i8 %ctx_load_18, i8 %xor_ln163_4

]]></Node>
<StgValue><ssdm name="xor_ln163_5"/></StgValue>
</operation>

<operation id="190" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:120 %add_ln164_4 = add i7 %k_read, i7 14

]]></Node>
<StgValue><ssdm name="add_ln164_4"/></StgValue>
</operation>

<operation id="191" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:121 %zext_ln164_4 = zext i7 %add_ln164_4

]]></Node>
<StgValue><ssdm name="zext_ln164_4"/></StgValue>
</operation>

<operation id="192" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:122 %ctx_addr_20 = getelementptr i8 %ctx, i64 0, i64 %zext_ln164_4

]]></Node>
<StgValue><ssdm name="ctx_addr_20"/></StgValue>
</operation>

<operation id="193" st_id="19" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:123 %ctx_load_20 = load i7 %ctx_addr_20

]]></Node>
<StgValue><ssdm name="ctx_load_20"/></StgValue>
</operation>

<operation id="194" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8">
<![CDATA[
.split2.0:134 %sbox_load_4 = load i8 %sbox_addr_4

]]></Node>
<StgValue><ssdm name="sbox_load_4"/></StgValue>
</operation>

<operation id="195" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="8">
<![CDATA[
.split2.0:141 %zext_ln166 = zext i8 %xor_ln163_5

]]></Node>
<StgValue><ssdm name="zext_ln166"/></StgValue>
</operation>

<operation id="196" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:142 %sbox_addr_5 = getelementptr i8 %sbox, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="sbox_addr_5"/></StgValue>
</operation>

<operation id="197" st_id="19" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8">
<![CDATA[
.split2.0:143 %sbox_load_5 = load i8 %sbox_addr_5

]]></Node>
<StgValue><ssdm name="sbox_load_5"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="198" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:76 %xor_ln164 = xor i8 %ctx_load_10, i8 %xor_ln159

]]></Node>
<StgValue><ssdm name="xor_ln164"/></StgValue>
</operation>

<operation id="199" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:100 %xor_ln164_3 = xor i8 %ctx_load_14, i8 %xor_ln164

]]></Node>
<StgValue><ssdm name="xor_ln164_3"/></StgValue>
</operation>

<operation id="200" st_id="20" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:123 %ctx_load_20 = load i7 %ctx_addr_20

]]></Node>
<StgValue><ssdm name="ctx_load_20"/></StgValue>
</operation>

<operation id="201" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:124 %xor_ln164_2 = xor i8 %ctx_load_20, i8 %xor_ln164_3

]]></Node>
<StgValue><ssdm name="xor_ln164_2"/></StgValue>
</operation>

<operation id="202" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:126 %add_ln164_5 = add i7 %k_read, i7 15

]]></Node>
<StgValue><ssdm name="add_ln164_5"/></StgValue>
</operation>

<operation id="203" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:127 %zext_ln164_5 = zext i7 %add_ln164_5

]]></Node>
<StgValue><ssdm name="zext_ln164_5"/></StgValue>
</operation>

<operation id="204" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:128 %ctx_addr_22 = getelementptr i8 %ctx, i64 0, i64 %zext_ln164_5

]]></Node>
<StgValue><ssdm name="ctx_addr_22"/></StgValue>
</operation>

<operation id="205" st_id="20" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:129 %ctx_load_22 = load i7 %ctx_addr_22

]]></Node>
<StgValue><ssdm name="ctx_load_22"/></StgValue>
</operation>

<operation id="206" st_id="20" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8">
<![CDATA[
.split2.0:143 %sbox_load_5 = load i8 %sbox_addr_5

]]></Node>
<StgValue><ssdm name="sbox_load_5"/></StgValue>
</operation>

<operation id="207" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="8">
<![CDATA[
.split2.0:150 %zext_ln167 = zext i8 %xor_ln164_2

]]></Node>
<StgValue><ssdm name="zext_ln167"/></StgValue>
</operation>

<operation id="208" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:151 %sbox_addr_6 = getelementptr i8 %sbox, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="sbox_addr_6"/></StgValue>
</operation>

<operation id="209" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8">
<![CDATA[
.split2.0:152 %sbox_load_6 = load i8 %sbox_addr_6

]]></Node>
<StgValue><ssdm name="sbox_load_6"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="210" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:82 %xor_ln164_1 = xor i8 %ctx_load_11, i8 %xor_ln160

]]></Node>
<StgValue><ssdm name="xor_ln164_1"/></StgValue>
</operation>

<operation id="211" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:106 %xor_ln164_4 = xor i8 %ctx_load_15, i8 %xor_ln164_1

]]></Node>
<StgValue><ssdm name="xor_ln164_4"/></StgValue>
</operation>

<operation id="212" st_id="21" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:129 %ctx_load_22 = load i7 %ctx_addr_22

]]></Node>
<StgValue><ssdm name="ctx_load_22"/></StgValue>
</operation>

<operation id="213" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:130 %xor_ln164_5 = xor i8 %ctx_load_22, i8 %xor_ln164_4

]]></Node>
<StgValue><ssdm name="xor_ln164_5"/></StgValue>
</operation>

<operation id="214" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:135 %add_ln165 = add i7 %k_read, i7 16

]]></Node>
<StgValue><ssdm name="add_ln165"/></StgValue>
</operation>

<operation id="215" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:136 %zext_ln165_1 = zext i7 %add_ln165

]]></Node>
<StgValue><ssdm name="zext_ln165_1"/></StgValue>
</operation>

<operation id="216" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:137 %ctx_addr_17 = getelementptr i8 %ctx, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="ctx_addr_17"/></StgValue>
</operation>

<operation id="217" st_id="21" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:138 %ctx_load_17 = load i7 %ctx_addr_17

]]></Node>
<StgValue><ssdm name="ctx_load_17"/></StgValue>
</operation>

<operation id="218" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8">
<![CDATA[
.split2.0:152 %sbox_load_6 = load i8 %sbox_addr_6

]]></Node>
<StgValue><ssdm name="sbox_load_6"/></StgValue>
</operation>

<operation id="219" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="8">
<![CDATA[
.split2.0:159 %zext_ln168 = zext i8 %xor_ln164_5

]]></Node>
<StgValue><ssdm name="zext_ln168"/></StgValue>
</operation>

<operation id="220" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:160 %sbox_addr_7 = getelementptr i8 %sbox, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="sbox_addr_7"/></StgValue>
</operation>

<operation id="221" st_id="21" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8">
<![CDATA[
.split2.0:161 %sbox_load_7 = load i8 %sbox_addr_7

]]></Node>
<StgValue><ssdm name="sbox_load_7"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="222" st_id="22" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:138 %ctx_load_17 = load i7 %ctx_addr_17

]]></Node>
<StgValue><ssdm name="ctx_load_17"/></StgValue>
</operation>

<operation id="223" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:139 %xor_ln165 = xor i8 %ctx_load_17, i8 %sbox_load_4

]]></Node>
<StgValue><ssdm name="xor_ln165"/></StgValue>
</operation>

<operation id="224" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:144 %add_ln166 = add i7 %k_read, i7 17

]]></Node>
<StgValue><ssdm name="add_ln166"/></StgValue>
</operation>

<operation id="225" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:145 %zext_ln166_1 = zext i7 %add_ln166

]]></Node>
<StgValue><ssdm name="zext_ln166_1"/></StgValue>
</operation>

<operation id="226" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:146 %ctx_addr_19 = getelementptr i8 %ctx, i64 0, i64 %zext_ln166_1

]]></Node>
<StgValue><ssdm name="ctx_addr_19"/></StgValue>
</operation>

<operation id="227" st_id="22" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:147 %ctx_load_19 = load i7 %ctx_addr_19

]]></Node>
<StgValue><ssdm name="ctx_load_19"/></StgValue>
</operation>

<operation id="228" st_id="22" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8">
<![CDATA[
.split2.0:161 %sbox_load_7 = load i8 %sbox_addr_7

]]></Node>
<StgValue><ssdm name="sbox_load_7"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="229" st_id="23" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:147 %ctx_load_19 = load i7 %ctx_addr_19

]]></Node>
<StgValue><ssdm name="ctx_load_19"/></StgValue>
</operation>

<operation id="230" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:148 %xor_ln166 = xor i8 %ctx_load_19, i8 %sbox_load_5

]]></Node>
<StgValue><ssdm name="xor_ln166"/></StgValue>
</operation>

<operation id="231" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:153 %add_ln167 = add i7 %k_read, i7 18

]]></Node>
<StgValue><ssdm name="add_ln167"/></StgValue>
</operation>

<operation id="232" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:154 %zext_ln167_1 = zext i7 %add_ln167

]]></Node>
<StgValue><ssdm name="zext_ln167_1"/></StgValue>
</operation>

<operation id="233" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:155 %ctx_addr_21 = getelementptr i8 %ctx, i64 0, i64 %zext_ln167_1

]]></Node>
<StgValue><ssdm name="ctx_addr_21"/></StgValue>
</operation>

<operation id="234" st_id="23" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:156 %ctx_load_21 = load i7 %ctx_addr_21

]]></Node>
<StgValue><ssdm name="ctx_load_21"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="235" st_id="24" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:156 %ctx_load_21 = load i7 %ctx_addr_21

]]></Node>
<StgValue><ssdm name="ctx_load_21"/></StgValue>
</operation>

<operation id="236" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:157 %xor_ln167 = xor i8 %ctx_load_21, i8 %sbox_load_6

]]></Node>
<StgValue><ssdm name="xor_ln167"/></StgValue>
</operation>

<operation id="237" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:162 %add_ln168 = add i7 %k_read, i7 19

]]></Node>
<StgValue><ssdm name="add_ln168"/></StgValue>
</operation>

<operation id="238" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:163 %zext_ln168_1 = zext i7 %add_ln168

]]></Node>
<StgValue><ssdm name="zext_ln168_1"/></StgValue>
</operation>

<operation id="239" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:164 %ctx_addr_23 = getelementptr i8 %ctx, i64 0, i64 %zext_ln168_1

]]></Node>
<StgValue><ssdm name="ctx_addr_23"/></StgValue>
</operation>

<operation id="240" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:165 %ctx_load_23 = load i7 %ctx_addr_23

]]></Node>
<StgValue><ssdm name="ctx_load_23"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="241" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:165 %ctx_load_23 = load i7 %ctx_addr_23

]]></Node>
<StgValue><ssdm name="ctx_load_23"/></StgValue>
</operation>

<operation id="242" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:166 %xor_ln168 = xor i8 %ctx_load_23, i8 %sbox_load_7

]]></Node>
<StgValue><ssdm name="xor_ln168"/></StgValue>
</operation>

<operation id="243" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:168 %add_ln170 = add i7 %k_read, i7 20

]]></Node>
<StgValue><ssdm name="add_ln170"/></StgValue>
</operation>

<operation id="244" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:169 %zext_ln170 = zext i7 %add_ln170

]]></Node>
<StgValue><ssdm name="zext_ln170"/></StgValue>
</operation>

<operation id="245" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:170 %ctx_addr_24 = getelementptr i8 %ctx, i64 0, i64 %zext_ln170

]]></Node>
<StgValue><ssdm name="ctx_addr_24"/></StgValue>
</operation>

<operation id="246" st_id="25" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:171 %ctx_load_24 = load i7 %ctx_addr_24

]]></Node>
<StgValue><ssdm name="ctx_load_24"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="247" st_id="26" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:171 %ctx_load_24 = load i7 %ctx_addr_24

]]></Node>
<StgValue><ssdm name="ctx_load_24"/></StgValue>
</operation>

<operation id="248" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:172 %xor_ln170 = xor i8 %ctx_load_24, i8 %xor_ln165

]]></Node>
<StgValue><ssdm name="xor_ln170"/></StgValue>
</operation>

<operation id="249" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:174 %add_ln170_1 = add i7 %k_read, i7 21

]]></Node>
<StgValue><ssdm name="add_ln170_1"/></StgValue>
</operation>

<operation id="250" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:175 %zext_ln170_1 = zext i7 %add_ln170_1

]]></Node>
<StgValue><ssdm name="zext_ln170_1"/></StgValue>
</operation>

<operation id="251" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:176 %ctx_addr_25 = getelementptr i8 %ctx, i64 0, i64 %zext_ln170_1

]]></Node>
<StgValue><ssdm name="ctx_addr_25"/></StgValue>
</operation>

<operation id="252" st_id="26" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:177 %ctx_load_25 = load i7 %ctx_addr_25

]]></Node>
<StgValue><ssdm name="ctx_load_25"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="253" st_id="27" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:177 %ctx_load_25 = load i7 %ctx_addr_25

]]></Node>
<StgValue><ssdm name="ctx_load_25"/></StgValue>
</operation>

<operation id="254" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:178 %xor_ln170_1 = xor i8 %ctx_load_25, i8 %xor_ln166

]]></Node>
<StgValue><ssdm name="xor_ln170_1"/></StgValue>
</operation>

<operation id="255" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:180 %add_ln171 = add i7 %k_read, i7 22

]]></Node>
<StgValue><ssdm name="add_ln171"/></StgValue>
</operation>

<operation id="256" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:181 %zext_ln171 = zext i7 %add_ln171

]]></Node>
<StgValue><ssdm name="zext_ln171"/></StgValue>
</operation>

<operation id="257" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:182 %ctx_addr_26 = getelementptr i8 %ctx, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="ctx_addr_26"/></StgValue>
</operation>

<operation id="258" st_id="27" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:183 %ctx_load_26 = load i7 %ctx_addr_26

]]></Node>
<StgValue><ssdm name="ctx_load_26"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="259" st_id="28" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:183 %ctx_load_26 = load i7 %ctx_addr_26

]]></Node>
<StgValue><ssdm name="ctx_load_26"/></StgValue>
</operation>

<operation id="260" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:184 %xor_ln171 = xor i8 %ctx_load_26, i8 %xor_ln167

]]></Node>
<StgValue><ssdm name="xor_ln171"/></StgValue>
</operation>

<operation id="261" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:186 %add_ln171_1 = add i7 %k_read, i7 23

]]></Node>
<StgValue><ssdm name="add_ln171_1"/></StgValue>
</operation>

<operation id="262" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:187 %zext_ln171_1 = zext i7 %add_ln171_1

]]></Node>
<StgValue><ssdm name="zext_ln171_1"/></StgValue>
</operation>

<operation id="263" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:188 %ctx_addr_27 = getelementptr i8 %ctx, i64 0, i64 %zext_ln171_1

]]></Node>
<StgValue><ssdm name="ctx_addr_27"/></StgValue>
</operation>

<operation id="264" st_id="28" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:189 %ctx_load_27 = load i7 %ctx_addr_27

]]></Node>
<StgValue><ssdm name="ctx_load_27"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="265" st_id="29" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:189 %ctx_load_27 = load i7 %ctx_addr_27

]]></Node>
<StgValue><ssdm name="ctx_load_27"/></StgValue>
</operation>

<operation id="266" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:190 %xor_ln171_1 = xor i8 %ctx_load_27, i8 %xor_ln168

]]></Node>
<StgValue><ssdm name="xor_ln171_1"/></StgValue>
</operation>

<operation id="267" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:192 %add_ln170_2 = add i7 %k_read, i7 24

]]></Node>
<StgValue><ssdm name="add_ln170_2"/></StgValue>
</operation>

<operation id="268" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:193 %zext_ln170_2 = zext i7 %add_ln170_2

]]></Node>
<StgValue><ssdm name="zext_ln170_2"/></StgValue>
</operation>

<operation id="269" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:194 %ctx_addr_28 = getelementptr i8 %ctx, i64 0, i64 %zext_ln170_2

]]></Node>
<StgValue><ssdm name="ctx_addr_28"/></StgValue>
</operation>

<operation id="270" st_id="29" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:195 %ctx_load_28 = load i7 %ctx_addr_28

]]></Node>
<StgValue><ssdm name="ctx_load_28"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="271" st_id="30" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:195 %ctx_load_28 = load i7 %ctx_addr_28

]]></Node>
<StgValue><ssdm name="ctx_load_28"/></StgValue>
</operation>

<operation id="272" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:196 %xor_ln170_3 = xor i8 %ctx_load_28, i8 %xor_ln170

]]></Node>
<StgValue><ssdm name="xor_ln170_3"/></StgValue>
</operation>

<operation id="273" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:198 %add_ln170_3 = add i7 %k_read, i7 25

]]></Node>
<StgValue><ssdm name="add_ln170_3"/></StgValue>
</operation>

<operation id="274" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:199 %zext_ln170_3 = zext i7 %add_ln170_3

]]></Node>
<StgValue><ssdm name="zext_ln170_3"/></StgValue>
</operation>

<operation id="275" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:200 %ctx_addr_29 = getelementptr i8 %ctx, i64 0, i64 %zext_ln170_3

]]></Node>
<StgValue><ssdm name="ctx_addr_29"/></StgValue>
</operation>

<operation id="276" st_id="30" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:201 %ctx_load_29 = load i7 %ctx_addr_29

]]></Node>
<StgValue><ssdm name="ctx_load_29"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="277" st_id="31" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:201 %ctx_load_29 = load i7 %ctx_addr_29

]]></Node>
<StgValue><ssdm name="ctx_load_29"/></StgValue>
</operation>

<operation id="278" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:202 %xor_ln170_4 = xor i8 %ctx_load_29, i8 %xor_ln170_1

]]></Node>
<StgValue><ssdm name="xor_ln170_4"/></StgValue>
</operation>

<operation id="279" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:204 %add_ln171_2 = add i7 %k_read, i7 26

]]></Node>
<StgValue><ssdm name="add_ln171_2"/></StgValue>
</operation>

<operation id="280" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:205 %zext_ln171_2 = zext i7 %add_ln171_2

]]></Node>
<StgValue><ssdm name="zext_ln171_2"/></StgValue>
</operation>

<operation id="281" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:206 %ctx_addr_30 = getelementptr i8 %ctx, i64 0, i64 %zext_ln171_2

]]></Node>
<StgValue><ssdm name="ctx_addr_30"/></StgValue>
</operation>

<operation id="282" st_id="31" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:207 %ctx_load_30 = load i7 %ctx_addr_30

]]></Node>
<StgValue><ssdm name="ctx_load_30"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="283" st_id="32" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:207 %ctx_load_30 = load i7 %ctx_addr_30

]]></Node>
<StgValue><ssdm name="ctx_load_30"/></StgValue>
</operation>

<operation id="284" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:208 %xor_ln171_3 = xor i8 %ctx_load_30, i8 %xor_ln171

]]></Node>
<StgValue><ssdm name="xor_ln171_3"/></StgValue>
</operation>

<operation id="285" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2.0:210 %add_ln171_3 = add i7 %k_read, i7 27

]]></Node>
<StgValue><ssdm name="add_ln171_3"/></StgValue>
</operation>

<operation id="286" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="7">
<![CDATA[
.split2.0:211 %zext_ln171_3 = zext i7 %add_ln171_3

]]></Node>
<StgValue><ssdm name="zext_ln171_3"/></StgValue>
</operation>

<operation id="287" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:212 %ctx_addr_31 = getelementptr i8 %ctx, i64 0, i64 %zext_ln171_3

]]></Node>
<StgValue><ssdm name="ctx_addr_31"/></StgValue>
</operation>

<operation id="288" st_id="32" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:213 %ctx_load_31 = load i7 %ctx_addr_31

]]></Node>
<StgValue><ssdm name="ctx_load_31"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="289" st_id="33" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:16 %store_ln157 = store i8 %xor_ln157_1, i7 %ctx_addr_1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="290" st_id="33" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="7">
<![CDATA[
.split2.0:213 %ctx_load_31 = load i7 %ctx_addr_31

]]></Node>
<StgValue><ssdm name="ctx_load_31"/></StgValue>
</operation>

<operation id="291" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:214 %xor_ln171_4 = xor i8 %ctx_load_31, i8 %xor_ln171_1

]]></Node>
<StgValue><ssdm name="xor_ln171_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="292" st_id="34" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:29 %store_ln158 = store i8 %xor_ln158, i7 %ctx_addr_3

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="293" st_id="35" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:42 %store_ln159 = store i8 %xor_ln159, i7 %ctx_addr_5

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="294" st_id="36" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:55 %store_ln160 = store i8 %xor_ln160, i7 %ctx_addr_7

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="295" st_id="37" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:65 %store_ln163 = store i8 %xor_ln163, i7 %ctx_addr_8

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="296" st_id="38" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:71 %store_ln163 = store i8 %xor_ln163_1, i7 %ctx_addr_9

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="297" st_id="39" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:77 %store_ln164 = store i8 %xor_ln164, i7 %ctx_addr_10

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="298" st_id="40" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:83 %store_ln164 = store i8 %xor_ln164_1, i7 %ctx_addr_11

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="299" st_id="41" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:89 %store_ln163 = store i8 %xor_ln163_3, i7 %ctx_addr_12

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="300" st_id="42" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:95 %store_ln163 = store i8 %xor_ln163_4, i7 %ctx_addr_13

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="301" st_id="43" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:101 %store_ln164 = store i8 %xor_ln164_3, i7 %ctx_addr_14

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="302" st_id="44" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:107 %store_ln164 = store i8 %xor_ln164_4, i7 %ctx_addr_15

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="303" st_id="45" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:113 %store_ln163 = store i8 %xor_ln163_2, i7 %ctx_addr_16

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="304" st_id="46" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:119 %store_ln163 = store i8 %xor_ln163_5, i7 %ctx_addr_18

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="305" st_id="47" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:125 %store_ln164 = store i8 %xor_ln164_2, i7 %ctx_addr_20

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="306" st_id="48" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:131 %store_ln164 = store i8 %xor_ln164_5, i7 %ctx_addr_22

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="307" st_id="49" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:140 %store_ln165 = store i8 %xor_ln165, i7 %ctx_addr_17

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="308" st_id="50" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:149 %store_ln166 = store i8 %xor_ln166, i7 %ctx_addr_19

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="309" st_id="51" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:158 %store_ln167 = store i8 %xor_ln167, i7 %ctx_addr_21

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="310" st_id="52" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:167 %store_ln168 = store i8 %xor_ln168, i7 %ctx_addr_23

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="311" st_id="53" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:173 %store_ln170 = store i8 %xor_ln170, i7 %ctx_addr_24

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="312" st_id="54" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:179 %store_ln170 = store i8 %xor_ln170_1, i7 %ctx_addr_25

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="313" st_id="55" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:185 %store_ln171 = store i8 %xor_ln171, i7 %ctx_addr_26

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="314" st_id="56" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:191 %store_ln171 = store i8 %xor_ln171_1, i7 %ctx_addr_27

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="315" st_id="57" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:197 %store_ln170 = store i8 %xor_ln170_3, i7 %ctx_addr_28

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="316" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:216 %xor_ln170_2 = xor i8 %ctx_load_6, i8 %xor_ln170_3

]]></Node>
<StgValue><ssdm name="xor_ln170_2"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="317" st_id="58" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:203 %store_ln170 = store i8 %xor_ln170_4, i7 %ctx_addr_29

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="318" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:218 %xor_ln170_5 = xor i8 %ctx_load, i8 %xor_ln170_4

]]></Node>
<StgValue><ssdm name="xor_ln170_5"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="319" st_id="59" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:209 %store_ln171 = store i8 %xor_ln171_3, i7 %ctx_addr_30

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="320" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:220 %xor_ln171_2 = xor i8 %ctx_load_2, i8 %xor_ln171_3

]]></Node>
<StgValue><ssdm name="xor_ln171_2"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="321" st_id="60" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:215 %store_ln171 = store i8 %xor_ln171_4, i7 %ctx_addr_31

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="322" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2.0:222 %xor_ln171_5 = xor i8 %ctx_load_4, i8 %xor_ln171_4

]]></Node>
<StgValue><ssdm name="xor_ln171_5"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="323" st_id="61" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:217 %store_ln170 = store i8 %xor_ln170_2, i7 %ctx_addr_6

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="324" st_id="62" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:219 %store_ln170 = store i8 %xor_ln170_5, i7 %ctx_addr

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="325" st_id="63" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:221 %store_ln171 = store i8 %xor_ln171_2, i7 %ctx_addr_2

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="326" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split2.0:0 %empty = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %ctx, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="327" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split2.0:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ctx, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="328" st_id="64" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split2.0:223 %store_ln171 = store i8 %xor_ln171_5, i7 %ctx_addr_4

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="329" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="8">
<![CDATA[
.split2.0:224 %ret_ln173 = ret i8 %xor_ln161

]]></Node>
<StgValue><ssdm name="ret_ln173"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
