$date
	Sat Apr 09 17:43:01 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_5bit_testbench $end
$scope module decoder $end
$var wire 32 ! selection [31:0] $end
$var wire 5 " code [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 "
b1 !
$end
#1
b10 !
b1 "
#2
b100 !
b10 "
#3
b1000 !
b11 "
#4
b10000 !
b100 "
#5
b100000 !
b101 "
#6
b1000000 !
b110 "
#7
b10000000 !
b111 "
#8
b100000000 !
b1000 "
#9
b1000000000 !
b1001 "
#10
b10000000000 !
b1010 "
#11
b100000000000 !
b1011 "
#12
b1000000000000 !
b1100 "
#13
b10000000000000 !
b1101 "
#14
b100000000000000 !
b1110 "
#15
b1000000000000000 !
b1111 "
#16
b10000000000000000 !
b10000 "
#17
b100000000000000000 !
b10001 "
#18
b1000000000000000000 !
b10010 "
#19
b10000000000000000000 !
b10011 "
#20
b100000000000000000000 !
b10100 "
#21
b1000000000000000000000 !
b10101 "
#22
b10000000000000000000000 !
b10110 "
#23
b100000000000000000000000 !
b10111 "
#24
b1000000000000000000000000 !
b11000 "
#25
b10000000000000000000000000 !
b11001 "
#26
b100000000000000000000000000 !
b11010 "
#27
b1000000000000000000000000000 !
b11011 "
#28
b10000000000000000000000000000 !
b11100 "
#29
b100000000000000000000000000000 !
b11101 "
#30
b1000000000000000000000000000000 !
b11110 "
#31
b10000000000000000000000000000000 !
b11111 "
