$date
	Wed Sep 10 02:11:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_2_to_4_tb $end
$var wire 4 ! out [3:0] $end
$var reg 2 " A [1:0] $end
$var reg 192 # name [191:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10010110111010101101110011101110110000101110010001000000100000101110010011100000110100101110100001000000101001101101001011011100110011101101000001000000011001000110010001100010011100000110101 #
b0 "
b1 !
$end
#10
b10 !
b1 "
#20
b100 !
b10 "
#30
b1000 !
b11 "
#40
