==28159== Cachegrind, a cache and branch-prediction profiler
==28159== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28159== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28159== Command: ./mser .
==28159== 
--28159-- warning: L3 cache found, using its data for the LL simulation.
--28159-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28159-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
FIFO cache replacement will be used
==28159== 
==28159== Process terminating with default action of signal 15 (SIGTERM)
==28159==    at 0x10CB68: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28159==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28159== 
==28159== I   refs:      1,993,507,336
==28159== I1  misses:            1,206
==28159== LLi misses:            1,202
==28159== I1  miss rate:          0.00%
==28159== LLi miss rate:          0.00%
==28159== 
==28159== D   refs:        819,092,524  (554,338,319 rd   + 264,754,205 wr)
==28159== D1  misses:        1,662,731  (    511,035 rd   +   1,151,696 wr)
==28159== LLd misses:        1,202,030  (    127,429 rd   +   1,074,601 wr)
==28159== D1  miss rate:           0.2% (        0.1%     +         0.4%  )
==28159== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==28159== 
==28159== LL refs:           1,663,937  (    512,241 rd   +   1,151,696 wr)
==28159== LL misses:         1,203,232  (    128,631 rd   +   1,074,601 wr)
==28159== LL miss rate:            0.0% (        0.0%     +         0.4%  )
