Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Fri Aug 29 17:39:40 2025
| Host         : Solstice running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file alu4_timing_summary_routed.rpt -pb alu4_timing_summary_routed.pb -rpx alu4_timing_summary_routed.rpx -warn_on_violation
| Design       : alu4
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.218ns  (logic 3.794ns (52.559%)  route 3.424ns (47.441%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  A_IBUF[2]_inst/O
                         net (fo=2, routed)           1.431     2.365    A_IBUF[2]
    SLICE_X0Y5           LUT3 (Prop_lut3_I2_O)        0.124     2.489 r  Y_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.280     2.769    Y_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I0_O)        0.124     2.893 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.714     4.607    Y_OBUF[3]
    W16                  OBUF (Prop_obuf_I_O)         2.612     7.218 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.218    Y[3]
    W16                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.165ns  (logic 3.889ns (54.275%)  route 3.276ns (45.725%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           1.463     2.399    A_IBUF[0]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.152     2.551 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.813     4.365    Y_OBUF[0]
    W15                  OBUF (Prop_obuf_I_O)         2.801     7.165 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.165    Y[0]
    W15                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.134ns  (logic 3.651ns (51.181%)  route 3.483ns (48.819%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.619     2.550    A_IBUF[1]
    SLICE_X0Y5           LUT6 (Prop_lut6_I0_O)        0.124     2.674 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.863     4.538    Y_OBUF[2]
    W17                  OBUF (Prop_obuf_I_O)         2.596     7.134 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.134    Y[2]
    W17                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.997ns  (logic 3.669ns (52.432%)  route 3.328ns (47.568%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.617     2.548    A_IBUF[1]
    SLICE_X0Y5           LUT5 (Prop_lut5_I3_O)        0.124     2.672 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.712     4.383    Y_OBUF[1]
    V15                  OBUF (Prop_obuf_I_O)         2.614     6.997 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.997    Y[1]
    V15                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.340ns (65.561%)  route 0.704ns (34.439%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 f  B_IBUF[1]_inst/O
                         net (fo=5, routed)           0.347     0.511    B_IBUF[1]
    SLICE_X0Y5           LUT5 (Prop_lut5_I2_O)        0.045     0.556 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.357     0.913    Y_OBUF[1]
    V15                  OBUF (Prop_obuf_I_O)         1.131     2.043 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.043    Y[1]
    V15                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.347ns (65.018%)  route 0.724ns (34.982%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  OP (IN)
                         net (fo=0)                   0.000     0.000    OP
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  OP_IBUF_inst/O
                         net (fo=4, routed)           0.367     0.540    OP_IBUF
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.045     0.585 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.358     0.942    Y_OBUF[3]
    W16                  OBUF (Prop_obuf_I_O)         1.129     2.071 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.071    Y[3]
    W16                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.111ns  (logic 1.331ns (63.057%)  route 0.780ns (36.943%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  OP (IN)
                         net (fo=0)                   0.000     0.000    OP
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  OP_IBUF_inst/O
                         net (fo=4, routed)           0.366     0.539    OP_IBUF
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.045     0.584 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.414     0.998    Y_OBUF[2]
    W17                  OBUF (Prop_obuf_I_O)         1.113     2.111 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.111    Y[2]
    W17                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.390ns (65.208%)  route 0.741ns (34.792%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 f  B_IBUF[1]_inst/O
                         net (fo=5, routed)           0.347     0.511    B_IBUF[1]
    SLICE_X0Y5           LUT4 (Prop_lut4_I1_O)        0.048     0.559 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.394     0.953    Y_OBUF[0]
    W15                  OBUF (Prop_obuf_I_O)         1.178     2.131 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.131    Y[0]
    W15                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------





