LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 2_TO_1_MUX IS
	GENERIC(
		SIZE : INTEGER := 32
	);
	port(
		SEL			: IN STD_LOGIC;
		INPUT_0		: IN STD_LOGIC_VECTOR(SIZE-1 DOWNTO 0);
		INPUT_1  	: IN STD_LOGIC_VECTOR(SIZE-1 DOWNTO 0);
		OUTPUT		: OUT STD_LOGIC_VECTOR(SIZE-1 DOWNTO 0)
	);
		
END 2_TO_1_MUX;


ARCHITECTURE RTL OF 2_TO_1_MUX IS

