<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\v6\TangConsoleDCJ11MEM_project\src\integer_division\integer_division.v<br>
C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\v6\TangConsoleDCJ11MEM_project\src\sdhd.v<br>
C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\v6\TangConsoleDCJ11MEM_project\src\top.v<br>
C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\v6\TangConsoleDCJ11MEM_project\src\uart.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Sep  2 09:51:51 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.843s, Elapsed time = 0h 0m 0.873s, Peak memory usage = 1662.402MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.468s, Elapsed time = 0h 0m 0.471s, Peak memory usage = 1662.402MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.265s, Elapsed time = 0h 0m 0.259s, Peak memory usage = 1662.402MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.64s, Elapsed time = 0h 0m 0.637s, Peak memory usage = 1662.402MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.328s, Elapsed time = 0h 0m 0.396s, Peak memory usage = 1662.402MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.112s, Peak memory usage = 1662.402MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.028s, Peak memory usage = 1662.402MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.02s, Peak memory usage = 1662.402MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.5s, Elapsed time = 0h 0m 0.498s, Peak memory usage = 1662.402MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.187s, Peak memory usage = 1662.402MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.071s, Peak memory usage = 1662.402MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 14s, Elapsed time = 0h 0m 14s, Peak memory usage = 1662.402MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.453s, Elapsed time = 0h 0m 0.444s, Peak memory usage = 1662.402MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.515s, Elapsed time = 0h 0m 0.509s, Peak memory usage = 1662.402MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 18s, Elapsed time = 0h 0m 18s, Peak memory usage = 1662.402MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>58</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>58</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>23</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>4936</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>66</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>1147</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>57</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>3666</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>3955</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>380</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1295</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>2280</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>1527</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>1527</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>85</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>85</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTALU27X18</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>131</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>131</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>5567(4040 LUT, 1527 ALU) / 138240</td>
<td>5%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>4936 / 139095</td>
<td>4%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 139095</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>4936 / 139095</td>
<td>4%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>131 / 340</td>
<td>39%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>CLK2</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>CLK2_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>sys_clk50</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>sys_clk50_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>ALE_n</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>ALE_n_ibuf/I </td>
</tr>
<tr>
<td>4</td>
<td>SCTL_n</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>SCTL_n_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK2</td>
<td>100.000(MHz)</td>
<td>55.104(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sys_clk50</td>
<td>100.000(MHz)</td>
<td>253.968(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>ALE_n</td>
<td>100.000(MHz)</td>
<td>259.656(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem_lo_mem_lo_2_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/write_buf_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tINS</td>
<td>FF</td>
<td>5044</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>5.385</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_lo_mem_lo_2_1_s/CLKB</td>
</tr>
<tr>
<td>7.395</td>
<td>2.010</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>mem_lo_mem_lo_2_1_s/DO[0]</td>
</tr>
<tr>
<td>7.808</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1835_s10/I0</td>
</tr>
<tr>
<td>8.386</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1835_s10/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1835_s6/I3</td>
</tr>
<tr>
<td>9.088</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1835_s6/F</td>
</tr>
<tr>
<td>9.500</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1835_s4/I0</td>
</tr>
<tr>
<td>10.079</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>sdhd_inst/n1835_s4/F</td>
</tr>
<tr>
<td>10.491</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1835_s3/I0</td>
</tr>
<tr>
<td>11.070</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1835_s3/F</td>
</tr>
<tr>
<td>11.483</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1835_s2/I1</td>
</tr>
<tr>
<td>12.050</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1835_s2/F</td>
</tr>
<tr>
<td>12.463</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1835_s1/I1</td>
</tr>
<tr>
<td>13.030</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1835_s1/F</td>
</tr>
<tr>
<td>13.443</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1835_s0/I1</td>
</tr>
<tr>
<td>14.010</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1835_s0/F</td>
</tr>
<tr>
<td>14.423</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/write_buf_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>10.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/write_buf_1_s0/CLK</td>
</tr>
<tr>
<td>10.349</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>sdhd_inst/write_buf_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.385, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.728, 41.244%; route: 3.300, 36.515%; tC2Q: 2.010, 22.241%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.385, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem_hi_mem_hi_2_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/write_buf_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tINS</td>
<td>FF</td>
<td>5044</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>5.385</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_hi_mem_hi_2_3_s/CLKB</td>
</tr>
<tr>
<td>7.395</td>
<td>2.010</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>mem_hi_mem_hi_2_3_s/DO[0]</td>
</tr>
<tr>
<td>7.808</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1833_s15/I0</td>
</tr>
<tr>
<td>8.386</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1833_s15/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1833_s11/I3</td>
</tr>
<tr>
<td>9.088</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1833_s11/F</td>
</tr>
<tr>
<td>9.500</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1833_s9/I0</td>
</tr>
<tr>
<td>10.079</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>sdhd_inst/n1833_s9/F</td>
</tr>
<tr>
<td>10.491</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1833_s8/I0</td>
</tr>
<tr>
<td>11.070</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1833_s8/F</td>
</tr>
<tr>
<td>11.483</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1833_s5/I1</td>
</tr>
<tr>
<td>12.050</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1833_s5/F</td>
</tr>
<tr>
<td>12.463</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1833_s2/I1</td>
</tr>
<tr>
<td>13.030</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1833_s2/F</td>
</tr>
<tr>
<td>13.443</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1833_s0/I1</td>
</tr>
<tr>
<td>14.010</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1833_s0/F</td>
</tr>
<tr>
<td>14.423</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/write_buf_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>10.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/write_buf_3_s0/CLK</td>
</tr>
<tr>
<td>10.349</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>sdhd_inst/write_buf_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.385, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.728, 41.244%; route: 3.300, 36.515%; tC2Q: 2.010, 22.241%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.385, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem_lo_mem_lo_6_6_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/write_buf_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tINS</td>
<td>FF</td>
<td>5044</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>5.385</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_lo_mem_lo_6_6_s/CLKB</td>
</tr>
<tr>
<td>7.395</td>
<td>2.010</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>mem_lo_mem_lo_6_6_s/DO[0]</td>
</tr>
<tr>
<td>7.808</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1830_s11/I0</td>
</tr>
<tr>
<td>8.386</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1830_s11/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1830_s6/I2</td>
</tr>
<tr>
<td>9.306</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1830_s6/F</td>
</tr>
<tr>
<td>9.719</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1830_s4/I0</td>
</tr>
<tr>
<td>10.298</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>sdhd_inst/n1830_s4/F</td>
</tr>
<tr>
<td>10.710</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1830_s3/I0</td>
</tr>
<tr>
<td>11.289</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1830_s3/F</td>
</tr>
<tr>
<td>11.701</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1830_s2/I1</td>
</tr>
<tr>
<td>12.269</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1830_s2/F</td>
</tr>
<tr>
<td>12.681</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1830_s1/I3</td>
</tr>
<tr>
<td>12.970</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1830_s1/F</td>
</tr>
<tr>
<td>13.383</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1830_s0/I1</td>
</tr>
<tr>
<td>13.950</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1830_s0/F</td>
</tr>
<tr>
<td>14.363</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/write_buf_6_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>10.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/write_buf_6_s0/CLK</td>
</tr>
<tr>
<td>10.349</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>sdhd_inst/write_buf_6_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.385, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.668, 40.852%; route: 3.300, 36.759%; tC2Q: 2.010, 22.389%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.385, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem_hi_mem_hi_0_2_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/write_buf_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tINS</td>
<td>FF</td>
<td>5044</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>5.385</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_hi_mem_hi_0_2_s/CLKB</td>
</tr>
<tr>
<td>7.395</td>
<td>2.010</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>mem_hi_mem_hi_0_2_s/DO[0]</td>
</tr>
<tr>
<td>7.808</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1834_s11/I0</td>
</tr>
<tr>
<td>8.386</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1834_s11/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1834_s8/I0</td>
</tr>
<tr>
<td>9.378</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1834_s8/F</td>
</tr>
<tr>
<td>9.790</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1834_s4/I3</td>
</tr>
<tr>
<td>10.079</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>sdhd_inst/n1834_s4/F</td>
</tr>
<tr>
<td>10.491</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1834_s3/I0</td>
</tr>
<tr>
<td>11.070</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1834_s3/F</td>
</tr>
<tr>
<td>11.483</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1834_s2/I1</td>
</tr>
<tr>
<td>12.050</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1834_s2/F</td>
</tr>
<tr>
<td>12.463</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1834_s1/I3</td>
</tr>
<tr>
<td>12.751</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1834_s1/F</td>
</tr>
<tr>
<td>13.164</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1834_s0/I1</td>
</tr>
<tr>
<td>13.731</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1834_s0/F</td>
</tr>
<tr>
<td>14.144</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/write_buf_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>10.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/write_buf_2_s0/CLK</td>
</tr>
<tr>
<td>10.349</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>sdhd_inst/write_buf_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.385, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.449, 39.375%; route: 3.300, 37.677%; tC2Q: 2.010, 22.948%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.385, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem_lo_mem_lo_2_4_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/write_buf_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tINS</td>
<td>FF</td>
<td>5044</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>5.385</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_lo_mem_lo_2_4_s/CLKB</td>
</tr>
<tr>
<td>7.395</td>
<td>2.010</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>mem_lo_mem_lo_2_4_s/DO[0]</td>
</tr>
<tr>
<td>7.808</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1832_s10/I0</td>
</tr>
<tr>
<td>8.386</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1832_s10/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1832_s6/I3</td>
</tr>
<tr>
<td>9.088</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1832_s6/F</td>
</tr>
<tr>
<td>9.500</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1832_s4/I0</td>
</tr>
<tr>
<td>10.079</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>sdhd_inst/n1832_s4/F</td>
</tr>
<tr>
<td>10.491</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1832_s3/I0</td>
</tr>
<tr>
<td>11.070</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1832_s3/F</td>
</tr>
<tr>
<td>11.483</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1832_s2/I1</td>
</tr>
<tr>
<td>12.050</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1832_s2/F</td>
</tr>
<tr>
<td>12.463</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1832_s1/I3</td>
</tr>
<tr>
<td>12.751</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1832_s1/F</td>
</tr>
<tr>
<td>13.164</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1832_s0/I1</td>
</tr>
<tr>
<td>13.731</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/n1832_s0/F</td>
</tr>
<tr>
<td>14.144</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/write_buf_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>10.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_inst/write_buf_4_s0/CLK</td>
</tr>
<tr>
<td>10.349</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>sdhd_inst/write_buf_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.385, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.449, 39.375%; route: 3.300, 37.677%; tC2Q: 2.010, 22.948%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.385, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
