# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do main_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/ProjectsVerilog/FIFO/src {D:/ProjectsVerilog/FIFO/src/fifo_async.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:03:03 on Jun 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ProjectsVerilog/FIFO/src" D:/ProjectsVerilog/FIFO/src/fifo_async.v 
# -- Compiling module fifo_async
# 
# Top level modules:
# 	fifo_async
# End time: 01:03:03 on Jun 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
pwd
# D:/ProjectsVerilog/FIFO/simulation/modelsim
do ../../run_fifo_async.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:03:52 on Jun 08,2025
# vlog -reportprogress 300 ../../src/fifo_async.v 
# -- Compiling module fifo_async
# 
# Top level modules:
# 	fifo_async
# End time: 01:03:52 on Jun 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:03:52 on Jun 08,2025
# vlog -reportprogress 300 ../../src/fifo_async_tb.v 
# -- Compiling module fifo_async_tb
# 
# Top level modules:
# 	fifo_async_tb
# End time: 01:03:52 on Jun 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.fifo_async_tb 
# Start time: 01:03:53 on Jun 08,2025
# Loading work.fifo_async_tb
# Loading work.fifo_async
# OK: Read 10 is expected at time 358000
# OK: Read 11 is expected at time 386000
# OK: Read 12 is expected at time 414000
# OK: Read 13 is expected at time 442000
# OK: Read 14 is expected at time 470000
# OK: Read 15 is expected at time 498000
# OK: Read 16 is expected at time 526000
# OK: Read 17 is expected at time 554000
# OK: Read 18 is expected at time 582000
# OK: Read 19 is expected at time 610000
# OK: Read 1a is expected at time 638000
# OK: Read 1b is expected at time 666000
# OK: Read 1c is expected at time 694000
# OK: Read 1d is expected at time 722000
# OK: Read 1e is expected at time 750000
# ===== ASYNC FIFO SIMULATION PASSED SUCCESSFULLY =====
# ** Note: $stop    : ../../src/fifo_async_tb.v(110)
#    Time: 770 ns  Iteration: 0  Instance: /fifo_async_tb
# Break in Module fifo_async_tb at ../../src/fifo_async_tb.v line 110
# End time: 01:04:21 on Jun 08,2025, Elapsed time: 0:00:28
# Errors: 0, Warnings: 0
