Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar 26 18:06:17 2025
| Host         : DESKTOP-8PN6IMS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7vx690t-ffg1927
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.033      -59.088                     68               143488        0.051        0.000                      0               143472        0.461        0.000                       0                 70442  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                ------------         ----------      --------------
ad1_ref_clk_p                                                                                                                                                                        {0.000 2.000}        4.000           250.000         
ad2_ref_clk_p                                                                                                                                                                        {0.000 2.000}        4.000           250.000         
ad3_ref_clk_p                                                                                                                                                                        {0.000 2.000}        4.000           250.000         
ad4_ref_clk_p                                                                                                                                                                        {0.000 2.000}        4.000           250.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                           {0.000 16.500}       33.000          30.303          
fpga_clk2_p                                                                                                                                                                          {0.000 4.000}        8.000           125.000         
fpga_clk_100m_p                                                                                                                                                                      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                                                                                                                                                 {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0                                                                                                                                                                 {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0                                                                                                                                                                 {0.000 5.000}        10.000          100.000         
fpga_mgtq110_refclkp                                                                                                                                                                 {0.000 2.000}        4.000           250.000         
fpga_mgtq112_refclkp                                                                                                                                                                 {0.000 2.000}        4.000           250.000         
fpga_mgtq116_refclkp                                                                                                                                                                 {0.000 2.000}        4.000           250.000         
fpga_mgtq118_refclkp                                                                                                                                                                 {0.000 2.000}        4.000           250.000         
glblclk_p                                                                                                                                                                            {0.000 4.000}        8.000           125.000         
  clk_out1_gt_clk                                                                                                                                                                    {0.000 2.000}        4.000           250.000         
  clkfbout_gt_clk                                                                                                                                                                    {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt0_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt0_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt0_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt0_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt1_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt1_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt1_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt1_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt2_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt2_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt2_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt2_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt3_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt3_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt3_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt3_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt5_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt5_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt5_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt5_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt6_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt6_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt6_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt6_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt7_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt7_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt7_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt7_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt0_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt0_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt0_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt0_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt1_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt1_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt1_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt1_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt2_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt2_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt2_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt2_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt3_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt3_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt3_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt3_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt5_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt5_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt5_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt5_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt6_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt6_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt6_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt6_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt7_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt7_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt7_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt7_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt0_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt0_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt0_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt0_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt1_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt1_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt1_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt1_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt2_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt2_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt2_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt2_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt3_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt3_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt3_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt3_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt5_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt5_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt5_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt5_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt6_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt6_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt6_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt6_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt7_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt7_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt7_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt7_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt0_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt0_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt0_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt0_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt1_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt1_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt1_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt1_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt2_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt2_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt2_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt2_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt3_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt3_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt3_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt3_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt5_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt5_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt5_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt5_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt6_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt6_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt6_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt6_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt7_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt7_jesd204_tx_phy_gt_i/gthe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt7_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt7_jesd204_tx_phy_gt_i/gthe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                                   {0.000 16.666}       33.333          30.000          
u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                                 {0.000 16.666}       33.333          30.000          
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt0_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt0_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt0_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt0_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt1_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt1_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt1_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt1_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt2_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt2_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt2_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt2_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt3_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt3_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt3_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt3_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt4_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt4_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt4_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt4_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt5_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt5_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt5_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt5_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt6_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt6_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt6_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt6_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt7_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt7_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt7_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt7_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt0_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt0_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt0_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt0_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt1_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt1_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt1_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt1_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt2_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt2_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt2_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt2_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt3_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt3_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt3_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt3_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt4_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt4_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt4_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt4_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt5_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt5_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt5_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt5_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt6_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt6_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt6_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt6_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt7_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt7_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt7_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt7_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt0_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt0_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt0_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt0_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt1_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt1_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt1_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt1_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt2_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt2_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt2_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt2_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt3_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt3_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt3_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt3_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt4_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt4_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt4_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt4_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt5_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt5_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt5_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt5_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt6_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt6_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt6_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt6_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt7_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt7_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt7_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt7_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt0_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt0_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt0_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt0_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt1_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt1_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt1_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt1_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt2_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt2_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt2_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt2_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt3_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt3_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt3_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt3_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt4_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt4_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt4_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt4_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt5_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt5_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt5_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt5_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt6_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt6_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt6_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt6_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt7_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt7_jesd204_0_phy_gt_i/gthe2_i/RXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt7_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLK                      {0.000 2.000}        4.000           250.000         
u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt7_jesd204_0_phy_gt_i/gthe2_i/TXOUTCLKFABRIC                {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ad1_ref_clk_p                                                                                                                                                                                                                                 2.592        0.000                       0                     3  
ad2_ref_clk_p                                                                                                                                                                                                                                 2.592        0.000                       0                     3  
ad3_ref_clk_p                                                                                                                                                                                                                                 2.592        0.000                       0                     3  
ad4_ref_clk_p                                                                                                                                                                                                                                 2.592        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.178        0.000                      0                  963        0.079        0.000                      0                  963       15.732        0.000                       0                   511  
fpga_clk2_p                                                                                       0.071        0.000                      0                40557        0.052        0.000                      0                40557        3.358        0.000                       0                 26837  
fpga_clk_100m_p                                                                                                                                                                                                                               3.000        0.000                       0                     2  
  clk_out1_clk_wiz_0                                                                              0.500        0.000                      0                16299        0.061        0.000                      0                16299        4.286        0.000                       0                  8939  
  clk_out2_clk_wiz_0                                                                              0.494        0.000                      0                46910        0.054        0.000                      0                46910        4.232        0.000                       0                 20126  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                          8.592        0.000                       0                     3  
fpga_mgtq110_refclkp                                                                                                                                                                                                                          2.592        0.000                       0                     3  
fpga_mgtq112_refclkp                                                                                                                                                                                                                          2.592        0.000                       0                     3  
fpga_mgtq116_refclkp                                                                                                                                                                                                                          2.592        0.000                       0                     3  
fpga_mgtq118_refclkp                                                                                                                                                                                                                          2.592        0.000                       0                     3  
glblclk_p                                                                                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_gt_clk                                                                                 0.201        0.000                      0                35622        0.051        0.000                      0                35622        0.461        0.000                       0                 13724  
  clkfbout_gt_clk                                                                                                                                                                                                                             6.591        0.000                       0                     3  
u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                               14.881        0.000                      0                  222        0.131        0.000                      0                  222       16.024        0.000                       0                   233  
u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                             12.282        0.000                      0                   46        0.367        0.000                      0                   46       16.266        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        9.197        0.000                      0                    8                                                                        
clk_out2_clk_wiz_0                                                                          fpga_clk2_p                                                                                      -1.033      -59.088                     68                   68        0.087        0.000                      0                   68  
clk_out2_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                                1.094        0.000                      0                  324        0.937        0.000                      0                  324  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out2_clk_wiz_0                                                                               32.258        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                                1.118        0.000                      0                 1844        0.097        0.000                      0                 1844  
**async_default**                                                                           clk_out2_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                                0.649        0.000                      0                  265        0.896        0.000                      0                  265  
**async_default**                                                                           clk_out1_gt_clk                                                                             clk_out1_gt_clk                                                                                   0.674        0.000                      0                  199        0.339        0.000                      0                  199  
**async_default**                                                                           clk_out2_clk_wiz_0                                                                          clk_out2_clk_wiz_0                                                                                8.224        0.000                      0                  129        0.254        0.000                      0                  129  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.512        0.000                      0                  100        0.288        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ad1_ref_clk_p
  To Clock:  ad1_ref_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ad1_ref_clk_p
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ad1_ref_clk_p }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         4.000       2.592      IBUFDS_GTE2_X0Y0   u2_adc_top/i_shared_clocks/ibufds_refclk1/I
Min Period  n/a     GTHE2_COMMON/GTREFCLK0  n/a            1.408         4.000       2.592      GTHE2_COMMON_X0Y0  u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_gt_common_i/jesd204_0_common/gthe2_common_i/GTREFCLK0
Min Period  n/a     GTHE2_COMMON/GTREFCLK0  n/a            1.408         4.000       2.592      GTHE2_COMMON_X0Y1  u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_gt_common_i/jesd204_1_common/gthe2_common_i/GTREFCLK0



---------------------------------------------------------------------------------------------------
From Clock:  ad2_ref_clk_p
  To Clock:  ad2_ref_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ad2_ref_clk_p
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ad2_ref_clk_p }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         4.000       2.592      IBUFDS_GTE2_X0Y4   u2_adc_top/i_shared_clocks/ibufds_refclk2/I
Min Period  n/a     GTHE2_COMMON/GTREFCLK0  n/a            1.408         4.000       2.592      GTHE2_COMMON_X0Y2  u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_gt_common_i/jesd204_0_common/gthe2_common_i/GTREFCLK0
Min Period  n/a     GTHE2_COMMON/GTREFCLK0  n/a            1.408         4.000       2.592      GTHE2_COMMON_X0Y3  u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_gt_common_i/jesd204_1_common/gthe2_common_i/GTREFCLK0



---------------------------------------------------------------------------------------------------
From Clock:  ad3_ref_clk_p
  To Clock:  ad3_ref_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ad3_ref_clk_p
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ad3_ref_clk_p }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         4.000       2.592      IBUFDS_GTE2_X0Y12  u2_adc_top/i_shared_clocks/ibufds_refclk3/I
Min Period  n/a     GTHE2_COMMON/GTREFCLK0  n/a            1.408         4.000       2.592      GTHE2_COMMON_X0Y6  u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_gt_common_i/jesd204_0_common/gthe2_common_i/GTREFCLK0
Min Period  n/a     GTHE2_COMMON/GTREFCLK0  n/a            1.408         4.000       2.592      GTHE2_COMMON_X0Y7  u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_gt_common_i/jesd204_1_common/gthe2_common_i/GTREFCLK0



---------------------------------------------------------------------------------------------------
From Clock:  ad4_ref_clk_p
  To Clock:  ad4_ref_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ad4_ref_clk_p
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ad4_ref_clk_p }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTHE2_COMMON/GTREFCLK0  n/a            1.408         4.000       2.592      GTHE2_COMMON_X0Y8  u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_gt_common_i/jesd204_0_common/gthe2_common_i/GTREFCLK0
Min Period  n/a     GTHE2_COMMON/GTREFCLK0  n/a            1.408         4.000       2.592      GTHE2_COMMON_X0Y9  u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_gt_common_i/jesd204_1_common/gthe2_common_i/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         4.000       2.592      IBUFDS_GTE2_X0Y16  u2_adc_top/i_shared_clocks/ibufds_refclk4/I



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.178ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.798ns (21.176%)  route 2.970ns (78.824%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 35.656 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.451     1.451    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.504     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X166Y322       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y322       FDRE (Prop_fdre_C_Q)         0.236     3.284 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.968     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X167Y319       LUT4 (Prop_lut4_I1_O)        0.123     4.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.659     5.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X168Y319       LUT6 (Prop_lut6_I1_O)        0.043     5.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     5.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X168Y319       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.333 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.333    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X168Y320       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.387 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.678     6.064    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X166Y322       LUT5 (Prop_lut5_I1_O)        0.043     6.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.666     6.774    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X165Y323       LUT3 (Prop_lut3_I1_O)        0.043     6.817 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     6.817    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X165Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243    34.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    34.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.330    35.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X165Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.341    35.997    
                         clock uncertainty           -0.035    35.962    
    SLICE_X165Y323       FDRE (Setup_fdre_C_D)        0.033    35.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         35.995    
                         arrival time                          -6.817    
  -------------------------------------------------------------------
                         slack                                 29.178    

Slack (MET) :             29.304ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.798ns (21.903%)  route 2.845ns (78.097%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 35.656 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.451     1.451    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.504     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X166Y322       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y322       FDRE (Prop_fdre_C_Q)         0.236     3.284 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.968     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X167Y319       LUT4 (Prop_lut4_I1_O)        0.123     4.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.659     5.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X168Y319       LUT6 (Prop_lut6_I1_O)        0.043     5.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     5.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X168Y319       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.333 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.333    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X168Y320       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.387 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.678     6.064    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X166Y322       LUT5 (Prop_lut5_I1_O)        0.043     6.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.541     6.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X165Y323       LUT3 (Prop_lut3_I1_O)        0.043     6.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X165Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243    34.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    34.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.330    35.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X165Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.341    35.997    
                         clock uncertainty           -0.035    35.962    
    SLICE_X165Y323       FDRE (Setup_fdre_C_D)        0.034    35.996    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         35.996    
                         arrival time                          -6.692    
  -------------------------------------------------------------------
                         slack                                 29.304    

Slack (MET) :             29.384ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.798ns (22.394%)  route 2.765ns (77.606%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 35.656 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.451     1.451    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.504     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X166Y322       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y322       FDRE (Prop_fdre_C_Q)         0.236     3.284 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.968     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X167Y319       LUT4 (Prop_lut4_I1_O)        0.123     4.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.659     5.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X168Y319       LUT6 (Prop_lut6_I1_O)        0.043     5.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     5.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X168Y319       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.333 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.333    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X168Y320       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.387 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.678     6.064    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X166Y322       LUT5 (Prop_lut5_I1_O)        0.043     6.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.461     6.569    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X165Y323       LUT3 (Prop_lut3_I1_O)        0.043     6.612 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X165Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243    34.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    34.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.330    35.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X165Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.341    35.997    
                         clock uncertainty           -0.035    35.962    
    SLICE_X165Y323       FDRE (Setup_fdre_C_D)        0.034    35.996    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         35.996    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                 29.384    

Slack (MET) :             29.421ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.798ns (22.246%)  route 2.789ns (77.754%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 35.658 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.451     1.451    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.504     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X166Y322       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y322       FDRE (Prop_fdre_C_Q)         0.236     3.284 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.968     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X167Y319       LUT4 (Prop_lut4_I1_O)        0.123     4.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.659     5.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X168Y319       LUT6 (Prop_lut6_I1_O)        0.043     5.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     5.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X168Y319       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.333 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.333    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X168Y320       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.387 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.678     6.064    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X166Y322       LUT5 (Prop_lut5_I1_O)        0.043     6.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.485     6.592    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X166Y323       LUT3 (Prop_lut3_I1_O)        0.043     6.635 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     6.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X166Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243    34.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    34.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.332    35.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X166Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.367    36.025    
                         clock uncertainty           -0.035    35.990    
    SLICE_X166Y323       FDRE (Setup_fdre_C_D)        0.066    36.056    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.056    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                 29.421    

Slack (MET) :             29.452ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.798ns (22.453%)  route 2.756ns (77.547%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 35.658 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.451     1.451    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.504     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X166Y322       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y322       FDRE (Prop_fdre_C_Q)         0.236     3.284 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.968     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X167Y319       LUT4 (Prop_lut4_I1_O)        0.123     4.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.659     5.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X168Y319       LUT6 (Prop_lut6_I1_O)        0.043     5.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     5.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X168Y319       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.333 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.333    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X168Y320       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.387 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.678     6.064    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X166Y322       LUT5 (Prop_lut5_I1_O)        0.043     6.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.452     6.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X166Y323       LUT3 (Prop_lut3_I1_O)        0.043     6.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     6.602    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X166Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243    34.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    34.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.332    35.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X166Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.367    36.025    
                         clock uncertainty           -0.035    35.990    
    SLICE_X166Y323       FDRE (Setup_fdre_C_D)        0.064    36.054    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.054    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                 29.452    

Slack (MET) :             29.484ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.395ns (12.426%)  route 2.784ns (87.574%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 35.658 - 33.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.451     1.451    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.502     3.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X167Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y323       FDRE (Prop_fdre_C_Q)         0.223     3.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     3.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X167Y323       LUT6 (Prop_lut6_I3_O)        0.043     3.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.412     4.192    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X169Y322       LUT5 (Prop_lut5_I3_O)        0.043     4.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.997     5.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X170Y321       LUT4 (Prop_lut4_I1_O)        0.043     5.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.239     5.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X170Y321       LUT5 (Prop_lut5_I4_O)        0.043     5.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.668     6.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X168Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243    34.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    34.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.332    35.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X168Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.367    36.025    
                         clock uncertainty           -0.035    35.990    
    SLICE_X168Y323       FDRE (Setup_fdre_C_R)       -0.281    35.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.709    
                         arrival time                          -6.225    
  -------------------------------------------------------------------
                         slack                                 29.484    

Slack (MET) :             29.484ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.395ns (12.426%)  route 2.784ns (87.574%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 35.658 - 33.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.451     1.451    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.502     3.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X167Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y323       FDRE (Prop_fdre_C_Q)         0.223     3.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     3.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X167Y323       LUT6 (Prop_lut6_I3_O)        0.043     3.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.412     4.192    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X169Y322       LUT5 (Prop_lut5_I3_O)        0.043     4.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.997     5.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X170Y321       LUT4 (Prop_lut4_I1_O)        0.043     5.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.239     5.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X170Y321       LUT5 (Prop_lut5_I4_O)        0.043     5.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.668     6.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X168Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243    34.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    34.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.332    35.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X168Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.367    36.025    
                         clock uncertainty           -0.035    35.990    
    SLICE_X168Y323       FDRE (Setup_fdre_C_R)       -0.281    35.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         35.709    
                         arrival time                          -6.225    
  -------------------------------------------------------------------
                         slack                                 29.484    

Slack (MET) :             29.484ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.395ns (12.426%)  route 2.784ns (87.574%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 35.658 - 33.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.451     1.451    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.502     3.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X167Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y323       FDRE (Prop_fdre_C_Q)         0.223     3.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     3.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X167Y323       LUT6 (Prop_lut6_I3_O)        0.043     3.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.412     4.192    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X169Y322       LUT5 (Prop_lut5_I3_O)        0.043     4.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.997     5.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X170Y321       LUT4 (Prop_lut4_I1_O)        0.043     5.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.239     5.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X170Y321       LUT5 (Prop_lut5_I4_O)        0.043     5.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.668     6.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X168Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243    34.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    34.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.332    35.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X168Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.367    36.025    
                         clock uncertainty           -0.035    35.990    
    SLICE_X168Y323       FDRE (Setup_fdre_C_R)       -0.281    35.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         35.709    
                         arrival time                          -6.225    
  -------------------------------------------------------------------
                         slack                                 29.484    

Slack (MET) :             29.484ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.395ns (12.426%)  route 2.784ns (87.574%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 35.658 - 33.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.451     1.451    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.502     3.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X167Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y323       FDRE (Prop_fdre_C_Q)         0.223     3.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     3.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X167Y323       LUT6 (Prop_lut6_I3_O)        0.043     3.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.412     4.192    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X169Y322       LUT5 (Prop_lut5_I3_O)        0.043     4.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.997     5.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X170Y321       LUT4 (Prop_lut4_I1_O)        0.043     5.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.239     5.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X170Y321       LUT5 (Prop_lut5_I4_O)        0.043     5.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.668     6.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X168Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243    34.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    34.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.332    35.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X168Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.367    36.025    
                         clock uncertainty           -0.035    35.990    
    SLICE_X168Y323       FDRE (Setup_fdre_C_R)       -0.281    35.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         35.709    
                         arrival time                          -6.225    
  -------------------------------------------------------------------
                         slack                                 29.484    

Slack (MET) :             29.484ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.395ns (12.426%)  route 2.784ns (87.574%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 35.658 - 33.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.451     1.451    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.502     3.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X167Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y323       FDRE (Prop_fdre_C_Q)         0.223     3.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     3.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X167Y323       LUT6 (Prop_lut6_I3_O)        0.043     3.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.412     4.192    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X169Y322       LUT5 (Prop_lut5_I3_O)        0.043     4.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.997     5.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X170Y321       LUT4 (Prop_lut4_I1_O)        0.043     5.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.239     5.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X170Y321       LUT5 (Prop_lut5_I4_O)        0.043     5.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.668     6.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X168Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243    34.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    34.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.332    35.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X168Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.367    36.025    
                         clock uncertainty           -0.035    35.990    
    SLICE_X168Y323       FDRE (Setup_fdre_C_R)       -0.281    35.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         35.709    
                         arrival time                          -6.225    
  -------------------------------------------------------------------
                         slack                                 29.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.895%)  route 0.095ns (51.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.762     0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.719     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X175Y323       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y323       FDCE (Prop_fdce_C_Q)         0.091     1.598 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.095     1.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X174Y323       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.945     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X174Y323       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.344     1.518    
    SLICE_X174Y323       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.139%)  route 0.094ns (50.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.762     0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.722     1.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X177Y321       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y321       FDCE (Prop_fdce_C_Q)         0.091     1.601 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.094     1.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X176Y322       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.948     1.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X176Y322       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.344     1.521    
    SLICE_X176Y322       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.762     0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.649     1.437    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X155Y321       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y321       FDRE (Prop_fdre_C_Q)         0.100     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/Q
                         net (fo=1, routed)           0.054     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[30]
    SLICE_X154Y321       LUT2 (Prop_lut2_I1_O)        0.028     1.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[29]_i_1/O
                         net (fo=1, routed)           0.000     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[29]_i_1_n_0
    SLICE_X154Y321       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.874     1.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X154Y321       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/C
                         clock pessimism             -0.343     1.448    
    SLICE_X154Y321       FDRE (Hold_fdre_C_D)         0.087     1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (66.970%)  route 0.063ns (33.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.762     0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.698     1.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X173Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y318       FDRE (Prop_fdre_C_Q)         0.100     1.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/Q
                         net (fo=10, routed)          0.063     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en
    SLICE_X172Y318       LUT3 (Prop_lut3_I1_O)        0.028     1.677 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[0]_i_1__0_n_0
    SLICE_X172Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.925     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X172Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/C
                         clock pessimism             -0.345     1.497    
    SLICE_X172Y318       FDRE (Hold_fdre_C_D)         0.087     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.411%)  route 0.147ns (59.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.762     0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.722     1.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X177Y321       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y321       FDCE (Prop_fdce_C_Q)         0.100     1.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.147     1.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X176Y323       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.946     1.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X176Y323       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.344     1.519    
    SLICE_X176Y323       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.762     0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.683     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X167Y322       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y322       FDRE (Prop_fdre_C_Q)         0.100     1.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/Q
                         net (fo=2, routed)           0.055     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]
    SLICE_X167Y322       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.908     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X167Y322       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                         clock pessimism             -0.354     1.471    
    SLICE_X167Y322       FDRE (Hold_fdre_C_D)         0.047     1.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.615%)  route 0.062ns (38.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.762     0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.702     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X171Y312       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y312       FDRE (Prop_fdre_C_Q)         0.100     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.062     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[8]
    SLICE_X171Y312       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.930     1.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X171Y312       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[7]/C
                         clock pessimism             -0.357     1.490    
    SLICE_X171Y312       FDRE (Hold_fdre_C_D)         0.049     1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.762     0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.702     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X171Y312       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y312       FDRE (Prop_fdre_C_Q)         0.100     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.062     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[2]
    SLICE_X171Y312       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.930     1.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X171Y312       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
                         clock pessimism             -0.357     1.490    
    SLICE_X171Y312       FDRE (Hold_fdre_C_D)         0.047     1.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.762     0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.702     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X171Y312       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y312       FDRE (Prop_fdre_C_Q)         0.100     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.062     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[6]
    SLICE_X171Y312       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.930     1.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X171Y312       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[5]/C
                         clock pessimism             -0.357     1.490    
    SLICE_X171Y312       FDRE (Hold_fdre_C_D)         0.047     1.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.762     0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.730     1.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/rd_clk
    SLICE_X177Y310       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y310       FDRE (Prop_fdre_C_Q)         0.100     1.618 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.062     1.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/out
    SLICE_X177Y310       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.959     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X177Y310       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.358     1.518    
    SLICE_X177Y310       FDRE (Hold_fdre_C_D)         0.047     1.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y2   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X171Y313  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X171Y312  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X171Y312  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X171Y312  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[5]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X171Y312  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[7]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X176Y318  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X174Y317  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X177Y317  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X176Y317  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X176Y322  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X176Y322  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X176Y322  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X176Y322  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X176Y322  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X176Y322  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X176Y322  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X176Y322  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X176Y323  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X176Y323  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X176Y323  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X176Y323  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X176Y323  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X176Y323  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X176Y323  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X176Y323  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X176Y323  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X176Y323  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X174Y323  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X174Y323  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk2_p
  To Clock:  fpga_clk2_p

Setup :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (fpga_clk2_p rise@8.000ns - fpga_clk2_p rise@0.000ns)
  Data Path Delay:        8.075ns  (logic 0.236ns (2.923%)  route 7.839ns (97.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.683ns = ( 12.683 - 8.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.995     0.995 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.869     2.864    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.957 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.410     4.367    u_ila_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X178Y266       FDRE                                         r  u_ila_1/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y266       FDRE (Prop_fdre_C_Q)         0.236     4.603 r  u_ila_1/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=1325, routed)        7.839    12.442    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]_0
    SLICE_X182Y44        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                      8.000     8.000 r  
    AV14                                              0.000     8.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     8.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.892     8.892 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.733    10.625    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.708 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.975    12.683    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X182Y44        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/C
                         clock pessimism              0.249    12.932    
                         clock uncertainty           -0.035    12.897    
    SLICE_X182Y44        FDRE (Setup_fdre_C_R)       -0.384    12.513    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                         -12.442    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (fpga_clk2_p rise@8.000ns - fpga_clk2_p rise@0.000ns)
  Data Path Delay:        8.075ns  (logic 0.236ns (2.923%)  route 7.839ns (97.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.683ns = ( 12.683 - 8.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.995     0.995 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.869     2.864    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.957 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.410     4.367    u_ila_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X178Y266       FDRE                                         r  u_ila_1/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y266       FDRE (Prop_fdre_C_Q)         0.236     4.603 r  u_ila_1/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=1325, routed)        7.839    12.442    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]_0
    SLICE_X182Y44        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                      8.000     8.000 r  
    AV14                                              0.000     8.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     8.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.892     8.892 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.733    10.625    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.708 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.975    12.683    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X182Y44        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/C
                         clock pessimism              0.249    12.932    
                         clock uncertainty           -0.035    12.897    
    SLICE_X182Y44        FDRE (Setup_fdre_C_R)       -0.384    12.513    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                         -12.442    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (fpga_clk2_p rise@8.000ns - fpga_clk2_p rise@0.000ns)
  Data Path Delay:        8.075ns  (logic 0.236ns (2.923%)  route 7.839ns (97.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.683ns = ( 12.683 - 8.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.995     0.995 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.869     2.864    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.957 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.410     4.367    u_ila_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X178Y266       FDRE                                         r  u_ila_1/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y266       FDRE (Prop_fdre_C_Q)         0.236     4.603 r  u_ila_1/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=1325, routed)        7.839    12.442    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]_0
    SLICE_X182Y44        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                      8.000     8.000 r  
    AV14                                              0.000     8.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     8.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.892     8.892 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.733    10.625    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.708 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.975    12.683    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X182Y44        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/C
                         clock pessimism              0.249    12.932    
                         clock uncertainty           -0.035    12.897    
    SLICE_X182Y44        FDRE (Setup_fdre_C_R)       -0.384    12.513    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                         -12.442    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (fpga_clk2_p rise@8.000ns - fpga_clk2_p rise@0.000ns)
  Data Path Delay:        8.075ns  (logic 0.236ns (2.923%)  route 7.839ns (97.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.683ns = ( 12.683 - 8.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.995     0.995 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.869     2.864    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.957 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.410     4.367    u_ila_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X178Y266       FDRE                                         r  u_ila_1/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y266       FDRE (Prop_fdre_C_Q)         0.236     4.603 r  u_ila_1/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=1325, routed)        7.839    12.442    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]_0
    SLICE_X182Y44        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                      8.000     8.000 r  
    AV14                                              0.000     8.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     8.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.892     8.892 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.733    10.625    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.708 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.975    12.683    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X182Y44        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[19]/C
                         clock pessimism              0.249    12.932    
                         clock uncertainty           -0.035    12.897    
    SLICE_X182Y44        FDRE (Setup_fdre_C_R)       -0.384    12.513    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[19]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                         -12.442    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (fpga_clk2_p rise@8.000ns - fpga_clk2_p rise@0.000ns)
  Data Path Delay:        8.075ns  (logic 0.236ns (2.923%)  route 7.839ns (97.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.683ns = ( 12.683 - 8.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.995     0.995 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.869     2.864    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.957 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.410     4.367    u_ila_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X178Y266       FDRE                                         r  u_ila_1/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y266       FDRE (Prop_fdre_C_Q)         0.236     4.603 r  u_ila_1/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=1325, routed)        7.839    12.442    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]_0
    SLICE_X182Y44        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                      8.000     8.000 r  
    AV14                                              0.000     8.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     8.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.892     8.892 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.733    10.625    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.708 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.975    12.683    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X182Y44        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/C
                         clock pessimism              0.249    12.932    
                         clock uncertainty           -0.035    12.897    
    SLICE_X182Y44        FDRE (Setup_fdre_C_R)       -0.384    12.513    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                         -12.442    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (fpga_clk2_p rise@8.000ns - fpga_clk2_p rise@0.000ns)
  Data Path Delay:        8.075ns  (logic 0.236ns (2.923%)  route 7.839ns (97.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.683ns = ( 12.683 - 8.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.995     0.995 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.869     2.864    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.957 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.410     4.367    u_ila_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X178Y266       FDRE                                         r  u_ila_1/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y266       FDRE (Prop_fdre_C_Q)         0.236     4.603 r  u_ila_1/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=1325, routed)        7.839    12.442    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]_0
    SLICE_X182Y44        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                      8.000     8.000 r  
    AV14                                              0.000     8.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     8.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.892     8.892 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.733    10.625    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.708 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.975    12.683    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X182Y44        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/C
                         clock pessimism              0.249    12.932    
                         clock uncertainty           -0.035    12.897    
    SLICE_X182Y44        FDRE (Setup_fdre_C_R)       -0.384    12.513    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                         -12.442    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (fpga_clk2_p rise@8.000ns - fpga_clk2_p rise@0.000ns)
  Data Path Delay:        8.075ns  (logic 0.236ns (2.923%)  route 7.839ns (97.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.683ns = ( 12.683 - 8.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.995     0.995 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.869     2.864    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.957 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.410     4.367    u_ila_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X178Y266       FDRE                                         r  u_ila_1/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y266       FDRE (Prop_fdre_C_Q)         0.236     4.603 r  u_ila_1/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=1325, routed)        7.839    12.442    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]_0
    SLICE_X182Y44        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                      8.000     8.000 r  
    AV14                                              0.000     8.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     8.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.892     8.892 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.733    10.625    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.708 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.975    12.683    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X182Y44        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[22]/C
                         clock pessimism              0.249    12.932    
                         clock uncertainty           -0.035    12.897    
    SLICE_X182Y44        FDRE (Setup_fdre_C_R)       -0.384    12.513    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[22]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                         -12.442    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (fpga_clk2_p rise@8.000ns - fpga_clk2_p rise@0.000ns)
  Data Path Delay:        8.075ns  (logic 0.236ns (2.923%)  route 7.839ns (97.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.683ns = ( 12.683 - 8.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.995     0.995 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.869     2.864    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.957 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.410     4.367    u_ila_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X178Y266       FDRE                                         r  u_ila_1/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y266       FDRE (Prop_fdre_C_Q)         0.236     4.603 r  u_ila_1/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=1325, routed)        7.839    12.442    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]_0
    SLICE_X182Y44        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                      8.000     8.000 r  
    AV14                                              0.000     8.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     8.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.892     8.892 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.733    10.625    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.708 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.975    12.683    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X182Y44        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]/C
                         clock pessimism              0.249    12.932    
                         clock uncertainty           -0.035    12.897    
    SLICE_X182Y44        FDRE (Setup_fdre_C_R)       -0.384    12.513    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                         -12.442    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/sync_core_rst/arststages_ff_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            int_dac_top/top_dac2_int/my_sysref_gen/cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (fpga_clk2_p rise@8.000ns - fpga_clk2_p rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 0.328ns (4.648%)  route 6.729ns (95.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 11.913 - 8.000 ) 
    Source Clock Delay      (SCD):    4.623ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.995     0.995 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.869     2.864    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.957 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.666     4.623    int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/sync_core_rst/dest_clk
    SLICE_X209Y152       FDPE                                         r  int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/sync_core_rst/arststages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y152       FDPE (Prop_fdpe_C_Q)         0.204     4.827 r  int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/sync_core_rst/arststages_ff_reg[4]/Q
                         net (fo=179, routed)         6.305    11.132    int_dac_top/top_dac2_int/my_sysref_gen/lopt
    SLICE_X107Y303       LUT5 (Prop_lut5_I0_O)        0.124    11.256 r  int_dac_top/top_dac2_int/my_sysref_gen/cnt[7]_i_1__0/O
                         net (fo=8, routed)           0.424    11.680    int_dac_top/top_dac2_int/my_sysref_gen/cnt[7]_i_1__0_n_0
    SLICE_X107Y302       FDSE                                         r  int_dac_top/top_dac2_int/my_sysref_gen/cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                      8.000     8.000 r  
    AV14                                              0.000     8.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     8.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.892     8.892 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.733    10.625    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.708 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.205    11.913    int_dac_top/top_dac2_int/my_sysref_gen/CLK
    SLICE_X107Y302       FDSE                                         r  int_dac_top/top_dac2_int/my_sysref_gen/cnt_reg[0]/C
                         clock pessimism              0.249    12.162    
                         clock uncertainty           -0.035    12.127    
    SLICE_X107Y302       FDSE (Setup_fdse_C_S)       -0.304    11.823    int_dac_top/top_dac2_int/my_sysref_gen/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.823    
                         arrival time                         -11.680    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/sync_core_rst/arststages_ff_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            int_dac_top/top_dac2_int/my_sysref_gen/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (fpga_clk2_p rise@8.000ns - fpga_clk2_p rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 0.328ns (4.648%)  route 6.729ns (95.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 11.913 - 8.000 ) 
    Source Clock Delay      (SCD):    4.623ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.995     0.995 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.869     2.864    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.957 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.666     4.623    int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/sync_core_rst/dest_clk
    SLICE_X209Y152       FDPE                                         r  int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/sync_core_rst/arststages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y152       FDPE (Prop_fdpe_C_Q)         0.204     4.827 r  int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/sync_core_rst/arststages_ff_reg[4]/Q
                         net (fo=179, routed)         6.305    11.132    int_dac_top/top_dac2_int/my_sysref_gen/lopt
    SLICE_X107Y303       LUT5 (Prop_lut5_I0_O)        0.124    11.256 r  int_dac_top/top_dac2_int/my_sysref_gen/cnt[7]_i_1__0/O
                         net (fo=8, routed)           0.424    11.680    int_dac_top/top_dac2_int/my_sysref_gen/cnt[7]_i_1__0_n_0
    SLICE_X107Y302       FDRE                                         r  int_dac_top/top_dac2_int/my_sysref_gen/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                      8.000     8.000 r  
    AV14                                              0.000     8.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     8.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.892     8.892 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.733    10.625    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.708 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.205    11.913    int_dac_top/top_dac2_int/my_sysref_gen/CLK
    SLICE_X107Y302       FDRE                                         r  int_dac_top/top_dac2_int/my_sysref_gen/cnt_reg[3]/C
                         clock pessimism              0.249    12.162    
                         clock uncertainty           -0.035    12.127    
    SLICE_X107Y302       FDRE (Setup_fdre_C_R)       -0.304    11.823    int_dac_top/top_dac2_int/my_sysref_gen/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.823    
                         arrival time                         -11.680    
  -------------------------------------------------------------------
                         slack                                  0.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[4].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[4].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk2_p rise@0.000ns - fpga_clk2_p rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.899%)  route 0.149ns (62.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.582ns
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           0.910     1.387    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.413 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       0.753     2.166    int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[4].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X193Y318       FDRE                                         r  int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[4].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y318       FDRE (Prop_fdre_C_Q)         0.091     2.257 r  int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[4].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[5]/Q
                         net (fo=8, routed)           0.149     2.406    int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[4].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[5]
    RAMB36_X12Y63        RAMB36E1                                     r  int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[4].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.559     0.559 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           0.982     1.541    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.571 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.011     2.582    int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[4].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X12Y63        RAMB36E1                                     r  int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[4].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
                         clock pessimism             -0.374     2.208    
    RAMB36_X12Y63        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.147     2.355    int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[4].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[2].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[2].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk2_p rise@0.000ns - fpga_clk2_p rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.091ns (37.746%)  route 0.150ns (62.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.753ns
    Source Clock Delay      (SCD):    2.283ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           0.910     1.387    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.413 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       0.870     2.283    int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[2].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X175Y33        FDRE                                         r  int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[2].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y33        FDRE (Prop_fdre_C_Q)         0.091     2.374 r  int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[2].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[5]/Q
                         net (fo=8, routed)           0.150     2.524    int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[2].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[5]
    RAMB36_X11Y6         RAMB36E1                                     r  int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[2].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.559     0.559 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           0.982     1.541    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.571 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.182     2.753    int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[2].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X11Y6         RAMB36E1                                     r  int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[2].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
                         clock pessimism             -0.428     2.325    
    RAMB36_X11Y6         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.147     2.472    int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[2].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 int_dac_top/top_dac4_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/g_tx_lanes[6].i_tx_lane_32/scram_data_out_rr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            int_dac_top/top_dac4_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/g_tx_lanes[6].i_tx_lane_32/txdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk2_p rise@0.000ns - fpga_clk2_p rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.128ns (27.090%)  route 0.345ns (72.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           0.910     1.387    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.413 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       0.894     2.307    int_dac_top/top_dac4_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/g_tx_lanes[6].i_tx_lane_32/clk
    SLICE_X189Y449       FDRE                                         r  int_dac_top/top_dac4_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/g_tx_lanes[6].i_tx_lane_32/scram_data_out_rr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y449       FDRE (Prop_fdre_C_Q)         0.100     2.407 r  int_dac_top/top_dac4_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/g_tx_lanes[6].i_tx_lane_32/scram_data_out_rr_reg[24]/Q
                         net (fo=1, routed)           0.345     2.752    int_dac_top/top_dac4_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/g_tx_lanes[6].i_tx_lane_32/scram_data_out_rr[24]
    SLICE_X192Y450       LUT6 (Prop_lut6_I0_O)        0.028     2.780 r  int_dac_top/top_dac4_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/g_tx_lanes[6].i_tx_lane_32/txdata[24]_i_1__5/O
                         net (fo=1, routed)           0.000     2.780    int_dac_top/top_dac4_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/g_tx_lanes[6].i_tx_lane_32/txdata[24]_i_1__5_n_0
    SLICE_X192Y450       FDRE                                         r  int_dac_top/top_dac4_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/g_tx_lanes[6].i_tx_lane_32/txdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.559     0.559 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           0.982     1.541    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.571 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.291     2.862    int_dac_top/top_dac4_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/g_tx_lanes[6].i_tx_lane_32/clk
    SLICE_X192Y450       FDRE                                         r  int_dac_top/top_dac4_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/g_tx_lanes[6].i_tx_lane_32/txdata_reg[24]/C
                         clock pessimism             -0.226     2.636    
    SLICE_X192Y450       FDRE (Hold_fdre_C_D)         0.087     2.723    int_dac_top/top_dac4_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/g_tx_lanes[6].i_tx_lane_32/txdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.723    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/g_tx_lanes[2].i_tx_lane_32/scram_data_out_rr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/g_tx_lanes[2].i_tx_lane_32/txdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk2_p rise@0.000ns - fpga_clk2_p rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.155ns (40.330%)  route 0.229ns (59.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           0.910     1.387    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.413 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       0.755     2.168    int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/g_tx_lanes[2].i_tx_lane_32/clk
    SLICE_X198Y151       FDRE                                         r  int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/g_tx_lanes[2].i_tx_lane_32/scram_data_out_rr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y151       FDRE (Prop_fdre_C_Q)         0.091     2.259 r  int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/g_tx_lanes[2].i_tx_lane_32/scram_data_out_rr_reg[31]/Q
                         net (fo=1, routed)           0.229     2.488    int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/g_tx_lanes[2].i_tx_lane_32/scram_data_out_rr[31]
    SLICE_X199Y149       LUT6 (Prop_lut6_I2_O)        0.064     2.552 r  int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/g_tx_lanes[2].i_tx_lane_32/txdata[31]_i_1__1/O
                         net (fo=1, routed)           0.000     2.552    int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/g_tx_lanes[2].i_tx_lane_32/txdata[31]_i_1__1_n_0
    SLICE_X199Y149       FDRE                                         r  int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/g_tx_lanes[2].i_tx_lane_32/txdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.559     0.559 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           0.982     1.541    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.571 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.050     2.621    int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/g_tx_lanes[2].i_tx_lane_32/clk
    SLICE_X199Y149       FDRE                                         r  int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/g_tx_lanes[2].i_tx_lane_32/txdata_reg[31]/C
                         clock pessimism             -0.186     2.435    
    SLICE_X199Y149       FDRE (Hold_fdre_C_D)         0.060     2.495    int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/g_tx_lanes[2].i_tx_lane_32/txdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][944]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk2_p rise@0.000ns - fpga_clk2_p rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.206ns (28.967%)  route 0.505ns (71.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    4.366ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.733     2.625    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.708 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.658     4.366    u_ila_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X188Y431       FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][944]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y431       FDRE (Prop_fdre_C_Q)         0.206     4.572 r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][944]/Q
                         net (fo=1, routed)           0.505     5.077    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/WRITE_DATA_I[18]
    RAMB36_X12Y85        RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.995     0.995 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.869     2.864    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.957 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.968     4.925    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X12Y85        RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.432     4.493    
    RAMB36_X12Y85        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.527     5.020    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.020    
                         arrival time                           5.077    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[5].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[5].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_3/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk2_p rise@0.000ns - fpga_clk2_p rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.118ns (30.200%)  route 0.273ns (69.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           0.910     1.387    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.413 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       0.644     2.057    int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[5].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X130Y302       FDRE                                         r  int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[5].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y302       FDRE (Prop_fdre_C_Q)         0.118     2.175 r  int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[5].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/Q
                         net (fo=8, routed)           0.273     2.448    int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[5].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[2]
    RAMB36_X8Y59         RAMB36E1                                     r  int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[5].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_3/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.559     0.559 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           0.982     1.541    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.571 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       0.800     2.371    int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[5].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X8Y59         RAMB36E1                                     r  int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[5].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_3/CLKARDCLK
                         clock pessimism             -0.166     2.205    
    RAMB36_X8Y59         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.388    int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[5].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_3
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[2].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[2].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk2_p rise@0.000ns - fpga_clk2_p rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.091ns (36.541%)  route 0.158ns (63.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.753ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           0.910     1.387    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.413 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       0.871     2.284    int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[2].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X175Y34        FDRE                                         r  int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[2].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y34        FDRE (Prop_fdre_C_Q)         0.091     2.375 r  int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[2].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[11]/Q
                         net (fo=8, routed)           0.158     2.533    int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[2].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[11]
    RAMB36_X11Y6         RAMB36E1                                     r  int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[2].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.559     0.559 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           0.982     1.541    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.571 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.182     2.753    int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[2].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X11Y6         RAMB36E1                                     r  int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[2].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
                         clock pessimism             -0.428     2.325    
    RAMB36_X11Y6         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.145     2.470    int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[2].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/txdatain_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/g_tx_lanes[1].i_tx_lane_32/init_seq_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk2_p rise@0.000ns - fpga_clk2_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.247%)  route 0.143ns (52.753%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           0.910     1.387    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.413 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       0.880     2.293    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/clk
    SLICE_X191Y48        FDRE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/txdatain_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y48        FDRE (Prop_fdre_C_Q)         0.100     2.393 r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/txdatain_i_reg[34]/Q
                         net (fo=1, routed)           0.143     2.536    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/i_tx_counters_32/init_seq_data_reg[31][34]
    SLICE_X191Y51        LUT5 (Prop_lut5_I0_O)        0.028     2.564 r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/i_tx_counters_32/init_seq_data[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.564    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/g_tx_lanes[1].i_tx_lane_32/init_seq_data_reg[31]_0[2]
    SLICE_X191Y51        FDRE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/g_tx_lanes[1].i_tx_lane_32/init_seq_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.559     0.559 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           0.982     1.541    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.571 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.092     2.663    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/g_tx_lanes[1].i_tx_lane_32/clk
    SLICE_X191Y51        FDRE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/g_tx_lanes[1].i_tx_lane_32/init_seq_data_reg[2]/C
                         clock pessimism             -0.226     2.437    
    SLICE_X191Y51        FDRE (Hold_fdre_C_D)         0.061     2.498    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/g_tx_lanes[1].i_tx_lane_32/init_seq_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 int_dac_top/top_dac4_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/i_tx_counters_32/dat_count_r2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            int_dac_top/top_dac4_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/i_tx_counters_32/dat_count_r4_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk2_p rise@0.000ns - fpga_clk2_p rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.091ns (46.864%)  route 0.103ns (53.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.721ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           0.910     1.387    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.413 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       0.883     2.296    int_dac_top/top_dac4_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/i_tx_counters_32/clk
    SLICE_X183Y429       FDRE                                         r  int_dac_top/top_dac4_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/i_tx_counters_32/dat_count_r2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y429       FDRE (Prop_fdre_C_Q)         0.091     2.387 r  int_dac_top/top_dac4_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/i_tx_counters_32/dat_count_r2_reg[7]/Q
                         net (fo=2, routed)           0.103     2.490    int_dac_top/top_dac4_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/i_tx_counters_32/dat_count_r2[7]
    SLICE_X184Y429       SRL16E                                       r  int_dac_top/top_dac4_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/i_tx_counters_32/dat_count_r4_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.559     0.559 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           0.982     1.541    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.571 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.150     2.721    int_dac_top/top_dac4_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/i_tx_counters_32/clk
    SLICE_X184Y429       SRL16E                                       r  int_dac_top/top_dac4_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/i_tx_counters_32/dat_count_r4_reg[7]_srl2/CLK
                         clock pessimism             -0.413     2.308    
    SLICE_X184Y429       SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     2.424    int_dac_top/top_dac4_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx/i_tx/i_tx_counters_32/dat_count_r4_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -2.424    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[12].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[12].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk2_p rise@0.000ns - fpga_clk2_p rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.592%)  route 0.102ns (50.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           0.910     1.387    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.413 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       0.683     2.096    int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[12].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/aclk
    SLICE_X163Y336       FDRE                                         r  int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[12].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y336       FDRE (Prop_fdre_C_Q)         0.100     2.196 r  int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[12].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.102     2.298    int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[12].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/first_q[1]
    SLICE_X164Y336       SRL16E                                       r  int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[12].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.559     0.559 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           0.982     1.541    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.571 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       0.912     2.483    int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[12].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/aclk
    SLICE_X164Y336       SRL16E                                       r  int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[12].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
                         clock pessimism             -0.351     2.132    
    SLICE_X164Y336       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     2.231    int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[12].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk2_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { fpga_clk2_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            3.539         8.000       4.461      GTHE2_CHANNEL_X1Y32  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt0_jesd204_tx_phy_gt_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            3.539         8.000       4.461      GTHE2_CHANNEL_X1Y32  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt0_jesd204_tx_phy_gt_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            3.539         8.000       4.461      GTHE2_CHANNEL_X1Y32  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt0_jesd204_tx_phy_gt_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            3.539         8.000       4.461      GTHE2_CHANNEL_X1Y32  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt0_jesd204_tx_phy_gt_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            3.539         8.000       4.461      GTHE2_CHANNEL_X1Y33  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt1_jesd204_tx_phy_gt_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            3.539         8.000       4.461      GTHE2_CHANNEL_X1Y33  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt1_jesd204_tx_phy_gt_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            3.539         8.000       4.461      GTHE2_CHANNEL_X1Y33  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt1_jesd204_tx_phy_gt_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            3.539         8.000       4.461      GTHE2_CHANNEL_X1Y33  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt1_jesd204_tx_phy_gt_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            3.539         8.000       4.461      GTHE2_CHANNEL_X1Y34  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt2_jesd204_tx_phy_gt_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            3.539         8.000       4.461      GTHE2_CHANNEL_X1Y34  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt2_jesd204_tx_phy_gt_i/gthe2_i/RXUSRCLK2
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X168Y275       int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[2].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X162Y151       u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][1120]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X162Y151       u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][1121]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X162Y151       u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][1122]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X162Y151       u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][1123]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X162Y151       u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][1124]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X162Y151       u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][1125]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X162Y151       u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][1126]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X162Y151       u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][1127]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X162Y152       u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][1128]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X160Y439       int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[1].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X164Y260       int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[1].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X164Y31        int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[1].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X186Y442       int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[2].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X168Y275       int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[2].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X156Y149       int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[2].my_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X206Y41        u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X206Y298       u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][1000]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X206Y298       u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][1000]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X206Y298       u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][1001]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk_100m_p
  To Clock:  fpga_clk_100m_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk_100m_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk_100m_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.409         10.000      8.592      BUFGCTRL_X0Y4    u_clock_module/BUFG_sysclk_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_test_modes_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.503ns  (logic 0.259ns (2.726%)  route 9.244ns (97.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.129ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.492     4.129    xpm_cdc_async_rst_jesd_rst_p_axi/dest_clk
    SLICE_X206Y244       FDCE                                         r  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y244       FDCE (Prop_fdce_C_Q)         0.259     4.388 r  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/Q
                         net (fo=736, routed)         9.244    13.632    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_axi_lite_ipif_n_0
    SLICE_X203Y54        FDRE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_test_modes_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.859    14.272    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/s_axi_aclk
    SLICE_X203Y54        FDRE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_test_modes_reg[4]/C
                         clock pessimism              0.237    14.509    
                         clock uncertainty           -0.074    14.436    
    SLICE_X203Y54        FDRE (Setup_fdre_C_R)       -0.304    14.132    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_test_modes_reg[4]
  -------------------------------------------------------------------
                         required time                         14.132    
                         arrival time                         -13.632    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lid7_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.471ns  (logic 0.259ns (2.735%)  route 9.212ns (97.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 14.261 - 10.000 ) 
    Source Clock Delay      (SCD):    4.129ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.492     4.129    xpm_cdc_async_rst_jesd_rst_p_axi/dest_clk
    SLICE_X206Y244       FDCE                                         r  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y244       FDCE (Prop_fdce_C_Q)         0.259     4.388 r  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/Q
                         net (fo=736, routed)         9.212    13.600    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_axi_lite_ipif_n_0
    SLICE_X193Y66        FDSE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lid7_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.848    14.261    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/s_axi_aclk
    SLICE_X193Y66        FDSE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lid7_reg[0]/C
                         clock pessimism              0.237    14.498    
                         clock uncertainty           -0.074    14.425    
    SLICE_X193Y66        FDSE (Setup_fdse_C_S)       -0.304    14.121    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lid7_reg[0]
  -------------------------------------------------------------------
                         required time                         14.121    
                         arrival time                         -13.600    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lid7_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.471ns  (logic 0.259ns (2.735%)  route 9.212ns (97.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 14.261 - 10.000 ) 
    Source Clock Delay      (SCD):    4.129ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.492     4.129    xpm_cdc_async_rst_jesd_rst_p_axi/dest_clk
    SLICE_X206Y244       FDCE                                         r  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y244       FDCE (Prop_fdce_C_Q)         0.259     4.388 r  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/Q
                         net (fo=736, routed)         9.212    13.600    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_axi_lite_ipif_n_0
    SLICE_X193Y66        FDSE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lid7_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.848    14.261    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/s_axi_aclk
    SLICE_X193Y66        FDSE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lid7_reg[1]/C
                         clock pessimism              0.237    14.498    
                         clock uncertainty           -0.074    14.425    
    SLICE_X193Y66        FDSE (Setup_fdse_C_S)       -0.304    14.121    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lid7_reg[1]
  -------------------------------------------------------------------
                         required time                         14.121    
                         arrival time                         -13.600    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lid7_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.471ns  (logic 0.259ns (2.735%)  route 9.212ns (97.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 14.261 - 10.000 ) 
    Source Clock Delay      (SCD):    4.129ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.492     4.129    xpm_cdc_async_rst_jesd_rst_p_axi/dest_clk
    SLICE_X206Y244       FDCE                                         r  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y244       FDCE (Prop_fdce_C_Q)         0.259     4.388 r  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/Q
                         net (fo=736, routed)         9.212    13.600    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_axi_lite_ipif_n_0
    SLICE_X193Y66        FDRE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lid7_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.848    14.261    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/s_axi_aclk
    SLICE_X193Y66        FDRE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lid7_reg[4]/C
                         clock pessimism              0.237    14.498    
                         clock uncertainty           -0.074    14.425    
    SLICE_X193Y66        FDRE (Setup_fdre_C_R)       -0.304    14.121    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lid7_reg[4]
  -------------------------------------------------------------------
                         required time                         14.121    
                         arrival time                         -13.600    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lanes_in_use_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.455ns  (logic 0.259ns (2.739%)  route 9.196ns (97.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    4.129ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.492     4.129    xpm_cdc_async_rst_jesd_rst_p_axi/dest_clk
    SLICE_X206Y244       FDCE                                         r  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y244       FDCE (Prop_fdce_C_Q)         0.259     4.388 r  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/Q
                         net (fo=736, routed)         9.196    13.585    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_axi_lite_ipif_n_0
    SLICE_X199Y57        FDSE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lanes_in_use_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.857    14.270    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/s_axi_aclk
    SLICE_X199Y57        FDSE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lanes_in_use_reg[1]/C
                         clock pessimism              0.237    14.507    
                         clock uncertainty           -0.074    14.434    
    SLICE_X199Y57        FDSE (Setup_fdse_C_S)       -0.304    14.130    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lanes_in_use_reg[1]
  -------------------------------------------------------------------
                         required time                         14.130    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lanes_in_use_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.455ns  (logic 0.259ns (2.739%)  route 9.196ns (97.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    4.129ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.492     4.129    xpm_cdc_async_rst_jesd_rst_p_axi/dest_clk
    SLICE_X206Y244       FDCE                                         r  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y244       FDCE (Prop_fdce_C_Q)         0.259     4.388 r  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/Q
                         net (fo=736, routed)         9.196    13.585    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_axi_lite_ipif_n_0
    SLICE_X199Y57        FDSE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lanes_in_use_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.857    14.270    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/s_axi_aclk
    SLICE_X199Y57        FDSE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lanes_in_use_reg[2]/C
                         clock pessimism              0.237    14.507    
                         clock uncertainty           -0.074    14.434    
    SLICE_X199Y57        FDSE (Setup_fdse_C_S)       -0.304    14.130    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lanes_in_use_reg[2]
  -------------------------------------------------------------------
                         required time                         14.130    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lanes_in_use_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.455ns  (logic 0.259ns (2.739%)  route 9.196ns (97.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    4.129ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.492     4.129    xpm_cdc_async_rst_jesd_rst_p_axi/dest_clk
    SLICE_X206Y244       FDCE                                         r  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y244       FDCE (Prop_fdce_C_Q)         0.259     4.388 r  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/Q
                         net (fo=736, routed)         9.196    13.585    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_axi_lite_ipif_n_0
    SLICE_X199Y57        FDSE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lanes_in_use_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.857    14.270    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/s_axi_aclk
    SLICE_X199Y57        FDSE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lanes_in_use_reg[3]/C
                         clock pessimism              0.237    14.507    
                         clock uncertainty           -0.074    14.434    
    SLICE_X199Y57        FDSE (Setup_fdse_C_S)       -0.304    14.130    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lanes_in_use_reg[3]
  -------------------------------------------------------------------
                         required time                         14.130    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lanes_in_use_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.455ns  (logic 0.259ns (2.739%)  route 9.196ns (97.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    4.129ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.492     4.129    xpm_cdc_async_rst_jesd_rst_p_axi/dest_clk
    SLICE_X206Y244       FDCE                                         r  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y244       FDCE (Prop_fdce_C_Q)         0.259     4.388 r  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/Q
                         net (fo=736, routed)         9.196    13.585    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_axi_lite_ipif_n_0
    SLICE_X199Y57        FDSE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lanes_in_use_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.857    14.270    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/s_axi_aclk
    SLICE_X199Y57        FDSE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lanes_in_use_reg[4]/C
                         clock pessimism              0.237    14.507    
                         clock uncertainty           -0.074    14.434    
    SLICE_X199Y57        FDSE (Setup_fdse_C_S)       -0.304    14.130    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lanes_in_use_reg[4]
  -------------------------------------------------------------------
                         required time                         14.130    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lid5_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.393ns  (logic 0.259ns (2.758%)  route 9.134ns (97.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 14.264 - 10.000 ) 
    Source Clock Delay      (SCD):    4.129ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.492     4.129    xpm_cdc_async_rst_jesd_rst_p_axi/dest_clk
    SLICE_X206Y244       FDCE                                         r  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y244       FDCE (Prop_fdce_C_Q)         0.259     4.388 r  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/Q
                         net (fo=736, routed)         9.134    13.522    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_axi_lite_ipif_n_0
    SLICE_X194Y64        FDSE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lid5_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.851    14.264    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/s_axi_aclk
    SLICE_X194Y64        FDSE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lid5_reg[0]/C
                         clock pessimism              0.237    14.501    
                         clock uncertainty           -0.074    14.428    
    SLICE_X194Y64        FDSE (Setup_fdse_C_S)       -0.304    14.124    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lid5_reg[0]
  -------------------------------------------------------------------
                         required time                         14.124    
                         arrival time                         -13.522    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lid5_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.393ns  (logic 0.259ns (2.758%)  route 9.134ns (97.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 14.264 - 10.000 ) 
    Source Clock Delay      (SCD):    4.129ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.492     4.129    xpm_cdc_async_rst_jesd_rst_p_axi/dest_clk
    SLICE_X206Y244       FDCE                                         r  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y244       FDCE (Prop_fdce_C_Q)         0.259     4.388 r  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/Q
                         net (fo=736, routed)         9.134    13.522    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_axi_lite_ipif_n_0
    SLICE_X194Y64        FDRE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lid5_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.851    14.264    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/s_axi_aclk
    SLICE_X194Y64        FDRE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lid5_reg[1]/C
                         clock pessimism              0.237    14.501    
                         clock uncertainty           -0.074    14.428    
    SLICE_X194Y64        FDRE (Setup_fdre_C_R)       -0.304    14.124    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/tx_cfg_lid5_reg[1]
  -------------------------------------------------------------------
                         required time                         14.124    
                         arrival time                         -13.522    
  -------------------------------------------------------------------
                         slack                                  0.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/original_rd_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/rd_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.131ns (29.904%)  route 0.307ns (70.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.934     2.085    int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/gt4_drpclk_in
    SLICE_X219Y449       FDRE                                         r  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/original_rd_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y449       FDRE (Prop_fdre_C_Q)         0.100     2.185 r  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/original_rd_data_reg[15]/Q
                         net (fo=1, routed)           0.307     2.493    int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/original_rd_data_reg_n_0_[15]
    SLICE_X219Y450       LUT3 (Prop_lut3_I2_O)        0.031     2.524 r  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/rd_data[15]_i_2__7/O
                         net (fo=1, routed)           0.000     2.524    int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/rd_data[15]_i_2__7_n_0
    SLICE_X219Y450       FDCE                                         r  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/rd_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.304     2.609    int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/gt4_drpclk_in
    SLICE_X219Y450       FDCE                                         r  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/rd_data_reg[15]/C
                         clock pessimism             -0.222     2.387    
    SLICE_X219Y450       FDCE (Hold_fdce_C_D)         0.075     2.462    int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.462    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.157ns (37.343%)  route 0.263ns (62.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.757     1.908    int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/s_axi_aclk
    SLICE_X209Y150       FDPE                                         r  int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y150       FDPE (Prop_fdpe_C_Q)         0.091     1.999 r  int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[2]/Q
                         net (fo=1, routed)           0.263     2.263    int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch[2]
    SLICE_X208Y148       LUT2 (Prop_lut2_I1_O)        0.066     2.329 r  int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch[3]_i_1/O
                         net (fo=1, routed)           0.000     2.329    int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch[3]_i_1_n_0
    SLICE_X208Y148       FDPE                                         r  int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.054     2.359    int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/s_axi_aclk
    SLICE_X208Y148       FDPE                                         r  int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[3]/C
                         clock pessimism             -0.182     2.177    
    SLICE_X208Y148       FDPE (Hold_fdpe_C_D)         0.087     2.264    int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.320ns (68.266%)  route 0.149ns (31.734%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.719     1.870    u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X34Y348        FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y348        FDRE (Prop_fdre_C_Q)         0.118     1.988 f  u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[0]/Q
                         net (fo=3, routed)           0.148     2.137    u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[0]
    SLICE_X34Y348        LUT1 (Prop_lut1_I0_O)        0.028     2.165 r  u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     2.165    u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter[0]_i_6_n_0
    SLICE_X34Y348        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     2.271 r  u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.271    u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[0]_i_2_n_0
    SLICE_X34Y349        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.298 r  u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.298    u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[4]_i_1_n_0
    SLICE_X34Y350        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.339 r  u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.339    u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[8]_i_1_n_7
    SLICE_X34Y350        FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.048     2.353    u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X34Y350        FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[8]/C
                         clock pessimism             -0.182     2.171    
    SLICE_X34Y350        FDRE (Hold_fdre_C_D)         0.092     2.263    u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.308ns (68.254%)  route 0.143ns (31.746%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.934     2.085    int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X218Y448       FDRE                                         r  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y448       FDRE (Prop_fdre_C_Q)         0.100     2.185 f  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[0]/Q
                         net (fo=3, routed)           0.143     2.328    int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[0]
    SLICE_X218Y448       LUT1 (Prop_lut1_I0_O)        0.028     2.356 r  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt[0]_i_9/O
                         net (fo=1, routed)           0.000     2.356    int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt[0]_i_9_n_0
    SLICE_X218Y448       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     2.470 r  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.470    int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[0]_i_3_n_0
    SLICE_X218Y449       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.495 r  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.496    int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[4]_i_1_n_0
    SLICE_X218Y450       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.537 r  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.537    int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[8]_i_1_n_7
    SLICE_X218Y450       FDSE                                         r  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.304     2.609    int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X218Y450       FDSE                                         r  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[8]/C
                         clock pessimism             -0.222     2.387    
    SLICE_X218Y450       FDSE (Hold_fdse_C_D)         0.071     2.458    int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/original_rd_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/rd_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.155ns (54.259%)  route 0.131ns (45.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.916     2.067    int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/gt4_drpclk_in
    SLICE_X219Y49        FDRE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/original_rd_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y49        FDRE (Prop_fdre_C_Q)         0.091     2.158 r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/original_rd_data_reg[2]/Q
                         net (fo=1, routed)           0.131     2.289    int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/original_rd_data_reg_n_0_[2]
    SLICE_X218Y50        LUT3 (Prop_lut3_I2_O)        0.064     2.353 r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/rd_data[2]_i_1__8/O
                         net (fo=1, routed)           0.000     2.353    int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/rd_data[2]_i_1__8_n_0
    SLICE_X218Y50        FDCE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/rd_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.129     2.434    int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/gt4_drpclk_in
    SLICE_X218Y50        FDCE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/rd_data_reg[2]/C
                         clock pessimism             -0.222     2.212    
    SLICE_X218Y50        FDCE (Hold_fdce_C_D)         0.061     2.273    int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/rd_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/rd_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.129ns (30.204%)  route 0.298ns (69.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.760     1.911    int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/gt4_drpclk_in
    SLICE_X217Y150       FDRE                                         r  int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y150       FDRE (Prop_fdre_C_Q)         0.100     2.011 r  int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/flag_reg/Q
                         net (fo=18, routed)          0.298     2.310    int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/flag_reg_n_0
    SLICE_X221Y149       LUT3 (Prop_lut3_I1_O)        0.029     2.339 r  int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/rd_data[6]_i_1__7/O
                         net (fo=1, routed)           0.000     2.339    int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/rd_data[6]_i_1__7_n_0
    SLICE_X221Y149       FDCE                                         r  int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/rd_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.057     2.362    int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/gt4_drpclk_in
    SLICE_X221Y149       FDCE                                         r  int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/rd_data_reg[6]/C
                         clock pessimism             -0.182     2.180    
    SLICE_X221Y149       FDCE (Hold_fdce_C_D)         0.075     2.255    int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.332ns (69.058%)  route 0.149ns (30.942%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.719     1.870    u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X34Y348        FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y348        FDRE (Prop_fdre_C_Q)         0.118     1.988 f  u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[0]/Q
                         net (fo=3, routed)           0.148     2.137    u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[0]
    SLICE_X34Y348        LUT1 (Prop_lut1_I0_O)        0.028     2.165 r  u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     2.165    u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter[0]_i_6_n_0
    SLICE_X34Y348        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     2.271 r  u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.271    u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[0]_i_2_n_0
    SLICE_X34Y349        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.298 r  u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.298    u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[4]_i_1_n_0
    SLICE_X34Y350        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     2.351 r  u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.351    u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[8]_i_1_n_5
    SLICE_X34Y350        FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.048     2.353    u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X34Y350        FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[10]/C
                         clock pessimism             -0.182     2.171    
    SLICE_X34Y350        FDRE (Hold_fdre_C_D)         0.092     2.263    u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.319ns (69.010%)  route 0.143ns (30.990%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.934     2.085    int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X218Y448       FDRE                                         r  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y448       FDRE (Prop_fdre_C_Q)         0.100     2.185 f  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[0]/Q
                         net (fo=3, routed)           0.143     2.328    int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[0]
    SLICE_X218Y448       LUT1 (Prop_lut1_I0_O)        0.028     2.356 r  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt[0]_i_9/O
                         net (fo=1, routed)           0.000     2.356    int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt[0]_i_9_n_0
    SLICE_X218Y448       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     2.470 r  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.470    int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[0]_i_3_n_0
    SLICE_X218Y449       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.495 r  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.496    int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[4]_i_1_n_0
    SLICE_X218Y450       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.548 r  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.548    int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[8]_i_1_n_5
    SLICE_X218Y450       FDRE                                         r  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.304     2.609    int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X218Y450       FDRE                                         r  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[10]/C
                         clock pessimism             -0.222     2.387    
    SLICE_X218Y450       FDRE (Hold_fdre_C_D)         0.071     2.458    int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/time_out_wait_bypass_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.146ns (30.375%)  route 0.335ns (69.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.773     1.924    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X210Y349       FDRE                                         r  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/time_out_wait_bypass_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y349       FDRE (Prop_fdre_C_Q)         0.118     2.042 f  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/time_out_wait_bypass_s3_reg/Q
                         net (fo=1, routed)           0.335     2.377    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/sync_data_valid/time_out_wait_bypass_s3
    SLICE_X216Y350       LUT6 (Prop_lut6_I3_O)        0.028     2.405 r  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_2/O
                         net (fo=1, routed)           0.000     2.405    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/sync_data_valid_n_0
    SLICE_X216Y350       FDRE                                         r  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.104     2.409    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X216Y350       FDRE                                         r  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
                         clock pessimism             -0.182     2.227    
    SLICE_X216Y350       FDRE (Hold_fdre_C_D)         0.087     2.314    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 int_dac_top/top_dac3_int/i_jesd204_1_support_block/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac3_int/i_jesd204_1_support_block/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_wready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.145ns (29.947%)  route 0.339ns (70.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.695     1.846    int_dac_top/top_dac3_int/i_jesd204_1_support_block/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X166Y349       FDRE                                         r  int_dac_top/top_dac3_int/i_jesd204_1_support_block/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y349       FDRE (Prop_fdre_C_Q)         0.118     1.964 r  int_dac_top/top_dac3_int/i_jesd204_1_support_block/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]/Q
                         net (fo=35, routed)          0.339     2.304    int_dac_top/top_dac3_int/i_jesd204_1_support_block/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IP_WrCE
    SLICE_X166Y351       LUT5 (Prop_lut5_I1_O)        0.027     2.331 r  int_dac_top/top_dac3_int/i_jesd204_1_support_block/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_1/O
                         net (fo=1, routed)           0.000     2.331    int_dac_top/top_dac3_int/i_jesd204_1_support_block/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_wready_i
    SLICE_X166Y351       FDRE                                         r  int_dac_top/top_dac3_int/i_jesd204_1_support_block/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_wready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.022     2.327    int_dac_top/top_dac3_int/i_jesd204_1_support_block/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X166Y351       FDRE                                         r  int_dac_top/top_dac3_int/i_jesd204_1_support_block/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_wready_reg_reg/C
                         clock pessimism             -0.182     2.145    
    SLICE_X166Y351       FDRE (Hold_fdre_C_D)         0.093     2.238    int_dac_top/top_dac3_int/i_jesd204_1_support_block/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_wready_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTHE2_CHANNEL_X0Y34  u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt2_jesd204_0_phy_gt_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTHE2_CHANNEL_X0Y35  u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt3_jesd204_0_phy_gt_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTHE2_CHANNEL_X0Y36  u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt4_jesd204_0_phy_gt_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTHE2_CHANNEL_X0Y37  u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt5_jesd204_0_phy_gt_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTHE2_CHANNEL_X1Y32  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt0_jesd204_tx_phy_gt_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTHE2_CHANNEL_X0Y38  u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt6_jesd204_0_phy_gt_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTHE2_CHANNEL_X0Y39  u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt7_jesd204_0_phy_gt_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTHE2_CHANNEL_X1Y33  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt1_jesd204_tx_phy_gt_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTHE2_CHANNEL_X1Y34  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt2_jesd204_tx_phy_gt_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTHE2_CHANNEL_X1Y24  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt0_jesd204_tx_phy_gt_i/gthe2_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2      u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X208Y301       u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X208Y301       u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X208Y301       u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X208Y301       u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X208Y301       u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X208Y301       u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X208Y301       u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X208Y301       u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X208Y301       u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X208Y301       u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X208Y301       u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X208Y301       u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X208Y301       u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X208Y301       u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X208Y301       u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X208Y301       u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X208Y301       u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X208Y301       u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X208Y301       u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X208Y301       u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.260ns  (logic 0.223ns (2.408%)  route 9.037ns (97.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.785ns = ( 13.785 - 10.000 ) 
    Source Clock Delay      (SCD):    4.214ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.577     4.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X181Y312       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y312       FDRE (Prop_fdre_C_Q)         0.223     4.437 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=369, routed)         9.037    13.474    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[5]
    SLICE_X60Y365        FDRE                                         r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.372    13.785    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X60Y365        FDRE                                         r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                         clock pessimism              0.267    14.052    
                         clock uncertainty           -0.074    13.979    
    SLICE_X60Y365        FDRE (Setup_fdre_C_D)       -0.010    13.969    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]
  -------------------------------------------------------------------
                         required time                         13.969    
                         arrival time                         -13.474    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[212]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.247ns  (logic 0.374ns (4.045%)  route 8.873ns (95.955%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 13.911 - 10.000 ) 
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.633     4.270    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/out[0]
    SLICE_X57Y367        FDRE                                         r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y367        FDRE (Prop_fdre_C_Q)         0.223     4.493 r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=152, routed)         8.873    13.366    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X61Y420        LUT6 (Prop_lut6_I2_O)        0.043    13.409 r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[212]_i_3/O
                         net (fo=1, routed)           0.000    13.409    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[212]_i_3_n_0
    SLICE_X61Y420        MUXF7 (Prop_muxf7_I1_O)      0.108    13.517 r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[212]_i_1/O
                         net (fo=1, routed)           0.000    13.517    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[256]_1[212]
    SLICE_X61Y420        FDRE                                         r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[212]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.498    13.911    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X61Y420        FDRE                                         r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[212]/C
                         clock pessimism              0.297    14.208    
                         clock uncertainty           -0.074    14.135    
    SLICE_X61Y420        FDRE (Setup_fdre_C_D)        0.048    14.183    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[212]
  -------------------------------------------------------------------
                         required time                         14.183    
                         arrival time                         -13.517    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.979ns  (logic 0.223ns (2.484%)  route 8.756ns (97.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.848ns = ( 13.848 - 10.000 ) 
    Source Clock Delay      (SCD):    4.214ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.577     4.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X181Y312       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y312       FDRE (Prop_fdre_C_Q)         0.223     4.437 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=366, routed)         8.756    13.193    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[4]
    SLICE_X53Y367        FDRE                                         r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.435    13.848    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X53Y367        FDRE                                         r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                         clock pessimism              0.267    14.115    
                         clock uncertainty           -0.074    14.042    
    SLICE_X53Y367        FDRE (Setup_fdre_C_D)       -0.022    14.020    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.020    
                         arrival time                         -13.193    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.567ns  (logic 0.223ns (2.603%)  route 8.344ns (97.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.753ns = ( 13.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.214     3.851    u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/clka
    SLICE_X109Y260       FDRE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y260       FDRE (Prop_fdre_C_Q)         0.223     4.074 r  u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=129, routed)         8.344    12.418    u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X2Y46         RAMB36E1                                     r  u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.340    13.753    u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y46         RAMB36E1                                     r  u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.224    13.977    
                         clock uncertainty           -0.074    13.903    
    RAMB36_X2Y46         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.282    13.621    u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         13.621    
                         arrival time                         -12.418    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.372ns  (logic 0.266ns (3.177%)  route 8.106ns (96.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.760ns = ( 13.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.878ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.241     3.878    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X90Y262        FDSE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y262        FDSE (Prop_fdse_C_Q)         0.223     4.101 r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/Q
                         net (fo=68, routed)          7.809    11.910    u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/pwropt_4
    SLICE_X29Y202        LUT4 (Prop_lut4_I2_O)        0.043    11.953 r  u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_512/O
                         net (fo=1, routed)           0.296    12.250    u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_393
    RAMB36_X2Y40         RAMB36E1                                     r  u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.347    13.760    u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y40         RAMB36E1                                     r  u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.224    13.984    
                         clock uncertainty           -0.074    13.910    
    RAMB36_X2Y40         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    13.582    u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         13.582    
                         arrival time                         -12.250    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.351ns  (logic 0.689ns (8.250%)  route 7.662ns (91.750%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns = ( 13.923 - 10.000 ) 
    Source Clock Delay      (SCD):    3.885ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.248     3.885    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X71Y265        FDRE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y265        FDRE (Prop_fdre_C_Q)         0.223     4.108 r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/Q
                         net (fo=3, routed)           0.656     4.764    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X69Y265        LUT6 (Prop_lut6_I0_O)        0.043     4.807 r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     4.807    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
    SLICE_X69Y265        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.066 r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.066    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X69Y266        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.119 r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.119    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X69Y267        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     5.230 r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=130, routed)         7.006    12.237    u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X2Y36         RAMB36E1                                     r  u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.510    13.923    u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y36         RAMB36E1                                     r  u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.224    14.147    
                         clock uncertainty           -0.074    14.073    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.495    13.578    u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         13.578    
                         arrival time                         -12.237    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.340ns  (logic 0.223ns (2.674%)  route 8.117ns (97.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.748ns = ( 13.748 - 10.000 ) 
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.214     3.851    u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/clka
    SLICE_X109Y260       FDRE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y260       FDRE (Prop_fdre_C_Q)         0.223     4.074 r  u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=129, routed)         8.117    12.191    u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X2Y45         RAMB36E1                                     r  u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.335    13.748    u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y45         RAMB36E1                                     r  u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.224    13.972    
                         clock uncertainty           -0.074    13.898    
    RAMB36_X2Y45         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.282    13.616    u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         13.616    
                         arrival time                         -12.191    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.423ns  (logic 0.700ns (8.311%)  route 7.723ns (91.689%))
  Logic Levels:           4  (LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.707ns = ( 13.707 - 10.000 ) 
    Source Clock Delay      (SCD):    4.058ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.421     4.058    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X180Y251       FDRE                                         r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y251       FDRE (Prop_fdre_C_Q)         0.259     4.317 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]/Q
                         net (fo=166, routed)         4.036     8.353    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg_n_0_[2]
    SLICE_X189Y43        MUXF7 (Prop_muxf7_S_O)       0.163     8.516 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[4]_i_15/O
                         net (fo=1, routed)           0.000     8.516    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[4]_i_15_n_0
    SLICE_X189Y43        MUXF8 (Prop_muxf8_I0_O)      0.045     8.561 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[4]_i_7/O
                         net (fo=1, routed)           3.687    12.248    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[4]_i_7_n_0
    SLICE_X187Y247       LUT6 (Prop_lut6_I5_O)        0.126    12.374 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    12.374    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[4]_i_2_n_0
    SLICE_X187Y247       MUXF7 (Prop_muxf7_I0_O)      0.107    12.481 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    12.481    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/D[4]
    SLICE_X187Y247       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.294    13.707    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X187Y247       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/C
                         clock pessimism              0.224    13.931    
                         clock uncertainty           -0.074    13.858    
    SLICE_X187Y247       FDRE (Setup_fdre_C_D)        0.048    13.906    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.906    
                         arrival time                         -12.481    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.270ns  (logic 0.266ns (3.217%)  route 8.004ns (96.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.758ns = ( 13.758 - 10.000 ) 
    Source Clock Delay      (SCD):    3.878ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.241     3.878    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X90Y262        FDSE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y262        FDSE (Prop_fdse_C_Q)         0.223     4.101 r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/Q
                         net (fo=68, routed)          7.707    11.808    u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt_4
    SLICE_X29Y242        LUT4 (Prop_lut4_I2_O)        0.043    11.851 r  u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_406/O
                         net (fo=1, routed)           0.296    12.148    u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_340
    RAMB36_X2Y48         RAMB36E1                                     r  u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.345    13.758    u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y48         RAMB36E1                                     r  u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.224    13.982    
                         clock uncertainty           -0.074    13.908    
    RAMB36_X2Y48         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    13.580    u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         13.580    
                         arrival time                         -12.148    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.262ns  (logic 0.223ns (2.699%)  route 8.039ns (97.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 13.746 - 10.000 ) 
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.214     3.851    u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/clka
    SLICE_X109Y260       FDRE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y260       FDRE (Prop_fdre_C_Q)         0.223     4.074 r  u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=129, routed)         8.039    12.113    u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X2Y44         RAMB36E1                                     r  u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.333    13.746    u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y44         RAMB36E1                                     r  u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.224    13.970    
                         clock uncertainty           -0.074    13.896    
    RAMB36_X2Y44         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.282    13.614    u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         13.614    
                         arrival time                         -12.113    
  -------------------------------------------------------------------
                         slack                                  1.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/sysref_num_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1_ADC_wrapper/ADC_i/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.171ns (54.218%)  route 0.144ns (45.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.520     1.671    u1_ADC_wrapper/ADC_i/sysref_num_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X106Y282       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_num_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y282       FDRE (Prop_fdre_C_Q)         0.107     1.778 r  u1_ADC_wrapper/ADC_i/sysref_num_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                         net (fo=1, routed)           0.144     1.923    u1_ADC_wrapper/ADC_i/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[7]
    SLICE_X103Y282       LUT6 (Prop_lut6_I3_O)        0.064     1.987 r  u1_ADC_wrapper/ADC_i/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_1/O
                         net (fo=2, routed)           0.000     1.987    u1_ADC_wrapper/ADC_i/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]
    SLICE_X103Y282       FDRE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.729     2.034    u1_ADC_wrapper/ADC_i/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X103Y282       FDRE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/C
                         clock pessimism             -0.162     1.872    
    SLICE_X103Y282       FDRE (Hold_fdre_C_D)         0.060     1.932    u1_ADC_wrapper/ADC_i/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/sysref_num_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1_ADC_wrapper/ADC_i/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.146ns (45.369%)  route 0.176ns (54.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.520     1.671    u1_ADC_wrapper/ADC_i/sysref_num_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X106Y282       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_num_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y282       FDRE (Prop_fdre_C_Q)         0.118     1.789 r  u1_ADC_wrapper/ADC_i/sysref_num_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/Q
                         net (fo=1, routed)           0.176     1.965    u1_ADC_wrapper/ADC_i/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[0]
    SLICE_X103Y282       LUT6 (Prop_lut6_I3_O)        0.028     1.993 r  u1_ADC_wrapper/ADC_i/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[3]_i_1/O
                         net (fo=2, routed)           0.000     1.993    u1_ADC_wrapper/ADC_i/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]
    SLICE_X103Y282       FDRE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.729     2.034    u1_ADC_wrapper/ADC_i/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X103Y282       FDRE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/C
                         clock pessimism             -0.162     1.872    
    SLICE_X103Y282       FDRE (Hold_fdre_C_D)         0.060     1.932    u1_ADC_wrapper/ADC_i/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.433%)  route 0.095ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.705     1.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X172Y303       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y303       FDRE (Prop_fdre_C_Q)         0.118     1.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/Q
                         net (fo=1, routed)           0.095     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X172Y304       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.934     2.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X172Y304       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.369     1.870    
    SLICE_X172Y304       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/lmk04828_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1_ADC_wrapper/ADC_i/lmk04828_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.433%)  route 0.095ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.637     1.788    u1_ADC_wrapper/ADC_i/lmk04828_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X66Y305        FDRE                                         r  u1_ADC_wrapper/ADC_i/lmk04828_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y305        FDRE (Prop_fdre_C_Q)         0.118     1.906 r  u1_ADC_wrapper/ADC_i/lmk04828_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[7]/Q
                         net (fo=1, routed)           0.095     2.001    u1_ADC_wrapper/ADC_i/lmk04828_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIA0
    SLICE_X68Y306        RAMD32                                       r  u1_ADC_wrapper/ADC_i/lmk04828_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.864     2.169    u1_ADC_wrapper/ADC_i/lmk04828_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X68Y306        RAMD32                                       r  u1_ADC_wrapper/ADC_i/lmk04828_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.367     1.802    
    SLICE_X68Y306        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.933    u1_ADC_wrapper/ADC_i/lmk04828_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/ip2bus_data_i_D1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.118ns (37.574%)  route 0.196ns (62.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.606     1.757    u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/s_axi_aclk
    SLICE_X108Y306       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/ip2bus_data_i_D1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y306       FDRE (Prop_fdre_C_Q)         0.118     1.875 r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/ip2bus_data_i_D1_reg[26]/Q
                         net (fo=1, routed)           0.196     2.072    u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[5]
    SLICE_X102Y307       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.836     2.141    u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X102Y307       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                         clock pessimism             -0.182     1.959    
    SLICE_X102Y307       FDRE (Hold_fdre_C_D)         0.040     1.999    u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[1303]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.179ns (52.362%)  route 0.163ns (47.638%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.669     1.820    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X185Y249       FDRE                                         r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[1303]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y249       FDRE (Prop_fdre_C_Q)         0.100     1.920 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[1303]/Q
                         net (fo=1, routed)           0.163     2.083    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/data81[7]
    SLICE_X185Y251       LUT6 (Prop_lut6_I3_O)        0.028     2.111 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[7]_i_3/O
                         net (fo=1, routed)           0.000     2.111    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[7]_i_3_n_0
    SLICE_X185Y251       MUXF7 (Prop_muxf7_I1_O)      0.051     2.162 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.162    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/D[7]
    SLICE_X185Y251       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.864     2.169    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X185Y251       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/C
                         clock pessimism             -0.154     2.015    
    SLICE_X185Y251       FDRE (Hold_fdre_C_D)         0.070     2.085    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/ip2bus_data_i_D1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.118ns (36.782%)  route 0.203ns (63.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.606     1.757    u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/s_axi_aclk
    SLICE_X108Y306       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/ip2bus_data_i_D1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y306       FDRE (Prop_fdre_C_Q)         0.118     1.875 r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/ip2bus_data_i_D1_reg[27]/Q
                         net (fo=1, routed)           0.203     2.078    u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[4]
    SLICE_X102Y307       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.836     2.141    u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X102Y307       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism             -0.182     1.959    
    SLICE_X102Y307       FDRE (Hold_fdre_C_D)         0.040     1.999    u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/dac_lmx2592/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1_ADC_wrapper/ADC_i/dac_lmx2592/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.630     1.781    u1_ADC_wrapper/ADC_i/dac_lmx2592/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X75Y316        FDRE                                         r  u1_ADC_wrapper/ADC_i/dac_lmx2592/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y316        FDRE (Prop_fdre_C_Q)         0.100     1.881 r  u1_ADC_wrapper/ADC_i/dac_lmx2592/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[2]/Q
                         net (fo=1, routed)           0.096     1.977    u1_ADC_wrapper/ADC_i/dac_lmx2592/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIC1
    SLICE_X74Y316        RAMD32                                       r  u1_ADC_wrapper/ADC_i/dac_lmx2592/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.855     2.160    u1_ADC_wrapper/ADC_i/dac_lmx2592/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X74Y316        RAMD32                                       r  u1_ADC_wrapper/ADC_i/dac_lmx2592/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.368     1.792    
    SLICE_X74Y316        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.898    u1_ADC_wrapper/ADC_i/dac_lmx2592/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/sysref_num_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1_ADC_wrapper/ADC_i/sysref_num_RnM/U0/ip2bus_data_i_D1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.118ns (45.700%)  route 0.140ns (54.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.525     1.676    u1_ADC_wrapper/ADC_i/sysref_num_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X102Y283       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_num_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y283       FDRE (Prop_fdre_C_Q)         0.118     1.794 r  u1_ADC_wrapper/ADC_i/sysref_num_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=53, routed)          0.140     1.935    u1_ADC_wrapper/ADC_i/sysref_num_RnM/U0/bus2ip_reset
    SLICE_X109Y283       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_num_RnM/U0/ip2bus_data_i_D1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.726     2.031    u1_ADC_wrapper/ADC_i/sysref_num_RnM/U0/s_axi_aclk
    SLICE_X109Y283       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_num_RnM/U0/ip2bus_data_i_D1_reg[25]/C
                         clock pessimism             -0.162     1.869    
    SLICE_X109Y283       FDRE (Hold_fdre_C_R)        -0.014     1.855    u1_ADC_wrapper/ADC_i/sysref_num_RnM/U0/ip2bus_data_i_D1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/ada16d6000_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1_ADC_wrapper/ADC_i/ada16d6000_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.515%)  route 0.147ns (59.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.607     1.758    u1_ADC_wrapper/ADC_i/ada16d6000_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X125Y319       FDRE                                         r  u1_ADC_wrapper/ADC_i/ada16d6000_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y319       FDRE (Prop_fdre_C_Q)         0.100     1.858 r  u1_ADC_wrapper/ADC_i/ada16d6000_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[5]/Q
                         net (fo=1, routed)           0.147     2.005    u1_ADC_wrapper/ADC_i/ada16d6000_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIB0
    SLICE_X122Y317       RAMD32                                       r  u1_ADC_wrapper/ADC_i/ada16d6000_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.833     2.138    u1_ADC_wrapper/ADC_i/ada16d6000_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X122Y317       RAMD32                                       r  u1_ADC_wrapper/ADC_i/ada16d6000_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.347     1.791    
    SLICE_X122Y317       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.923    u1_ADC_wrapper/ADC_i/ada16d6000_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X3Y77     u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X6Y74     u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[202].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X1Y55     u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X12Y85    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X4Y76     u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[135].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X6Y75     u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X2Y60     u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X12Y82    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X2Y76     u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X6Y73     u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[204].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X68Y266    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X68Y266    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X68Y266    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X68Y266    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X68Y266    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X68Y266    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X68Y266    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X68Y266    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X66Y265    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X66Y265    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X92Y321    u1_ADC_wrapper/ADC_i/adc_lmx2592/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X92Y321    u1_ADC_wrapper/ADC_i/adc_lmx2592/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X92Y321    u1_ADC_wrapper/ADC_i/adc_lmx2592/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X92Y321    u1_ADC_wrapper/ADC_i/adc_lmx2592/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X92Y321    u1_ADC_wrapper/ADC_i/adc_lmx2592/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X92Y321    u1_ADC_wrapper/ADC_i/adc_lmx2592/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X92Y321    u1_ADC_wrapper/ADC_i/adc_lmx2592/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X92Y321    u1_ADC_wrapper/ADC_i/adc_lmx2592/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X92Y316    u1_ADC_wrapper/ADC_i/adc_lmx2592/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X92Y316    u1_ADC_wrapper/ADC_i/adc_lmx2592/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         10.000      8.592      BUFGCTRL_X0Y5    u_clock_module/da_clk_moudle/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  fpga_mgtq110_refclkp
  To Clock:  fpga_mgtq110_refclkp

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_mgtq110_refclkp
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { fpga_mgtq110_refclkp }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTHE2_COMMON/GTREFCLK0  n/a            1.408         4.000       2.592      GTHE2_COMMON_X1Y0  int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_gt_common_i/jesd204_0_common/gthe2_common_i/GTREFCLK0
Min Period  n/a     GTHE2_COMMON/GTREFCLK0  n/a            1.408         4.000       2.592      GTHE2_COMMON_X1Y1  int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_gt_common_i/jesd204_1_common/gthe2_common_i/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         4.000       2.592      IBUFDS_GTE2_X1Y0   int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_shared_clocks/ibufds_refclk0/I



---------------------------------------------------------------------------------------------------
From Clock:  fpga_mgtq112_refclkp
  To Clock:  fpga_mgtq112_refclkp

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_mgtq112_refclkp
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { fpga_mgtq112_refclkp }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTHE2_COMMON/GTREFCLK0  n/a            1.408         4.000       2.592      GTHE2_COMMON_X1Y2  int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_gt_common_i/jesd204_0_common/gthe2_common_i/GTREFCLK0
Min Period  n/a     GTHE2_COMMON/GTREFCLK0  n/a            1.408         4.000       2.592      GTHE2_COMMON_X1Y3  int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_gt_common_i/jesd204_1_common/gthe2_common_i/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         4.000       2.592      IBUFDS_GTE2_X1Y4   int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_shared_clocks/ibufds_refclk0/I



---------------------------------------------------------------------------------------------------
From Clock:  fpga_mgtq116_refclkp
  To Clock:  fpga_mgtq116_refclkp

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_mgtq116_refclkp
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { fpga_mgtq116_refclkp }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTHE2_COMMON/GTREFCLK0  n/a            1.408         4.000       2.592      GTHE2_COMMON_X1Y6  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_gt_common_i/jesd204_0_common/gthe2_common_i/GTREFCLK0
Min Period  n/a     GTHE2_COMMON/GTREFCLK0  n/a            1.408         4.000       2.592      GTHE2_COMMON_X1Y7  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_gt_common_i/jesd204_1_common/gthe2_common_i/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         4.000       2.592      IBUFDS_GTE2_X1Y12  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_shared_clocks/ibufds_refclk0/I



---------------------------------------------------------------------------------------------------
From Clock:  fpga_mgtq118_refclkp
  To Clock:  fpga_mgtq118_refclkp

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_mgtq118_refclkp
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { fpga_mgtq118_refclkp }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTHE2_COMMON/GTREFCLK0  n/a            1.408         4.000       2.592      GTHE2_COMMON_X1Y8  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_gt_common_i/jesd204_0_common/gthe2_common_i/GTREFCLK0
Min Period  n/a     GTHE2_COMMON/GTREFCLK0  n/a            1.408         4.000       2.592      GTHE2_COMMON_X1Y9  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_gt_common_i/jesd204_1_common/gthe2_common_i/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         4.000       2.592      IBUFDS_GTE2_X1Y16  int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_shared_clocks/ibufds_refclk0/I



---------------------------------------------------------------------------------------------------
From Clock:  glblclk_p
  To Clock:  glblclk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         glblclk_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { glblclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y6  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y6  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y6  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y6  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y6  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y6  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_gt_clk
  To Clock:  clk_out1_gt_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.461ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_gt_clk rise@4.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.259ns (8.559%)  route 2.767ns (91.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 2.488 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.732ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.994     0.994 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.075    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.450    -5.375 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700    -3.675    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.582 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.632    -1.950    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X56Y366        FDRE                                         r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y366        FDRE (Prop_fdre_C_Q)         0.259    -1.691 r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/Q
                         net (fo=229, routed)         2.767     1.076    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[9]
    RAMB36_X0Y55         RAMB36E1                                     r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      4.000     4.000 r  
    AU13                                              0.000     4.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     4.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.891     4.891 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.877    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.362    -0.485 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.565     1.080    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.163 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.325     2.488    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X0Y55         RAMB36E1                                     r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.732     1.756    
                         clock uncertainty           -0.063     1.693    
    RAMB36_X0Y55         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416     1.277    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          1.277    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_gt_clk rise@4.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.259ns (9.386%)  route 2.500ns (90.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 2.286 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.944ns
    Clock Pessimism Removal (CPR):    -0.732ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.994     0.994 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.075    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.450    -5.375 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700    -3.675    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.582 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.638    -1.944    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X56Y360        FDRE                                         r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y360        FDRE (Prop_fdre_C_Q)         0.259    -1.685 r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/Q
                         net (fo=229, routed)         2.500     0.816    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[4]
    RAMB36_X6Y58         RAMB36E1                                     r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      4.000     4.000 r  
    AU13                                              0.000     4.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     4.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.891     4.891 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.877    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.362    -0.485 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.565     1.080    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.163 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.123     2.286    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X6Y58         RAMB36E1                                     r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.732     1.554    
                         clock uncertainty           -0.063     1.491    
    RAMB36_X6Y58         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.416     1.075    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          1.075    
                         arrival time                          -0.816    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/sync_c/syncn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_gt_clk rise@4.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.327ns (10.936%)  route 2.663ns (89.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 2.268 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.771ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.994     0.994 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.075    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.450    -5.375 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700    -3.675    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.582 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.811    -1.771    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/sync_c/clk
    SLICE_X13Y144        FDRE                                         r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/sync_c/syncn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y144        FDRE (Prop_fdre_C_Q)         0.204    -1.567 r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/sync_c/syncn_reg/Q
                         net (fo=5, routed)           2.663     1.096    u_ila_2/inst/ila_core_inst/probe0[0]
    SLICE_X61Y270        LUT3 (Prop_lut3_I2_O)        0.123     1.219 r  u_ila_2/inst/ila_core_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.219    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X61Y270        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      4.000     4.000 r  
    AU13                                              0.000     4.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     4.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.891     4.891 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.877    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.362    -0.485 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.565     1.080    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.163 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.105     2.268    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X61Y270        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.745     1.523    
                         clock uncertainty           -0.063     1.460    
    SLICE_X61Y270        FDRE (Setup_fdre_C_D)        0.033     1.493    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          1.493    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_gt_clk rise@4.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.259ns (8.769%)  route 2.694ns (91.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 2.492 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.732ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.994     0.994 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.075    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.450    -5.375 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700    -3.675    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.582 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.632    -1.950    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X56Y366        FDRE                                         r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y366        FDRE (Prop_fdre_C_Q)         0.259    -1.691 r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/Q
                         net (fo=229, routed)         2.694     1.004    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[9]
    RAMB36_X0Y56         RAMB36E1                                     r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      4.000     4.000 r  
    AU13                                              0.000     4.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     4.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.891     4.891 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.877    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.362    -0.485 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.565     1.080    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.163 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.329     2.492    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X0Y56         RAMB36E1                                     r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.732     1.760    
                         clock uncertainty           -0.063     1.697    
    RAMB36_X0Y56         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416     1.281    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          1.281    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_gt_clk rise@4.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 0.679ns (19.750%)  route 2.759ns (80.250%))
  Logic Levels:           2  (CARRY4=1 SRL16E=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 2.440 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.087ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.994     0.994 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.075    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.450    -5.375 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700    -3.675    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.582 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.495    -2.087    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X50Y310        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y310        FDRE (Prop_fdre_C_Q)         0.259    -1.828 r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/Q
                         net (fo=3, routed)           2.324     0.496    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/I0
    SLICE_X144Y310       SRL16E (Prop_srl16e_A0_Q)    0.047     0.543 r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.435     0.978    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X144Y309       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.373     1.351 r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     1.351    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X144Y309       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      4.000     4.000 r  
    AU13                                              0.000     4.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     4.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.891     4.891 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.877    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.362    -0.485 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.565     1.080    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.163 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.277     2.440    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X144Y309       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism             -0.702     1.738    
                         clock uncertainty           -0.063     1.675    
    SLICE_X144Y309       FDRE (Setup_fdre_C_D)       -0.038     1.637    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                          1.637    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/data_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/started_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_gt_clk rise@4.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.543ns (15.515%)  route 2.957ns (84.485%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 2.999 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.604ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.994     0.994 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.075    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.450    -5.375 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700    -3.675    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.582 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.978    -1.604    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/clk
    SLICE_X0Y64          FDRE                                         r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/data_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.223    -1.381 f  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/data_d1_reg[3]/Q
                         net (fo=3, routed)           0.489    -0.892    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/data_ds_reg[31]_1[3]
    SLICE_X0Y67          LUT4 (Prop_lut4_I1_O)        0.043    -0.849 r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/is_k_ds[0]_i_2__1/O
                         net (fo=3, routed)           0.351    -0.498    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/is_k_ds[0]_i_2__1_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.043    -0.455 f  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/is_k_ds[0]_i_1__1/O
                         net (fo=14, routed)          0.647     0.192    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/is_k_ds_reg[3]_1[0]
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.051     0.243 r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/started_data_i_5__1/O
                         net (fo=3, routed)           0.507     0.750    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/align_c/start_data16_out__2
    SLICE_X7Y73          LUT6 (Prop_lut6_I3_O)        0.134     0.884 r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/started_data_i_2__1/O
                         net (fo=4, routed)           0.773     1.657    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/start_data__5
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.049     1.706 r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/started_data_i_1__1/O
                         net (fo=1, routed)           0.190     1.896    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/started_data_reg_0
    SLICE_X10Y89         FDRE                                         r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/started_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      4.000     4.000 r  
    AU13                                              0.000     4.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     4.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.891     4.891 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.877    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.362    -0.485 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.565     1.080    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.163 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.836     2.999    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/clk
    SLICE_X10Y89         FDRE                                         r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/started_data_reg/C
                         clock pessimism             -0.653     2.346    
                         clock uncertainty           -0.063     2.283    
    SLICE_X10Y89         FDRE (Setup_fdre_C_D)       -0.095     2.188    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/started_data_reg
  -------------------------------------------------------------------
                         required time                          2.188    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_gt_clk rise@4.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.259ns (8.868%)  route 2.662ns (91.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 2.480 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.732ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.994     0.994 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.075    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.450    -5.375 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700    -3.675    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.582 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.632    -1.950    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X56Y366        FDRE                                         r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y366        FDRE (Prop_fdre_C_Q)         0.259    -1.691 r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/Q
                         net (fo=229, routed)         2.662     0.971    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[9]
    RAMB36_X1Y54         RAMB36E1                                     r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      4.000     4.000 r  
    AU13                                              0.000     4.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     4.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.891     4.891 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.877    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.362    -0.485 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.565     1.080    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.163 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.317     2.480    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X1Y54         RAMB36E1                                     r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.732     1.748    
                         clock uncertainty           -0.063     1.685    
    RAMB36_X1Y54         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416     1.269    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          1.269    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/shifted_data_in_reg[8][136]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_gt_clk rise@4.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.259ns (9.953%)  route 2.343ns (90.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 2.396 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.817ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.994     0.994 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.075    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.450    -5.375 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700    -3.675    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.582 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.765    -1.817    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X26Y358        FDRE                                         r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/shifted_data_in_reg[8][136]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y358        FDRE (Prop_fdre_C_Q)         0.259    -1.558 r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/shifted_data_in_reg[8][136]/Q
                         net (fo=8, routed)           2.343     0.785    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DINA[5]
    RAMB36_X7Y69         RAMB36E1                                     r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      4.000     4.000 r  
    AU13                                              0.000     4.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     4.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.891     4.891 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.877    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.362    -0.485 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.565     1.080    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.163 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.233     2.396    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X7Y69         RAMB36E1                                     r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.702     1.694    
                         clock uncertainty           -0.063     1.631    
    RAMB36_X7Y69         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.543     1.088    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          1.088    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/data_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/started_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_gt_clk rise@4.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.543ns (15.811%)  route 2.891ns (84.189%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.155ns = ( 2.845 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.647ns
    Clock Pessimism Removal (CPR):    -0.562ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.994     0.994 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.075    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.450    -5.375 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700    -3.675    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.582 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.935    -1.647    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/clk
    SLICE_X5Y440         FDRE                                         r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/data_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y440         FDRE (Prop_fdre_C_Q)         0.223    -1.424 f  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/data_d1_reg[4]/Q
                         net (fo=9, routed)           0.386    -1.038    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/data_ds_reg[31]_1[4]
    SLICE_X5Y440         LUT4 (Prop_lut4_I3_O)        0.043    -0.995 r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/is_k_ds[0]_i_2__2/O
                         net (fo=3, routed)           0.659    -0.336    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/is_k_ds[0]_i_2__2_n_0
    SLICE_X4Y440         LUT6 (Prop_lut6_I0_O)        0.043    -0.293 f  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/is_k_ds[0]_i_1__2/O
                         net (fo=15, routed)          0.506     0.213    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/comma_c/is_k_ds_reg[3]_1[0]
    SLICE_X4Y435         LUT5 (Prop_lut5_I4_O)        0.048     0.261 r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/comma_c/started_data_i_5__2/O
                         net (fo=3, routed)           0.356     0.617    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/comma_c/align_c/start_data16_out__2
    SLICE_X5Y436         LUT6 (Prop_lut6_I3_O)        0.132     0.749 r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/comma_c/started_data_i_2__2/O
                         net (fo=4, routed)           0.660     1.410    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/comma_c/start_data__5
    SLICE_X15Y428        LUT2 (Prop_lut2_I0_O)        0.054     1.464 r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/comma_c/started_data_i_1__2/O
                         net (fo=1, routed)           0.324     1.788    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/started_data_reg_0
    SLICE_X16Y428        FDRE                                         r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/started_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      4.000     4.000 r  
    AU13                                              0.000     4.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     4.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.891     4.891 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.877    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.362    -0.485 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.565     1.080    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.163 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.682     2.845    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/clk
    SLICE_X16Y428        FDRE                                         r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/started_data_reg/C
                         clock pessimism             -0.562     2.283    
                         clock uncertainty           -0.063     2.220    
    SLICE_X16Y428        FDRE (Setup_fdre_C_D)       -0.116     2.104    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/started_data_reg
  -------------------------------------------------------------------
                         required time                          2.104    
                         arrival time                          -1.788    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/data_ds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_24_26/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_gt_clk rise@4.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.352ns (11.307%)  route 2.761ns (88.693%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 2.724 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.994     0.994 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.075    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.450    -5.375 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700    -3.675    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.582 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.930    -1.652    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/clk
    SLICE_X5Y414         FDRE                                         r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/data_ds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y414         FDRE (Prop_fdre_C_Q)         0.223    -1.429 r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/data_ds_reg[2]/Q
                         net (fo=5, routed)           0.720    -0.709    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/alig_data[2]
    SLICE_X21Y414        LUT4 (Prop_lut4_I3_O)        0.043    -0.666 r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/RAM_reg_0_63_9_11_i_5__0/O
                         net (fo=3, routed)           0.533    -0.134    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/RAM_reg_0_63_9_11_i_5__0_n_0
    SLICE_X16Y412        LUT6 (Prop_lut6_I4_O)        0.043    -0.091 r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/RAM_reg_0_63_24_26_i_7__0/O
                         net (fo=1, routed)           0.315     0.224    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/RAM_reg_0_63_24_26_i_7__0_n_0
    SLICE_X16Y411        LUT6 (Prop_lut6_I0_O)        0.043     0.267 r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/RAM_reg_0_63_24_26_i_3__0/O
                         net (fo=4, routed)           1.194     1.461    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_24_26/DIC
    SLICE_X14Y383        RAMD64E                                      r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_24_26/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      4.000     4.000 r  
    AU13                                              0.000     4.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     4.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.891     4.891 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.877    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.362    -0.485 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.565     1.080    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.163 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.561     2.724    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_24_26/WCLK
    SLICE_X14Y383        RAMD64E                                      r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_24_26/RAMC/CLK
                         clock pessimism             -0.672     2.052    
                         clock uncertainty           -0.063     1.989    
    SLICE_X14Y383        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.204     1.785    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_24_26/RAMC
  -------------------------------------------------------------------
                         required time                          1.785    
                         arrival time                          -1.461    
  -------------------------------------------------------------------
                         slack                                  0.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/comma_c/data_us_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/ila_align_c/data_d_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gt_clk rise@0.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.091ns (44.405%)  route 0.114ns (55.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.257ns
    Clock Pessimism Removal (CPR):    -0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.476     0.476 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.979    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.881    -1.902 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.767    -1.135    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.109 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       0.852    -0.257    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/comma_c/clk
    SLICE_X9Y99          FDRE                                         r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/comma_c/data_us_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.091    -0.166 r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/comma_c/data_us_r_reg[16]/Q
                         net (fo=3, routed)           0.114    -0.052    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/ila_align_c/D[8]
    SLICE_X9Y100         FDRE                                         r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/ila_align_c/data_d_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.558     0.558 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.111    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.222 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.835    -1.387    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.357 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.045    -0.312    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/ila_align_c/clk
    SLICE_X9Y100         FDRE                                         r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/ila_align_c/data_d_reg[16]/C
                         clock pessimism              0.200    -0.112    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.009    -0.103    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/ila_align_c/data_d_reg[16]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/ila_align_c/data_d_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/ila_align_c/data_ds_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gt_clk rise@0.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.155ns (37.375%)  route 0.260ns (62.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.476     0.476 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.979    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.881    -1.902 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.767    -1.135    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.109 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       0.760    -0.349    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/ila_align_c/clk
    SLICE_X4Y349         FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/ila_align_c/data_d_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y349         FDRE (Prop_fdre_C_Q)         0.091    -0.258 r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/ila_align_c/data_d_reg[13]/Q
                         net (fo=1, routed)           0.260     0.002    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/ila_align_c/data_d[13]
    SLICE_X4Y350         LUT6 (Prop_lut6_I2_O)        0.064     0.066 r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/ila_align_c/data_ds[5]_i_1__6/O
                         net (fo=1, routed)           0.000     0.066    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/ila_align_c/data_ds[5]_i_1__6_n_0
    SLICE_X4Y350         FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/ila_align_c/data_ds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.558     0.558 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.111    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.222 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.835    -1.387    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.357 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.090    -0.267    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/ila_align_c/clk
    SLICE_X4Y350         FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/ila_align_c/data_ds_reg[5]/C
                         clock pessimism              0.220    -0.047    
    SLICE_X4Y350         FDRE (Hold_fdre_C_D)         0.061     0.014    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/ila_align_c/data_ds_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/ila_align_c/data_d_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/ila_align_c/data_ds_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gt_clk rise@0.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.128ns (30.790%)  route 0.288ns (69.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.476     0.476 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.979    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.881    -1.902 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.767    -1.135    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.109 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       0.760    -0.349    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/ila_align_c/clk
    SLICE_X4Y349         FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/ila_align_c/data_d_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y349         FDRE (Prop_fdre_C_Q)         0.100    -0.249 r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/ila_align_c/data_d_reg[20]/Q
                         net (fo=1, routed)           0.288     0.039    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/ila_align_c/data_d[20]
    SLICE_X4Y350         LUT6 (Prop_lut6_I2_O)        0.028     0.067 r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/ila_align_c/data_ds[12]_i_1__6/O
                         net (fo=1, routed)           0.000     0.067    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/ila_align_c/data_ds[12]_i_1__6_n_0
    SLICE_X4Y350         FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/ila_align_c/data_ds_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.558     0.558 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.111    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.222 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.835    -1.387    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.357 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.090    -0.267    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/ila_align_c/clk
    SLICE_X4Y350         FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/ila_align_c/data_ds_reg[12]/C
                         clock pessimism              0.220    -0.047    
    SLICE_X4Y350         FDRE (Hold_fdre_C_D)         0.060     0.013    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/ila_align_c/data_ds_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/is_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/unex_err_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gt_clk rise@0.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.443%)  route 0.136ns (51.557%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.255ns
    Clock Pessimism Removal (CPR):    -0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.476     0.476 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.979    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.881    -1.902 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.767    -1.135    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.109 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       0.854    -0.255    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/clk
    SLICE_X4Y99          FDRE                                         r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/is_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.100    -0.155 r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/is_q_reg[3]/Q
                         net (fo=1, routed)           0.136    -0.019    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/is_q[3]
    SLICE_X4Y100         LUT5 (Prop_lut5_I4_O)        0.028     0.009 r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/unex_err[3]_i_1__6/O
                         net (fo=1, routed)           0.000     0.009    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/unex_err0[3]
    SLICE_X4Y100         FDRE                                         r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/unex_err_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.558     0.558 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.111    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.222 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.835    -1.387    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.357 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.047    -0.310    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/clk
    SLICE_X4Y100         FDRE                                         r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/unex_err_reg[3]/C
                         clock pessimism              0.200    -0.110    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.061    -0.049    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/unex_err_reg[3]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/is_k_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/unex_err_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gt_clk rise@0.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.146ns (34.769%)  route 0.274ns (65.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.071ns
    Source Clock Delay      (SCD):    -0.192ns
    Clock Pessimism Removal (CPR):    -0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.476     0.476 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.979    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.881    -1.902 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.767    -1.135    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.109 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       0.917    -0.192    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/clk
    SLICE_X14Y449        FDRE                                         r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/is_k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y449        FDRE (Prop_fdre_C_Q)         0.118    -0.074 r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/is_k_reg[0]/Q
                         net (fo=1, routed)           0.274     0.200    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/is_k[0]
    SLICE_X15Y451        LUT5 (Prop_lut5_I3_O)        0.028     0.228 r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/unex_err[0]_i_1__6/O
                         net (fo=1, routed)           0.000     0.228    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/unex_err0[0]
    SLICE_X15Y451        FDRE                                         r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/unex_err_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.558     0.558 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.111    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.222 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.835    -1.387    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.357 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.286    -0.071    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/clk
    SLICE_X15Y451        FDRE                                         r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/unex_err_reg[0]/C
                         clock pessimism              0.180     0.109    
    SLICE_X15Y451        FDRE (Hold_fdre_C_D)         0.060     0.169    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/unex_err_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/count_link3_errors/notb_errs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/count_link3_errors/error_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gt_clk rise@0.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.304ns (70.255%)  route 0.129ns (29.745%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.476     0.476 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.979    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.881    -1.902 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.767    -1.135    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.109 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       0.760    -0.349    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/count_link3_errors/rx_core_clk
    SLICE_X1Y347         FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/count_link3_errors/notb_errs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y347         FDRE (Prop_fdre_C_Q)         0.100    -0.249 r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/count_link3_errors/notb_errs_reg[1]/Q
                         net (fo=3, routed)           0.128    -0.121    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/count_link3_errors/notb_errs[1]
    SLICE_X0Y347         LUT6 (Prop_lut6_I1_O)        0.028    -0.093 r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/count_link3_errors/error_count[0]_i_9__3/O
                         net (fo=1, routed)           0.000    -0.093    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/count_link3_errors/error_count[0]_i_9__3_n_0
    SLICE_X0Y347         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085    -0.008 r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/count_link3_errors/error_count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    -0.008    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/count_link3_errors/error_count_reg[0]_i_2__2_n_0
    SLICE_X0Y348         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.017 r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/count_link3_errors/error_count_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     0.017    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/count_link3_errors/error_count_reg[4]_i_1__3_n_0
    SLICE_X0Y349         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.042 r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/count_link3_errors/error_count_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     0.043    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/count_link3_errors/error_count_reg[8]_i_1__3_n_0
    SLICE_X0Y350         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     0.084 r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/count_link3_errors/error_count_reg[12]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     0.084    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/count_link3_errors/error_count_reg[12]_i_1__3_n_7
    SLICE_X0Y350         FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/count_link3_errors/error_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.558     0.558 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.111    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.222 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.835    -1.387    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.357 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.090    -0.267    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/count_link3_errors/rx_core_clk
    SLICE_X0Y350         FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/count_link3_errors/error_count_reg[12]/C
                         clock pessimism              0.220    -0.047    
    SLICE_X0Y350         FDRE (Hold_fdre_C_D)         0.071     0.024    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/count_link3_errors/error_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gt_clk rise@0.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.100ns (23.673%)  route 0.322ns (76.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.357ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.476     0.476 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.979    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.881    -1.902 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.767    -1.135    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.109 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       0.752    -0.357    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X23Y349        FDRE                                         r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y349        FDRE (Prop_fdre_C_Q)         0.100    -0.257 r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[48]/Q
                         net (fo=3, routed)           0.322     0.065    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[48]
    SLICE_X26Y351        FDRE                                         r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.558     0.558 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.111    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.222 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.835    -1.387    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.357 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.079    -0.278    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X26Y351        FDRE                                         r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[48]/C
                         clock pessimism              0.220    -0.058    
    SLICE_X26Y351        FDRE (Hold_fdre_C_D)         0.062     0.004    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gt_clk rise@0.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.434%)  route 0.208ns (67.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.558ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.476     0.476 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.979    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.881    -1.902 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.767    -1.135    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.109 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       0.567    -0.542    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X135Y293       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y293       FDRE (Prop_fdre_C_Q)         0.100    -0.442 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/Q
                         net (fo=1, routed)           0.208    -0.234    u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2[0]
    RAMB18_X8Y117        RAMB18E1                                     r  u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.558     0.558 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.111    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.222 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.835    -1.387    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.357 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       0.799    -0.558    u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0
    RAMB18_X8Y117        RAMB18E1                                     r  u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.075    -0.483    
    RAMB18_X8Y117        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.300    u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/comma_c/data_us_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/ila_align_c/data_d_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gt_clk rise@0.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.099%)  route 0.156ns (60.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.257ns
    Clock Pessimism Removal (CPR):    -0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.476     0.476 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.979    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.881    -1.902 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.767    -1.135    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.109 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       0.852    -0.257    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/comma_c/clk
    SLICE_X9Y99          FDRE                                         r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/comma_c/data_us_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.100    -0.157 r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/comma_c/data_us_r_reg[8]/Q
                         net (fo=4, routed)           0.156    -0.001    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/ila_align_c/D[0]
    SLICE_X9Y100         FDRE                                         r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/ila_align_c/data_d_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.558     0.558 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.111    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.222 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.835    -1.387    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.357 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.045    -0.312    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/ila_align_c/clk
    SLICE_X9Y100         FDRE                                         r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/ila_align_c/data_d_reg[8]/C
                         clock pessimism              0.200    -0.112    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.043    -0.069    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/ila_align_c/data_d_reg[8]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/shifted_data_in_reg[8][198]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[175].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gt_clk rise@0.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.107ns (16.061%)  route 0.559ns (83.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.150ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.476     0.476 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.979    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.881    -1.902 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.767    -1.135    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.109 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       0.821    -0.288    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X26Y380        FDRE                                         r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/shifted_data_in_reg[8][198]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y380        FDRE (Prop_fdre_C_Q)         0.107    -0.181 r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/shifted_data_in_reg[8][198]/Q
                         net (fo=8, routed)           0.559     0.378    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[175].ram.r/prim_noinit.ram/DINA[4]
    RAMB36_X2Y88         RAMB36E1                                     r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[175].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.558     0.558 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.111    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.222 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.835    -1.387    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.357 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.207    -0.150    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[175].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X2Y88         RAMB36E1                                     r  u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[175].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.200     0.050    
    RAMB36_X2Y88         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.260     0.310    u3_adc_analysis/ila_adc_256_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[175].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.310    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_gt_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            3.539         4.000       0.461      GTHE2_CHANNEL_X0Y34  u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt2_jesd204_0_phy_gt_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            3.539         4.000       0.461      GTHE2_CHANNEL_X0Y34  u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt2_jesd204_0_phy_gt_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            3.539         4.000       0.461      GTHE2_CHANNEL_X0Y34  u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt2_jesd204_0_phy_gt_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            3.539         4.000       0.461      GTHE2_CHANNEL_X0Y34  u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt2_jesd204_0_phy_gt_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            3.539         4.000       0.461      GTHE2_CHANNEL_X0Y35  u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt3_jesd204_0_phy_gt_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            3.539         4.000       0.461      GTHE2_CHANNEL_X0Y35  u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt3_jesd204_0_phy_gt_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            3.539         4.000       0.461      GTHE2_CHANNEL_X0Y35  u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt3_jesd204_0_phy_gt_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            3.539         4.000       0.461      GTHE2_CHANNEL_X0Y35  u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt3_jesd204_0_phy_gt_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            3.539         4.000       0.461      GTHE2_CHANNEL_X0Y36  u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt4_jesd204_0_phy_gt_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            3.539         4.000       0.461      GTHE2_CHANNEL_X0Y36  u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_0_phy_gt/inst/jesd204_0_phy_gt_i/gt4_jesd204_0_phy_gt_i/gthe2_i/RXUSRCLK2
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y6      u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         2.000       1.232      SLICE_X12Y383        u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_18_20/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         2.000       1.232      SLICE_X12Y383        u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_18_20/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         2.000       1.232      SLICE_X12Y383        u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_18_20/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         2.000       1.232      SLICE_X12Y383        u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_18_20/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         2.000       1.232      SLICE_X8Y393         u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_24_26/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         2.000       1.232      SLICE_X8Y393         u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_24_26/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         2.000       1.232      SLICE_X8Y393         u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_24_26/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         2.000       1.232      SLICE_X8Y393         u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_24_26/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         2.000       1.232      SLICE_X12Y393        u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_27_29/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         2.000       1.232      SLICE_X12Y393        u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_27_29/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         2.000       1.232      SLICE_X8Y369         u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         2.000       1.232      SLICE_X8Y369         u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         2.000       1.232      SLICE_X8Y369         u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         2.000       1.232      SLICE_X8Y369         u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         2.000       1.232      SLICE_X8Y366         u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         2.000       1.232      SLICE_X8Y366         u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         2.000       1.232      SLICE_X8Y366         u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         2.000       1.232      SLICE_X8Y366         u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         2.000       1.232      SLICE_X8Y370         u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         2.000       1.232      SLICE_X8Y370         u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_15_17/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_gt_clk
  To Clock:  clkfbout_gt_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_gt_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         8.000       6.591      BUFGCTRL_X0Y18   u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y6  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y6  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y6  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y6  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.881ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.345ns (24.093%)  route 1.087ns (75.907%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.366ns = ( 19.032 - 16.667 ) 
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.494 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.216     2.710    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X106Y256       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y256       FDCE (Prop_fdce_C_Q)         0.259     2.969 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.550     3.519    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg[5]
    SLICE_X106Y257       LUT6 (Prop_lut6_I0_O)        0.043     3.562 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.255     3.816    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X106Y257       LUT5 (Prop_lut5_I0_O)        0.043     3.859 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.283     4.142    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X105Y258       FDRE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.201    17.867    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.950 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.082    19.032    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X105Y258       FDRE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.223    19.255    
                         clock uncertainty           -0.035    19.220    
    SLICE_X105Y258       FDRE (Setup_fdre_C_CE)      -0.197    19.023    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.023    
                         arrival time                          -4.142    
  -------------------------------------------------------------------
                         slack                                 14.881    

Slack (MET) :             15.418ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.206ns  (logic 0.314ns (26.038%)  route 0.892ns (73.962%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 35.706 - 33.333 ) 
    Source Clock Delay      (SCD):    2.717ns = ( 19.383 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401    18.067    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    18.160 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.223    19.383    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X105Y258       FDRE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y258       FDRE (Prop_fdre_C_Q)         0.228    19.611 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.238    19.849    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y258       LUT6 (Prop_lut6_I0_O)        0.043    19.892 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.654    20.546    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X101Y260       LUT6 (Prop_lut6_I5_O)        0.043    20.589 r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    20.589    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X101Y260       FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.201    34.534    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    34.617 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.089    35.706    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X101Y260       FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.303    36.009    
                         clock uncertainty           -0.035    35.973    
    SLICE_X101Y260       FDCE (Setup_fdce_C_D)        0.034    36.007    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.007    
                         arrival time                         -20.589    
  -------------------------------------------------------------------
                         slack                                 15.418    

Slack (MET) :             15.427ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.207ns  (logic 0.322ns (26.680%)  route 0.885ns (73.320%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 35.706 - 33.333 ) 
    Source Clock Delay      (SCD):    2.717ns = ( 19.383 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401    18.067    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    18.160 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.223    19.383    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X105Y258       FDRE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y258       FDRE (Prop_fdre_C_Q)         0.228    19.611 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.238    19.849    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y258       LUT6 (Prop_lut6_I0_O)        0.043    19.892 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.647    20.539    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X101Y260       LUT5 (Prop_lut5_I4_O)        0.051    20.590 r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    20.590    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X101Y260       FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.201    34.534    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    34.617 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.089    35.706    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X101Y260       FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.303    36.009    
                         clock uncertainty           -0.035    35.973    
    SLICE_X101Y260       FDCE (Setup_fdce_C_D)        0.044    36.017    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.017    
                         arrival time                         -20.590    
  -------------------------------------------------------------------
                         slack                                 15.427    

Slack (MET) :             15.444ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.189ns  (logic 0.323ns (27.168%)  route 0.866ns (72.832%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 35.705 - 33.333 ) 
    Source Clock Delay      (SCD):    2.717ns = ( 19.383 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401    18.067    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    18.160 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.223    19.383    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X105Y258       FDRE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y258       FDRE (Prop_fdre_C_Q)         0.228    19.611 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.238    19.849    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y258       LUT6 (Prop_lut6_I0_O)        0.043    19.892 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.628    20.520    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X101Y262       LUT4 (Prop_lut4_I3_O)        0.052    20.572 r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    20.572    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X101Y262       FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.201    34.534    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    34.617 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.088    35.705    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X101Y262       FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.303    36.008    
                         clock uncertainty           -0.035    35.972    
    SLICE_X101Y262       FDCE (Setup_fdce_C_D)        0.044    36.016    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.016    
                         arrival time                         -20.572    
  -------------------------------------------------------------------
                         slack                                 15.444    

Slack (MET) :             15.444ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.178ns  (logic 0.314ns (26.661%)  route 0.864ns (73.338%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 35.705 - 33.333 ) 
    Source Clock Delay      (SCD):    2.717ns = ( 19.383 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401    18.067    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    18.160 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.223    19.383    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X105Y258       FDRE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y258       FDRE (Prop_fdre_C_Q)         0.228    19.611 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.238    19.849    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y258       LUT6 (Prop_lut6_I0_O)        0.043    19.892 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.625    20.518    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X99Y261        LUT3 (Prop_lut3_I2_O)        0.043    20.561 r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    20.561    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X99Y261        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.201    34.534    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    34.617 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.088    35.705    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X99Y261        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.303    36.008    
                         clock uncertainty           -0.035    35.972    
    SLICE_X99Y261        FDCE (Setup_fdce_C_D)        0.033    36.005    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.005    
                         arrival time                         -20.561    
  -------------------------------------------------------------------
                         slack                                 15.444    

Slack (MET) :             15.445ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.178ns  (logic 0.314ns (26.661%)  route 0.864ns (73.338%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 35.705 - 33.333 ) 
    Source Clock Delay      (SCD):    2.717ns = ( 19.383 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401    18.067    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    18.160 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.223    19.383    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X105Y258       FDRE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y258       FDRE (Prop_fdre_C_Q)         0.228    19.611 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.238    19.849    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y258       LUT6 (Prop_lut6_I0_O)        0.043    19.892 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.625    20.518    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X99Y261        LUT3 (Prop_lut3_I2_O)        0.043    20.561 r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    20.561    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X99Y261        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.201    34.534    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    34.617 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.088    35.705    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X99Y261        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.303    36.008    
                         clock uncertainty           -0.035    35.972    
    SLICE_X99Y261        FDCE (Setup_fdce_C_D)        0.034    36.006    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.006    
                         arrival time                         -20.561    
  -------------------------------------------------------------------
                         slack                                 15.445    

Slack (MET) :             15.457ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.190ns  (logic 0.326ns (27.401%)  route 0.864ns (72.599%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 35.705 - 33.333 ) 
    Source Clock Delay      (SCD):    2.717ns = ( 19.383 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401    18.067    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    18.160 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.223    19.383    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X105Y258       FDRE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y258       FDRE (Prop_fdre_C_Q)         0.228    19.611 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.238    19.849    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y258       LUT6 (Prop_lut6_I0_O)        0.043    19.892 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.625    20.518    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X99Y261        LUT4 (Prop_lut4_I3_O)        0.055    20.573 r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    20.573    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X99Y261        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.201    34.534    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    34.617 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.088    35.705    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X99Y261        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.303    36.008    
                         clock uncertainty           -0.035    35.972    
    SLICE_X99Y261        FDCE (Setup_fdce_C_D)        0.058    36.030    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.030    
                         arrival time                         -20.573    
  -------------------------------------------------------------------
                         slack                                 15.457    

Slack (MET) :             15.623ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.000ns  (logic 0.314ns (31.403%)  route 0.686ns (68.597%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 35.706 - 33.333 ) 
    Source Clock Delay      (SCD):    2.717ns = ( 19.383 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401    18.067    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    18.160 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.223    19.383    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X105Y258       FDRE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y258       FDRE (Prop_fdre_C_Q)         0.228    19.611 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.238    19.849    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y258       LUT6 (Prop_lut6_I0_O)        0.043    19.892 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.448    20.340    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X101Y260       LUT2 (Prop_lut2_I0_O)        0.043    20.383 r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    20.383    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X101Y260       FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.201    34.534    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    34.617 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.089    35.706    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X101Y260       FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.303    36.009    
                         clock uncertainty           -0.035    35.973    
    SLICE_X101Y260       FDCE (Setup_fdce_C_D)        0.033    36.006    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.006    
                         arrival time                         -20.383    
  -------------------------------------------------------------------
                         slack                                 15.623    

Slack (MET) :             15.637ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.011ns  (logic 0.325ns (32.149%)  route 0.686ns (67.851%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 35.706 - 33.333 ) 
    Source Clock Delay      (SCD):    2.717ns = ( 19.383 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401    18.067    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    18.160 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.223    19.383    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X105Y258       FDRE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y258       FDRE (Prop_fdre_C_Q)         0.228    19.611 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.238    19.849    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y258       LUT6 (Prop_lut6_I0_O)        0.043    19.892 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.448    20.340    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X101Y260       LUT3 (Prop_lut3_I2_O)        0.054    20.394 r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    20.394    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X101Y260       FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.201    34.534    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    34.617 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.089    35.706    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X101Y260       FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.303    36.009    
                         clock uncertainty           -0.035    35.973    
    SLICE_X101Y260       FDCE (Setup_fdce_C_D)        0.058    36.031    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.031    
                         arrival time                         -20.394    
  -------------------------------------------------------------------
                         slack                                 15.637    

Slack (MET) :             15.728ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.802ns  (logic 0.314ns (39.164%)  route 0.488ns (60.836%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.359ns = ( 35.692 - 33.333 ) 
    Source Clock Delay      (SCD):    2.717ns = ( 19.383 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401    18.067    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    18.160 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.223    19.383    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X105Y258       FDRE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y258       FDRE (Prop_fdre_C_Q)         0.228    19.611 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.297    19.909    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X107Y257       LUT6 (Prop_lut6_I4_O)        0.043    19.952 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.190    20.142    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X107Y258       LUT6 (Prop_lut6_I1_O)        0.043    20.185 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    20.185    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X107Y258       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.201    34.534    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    34.617 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.075    35.692    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X107Y258       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.223    35.915    
                         clock uncertainty           -0.035    35.879    
    SLICE_X107Y258       FDCE (Setup_fdce_C_D)        0.034    35.913    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         35.913    
                         arrival time                         -20.185    
  -------------------------------------------------------------------
                         slack                                 15.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.210%)  route 0.103ns (50.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.768 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     1.325    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X67Y256        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y256        FDCE (Prop_fdce_C_Q)         0.100     1.425 r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/Q
                         net (fo=2, routed)           0.103     1.528    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[4]
    SLICE_X64Y256        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.861     0.861    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.891 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.764     1.655    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y256        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
                         clock pessimism             -0.296     1.359    
    SLICE_X64Y256        FDCE (Hold_fdce_C_D)         0.038     1.397    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.470%)  route 0.111ns (52.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.768 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.542     1.310    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X93Y255        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y255        FDCE (Prop_fdce_C_Q)         0.100     1.410 r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/Q
                         net (fo=4, routed)           0.111     1.520    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[30]
    SLICE_X90Y255        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.861     0.861    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.891 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.751     1.642    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X90Y255        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
                         clock pessimism             -0.296     1.346    
    SLICE_X90Y255        FDCE (Hold_fdce_C_D)         0.040     1.386    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.471%)  route 0.121ns (48.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.768 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.525     1.293    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X109Y258       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y258       FDCE (Prop_fdce_C_Q)         0.100     1.393 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/Q
                         net (fo=1, routed)           0.121     1.513    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[9][10]
    SLICE_X108Y259       LUT6 (Prop_lut6_I5_O)        0.028     1.541 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_2/O
                         net (fo=1, routed)           0.000     1.541    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[9]
    SLICE_X108Y259       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.861     0.861    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.891 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.732     1.623    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X108Y259       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C
                         clock pessimism             -0.316     1.307    
    SLICE_X108Y259       FDCE (Hold_fdce_C_D)         0.087     1.394    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.840%)  route 0.105ns (51.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.768 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     1.325    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X67Y256        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y256        FDCE (Prop_fdce_C_Q)         0.100     1.425 r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/Q
                         net (fo=2, routed)           0.105     1.529    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[5]
    SLICE_X68Y256        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.861     0.861    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.891 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.763     1.654    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X68Y256        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                         clock pessimism             -0.315     1.339    
    SLICE_X68Y256        FDCE (Hold_fdce_C_D)         0.040     1.379    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.091ns (40.291%)  route 0.135ns (59.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.768 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.535     1.303    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X101Y251       FDPE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y251       FDPE (Prop_fdpe_C_Q)         0.091     1.394 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.135     1.529    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X100Y251       SRL16E                                       r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.861     0.861    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.891 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.741     1.632    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X100Y251       SRL16E                                       r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.318     1.314    
    SLICE_X100Y251       SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.377    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.091ns (40.100%)  route 0.136ns (59.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.768 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.535     1.303    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X101Y251       FDPE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y251       FDPE (Prop_fdpe_C_Q)         0.091     1.394 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.136     1.530    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X100Y251       SRL16E                                       r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.861     0.861    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.891 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.741     1.632    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X100Y251       SRL16E                                       r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.318     1.314    
    SLICE_X100Y251       SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.378    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.392%)  route 0.099ns (43.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.768 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.535     1.303    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X101Y252       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y252       FDCE (Prop_fdce_C_Q)         0.100     1.403 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/Q
                         net (fo=2, routed)           0.099     1.502    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1_n_0
    SLICE_X101Y251       LUT2 (Prop_lut2_I1_O)        0.028     1.530 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate/O
                         net (fo=1, routed)           0.000     1.530    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate_n_0
    SLICE_X101Y251       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.861     0.861    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.891 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.741     1.632    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X101Y251       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                         clock pessimism             -0.315     1.317    
    SLICE_X101Y251       FDCE (Hold_fdce_C_D)         0.060     1.377    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.736%)  route 0.109ns (52.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.768 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.525     1.293    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X107Y258       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y258       FDCE (Prop_fdce_C_Q)         0.100     1.393 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[13]/Q
                         net (fo=3, routed)           0.109     1.502    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample[13]
    SLICE_X108Y258       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.861     0.861    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.891 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.732     1.623    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X108Y258       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[13]/C
                         clock pessimism             -0.316     1.307    
    SLICE_X108Y258       FDCE (Hold_fdce_C_D)         0.040     1.347    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.157ns (72.463%)  route 0.060ns (27.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.768 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.530     1.298    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X103Y256       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y256       FDCE (Prop_fdce_C_Q)         0.091     1.389 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/Q
                         net (fo=6, routed)           0.060     1.448    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/A3
    SLICE_X103Y256       LUT6 (Prop_lut6_I0_O)        0.066     1.514 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.514    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[4]
    SLICE_X103Y256       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.861     0.861    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.891 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.737     1.628    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X103Y256       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/C
                         clock pessimism             -0.330     1.298    
    SLICE_X103Y256       FDCE (Hold_fdce_C_D)         0.060     1.358    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.829%)  route 0.109ns (52.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.768 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.535     1.303    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X101Y252       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y252       FDCE (Prop_fdce_C_Q)         0.100     1.403 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/Q
                         net (fo=2, routed)           0.109     1.512    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1_n_0
    SLICE_X101Y254       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.861     0.861    u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.891 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.740     1.631    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X101Y254       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
                         clock pessimism             -0.315     1.316    
    SLICE_X101Y254       FDCE (Hold_fdce_C_D)         0.038     1.354    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.333      31.925     BUFGCTRL_X0Y3   u1_ADC_wrapper/ADC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C      n/a            0.750         33.333      32.583     SLICE_X109Y258  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.333      32.583     SLICE_X108Y257  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.333      32.583     SLICE_X108Y260  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.333      32.583     SLICE_X108Y256  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[5]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.333      32.583     SLICE_X108Y258  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.333      32.583     SLICE_X108Y258  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.333      32.583     SLICE_X107Y258  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[15]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.333      32.583     SLICE_X103Y256  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.333      32.583     SLICE_X106Y256  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X102Y256  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X102Y256  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X102Y256  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X102Y256  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X100Y261  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X100Y261  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X100Y261  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         16.667      16.025     SLICE_X102Y256  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         16.667      16.025     SLICE_X102Y256  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         16.667      16.025     SLICE_X102Y256  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X102Y256  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X102Y256  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X102Y256  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X102Y256  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X100Y251  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X100Y251  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X100Y251  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X100Y251  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X100Y251  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X100Y251  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.282ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.066ns  (logic 0.399ns (13.014%)  route 2.667ns (86.986%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 34.598 - 33.333 ) 
    Source Clock Delay      (SCD):    2.475ns = ( 19.141 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.475    19.141    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X104Y257       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y257       FDCE (Prop_fdce_C_Q)         0.175    19.316 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.657    19.973    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X104Y258       LUT3 (Prop_lut3_I2_O)        0.047    20.020 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.455    20.475    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X100Y257       LUT4 (Prop_lut4_I1_O)        0.134    20.609 f  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.474    21.083    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X98Y257        LUT5 (Prop_lut5_I0_O)        0.043    21.126 r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.081    22.207    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X77Y254        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.265    34.598    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X77Y254        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.174    34.772    
                         clock uncertainty           -0.035    34.736    
    SLICE_X77Y254        FDCE (Setup_fdce_C_CE)      -0.247    34.489    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.489    
                         arrival time                         -22.207    
  -------------------------------------------------------------------
                         slack                                 12.282    

Slack (MET) :             12.501ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.990ns  (logic 0.399ns (13.344%)  route 2.591ns (86.656%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 34.686 - 33.333 ) 
    Source Clock Delay      (SCD):    2.475ns = ( 19.141 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.475    19.141    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X104Y257       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y257       FDCE (Prop_fdce_C_Q)         0.175    19.316 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.657    19.973    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X104Y258       LUT3 (Prop_lut3_I2_O)        0.047    20.020 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.455    20.475    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X100Y257       LUT4 (Prop_lut4_I1_O)        0.134    20.609 f  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.474    21.083    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X98Y257        LUT5 (Prop_lut5_I0_O)        0.043    21.126 r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.005    22.131    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X95Y254        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.353    34.686    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X95Y254        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.229    34.915    
                         clock uncertainty           -0.035    34.879    
    SLICE_X95Y254        FDCE (Setup_fdce_C_CE)      -0.247    34.632    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.632    
                         arrival time                         -22.131    
  -------------------------------------------------------------------
                         slack                                 12.501    

Slack (MET) :             12.555ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.686ns  (logic 0.399ns (14.853%)  route 2.287ns (85.147%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.158ns = ( 34.491 - 33.333 ) 
    Source Clock Delay      (SCD):    2.475ns = ( 19.141 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.475    19.141    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X104Y257       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y257       FDCE (Prop_fdce_C_Q)         0.175    19.316 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.657    19.973    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X104Y258       LUT3 (Prop_lut3_I2_O)        0.047    20.020 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.455    20.475    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X100Y257       LUT4 (Prop_lut4_I1_O)        0.134    20.609 f  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.474    21.083    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X98Y257        LUT5 (Prop_lut5_I0_O)        0.043    21.126 r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.701    21.828    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X90Y256        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.158    34.491    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X90Y256        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.174    34.665    
                         clock uncertainty           -0.035    34.629    
    SLICE_X90Y256        FDCE (Setup_fdce_C_CE)      -0.247    34.382    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.382    
                         arrival time                         -21.828    
  -------------------------------------------------------------------
                         slack                                 12.555    

Slack (MET) :             12.555ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.686ns  (logic 0.399ns (14.853%)  route 2.287ns (85.147%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.158ns = ( 34.491 - 33.333 ) 
    Source Clock Delay      (SCD):    2.475ns = ( 19.141 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.475    19.141    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X104Y257       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y257       FDCE (Prop_fdce_C_Q)         0.175    19.316 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.657    19.973    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X104Y258       LUT3 (Prop_lut3_I2_O)        0.047    20.020 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.455    20.475    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X100Y257       LUT4 (Prop_lut4_I1_O)        0.134    20.609 f  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.474    21.083    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X98Y257        LUT5 (Prop_lut5_I0_O)        0.043    21.126 r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.701    21.828    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X90Y256        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.158    34.491    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X90Y256        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.174    34.665    
                         clock uncertainty           -0.035    34.629    
    SLICE_X90Y256        FDCE (Setup_fdce_C_CE)      -0.247    34.382    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         34.382    
                         arrival time                         -21.828    
  -------------------------------------------------------------------
                         slack                                 12.555    

Slack (MET) :             12.611ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.880ns  (logic 0.399ns (13.856%)  route 2.481ns (86.144%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 34.686 - 33.333 ) 
    Source Clock Delay      (SCD):    2.475ns = ( 19.141 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.475    19.141    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X104Y257       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y257       FDCE (Prop_fdce_C_Q)         0.175    19.316 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.657    19.973    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X104Y258       LUT3 (Prop_lut3_I2_O)        0.047    20.020 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.455    20.475    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X100Y257       LUT4 (Prop_lut4_I1_O)        0.134    20.609 f  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.474    21.083    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X98Y257        LUT5 (Prop_lut5_I0_O)        0.043    21.126 r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.895    22.021    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X94Y254        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.353    34.686    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X94Y254        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.229    34.915    
                         clock uncertainty           -0.035    34.879    
    SLICE_X94Y254        FDCE (Setup_fdce_C_CE)      -0.247    34.632    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         34.632    
                         arrival time                         -22.021    
  -------------------------------------------------------------------
                         slack                                 12.611    

Slack (MET) :             12.611ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.880ns  (logic 0.399ns (13.856%)  route 2.481ns (86.144%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 34.686 - 33.333 ) 
    Source Clock Delay      (SCD):    2.475ns = ( 19.141 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.475    19.141    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X104Y257       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y257       FDCE (Prop_fdce_C_Q)         0.175    19.316 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.657    19.973    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X104Y258       LUT3 (Prop_lut3_I2_O)        0.047    20.020 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.455    20.475    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X100Y257       LUT4 (Prop_lut4_I1_O)        0.134    20.609 f  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.474    21.083    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X98Y257        LUT5 (Prop_lut5_I0_O)        0.043    21.126 r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.895    22.021    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X94Y254        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.353    34.686    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X94Y254        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.229    34.915    
                         clock uncertainty           -0.035    34.879    
    SLICE_X94Y254        FDCE (Setup_fdce_C_CE)      -0.247    34.632    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         34.632    
                         arrival time                         -22.021    
  -------------------------------------------------------------------
                         slack                                 12.611    

Slack (MET) :             12.620ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.596ns  (logic 0.399ns (15.369%)  route 2.197ns (84.631%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 34.452 - 33.333 ) 
    Source Clock Delay      (SCD):    2.475ns = ( 19.141 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.475    19.141    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X104Y257       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y257       FDCE (Prop_fdce_C_Q)         0.175    19.316 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.657    19.973    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X104Y258       LUT3 (Prop_lut3_I2_O)        0.047    20.020 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.455    20.475    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X100Y257       LUT4 (Prop_lut4_I1_O)        0.134    20.609 f  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.474    21.083    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X98Y257        LUT5 (Prop_lut5_I0_O)        0.043    21.126 r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.611    21.737    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X91Y255        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.119    34.452    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X91Y255        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.188    34.640    
                         clock uncertainty           -0.035    34.605    
    SLICE_X91Y255        FDCE (Setup_fdce_C_CE)      -0.247    34.358    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.358    
                         arrival time                         -21.737    
  -------------------------------------------------------------------
                         slack                                 12.620    

Slack (MET) :             12.756ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.488ns  (logic 0.399ns (16.035%)  route 2.089ns (83.965%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 34.466 - 33.333 ) 
    Source Clock Delay      (SCD):    2.475ns = ( 19.141 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.475    19.141    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X104Y257       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y257       FDCE (Prop_fdce_C_Q)         0.175    19.316 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.657    19.973    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X104Y258       LUT3 (Prop_lut3_I2_O)        0.047    20.020 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.455    20.475    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X100Y257       LUT4 (Prop_lut4_I1_O)        0.134    20.609 f  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.474    21.083    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X98Y257        LUT5 (Prop_lut5_I0_O)        0.043    21.126 r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.503    21.630    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X93Y256        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.133    34.466    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X93Y256        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.202    34.668    
                         clock uncertainty           -0.035    34.633    
    SLICE_X93Y256        FDCE (Setup_fdce_C_CE)      -0.247    34.386    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.386    
                         arrival time                         -21.630    
  -------------------------------------------------------------------
                         slack                                 12.756    

Slack (MET) :             13.125ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.386ns  (logic 0.399ns (16.721%)  route 1.987ns (83.279%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 34.692 - 33.333 ) 
    Source Clock Delay      (SCD):    2.475ns = ( 19.141 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.475    19.141    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X104Y257       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y257       FDCE (Prop_fdce_C_Q)         0.175    19.316 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.657    19.973    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X104Y258       LUT3 (Prop_lut3_I2_O)        0.047    20.020 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.455    20.475    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X100Y257       LUT4 (Prop_lut4_I1_O)        0.134    20.609 f  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.465    21.074    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X98Y257        LUT5 (Prop_lut5_I0_O)        0.043    21.117 r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.410    21.527    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X97Y255        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.359    34.692    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X97Y255        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.243    34.935    
                         clock uncertainty           -0.035    34.900    
    SLICE_X97Y255        FDCE (Setup_fdce_C_CE)      -0.247    34.653    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.653    
                         arrival time                         -21.527    
  -------------------------------------------------------------------
                         slack                                 13.125    

Slack (MET) :             13.125ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.386ns  (logic 0.399ns (16.721%)  route 1.987ns (83.279%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 34.692 - 33.333 ) 
    Source Clock Delay      (SCD):    2.475ns = ( 19.141 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.475    19.141    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X104Y257       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y257       FDCE (Prop_fdce_C_Q)         0.175    19.316 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.657    19.973    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X104Y258       LUT3 (Prop_lut3_I2_O)        0.047    20.020 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.455    20.475    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X100Y257       LUT4 (Prop_lut4_I1_O)        0.134    20.609 f  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.465    21.074    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X98Y257        LUT5 (Prop_lut5_I0_O)        0.043    21.117 r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.410    21.527    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X97Y255        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.359    34.692    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X97Y255        FDCE                                         r  u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.243    34.935    
                         clock uncertainty           -0.035    34.900    
    SLICE_X97Y255        FDCE (Setup_fdce_C_CE)      -0.247    34.653    u1_ADC_wrapper/ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         34.653    
                         arrival time                         -21.527    
  -------------------------------------------------------------------
                         slack                                 13.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.135ns (32.248%)  route 0.284ns (67.752%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.270     1.270    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y259       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y259       FDCE (Prop_fdce_C_Q)         0.072     1.342 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.284     1.626    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X106Y259       LUT3 (Prop_lut3_I2_O)        0.063     1.689 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.689    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X106Y259       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.505     1.505    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y259       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.235     1.270    
    SLICE_X106Y259       FDCE (Hold_fdce_C_D)         0.052     1.322    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.111ns (23.790%)  route 0.356ns (76.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.270     1.270    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y259       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y259       FDCE (Prop_fdce_C_Q)         0.083     1.353 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.356     1.709    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X106Y259       LUT3 (Prop_lut3_I2_O)        0.028     1.737 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.737    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X106Y259       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.505     1.505    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y259       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.235     1.270    
    SLICE_X106Y259       FDCE (Hold_fdce_C_D)         0.043     1.313    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.723ns  (logic 0.107ns (14.804%)  route 0.616ns (85.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 18.260 - 16.667 ) 
    Source Clock Delay      (SCD):    1.112ns = ( 17.779 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.112    17.779    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X105Y255       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y255       FDCE (Prop_fdce_C_Q)         0.079    17.858 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.427    18.285    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X104Y255       LUT5 (Prop_lut5_I3_O)        0.028    18.313 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.189    18.502    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X104Y257       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.594    18.260    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X104Y257       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.173    18.087    
    SLICE_X104Y257       FDCE (Hold_fdce_C_CE)       -0.014    18.073    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.073    
                         arrival time                          18.502    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.723ns  (logic 0.107ns (14.804%)  route 0.616ns (85.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 18.260 - 16.667 ) 
    Source Clock Delay      (SCD):    1.112ns = ( 17.779 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.112    17.779    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X105Y255       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y255       FDCE (Prop_fdce_C_Q)         0.079    17.858 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.427    18.285    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X104Y255       LUT5 (Prop_lut5_I3_O)        0.028    18.313 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.189    18.502    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X104Y257       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.594    18.260    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X104Y257       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.173    18.087    
    SLICE_X104Y257       FDCE (Hold_fdce_C_CE)       -0.014    18.073    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.073    
                         arrival time                          18.502    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.723ns  (logic 0.107ns (14.804%)  route 0.616ns (85.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 18.260 - 16.667 ) 
    Source Clock Delay      (SCD):    1.112ns = ( 17.779 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.112    17.779    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X105Y255       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y255       FDCE (Prop_fdce_C_Q)         0.079    17.858 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.427    18.285    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X104Y255       LUT5 (Prop_lut5_I3_O)        0.028    18.313 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.189    18.502    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X104Y257       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.594    18.260    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X104Y257       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.173    18.087    
    SLICE_X104Y257       FDCE (Hold_fdce_C_CE)       -0.014    18.073    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.073    
                         arrival time                          18.502    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.723ns  (logic 0.107ns (14.804%)  route 0.616ns (85.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 18.260 - 16.667 ) 
    Source Clock Delay      (SCD):    1.112ns = ( 17.779 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.112    17.779    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X105Y255       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y255       FDCE (Prop_fdce_C_Q)         0.079    17.858 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.427    18.285    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X104Y255       LUT5 (Prop_lut5_I3_O)        0.028    18.313 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.189    18.502    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X104Y257       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.594    18.260    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X104Y257       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.173    18.087    
    SLICE_X104Y257       FDCE (Hold_fdce_C_CE)       -0.014    18.073    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.073    
                         arrival time                          18.502    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.442ns  (logic 0.111ns (25.120%)  route 0.331ns (74.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 18.116 - 16.667 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 17.893 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.227    17.893    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X104Y258       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y258       FDCE (Prop_fdce_C_Q)         0.083    17.976 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.172    18.149    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X104Y258       LUT1 (Prop_lut1_I0_O)        0.028    18.177 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.158    18.335    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X104Y258       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.450    18.116    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X104Y258       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.223    17.893    
    SLICE_X104Y258       FDCE (Hold_fdce_C_D)        -0.007    17.886    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.886    
                         arrival time                          18.335    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.107ns (19.778%)  route 0.434ns (80.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.307     1.307    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X107Y256       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y256       FDCE (Prop_fdce_C_Q)         0.079     1.386 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.434     1.820    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X107Y256       LUT3 (Prop_lut3_I2_O)        0.028     1.848 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.848    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X107Y256       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.551     1.551    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X107Y256       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.244     1.307    
    SLICE_X107Y256       FDCE (Hold_fdce_C_D)         0.034     1.341    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.525ns  (logic 0.107ns (20.375%)  route 0.418ns (79.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 18.057 - 16.667 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 17.895 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.229    17.895    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X103Y257       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y257       FDCE (Prop_fdce_C_Q)         0.079    17.974 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.271    18.245    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X104Y255       LUT5 (Prop_lut5_I1_O)        0.028    18.273 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.147    18.421    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X104Y256       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.391    18.057    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X104Y256       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.193    17.864    
    SLICE_X104Y256       FDCE (Hold_fdce_C_CE)       -0.014    17.850    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.850    
                         arrival time                          18.421    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.525ns  (logic 0.107ns (20.375%)  route 0.418ns (79.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 18.057 - 16.667 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 17.895 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.229    17.895    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X103Y257       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y257       FDCE (Prop_fdce_C_Q)         0.079    17.974 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.271    18.245    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X104Y255       LUT5 (Prop_lut5_I1_O)        0.028    18.273 r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.147    18.421    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X104Y256       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.391    18.057    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X104Y256       FDCE                                         r  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.193    17.864    
    SLICE_X104Y256       FDCE (Hold_fdce_C_CE)       -0.014    17.850    u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.850    
                         arrival time                          18.421    
  -------------------------------------------------------------------
                         slack                                  0.570    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { u1_ADC_wrapper/ADC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X106Y259  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X106Y259  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X107Y256  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X104Y258  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X104Y256  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X104Y257  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X104Y256  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X104Y257  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X104Y257  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X104Y257  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X106Y259  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X106Y259  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X106Y259  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X107Y256  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X106Y255  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X106Y255  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X106Y255  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X106Y255  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X106Y255  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X106Y255  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         16.667      16.267     SLICE_X104Y255  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         16.667      16.267     SLICE_X104Y255  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X104Y258  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.667      16.316     SLICE_X106Y259  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.667      16.316     SLICE_X106Y259  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.667      16.316     SLICE_X107Y256  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.667      16.316     SLICE_X107Y256  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.667      16.316     SLICE_X104Y256  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.667      16.316     SLICE_X104Y256  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.667      16.316     SLICE_X104Y256  u1_ADC_wrapper/ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.197ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.197ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.743ns  (logic 0.236ns (31.778%)  route 0.507ns (68.222%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y323                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X178Y323       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.507     0.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X178Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X178Y326       FDCE (Setup_fdce_C_D)       -0.060     9.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.940    
                         arrival time                          -0.743    
  -------------------------------------------------------------------
                         slack                                  9.197    

Slack (MET) :             9.382ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.639ns  (logic 0.259ns (40.563%)  route 0.380ns (59.437%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y309                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X172Y309       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.380     0.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X172Y308       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X172Y308       FDCE (Setup_fdce_C_D)        0.021    10.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  9.382    

Slack (MET) :             9.398ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.542ns  (logic 0.236ns (43.533%)  route 0.306ns (56.467%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y323                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X178Y323       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.306     0.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X178Y324       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X178Y324       FDCE (Setup_fdce_C_D)       -0.060     9.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.940    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  9.398    

Slack (MET) :             9.436ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.505ns  (logic 0.236ns (46.699%)  route 0.269ns (53.301%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y309                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X172Y309       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.269     0.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X172Y307       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X172Y307       FDCE (Setup_fdce_C_D)       -0.059     9.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.941    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  9.436    

Slack (MET) :             9.471ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.471ns  (logic 0.204ns (43.333%)  route 0.267ns (56.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y307                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X171Y307       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.267     0.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X172Y307       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X172Y307       FDCE (Setup_fdce_C_D)       -0.058     9.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.942    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  9.471    

Slack (MET) :             9.499ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.524ns  (logic 0.223ns (42.563%)  route 0.301ns (57.437%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y323                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X179Y323       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.301     0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X178Y324       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X178Y324       FDCE (Setup_fdce_C_D)        0.023    10.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.023    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  9.499    

Slack (MET) :             9.501ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.521ns  (logic 0.223ns (42.808%)  route 0.298ns (57.192%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y324                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X179Y324       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.298     0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X178Y324       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X178Y324       FDCE (Setup_fdce_C_D)        0.022    10.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.022    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  9.501    

Slack (MET) :             9.520ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.501ns  (logic 0.223ns (44.474%)  route 0.278ns (55.526%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y307                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X171Y307       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.278     0.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X172Y307       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X172Y307       FDCE (Setup_fdce_C_D)        0.021    10.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  9.520    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  fpga_clk2_p

Setup :           68  Failing Endpoints,  Worst Slack       -1.033ns,  Total Violation      -59.088ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.033ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (fpga_clk2_p rise@32.000ns - clk_out2_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.582ns  (logic 0.352ns (13.633%)  route 2.230ns (86.367%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 35.924 - 32.000 ) 
    Source Clock Delay      (SCD):    4.025ns = ( 34.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    AV27                                              0.000    30.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    30.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950    30.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594    32.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    32.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779    34.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013    30.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141    32.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    32.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.388    34.025    u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y303       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y303       FDRE (Prop_fdre_C_Q)         0.223    34.248 r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=21, routed)          0.577    34.825    int_dac_top/top_dac1_int/my_sysref_gen/sysref_div_vio[4]
    SLICE_X105Y303       LUT6 (Prop_lut6_I4_O)        0.043    34.868 r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_i_3/O
                         net (fo=1, routed)           0.539    35.408    int_dac_top/top_dac1_int/my_sysref_gen/sysref_i_3_n_0
    SLICE_X105Y303       LUT6 (Prop_lut6_I4_O)        0.043    35.451 r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_i_2/O
                         net (fo=2, routed)           0.535    35.986    int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt1__14
    SLICE_X102Y302       LUT4 (Prop_lut4_I1_O)        0.043    36.029 r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt[7]_i_2/O
                         net (fo=8, routed)           0.578    36.607    int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt[7]_i_2_n_0
    SLICE_X102Y303       FDRE                                         r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                     32.000    32.000 r  
    AV14                                              0.000    32.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000    32.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.892    32.892 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.733    34.625    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.708 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.216    35.924    int_dac_top/top_dac1_int/my_sysref_gen/CLK
    SLICE_X102Y303       FDRE                                         r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[3]/C
                         clock pessimism              0.000    35.924    
                         clock uncertainty           -0.172    35.752    
    SLICE_X102Y303       FDRE (Setup_fdre_C_CE)      -0.178    35.574    int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         35.574    
                         arrival time                         -36.607    
  -------------------------------------------------------------------
                         slack                                 -1.033    

Slack (VIOLATED) :        -1.033ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (fpga_clk2_p rise@32.000ns - clk_out2_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.582ns  (logic 0.352ns (13.633%)  route 2.230ns (86.367%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 35.924 - 32.000 ) 
    Source Clock Delay      (SCD):    4.025ns = ( 34.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    AV27                                              0.000    30.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    30.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950    30.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594    32.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    32.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779    34.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013    30.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141    32.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    32.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.388    34.025    u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y303       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y303       FDRE (Prop_fdre_C_Q)         0.223    34.248 r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=21, routed)          0.577    34.825    int_dac_top/top_dac1_int/my_sysref_gen/sysref_div_vio[4]
    SLICE_X105Y303       LUT6 (Prop_lut6_I4_O)        0.043    34.868 r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_i_3/O
                         net (fo=1, routed)           0.539    35.408    int_dac_top/top_dac1_int/my_sysref_gen/sysref_i_3_n_0
    SLICE_X105Y303       LUT6 (Prop_lut6_I4_O)        0.043    35.451 r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_i_2/O
                         net (fo=2, routed)           0.535    35.986    int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt1__14
    SLICE_X102Y302       LUT4 (Prop_lut4_I1_O)        0.043    36.029 r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt[7]_i_2/O
                         net (fo=8, routed)           0.578    36.607    int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt[7]_i_2_n_0
    SLICE_X102Y303       FDRE                                         r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                     32.000    32.000 r  
    AV14                                              0.000    32.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000    32.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.892    32.892 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.733    34.625    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.708 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.216    35.924    int_dac_top/top_dac1_int/my_sysref_gen/CLK
    SLICE_X102Y303       FDRE                                         r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[4]/C
                         clock pessimism              0.000    35.924    
                         clock uncertainty           -0.172    35.752    
    SLICE_X102Y303       FDRE (Setup_fdre_C_CE)      -0.178    35.574    int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         35.574    
                         arrival time                         -36.607    
  -------------------------------------------------------------------
                         slack                                 -1.033    

Slack (VIOLATED) :        -1.007ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (fpga_clk2_p rise@32.000ns - clk_out2_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.533ns  (logic 0.352ns (13.896%)  route 2.181ns (86.104%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 35.924 - 32.000 ) 
    Source Clock Delay      (SCD):    4.025ns = ( 34.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    AV27                                              0.000    30.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    30.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950    30.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594    32.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    32.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779    34.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013    30.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141    32.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    32.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.388    34.025    u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y303       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y303       FDRE (Prop_fdre_C_Q)         0.223    34.248 r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=21, routed)          0.577    34.825    int_dac_top/top_dac1_int/my_sysref_gen/sysref_div_vio[4]
    SLICE_X105Y303       LUT6 (Prop_lut6_I4_O)        0.043    34.868 r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_i_3/O
                         net (fo=1, routed)           0.539    35.408    int_dac_top/top_dac1_int/my_sysref_gen/sysref_i_3_n_0
    SLICE_X105Y303       LUT6 (Prop_lut6_I4_O)        0.043    35.451 r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_i_2/O
                         net (fo=2, routed)           0.535    35.986    int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt1__14
    SLICE_X102Y302       LUT4 (Prop_lut4_I1_O)        0.043    36.029 r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt[7]_i_2/O
                         net (fo=8, routed)           0.529    36.558    int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt[7]_i_2_n_0
    SLICE_X103Y301       FDRE                                         r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                     32.000    32.000 r  
    AV14                                              0.000    32.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000    32.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.892    32.892 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.733    34.625    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.708 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.216    35.924    int_dac_top/top_dac1_int/my_sysref_gen/CLK
    SLICE_X103Y301       FDRE                                         r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[0]/C
                         clock pessimism              0.000    35.924    
                         clock uncertainty           -0.172    35.752    
    SLICE_X103Y301       FDRE (Setup_fdre_C_CE)      -0.201    35.551    int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         35.551    
                         arrival time                         -36.558    
  -------------------------------------------------------------------
                         slack                                 -1.007    

Slack (VIOLATED) :        -1.007ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (fpga_clk2_p rise@32.000ns - clk_out2_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.533ns  (logic 0.352ns (13.896%)  route 2.181ns (86.104%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 35.924 - 32.000 ) 
    Source Clock Delay      (SCD):    4.025ns = ( 34.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    AV27                                              0.000    30.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    30.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950    30.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594    32.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    32.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779    34.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013    30.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141    32.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    32.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.388    34.025    u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y303       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y303       FDRE (Prop_fdre_C_Q)         0.223    34.248 r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=21, routed)          0.577    34.825    int_dac_top/top_dac1_int/my_sysref_gen/sysref_div_vio[4]
    SLICE_X105Y303       LUT6 (Prop_lut6_I4_O)        0.043    34.868 r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_i_3/O
                         net (fo=1, routed)           0.539    35.408    int_dac_top/top_dac1_int/my_sysref_gen/sysref_i_3_n_0
    SLICE_X105Y303       LUT6 (Prop_lut6_I4_O)        0.043    35.451 r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_i_2/O
                         net (fo=2, routed)           0.535    35.986    int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt1__14
    SLICE_X102Y302       LUT4 (Prop_lut4_I1_O)        0.043    36.029 r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt[7]_i_2/O
                         net (fo=8, routed)           0.529    36.558    int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt[7]_i_2_n_0
    SLICE_X103Y301       FDRE                                         r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                     32.000    32.000 r  
    AV14                                              0.000    32.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000    32.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.892    32.892 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.733    34.625    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.708 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.216    35.924    int_dac_top/top_dac1_int/my_sysref_gen/CLK
    SLICE_X103Y301       FDRE                                         r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[1]/C
                         clock pessimism              0.000    35.924    
                         clock uncertainty           -0.172    35.752    
    SLICE_X103Y301       FDRE (Setup_fdre_C_CE)      -0.201    35.551    int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         35.551    
                         arrival time                         -36.558    
  -------------------------------------------------------------------
                         slack                                 -1.007    

Slack (VIOLATED) :        -1.007ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (fpga_clk2_p rise@32.000ns - clk_out2_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.533ns  (logic 0.352ns (13.896%)  route 2.181ns (86.104%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 35.924 - 32.000 ) 
    Source Clock Delay      (SCD):    4.025ns = ( 34.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    AV27                                              0.000    30.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    30.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950    30.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594    32.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    32.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779    34.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013    30.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141    32.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    32.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.388    34.025    u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y303       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y303       FDRE (Prop_fdre_C_Q)         0.223    34.248 r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=21, routed)          0.577    34.825    int_dac_top/top_dac1_int/my_sysref_gen/sysref_div_vio[4]
    SLICE_X105Y303       LUT6 (Prop_lut6_I4_O)        0.043    34.868 r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_i_3/O
                         net (fo=1, routed)           0.539    35.408    int_dac_top/top_dac1_int/my_sysref_gen/sysref_i_3_n_0
    SLICE_X105Y303       LUT6 (Prop_lut6_I4_O)        0.043    35.451 r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_i_2/O
                         net (fo=2, routed)           0.535    35.986    int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt1__14
    SLICE_X102Y302       LUT4 (Prop_lut4_I1_O)        0.043    36.029 r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt[7]_i_2/O
                         net (fo=8, routed)           0.529    36.558    int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt[7]_i_2_n_0
    SLICE_X103Y301       FDRE                                         r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                     32.000    32.000 r  
    AV14                                              0.000    32.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000    32.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.892    32.892 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.733    34.625    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.708 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.216    35.924    int_dac_top/top_dac1_int/my_sysref_gen/CLK
    SLICE_X103Y301       FDRE                                         r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[2]/C
                         clock pessimism              0.000    35.924    
                         clock uncertainty           -0.172    35.752    
    SLICE_X103Y301       FDRE (Setup_fdre_C_CE)      -0.201    35.551    int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         35.551    
                         arrival time                         -36.558    
  -------------------------------------------------------------------
                         slack                                 -1.007    

Slack (VIOLATED) :        -1.007ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (fpga_clk2_p rise@32.000ns - clk_out2_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.533ns  (logic 0.352ns (13.896%)  route 2.181ns (86.104%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 35.924 - 32.000 ) 
    Source Clock Delay      (SCD):    4.025ns = ( 34.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    AV27                                              0.000    30.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    30.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950    30.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594    32.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    32.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779    34.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013    30.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141    32.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    32.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.388    34.025    u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y303       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y303       FDRE (Prop_fdre_C_Q)         0.223    34.248 r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=21, routed)          0.577    34.825    int_dac_top/top_dac1_int/my_sysref_gen/sysref_div_vio[4]
    SLICE_X105Y303       LUT6 (Prop_lut6_I4_O)        0.043    34.868 r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_i_3/O
                         net (fo=1, routed)           0.539    35.408    int_dac_top/top_dac1_int/my_sysref_gen/sysref_i_3_n_0
    SLICE_X105Y303       LUT6 (Prop_lut6_I4_O)        0.043    35.451 r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_i_2/O
                         net (fo=2, routed)           0.535    35.986    int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt1__14
    SLICE_X102Y302       LUT4 (Prop_lut4_I1_O)        0.043    36.029 r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt[7]_i_2/O
                         net (fo=8, routed)           0.529    36.558    int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt[7]_i_2_n_0
    SLICE_X103Y301       FDRE                                         r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                     32.000    32.000 r  
    AV14                                              0.000    32.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000    32.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.892    32.892 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.733    34.625    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.708 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.216    35.924    int_dac_top/top_dac1_int/my_sysref_gen/CLK
    SLICE_X103Y301       FDRE                                         r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[5]/C
                         clock pessimism              0.000    35.924    
                         clock uncertainty           -0.172    35.752    
    SLICE_X103Y301       FDRE (Setup_fdre_C_CE)      -0.201    35.551    int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         35.551    
                         arrival time                         -36.558    
  -------------------------------------------------------------------
                         slack                                 -1.007    

Slack (VIOLATED) :        -1.007ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (fpga_clk2_p rise@32.000ns - clk_out2_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.533ns  (logic 0.352ns (13.896%)  route 2.181ns (86.104%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 35.924 - 32.000 ) 
    Source Clock Delay      (SCD):    4.025ns = ( 34.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    AV27                                              0.000    30.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    30.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950    30.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594    32.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    32.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779    34.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013    30.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141    32.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    32.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.388    34.025    u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y303       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y303       FDRE (Prop_fdre_C_Q)         0.223    34.248 r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=21, routed)          0.577    34.825    int_dac_top/top_dac1_int/my_sysref_gen/sysref_div_vio[4]
    SLICE_X105Y303       LUT6 (Prop_lut6_I4_O)        0.043    34.868 r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_i_3/O
                         net (fo=1, routed)           0.539    35.408    int_dac_top/top_dac1_int/my_sysref_gen/sysref_i_3_n_0
    SLICE_X105Y303       LUT6 (Prop_lut6_I4_O)        0.043    35.451 r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_i_2/O
                         net (fo=2, routed)           0.535    35.986    int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt1__14
    SLICE_X102Y302       LUT4 (Prop_lut4_I1_O)        0.043    36.029 r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt[7]_i_2/O
                         net (fo=8, routed)           0.529    36.558    int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt[7]_i_2_n_0
    SLICE_X103Y301       FDRE                                         r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                     32.000    32.000 r  
    AV14                                              0.000    32.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000    32.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.892    32.892 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.733    34.625    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.708 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.216    35.924    int_dac_top/top_dac1_int/my_sysref_gen/CLK
    SLICE_X103Y301       FDRE                                         r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[6]/C
                         clock pessimism              0.000    35.924    
                         clock uncertainty           -0.172    35.752    
    SLICE_X103Y301       FDRE (Setup_fdre_C_CE)      -0.201    35.551    int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         35.551    
                         arrival time                         -36.558    
  -------------------------------------------------------------------
                         slack                                 -1.007    

Slack (VIOLATED) :        -1.007ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (fpga_clk2_p rise@32.000ns - clk_out2_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.533ns  (logic 0.352ns (13.896%)  route 2.181ns (86.104%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 35.924 - 32.000 ) 
    Source Clock Delay      (SCD):    4.025ns = ( 34.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    AV27                                              0.000    30.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    30.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950    30.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594    32.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    32.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779    34.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013    30.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141    32.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    32.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.388    34.025    u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y303       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y303       FDRE (Prop_fdre_C_Q)         0.223    34.248 r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=21, routed)          0.577    34.825    int_dac_top/top_dac1_int/my_sysref_gen/sysref_div_vio[4]
    SLICE_X105Y303       LUT6 (Prop_lut6_I4_O)        0.043    34.868 r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_i_3/O
                         net (fo=1, routed)           0.539    35.408    int_dac_top/top_dac1_int/my_sysref_gen/sysref_i_3_n_0
    SLICE_X105Y303       LUT6 (Prop_lut6_I4_O)        0.043    35.451 r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_i_2/O
                         net (fo=2, routed)           0.535    35.986    int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt1__14
    SLICE_X102Y302       LUT4 (Prop_lut4_I1_O)        0.043    36.029 r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt[7]_i_2/O
                         net (fo=8, routed)           0.529    36.558    int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt[7]_i_2_n_0
    SLICE_X103Y301       FDRE                                         r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                     32.000    32.000 r  
    AV14                                              0.000    32.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000    32.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.892    32.892 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.733    34.625    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.708 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.216    35.924    int_dac_top/top_dac1_int/my_sysref_gen/CLK
    SLICE_X103Y301       FDRE                                         r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[7]/C
                         clock pessimism              0.000    35.924    
                         clock uncertainty           -0.172    35.752    
    SLICE_X103Y301       FDRE (Setup_fdre_C_CE)      -0.201    35.551    int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         35.551    
                         arrival time                         -36.558    
  -------------------------------------------------------------------
                         slack                                 -1.007    

Slack (VIOLATED) :        -0.979ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac3_int/my_sysref_gen/sysref_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (fpga_clk2_p rise@32.000ns - clk_out2_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.494ns  (logic 0.352ns (14.111%)  route 2.142ns (85.889%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 35.911 - 32.000 ) 
    Source Clock Delay      (SCD):    4.022ns = ( 34.022 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    AV27                                              0.000    30.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    30.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950    30.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594    32.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    32.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779    34.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013    30.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141    32.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    32.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.385    34.022    u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y304       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y304       FDRE (Prop_fdre_C_Q)         0.223    34.245 r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=21, routed)          0.595    34.840    int_dac_top/top_dac3_int/my_sysref_gen/sysref_div_vio[2]
    SLICE_X105Y305       LUT6 (Prop_lut6_I2_O)        0.043    34.883 r  int_dac_top/top_dac3_int/my_sysref_gen/sysref_cnt[7]_i_7__0/O
                         net (fo=1, routed)           0.516    35.399    int_dac_top/top_dac3_int/my_sysref_gen/sysref_cnt[7]_i_7__0_n_0
    SLICE_X104Y306       LUT6 (Prop_lut6_I5_O)        0.043    35.442 r  int_dac_top/top_dac3_int/my_sysref_gen/sysref_cnt[7]_i_4__1/O
                         net (fo=2, routed)           0.567    36.010    int_dac_top/top_dac3_int/my_sysref_gen/sysref_cnt1__14
    SLICE_X106Y307       LUT4 (Prop_lut4_I1_O)        0.043    36.053 r  int_dac_top/top_dac3_int/my_sysref_gen/sysref_cnt[7]_i_2__1/O
                         net (fo=8, routed)           0.464    36.517    int_dac_top/top_dac3_int/my_sysref_gen/sysref_cnt[7]_i_2__1_n_0
    SLICE_X107Y308       FDRE                                         r  int_dac_top/top_dac3_int/my_sysref_gen/sysref_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                     32.000    32.000 r  
    AV14                                              0.000    32.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000    32.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.892    32.892 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.733    34.625    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.708 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.203    35.911    int_dac_top/top_dac3_int/my_sysref_gen/CLK
    SLICE_X107Y308       FDRE                                         r  int_dac_top/top_dac3_int/my_sysref_gen/sysref_cnt_reg[5]/C
                         clock pessimism              0.000    35.911    
                         clock uncertainty           -0.172    35.739    
    SLICE_X107Y308       FDRE (Setup_fdre_C_CE)      -0.201    35.538    int_dac_top/top_dac3_int/my_sysref_gen/sysref_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         35.538    
                         arrival time                         -36.517    
  -------------------------------------------------------------------
                         slack                                 -0.979    

Slack (VIOLATED) :        -0.979ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac2_int/my_sysref_gen/sysref_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (fpga_clk2_p rise@32.000ns - clk_out2_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.507ns  (logic 0.352ns (14.039%)  route 2.155ns (85.961%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 35.924 - 32.000 ) 
    Source Clock Delay      (SCD):    4.022ns = ( 34.022 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    AV27                                              0.000    30.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    30.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950    30.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594    32.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    32.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779    34.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013    30.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141    32.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    32.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.385    34.022    u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y304       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y304       FDRE (Prop_fdre_C_Q)         0.223    34.245 r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=21, routed)          0.594    34.839    int_dac_top/top_dac2_int/my_sysref_gen/sysref_div_vio[3]
    SLICE_X107Y303       LUT6 (Prop_lut6_I1_O)        0.043    34.882 r  int_dac_top/top_dac2_int/my_sysref_gen/sysref_cnt[7]_i_6/O
                         net (fo=1, routed)           0.515    35.397    int_dac_top/top_dac2_int/my_sysref_gen/sysref_cnt[7]_i_6_n_0
    SLICE_X105Y303       LUT6 (Prop_lut6_I4_O)        0.043    35.440 r  int_dac_top/top_dac2_int/my_sysref_gen/sysref_cnt[7]_i_4__0/O
                         net (fo=2, routed)           0.509    35.949    int_dac_top/top_dac2_int/my_sysref_gen/sysref_cnt1__14
    SLICE_X105Y303       LUT4 (Prop_lut4_I1_O)        0.043    35.992 r  int_dac_top/top_dac2_int/my_sysref_gen/sysref_cnt[7]_i_2__0/O
                         net (fo=8, routed)           0.538    36.530    int_dac_top/top_dac2_int/my_sysref_gen/sysref_cnt[7]_i_2__0_n_0
    SLICE_X103Y304       FDRE                                         r  int_dac_top/top_dac2_int/my_sysref_gen/sysref_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                     32.000    32.000 r  
    AV14                                              0.000    32.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000    32.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.892    32.892 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           1.733    34.625    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.708 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       1.216    35.924    int_dac_top/top_dac2_int/my_sysref_gen/CLK
    SLICE_X103Y304       FDRE                                         r  int_dac_top/top_dac2_int/my_sysref_gen/sysref_cnt_reg[0]/C
                         clock pessimism              0.000    35.924    
                         clock uncertainty           -0.172    35.752    
    SLICE_X103Y304       FDRE (Setup_fdre_C_CE)      -0.201    35.551    int_dac_top/top_dac2_int/my_sysref_gen/sysref_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         35.551    
                         arrival time                         -36.530    
  -------------------------------------------------------------------
                         slack                                 -0.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac3_int/my_sysref_gen/sysref_reg/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk2_p rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.156ns (15.784%)  route 0.832ns (84.216%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.607     1.758    u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y304       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y304       FDRE (Prop_fdre_C_Q)         0.100     1.858 r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=21, routed)          0.402     2.260    int_dac_top/top_dac3_int/my_sysref_gen/sysref_div_vio[6]
    SLICE_X104Y306       LUT6 (Prop_lut6_I2_O)        0.028     2.288 r  int_dac_top/top_dac3_int/my_sysref_gen/sysref_cnt[7]_i_4__1/O
                         net (fo=2, routed)           0.430     2.719    int_dac_top/top_dac3_int/my_sysref_gen/sysref_cnt1__14
    SLICE_X106Y307       LUT6 (Prop_lut6_I1_O)        0.028     2.747 r  int_dac_top/top_dac3_int/my_sysref_gen/sysref_i_1__1/O
                         net (fo=1, routed)           0.000     2.747    int_dac_top/top_dac3_int/my_sysref_gen/sysref_i_1__1_n_0
    SLICE_X106Y307       FDRE                                         r  int_dac_top/top_dac3_int/my_sysref_gen/sysref_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.559     0.559 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           0.982     1.541    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.571 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       0.830     2.401    int_dac_top/top_dac3_int/my_sysref_gen/CLK
    SLICE_X106Y307       FDRE                                         r  int_dac_top/top_dac3_int/my_sysref_gen/sysref_reg/C
                         clock pessimism              0.000     2.401    
                         clock uncertainty            0.172     2.573    
    SLICE_X106Y307       FDRE (Hold_fdre_C_D)         0.087     2.660    int_dac_top/top_dac3_int/my_sysref_gen/sysref_reg
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac2_int/my_sysref_gen/sysref_reg/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk2_p rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.156ns (15.684%)  route 0.839ns (84.315%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.607     1.758    u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y304       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y304       FDRE (Prop_fdre_C_Q)         0.100     1.858 r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=21, routed)          0.432     2.291    int_dac_top/top_dac2_int/my_sysref_gen/sysref_div_vio[7]
    SLICE_X105Y303       LUT6 (Prop_lut6_I0_O)        0.028     2.319 r  int_dac_top/top_dac2_int/my_sysref_gen/sysref_cnt[7]_i_4__0/O
                         net (fo=2, routed)           0.406     2.725    int_dac_top/top_dac2_int/my_sysref_gen/sysref_cnt1__14
    SLICE_X104Y302       LUT6 (Prop_lut6_I1_O)        0.028     2.753 r  int_dac_top/top_dac2_int/my_sysref_gen/sysref_i_1__0/O
                         net (fo=1, routed)           0.000     2.753    int_dac_top/top_dac2_int/my_sysref_gen/sysref_i_1__0_n_0
    SLICE_X104Y302       FDRE                                         r  int_dac_top/top_dac2_int/my_sysref_gen/sysref_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.559     0.559 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           0.982     1.541    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.571 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       0.833     2.404    int_dac_top/top_dac2_int/my_sysref_gen/CLK
    SLICE_X104Y302       FDRE                                         r  int_dac_top/top_dac2_int/my_sysref_gen/sysref_reg/C
                         clock pessimism              0.000     2.404    
                         clock uncertainty            0.172     2.576    
    SLICE_X104Y302       FDRE (Hold_fdre_C_D)         0.087     2.663    int_dac_top/top_dac2_int/my_sysref_gen/sysref_reg
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk2_p rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.156ns (16.365%)  route 0.797ns (83.635%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.607     1.758    u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y304       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y304       FDRE (Prop_fdre_C_Q)         0.100     1.858 r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=21, routed)          0.273     2.132    int_dac_top/top_dac4_int/my_sysref_gen/sysref_div_vio[6]
    SLICE_X103Y304       LUT6 (Prop_lut6_I2_O)        0.028     2.160 r  int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt[7]_i_4__2/O
                         net (fo=2, routed)           0.258     2.418    int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt1__14
    SLICE_X104Y304       LUT4 (Prop_lut4_I1_O)        0.028     2.446 r  int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt[7]_i_2__2/O
                         net (fo=8, routed)           0.266     2.712    int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt[7]_i_2__2_n_0
    SLICE_X104Y305       FDRE                                         r  int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.559     0.559 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           0.982     1.541    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.571 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       0.832     2.403    int_dac_top/top_dac4_int/my_sysref_gen/CLK
    SLICE_X104Y305       FDRE                                         r  int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt_reg[0]/C
                         clock pessimism              0.000     2.403    
                         clock uncertainty            0.172     2.575    
    SLICE_X104Y305       FDRE (Hold_fdre_C_CE)        0.030     2.605    int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk2_p rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.156ns (16.365%)  route 0.797ns (83.635%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.607     1.758    u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y304       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y304       FDRE (Prop_fdre_C_Q)         0.100     1.858 r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=21, routed)          0.273     2.132    int_dac_top/top_dac4_int/my_sysref_gen/sysref_div_vio[6]
    SLICE_X103Y304       LUT6 (Prop_lut6_I2_O)        0.028     2.160 r  int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt[7]_i_4__2/O
                         net (fo=2, routed)           0.258     2.418    int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt1__14
    SLICE_X104Y304       LUT4 (Prop_lut4_I1_O)        0.028     2.446 r  int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt[7]_i_2__2/O
                         net (fo=8, routed)           0.266     2.712    int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt[7]_i_2__2_n_0
    SLICE_X104Y305       FDRE                                         r  int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.559     0.559 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           0.982     1.541    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.571 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       0.832     2.403    int_dac_top/top_dac4_int/my_sysref_gen/CLK
    SLICE_X104Y305       FDRE                                         r  int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt_reg[1]/C
                         clock pessimism              0.000     2.403    
                         clock uncertainty            0.172     2.575    
    SLICE_X104Y305       FDRE (Hold_fdre_C_CE)        0.030     2.605    int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk2_p rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.156ns (16.365%)  route 0.797ns (83.635%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.607     1.758    u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y304       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y304       FDRE (Prop_fdre_C_Q)         0.100     1.858 r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=21, routed)          0.273     2.132    int_dac_top/top_dac4_int/my_sysref_gen/sysref_div_vio[6]
    SLICE_X103Y304       LUT6 (Prop_lut6_I2_O)        0.028     2.160 r  int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt[7]_i_4__2/O
                         net (fo=2, routed)           0.258     2.418    int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt1__14
    SLICE_X104Y304       LUT4 (Prop_lut4_I1_O)        0.028     2.446 r  int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt[7]_i_2__2/O
                         net (fo=8, routed)           0.266     2.712    int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt[7]_i_2__2_n_0
    SLICE_X104Y305       FDRE                                         r  int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.559     0.559 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           0.982     1.541    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.571 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       0.832     2.403    int_dac_top/top_dac4_int/my_sysref_gen/CLK
    SLICE_X104Y305       FDRE                                         r  int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt_reg[2]/C
                         clock pessimism              0.000     2.403    
                         clock uncertainty            0.172     2.575    
    SLICE_X104Y305       FDRE (Hold_fdre_C_CE)        0.030     2.605    int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk2_p rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.156ns (16.365%)  route 0.797ns (83.635%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.607     1.758    u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y304       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y304       FDRE (Prop_fdre_C_Q)         0.100     1.858 r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=21, routed)          0.273     2.132    int_dac_top/top_dac4_int/my_sysref_gen/sysref_div_vio[6]
    SLICE_X103Y304       LUT6 (Prop_lut6_I2_O)        0.028     2.160 r  int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt[7]_i_4__2/O
                         net (fo=2, routed)           0.258     2.418    int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt1__14
    SLICE_X104Y304       LUT4 (Prop_lut4_I1_O)        0.028     2.446 r  int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt[7]_i_2__2/O
                         net (fo=8, routed)           0.266     2.712    int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt[7]_i_2__2_n_0
    SLICE_X104Y305       FDRE                                         r  int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.559     0.559 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           0.982     1.541    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.571 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       0.832     2.403    int_dac_top/top_dac4_int/my_sysref_gen/CLK
    SLICE_X104Y305       FDRE                                         r  int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt_reg[3]/C
                         clock pessimism              0.000     2.403    
                         clock uncertainty            0.172     2.575    
    SLICE_X104Y305       FDRE (Hold_fdre_C_CE)        0.030     2.605    int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk2_p rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.156ns (16.365%)  route 0.797ns (83.635%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.607     1.758    u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y304       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y304       FDRE (Prop_fdre_C_Q)         0.100     1.858 r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=21, routed)          0.273     2.132    int_dac_top/top_dac4_int/my_sysref_gen/sysref_div_vio[6]
    SLICE_X103Y304       LUT6 (Prop_lut6_I2_O)        0.028     2.160 r  int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt[7]_i_4__2/O
                         net (fo=2, routed)           0.258     2.418    int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt1__14
    SLICE_X104Y304       LUT4 (Prop_lut4_I1_O)        0.028     2.446 r  int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt[7]_i_2__2/O
                         net (fo=8, routed)           0.266     2.712    int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt[7]_i_2__2_n_0
    SLICE_X104Y305       FDRE                                         r  int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.559     0.559 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           0.982     1.541    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.571 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       0.832     2.403    int_dac_top/top_dac4_int/my_sysref_gen/CLK
    SLICE_X104Y305       FDRE                                         r  int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt_reg[4]/C
                         clock pessimism              0.000     2.403    
                         clock uncertainty            0.172     2.575    
    SLICE_X104Y305       FDRE (Hold_fdre_C_CE)        0.030     2.605    int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk2_p rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.156ns (16.365%)  route 0.797ns (83.635%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.607     1.758    u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y304       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y304       FDRE (Prop_fdre_C_Q)         0.100     1.858 r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=21, routed)          0.273     2.132    int_dac_top/top_dac4_int/my_sysref_gen/sysref_div_vio[6]
    SLICE_X103Y304       LUT6 (Prop_lut6_I2_O)        0.028     2.160 r  int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt[7]_i_4__2/O
                         net (fo=2, routed)           0.258     2.418    int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt1__14
    SLICE_X104Y304       LUT4 (Prop_lut4_I1_O)        0.028     2.446 r  int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt[7]_i_2__2/O
                         net (fo=8, routed)           0.266     2.712    int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt[7]_i_2__2_n_0
    SLICE_X104Y305       FDRE                                         r  int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.559     0.559 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           0.982     1.541    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.571 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       0.832     2.403    int_dac_top/top_dac4_int/my_sysref_gen/CLK
    SLICE_X104Y305       FDRE                                         r  int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt_reg[5]/C
                         clock pessimism              0.000     2.403    
                         clock uncertainty            0.172     2.575    
    SLICE_X104Y305       FDRE (Hold_fdre_C_CE)        0.030     2.605    int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/my_sysref_gen/sysref_reg/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk2_p rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.156ns (15.361%)  route 0.860ns (84.639%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.607     1.758    u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y304       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y304       FDRE (Prop_fdre_C_Q)         0.100     1.858 r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=21, routed)          0.431     2.290    int_dac_top/top_dac1_int/my_sysref_gen/sysref_div_vio[6]
    SLICE_X105Y303       LUT6 (Prop_lut6_I2_O)        0.028     2.318 r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_i_2/O
                         net (fo=2, routed)           0.428     2.746    int_dac_top/top_dac1_int/my_sysref_gen/sysref_cnt1__14
    SLICE_X104Y302       LUT6 (Prop_lut6_I1_O)        0.028     2.774 r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_i_1/O
                         net (fo=1, routed)           0.000     2.774    int_dac_top/top_dac1_int/my_sysref_gen/sysref_i_1_n_0
    SLICE_X104Y302       FDRE                                         r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.559     0.559 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           0.982     1.541    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.571 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       0.833     2.404    int_dac_top/top_dac1_int/my_sysref_gen/CLK
    SLICE_X104Y302       FDRE                                         r  int_dac_top/top_dac1_int/my_sysref_gen/sysref_reg/C
                         clock pessimism              0.000     2.404    
                         clock uncertainty            0.172     2.576    
    SLICE_X104Y302       FDRE (Hold_fdre_C_D)         0.087     2.663    int_dac_top/top_dac1_int/my_sysref_gen/sysref_reg
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by fpga_clk2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             fpga_clk2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk2_p rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.156ns (16.318%)  route 0.800ns (83.682%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.607     1.758    u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y304       FDRE                                         r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y304       FDRE (Prop_fdre_C_Q)         0.100     1.858 r  u1_ADC_wrapper/ADC_i/sysref_div_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=21, routed)          0.273     2.132    int_dac_top/top_dac4_int/my_sysref_gen/sysref_div_vio[6]
    SLICE_X103Y304       LUT6 (Prop_lut6_I2_O)        0.028     2.160 r  int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt[7]_i_4__2/O
                         net (fo=2, routed)           0.258     2.418    int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt1__14
    SLICE_X104Y304       LUT4 (Prop_lut4_I1_O)        0.028     2.446 r  int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt[7]_i_2__2/O
                         net (fo=8, routed)           0.269     2.714    int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt[7]_i_2__2_n_0
    SLICE_X105Y305       FDRE                                         r  int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk2_p rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  fpga_clk2_p (IN)
                         net (fo=0)                   0.000     0.000    int_dac_top/fpga_clk1_p
    AV14                 IBUFDS (Prop_ibufds_I_O)     0.559     0.559 r  int_dac_top/i_glblclk_ibufds/O
                         net (fo=1, routed)           0.982     1.541    int_dac_top/glblclk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.571 r  int_dac_top/glbl_bufg_i/O
                         net (fo=26836, routed)       0.832     2.403    int_dac_top/top_dac4_int/my_sysref_gen/CLK
    SLICE_X105Y305       FDRE                                         r  int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt_reg[6]/C
                         clock pessimism              0.000     2.403    
                         clock uncertainty            0.172     2.575    
    SLICE_X105Y305       FDRE (Hold_fdre_C_CE)        0.010     2.585    int_dac_top/top_dac4_int/my_sysref_gen/sysref_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.937ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.608ns  (logic 0.259ns (3.009%)  route 8.349ns (96.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.048ns = ( 14.048 - 10.000 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.319     3.956    u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/S_AXI_ACLK
    SLICE_X58Y292        FDRE                                         r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y292        FDRE (Prop_fdre_C_Q)         0.259     4.215 r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/Q
                         net (fo=574, routed)         8.349    12.565    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X34Y441        FDRE                                         r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.635    14.048    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y441        FDRE                                         r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[10]/C
                         clock pessimism              0.085    14.133    
                         clock uncertainty           -0.194    13.940    
    SLICE_X34Y441        FDRE (Setup_fdre_C_R)       -0.281    13.659    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         13.659    
                         arrival time                         -12.565    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.608ns  (logic 0.259ns (3.009%)  route 8.349ns (96.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.048ns = ( 14.048 - 10.000 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.319     3.956    u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/S_AXI_ACLK
    SLICE_X58Y292        FDRE                                         r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y292        FDRE (Prop_fdre_C_Q)         0.259     4.215 r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/Q
                         net (fo=574, routed)         8.349    12.565    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X34Y441        FDRE                                         r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.635    14.048    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y441        FDRE                                         r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[11]/C
                         clock pessimism              0.085    14.133    
                         clock uncertainty           -0.194    13.940    
    SLICE_X34Y441        FDRE (Setup_fdre_C_R)       -0.281    13.659    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         13.659    
                         arrival time                         -12.565    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.608ns  (logic 0.259ns (3.009%)  route 8.349ns (96.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.048ns = ( 14.048 - 10.000 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.319     3.956    u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/S_AXI_ACLK
    SLICE_X58Y292        FDRE                                         r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y292        FDRE (Prop_fdre_C_Q)         0.259     4.215 r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/Q
                         net (fo=574, routed)         8.349    12.565    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X34Y441        FDRE                                         r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.635    14.048    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y441        FDRE                                         r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[6]/C
                         clock pessimism              0.085    14.133    
                         clock uncertainty           -0.194    13.940    
    SLICE_X34Y441        FDRE (Setup_fdre_C_R)       -0.281    13.659    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         13.659    
                         arrival time                         -12.565    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/FSM_sequential_access_cs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.488ns  (logic 0.259ns (3.051%)  route 8.229ns (96.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.043ns = ( 14.043 - 10.000 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.319     3.956    u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/S_AXI_ACLK
    SLICE_X58Y292        FDRE                                         r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y292        FDRE (Prop_fdre_C_Q)         0.259     4.215 r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/Q
                         net (fo=574, routed)         8.229    12.444    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X34Y433        FDRE                                         r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/FSM_sequential_access_cs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.630    14.043    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y433        FDRE                                         r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/FSM_sequential_access_cs_reg[0]/C
                         clock pessimism              0.085    14.128    
                         clock uncertainty           -0.194    13.935    
    SLICE_X34Y433        FDRE (Setup_fdre_C_R)       -0.281    13.654    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/FSM_sequential_access_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         13.654    
                         arrival time                         -12.444    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/FSM_sequential_access_cs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.488ns  (logic 0.259ns (3.051%)  route 8.229ns (96.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.043ns = ( 14.043 - 10.000 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.319     3.956    u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/S_AXI_ACLK
    SLICE_X58Y292        FDRE                                         r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y292        FDRE (Prop_fdre_C_Q)         0.259     4.215 r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/Q
                         net (fo=574, routed)         8.229    12.444    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X34Y433        FDRE                                         r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/FSM_sequential_access_cs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.630    14.043    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y433        FDRE                                         r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/FSM_sequential_access_cs_reg[1]/C
                         clock pessimism              0.085    14.128    
                         clock uncertainty           -0.194    13.935    
    SLICE_X34Y433        FDRE (Setup_fdre_C_R)       -0.281    13.654    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/FSM_sequential_access_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         13.654    
                         arrival time                         -12.444    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/FSM_sequential_access_cs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.488ns  (logic 0.259ns (3.051%)  route 8.229ns (96.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.043ns = ( 14.043 - 10.000 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.319     3.956    u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/S_AXI_ACLK
    SLICE_X58Y292        FDRE                                         r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y292        FDRE (Prop_fdre_C_Q)         0.259     4.215 r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/Q
                         net (fo=574, routed)         8.229    12.444    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X34Y433        FDRE                                         r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/FSM_sequential_access_cs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.630    14.043    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y433        FDRE                                         r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/FSM_sequential_access_cs_reg[2]/C
                         clock pessimism              0.085    14.128    
                         clock uncertainty           -0.194    13.935    
    SLICE_X34Y433        FDRE (Setup_fdre_C_R)       -0.281    13.654    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/FSM_sequential_access_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         13.654    
                         arrival time                         -12.444    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_wready_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.614ns  (logic 0.259ns (3.007%)  route 8.355ns (96.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.243ns = ( 14.243 - 10.000 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.319     3.956    u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/S_AXI_ACLK
    SLICE_X58Y292        FDRE                                         r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y292        FDRE (Prop_fdre_C_Q)         0.259     4.215 r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/Q
                         net (fo=574, routed)         8.355    12.570    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X20Y93         FDRE                                         r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_wready_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.830    14.243    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y93         FDRE                                         r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_wready_reg_reg/C
                         clock pessimism              0.085    14.328    
                         clock uncertainty           -0.194    14.135    
    SLICE_X20Y93         FDRE (Setup_fdre_C_R)       -0.304    13.831    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_wready_reg_reg
  -------------------------------------------------------------------
                         required time                         13.831    
                         arrival time                         -12.570    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.310ns  (logic 0.259ns (3.117%)  route 8.051ns (96.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.044ns = ( 14.044 - 10.000 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.319     3.956    u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/S_AXI_ACLK
    SLICE_X58Y292        FDRE                                         r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y292        FDRE (Prop_fdre_C_Q)         0.259     4.215 r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/Q
                         net (fo=574, routed)         8.051    12.266    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X34Y434        FDRE                                         r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.631    14.044    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y434        FDRE                                         r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_reg[0]/C
                         clock pessimism              0.085    14.129    
                         clock uncertainty           -0.194    13.936    
    SLICE_X34Y434        FDRE (Setup_fdre_C_R)       -0.281    13.655    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                         -12.266    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rvalid_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.310ns  (logic 0.259ns (3.117%)  route 8.051ns (96.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.044ns = ( 14.044 - 10.000 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.319     3.956    u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/S_AXI_ACLK
    SLICE_X58Y292        FDRE                                         r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y292        FDRE (Prop_fdre_C_Q)         0.259     4.215 r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/Q
                         net (fo=574, routed)         8.051    12.266    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X34Y434        FDRE                                         r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rvalid_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.631    14.044    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y434        FDRE                                         r  u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rvalid_reg_reg/C
                         clock pessimism              0.085    14.129    
                         clock uncertainty           -0.194    13.936    
    SLICE_X34Y434        FDRE (Setup_fdre_C_R)       -0.281    13.655    u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rvalid_reg_reg
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                         -12.266    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/counter_en_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 0.259ns (3.067%)  route 8.186ns (96.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 14.245 - 10.000 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.319     3.956    u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/S_AXI_ACLK
    SLICE_X58Y292        FDRE                                         r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y292        FDRE (Prop_fdre_C_Q)         0.259     4.215 r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/Q
                         net (fo=574, routed)         8.186    12.401    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X19Y94         FDRE                                         r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/counter_en_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.832    14.245    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X19Y94         FDRE                                         r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/counter_en_reg_reg/C
                         clock pessimism              0.085    14.330    
                         clock uncertainty           -0.194    14.137    
    SLICE_X19Y94         FDRE (Setup_fdre_C_R)       -0.304    13.833    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/counter_en_reg_reg
  -------------------------------------------------------------------
                         required time                         13.833    
                         arrival time                         -12.401    
  -------------------------------------------------------------------
                         slack                                  1.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/rx_sysref_delay_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.118ns (7.466%)  route 1.462ns (92.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.589     1.740    u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/S_AXI_ACLK
    SLICE_X58Y292        FDRE                                         r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y292        FDRE (Prop_fdre_C_Q)         0.118     1.858 r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/Q
                         net (fo=574, routed)         1.462     3.321    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif_n_67
    SLICE_X19Y337        FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/rx_sysref_delay_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.980     2.285    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/s_axi_aclk
    SLICE_X19Y337        FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/rx_sysref_delay_reg[1]/C
                         clock pessimism             -0.081     2.204    
                         clock uncertainty            0.194     2.398    
    SLICE_X19Y337        FDRE (Hold_fdre_C_R)        -0.014     2.384    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/rx_sysref_delay_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           3.321    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/rx_sysref_delay_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.118ns (7.466%)  route 1.462ns (92.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.589     1.740    u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/S_AXI_ACLK
    SLICE_X58Y292        FDRE                                         r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y292        FDRE (Prop_fdre_C_Q)         0.118     1.858 r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/Q
                         net (fo=574, routed)         1.462     3.321    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif_n_67
    SLICE_X19Y337        FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/rx_sysref_delay_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.980     2.285    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/s_axi_aclk
    SLICE_X19Y337        FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/rx_sysref_delay_reg[2]/C
                         clock pessimism             -0.081     2.204    
                         clock uncertainty            0.194     2.398    
    SLICE_X19Y337        FDRE (Hold_fdre_C_R)        -0.014     2.384    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/rx_sysref_delay_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           3.321    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/rx_sysref_delay_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.118ns (7.466%)  route 1.462ns (92.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.589     1.740    u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/S_AXI_ACLK
    SLICE_X58Y292        FDRE                                         r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y292        FDRE (Prop_fdre_C_Q)         0.118     1.858 r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/Q
                         net (fo=574, routed)         1.462     3.321    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif_n_67
    SLICE_X19Y337        FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/rx_sysref_delay_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.980     2.285    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/s_axi_aclk
    SLICE_X19Y337        FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/rx_sysref_delay_reg[3]/C
                         clock pessimism             -0.081     2.204    
                         clock uncertainty            0.194     2.398    
    SLICE_X19Y337        FDRE (Hold_fdre_C_R)        -0.014     2.384    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/rx_sysref_delay_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           3.321    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/rx_sysref_delay_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.118ns (7.079%)  route 1.549ns (92.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.589     1.740    u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/S_AXI_ACLK
    SLICE_X58Y292        FDRE                                         r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y292        FDRE (Prop_fdre_C_Q)         0.118     1.858 r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/Q
                         net (fo=574, routed)         1.549     3.407    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif_n_67
    SLICE_X19Y339        FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/rx_sysref_delay_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.982     2.287    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/s_axi_aclk
    SLICE_X19Y339        FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/rx_sysref_delay_reg[0]/C
                         clock pessimism             -0.081     2.206    
                         clock uncertainty            0.194     2.400    
    SLICE_X19Y339        FDRE (Hold_fdre_C_R)        -0.014     2.386    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/rx_sysref_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.386    
                         arrival time                           3.407    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.110ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/rx_cfg_frames_per_multi_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.118ns (6.708%)  route 1.641ns (93.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.589     1.740    u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/S_AXI_ACLK
    SLICE_X58Y292        FDRE                                         r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y292        FDRE (Prop_fdre_C_Q)         0.118     1.858 r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/Q
                         net (fo=574, routed)         1.641     3.500    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif_n_67
    SLICE_X15Y341        FDSE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/rx_cfg_frames_per_multi_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.986     2.291    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/s_axi_aclk
    SLICE_X15Y341        FDSE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/rx_cfg_frames_per_multi_reg[3]/C
                         clock pessimism             -0.081     2.210    
                         clock uncertainty            0.194     2.404    
    SLICE_X15Y341        FDSE (Hold_fdse_C_S)        -0.014     2.390    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/rx_cfg_frames_per_multi_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.110ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/rx_cfg_frames_per_multi_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.118ns (6.708%)  route 1.641ns (93.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.589     1.740    u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/S_AXI_ACLK
    SLICE_X58Y292        FDRE                                         r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y292        FDRE (Prop_fdre_C_Q)         0.118     1.858 r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/Q
                         net (fo=574, routed)         1.641     3.500    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif_n_67
    SLICE_X15Y341        FDSE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/rx_cfg_frames_per_multi_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.986     2.291    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/s_axi_aclk
    SLICE_X15Y341        FDSE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/rx_cfg_frames_per_multi_reg[4]/C
                         clock pessimism             -0.081     2.210    
                         clock uncertainty            0.194     2.404    
    SLICE_X15Y341        FDSE (Hold_fdse_C_S)        -0.014     2.390    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/rx_cfg_frames_per_multi_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.118ns (6.486%)  route 1.701ns (93.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.589     1.740    u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/S_AXI_ACLK
    SLICE_X58Y292        FDRE                                         r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y292        FDRE (Prop_fdre_C_Q)         0.118     1.858 r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/Q
                         net (fo=574, routed)         1.701     3.560    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X12Y335        FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.983     2.288    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y335        FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_reg[0]/C
                         clock pessimism             -0.081     2.207    
                         clock uncertainty            0.194     2.401    
    SLICE_X12Y335        FDRE (Hold_fdre_C_R)         0.006     2.407    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           3.560    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rvalid_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.118ns (6.486%)  route 1.701ns (93.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.589     1.740    u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/S_AXI_ACLK
    SLICE_X58Y292        FDRE                                         r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y292        FDRE (Prop_fdre_C_Q)         0.118     1.858 r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/Q
                         net (fo=574, routed)         1.701     3.560    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X12Y335        FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rvalid_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.983     2.288    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y335        FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rvalid_reg_reg/C
                         clock pessimism             -0.081     2.207    
                         clock uncertainty            0.194     2.401    
    SLICE_X12Y335        FDRE (Hold_fdre_C_R)         0.006     2.407    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rvalid_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           3.560    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.173ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_arready_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.118ns (6.486%)  route 1.701ns (93.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.589     1.740    u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/S_AXI_ACLK
    SLICE_X58Y292        FDRE                                         r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y292        FDRE (Prop_fdre_C_Q)         0.118     1.858 r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/Q
                         net (fo=574, routed)         1.701     3.560    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X13Y335        FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_arready_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.983     2.288    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y335        FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_arready_reg_reg/C
                         clock pessimism             -0.081     2.207    
                         clock uncertainty            0.194     2.401    
    SLICE_X13Y335        FDRE (Hold_fdre_C_R)        -0.014     2.387    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_arready_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.387    
                         arrival time                           3.560    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_bvalid_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.118ns (6.486%)  route 1.701ns (93.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.589     1.740    u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/S_AXI_ACLK
    SLICE_X58Y292        FDRE                                         r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y292        FDRE (Prop_fdre_C_Q)         0.118     1.858 r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/Q
                         net (fo=574, routed)         1.701     3.560    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X13Y335        FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_bvalid_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.983     2.288    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y335        FDRE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_bvalid_reg_reg/C
                         clock pessimism             -0.081     2.207    
                         clock uncertainty            0.194     2.401    
    SLICE_X13Y335        FDRE (Hold_fdre_C_R)        -0.014     2.387    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_bvalid_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.387    
                         arrival time                           3.560    
  -------------------------------------------------------------------
                         slack                                  1.173    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.258ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.258ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.763ns  (logic 0.259ns (33.927%)  route 0.504ns (66.073%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y307                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X172Y307       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.504     0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X172Y309       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X172Y309       FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.763    
  -------------------------------------------------------------------
                         slack                                 32.258    

Slack (MET) :             32.394ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.517ns  (logic 0.204ns (39.459%)  route 0.313ns (60.541%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y323                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X177Y323       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.313     0.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X179Y323       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X179Y323       FDCE (Setup_fdce_C_D)       -0.089    32.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.911    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                 32.394    

Slack (MET) :             32.468ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.522ns  (logic 0.259ns (49.642%)  route 0.263ns (50.358%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y323                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X180Y323       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.263     0.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X179Y323       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X179Y323       FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                 32.468    

Slack (MET) :             32.475ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.516ns  (logic 0.223ns (43.223%)  route 0.293ns (56.777%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y308                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X173Y308       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.293     0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X171Y307       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X171Y307       FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                 32.475    

Slack (MET) :             32.492ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.530ns  (logic 0.223ns (42.088%)  route 0.307ns (57.912%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y308                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X173Y308       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.307     0.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X172Y309       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X172Y309       FDCE (Setup_fdce_C_D)        0.022    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.022    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                 32.492    

Slack (MET) :             32.500ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.491ns  (logic 0.223ns (45.442%)  route 0.268ns (54.558%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y323                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X177Y323       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.268     0.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X177Y324       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X177Y324       FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                 32.500    

Slack (MET) :             32.502ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.488ns  (logic 0.223ns (45.721%)  route 0.265ns (54.279%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y308                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X173Y308       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.265     0.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X171Y307       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X171Y307       FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                 32.502    

Slack (MET) :             32.512ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.509ns  (logic 0.223ns (43.854%)  route 0.286ns (56.146%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y323                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X177Y323       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.286     0.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X178Y323       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X178Y323       FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                 32.512    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/my_axi_lite_writer/reg_avalid_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.860ns  (logic 0.259ns (2.923%)  route 8.601ns (97.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 14.155 - 10.000 ) 
    Source Clock Delay      (SCD):    4.129ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.492     4.129    xpm_cdc_async_rst_jesd_rst_p_axi/dest_clk
    SLICE_X206Y244       FDCE                                         r  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y244       FDCE (Prop_fdce_C_Q)         0.259     4.388 f  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/Q
                         net (fo=736, routed)         8.601    12.989    int_dac_top/top_dac1_int/my_axi_lite_writer/rst_axi_vio
    SLICE_X167Y54        FDCE                                         f  int_dac_top/top_dac1_int/my_axi_lite_writer/reg_avalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.742    14.155    int_dac_top/top_dac1_int/my_axi_lite_writer/s_axi_aclk
    SLICE_X167Y54        FDCE                                         r  int_dac_top/top_dac1_int/my_axi_lite_writer/reg_avalid_reg/C
                         clock pessimism              0.237    14.392    
                         clock uncertainty           -0.074    14.319    
    SLICE_X167Y54        FDCE (Recov_fdce_C_CLR)     -0.212    14.107    int_dac_top/top_dac1_int/my_axi_lite_writer/reg_avalid_reg
  -------------------------------------------------------------------
                         required time                         14.107    
                         arrival time                         -12.989    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/my_axi_lite_writer/reg_bready_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.860ns  (logic 0.259ns (2.923%)  route 8.601ns (97.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 14.155 - 10.000 ) 
    Source Clock Delay      (SCD):    4.129ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.492     4.129    xpm_cdc_async_rst_jesd_rst_p_axi/dest_clk
    SLICE_X206Y244       FDCE                                         r  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y244       FDCE (Prop_fdce_C_Q)         0.259     4.388 f  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/Q
                         net (fo=736, routed)         8.601    12.989    int_dac_top/top_dac1_int/my_axi_lite_writer/rst_axi_vio
    SLICE_X167Y54        FDCE                                         f  int_dac_top/top_dac1_int/my_axi_lite_writer/reg_bready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.742    14.155    int_dac_top/top_dac1_int/my_axi_lite_writer/s_axi_aclk
    SLICE_X167Y54        FDCE                                         r  int_dac_top/top_dac1_int/my_axi_lite_writer/reg_bready_reg/C
                         clock pessimism              0.237    14.392    
                         clock uncertainty           -0.074    14.319    
    SLICE_X167Y54        FDCE (Recov_fdce_C_CLR)     -0.212    14.107    int_dac_top/top_dac1_int/my_axi_lite_writer/reg_bready_reg
  -------------------------------------------------------------------
                         required time                         14.107    
                         arrival time                         -12.989    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/my_axi_lite_writer/reg_dvalid_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.860ns  (logic 0.259ns (2.923%)  route 8.601ns (97.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 14.155 - 10.000 ) 
    Source Clock Delay      (SCD):    4.129ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.492     4.129    xpm_cdc_async_rst_jesd_rst_p_axi/dest_clk
    SLICE_X206Y244       FDCE                                         r  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y244       FDCE (Prop_fdce_C_Q)         0.259     4.388 f  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/Q
                         net (fo=736, routed)         8.601    12.989    int_dac_top/top_dac1_int/my_axi_lite_writer/rst_axi_vio
    SLICE_X167Y54        FDCE                                         f  int_dac_top/top_dac1_int/my_axi_lite_writer/reg_dvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.742    14.155    int_dac_top/top_dac1_int/my_axi_lite_writer/s_axi_aclk
    SLICE_X167Y54        FDCE                                         r  int_dac_top/top_dac1_int/my_axi_lite_writer/reg_dvalid_reg/C
                         clock pessimism              0.237    14.392    
                         clock uncertainty           -0.074    14.319    
    SLICE_X167Y54        FDCE (Recov_fdce_C_CLR)     -0.212    14.107    int_dac_top/top_dac1_int/my_axi_lite_writer/reg_dvalid_reg
  -------------------------------------------------------------------
                         required time                         14.107    
                         arrival time                         -12.989    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/my_axi_lite_writer/FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.752ns  (logic 0.259ns (2.959%)  route 8.493ns (97.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 14.155 - 10.000 ) 
    Source Clock Delay      (SCD):    4.129ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.492     4.129    xpm_cdc_async_rst_jesd_rst_p_axi/dest_clk
    SLICE_X206Y244       FDCE                                         r  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y244       FDCE (Prop_fdce_C_Q)         0.259     4.388 f  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/Q
                         net (fo=736, routed)         8.493    12.881    int_dac_top/top_dac1_int/my_axi_lite_writer/rst_axi_vio
    SLICE_X167Y53        FDCE                                         f  int_dac_top/top_dac1_int/my_axi_lite_writer/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.742    14.155    int_dac_top/top_dac1_int/my_axi_lite_writer/s_axi_aclk
    SLICE_X167Y53        FDCE                                         r  int_dac_top/top_dac1_int/my_axi_lite_writer/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.237    14.392    
                         clock uncertainty           -0.074    14.319    
    SLICE_X167Y53        FDCE (Recov_fdce_C_CLR)     -0.212    14.107    int_dac_top/top_dac1_int/my_axi_lite_writer/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.107    
                         arrival time                         -12.881    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/my_axi_lite_writer/FSM_onehot_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.752ns  (logic 0.259ns (2.959%)  route 8.493ns (97.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 14.155 - 10.000 ) 
    Source Clock Delay      (SCD):    4.129ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.492     4.129    xpm_cdc_async_rst_jesd_rst_p_axi/dest_clk
    SLICE_X206Y244       FDCE                                         r  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y244       FDCE (Prop_fdce_C_Q)         0.259     4.388 f  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/Q
                         net (fo=736, routed)         8.493    12.881    int_dac_top/top_dac1_int/my_axi_lite_writer/rst_axi_vio
    SLICE_X167Y53        FDCE                                         f  int_dac_top/top_dac1_int/my_axi_lite_writer/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.742    14.155    int_dac_top/top_dac1_int/my_axi_lite_writer/s_axi_aclk
    SLICE_X167Y53        FDCE                                         r  int_dac_top/top_dac1_int/my_axi_lite_writer/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.237    14.392    
                         clock uncertainty           -0.074    14.319    
    SLICE_X167Y53        FDCE (Recov_fdce_C_CLR)     -0.212    14.107    int_dac_top/top_dac1_int/my_axi_lite_writer/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.107    
                         arrival time                         -12.881    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.259ns  (required time - arrival time)
  Source:                 xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/my_axi_lite_writer/FSM_onehot_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.752ns  (logic 0.259ns (2.959%)  route 8.493ns (97.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 14.155 - 10.000 ) 
    Source Clock Delay      (SCD):    4.129ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.492     4.129    xpm_cdc_async_rst_jesd_rst_p_axi/dest_clk
    SLICE_X206Y244       FDCE                                         r  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y244       FDCE (Prop_fdce_C_Q)         0.259     4.388 f  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/Q
                         net (fo=736, routed)         8.493    12.881    int_dac_top/top_dac1_int/my_axi_lite_writer/rst_axi_vio
    SLICE_X167Y53        FDPE                                         f  int_dac_top/top_dac1_int/my_axi_lite_writer/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.742    14.155    int_dac_top/top_dac1_int/my_axi_lite_writer/s_axi_aclk
    SLICE_X167Y53        FDPE                                         r  int_dac_top/top_dac1_int/my_axi_lite_writer/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.237    14.392    
                         clock uncertainty           -0.074    14.319    
    SLICE_X167Y53        FDPE (Recov_fdpe_C_PRE)     -0.178    14.141    int_dac_top/top_dac1_int/my_axi_lite_writer/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.141    
                         arrival time                         -12.881    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/my_axi_lite_writer/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.752ns  (logic 0.259ns (2.959%)  route 8.493ns (97.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 14.155 - 10.000 ) 
    Source Clock Delay      (SCD):    4.129ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.492     4.129    xpm_cdc_async_rst_jesd_rst_p_axi/dest_clk
    SLICE_X206Y244       FDCE                                         r  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y244       FDCE (Prop_fdce_C_Q)         0.259     4.388 f  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/Q
                         net (fo=736, routed)         8.493    12.881    int_dac_top/top_dac1_int/my_axi_lite_writer/rst_axi_vio
    SLICE_X166Y53        FDCE                                         f  int_dac_top/top_dac1_int/my_axi_lite_writer/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.742    14.155    int_dac_top/top_dac1_int/my_axi_lite_writer/s_axi_aclk
    SLICE_X166Y53        FDCE                                         r  int_dac_top/top_dac1_int/my_axi_lite_writer/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.237    14.392    
                         clock uncertainty           -0.074    14.319    
    SLICE_X166Y53        FDCE (Recov_fdce_C_CLR)     -0.154    14.165    int_dac_top/top_dac1_int/my_axi_lite_writer/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.165    
                         arrival time                         -12.881    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/my_axi_lite_writer/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.752ns  (logic 0.259ns (2.959%)  route 8.493ns (97.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 14.155 - 10.000 ) 
    Source Clock Delay      (SCD):    4.129ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.492     4.129    xpm_cdc_async_rst_jesd_rst_p_axi/dest_clk
    SLICE_X206Y244       FDCE                                         r  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y244       FDCE (Prop_fdce_C_Q)         0.259     4.388 f  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/Q
                         net (fo=736, routed)         8.493    12.881    int_dac_top/top_dac1_int/my_axi_lite_writer/rst_axi_vio
    SLICE_X166Y53        FDCE                                         f  int_dac_top/top_dac1_int/my_axi_lite_writer/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.742    14.155    int_dac_top/top_dac1_int/my_axi_lite_writer/s_axi_aclk
    SLICE_X166Y53        FDCE                                         r  int_dac_top/top_dac1_int/my_axi_lite_writer/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.237    14.392    
                         clock uncertainty           -0.074    14.319    
    SLICE_X166Y53        FDCE (Recov_fdce_C_CLR)     -0.154    14.165    int_dac_top/top_dac1_int/my_axi_lite_writer/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.165    
                         arrival time                         -12.881    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/my_axi_lite_writer/busy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.752ns  (logic 0.259ns (2.959%)  route 8.493ns (97.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 14.155 - 10.000 ) 
    Source Clock Delay      (SCD):    4.129ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.492     4.129    xpm_cdc_async_rst_jesd_rst_p_axi/dest_clk
    SLICE_X206Y244       FDCE                                         r  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y244       FDCE (Prop_fdce_C_Q)         0.259     4.388 f  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/Q
                         net (fo=736, routed)         8.493    12.881    int_dac_top/top_dac1_int/my_axi_lite_writer/rst_axi_vio
    SLICE_X166Y53        FDCE                                         f  int_dac_top/top_dac1_int/my_axi_lite_writer/busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.742    14.155    int_dac_top/top_dac1_int/my_axi_lite_writer/s_axi_aclk
    SLICE_X166Y53        FDCE                                         r  int_dac_top/top_dac1_int/my_axi_lite_writer/busy_reg/C
                         clock pessimism              0.237    14.392    
                         clock uncertainty           -0.074    14.319    
    SLICE_X166Y53        FDCE (Recov_fdce_C_CLR)     -0.154    14.165    int_dac_top/top_dac1_int/my_axi_lite_writer/busy_reg
  -------------------------------------------------------------------
                         required time                         14.165    
                         arrival time                         -12.881    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac4_int/my_axi_lite_writer/reg_dvalid_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.206ns  (logic 0.259ns (3.156%)  route 7.947ns (96.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 14.014 - 10.000 ) 
    Source Clock Delay      (SCD):    4.129ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.492     4.129    xpm_cdc_async_rst_jesd_rst_p_axi/dest_clk
    SLICE_X206Y244       FDCE                                         r  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y244       FDCE (Prop_fdce_C_Q)         0.259     4.388 f  xpm_cdc_async_rst_jesd_rst_p_axi/arststages_ff_reg[3]/Q
                         net (fo=736, routed)         7.947    12.335    int_dac_top/top_dac4_int/my_axi_lite_writer/rst_axi_vio
    SLICE_X165Y439       FDCE                                         f  int_dac_top/top_dac4_int/my_axi_lite_writer/reg_dvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.601    14.014    int_dac_top/top_dac4_int/my_axi_lite_writer/s_axi_aclk
    SLICE_X165Y439       FDCE                                         r  int_dac_top/top_dac4_int/my_axi_lite_writer/reg_dvalid_reg/C
                         clock pessimism              0.224    14.238    
                         clock uncertainty           -0.074    14.165    
    SLICE_X165Y439       FDCE (Recov_fdce_C_CLR)     -0.212    13.953    int_dac_top/top_dac4_int/my_axi_lite_writer/reg_dvalid_reg
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                         -12.335    
  -------------------------------------------------------------------
                         slack                                  1.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/QPLL_RESET_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/rxpmareset_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.100ns (30.431%)  route 0.229ns (69.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.774     1.925    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X215Y349       FDRE                                         r  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/QPLL_RESET_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y349       FDRE (Prop_fdre_C_Q)         0.100     2.025 f  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/QPLL_RESET_reg_rep__1/Q
                         net (fo=102, routed)         0.229     2.254    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/rxpmareset_o_reg_0[0]
    SLICE_X221Y355       FDCE                                         f  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/rxpmareset_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.103     2.408    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/gt4_drpclk_in
    SLICE_X221Y355       FDCE                                         r  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/rxpmareset_o_reg/C
                         clock pessimism             -0.182     2.226    
    SLICE_X221Y355       FDCE (Remov_fdce_C_CLR)     -0.069     2.157    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/rxpmareset_o_reg
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/QPLL_RESET_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/rd_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.091ns (25.264%)  route 0.269ns (74.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.774     1.925    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X215Y349       FDRE                                         r  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/QPLL_RESET_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y349       FDRE (Prop_fdre_C_Q)         0.091     2.016 f  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/QPLL_RESET_reg_rep__0/Q
                         net (fo=102, routed)         0.269     2.286    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]_0[0]
    SLICE_X219Y350       FDCE                                         f  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/rd_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.104     2.409    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/gt4_drpclk_in
    SLICE_X219Y350       FDCE                                         r  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/rd_data_reg[2]/C
                         clock pessimism             -0.182     2.227    
    SLICE_X219Y350       FDCE (Remov_fdce_C_CLR)     -0.107     2.120    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/rd_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/QPLL_RESET_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/rd_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.091ns (25.264%)  route 0.269ns (74.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.774     1.925    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X215Y349       FDRE                                         r  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/QPLL_RESET_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y349       FDRE (Prop_fdre_C_Q)         0.091     2.016 f  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/QPLL_RESET_reg_rep__0/Q
                         net (fo=102, routed)         0.269     2.286    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]_0[0]
    SLICE_X219Y350       FDCE                                         f  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/rd_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.104     2.409    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/gt4_drpclk_in
    SLICE_X219Y350       FDCE                                         r  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/rd_data_reg[3]/C
                         clock pessimism             -0.182     2.227    
    SLICE_X219Y350       FDCE (Remov_fdce_C_CLR)     -0.107     2.120    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/QPLL_RESET_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/rd_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.091ns (25.264%)  route 0.269ns (74.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.774     1.925    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X215Y349       FDRE                                         r  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/QPLL_RESET_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y349       FDRE (Prop_fdre_C_Q)         0.091     2.016 f  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/QPLL_RESET_reg_rep__0/Q
                         net (fo=102, routed)         0.269     2.286    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]_0[0]
    SLICE_X219Y350       FDCE                                         f  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/rd_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.104     2.409    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/gt4_drpclk_in
    SLICE_X219Y350       FDCE                                         r  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/rd_data_reg[4]/C
                         clock pessimism             -0.182     2.227    
    SLICE_X219Y350       FDCE (Remov_fdce_C_CLR)     -0.107     2.120    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/QPLL_RESET_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/rd_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.091ns (25.264%)  route 0.269ns (74.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.774     1.925    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X215Y349       FDRE                                         r  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/QPLL_RESET_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y349       FDRE (Prop_fdre_C_Q)         0.091     2.016 f  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/QPLL_RESET_reg_rep__0/Q
                         net (fo=102, routed)         0.269     2.286    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]_0[0]
    SLICE_X219Y350       FDCE                                         f  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/rd_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.104     2.409    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/gt4_drpclk_in
    SLICE_X219Y350       FDCE                                         r  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/rd_data_reg[5]/C
                         clock pessimism             -0.182     2.227    
    SLICE_X219Y350       FDCE (Remov_fdce_C_CLR)     -0.107     2.120    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/rd_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/QPLL_RESET_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/rd_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.091ns (25.264%)  route 0.269ns (74.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.774     1.925    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X215Y349       FDRE                                         r  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/QPLL_RESET_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y349       FDRE (Prop_fdre_C_Q)         0.091     2.016 f  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/QPLL_RESET_reg_rep__0/Q
                         net (fo=102, routed)         0.269     2.286    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]_0[0]
    SLICE_X219Y350       FDCE                                         f  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/rd_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.104     2.409    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/gt4_drpclk_in
    SLICE_X219Y350       FDCE                                         r  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/rd_data_reg[6]/C
                         clock pessimism             -0.182     2.227    
    SLICE_X219Y350       FDCE (Remov_fdce_C_CLR)     -0.107     2.120    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/QPLL_RESET_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/rd_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.091ns (25.264%)  route 0.269ns (74.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.774     1.925    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X215Y349       FDRE                                         r  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/QPLL_RESET_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y349       FDRE (Prop_fdre_C_Q)         0.091     2.016 f  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/QPLL_RESET_reg_rep__0/Q
                         net (fo=102, routed)         0.269     2.286    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]_0[0]
    SLICE_X219Y350       FDCE                                         f  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/rd_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.104     2.409    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/gt4_drpclk_in
    SLICE_X219Y350       FDCE                                         r  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/rd_data_reg[7]/C
                         clock pessimism             -0.182     2.227    
    SLICE_X219Y350       FDCE (Remov_fdce_C_CLR)     -0.107     2.120    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/gtrxreset_seq_i/rd_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/QPLL_RESET_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/rd_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.091ns (22.632%)  route 0.311ns (77.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.774     1.925    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X215Y349       FDRE                                         r  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/QPLL_RESET_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y349       FDRE (Prop_fdre_C_Q)         0.091     2.016 f  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/QPLL_RESET_reg_rep__0/Q
                         net (fo=102, routed)         0.311     2.328    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/FSM_onehot_state_reg[4]_0[0]
    SLICE_X220Y351       FDCE                                         f  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/rd_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.104     2.409    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/gt4_drpclk_in
    SLICE_X220Y351       FDCE                                         r  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/rd_data_reg[2]/C
                         clock pessimism             -0.182     2.227    
    SLICE_X220Y351       FDCE (Remov_fdce_C_CLR)     -0.088     2.139    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/rd_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/QPLL_RESET_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/rd_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.091ns (22.632%)  route 0.311ns (77.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.774     1.925    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X215Y349       FDRE                                         r  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/QPLL_RESET_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y349       FDRE (Prop_fdre_C_Q)         0.091     2.016 f  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/QPLL_RESET_reg_rep__0/Q
                         net (fo=102, routed)         0.311     2.328    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/FSM_onehot_state_reg[4]_0[0]
    SLICE_X220Y351       FDCE                                         f  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/rd_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.104     2.409    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/gt4_drpclk_in
    SLICE_X220Y351       FDCE                                         r  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/rd_data_reg[3]/C
                         clock pessimism             -0.182     2.227    
    SLICE_X220Y351       FDCE (Remov_fdce_C_CLR)     -0.088     2.139    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/QPLL_RESET_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/rd_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.091ns (22.632%)  route 0.311ns (77.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.774     1.925    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X215Y349       FDRE                                         r  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/QPLL_RESET_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y349       FDRE (Prop_fdre_C_Q)         0.091     2.016 f  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/gt_rxresetfsm_i/QPLL_RESET_reg_rep__0/Q
                         net (fo=102, routed)         0.311     2.328    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/FSM_onehot_state_reg[4]_0[0]
    SLICE_X220Y351       FDCE                                         f  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/rd_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.104     2.409    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/gt4_drpclk_in
    SLICE_X220Y351       FDCE                                         r  int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/rd_data_reg[5]/C
                         clock pessimism             -0.182     2.227    
    SLICE_X220Y351       FDCE (Remov_fdce_C_CLR)     -0.088     2.139    int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst/jesd204_tx_phy_gt_i/gt4_jesd204_tx_phy_gt_i/rxpmarst_seq_i/rd_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.188    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/core_reset_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.326ns  (logic 0.223ns (2.391%)  route 9.103ns (97.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.381     4.018    u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y311       FDRE                                         r  u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y311       FDRE (Prop_fdre_C_Q)         0.223     4.241 f  u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=96, routed)          9.103    13.344    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/tx_reset
    SLICE_X214Y53        FDPE                                         f  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/core_reset_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.866    14.279    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/s_axi_aclk
    SLICE_X214Y53        FDPE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/core_reset_reg_reg/C
                         clock pessimism              0.085    14.364    
                         clock uncertainty           -0.194    14.171    
    SLICE_X214Y53        FDPE (Recov_fdpe_C_PRE)     -0.178    13.993    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/core_reset_reg_reg
  -------------------------------------------------------------------
                         required time                         13.993    
                         arrival time                         -13.344    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/state_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.326ns  (logic 0.223ns (2.391%)  route 9.103ns (97.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.381     4.018    u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y311       FDRE                                         r  u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y311       FDRE (Prop_fdre_C_Q)         0.223     4.241 f  u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=96, routed)          9.103    13.344    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/tx_reset
    SLICE_X214Y53        FDPE                                         f  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/state_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.866    14.279    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/s_axi_aclk
    SLICE_X214Y53        FDPE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/state_reg/C
                         clock pessimism              0.085    14.364    
                         clock uncertainty           -0.194    14.171    
    SLICE_X214Y53        FDPE (Recov_fdpe_C_PRE)     -0.178    13.993    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/state_reg
  -------------------------------------------------------------------
                         required time                         13.993    
                         arrival time                         -13.344    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.326ns  (logic 0.223ns (2.391%)  route 9.103ns (97.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.381     4.018    u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y311       FDRE                                         r  u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y311       FDRE (Prop_fdre_C_Q)         0.223     4.241 f  u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=96, routed)          9.103    13.344    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/tx_reset
    SLICE_X214Y53        FDPE                                         f  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.866    14.279    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/s_axi_aclk
    SLICE_X214Y53        FDPE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[0]/C
                         clock pessimism              0.085    14.364    
                         clock uncertainty           -0.194    14.171    
    SLICE_X214Y53        FDPE (Recov_fdpe_C_PRE)     -0.178    13.993    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         13.993    
                         arrival time                         -13.344    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.326ns  (logic 0.223ns (2.391%)  route 9.103ns (97.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.381     4.018    u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y311       FDRE                                         r  u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y311       FDRE (Prop_fdre_C_Q)         0.223     4.241 f  u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=96, routed)          9.103    13.344    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/tx_reset
    SLICE_X214Y53        FDPE                                         f  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.866    14.279    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/s_axi_aclk
    SLICE_X214Y53        FDPE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[1]/C
                         clock pessimism              0.085    14.364    
                         clock uncertainty           -0.194    14.171    
    SLICE_X214Y53        FDPE (Recov_fdpe_C_PRE)     -0.178    13.993    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         13.993    
                         arrival time                         -13.344    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.326ns  (logic 0.223ns (2.391%)  route 9.103ns (97.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.381     4.018    u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y311       FDRE                                         r  u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y311       FDRE (Prop_fdre_C_Q)         0.223     4.241 f  u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=96, routed)          9.103    13.344    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/tx_reset
    SLICE_X214Y53        FDPE                                         f  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.866    14.279    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/s_axi_aclk
    SLICE_X214Y53        FDPE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[2]/C
                         clock pessimism              0.085    14.364    
                         clock uncertainty           -0.194    14.171    
    SLICE_X214Y53        FDPE (Recov_fdpe_C_PRE)     -0.178    13.993    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         13.993    
                         arrival time                         -13.344    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.326ns  (logic 0.223ns (2.391%)  route 9.103ns (97.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.381     4.018    u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y311       FDRE                                         r  u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y311       FDRE (Prop_fdre_C_Q)         0.223     4.241 f  u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=96, routed)          9.103    13.344    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/tx_reset
    SLICE_X214Y53        FDPE                                         f  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.866    14.279    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/s_axi_aclk
    SLICE_X214Y53        FDPE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[3]/C
                         clock pessimism              0.085    14.364    
                         clock uncertainty           -0.194    14.171    
    SLICE_X214Y53        FDPE (Recov_fdpe_C_PRE)     -0.178    13.993    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[3]
  -------------------------------------------------------------------
                         required time                         13.993    
                         arrival time                         -13.344    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.326ns  (logic 0.223ns (2.391%)  route 9.103ns (97.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.381     4.018    u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y311       FDRE                                         r  u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y311       FDRE (Prop_fdre_C_Q)         0.223     4.241 f  u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=96, routed)          9.103    13.344    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/tx_reset
    SLICE_X214Y53        FDPE                                         f  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.866    14.279    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/s_axi_aclk
    SLICE_X214Y53        FDPE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[4]/C
                         clock pessimism              0.085    14.364    
                         clock uncertainty           -0.194    14.171    
    SLICE_X214Y53        FDPE (Recov_fdpe_C_PRE)     -0.178    13.993    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[4]
  -------------------------------------------------------------------
                         required time                         13.993    
                         arrival time                         -13.344    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[10]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.298ns  (logic 0.223ns (2.398%)  route 9.075ns (97.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.381     4.018    u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y311       FDRE                                         r  u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y311       FDRE (Prop_fdre_C_Q)         0.223     4.241 f  u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=96, routed)          9.075    13.316    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/tx_reset
    SLICE_X213Y51        FDPE                                         f  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.865    14.278    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/s_axi_aclk
    SLICE_X213Y51        FDPE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[10]/C
                         clock pessimism              0.085    14.363    
                         clock uncertainty           -0.194    14.170    
    SLICE_X213Y51        FDPE (Recov_fdpe_C_PRE)     -0.178    13.992    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[10]
  -------------------------------------------------------------------
                         required time                         13.992    
                         arrival time                         -13.316    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.298ns  (logic 0.223ns (2.398%)  route 9.075ns (97.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.381     4.018    u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y311       FDRE                                         r  u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y311       FDRE (Prop_fdre_C_Q)         0.223     4.241 f  u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=96, routed)          9.075    13.316    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/tx_reset
    SLICE_X213Y51        FDPE                                         f  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.865    14.278    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/s_axi_aclk
    SLICE_X213Y51        FDPE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[5]/C
                         clock pessimism              0.085    14.363    
                         clock uncertainty           -0.194    14.170    
    SLICE_X213Y51        FDPE (Recov_fdpe_C_PRE)     -0.178    13.992    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[5]
  -------------------------------------------------------------------
                         required time                         13.992    
                         arrival time                         -13.316    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[6]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.298ns  (logic 0.223ns (2.398%)  route 9.075ns (97.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.381     4.018    u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y311       FDRE                                         r  u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y311       FDRE (Prop_fdre_C_Q)         0.223     4.241 f  u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=96, routed)          9.075    13.316    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/tx_reset
    SLICE_X213Y51        FDPE                                         f  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        1.865    14.278    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/s_axi_aclk
    SLICE_X213Y51        FDPE                                         r  int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[6]/C
                         clock pessimism              0.085    14.363    
                         clock uncertainty           -0.194    14.170    
    SLICE_X213Y51        FDPE (Recov_fdpe_C_PRE)     -0.178    13.992    int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i/inst/i_jesd204_tx_reset_block/stretch_reg[6]
  -------------------------------------------------------------------
                         required time                         13.992    
                         arrival time                         -13.316    
  -------------------------------------------------------------------
                         slack                                  0.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/stretch_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.118ns (7.982%)  route 1.360ns (92.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.589     1.740    u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/S_AXI_ACLK
    SLICE_X58Y292        FDRE                                         r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y292        FDRE (Prop_fdre_C_Q)         0.118     1.858 f  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/Q
                         net (fo=574, routed)         1.360     3.219    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/rx_reset
    SLICE_X23Y335        FDPE                                         f  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.977     2.282    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/s_axi_aclk
    SLICE_X23Y335        FDPE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/stretch_reg[0]/C
                         clock pessimism             -0.081     2.201    
                         clock uncertainty            0.194     2.395    
    SLICE_X23Y335        FDPE (Remov_fdpe_C_PRE)     -0.072     2.323    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/stretch_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.118ns (7.982%)  route 1.360ns (92.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.589     1.740    u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/S_AXI_ACLK
    SLICE_X58Y292        FDRE                                         r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y292        FDRE (Prop_fdre_C_Q)         0.118     1.858 f  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/Q
                         net (fo=574, routed)         1.360     3.219    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/rx_reset
    SLICE_X23Y335        FDPE                                         f  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.977     2.282    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/s_axi_aclk
    SLICE_X23Y335        FDPE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/stretch_reg[1]/C
                         clock pessimism             -0.081     2.201    
                         clock uncertainty            0.194     2.395    
    SLICE_X23Y335        FDPE (Remov_fdpe_C_PRE)     -0.072     2.323    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/stretch_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.118ns (7.982%)  route 1.360ns (92.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.589     1.740    u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/S_AXI_ACLK
    SLICE_X58Y292        FDRE                                         r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y292        FDRE (Prop_fdre_C_Q)         0.118     1.858 f  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/Q
                         net (fo=574, routed)         1.360     3.219    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/rx_reset
    SLICE_X23Y335        FDPE                                         f  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.977     2.282    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/s_axi_aclk
    SLICE_X23Y335        FDPE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/stretch_reg[2]/C
                         clock pessimism             -0.081     2.201    
                         clock uncertainty            0.194     2.395    
    SLICE_X23Y335        FDPE (Remov_fdpe_C_PRE)     -0.072     2.323    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/stretch_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.118ns (7.982%)  route 1.360ns (92.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.589     1.740    u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/S_AXI_ACLK
    SLICE_X58Y292        FDRE                                         r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y292        FDRE (Prop_fdre_C_Q)         0.118     1.858 f  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/Q
                         net (fo=574, routed)         1.360     3.219    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/rx_reset
    SLICE_X23Y335        FDPE                                         f  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/stretch_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.977     2.282    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/s_axi_aclk
    SLICE_X23Y335        FDPE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/stretch_reg[3]/C
                         clock pessimism             -0.081     2.201    
                         clock uncertainty            0.194     2.395    
    SLICE_X23Y335        FDPE (Remov_fdpe_C_PRE)     -0.072     2.323    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/stretch_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/stretch_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.118ns (7.982%)  route 1.360ns (92.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.589     1.740    u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/S_AXI_ACLK
    SLICE_X58Y292        FDRE                                         r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y292        FDRE (Prop_fdre_C_Q)         0.118     1.858 f  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/Q
                         net (fo=574, routed)         1.360     3.219    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/rx_reset
    SLICE_X23Y335        FDPE                                         f  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/stretch_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.977     2.282    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/s_axi_aclk
    SLICE_X23Y335        FDPE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/stretch_reg[4]/C
                         clock pessimism             -0.081     2.201    
                         clock uncertainty            0.194     2.395    
    SLICE_X23Y335        FDPE (Remov_fdpe_C_PRE)     -0.072     2.323    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/stretch_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/stretch_reg[5]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.118ns (7.982%)  route 1.360ns (92.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.589     1.740    u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/S_AXI_ACLK
    SLICE_X58Y292        FDRE                                         r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y292        FDRE (Prop_fdre_C_Q)         0.118     1.858 f  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/Q
                         net (fo=574, routed)         1.360     3.219    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/rx_reset
    SLICE_X23Y335        FDPE                                         f  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/stretch_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.977     2.282    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/s_axi_aclk
    SLICE_X23Y335        FDPE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/stretch_reg[5]/C
                         clock pessimism             -0.081     2.201    
                         clock uncertainty            0.194     2.395    
    SLICE_X23Y335        FDPE (Remov_fdpe_C_PRE)     -0.072     2.323    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/stretch_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/stretch_reg[6]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.118ns (7.982%)  route 1.360ns (92.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.589     1.740    u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/S_AXI_ACLK
    SLICE_X58Y292        FDRE                                         r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y292        FDRE (Prop_fdre_C_Q)         0.118     1.858 f  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/Q
                         net (fo=574, routed)         1.360     3.219    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/rx_reset
    SLICE_X23Y335        FDPE                                         f  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/stretch_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.977     2.282    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/s_axi_aclk
    SLICE_X23Y335        FDPE                                         r  u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/stretch_reg[6]/C
                         clock pessimism             -0.081     2.201    
                         clock uncertainty            0.194     2.395    
    SLICE_X23Y335        FDPE (Remov_fdpe_C_PRE)     -0.072     2.323    u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/stretch_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u3_adc_module/u_axi_top/u_axi_cfg/cfg_curr_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.118ns (7.695%)  route 1.416ns (92.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.589     1.740    u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/S_AXI_ACLK
    SLICE_X58Y292        FDRE                                         r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y292        FDRE (Prop_fdre_C_Q)         0.118     1.858 f  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/Q
                         net (fo=574, routed)         1.416     3.274    u2_adc_top/u3_adc_module/u_axi_top/u_axi_cfg/wr_start_reg_0
    SLICE_X18Y335        FDCE                                         f  u2_adc_top/u3_adc_module/u_axi_top/u_axi_cfg/cfg_curr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.979     2.284    u2_adc_top/u3_adc_module/u_axi_top/u_axi_cfg/axi_clk
    SLICE_X18Y335        FDCE                                         r  u2_adc_top/u3_adc_module/u_axi_top/u_axi_cfg/cfg_curr_state_reg[1]/C
                         clock pessimism             -0.081     2.203    
                         clock uncertainty            0.194     2.397    
    SLICE_X18Y335        FDCE (Remov_fdce_C_CLR)     -0.050     2.347    u2_adc_top/u3_adc_module/u_axi_top/u_axi_cfg/cfg_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           3.274    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u3_adc_module/u_axi_top/u_axi_cfg/cfg_curr_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.118ns (7.695%)  route 1.416ns (92.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.589     1.740    u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/S_AXI_ACLK
    SLICE_X58Y292        FDRE                                         r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y292        FDRE (Prop_fdre_C_Q)         0.118     1.858 f  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/Q
                         net (fo=574, routed)         1.416     3.274    u2_adc_top/u3_adc_module/u_axi_top/u_axi_cfg/wr_start_reg_0
    SLICE_X18Y335        FDCE                                         f  u2_adc_top/u3_adc_module/u_axi_top/u_axi_cfg/cfg_curr_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.979     2.284    u2_adc_top/u3_adc_module/u_axi_top/u_axi_cfg/axi_clk
    SLICE_X18Y335        FDCE                                         r  u2_adc_top/u3_adc_module/u_axi_top/u_axi_cfg/cfg_curr_state_reg[2]/C
                         clock pessimism             -0.081     2.203    
                         clock uncertainty            0.194     2.397    
    SLICE_X18Y335        FDCE (Remov_fdce_C_CLR)     -0.050     2.347    u2_adc_top/u3_adc_module/u_axi_top/u_axi_cfg/cfg_curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           3.274    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2_adc_top/u3_adc_module/u_axi_top/u_axi_cfg/rd_start_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.118ns (7.695%)  route 1.416ns (92.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.589     1.740    u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/S_AXI_ACLK
    SLICE_X58Y292        FDRE                                         r  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y292        FDRE (Prop_fdre_C_Q)         0.118     1.858 f  u1_ADC_wrapper/ADC_i/ctrl_204b_0/inst/slv_reg0_reg[0]/Q
                         net (fo=574, routed)         1.416     3.274    u2_adc_top/u3_adc_module/u_axi_top/u_axi_cfg/wr_start_reg_0
    SLICE_X18Y335        FDCE                                         f  u2_adc_top/u3_adc_module/u_axi_top/u_axi_cfg/rd_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout1_buf/O
                         net (fo=8937, routed)        0.979     2.284    u2_adc_top/u3_adc_module/u_axi_top/u_axi_cfg/axi_clk
    SLICE_X18Y335        FDCE                                         r  u2_adc_top/u3_adc_module/u_axi_top/u_axi_cfg/rd_start_reg/C
                         clock pessimism             -0.081     2.203    
                         clock uncertainty            0.194     2.397    
    SLICE_X18Y335        FDCE (Remov_fdce_C_CLR)     -0.050     2.347    u2_adc_top/u3_adc_module/u_axi_top/u_axi_cfg/rd_start_reg
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           3.274    
  -------------------------------------------------------------------
                         slack                                  0.927    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_gt_clk
  To Clock:  clk_out1_gt_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc1_sync_r1_reg/CLR
                            (recovery check against rising-edge clock clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_gt_clk rise@4.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.236ns (9.172%)  route 2.337ns (90.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 2.404 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.944ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.994     0.994 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.075    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.450    -5.375 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700    -3.675    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.582 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.638    -1.944    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/dest_clk
    SLICE_X14Y197        FDPE                                         r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y197        FDPE (Prop_fdpe_C_Q)         0.236    -1.708 f  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/Q
                         net (fo=454, routed)         2.337     0.629    u3_adc_analysis_n_0
    SLICE_X37Y260        FDCE                                         f  adc1_sync_r1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      4.000     4.000 r  
    AU13                                              0.000     4.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     4.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.891     4.891 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.877    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.362    -0.485 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.565     1.080    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.163 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.241     2.404    adc_clk1
    SLICE_X37Y260        FDCE                                         r  adc1_sync_r1_reg/C
                         clock pessimism             -0.745     1.659    
                         clock uncertainty           -0.063     1.596    
    SLICE_X37Y260        FDCE (Recov_fdce_C_CLR)     -0.293     1.303    adc1_sync_r1_reg
  -------------------------------------------------------------------
                         required time                          1.303    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc1_sync_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_gt_clk rise@4.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.236ns (9.172%)  route 2.337ns (90.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 2.404 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.944ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.994     0.994 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.075    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.450    -5.375 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700    -3.675    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.582 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.638    -1.944    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/dest_clk
    SLICE_X14Y197        FDPE                                         r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y197        FDPE (Prop_fdpe_C_Q)         0.236    -1.708 f  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/Q
                         net (fo=454, routed)         2.337     0.629    u3_adc_analysis_n_0
    SLICE_X37Y260        FDCE                                         f  adc1_sync_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      4.000     4.000 r  
    AU13                                              0.000     4.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     4.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.891     4.891 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.877    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.362    -0.485 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.565     1.080    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.163 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.241     2.404    adc_clk1
    SLICE_X37Y260        FDCE                                         r  adc1_sync_r_reg/C
                         clock pessimism             -0.745     1.659    
                         clock uncertainty           -0.063     1.596    
    SLICE_X37Y260        FDCE (Recov_fdce_C_CLR)     -0.293     1.303    adc1_sync_r_reg
  -------------------------------------------------------------------
                         required time                          1.303    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc1_sync_done_reg/CLR
                            (recovery check against rising-edge clock clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_gt_clk rise@4.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.236ns (9.376%)  route 2.281ns (90.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 2.403 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.944ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.994     0.994 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.075    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.450    -5.375 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700    -3.675    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.582 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.638    -1.944    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/dest_clk
    SLICE_X14Y197        FDPE                                         r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y197        FDPE (Prop_fdpe_C_Q)         0.236    -1.708 f  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/Q
                         net (fo=454, routed)         2.281     0.573    u3_adc_analysis_n_0
    SLICE_X37Y262        FDCE                                         f  adc1_sync_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      4.000     4.000 r  
    AU13                                              0.000     4.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     4.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.891     4.891 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.877    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.362    -0.485 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.565     1.080    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.163 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.240     2.403    adc_clk1
    SLICE_X37Y262        FDCE                                         r  adc1_sync_done_reg/C
                         clock pessimism             -0.745     1.658    
                         clock uncertainty           -0.063     1.595    
    SLICE_X37Y262        FDCE (Recov_fdce_C_CLR)     -0.293     1.302    adc1_sync_done_reg
  -------------------------------------------------------------------
                         required time                          1.302    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc1_sync_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_gt_clk rise@4.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.236ns (9.175%)  route 2.336ns (90.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 2.403 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.944ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.994     0.994 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.075    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.450    -5.375 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700    -3.675    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.582 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.638    -1.944    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/dest_clk
    SLICE_X14Y197        FDPE                                         r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y197        FDPE (Prop_fdpe_C_Q)         0.236    -1.708 f  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/Q
                         net (fo=454, routed)         2.336     0.628    u3_adc_analysis_n_0
    SLICE_X36Y261        FDCE                                         f  adc1_sync_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      4.000     4.000 r  
    AU13                                              0.000     4.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     4.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.891     4.891 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.877    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.362    -0.485 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.565     1.080    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.163 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.240     2.403    adc_clk1
    SLICE_X36Y261        FDCE                                         r  adc1_sync_cnt_reg[10]/C
                         clock pessimism             -0.745     1.658    
                         clock uncertainty           -0.063     1.595    
    SLICE_X36Y261        FDCE (Recov_fdce_C_CLR)     -0.235     1.360    adc1_sync_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          1.360    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc1_sync_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_gt_clk rise@4.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.236ns (9.175%)  route 2.336ns (90.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 2.403 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.944ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.994     0.994 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.075    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.450    -5.375 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700    -3.675    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.582 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.638    -1.944    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/dest_clk
    SLICE_X14Y197        FDPE                                         r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y197        FDPE (Prop_fdpe_C_Q)         0.236    -1.708 f  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/Q
                         net (fo=454, routed)         2.336     0.628    u3_adc_analysis_n_0
    SLICE_X36Y261        FDCE                                         f  adc1_sync_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      4.000     4.000 r  
    AU13                                              0.000     4.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     4.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.891     4.891 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.877    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.362    -0.485 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.565     1.080    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.163 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.240     2.403    adc_clk1
    SLICE_X36Y261        FDCE                                         r  adc1_sync_cnt_reg[11]/C
                         clock pessimism             -0.745     1.658    
                         clock uncertainty           -0.063     1.595    
    SLICE_X36Y261        FDCE (Recov_fdce_C_CLR)     -0.235     1.360    adc1_sync_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          1.360    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc1_sync_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_gt_clk rise@4.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.236ns (9.175%)  route 2.336ns (90.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 2.403 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.944ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.994     0.994 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.075    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.450    -5.375 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700    -3.675    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.582 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.638    -1.944    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/dest_clk
    SLICE_X14Y197        FDPE                                         r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y197        FDPE (Prop_fdpe_C_Q)         0.236    -1.708 f  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/Q
                         net (fo=454, routed)         2.336     0.628    u3_adc_analysis_n_0
    SLICE_X36Y261        FDCE                                         f  adc1_sync_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      4.000     4.000 r  
    AU13                                              0.000     4.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     4.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.891     4.891 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.877    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.362    -0.485 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.565     1.080    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.163 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.240     2.403    adc_clk1
    SLICE_X36Y261        FDCE                                         r  adc1_sync_cnt_reg[8]/C
                         clock pessimism             -0.745     1.658    
                         clock uncertainty           -0.063     1.595    
    SLICE_X36Y261        FDCE (Recov_fdce_C_CLR)     -0.235     1.360    adc1_sync_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          1.360    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc1_sync_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_gt_clk rise@4.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.236ns (9.175%)  route 2.336ns (90.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 2.403 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.944ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.994     0.994 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.075    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.450    -5.375 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700    -3.675    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.582 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.638    -1.944    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/dest_clk
    SLICE_X14Y197        FDPE                                         r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y197        FDPE (Prop_fdpe_C_Q)         0.236    -1.708 f  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/Q
                         net (fo=454, routed)         2.336     0.628    u3_adc_analysis_n_0
    SLICE_X36Y261        FDCE                                         f  adc1_sync_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      4.000     4.000 r  
    AU13                                              0.000     4.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     4.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.891     4.891 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.877    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.362    -0.485 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.565     1.080    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.163 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.240     2.403    adc_clk1
    SLICE_X36Y261        FDCE                                         r  adc1_sync_cnt_reg[9]/C
                         clock pessimism             -0.745     1.658    
                         clock uncertainty           -0.063     1.595    
    SLICE_X36Y261        FDCE (Recov_fdce_C_CLR)     -0.235     1.360    adc1_sync_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          1.360    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc1_sync_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_gt_clk rise@4.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.236ns (9.172%)  route 2.337ns (90.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 2.404 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.944ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.994     0.994 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.075    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.450    -5.375 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700    -3.675    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.582 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.638    -1.944    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/dest_clk
    SLICE_X14Y197        FDPE                                         r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y197        FDPE (Prop_fdpe_C_Q)         0.236    -1.708 f  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/Q
                         net (fo=454, routed)         2.337     0.629    u3_adc_analysis_n_0
    SLICE_X36Y260        FDCE                                         f  adc1_sync_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      4.000     4.000 r  
    AU13                                              0.000     4.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     4.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.891     4.891 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.877    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.362    -0.485 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.565     1.080    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.163 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.241     2.404    adc_clk1
    SLICE_X36Y260        FDCE                                         r  adc1_sync_cnt_reg[4]/C
                         clock pessimism             -0.745     1.659    
                         clock uncertainty           -0.063     1.596    
    SLICE_X36Y260        FDCE (Recov_fdce_C_CLR)     -0.235     1.361    adc1_sync_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          1.361    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc1_sync_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_gt_clk rise@4.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.236ns (9.172%)  route 2.337ns (90.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 2.404 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.944ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.994     0.994 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.075    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.450    -5.375 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700    -3.675    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.582 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.638    -1.944    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/dest_clk
    SLICE_X14Y197        FDPE                                         r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y197        FDPE (Prop_fdpe_C_Q)         0.236    -1.708 f  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/Q
                         net (fo=454, routed)         2.337     0.629    u3_adc_analysis_n_0
    SLICE_X36Y260        FDCE                                         f  adc1_sync_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      4.000     4.000 r  
    AU13                                              0.000     4.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     4.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.891     4.891 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.877    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.362    -0.485 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.565     1.080    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.163 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.241     2.404    adc_clk1
    SLICE_X36Y260        FDCE                                         r  adc1_sync_cnt_reg[5]/C
                         clock pessimism             -0.745     1.659    
                         clock uncertainty           -0.063     1.596    
    SLICE_X36Y260        FDCE (Recov_fdce_C_CLR)     -0.235     1.361    adc1_sync_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          1.361    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            adc1_sync_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_gt_clk rise@4.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.236ns (9.172%)  route 2.337ns (90.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 2.404 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.944ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.994     0.994 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.075    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.450    -5.375 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700    -3.675    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.582 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.638    -1.944    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/dest_clk
    SLICE_X14Y197        FDPE                                         r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y197        FDPE (Prop_fdpe_C_Q)         0.236    -1.708 f  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/Q
                         net (fo=454, routed)         2.337     0.629    u3_adc_analysis_n_0
    SLICE_X36Y260        FDCE                                         f  adc1_sync_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      4.000     4.000 r  
    AU13                                              0.000     4.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     4.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.891     4.891 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.877    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.362    -0.485 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.565     1.080    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.163 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.241     2.404    adc_clk1
    SLICE_X36Y260        FDCE                                         r  adc1_sync_cnt_reg[6]/C
                         clock pessimism             -0.745     1.659    
                         clock uncertainty           -0.063     1.596    
    SLICE_X36Y260        FDCE (Recov_fdce_C_CLR)     -0.235     1.361    adc1_sync_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          1.361    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  0.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 u3_adc_analysis/u_adc4_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u3_adc_analysis/u_adc4_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gt_clk rise@0.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.578%)  route 0.151ns (62.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.476     0.476 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.979    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.881    -1.902 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.767    -1.135    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.109 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       0.823    -0.286    u3_adc_analysis/u_adc4_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y380        FDPE                                         r  u3_adc_analysis/u_adc4_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y380        FDPE (Prop_fdpe_C_Q)         0.091    -0.195 f  u3_adc_analysis/u_adc4_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.151    -0.044    u3_adc_analysis/u_adc4_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X21Y381        FDPE                                         f  u3_adc_analysis/u_adc4_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.558     0.558 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.111    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.222 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.835    -1.387    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.357 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.071    -0.286    u3_adc_analysis/u_adc4_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X21Y381        FDPE                                         r  u3_adc_analysis/u_adc4_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.013    -0.273    
    SLICE_X21Y381        FDPE (Remov_fdpe_C_PRE)     -0.110    -0.383    u3_adc_analysis/u_adc4_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 u3_adc_analysis/u_adc4_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u3_adc_analysis/u_adc4_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gt_clk rise@0.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.578%)  route 0.151ns (62.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.476     0.476 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.979    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.881    -1.902 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.767    -1.135    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.109 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       0.823    -0.286    u3_adc_analysis/u_adc4_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y380        FDPE                                         r  u3_adc_analysis/u_adc4_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y380        FDPE (Prop_fdpe_C_Q)         0.091    -0.195 f  u3_adc_analysis/u_adc4_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.151    -0.044    u3_adc_analysis/u_adc4_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X21Y381        FDPE                                         f  u3_adc_analysis/u_adc4_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.558     0.558 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.111    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.222 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.835    -1.387    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.357 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       1.071    -0.286    u3_adc_analysis/u_adc4_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X21Y381        FDPE                                         r  u3_adc_analysis/u_adc4_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.013    -0.273    
    SLICE_X21Y381        FDPE (Remov_fdpe_C_PRE)     -0.110    -0.383    u3_adc_analysis/u_adc4_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gt_clk rise@0.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.088%)  route 0.153ns (58.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.391ns
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.476     0.476 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.979    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.881    -1.902 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.767    -1.135    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.109 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       0.743    -0.366    u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y185        FDPE                                         r  u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y185        FDPE (Prop_fdpe_C_Q)         0.107    -0.259 f  u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.153    -0.106    u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X13Y185        FDPE                                         f  u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.558     0.558 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.111    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.222 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.835    -1.387    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.357 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       0.966    -0.391    u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X13Y185        FDPE                                         r  u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.036    -0.355    
    SLICE_X13Y185        FDPE (Remov_fdpe_C_PRE)     -0.108    -0.463    u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gt_clk rise@0.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.088%)  route 0.153ns (58.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.391ns
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.476     0.476 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.979    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.881    -1.902 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.767    -1.135    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.109 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       0.743    -0.366    u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y185        FDPE                                         r  u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y185        FDPE (Prop_fdpe_C_Q)         0.107    -0.259 f  u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.153    -0.106    u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X13Y185        FDPE                                         f  u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.558     0.558 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.111    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.222 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.835    -1.387    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.357 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       0.966    -0.391    u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X13Y185        FDPE                                         r  u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.036    -0.355    
    SLICE_X13Y185        FDPE (Remov_fdpe_C_PRE)     -0.108    -0.463    u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 u3_adc_analysis/u_adc3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u3_adc_analysis/u_adc3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gt_clk rise@0.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.088%)  route 0.153ns (58.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.476     0.476 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.979    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.881    -1.902 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.767    -1.135    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.109 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       0.751    -0.358    u3_adc_analysis/u_adc3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y317        FDPE                                         r  u3_adc_analysis/u_adc3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y317        FDPE (Prop_fdpe_C_Q)         0.107    -0.251 f  u3_adc_analysis/u_adc3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.153    -0.098    u3_adc_analysis/u_adc3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X13Y317        FDPE                                         f  u3_adc_analysis/u_adc3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.558     0.558 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.111    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.222 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.835    -1.387    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.357 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       0.978    -0.379    u3_adc_analysis/u_adc3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X13Y317        FDPE                                         r  u3_adc_analysis/u_adc3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.032    -0.347    
    SLICE_X13Y317        FDPE (Remov_fdpe_C_PRE)     -0.108    -0.455    u3_adc_analysis/u_adc3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 u3_adc_analysis/u_adc3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u3_adc_analysis/u_adc3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gt_clk rise@0.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.088%)  route 0.153ns (58.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.476     0.476 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.979    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.881    -1.902 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.767    -1.135    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.109 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       0.751    -0.358    u3_adc_analysis/u_adc3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y317        FDPE                                         r  u3_adc_analysis/u_adc3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y317        FDPE (Prop_fdpe_C_Q)         0.107    -0.251 f  u3_adc_analysis/u_adc3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.153    -0.098    u3_adc_analysis/u_adc3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X13Y317        FDPE                                         f  u3_adc_analysis/u_adc3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.558     0.558 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.111    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.222 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.835    -1.387    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.357 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       0.978    -0.379    u3_adc_analysis/u_adc3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X13Y317        FDPE                                         r  u3_adc_analysis/u_adc3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.032    -0.347    
    SLICE_X13Y317        FDPE (Remov_fdpe_C_PRE)     -0.108    -0.455    u3_adc_analysis/u_adc3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 u3_adc_analysis/u_adc2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u3_adc_analysis/u_adc2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gt_clk rise@0.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.091ns (28.836%)  route 0.225ns (71.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.476     0.476 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.979    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.881    -1.902 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.767    -1.135    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.109 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       0.739    -0.370    u3_adc_analysis/u_adc2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y162        FDPE                                         r  u3_adc_analysis/u_adc2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y162        FDPE (Prop_fdpe_C_Q)         0.091    -0.279 f  u3_adc_analysis/u_adc2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.225    -0.054    u3_adc_analysis/u_adc2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X16Y162        FDPE                                         f  u3_adc_analysis/u_adc2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.558     0.558 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.111    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.222 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.835    -1.387    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.357 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       0.963    -0.394    u3_adc_analysis/u_adc2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X16Y162        FDPE                                         r  u3_adc_analysis/u_adc2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.035    -0.359    
    SLICE_X16Y162        FDPE (Remov_fdpe_C_PRE)     -0.110    -0.469    u3_adc_analysis/u_adc2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 u3_adc_analysis/u_adc2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u3_adc_analysis/u_adc2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gt_clk rise@0.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.091ns (28.836%)  route 0.225ns (71.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.476     0.476 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.979    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.881    -1.902 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.767    -1.135    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.109 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       0.739    -0.370    u3_adc_analysis/u_adc2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y162        FDPE                                         r  u3_adc_analysis/u_adc2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y162        FDPE (Prop_fdpe_C_Q)         0.091    -0.279 f  u3_adc_analysis/u_adc2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.225    -0.054    u3_adc_analysis/u_adc2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X16Y162        FDPE                                         f  u3_adc_analysis/u_adc2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.558     0.558 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.111    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.222 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.835    -1.387    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.357 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       0.963    -0.394    u3_adc_analysis/u_adc2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X16Y162        FDPE                                         r  u3_adc_analysis/u_adc2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.035    -0.359    
    SLICE_X16Y162        FDPE (Remov_fdpe_C_PRE)     -0.110    -0.469    u3_adc_analysis/u_adc2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gt_clk rise@0.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.107ns (33.098%)  route 0.216ns (66.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.476     0.476 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.979    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.881    -1.902 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.767    -1.135    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.109 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       0.747    -0.362    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/dest_clk
    SLICE_X14Y197        FDPE                                         r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y197        FDPE (Prop_fdpe_C_Q)         0.107    -0.255 f  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/Q
                         net (fo=454, routed)         0.216    -0.039    u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_rst
    SLICE_X15Y189        FDPE                                         f  u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.558     0.558 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.111    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.222 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.835    -1.387    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.357 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       0.968    -0.389    u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X15Y189        FDPE                                         r  u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.038    -0.351    
    SLICE_X15Y189        FDPE (Remov_fdpe_C_PRE)     -0.108    -0.459    u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_gt_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gt_clk rise@0.000ns - clk_out1_gt_clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.107ns (24.435%)  route 0.331ns (75.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.476     0.476 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.979    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.881    -1.902 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.767    -1.135    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.109 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       0.747    -0.362    u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/dest_clk
    SLICE_X14Y197        FDPE                                         r  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y197        FDPE (Prop_fdpe_C_Q)         0.107    -0.255 f  u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i/inst/i_jesd204_0_reset_block/sync_core_rst/arststages_ff_reg[4]/Q
                         net (fo=454, routed)         0.331     0.076    u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_rst
    SLICE_X10Y189        FDCE                                         f  u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gt_clk rise edge)
                                                      0.000     0.000 r  
    AU13                                              0.000     0.000 r  glblclk_p (IN)
                         net (fo=0)                   0.000     0.000    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_p
    AU13                 IBUFDS (Prop_ibufds_I_O)     0.558     0.558 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.111    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_in1_gt_clk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.222 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.835    -1.387    u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1_gt_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.357 r  u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clkout1_buf/O
                         net (fo=13722, routed)       0.970    -0.387    u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y189        FDCE                                         r  u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.060    -0.327    
    SLICE_X10Y189        FDCE (Remov_fdce_C_CLR)     -0.086    -0.413    u3_adc_analysis/u_adc1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.489    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.224ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.482ns  (logic 0.259ns (17.479%)  route 1.223ns (82.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 13.811 - 10.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.530     4.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X172Y312       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y312       FDRE (Prop_fdre_C_Q)         0.259     4.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=200, routed)         1.223     5.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X179Y318       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.398    13.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X179Y318       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.347    14.158    
                         clock uncertainty           -0.074    14.085    
    SLICE_X179Y318       FDCE (Recov_fdce_C_CLR)     -0.212    13.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         13.873    
                         arrival time                          -5.649    
  -------------------------------------------------------------------
                         slack                                  8.224    

Slack (MET) :             8.231ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.259ns (17.583%)  route 1.214ns (82.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 13.810 - 10.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.530     4.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X172Y312       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y312       FDRE (Prop_fdre_C_Q)         0.259     4.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=200, routed)         1.214     5.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X177Y318       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.397    13.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X177Y318       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.347    14.157    
                         clock uncertainty           -0.074    14.084    
    SLICE_X177Y318       FDCE (Recov_fdce_C_CLR)     -0.212    13.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                  8.231    

Slack (MET) :             8.231ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.259ns (17.583%)  route 1.214ns (82.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 13.810 - 10.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.530     4.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X172Y312       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y312       FDRE (Prop_fdre_C_Q)         0.259     4.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=200, routed)         1.214     5.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X177Y318       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.397    13.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X177Y318       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.347    14.157    
                         clock uncertainty           -0.074    14.084    
    SLICE_X177Y318       FDCE (Recov_fdce_C_CLR)     -0.212    13.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                  8.231    

Slack (MET) :             8.398ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.259ns (20.591%)  route 0.999ns (79.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.770ns = ( 13.770 - 10.000 ) 
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.573     4.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X176Y314       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y314       FDRE (Prop_fdre_C_Q)         0.259     4.469 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.999     5.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X173Y311       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.357    13.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X173Y311       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.347    14.117    
                         clock uncertainty           -0.074    14.044    
    SLICE_X173Y311       FDPE (Recov_fdpe_C_PRE)     -0.178    13.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.866    
                         arrival time                          -5.468    
  -------------------------------------------------------------------
                         slack                                  8.398    

Slack (MET) :             8.398ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.259ns (20.591%)  route 0.999ns (79.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.770ns = ( 13.770 - 10.000 ) 
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.573     4.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X176Y314       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y314       FDRE (Prop_fdre_C_Q)         0.259     4.469 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.999     5.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X173Y311       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.357    13.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X173Y311       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.347    14.117    
                         clock uncertainty           -0.074    14.044    
    SLICE_X173Y311       FDPE (Recov_fdpe_C_PRE)     -0.178    13.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         13.866    
                         arrival time                          -5.468    
  -------------------------------------------------------------------
                         slack                                  8.398    

Slack (MET) :             8.477ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.259ns (20.059%)  route 1.032ns (79.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.816ns = ( 13.816 - 10.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.530     4.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X172Y312       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y312       FDRE (Prop_fdre_C_Q)         0.259     4.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=200, routed)         1.032     5.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X180Y311       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.403    13.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X180Y311       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.347    14.163    
                         clock uncertainty           -0.074    14.090    
    SLICE_X180Y311       FDCE (Recov_fdce_C_CLR)     -0.154    13.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         13.936    
                         arrival time                          -5.458    
  -------------------------------------------------------------------
                         slack                                  8.477    

Slack (MET) :             8.477ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.259ns (20.059%)  route 1.032ns (79.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.816ns = ( 13.816 - 10.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.530     4.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X172Y312       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y312       FDRE (Prop_fdre_C_Q)         0.259     4.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=200, routed)         1.032     5.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X180Y311       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.403    13.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X180Y311       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.347    14.163    
                         clock uncertainty           -0.074    14.090    
    SLICE_X180Y311       FDCE (Recov_fdce_C_CLR)     -0.154    13.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         13.936    
                         arrival time                          -5.458    
  -------------------------------------------------------------------
                         slack                                  8.477    

Slack (MET) :             8.484ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.359ns (29.684%)  route 0.850ns (70.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.804ns = ( 13.804 - 10.000 ) 
    Source Clock Delay      (SCD):    4.197ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.560     4.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X174Y324       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y324       FDRE (Prop_fdre_C_Q)         0.236     4.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     4.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X174Y324       LUT2 (Prop_lut2_I1_O)        0.123     5.020 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.386     5.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X176Y324       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.391    13.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X176Y324       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.347    14.151    
                         clock uncertainty           -0.074    14.078    
    SLICE_X176Y324       FDPE (Recov_fdpe_C_PRE)     -0.187    13.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.891    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  8.484    

Slack (MET) :             8.484ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.359ns (29.684%)  route 0.850ns (70.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.804ns = ( 13.804 - 10.000 ) 
    Source Clock Delay      (SCD):    4.197ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.560     4.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X174Y324       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y324       FDRE (Prop_fdre_C_Q)         0.236     4.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     4.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X174Y324       LUT2 (Prop_lut2_I1_O)        0.123     5.020 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.386     5.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X176Y324       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.391    13.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X176Y324       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.347    14.151    
                         clock uncertainty           -0.074    14.078    
    SLICE_X176Y324       FDPE (Recov_fdpe_C_PRE)     -0.187    13.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.891    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  8.484    

Slack (MET) :             8.484ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.359ns (29.684%)  route 0.850ns (70.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.804ns = ( 13.804 - 10.000 ) 
    Source Clock Delay      (SCD):    4.197ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.950     0.950 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.594     2.544    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.779     4.416    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.013     0.403 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.141     2.544    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.637 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.560     4.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X174Y324       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y324       FDRE (Prop_fdre_C_Q)         0.236     4.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     4.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X174Y324       LUT2 (Prop_lut2_I1_O)        0.123     5.020 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.386     5.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X176Y324       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV27                                              0.000    10.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000    10.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.847    10.847 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           1.483    12.330    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           1.619    14.032    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.714    10.318 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    12.330    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.413 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       1.391    13.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X176Y324       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.347    14.151    
                         clock uncertainty           -0.074    14.078    
    SLICE_X176Y324       FDPE (Recov_fdpe_C_PRE)     -0.187    13.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.891    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  8.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.098%)  route 0.100ns (49.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.703     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X171Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y310       FDPE (Prop_fdpe_C_Q)         0.100     1.954 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X171Y309       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.933     2.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X171Y309       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.369     1.869    
    SLICE_X171Y309       FDCE (Remov_fdce_C_CLR)     -0.069     1.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.098%)  route 0.100ns (49.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.703     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X171Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y310       FDPE (Prop_fdpe_C_Q)         0.100     1.954 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X171Y309       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.933     2.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X171Y309       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.369     1.869    
    SLICE_X171Y309       FDCE (Remov_fdce_C_CLR)     -0.069     1.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.098%)  route 0.100ns (49.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.703     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X171Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y310       FDPE (Prop_fdpe_C_Q)         0.100     1.954 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X171Y309       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.933     2.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X171Y309       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.369     1.869    
    SLICE_X171Y309       FDCE (Remov_fdce_C_CLR)     -0.069     1.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.098%)  route 0.100ns (49.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.703     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X171Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y310       FDPE (Prop_fdpe_C_Q)         0.100     1.954 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X171Y309       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.933     2.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X171Y309       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.369     1.869    
    SLICE_X171Y309       FDCE (Remov_fdce_C_CLR)     -0.069     1.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.098%)  route 0.100ns (49.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.703     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X171Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y310       FDPE (Prop_fdpe_C_Q)         0.100     1.954 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X171Y309       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.933     2.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X171Y309       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.369     1.869    
    SLICE_X171Y309       FDCE (Remov_fdce_C_CLR)     -0.069     1.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.098%)  route 0.100ns (49.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.703     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X171Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y310       FDPE (Prop_fdpe_C_Q)         0.100     1.954 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X171Y309       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.933     2.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X171Y309       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.369     1.869    
    SLICE_X171Y309       FDCE (Remov_fdce_C_CLR)     -0.069     1.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.098%)  route 0.100ns (49.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.703     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X171Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y310       FDPE (Prop_fdpe_C_Q)         0.100     1.954 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X171Y309       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.933     2.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X171Y309       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.369     1.869    
    SLICE_X171Y309       FDCE (Remov_fdce_C_CLR)     -0.069     1.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.118ns (51.546%)  route 0.111ns (48.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.728     1.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X180Y316       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y316       FDCE (Prop_fdce_C_Q)         0.118     1.997 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.111     2.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X182Y316       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.956     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X182Y316       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.347     1.914    
    SLICE_X182Y316       FDCE (Remov_fdce_C_CLR)     -0.069     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.552%)  route 0.141ns (58.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.703     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X171Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y310       FDPE (Prop_fdpe_C_Q)         0.100     1.954 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.141     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X172Y309       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.933     2.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X172Y309       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.369     1.869    
    SLICE_X172Y309       FDCE (Remov_fdce_C_CLR)     -0.050     1.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.552%)  route 0.141ns (58.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.693     1.125    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.713     1.864    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683     0.181 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.944     1.125    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.151 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.703     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X171Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y310       FDPE (Prop_fdpe_C_Q)         0.100     1.954 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.141     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X172Y309       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV27                                              0.000     0.000 r  fpga_clk_100m_p (IN)
                         net (fo=0)                   0.000     0.000    u_clock_module/fpga_clk_100m_p
    AV27                 IBUFDS (Prop_ibufds_I_O)     0.514     0.514 r  u_clock_module/IBUFDS_inst/O
                         net (fo=1, routed)           0.761     1.275    u_clock_module/fpga_clk_100m
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/BUFG_sysclk_inst/O
                         net (fo=1, routed)           0.965     2.270    u_clock_module/da_clk_moudle/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.008     0.262 r  u_clock_module/da_clk_moudle/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.013     1.275    u_clock_module/da_clk_moudle/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.305 r  u_clock_module/da_clk_moudle/inst/clkout2_buf/O
                         net (fo=20124, routed)       0.933     2.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X172Y309       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.369     1.869    
    SLICE_X172Y309       FDCE (Remov_fdce_C_CLR)     -0.050     1.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.276    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.512ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.352ns (15.932%)  route 1.857ns (84.068%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 35.674 - 33.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.451     1.451    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.502     3.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X167Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y323       FDRE (Prop_fdre_C_Q)         0.223     3.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     3.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X167Y323       LUT6 (Prop_lut6_I3_O)        0.043     3.779 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.453     4.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X169Y323       LUT4 (Prop_lut4_I3_O)        0.043     4.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.244     4.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X169Y323       LUT1 (Prop_lut1_I0_O)        0.043     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.694     5.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X170Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243    34.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    34.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.348    35.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X170Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.341    36.015    
                         clock uncertainty           -0.035    35.980    
    SLICE_X170Y322       FDCE (Recov_fdce_C_CLR)     -0.212    35.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.768    
                         arrival time                          -5.256    
  -------------------------------------------------------------------
                         slack                                 30.512    

Slack (MET) :             30.512ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.352ns (15.932%)  route 1.857ns (84.068%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 35.674 - 33.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.451     1.451    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.502     3.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X167Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y323       FDRE (Prop_fdre_C_Q)         0.223     3.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     3.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X167Y323       LUT6 (Prop_lut6_I3_O)        0.043     3.779 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.453     4.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X169Y323       LUT4 (Prop_lut4_I3_O)        0.043     4.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.244     4.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X169Y323       LUT1 (Prop_lut1_I0_O)        0.043     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.694     5.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X170Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243    34.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    34.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.348    35.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X170Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.341    36.015    
                         clock uncertainty           -0.035    35.980    
    SLICE_X170Y322       FDCE (Recov_fdce_C_CLR)     -0.212    35.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.768    
                         arrival time                          -5.256    
  -------------------------------------------------------------------
                         slack                                 30.512    

Slack (MET) :             30.512ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.352ns (15.932%)  route 1.857ns (84.068%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 35.674 - 33.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.451     1.451    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.502     3.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X167Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y323       FDRE (Prop_fdre_C_Q)         0.223     3.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     3.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X167Y323       LUT6 (Prop_lut6_I3_O)        0.043     3.779 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.453     4.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X169Y323       LUT4 (Prop_lut4_I3_O)        0.043     4.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.244     4.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X169Y323       LUT1 (Prop_lut1_I0_O)        0.043     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.694     5.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X170Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243    34.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    34.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.348    35.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X170Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.341    36.015    
                         clock uncertainty           -0.035    35.980    
    SLICE_X170Y322       FDCE (Recov_fdce_C_CLR)     -0.212    35.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.768    
                         arrival time                          -5.256    
  -------------------------------------------------------------------
                         slack                                 30.512    

Slack (MET) :             30.512ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.352ns (15.932%)  route 1.857ns (84.068%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 35.674 - 33.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.451     1.451    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.502     3.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X167Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y323       FDRE (Prop_fdre_C_Q)         0.223     3.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     3.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X167Y323       LUT6 (Prop_lut6_I3_O)        0.043     3.779 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.453     4.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X169Y323       LUT4 (Prop_lut4_I3_O)        0.043     4.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.244     4.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X169Y323       LUT1 (Prop_lut1_I0_O)        0.043     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.694     5.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X170Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243    34.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    34.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.348    35.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X170Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.341    36.015    
                         clock uncertainty           -0.035    35.980    
    SLICE_X170Y322       FDCE (Recov_fdce_C_CLR)     -0.212    35.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.768    
                         arrival time                          -5.256    
  -------------------------------------------------------------------
                         slack                                 30.512    

Slack (MET) :             30.512ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.352ns (15.932%)  route 1.857ns (84.068%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 35.674 - 33.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.451     1.451    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.502     3.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X167Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y323       FDRE (Prop_fdre_C_Q)         0.223     3.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     3.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X167Y323       LUT6 (Prop_lut6_I3_O)        0.043     3.779 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.453     4.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X169Y323       LUT4 (Prop_lut4_I3_O)        0.043     4.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.244     4.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X169Y323       LUT1 (Prop_lut1_I0_O)        0.043     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.694     5.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X170Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243    34.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    34.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.348    35.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X170Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.341    36.015    
                         clock uncertainty           -0.035    35.980    
    SLICE_X170Y322       FDCE (Recov_fdce_C_CLR)     -0.212    35.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.768    
                         arrival time                          -5.256    
  -------------------------------------------------------------------
                         slack                                 30.512    

Slack (MET) :             30.512ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.352ns (15.932%)  route 1.857ns (84.068%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 35.674 - 33.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.451     1.451    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.502     3.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X167Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y323       FDRE (Prop_fdre_C_Q)         0.223     3.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     3.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X167Y323       LUT6 (Prop_lut6_I3_O)        0.043     3.779 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.453     4.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X169Y323       LUT4 (Prop_lut4_I3_O)        0.043     4.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.244     4.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X169Y323       LUT1 (Prop_lut1_I0_O)        0.043     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.694     5.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X170Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243    34.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    34.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.348    35.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X170Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.341    36.015    
                         clock uncertainty           -0.035    35.980    
    SLICE_X170Y322       FDCE (Recov_fdce_C_CLR)     -0.212    35.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.768    
                         arrival time                          -5.256    
  -------------------------------------------------------------------
                         slack                                 30.512    

Slack (MET) :             30.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.352ns (15.947%)  route 1.855ns (84.053%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 35.674 - 33.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.451     1.451    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.502     3.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X167Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y323       FDRE (Prop_fdre_C_Q)         0.223     3.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     3.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X167Y323       LUT6 (Prop_lut6_I3_O)        0.043     3.779 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.453     4.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X169Y323       LUT4 (Prop_lut4_I3_O)        0.043     4.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.244     4.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X169Y323       LUT1 (Prop_lut1_I0_O)        0.043     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.691     5.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X171Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243    34.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    34.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.348    35.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X171Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.341    36.015    
                         clock uncertainty           -0.035    35.980    
    SLICE_X171Y322       FDCE (Recov_fdce_C_CLR)     -0.212    35.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.768    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                 30.514    

Slack (MET) :             30.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.352ns (15.947%)  route 1.855ns (84.053%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 35.674 - 33.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.451     1.451    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.502     3.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X167Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y323       FDRE (Prop_fdre_C_Q)         0.223     3.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     3.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X167Y323       LUT6 (Prop_lut6_I3_O)        0.043     3.779 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.453     4.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X169Y323       LUT4 (Prop_lut4_I3_O)        0.043     4.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.244     4.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X169Y323       LUT1 (Prop_lut1_I0_O)        0.043     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.691     5.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X171Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243    34.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    34.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.348    35.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X171Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.341    36.015    
                         clock uncertainty           -0.035    35.980    
    SLICE_X171Y322       FDCE (Recov_fdce_C_CLR)     -0.212    35.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.768    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                 30.514    

Slack (MET) :             30.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.352ns (15.947%)  route 1.855ns (84.053%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 35.674 - 33.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.451     1.451    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.502     3.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X167Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y323       FDRE (Prop_fdre_C_Q)         0.223     3.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     3.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X167Y323       LUT6 (Prop_lut6_I3_O)        0.043     3.779 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.453     4.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X169Y323       LUT4 (Prop_lut4_I3_O)        0.043     4.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.244     4.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X169Y323       LUT1 (Prop_lut1_I0_O)        0.043     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.691     5.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X171Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243    34.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    34.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.348    35.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X171Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.341    36.015    
                         clock uncertainty           -0.035    35.980    
    SLICE_X171Y322       FDCE (Recov_fdce_C_CLR)     -0.212    35.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.768    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                 30.514    

Slack (MET) :             30.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.352ns (15.947%)  route 1.855ns (84.053%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 35.674 - 33.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.451     1.451    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.502     3.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X167Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y323       FDRE (Prop_fdre_C_Q)         0.223     3.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     3.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X167Y323       LUT6 (Prop_lut6_I3_O)        0.043     3.779 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.453     4.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X169Y323       LUT4 (Prop_lut4_I3_O)        0.043     4.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.244     4.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X169Y323       LUT1 (Prop_lut1_I0_O)        0.043     4.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.691     5.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X171Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243    34.243    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    34.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         1.348    35.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X171Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.341    36.015    
                         clock uncertainty           -0.035    35.980    
    SLICE_X171Y322       FDCE (Recov_fdce_C_CLR)     -0.212    35.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.768    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                 30.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.350%)  route 0.154ns (56.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.762     0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.719     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X176Y325       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y325       FDPE (Prop_fdpe_C_Q)         0.118     1.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.154     1.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X180Y325       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.946     1.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X180Y325       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.322     1.541    
    SLICE_X180Y325       FDCE (Remov_fdce_C_CLR)     -0.050     1.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.350%)  route 0.154ns (56.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.762     0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.719     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X176Y325       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y325       FDPE (Prop_fdpe_C_Q)         0.118     1.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.154     1.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X180Y325       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.946     1.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X180Y325       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.322     1.541    
    SLICE_X180Y325       FDPE (Remov_fdpe_C_PRE)     -0.052     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.380%)  route 0.148ns (55.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.762     0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.723     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X176Y320       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y320       FDRE (Prop_fdre_C_Q)         0.118     1.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.148     1.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X175Y321       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.948     1.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X175Y321       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism             -0.322     1.543    
    SLICE_X175Y321       FDCE (Remov_fdce_C_CLR)     -0.069     1.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.118ns (43.645%)  route 0.152ns (56.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.762     0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.719     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X176Y325       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y325       FDPE (Prop_fdpe_C_Q)         0.118     1.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.152     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X177Y323       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.946     1.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X177Y323       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.322     1.541    
    SLICE_X177Y323       FDCE (Remov_fdce_C_CLR)     -0.069     1.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.118ns (43.645%)  route 0.152ns (56.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.762     0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.719     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X176Y325       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y325       FDPE (Prop_fdpe_C_Q)         0.118     1.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.152     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X177Y323       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.946     1.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X177Y323       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.322     1.541    
    SLICE_X177Y323       FDCE (Remov_fdce_C_CLR)     -0.069     1.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.118ns (43.645%)  route 0.152ns (56.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.762     0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.719     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X176Y325       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y325       FDPE (Prop_fdpe_C_Q)         0.118     1.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.152     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X177Y323       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.946     1.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X177Y323       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.322     1.541    
    SLICE_X177Y323       FDCE (Remov_fdce_C_CLR)     -0.069     1.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.231%)  route 0.149ns (59.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.762     0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.730     1.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X175Y309       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y309       FDPE (Prop_fdpe_C_Q)         0.100     1.618 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.149     1.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X175Y308       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.959     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X175Y308       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.344     1.532    
    SLICE_X175Y308       FDPE (Remov_fdpe_C_PRE)     -0.072     1.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.231%)  route 0.149ns (59.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.762     0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.730     1.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X175Y309       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y309       FDPE (Prop_fdpe_C_Q)         0.100     1.618 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.149     1.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X175Y308       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.959     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X175Y308       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.344     1.532    
    SLICE_X175Y308       FDPE (Remov_fdpe_C_PRE)     -0.072     1.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.118ns (41.978%)  route 0.163ns (58.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.762     0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.723     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X176Y320       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y320       FDRE (Prop_fdre_C_Q)         0.118     1.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.163     1.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X176Y321       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.949     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X176Y321       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -0.344     1.522    
    SLICE_X176Y321       FDCE (Remov_fdce_C_CLR)     -0.050     1.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.118ns (41.978%)  route 0.163ns (58.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.762     0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.723     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X176Y320       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y320       FDRE (Prop_fdre_C_Q)         0.118     1.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.163     1.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X176Y321       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=510, routed)         0.949     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X176Y321       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism             -0.344     1.522    
    SLICE_X176Y321       FDCE (Remov_fdce_C_CLR)     -0.050     1.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.320    





