{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 01 21:26:31 2020 " "Info: Processing started: Wed Jan 01 21:26:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part3 -c part3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part3 -c part3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ram~72 " "Warning: Node \"ram~72\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~104 " "Warning: Node \"ram~104\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~120 " "Warning: Node \"ram~120\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~88 " "Warning: Node \"ram~88\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~68 " "Warning: Node \"ram~68\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~84 " "Warning: Node \"ram~84\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~100 " "Warning: Node \"ram~100\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~116 " "Warning: Node \"ram~116\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~64 " "Warning: Node \"ram~64\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~96 " "Warning: Node \"ram~96\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~80 " "Warning: Node \"ram~80\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~112 " "Warning: Node \"ram~112\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~76 " "Warning: Node \"ram~76\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~92 " "Warning: Node \"ram~92\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~124 " "Warning: Node \"ram~124\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~108 " "Warning: Node \"ram~108\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~36 " "Warning: Node \"ram~36\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~32 " "Warning: Node \"ram~32\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~44 " "Warning: Node \"ram~44\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~40 " "Warning: Node \"ram~40\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~16 " "Warning: Node \"ram~16\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~24 " "Warning: Node \"ram~24\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~20 " "Warning: Node \"ram~20\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~28 " "Warning: Node \"ram~28\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~4 " "Warning: Node \"ram~4\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~0 " "Warning: Node \"ram~0\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~8 " "Warning: Node \"ram~8\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~12 " "Warning: Node \"ram~12\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~48 " "Warning: Node \"ram~48\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~56 " "Warning: Node \"ram~56\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~52 " "Warning: Node \"ram~52\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~60 " "Warning: Node \"ram~60\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~69 " "Warning: Node \"ram~69\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~101 " "Warning: Node \"ram~101\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~117 " "Warning: Node \"ram~117\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~85 " "Warning: Node \"ram~85\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~73 " "Warning: Node \"ram~73\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~89 " "Warning: Node \"ram~89\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~121 " "Warning: Node \"ram~121\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~105 " "Warning: Node \"ram~105\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~81 " "Warning: Node \"ram~81\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~65 " "Warning: Node \"ram~65\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~97 " "Warning: Node \"ram~97\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~113 " "Warning: Node \"ram~113\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~77 " "Warning: Node \"ram~77\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~109 " "Warning: Node \"ram~109\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~125 " "Warning: Node \"ram~125\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~93 " "Warning: Node \"ram~93\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~21 " "Warning: Node \"ram~21\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~17 " "Warning: Node \"ram~17\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~29 " "Warning: Node \"ram~29\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~25 " "Warning: Node \"ram~25\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~33 " "Warning: Node \"ram~33\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~41 " "Warning: Node \"ram~41\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~45 " "Warning: Node \"ram~45\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~37 " "Warning: Node \"ram~37\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~9 " "Warning: Node \"ram~9\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~1 " "Warning: Node \"ram~1\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~5 " "Warning: Node \"ram~5\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~13 " "Warning: Node \"ram~13\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~53 " "Warning: Node \"ram~53\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~49 " "Warning: Node \"ram~49\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~61 " "Warning: Node \"ram~61\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~57 " "Warning: Node \"ram~57\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~106 " "Warning: Node \"ram~106\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~74 " "Warning: Node \"ram~74\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~90 " "Warning: Node \"ram~90\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~122 " "Warning: Node \"ram~122\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~86 " "Warning: Node \"ram~86\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~70 " "Warning: Node \"ram~70\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~118 " "Warning: Node \"ram~118\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~102 " "Warning: Node \"ram~102\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~98 " "Warning: Node \"ram~98\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~66 " "Warning: Node \"ram~66\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~82 " "Warning: Node \"ram~82\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~114 " "Warning: Node \"ram~114\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~94 " "Warning: Node \"ram~94\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~78 " "Warning: Node \"ram~78\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~126 " "Warning: Node \"ram~126\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~110 " "Warning: Node \"ram~110\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~34 " "Warning: Node \"ram~34\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~38 " "Warning: Node \"ram~38\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~46 " "Warning: Node \"ram~46\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~42 " "Warning: Node \"ram~42\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~26 " "Warning: Node \"ram~26\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~18 " "Warning: Node \"ram~18\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~30 " "Warning: Node \"ram~30\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~22 " "Warning: Node \"ram~22\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~6 " "Warning: Node \"ram~6\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~2 " "Warning: Node \"ram~2\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~10 " "Warning: Node \"ram~10\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~14 " "Warning: Node \"ram~14\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~50 " "Warning: Node \"ram~50\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~58 " "Warning: Node \"ram~58\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~54 " "Warning: Node \"ram~54\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~62 " "Warning: Node \"ram~62\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~71 " "Warning: Node \"ram~71\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~103 " "Warning: Node \"ram~103\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~119 " "Warning: Node \"ram~119\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~87 " "Warning: Node \"ram~87\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~75 " "Warning: Node \"ram~75\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~91 " "Warning: Node \"ram~91\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~123 " "Warning: Node \"ram~123\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~107 " "Warning: Node \"ram~107\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~83 " "Warning: Node \"ram~83\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~67 " "Warning: Node \"ram~67\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~115 " "Warning: Node \"ram~115\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~99 " "Warning: Node \"ram~99\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~79 " "Warning: Node \"ram~79\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~111 " "Warning: Node \"ram~111\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~95 " "Warning: Node \"ram~95\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~127 " "Warning: Node \"ram~127\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~23 " "Warning: Node \"ram~23\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~19 " "Warning: Node \"ram~19\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~31 " "Warning: Node \"ram~31\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~27 " "Warning: Node \"ram~27\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~43 " "Warning: Node \"ram~43\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~35 " "Warning: Node \"ram~35\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~47 " "Warning: Node \"ram~47\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~39 " "Warning: Node \"ram~39\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~3 " "Warning: Node \"ram~3\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~11 " "Warning: Node \"ram~11\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~7 " "Warning: Node \"ram~7\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~15 " "Warning: Node \"ram~15\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~55 " "Warning: Node \"ram~55\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~51 " "Warning: Node \"ram~51\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~63 " "Warning: Node \"ram~63\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~59 " "Warning: Node \"ram~59\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_out\[0\]\$latch " "Warning: Node \"data_out\[0\]\$latch\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_out\[0\]_51 " "Warning: Node \"data_out\[0\]_51\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_out\[1\]\$latch " "Warning: Node \"data_out\[1\]\$latch\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_out\[2\]\$latch " "Warning: Node \"data_out\[2\]\$latch\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_out\[3\]\$latch " "Warning: Node \"data_out\[3\]\$latch\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "addr\[3\] " "Info: Assuming node \"addr\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "addr\[2\] " "Info: Assuming node \"addr\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "addr\[0\] " "Info: Assuming node \"addr\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "addr\[1\] " "Info: Assuming node \"addr\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "addr\[4\] " "Info: Assuming node \"addr\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "RW " "Info: Assuming node \"RW\" is a latch enable. Will not compute fmax for this pin." {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "CS " "Info: Assuming node \"CS\" is a latch enable. Will not compute fmax for this pin." {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "48 " "Warning: Found 48 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "rtl~15 " "Info: Detected gated clock \"rtl~15\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~12 " "Info: Detected gated clock \"rtl~12\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~13 " "Info: Detected gated clock \"rtl~13\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~14 " "Info: Detected gated clock \"rtl~14\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~11 " "Info: Detected gated clock \"rtl~11\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~8 " "Info: Detected gated clock \"rtl~8\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~10 " "Info: Detected gated clock \"rtl~10\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~9 " "Info: Detected gated clock \"rtl~9\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~7 " "Info: Detected gated clock \"rtl~7\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~4 " "Info: Detected gated clock \"rtl~4\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~5 " "Info: Detected gated clock \"rtl~5\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~6 " "Info: Detected gated clock \"rtl~6\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~0 " "Info: Detected gated clock \"rtl~0\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~3 " "Info: Detected gated clock \"rtl~3\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~2 " "Info: Detected gated clock \"rtl~2\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~1 " "Info: Detected gated clock \"rtl~1\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~224 " "Info: Detected gated clock \"ram~224\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~224" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~227 " "Info: Detected gated clock \"ram~227\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~227" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~28 " "Info: Detected gated clock \"rtl~28\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~31 " "Info: Detected gated clock \"rtl~31\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~225 " "Info: Detected gated clock \"ram~225\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~225" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~226 " "Info: Detected gated clock \"ram~226\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~226" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~29 " "Info: Detected gated clock \"rtl~29\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~30 " "Info: Detected gated clock \"rtl~30\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~223 " "Info: Detected gated clock \"ram~223\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~223" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~220 " "Info: Detected gated clock \"ram~220\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~220" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~27 " "Info: Detected gated clock \"rtl~27\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~24 " "Info: Detected gated clock \"rtl~24\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~221 " "Info: Detected gated clock \"ram~221\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~221" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~222 " "Info: Detected gated clock \"ram~222\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~222" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~25 " "Info: Detected gated clock \"rtl~25\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~26 " "Info: Detected gated clock \"rtl~26\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~216 " "Info: Detected gated clock \"ram~216\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~216" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~219 " "Info: Detected gated clock \"ram~219\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~219" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~20 " "Info: Detected gated clock \"rtl~20\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~23 " "Info: Detected gated clock \"rtl~23\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~217 " "Info: Detected gated clock \"ram~217\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~217" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~21 " "Info: Detected gated clock \"rtl~21\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~218 " "Info: Detected gated clock \"ram~218\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~218" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~22 " "Info: Detected gated clock \"rtl~22\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~212 " "Info: Detected gated clock \"ram~212\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~212" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~215 " "Info: Detected gated clock \"ram~215\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~215" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~16 " "Info: Detected gated clock \"rtl~16\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~19 " "Info: Detected gated clock \"rtl~19\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~213 " "Info: Detected gated clock \"ram~213\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~213" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~214 " "Info: Detected gated clock \"ram~214\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~214" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~17 " "Info: Detected gated clock \"rtl~17\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~18 " "Info: Detected gated clock \"rtl~18\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "RW register ram~123 register data_out\[3\]\$latch 59.35 MHz 16.85 ns Internal " "Info: Clock \"RW\" has Internal fmax of 59.35 MHz between source register \"ram~123\" and destination register \"data_out\[3\]\$latch\" (period= 16.85 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.559 ns + Longest register register " "Info: + Longest register to register delay is 3.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram~123 1 REG LCCOMB_X24_Y21_N12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y21_N12; Fanout = 1; REG Node = 'ram~123'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram~123 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.438 ns) 1.425 ns ram~194 2 COMB LCCOMB_X24_Y22_N2 1 " "Info: 2: + IC(0.987 ns) + CELL(0.438 ns) = 1.425 ns; Loc. = LCCOMB_X24_Y22_N2; Fanout = 1; COMB Node = 'ram~194'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { ram~123 ram~194 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 1.826 ns ram~197 3 COMB LCCOMB_X24_Y22_N20 1 " "Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 1.826 ns; Loc. = LCCOMB_X24_Y22_N20; Fanout = 1; COMB Node = 'ram~197'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { ram~194 ram~197 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 2.357 ns ram~200 4 COMB LCCOMB_X24_Y22_N30 1 " "Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 2.357 ns; Loc. = LCCOMB_X24_Y22_N30; Fanout = 1; COMB Node = 'ram~200'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { ram~197 ram~200 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.419 ns) 3.030 ns ram~211 5 COMB LCCOMB_X24_Y22_N16 1 " "Info: 5: + IC(0.254 ns) + CELL(0.419 ns) = 3.030 ns; Loc. = LCCOMB_X24_Y22_N16; Fanout = 1; COMB Node = 'ram~211'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { ram~200 ram~211 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 3.559 ns data_out\[3\]\$latch 6 REG LCCOMB_X24_Y22_N18 1 " "Info: 6: + IC(0.254 ns) + CELL(0.275 ns) = 3.559 ns; Loc. = LCCOMB_X24_Y22_N18; Fanout = 1; REG Node = 'data_out\[3\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { ram~211 data_out[3]$latch } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.557 ns ( 43.75 % ) " "Info: Total cell delay = 1.557 ns ( 43.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.002 ns ( 56.25 % ) " "Info: Total interconnect delay = 2.002 ns ( 56.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.559 ns" { ram~123 ram~194 ram~197 ram~200 ram~211 data_out[3]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.559 ns" { ram~123 {} ram~194 {} ram~197 {} ram~200 {} ram~211 {} data_out[3]$latch {} } { 0.000ns 0.987ns 0.251ns 0.256ns 0.254ns 0.254ns } { 0.000ns 0.438ns 0.150ns 0.275ns 0.419ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.751 ns - Smallest " "Info: - Smallest clock skew is -3.751 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RW destination 2.931 ns + Shortest register " "Info: + Shortest clock path from clock \"RW\" to destination register is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RW 1 CLK PIN_P2 34 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 34; CLK Node = 'RW'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RW } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns RW~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'RW~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { RW RW~clkctrl } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.437 ns) 2.931 ns data_out\[3\]\$latch 3 REG LCCOMB_X24_Y22_N18 1 " "Info: 3: + IC(1.377 ns) + CELL(0.437 ns) = 2.931 ns; Loc. = LCCOMB_X24_Y22_N18; Fanout = 1; REG Node = 'data_out\[3\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { RW~clkctrl data_out[3]$latch } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.436 ns ( 48.99 % ) " "Info: Total cell delay = 1.436 ns ( 48.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.495 ns ( 51.01 % ) " "Info: Total interconnect delay = 1.495 ns ( 51.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { RW RW~clkctrl data_out[3]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { RW {} RW~combout {} RW~clkctrl {} data_out[3]$latch {} } { 0.000ns 0.000ns 0.118ns 1.377ns } { 0.000ns 0.999ns 0.000ns 0.437ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RW source 6.682 ns - Longest register " "Info: - Longest clock path from clock \"RW\" to source register is 6.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RW 1 CLK PIN_P2 34 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 34; CLK Node = 'RW'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RW } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.406 ns) 2.973 ns rtl~19 2 COMB LCCOMB_X27_Y22_N14 1 " "Info: 2: + IC(1.568 ns) + CELL(0.406 ns) = 2.973 ns; Loc. = LCCOMB_X27_Y22_N14; Fanout = 1; COMB Node = 'rtl~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.974 ns" { RW rtl~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.077 ns) + CELL(0.000 ns) 5.050 ns rtl~19clkctrl 3 COMB CLKCTRL_G0 4 " "Info: 3: + IC(2.077 ns) + CELL(0.000 ns) = 5.050 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'rtl~19clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.077 ns" { rtl~19 rtl~19clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.275 ns) 6.682 ns ram~123 4 REG LCCOMB_X24_Y21_N12 1 " "Info: 4: + IC(1.357 ns) + CELL(0.275 ns) = 6.682 ns; Loc. = LCCOMB_X24_Y21_N12; Fanout = 1; REG Node = 'ram~123'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.632 ns" { rtl~19clkctrl ram~123 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.680 ns ( 25.14 % ) " "Info: Total cell delay = 1.680 ns ( 25.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.002 ns ( 74.86 % ) " "Info: Total interconnect delay = 5.002 ns ( 74.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.682 ns" { RW rtl~19 rtl~19clkctrl ram~123 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.682 ns" { RW {} RW~combout {} rtl~19 {} rtl~19clkctrl {} ram~123 {} } { 0.000ns 0.000ns 1.568ns 2.077ns 1.357ns } { 0.000ns 0.999ns 0.406ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { RW RW~clkctrl data_out[3]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { RW {} RW~combout {} RW~clkctrl {} data_out[3]$latch {} } { 0.000ns 0.000ns 0.118ns 1.377ns } { 0.000ns 0.999ns 0.000ns 0.437ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.682 ns" { RW rtl~19 rtl~19clkctrl ram~123 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.682 ns" { RW {} RW~combout {} rtl~19 {} rtl~19clkctrl {} ram~123 {} } { 0.000ns 0.000ns 1.568ns 2.077ns 1.357ns } { 0.000ns 0.999ns 0.406ns 0.000ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.115 ns + " "Info: + Micro setup delay of destination is 1.115 ns" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 18 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 18 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.559 ns" { ram~123 ram~194 ram~197 ram~200 ram~211 data_out[3]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.559 ns" { ram~123 {} ram~194 {} ram~197 {} ram~200 {} ram~211 {} data_out[3]$latch {} } { 0.000ns 0.987ns 0.251ns 0.256ns 0.254ns 0.254ns } { 0.000ns 0.438ns 0.150ns 0.275ns 0.419ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { RW RW~clkctrl data_out[3]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { RW {} RW~combout {} RW~clkctrl {} data_out[3]$latch {} } { 0.000ns 0.000ns 0.118ns 1.377ns } { 0.000ns 0.999ns 0.000ns 0.437ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.682 ns" { RW rtl~19 rtl~19clkctrl ram~123 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.682 ns" { RW {} RW~combout {} rtl~19 {} rtl~19clkctrl {} ram~123 {} } { 0.000ns 0.000ns 1.568ns 2.077ns 1.357ns } { 0.000ns 0.999ns 0.406ns 0.000ns 0.275ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "data_out\[3\]\$latch addr\[0\] RW 8.598 ns register " "Info: tsu for register \"data_out\[3\]\$latch\" (data pin = \"addr\[0\]\", clock pin = \"RW\") is 8.598 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.414 ns + Longest pin register " "Info: + Longest pin to register delay is 10.414 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns addr\[0\] 1 CLK PIN_C12 46 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C12; Fanout = 46; CLK Node = 'addr\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[0] } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.572 ns) + CELL(0.437 ns) 7.849 ns ram~205 2 COMB LCCOMB_X24_Y22_N12 1 " "Info: 2: + IC(6.572 ns) + CELL(0.437 ns) = 7.849 ns; Loc. = LCCOMB_X24_Y22_N12; Fanout = 1; COMB Node = 'ram~205'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.009 ns" { addr[0] ram~205 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.438 ns) 8.553 ns ram~206 3 COMB LCCOMB_X24_Y22_N14 1 " "Info: 3: + IC(0.266 ns) + CELL(0.438 ns) = 8.553 ns; Loc. = LCCOMB_X24_Y22_N14; Fanout = 1; COMB Node = 'ram~206'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { ram~205 ram~206 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 9.088 ns ram~207 4 COMB LCCOMB_X24_Y22_N0 1 " "Info: 4: + IC(0.260 ns) + CELL(0.275 ns) = 9.088 ns; Loc. = LCCOMB_X24_Y22_N0; Fanout = 1; COMB Node = 'ram~207'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { ram~206 ram~207 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 9.488 ns ram~210 5 COMB LCCOMB_X24_Y22_N22 1 " "Info: 5: + IC(0.250 ns) + CELL(0.150 ns) = 9.488 ns; Loc. = LCCOMB_X24_Y22_N22; Fanout = 1; COMB Node = 'ram~210'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { ram~207 ram~210 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 9.885 ns ram~211 6 COMB LCCOMB_X24_Y22_N16 1 " "Info: 6: + IC(0.247 ns) + CELL(0.150 ns) = 9.885 ns; Loc. = LCCOMB_X24_Y22_N16; Fanout = 1; COMB Node = 'ram~211'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { ram~210 ram~211 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 10.414 ns data_out\[3\]\$latch 7 REG LCCOMB_X24_Y22_N18 1 " "Info: 7: + IC(0.254 ns) + CELL(0.275 ns) = 10.414 ns; Loc. = LCCOMB_X24_Y22_N18; Fanout = 1; REG Node = 'data_out\[3\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { ram~211 data_out[3]$latch } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.565 ns ( 24.63 % ) " "Info: Total cell delay = 2.565 ns ( 24.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.849 ns ( 75.37 % ) " "Info: Total interconnect delay = 7.849 ns ( 75.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.414 ns" { addr[0] ram~205 ram~206 ram~207 ram~210 ram~211 data_out[3]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.414 ns" { addr[0] {} addr[0]~combout {} ram~205 {} ram~206 {} ram~207 {} ram~210 {} ram~211 {} data_out[3]$latch {} } { 0.000ns 0.000ns 6.572ns 0.266ns 0.260ns 0.250ns 0.247ns 0.254ns } { 0.000ns 0.840ns 0.437ns 0.438ns 0.275ns 0.150ns 0.150ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.115 ns + " "Info: + Micro setup delay of destination is 1.115 ns" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 18 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RW destination 2.931 ns - Shortest register " "Info: - Shortest clock path from clock \"RW\" to destination register is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RW 1 CLK PIN_P2 34 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 34; CLK Node = 'RW'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RW } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns RW~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'RW~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { RW RW~clkctrl } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.437 ns) 2.931 ns data_out\[3\]\$latch 3 REG LCCOMB_X24_Y22_N18 1 " "Info: 3: + IC(1.377 ns) + CELL(0.437 ns) = 2.931 ns; Loc. = LCCOMB_X24_Y22_N18; Fanout = 1; REG Node = 'data_out\[3\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { RW~clkctrl data_out[3]$latch } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.436 ns ( 48.99 % ) " "Info: Total cell delay = 1.436 ns ( 48.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.495 ns ( 51.01 % ) " "Info: Total interconnect delay = 1.495 ns ( 51.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { RW RW~clkctrl data_out[3]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { RW {} RW~combout {} RW~clkctrl {} data_out[3]$latch {} } { 0.000ns 0.000ns 0.118ns 1.377ns } { 0.000ns 0.999ns 0.000ns 0.437ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.414 ns" { addr[0] ram~205 ram~206 ram~207 ram~210 ram~211 data_out[3]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.414 ns" { addr[0] {} addr[0]~combout {} ram~205 {} ram~206 {} ram~207 {} ram~210 {} ram~211 {} data_out[3]$latch {} } { 0.000ns 0.000ns 6.572ns 0.266ns 0.260ns 0.250ns 0.247ns 0.254ns } { 0.000ns 0.840ns 0.437ns 0.438ns 0.275ns 0.150ns 0.150ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { RW RW~clkctrl data_out[3]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { RW {} RW~combout {} RW~clkctrl {} data_out[3]$latch {} } { 0.000ns 0.000ns 0.118ns 1.377ns } { 0.000ns 0.999ns 0.000ns 0.437ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "RW data_out\[1\] data_out\[1\]\$latch 8.058 ns register " "Info: tco from clock \"RW\" to destination pin \"data_out\[1\]\" through register \"data_out\[1\]\$latch\" is 8.058 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RW source 2.597 ns + Longest register " "Info: + Longest clock path from clock \"RW\" to source register is 2.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RW 1 CLK PIN_P2 34 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 34; CLK Node = 'RW'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RW } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns RW~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'RW~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { RW RW~clkctrl } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.150 ns) 2.597 ns data_out\[1\]\$latch 3 REG LCCOMB_X28_Y27_N18 1 " "Info: 3: + IC(1.330 ns) + CELL(0.150 ns) = 2.597 ns; Loc. = LCCOMB_X28_Y27_N18; Fanout = 1; REG Node = 'data_out\[1\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { RW~clkctrl data_out[1]$latch } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 44.24 % ) " "Info: Total cell delay = 1.149 ns ( 44.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.448 ns ( 55.76 % ) " "Info: Total interconnect delay = 1.448 ns ( 55.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { RW RW~clkctrl data_out[1]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.597 ns" { RW {} RW~combout {} RW~clkctrl {} data_out[1]$latch {} } { 0.000ns 0.000ns 0.118ns 1.330ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 18 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.461 ns + Longest register pin " "Info: + Longest register to pin delay is 5.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_out\[1\]\$latch 1 REG LCCOMB_X28_Y27_N18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X28_Y27_N18; Fanout = 1; REG Node = 'data_out\[1\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[1]$latch } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.673 ns) + CELL(2.788 ns) 5.461 ns data_out\[1\] 2 PIN PIN_V14 0 " "Info: 2: + IC(2.673 ns) + CELL(2.788 ns) = 5.461 ns; Loc. = PIN_V14; Fanout = 0; PIN Node = 'data_out\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.461 ns" { data_out[1]$latch data_out[1] } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 51.05 % ) " "Info: Total cell delay = 2.788 ns ( 51.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.673 ns ( 48.95 % ) " "Info: Total interconnect delay = 2.673 ns ( 48.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.461 ns" { data_out[1]$latch data_out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.461 ns" { data_out[1]$latch {} data_out[1] {} } { 0.000ns 2.673ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { RW RW~clkctrl data_out[1]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.597 ns" { RW {} RW~combout {} RW~clkctrl {} data_out[1]$latch {} } { 0.000ns 0.000ns 0.118ns 1.330ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.461 ns" { data_out[1]$latch data_out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.461 ns" { data_out[1]$latch {} data_out[1] {} } { 0.000ns 2.673ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ram~41 data_in\[1\] addr\[0\] 0.608 ns register " "Info: th for register \"ram~41\" (data pin = \"data_in\[1\]\", clock pin = \"addr\[0\]\") is 0.608 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "addr\[0\] destination 7.120 ns + Longest register " "Info: + Longest clock path from clock \"addr\[0\]\" to destination register is 7.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns addr\[0\] 1 CLK PIN_C12 46 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C12; Fanout = 46; CLK Node = 'addr\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[0] } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.640 ns) + CELL(0.398 ns) 2.878 ns ram~213 2 COMB LCCOMB_X27_Y22_N22 2 " "Info: 2: + IC(1.640 ns) + CELL(0.398 ns) = 2.878 ns; Loc. = LCCOMB_X27_Y22_N22; Fanout = 2; COMB Node = 'ram~213'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.038 ns" { addr[0] ram~213 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.420 ns) 3.557 ns rtl~0 3 COMB LCCOMB_X27_Y22_N24 1 " "Info: 3: + IC(0.259 ns) + CELL(0.420 ns) = 3.557 ns; Loc. = LCCOMB_X27_Y22_N24; Fanout = 1; COMB Node = 'rtl~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { ram~213 rtl~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.957 ns) + CELL(0.000 ns) 5.514 ns rtl~0clkctrl 4 COMB CLKCTRL_G4 4 " "Info: 4: + IC(1.957 ns) + CELL(0.000 ns) = 5.514 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'rtl~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.957 ns" { rtl~0 rtl~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.275 ns) 7.120 ns ram~41 5 REG LCCOMB_X27_Y27_N2 1 " "Info: 5: + IC(1.331 ns) + CELL(0.275 ns) = 7.120 ns; Loc. = LCCOMB_X27_Y27_N2; Fanout = 1; REG Node = 'ram~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { rtl~0clkctrl ram~41 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.933 ns ( 27.15 % ) " "Info: Total cell delay = 1.933 ns ( 27.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.187 ns ( 72.85 % ) " "Info: Total interconnect delay = 5.187 ns ( 72.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.120 ns" { addr[0] ram~213 rtl~0 rtl~0clkctrl ram~41 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.120 ns" { addr[0] {} addr[0]~combout {} ram~213 {} rtl~0 {} rtl~0clkctrl {} ram~41 {} } { 0.000ns 0.000ns 1.640ns 0.259ns 1.957ns 1.331ns } { 0.000ns 0.840ns 0.398ns 0.420ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.512 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns data_in\[1\] 1 PIN PIN_G12 32 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G12; Fanout = 32; PIN Node = 'data_in\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[1] } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.264 ns) + CELL(0.438 ns) 6.512 ns ram~41 2 REG LCCOMB_X27_Y27_N2 1 " "Info: 2: + IC(5.264 ns) + CELL(0.438 ns) = 6.512 ns; Loc. = LCCOMB_X27_Y27_N2; Fanout = 1; REG Node = 'ram~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.702 ns" { data_in[1] ram~41 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.248 ns ( 19.16 % ) " "Info: Total cell delay = 1.248 ns ( 19.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.264 ns ( 80.84 % ) " "Info: Total interconnect delay = 5.264 ns ( 80.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.512 ns" { data_in[1] ram~41 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.512 ns" { data_in[1] {} data_in[1]~combout {} ram~41 {} } { 0.000ns 0.000ns 5.264ns } { 0.000ns 0.810ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.120 ns" { addr[0] ram~213 rtl~0 rtl~0clkctrl ram~41 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.120 ns" { addr[0] {} addr[0]~combout {} ram~213 {} rtl~0 {} rtl~0clkctrl {} ram~41 {} } { 0.000ns 0.000ns 1.640ns 0.259ns 1.957ns 1.331ns } { 0.000ns 0.840ns 0.398ns 0.420ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.512 ns" { data_in[1] ram~41 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.512 ns" { data_in[1] {} data_in[1]~combout {} ram~41 {} } { 0.000ns 0.000ns 5.264ns } { 0.000ns 0.810ns 0.438ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 136 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 01 21:26:32 2020 " "Info: Processing ended: Wed Jan 01 21:26:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
