{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624307556196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624307556197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 21 15:32:36 2021 " "Processing started: Mon Jun 21 15:32:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624307556197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624307556197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proc -c proc " "Command: quartus_map --read_settings_files=on --write_settings_files=off proc -c proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624307556197 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624307556435 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624307556435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos/upcount/upcount.sv 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos/upcount/upcount.sv" { { "Info" "ISGN_ENTITY_NAME" "1 upcount " "Found entity 1: upcount" {  } { { "../upcount/upcount.sv" "" { Text "X:/proyectos/upcount/upcount.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624307563025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624307563025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos/dec3to8/dec3to8.sv 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos/dec3to8/dec3to8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "../dec3to8/dec3to8.sv" "" { Text "X:/proyectos/dec3to8/dec3to8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624307563026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624307563026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos/addsub/addsub.sv 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos/addsub/addsub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "../addsub/addsub.sv" "" { Text "X:/proyectos/addsub/addsub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624307563027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624307563027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.sv" "" { Text "X:/proyectos/proc/proc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624307563028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624307563028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clock proc.sv(33) " "Verilog HDL Implicit Net warning at proc.sv(33): created implicit net for \"Clock\"" {  } { { "proc.sv" "" { Text "X:/proyectos/proc/proc.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624307563029 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Buswires proc.sv(178) " "Verilog HDL Implicit Net warning at proc.sv(178): created implicit net for \"Buswires\"" {  } { { "proc.sv" "" { Text "X:/proyectos/proc/proc.sv" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624307563029 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock proc.sv(182) " "Verilog HDL Implicit Net warning at proc.sv(182): created implicit net for \"clock\"" {  } { { "proc.sv" "" { Text "X:/proyectos/proc/proc.sv" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624307563029 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5 proc.sv(188) " "Verilog HDL Implicit Net warning at proc.sv(188): created implicit net for \"R5\"" {  } { { "proc.sv" "" { Text "X:/proyectos/proc/proc.sv" 188 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624307563029 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IRin proc.sv(193) " "Verilog HDL Implicit Net warning at proc.sv(193): created implicit net for \"IRin\"" {  } { { "proc.sv" "" { Text "X:/proyectos/proc/proc.sv" 193 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624307563029 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proc " "Elaborating entity \"proc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624307563053 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN proc.sv(214) " "Verilog HDL Always Construct warning at proc.sv(214): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.sv" "" { Text "X:/proyectos/proc/proc.sv" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624307563055 "|proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G proc.sv(215) " "Verilog HDL Always Construct warning at proc.sv(215): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.sv" "" { Text "X:/proyectos/proc/proc.sv" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624307563055 "|proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 proc.sv(216) " "Verilog HDL Always Construct warning at proc.sv(216): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.sv" "" { Text "X:/proyectos/proc/proc.sv" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624307563055 "|proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 proc.sv(217) " "Verilog HDL Always Construct warning at proc.sv(217): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.sv" "" { Text "X:/proyectos/proc/proc.sv" 217 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624307563055 "|proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R2 proc.sv(218) " "Verilog HDL Always Construct warning at proc.sv(218): variable \"R2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.sv" "" { Text "X:/proyectos/proc/proc.sv" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624307563055 "|proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R3 proc.sv(219) " "Verilog HDL Always Construct warning at proc.sv(219): variable \"R3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.sv" "" { Text "X:/proyectos/proc/proc.sv" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624307563055 "|proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R4 proc.sv(220) " "Verilog HDL Always Construct warning at proc.sv(220): variable \"R4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.sv" "" { Text "X:/proyectos/proc/proc.sv" 220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624307563055 "|proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R5 proc.sv(221) " "Verilog HDL Always Construct warning at proc.sv(221): variable \"R5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.sv" "" { Text "X:/proyectos/proc/proc.sv" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624307563055 "|proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R6 proc.sv(222) " "Verilog HDL Always Construct warning at proc.sv(222): variable \"R6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.sv" "" { Text "X:/proyectos/proc/proc.sv" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624307563055 "|proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R7 proc.sv(223) " "Verilog HDL Always Construct warning at proc.sv(223): variable \"R7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.sv" "" { Text "X:/proyectos/proc/proc.sv" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624307563055 "|proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN proc.sv(224) " "Verilog HDL Always Construct warning at proc.sv(224): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.sv" "" { Text "X:/proyectos/proc/proc.sv" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624307563056 "|proc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "proc.sv(212) " "Verilog HDL Case Statement information at proc.sv(212): all case item expressions in this case statement are onehot" {  } { { "proc.sv" "" { Text "X:/proyectos/proc/proc.sv" 212 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1624307563056 "|proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount upcount:Tstep " "Elaborating entity \"upcount\" for hierarchy \"upcount:Tstep\"" {  } { { "proc.sv" "Tstep" { Text "X:/proyectos/proc/proc.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624307563065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 dec3to8:decx " "Elaborating entity \"dec3to8\" for hierarchy \"dec3to8:decx\"" {  } { { "proc.sv" "decx" { Text "X:/proyectos/proc/proc.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624307563087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub addsub:sum " "Elaborating entity \"addsub\" for hierarchy \"addsub:sum\"" {  } { { "proc.sv" "sum" { Text "X:/proyectos/proc/proc.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624307563181 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg_0 regn " "Node instance \"reg_0\" instantiates undefined entity \"regn\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "proc.sv" "reg_0" { Text "X:/proyectos/proc/proc.sv" 178 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1624307563186 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg_1 regn " "Node instance \"reg_1\" instantiates undefined entity \"regn\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "proc.sv" "reg_1" { Text "X:/proyectos/proc/proc.sv" 180 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1624307563186 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg_2 regn " "Node instance \"reg_2\" instantiates undefined entity \"regn\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "proc.sv" "reg_2" { Text "X:/proyectos/proc/proc.sv" 182 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1624307563186 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg_3 regn " "Node instance \"reg_3\" instantiates undefined entity \"regn\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "proc.sv" "reg_3" { Text "X:/proyectos/proc/proc.sv" 184 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1624307563186 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg_4 regn " "Node instance \"reg_4\" instantiates undefined entity \"regn\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "proc.sv" "reg_4" { Text "X:/proyectos/proc/proc.sv" 186 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1624307563186 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg_5 regn " "Node instance \"reg_5\" instantiates undefined entity \"regn\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "proc.sv" "reg_5" { Text "X:/proyectos/proc/proc.sv" 188 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1624307563186 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg_6 regn " "Node instance \"reg_6\" instantiates undefined entity \"regn\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "proc.sv" "reg_6" { Text "X:/proyectos/proc/proc.sv" 189 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1624307563186 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg_7 regn " "Node instance \"reg_7\" instantiates undefined entity \"regn\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "proc.sv" "reg_7" { Text "X:/proyectos/proc/proc.sv" 191 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1624307563186 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg_IR regn " "Node instance \"reg_IR\" instantiates undefined entity \"regn\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "proc.sv" "reg_IR" { Text "X:/proyectos/proc/proc.sv" 193 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1624307563186 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg_A regn " "Node instance \"reg_A\" instantiates undefined entity \"regn\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "proc.sv" "reg_A" { Text "X:/proyectos/proc/proc.sv" 195 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1624307563186 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg_G regn " "Node instance \"reg_G\" instantiates undefined entity \"regn\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "proc.sv" "reg_G" { Text "X:/proyectos/proc/proc.sv" 196 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1624307563186 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624307564140 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 21 15:32:44 2021 " "Processing ended: Mon Jun 21 15:32:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624307564140 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624307564140 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624307564140 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624307564140 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 17 s " "Quartus Prime Full Compilation was unsuccessful. 13 errors, 17 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624307564810 ""}
