verilog work ../../system_clk_gen.v
verilog work ../example_design/system_clk_gen_exdes.v
