<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>VTCR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">VTCR, Virtualization Translation Control Register</h1><p>The VTCR characteristics are:</p><h2>Purpose</h2>
        <p>The control register for stage 2 of the Non-secure PL1&amp;0 translation regime.</p>

      
        <div class="note"><span class="note-header">Note</span><p>This stage of translation always uses the Long-descriptor translation table format.</p></div>
      <h2>Configuration</h2><p>AArch32 System register VTCR bits [31:0]
            
                are architecturally mapped to
              AArch64 System register <a href="AArch64-vtcr_el2.html">VTCR_EL2[31:0]
            </a>.
          </p><p>This register is present only
    when AArch32 is supported at any Exception level.
      
    Otherwise, direct accesses to VTCR are <span class="arm-defined-word">UNKNOWN</span>.</p>
        <p>If EL2 is not implemented, this register is <span class="arm-defined-word">RES0</span> from EL3.</p>
      <h2>Attributes</h2>
            <p>VTCR is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The VTCR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#1_31">RES1</a></td><td class="lr" colspan="2"><a href="#0_30">RES0</a></td><td class="lr" colspan="1"><a href="#HWU62_28">HWU62</a></td><td class="lr" colspan="1"><a href="#HWU61_27">HWU61</a></td><td class="lr" colspan="1"><a href="#HWU60_26">HWU60</a></td><td class="lr" colspan="1"><a href="#HWU59_25">HWU59</a></td><td class="lr" colspan="11"><a href="#0_24">RES0</a></td><td class="lr" colspan="2"><a href="#SH0_13">SH0</a></td><td class="lr" colspan="2"><a href="#ORGN0_11">ORGN0</a></td><td class="lr" colspan="2"><a href="#IRGN0_9">IRGN0</a></td><td class="lr" colspan="2"><a href="#SL0_7">SL0</a></td><td class="lr" colspan="1"><a href="#0_5">RES0</a></td><td class="lr" colspan="1"><a href="#S_4">S</a></td><td class="lr" colspan="4"><a href="#T0SZ_3">T0SZ</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="1_31">
                Bit [31]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES1</span>.</p>
          <h4 id="0_30">
                Bits [30:29]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="HWU62_28">HWU62, bit [28]
              <div style="font-size:smaller;"><br />When ARMv8.2-TTPBHA is implemented:
                </div></h4>
          
  <p>Hardware Use. Indicates <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> hardware use of bit[62] of the stage 2 translation table Block or Page entry.</p>

          <table class="valuetable"><tr><th>HWU62</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Bit[62] of each stage 2 translation table Block or Page entry cannot be used by hardware for an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> purpose.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Bit[62] of each stage 2 translation table Block or Page entry can be used by hardware for an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> purpose.</p>
</td></tr></table>
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_28"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="HWU61_27">HWU61, bit [27]
              <div style="font-size:smaller;"><br />When ARMv8.2-TTPBHA is implemented:
                </div></h4>
          
  <p>Hardware Use. Indicates <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> hardware use of bit[61] of the stage 2 translation table Block or Page entry.</p>

          <table class="valuetable"><tr><th>HWU61</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Bit[61] of each stage 2 translation table Block or Page entry cannot be used by hardware for an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> purpose.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Bit[61] of each stage 2 translation table Block or Page entry can be used by hardware for an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> purpose.</p>
</td></tr></table>
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_27"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="HWU60_26">HWU60, bit [26]
              <div style="font-size:smaller;"><br />When ARMv8.2-TTPBHA is implemented:
                </div></h4>
          
  <p>Hardware Use. Indicates <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> hardware use of bit[60] of the stage 2 translation table Block or Page entry.</p>

          <table class="valuetable"><tr><th>HWU60</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Bit[60] of each stage 2 translation table Block or Page entry cannot be used by hardware for an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> purpose.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Bit[60] of each stage 2 translation table Block or Page entry can be used by hardware for an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> purpose.</p>
</td></tr></table>
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_26"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="HWU59_25">HWU59, bit [25]
              <div style="font-size:smaller;"><br />When ARMv8.2-TTPBHA is implemented:
                </div></h4>
          
  <p>Hardware Use. Indicates <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> hardware use of bit[59] of the stage 2 translation table Block or Page entry.</p>

          <table class="valuetable"><tr><th>HWU59</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Bit[59] of each stage 2 translation table Block or Page entry cannot be used by hardware for an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> purpose.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Bit[59] of each stage 2 translation table Block or Page entry can be used by hardware for an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> purpose.</p>
</td></tr></table>
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_25"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="0_24">
                Bits [24:14]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="SH0_13">SH0, bits [13:12]
                  </h4>
          
  <p>Shareability attribute for memory associated with translation table walks using <a href="AArch32-vttbr.html">VTTBR</a>.</p>

          <table class="valuetable"><tr><th>SH0</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
  <p>Non-shareable.</p>
</td></tr><tr><td class="bitfield">0b10</td><td>
  <p>Outer Shareable.</p>
</td></tr><tr><td class="bitfield">0b11</td><td>
  <p>Inner Shareable.</p>
</td></tr></table>
            
  <p>Other values are reserved. The effect of programming this field to a Reserved value is that behavior is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>, as described in <span class="xref">'Unallocated values in fields of AArch32 System registers and translation table entries' in the ArmÂ® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section K1.1.11</span>.</p>

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="ORGN0_11">ORGN0, bits [11:10]
                  </h4>
          
  <p>Outer cacheability attribute for memory associated with translation table walks using <a href="AArch32-vttbr.html">VTTBR</a>.</p>

          <table class="valuetable"><tr><th>ORGN0</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
  <p>Normal memory, Outer Non-cacheable.</p>
</td></tr><tr><td class="bitfield">0b01</td><td>
  <p>Normal memory, Outer Write-Back Read-Allocate Write-Allocate Cacheable.</p>
</td></tr><tr><td class="bitfield">0b10</td><td>
  <p>Normal memory, Outer Write-Through Read-Allocate No Write-Allocate Cacheable.</p>
</td></tr><tr><td class="bitfield">0b11</td><td>
  <p>Normal memory, Outer Write-Back Read-Allocate No Write-Allocate Cacheable.</p>
</td></tr></table>
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="IRGN0_9">IRGN0, bits [9:8]
                  </h4>
          
  <p>Inner cacheability attribute for memory associated with translation table walks using <a href="AArch32-vttbr.html">VTTBR</a>.</p>

          <table class="valuetable"><tr><th>IRGN0</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
  <p>Normal memory, Inner Non-cacheable.</p>
</td></tr><tr><td class="bitfield">0b01</td><td>
  <p>Normal memory, Inner Write-Back Read-Allocate Write-Allocate Cacheable.</p>
</td></tr><tr><td class="bitfield">0b10</td><td>
  <p>Normal memory, Inner Write-Through Read-Allocate No Write-Allocate Cacheable.</p>
</td></tr><tr><td class="bitfield">0b11</td><td>
  <p>Normal memory, Inner Write-Back Read-Allocate No Write-Allocate Cacheable.</p>
</td></tr></table>
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="SL0_7">SL0, bits [7:6]
                  </h4>
          
  <p>Starting level for translation table walks using <a href="AArch32-vttbr.html">VTTBR</a>.</p>

          <table class="valuetable"><tr><th>SL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
  <p>Start at level 2</p>
</td></tr><tr><td class="bitfield">0b01</td><td>
  <p>Start at level 1</p>
</td></tr></table>
            
  <p>All other values are reserved. If this field is programmed to a reserved value, or to a value that is not consistent with the programming of T0SZ, then a stage 2 level 1 Translation fault is generated.</p>

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_5">
                Bit [5]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="S_4">S, bit [4]
              </h4>
          
  <p>Sign extension bit. This bit must be programmed to the value of T0SZ[3]. If it is not, then the behavior is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> and the stage 2 T0SZ value is treated as an <span class="arm-defined-word">UNKNOWN</span> value, see <span class="xref">'Misprogramming VTCR.S' in the ArmÂ® Architecture Reference Manual, Armv8, for Armv8-A architecture profile</span>.</p>

          
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="T0SZ_3">T0SZ, bits [3:0]
                  </h4>
          
  <p>The size offset of the memory region addressed by <a href="AArch32-vttbr.html">VTTBR</a>. The region size is 2<sup>(32-T0SZ)</sup> bytes.</p>
<p>This field holds a four-bit signed integer value, meaning it supports values from -8 to 7.</p>
<div class="note"><span class="note-header">Note</span><p>This is different from the other translation control registers, where TnSZ holds a three-bit unsigned integer, supporting values from 0 to 7.</p></div><p>If this field is programmed to a value that is not consistent with the programming of SL0 then a stage 2 level 1 Translation fault is generated.</p>

          
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the VTCR</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRC{&lt;c&gt;}{&lt;q&gt;} &lt;coproc&gt;, {#}&lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, {#}&lt;opc2&gt;}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b100</td><td>0b0010</td><td>0b0001</td><td>0b010</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T2 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T2 == '1' then
        AArch32.TakeHypTrapException(0x03);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    return VTCR;
elsif PSTATE.EL == EL3 then
    if SCR.NS == '0' then
        UNDEFINED;
    else
        return VTCR;
              </p><h4 class="assembler">MCR{&lt;c&gt;}{&lt;q&gt;} &lt;coproc&gt;, {#}&lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, {#}&lt;opc2&gt;}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b100</td><td>0b0010</td><td>0b0001</td><td>0b010</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T2 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T2 == '1' then
        AArch32.TakeHypTrapException(0x03);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    VTCR = R[t];
elsif PSTATE.EL == EL3 then
    if SCR.NS == '0' then
        UNDEFINED;
    else
        VTCR = R[t];
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
