#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Jun  8 18:20:09 2025
# Process ID         : 2440
# Current directory  : D:/SKRIPSI/Perkembangan_14_MEI_2025/UART_TX/VHDL/UART_TX_9_MEI_2025
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent10112 D:\SKRIPSI\Perkembangan_14_MEI_2025\UART_TX\VHDL\UART_TX_9_MEI_2025\UART_TX_9_MEI_2025.xpr
# Log file           : D:/SKRIPSI/Perkembangan_14_MEI_2025/UART_TX/VHDL/UART_TX_9_MEI_2025/vivado.log
# Journal file       : D:/SKRIPSI/Perkembangan_14_MEI_2025/UART_TX/VHDL/UART_TX_9_MEI_2025\vivado.jou
# Running On         : DESKTOP-BEQKE54
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : AMD Ryzen 3 3300U with Radeon Vega Mobile Gfx  
# CPU Frequency      : 2096 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 3667 MB
# Swap memory        : 10613 MB
# Total Virtual      : 14281 MB
# Available Virtual  : 5017 MB
#-----------------------------------------------------------
start_gui
open_project D:/SKRIPSI/Perkembangan_14_MEI_2025/UART_TX/VHDL/UART_TX_9_MEI_2025/UART_TX_9_MEI_2025.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/SKRIPSI/Perkembangan_14_MEI_2025/UART_TX/VHDL/UART_TX_9_MEI_2025/UART_TX_9_MEI_2025.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1201.238 ; gain = 108.941
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Jun  8 18:23:09 2025] Launched synth_1...
Run output will be captured here: D:/SKRIPSI/Perkembangan_14_MEI_2025/UART_TX/VHDL/UART_TX_9_MEI_2025/UART_TX_9_MEI_2025.runs/synth_1/runme.log
[Sun Jun  8 18:23:09 2025] Launched impl_1...
Run output will be captured here: D:/SKRIPSI/Perkembangan_14_MEI_2025/UART_TX/VHDL/UART_TX_9_MEI_2025/UART_TX_9_MEI_2025.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-2058] connect_hw_server command cancelled.
connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.887 ; gain = 17.531
INFO: [Common 17-344] 'connect_hw_server' was cancelled
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtools 27-3461] Cannot support an older version of hw_server.
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-01:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.887 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505368A
set_property PROGRAM.FILE {D:/SKRIPSI/Perkembangan_14_MEI_2025/UART_TX/VHDL/UART_TX_9_MEI_2025/UART_TX_9_MEI_2025.runs/impl_1/TOP_TX.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/SKRIPSI/Perkembangan_14_MEI_2025/UART_TX/VHDL/UART_TX_9_MEI_2025/UART_TX_9_MEI_2025.runs/impl_1/TOP_TX.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210274505368A}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210274505368A
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun  8 18:28:44 2025...
