User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/Destiny/iso_capacity/ReadEDP/RRAM/128KB/128KB.cfg) is loaded

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 128KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for read energy-delay-product ...
Using cell file: ./cell_defs/RRAM.cell
numSolutions = 7819 / numDesigns = 218700

=============
   SUMMARY   
=============
Optimized for: Read Energy-Delay-Product
Memory Cell: RRAM (Memristor)
Cell Area (F^2)    : 4 (2Fx2F)
Cell Aspect Ratio  : 1
Cell Turned-On Resistance : 1Mohm
Cell Turned-Off Resistance: 10Mohm
Read Mode: Current-Sensing
  - Read Voltage: 0.4V
Reset Mode: Voltage
  - Reset Voltage: 2V
  - Reset Pulse: 10ns
Set Mode: Voltage
  - Set Voltage: 2V
  - Set Pulse: 10ns
Access Type: None Access Device

=============
CONFIGURATION
=============
Bank Organization: 64 x 16 x 2
 - Row Activation   : 1 / 64 x 1
 - Column Activation: 16 / 16 x 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 1 Rows x 128 Columns
Mux Level:
 - Senseamp Mux      : 64
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 1.26698mm x 752.884um = 986694um^2
 |--- Mat Area      = 19.7966um x 47.0553um = 931.533um^2   (0.212817%)
 |--- Subarray Area = 9.89828um x 22.814um = 225.819um^2   (0.219475%)
 |--- TSV Area      = 81um^2
 - Area Efficiency = 0.205742%
Timing:
 -  Read Latency = 2.16735ns
 |--- TSV Latency    = 0.0114108ps
 |--- H-Tree Latency = 441.22ps
 |--- Mat Latency    = 1.72611ns
    |--- Predecoder Latency = 21.944ps
    |--- Subarray Latency   = 1.70417ns
       |--- Row Decoder Latency = 82.847ps
       |--- Bitline Latency     = 0.000136593ps,0ps,0ps
       |--- Senseamp Latency    = 1.45399ns
       |--- Mux Latency         = 148.427ps
       |--- Precharge Latency   = 9.79022ps
       |--- Read Pulse   = 0ps
 - Write Latency = 20.3458ns
 |--- TSV Latency    = 0.00570541ps
 |--- H-Tree Latency = 220.61ps
 |--- Mat Latency    = 20.1252ns
    |--- Predecoder Latency = 21.944ps
    |--- Subarray Latency   = 20.1033ns
       |--- Row Decoder Latency = 82.847ps
       |--- Charge Latency      = 1.52774ps
 - Read Bandwidth  = 9.80925GB/s
 - Write Bandwidth = 795.89MB/s
Power:
 -  Read Dynamic Energy = 75.1785pJ
 |--- TSV Dynamic Energy    = 14.3315pJ
 |--- H-Tree Dynamic Energy = 36.0254pJ
 |--- Mat Dynamic Energy    = 1.55135pJ per mat
    |--- Predecoder Dynamic Energy = 0.000471738pJ
    |--- Subarray Dynamic Energy   = 0.38772pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.0137148pJ
       |--- Mux Decoder Dynamic Energy = 0.0203117pJ
       |--- Bitline & Cell Read Energy = 0.000930552pJ
       |--- Senseamp Dynamic Energy    = 0.300727pJ
       |--- Mux Dynamic Energy         = 0.00316524pJ
       |--- Precharge Dynamic Energy   = 0.0488701pJ
 - Write Dynamic Energy = 437.691pJ
 |--- TSV Dynamic Energy    = 14.3315pJ
 |--- H-Tree Dynamic Energy = 36.0254pJ
 |--- Mat Dynamic Energy    = 24.2084pJ per mat
    |--- Predecoder Dynamic Energy = 0.000471738pJ
    |--- Subarray Dynamic Energy   = 6.05198pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.0137148pJ
       |--- Mux Decoder Dynamic Energy = 0.0203117pJ
       |--- Mux Dynamic Energy         = 0.00316524pJ
 - Leakage Power = 2.57318mW
 |--- TSV Leakage              = 0pW
 |--- H-Tree Leakage Power     = 0pW
 |--- Mat Leakage Power        = 1.25644uW per mat

Finished!
