Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : mkdut
Version: U-2022.12
Date   : Tue Nov 11 11:59:56 2025
****************************************


Library(s) Used:

    saed32lvt_ss0p75v25c (File: /home/tools/pdk/SAED32nm_EDK_02_2024/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v25c.db)


Operating Conditions: ss0p75v25c   Library: saed32lvt_ss0p75v25c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
mkdut                  16000             saed32lvt_ss0p75v25c
mkFPadder32            8000              saed32lvt_ss0p75v25c
FIFO2_00000009_1       8000              saed32lvt_ss0p75v25c
FIFO2_00000004_1       ForQA             saed32lvt_ss0p75v25c
FIFO2_00000044_1       8000              saed32lvt_ss0p75v25c
FIFO2_00000024_1       8000              saed32lvt_ss0p75v25c
FIFO2_00000026_1_1     8000              saed32lvt_ss0p75v25c
FIFO2_00000017_1       8000              saed32lvt_ss0p75v25c
FIFO2_00000016_1       8000              saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_12
                       ForQA             saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_11
                       ForQA             saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_10
                       ForQA             saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_9
                       ForQA             saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_8
                       ForQA             saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_7
                       ForQA             saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_6
                       ForQA             saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_5
                       ForQA             saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_4
                       ForQA             saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_3
                       ForQA             saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_2
                       ForQA             saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_1
                       ForQA             saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkdut_0
                       ForQA             saed32lvt_ss0p75v25c
FIFO2_00000026_1_0     8000              saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_FIFO2_00000009_1_1
                       ForQA             saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_FIFO2_00000009_1_0
                       ForQA             saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_FIFO2_00000004_1
                       ForQA             saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_FIFO2_00000004_1_0
                       ForQA             saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_FIFO2_00000044_1_1
                       ForQA             saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_FIFO2_00000044_1_0
                       ForQA             saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_FIFO2_00000024_1_1
                       ForQA             saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_FIFO2_00000024_1_0
                       ForQA             saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_FIFO2_00000026_1_3
                       ForQA             saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_FIFO2_00000026_1_2
                       ForQA             saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_FIFO2_00000017_1_1
                       ForQA             saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_FIFO2_00000017_1_0
                       ForQA             saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_FIFO2_00000016_1_1
                       ForQA             saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_FIFO2_00000016_1_0
                       ForQA             saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_FIFO2_00000026_1_1
                       ForQA             saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_FIFO2_00000026_1_0
                       ForQA             saed32lvt_ss0p75v25c


Global Operating Voltage = 0.75 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
mkdut                                    59.229  393.603 2.95e+08  747.972 100.0
  preTrace_F (FIFO2_00000016_1)           0.443    2.895 1.27e+07   16.055   2.1
  preMem_F (FIFO2_00000017_1)             1.568   10.294 1.23e+07   24.177   3.2
  preMax_F (FIFO2_00000026_1_1)           2.222   13.803 2.14e+07   37.396   5.0
  preCom_F (FIFO2_00000024_1)             3.143   19.871 2.10e+07   44.011   5.9
  preAdd_F (FIFO2_00000044_1)             9.261   63.494 3.47e+07  107.417  14.4
  metadata_fifo (FIFO2_00000004_1)        0.908    5.141 3.15e+06    9.194   1.2
  inp_F (FIFO2_00000009_1)                1.422    9.674 6.18e+06   17.272   2.3
  fpadder (mkFPadder32)                  12.018   78.990 9.38e+07  184.759  24.7
    s1_to_s2_fifo (FIFO2_00000026_1_0)    3.795   24.214 2.53e+07   53.313   7.1
1
