

================================================================
== Vitis HLS Report for 'qubit_processor_fixed_dma'
================================================================
* Date:           Sun Aug 10 14:52:40 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        single_qubit_dma
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.300 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- process_stream_loop  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln18 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [single_qubit_dma/core.cpp:18]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %operation"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %operation, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %operation, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_stream_V_data_V, i8 %in_stream_V_keep_V, i8 %in_stream_V_strb_V, i1 %in_stream_V_last_V, void @empty_4, i32 1, i32 1, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_stream_V_data_V"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_stream_V_keep_V"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_stream_V_strb_V"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_last_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_stream_V_data_V, i8 %out_stream_V_keep_V, i8 %out_stream_V_strb_V, i1 %out_stream_V_last_V, void @empty_4, i32 1, i32 1, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_stream_V_data_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_stream_V_keep_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_stream_V_strb_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_last_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%operation_read = read i2 @_ssdm_op_Read.s_axilite.i2, i2 %operation"   --->   Operation 23 'read' 'operation_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln34 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %out_stream_V_data_V, i8 %out_stream_V_keep_V, i8 %out_stream_V_strb_V, i1 0, i1 %out_stream_V_last_V, i1 0, i1 0, void @empty_6" [single_qubit_dma/core.cpp:34]   --->   Operation 24 'specaxissidechannel' 'specaxissidechannel_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln34 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %in_stream_V_data_V, i8 %in_stream_V_keep_V, i8 %in_stream_V_strb_V, i1 0, i1 %in_stream_V_last_V, i1 0, i1 0, void @empty_7" [single_qubit_dma/core.cpp:34]   --->   Operation 25 'specaxissidechannel' 'specaxissidechannel_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln34 = br void %while.body" [single_qubit_dma/core.cpp:34]   --->   Operation 26 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.30>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [single_qubit_dma/core.cpp:39]   --->   Operation 27 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [single_qubit_dma/core.cpp:44]   --->   Operation 28 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %in_stream_V_data_V, i8 %in_stream_V_keep_V, i8 %in_stream_V_strb_V, i1 %in_stream_V_last_V"   --->   Operation 29 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue i81 %empty"   --->   Operation 30 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i81 %empty"   --->   Operation 31 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%temp_in_alpha_r_V = trunc i64 %tmp_data_V_1"   --->   Operation 32 'trunc' 'temp_in_alpha_r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%temp_in_alpha_i_V = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %tmp_data_V_1, i32 16, i32 31"   --->   Operation 33 'partselect' 'temp_in_alpha_i_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%temp_in_beta_r_V = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %tmp_data_V_1, i32 32, i32 47"   --->   Operation 34 'partselect' 'temp_in_beta_r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%temp_in_beta_i_V = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %tmp_data_V_1, i32 48, i32 63"   --->   Operation 35 'partselect' 'temp_in_beta_i_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.70ns)   --->   "%switch_ln60 = switch i2 %operation_read, void %sw.default, i2 0, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i446, i2 1, void %sw.epilog" [single_qubit_dma/core.cpp:60]   --->   Operation 36 'switch' 'switch_ln60' <Predicate = true> <Delay = 1.70>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i16 %temp_in_alpha_r_V"   --->   Operation 37 'sext' 'sext_ln1347' <Predicate = (operation_read == 0)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1347_1 = sext i16 %temp_in_beta_r_V"   --->   Operation 38 'sext' 'sext_ln1347_1' <Predicate = (operation_read == 0)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.25ns) (grouped into DSP with root node mul_ln1270)   --->   "%ret_V = add i17 %sext_ln1347_1, i17 %sext_ln1347"   --->   Operation 39 'add' 'ret_V' <Predicate = (operation_read == 0)> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1270)   --->   "%sext_ln1270 = sext i17 %ret_V"   --->   Operation 40 'sext' 'sext_ln1270' <Predicate = (operation_read == 0)> <Delay = 0.00>
ST_2 : Operation 41 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1270 = mul i29 %sext_ln1270, i29 5792"   --->   Operation 41 'mul' 'mul_ln1270' <Predicate = (operation_read == 0)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1347_2 = sext i16 %temp_in_alpha_i_V"   --->   Operation 42 'sext' 'sext_ln1347_2' <Predicate = (operation_read == 0)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1347_3 = sext i16 %temp_in_beta_i_V"   --->   Operation 43 'sext' 'sext_ln1347_3' <Predicate = (operation_read == 0)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.25ns) (grouped into DSP with root node mul_ln1270_1)   --->   "%ret_V_1 = add i17 %sext_ln1347_3, i17 %sext_ln1347_2"   --->   Operation 44 'add' 'ret_V_1' <Predicate = (operation_read == 0)> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1270_1)   --->   "%sext_ln1270_1 = sext i17 %ret_V_1"   --->   Operation 45 'sext' 'sext_ln1270_1' <Predicate = (operation_read == 0)> <Delay = 0.00>
ST_2 : Operation 46 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1270_1 = mul i29 %sext_ln1270_1, i29 5792"   --->   Operation 46 'mul' 'mul_ln1270_1' <Predicate = (operation_read == 0)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (2.25ns) (grouped into DSP with root node mul_ln1270_2)   --->   "%ret_V_2 = sub i17 %sext_ln1347, i17 %sext_ln1347_1"   --->   Operation 47 'sub' 'ret_V_2' <Predicate = (operation_read == 0)> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1270_2)   --->   "%sext_ln1270_2 = sext i17 %ret_V_2"   --->   Operation 48 'sext' 'sext_ln1270_2' <Predicate = (operation_read == 0)> <Delay = 0.00>
ST_2 : Operation 49 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1270_2 = mul i29 %sext_ln1270_2, i29 5792"   --->   Operation 49 'mul' 'mul_ln1270_2' <Predicate = (operation_read == 0)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 50 [1/1] (2.25ns) (grouped into DSP with root node mul_ln1270_3)   --->   "%ret_V_3 = sub i17 %sext_ln1347_2, i17 %sext_ln1347_3"   --->   Operation 50 'sub' 'ret_V_3' <Predicate = (operation_read == 0)> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1270_3)   --->   "%sext_ln1270_3 = sext i17 %ret_V_3"   --->   Operation 51 'sext' 'sext_ln1270_3' <Predicate = (operation_read == 0)> <Delay = 0.00>
ST_2 : Operation 52 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1270_3 = mul i29 %sext_ln1270_3, i29 5792"   --->   Operation 52 'mul' 'mul_ln1270_3' <Predicate = (operation_read == 0)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (1.70ns)   --->   "%br_ln85 = br void %sw.epilog" [single_qubit_dma/core.cpp:85]   --->   Operation 53 'br' 'br_ln85' <Predicate = (operation_read != 0 & operation_read != 1)> <Delay = 1.70>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln34 = br void %while.body" [single_qubit_dma/core.cpp:34]   --->   Operation 54 'br' 'br_ln34' <Predicate = (!tmp_last_V)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 55 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1270 = mul i29 %sext_ln1270, i29 5792"   --->   Operation 55 'mul' 'mul_ln1270' <Predicate = (operation_read == 0)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1270_1 = mul i29 %sext_ln1270_1, i29 5792"   --->   Operation 56 'mul' 'mul_ln1270_1' <Predicate = (operation_read == 0)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1270_2 = mul i29 %sext_ln1270_2, i29 5792"   --->   Operation 57 'mul' 'mul_ln1270_2' <Predicate = (operation_read == 0)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1270_3 = mul i29 %sext_ln1270_3, i29 5792"   --->   Operation 58 'mul' 'mul_ln1270_3' <Predicate = (operation_read == 0)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.05>
ST_4 : Operation 59 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1270 = mul i29 %sext_ln1270, i29 5792"   --->   Operation 59 'mul' 'mul_ln1270' <Predicate = (operation_read == 0)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1270_1 = mul i29 %sext_ln1270_1, i29 5792"   --->   Operation 60 'mul' 'mul_ln1270_1' <Predicate = (operation_read == 0)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1270_2 = mul i29 %sext_ln1270_2, i29 5792"   --->   Operation 61 'mul' 'mul_ln1270_2' <Predicate = (operation_read == 0)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1270_3 = mul i29 %sext_ln1270_3, i29 5792"   --->   Operation 62 'mul' 'mul_ln1270_3' <Predicate = (operation_read == 0)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.70>
ST_5 : Operation 63 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270 = mul i29 %sext_ln1270, i29 5792"   --->   Operation 63 'mul' 'mul_ln1270' <Predicate = (operation_read == 0)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%temp_out_alpha_r_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270, i32 13, i32 28"   --->   Operation 64 'partselect' 'temp_out_alpha_r_V_2' <Predicate = (operation_read == 0)> <Delay = 0.00>
ST_5 : Operation 65 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_1 = mul i29 %sext_ln1270_1, i29 5792"   --->   Operation 65 'mul' 'mul_ln1270_1' <Predicate = (operation_read == 0)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%temp_out_alpha_i_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_1, i32 13, i32 28"   --->   Operation 66 'partselect' 'temp_out_alpha_i_V_2' <Predicate = (operation_read == 0)> <Delay = 0.00>
ST_5 : Operation 67 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_2 = mul i29 %sext_ln1270_2, i29 5792"   --->   Operation 67 'mul' 'mul_ln1270_2' <Predicate = (operation_read == 0)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%temp_out_beta_r_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_2, i32 13, i32 28"   --->   Operation 68 'partselect' 'temp_out_beta_r_V_2' <Predicate = (operation_read == 0)> <Delay = 0.00>
ST_5 : Operation 69 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_3 = mul i29 %sext_ln1270_3, i29 5792"   --->   Operation 69 'mul' 'mul_ln1270_3' <Predicate = (operation_read == 0)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%temp_out_beta_i_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_3, i32 13, i32 28"   --->   Operation 70 'partselect' 'temp_out_beta_i_V_2' <Predicate = (operation_read == 0)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.70ns)   --->   "%br_ln67 = br void %sw.epilog" [single_qubit_dma/core.cpp:67]   --->   Operation 71 'br' 'br_ln67' <Predicate = (operation_read == 0)> <Delay = 1.70>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%temp_out_alpha_r_V = phi i16 %temp_in_alpha_r_V, void %sw.default, i16 %temp_out_alpha_r_V_2, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i446, i16 %temp_in_beta_r_V, void %while.body"   --->   Operation 72 'phi' 'temp_out_alpha_r_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%temp_out_alpha_i_V = phi i16 %temp_in_alpha_i_V, void %sw.default, i16 %temp_out_alpha_i_V_2, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i446, i16 %temp_in_beta_i_V, void %while.body"   --->   Operation 73 'phi' 'temp_out_alpha_i_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%temp_out_beta_r_V = phi i16 %temp_in_beta_r_V, void %sw.default, i16 %temp_out_beta_r_V_2, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i446, i16 %temp_in_alpha_r_V, void %while.body"   --->   Operation 74 'phi' 'temp_out_beta_r_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%temp_out_beta_i_V = phi i16 %temp_in_beta_i_V, void %sw.default, i16 %temp_out_beta_i_V_2, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i446, i16 %temp_in_alpha_i_V, void %while.body"   --->   Operation 75 'phi' 'temp_out_beta_i_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %temp_out_beta_i_V, i16 %temp_out_beta_r_V, i16 %temp_out_alpha_i_V, i16 %temp_out_alpha_r_V"   --->   Operation 76 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [2/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %out_stream_V_data_V, i8 %out_stream_V_keep_V, i8 %out_stream_V_strb_V, i1 %out_stream_V_last_V, i64 %p_Result_s, i8 255, i8 255, i1 %tmp_last_V"   --->   Operation 77 'write' 'write_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln247 = br i1 %tmp_last_V, void %cleanup.cont, void %while.end"   --->   Operation 78 'br' 'br_ln247' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 79 [1/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %out_stream_V_data_V, i8 %out_stream_V_keep_V, i8 %out_stream_V_strb_V, i1 %out_stream_V_last_V, i64 %p_Result_s, i8 255, i8 255, i1 %tmp_last_V"   --->   Operation 79 'write' 'write_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln111 = ret" [single_qubit_dma/core.cpp:111]   --->   Operation 80 'ret' 'ret_ln111' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('operation_read') on port 'operation' [25]  (1 ns)

 <State 2>: 3.3ns
The critical path consists of the following:
	axis read operation ('empty') on port 'in_stream_V_data_V' [32]  (0 ns)
	'add' operation of DSP[45] ('ret.V') [43]  (2.25 ns)
	'mul' operation of DSP[45] ('mul_ln1270') [45]  (1.05 ns)

 <State 3>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[45] ('mul_ln1270') [45]  (1.05 ns)

 <State 4>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[45] ('mul_ln1270') [45]  (1.05 ns)

 <State 5>: 1.71ns
The critical path consists of the following:
	'mul' operation of DSP[45] ('mul_ln1270') [45]  (0 ns)
	multiplexor before 'phi' operation ('temp_in_beta_r.V') with incoming values : ('temp_in_alpha_r.V') ('temp_in_beta_r.V') ('temp_out_alpha_r.V') [65]  (1.71 ns)
	'phi' operation ('temp_in_beta_r.V') with incoming values : ('temp_in_alpha_r.V') ('temp_in_beta_r.V') ('temp_out_alpha_r.V') [65]  (0 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
