/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [13:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [27:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_0_5z = ~(celloutsig_0_2z | in_data[86]);
  assign celloutsig_0_11z = ~(celloutsig_0_2z | celloutsig_0_2z);
  assign celloutsig_0_18z = ~(celloutsig_0_13z | celloutsig_0_10z);
  assign celloutsig_0_31z = ~((celloutsig_0_23z[3] | celloutsig_0_26z[0]) & celloutsig_0_2z);
  assign celloutsig_0_37z = ~((celloutsig_0_31z | celloutsig_0_3z) & _00_);
  assign celloutsig_0_38z = ~((celloutsig_0_19z | celloutsig_0_29z[0]) & celloutsig_0_6z[0]);
  assign celloutsig_0_13z = ~((celloutsig_0_8z | celloutsig_0_2z) & celloutsig_0_6z[0]);
  assign celloutsig_0_17z = ~((celloutsig_0_13z | celloutsig_0_14z[7]) & celloutsig_0_11z);
  assign celloutsig_0_19z = ~((celloutsig_0_17z | celloutsig_0_1z[23]) & celloutsig_0_16z[5]);
  assign celloutsig_0_2z = ~((celloutsig_0_1z[16] | in_data[77]) & celloutsig_0_1z[19]);
  assign celloutsig_1_4z = in_data[182] | ~(celloutsig_1_3z[12]);
  assign celloutsig_1_18z = celloutsig_1_6z | ~(celloutsig_1_5z);
  assign celloutsig_0_12z = celloutsig_0_4z | ~(in_data[57]);
  assign celloutsig_0_0z = ~(in_data[39] ^ in_data[66]);
  assign celloutsig_1_0z = ~(in_data[104] ^ in_data[184]);
  assign celloutsig_1_6z = ~(celloutsig_1_4z ^ celloutsig_1_2z[5]);
  reg [5:0] _19_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _19_ <= 6'h00;
    else _19_ <= { in_data[68], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_13z };
  assign { _00_, _01_[4:0] } = _19_;
  assign celloutsig_0_10z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z } && { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_8z = celloutsig_0_1z[21:15] < celloutsig_0_1z[26:20];
  assign celloutsig_1_2z = celloutsig_1_1z ? { in_data[159:156], celloutsig_1_0z, 1'h1, celloutsig_1_0z } : { in_data[130:125], 1'h0 };
  assign celloutsig_0_20z = celloutsig_0_11z ? { _01_[4:3], celloutsig_0_9z } : { _00_, _01_[4:3] };
  assign celloutsig_0_22z = celloutsig_0_19z ? celloutsig_0_16z[8:3] : { celloutsig_0_16z[12:9], celloutsig_0_18z, celloutsig_0_11z };
  assign celloutsig_0_29z = celloutsig_0_22z[2] ? { in_data[90:88], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_8z } : { celloutsig_0_20z[1], celloutsig_0_6z };
  assign celloutsig_0_3z = in_data[75:69] != in_data[12:6];
  assign celloutsig_0_7z = { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z } != in_data[27:16];
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z } != celloutsig_0_1z[16:8];
  assign celloutsig_1_19z = - celloutsig_1_8z;
  assign celloutsig_0_16z = - { celloutsig_0_1z[3:2], celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_23z = - { celloutsig_0_22z[5], _00_, _01_[4:0], celloutsig_0_4z };
  assign celloutsig_1_1z = ^ in_data[135:122];
  assign celloutsig_1_5z = ^ { celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[186:173] << { celloutsig_1_2z[6:2], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_8z = { in_data[118:117], celloutsig_1_5z } << celloutsig_1_2z[3:1];
  assign celloutsig_0_6z = { in_data[18:15], celloutsig_0_3z } << { in_data[47:44], celloutsig_0_4z };
  assign celloutsig_0_1z = { in_data[80:57], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } << in_data[74:47];
  assign celloutsig_0_14z = { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_12z } << { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_0_26z = { celloutsig_0_20z[2:1], celloutsig_0_7z, celloutsig_0_17z } << celloutsig_0_22z[3:0];
  assign _01_[5] = _00_;
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
