Info: Generated by version: 19.4 build 64
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/canesche/HLStools/intel/a.prj/components/ff_snow_horizontal_compose97i/ff_snow_horizontal_compose97i.ip --synthesis=VERILOG --output-directory=/home/canesche/HLStools/intel/a.prj/components/ff_snow_horizontal_compose97i/ff_snow_horizontal_compose97i --family="Arria 10" --part=10AX115U1F45I1SG
Info: ff_snow_horizontal_compose97i: "Transforming system: ff_snow_horizontal_compose97i"
Info: ff_snow_horizontal_compose97i: "Naming system components in system: ff_snow_horizontal_compose97i"
Info: ff_snow_horizontal_compose97i: "Processing generation queue"
Info: ff_snow_horizontal_compose97i: "Generating: ff_snow_horizontal_compose97i"
Info: ff_snow_horizontal_compose97i: "Generating: ff_snow_horizontal_compose97i_internal"
Info: ff_snow_horizontal_compose97i: Done "ff_snow_horizontal_compose97i" with 2 modules, 331 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/canesche/HLStools/intel/a.prj/components/ff_snow_horizontal_compose97i/ff_snow_horizontal_compose97i.ip --synthesis=VERILOG --ipxact --output-directory=/home/canesche/HLStools/intel/a.prj/components/ff_snow_horizontal_compose97i/ff_snow_horizontal_compose97i --family="Arria 10" --part=10AX115U1F45I1SG
Info: Finished: IP-XACT
