<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3844" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3844{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3844{left:117px;bottom:68px;letter-spacing:0.1px;}
#t3_3844{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3844{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#t5_3844{left:69px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t6_3844{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_3844{left:69px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_3844{left:69px;bottom:1020px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#t9_3844{left:69px;bottom:1004px;letter-spacing:-0.14px;}
#ta_3844{left:69px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_3844{left:69px;bottom:962px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_3844{left:69px;bottom:946px;letter-spacing:-0.14px;word-spacing:-1.43px;}
#td_3844{left:69px;bottom:929px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#te_3844{left:69px;bottom:904px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_3844{left:69px;bottom:888px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tg_3844{left:69px;bottom:871px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#th_3844{left:69px;bottom:821px;letter-spacing:-0.09px;}
#ti_3844{left:154px;bottom:821px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tj_3844{left:69px;bottom:797px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_3844{left:69px;bottom:780px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tl_3844{left:69px;bottom:763px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_3844{left:69px;bottom:739px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tn_3844{left:69px;bottom:722px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_3844{left:69px;bottom:695px;}
#tp_3844{left:95px;bottom:699px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tq_3844{left:69px;bottom:672px;}
#tr_3844{left:95px;bottom:676px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#ts_3844{left:69px;bottom:650px;}
#tt_3844{left:95px;bottom:653px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_3844{left:95px;bottom:636px;letter-spacing:-0.12px;}
#tv_3844{left:69px;bottom:610px;}
#tw_3844{left:95px;bottom:613px;letter-spacing:-0.15px;word-spacing:-0.8px;}
#tx_3844{left:95px;bottom:597px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#ty_3844{left:69px;bottom:572px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_3844{left:69px;bottom:546px;}
#t10_3844{left:95px;bottom:549px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t11_3844{left:95px;bottom:532px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t12_3844{left:69px;bottom:506px;}
#t13_3844{left:95px;bottom:509px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t14_3844{left:69px;bottom:485px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#t15_3844{left:69px;bottom:468px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t16_3844{left:69px;bottom:410px;letter-spacing:0.13px;}
#t17_3844{left:151px;bottom:410px;letter-spacing:0.16px;word-spacing:0.01px;}
#t18_3844{left:69px;bottom:386px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t19_3844{left:69px;bottom:369px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_3844{left:69px;bottom:352px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1b_3844{left:69px;bottom:335px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1c_3844{left:69px;bottom:311px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#t1d_3844{left:69px;bottom:294px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1e_3844{left:435px;bottom:254px;letter-spacing:-0.13px;}
#t1f_3844{left:122px;bottom:233px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1g_3844{left:122px;bottom:216px;letter-spacing:-0.24px;word-spacing:-0.38px;}
#t1h_3844{left:122px;bottom:173px;letter-spacing:-0.14px;word-spacing:-1.52px;}
#t1i_3844{left:431px;bottom:173px;letter-spacing:-0.14px;}
#t1j_3844{left:673px;bottom:173px;letter-spacing:-0.13px;word-spacing:-1.49px;}
#t1k_3844{left:122px;bottom:157px;letter-spacing:-0.15px;word-spacing:-0.92px;}
#t1l_3844{left:122px;bottom:140px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1m_3844{left:122px;bottom:123px;letter-spacing:-0.14px;}

.s1_3844{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3844{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3844{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3844{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3844{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3844{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3844{font-size:14px;font-family:Verdana_b5t;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3844" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3844Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3844" style="-webkit-user-select: none;"><object width="935" height="1210" data="3844/3844.svg" type="image/svg+xml" id="pdf3844" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3844" class="t s1_3844">20-136 </span><span id="t2_3844" class="t s1_3844">Vol. 3B </span>
<span id="t3_3844" class="t s2_3844">PERFORMANCE MONITORING </span>
<span id="t4_3844" class="t s3_3844">The event monitor feature determination procedure must check whether the current processor supports the perfor- </span>
<span id="t5_3844" class="t s3_3844">mance-monitoring counters and time-stamp counter. This procedure compares the family and model of the </span>
<span id="t6_3844" class="t s3_3844">processor returned by the CPUID instruction with those of processors known to support performance monitoring. </span>
<span id="t7_3844" class="t s3_3844">(The Pentium and P6 family processors support performance counters.) The procedure also checks the MSR and </span>
<span id="t8_3844" class="t s3_3844">TSC flags returned to register EDX by the CPUID instruction to determine if the MSRs and the RDTSC instruction are </span>
<span id="t9_3844" class="t s3_3844">supported. </span>
<span id="ta_3844" class="t s3_3844">The initialize and start counters procedure sets the PerfEvtSel0 and/or PerfEvtSel1 MSRs for the events to be </span>
<span id="tb_3844" class="t s3_3844">counted and the method used to count them and initializes the counter MSRs (PerfCtr0 and PerfCtr1) to starting </span>
<span id="tc_3844" class="t s3_3844">counts. The stop counters procedure stops the performance counters (see Section 20.6.8.3, “Starting and Stopping </span>
<span id="td_3844" class="t s3_3844">the Performance-Monitoring Counters”). </span>
<span id="te_3844" class="t s3_3844">The read counters procedure reads the values in the PerfCtr0 and PerfCtr1 MSRs, and a read time-stamp counter </span>
<span id="tf_3844" class="t s3_3844">procedure reads the time-stamp counter. These procedures would be provided in lieu of enabling the RDTSC and </span>
<span id="tg_3844" class="t s3_3844">RDPMC instructions that allow application code to read the counters. </span>
<span id="th_3844" class="t s4_3844">20.6.8.5 </span><span id="ti_3844" class="t s4_3844">Monitoring Counter Overflow </span>
<span id="tj_3844" class="t s3_3844">The P6 family processors provide the option of generating a local APIC interrupt when a performance-monitoring </span>
<span id="tk_3844" class="t s3_3844">counter overflows. This mechanism is enabled by setting the interrupt enable flag in either the PerfEvtSel0 or the </span>
<span id="tl_3844" class="t s3_3844">PerfEvtSel1 MSR. The primary use of this option is for statistical performance sampling. </span>
<span id="tm_3844" class="t s3_3844">To use this option, the operating system should do the following things on the processor for which performance </span>
<span id="tn_3844" class="t s3_3844">events are required to be monitored: </span>
<span id="to_3844" class="t s5_3844">• </span><span id="tp_3844" class="t s3_3844">Provide an interrupt vector for handling the counter-overflow interrupt. </span>
<span id="tq_3844" class="t s5_3844">• </span><span id="tr_3844" class="t s3_3844">Initialize the APIC PERF local vector entry to enable handling of performance-monitor counter overflow events. </span>
<span id="ts_3844" class="t s5_3844">• </span><span id="tt_3844" class="t s3_3844">Provide an entry in the IDT that points to a stub exception handler that returns without executing any instruc- </span>
<span id="tu_3844" class="t s3_3844">tions. </span>
<span id="tv_3844" class="t s5_3844">• </span><span id="tw_3844" class="t s3_3844">Provide an event monitor driver that provides the actual interrupt handler and modifies the reserved IDT entry </span>
<span id="tx_3844" class="t s3_3844">to point to its interrupt routine. </span>
<span id="ty_3844" class="t s3_3844">When interrupted by a counter overflow, the interrupt handler needs to perform the following actions: </span>
<span id="tz_3844" class="t s5_3844">• </span><span id="t10_3844" class="t s3_3844">Save the instruction pointer (EIP register), code-segment selector, TSS segment selector, counter values and </span>
<span id="t11_3844" class="t s3_3844">other relevant information at the time of the interrupt. </span>
<span id="t12_3844" class="t s5_3844">• </span><span id="t13_3844" class="t s3_3844">Reset the counter to its initial setting and return from the interrupt. </span>
<span id="t14_3844" class="t s3_3844">An event monitor application utility or another application program can read the information collected for analysis </span>
<span id="t15_3844" class="t s3_3844">of the performance of the profiled application. </span>
<span id="t16_3844" class="t s6_3844">20.6.9 </span><span id="t17_3844" class="t s6_3844">Performance Monitoring (Pentium Processors) </span>
<span id="t18_3844" class="t s3_3844">The Pentium processor provides two 40-bit performance counters, which can be used to count events or measure </span>
<span id="t19_3844" class="t s3_3844">duration. The counters are supported by three MSRs: the control and event select MSR (CESR) and the perfor- </span>
<span id="t1a_3844" class="t s3_3844">mance counter MSRs (CTR0 and CTR1). These can be read from and written to using the RDMSR and WRMSR </span>
<span id="t1b_3844" class="t s3_3844">instructions, respectively. They can be accessed using these instructions only when operating at privilege level 0. </span>
<span id="t1c_3844" class="t s3_3844">Each counter has an associated external pin (PM0/BP0 and PM1/BP1), which can be used to indicate the state of the </span>
<span id="t1d_3844" class="t s3_3844">counter to external hardware. </span>
<span id="t1e_3844" class="t s4_3844">NOTES </span>
<span id="t1f_3844" class="t s3_3844">The CESR, CTR0, and CTR1 MSRs and the events listed for Pentium processors are model-specific </span>
<span id="t1g_3844" class="t s3_3844">for the Pentium processor. </span>
<span id="t1h_3844" class="t s3_3844">The performance-monitoring events found at </span><span id="t1i_3844" class="t s7_3844">https://perfmon-events.intel.com/ </span><span id="t1j_3844" class="t s3_3844">are intended to be </span>
<span id="t1k_3844" class="t s3_3844">used as guides for performance tuning. Counter values reported are not guaranteed to be accurate </span>
<span id="t1l_3844" class="t s3_3844">and should be used as a relative guide for tuning. Known discrepancies are documented where </span>
<span id="t1m_3844" class="t s3_3844">applicable. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
