
*** Running vivado
    with args -log OLED_ip.vdi -applog -m64 -messageDb vivado.pb -mode batch -source OLED_ip.tcl -notrace


****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source OLED_ip.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/thnguyn2/source_code/ECE_527_MP/mp2/OLED_IP/OLED_porting_2.runs/charLib_synth_1/charLib.dcp' for cell 'Example/CHAR_LIB_COMP'
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/thnguyn2/source_code/ECE_527_MP/mp2/OLED_IP/OLED_porting_2.srcs/constrs_1/new/OLED_porting_2_constr.xdc]
Finished Parsing XDC File [/home/thnguyn2/source_code/ECE_527_MP/mp2/OLED_IP/OLED_porting_2.srcs/constrs_1/new/OLED_porting_2_constr.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/thnguyn2/source_code/ECE_527_MP/mp2/OLED_IP/OLED_porting_2.runs/charLib_synth_1/charLib.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1200.102 ; gain = 283.234 ; free physical = 2309 ; free virtual = 10908
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1213.129 ; gain = 11.895 ; free physical = 2303 ; free virtual = 10902
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 5ce826a5

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1700.652 ; gain = 0.000 ; free physical = 1958 ; free virtual = 10557

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 19dab4cb7

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1700.652 ; gain = 0.000 ; free physical = 1958 ; free virtual = 10557

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 49 unconnected nets.
INFO: [Opt 31-11] Eliminated 2 unconnected cells.
Phase 3 Sweep | Checksum: 1a8603cf6

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1700.652 ; gain = 0.000 ; free physical = 1958 ; free virtual = 10557

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1700.652 ; gain = 0.000 ; free physical = 1958 ; free virtual = 10557
Ending Logic Optimization Task | Checksum: 1a8603cf6

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1700.652 ; gain = 0.000 ; free physical = 1958 ; free virtual = 10557
Implement Debug Cores | Checksum: 141cc259f
Logic Optimization | Checksum: 141cc259f

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1a8603cf6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1700.660 ; gain = 0.000 ; free physical = 1942 ; free virtual = 10541
Ending Power Optimization Task | Checksum: 1a8603cf6

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1700.660 ; gain = 0.008 ; free physical = 1942 ; free virtual = 10541
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1700.660 ; gain = 500.559 ; free physical = 1942 ; free virtual = 10541
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1732.668 ; gain = 0.000 ; free physical = 1941 ; free virtual = 10541
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/thnguyn2/source_code/ECE_527_MP/mp2/OLED_IP/OLED_porting_2.runs/impl_1/OLED_ip_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1086562dc

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1732.680 ; gain = 0.000 ; free physical = 1927 ; free virtual = 10526

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1732.680 ; gain = 0.000 ; free physical = 1927 ; free virtual = 10526
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1732.680 ; gain = 0.000 ; free physical = 1927 ; free virtual = 10526

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 13032ecc

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1732.680 ; gain = 0.000 ; free physical = 1927 ; free virtual = 10526
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 13032ecc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1780.691 ; gain = 48.012 ; free physical = 1924 ; free virtual = 10524

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 13032ecc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1780.691 ; gain = 48.012 ; free physical = 1924 ; free virtual = 10524

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 96168a8d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 1780.691 ; gain = 48.012 ; free physical = 1924 ; free virtual = 10524
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 143e09ee3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 1780.691 ; gain = 48.012 ; free physical = 1924 ; free virtual = 10524

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 182866760

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1780.691 ; gain = 48.012 ; free physical = 1924 ; free virtual = 10523
Phase 2.2.1 Place Init Design | Checksum: 1a3d7d876

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1801.684 ; gain = 69.004 ; free physical = 1923 ; free virtual = 10523
Phase 2.2 Build Placer Netlist Model | Checksum: 1a3d7d876

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1801.684 ; gain = 69.004 ; free physical = 1923 ; free virtual = 10523

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 1a3d7d876

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1801.684 ; gain = 69.004 ; free physical = 1923 ; free virtual = 10523
Phase 2.3 Constrain Clocks/Macros | Checksum: 1a3d7d876

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1801.684 ; gain = 69.004 ; free physical = 1923 ; free virtual = 10523
Phase 2 Placer Initialization | Checksum: 1a3d7d876

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 1801.684 ; gain = 69.004 ; free physical = 1923 ; free virtual = 10523

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1f7a77ba5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 1849.707 ; gain = 117.027 ; free physical = 1911 ; free virtual = 10511

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1f7a77ba5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 1849.707 ; gain = 117.027 ; free physical = 1911 ; free virtual = 10510

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 19c1e7ba1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1849.707 ; gain = 117.027 ; free physical = 1911 ; free virtual = 10511

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 2069c894b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1849.707 ; gain = 117.027 ; free physical = 1911 ; free virtual = 10511

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 2069c894b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1849.707 ; gain = 117.027 ; free physical = 1911 ; free virtual = 10511

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 16f4cfa09

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1849.707 ; gain = 117.027 ; free physical = 1911 ; free virtual = 10511

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 178506e42

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1849.707 ; gain = 117.027 ; free physical = 1911 ; free virtual = 10511

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1a23e37ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1849.707 ; gain = 117.027 ; free physical = 1910 ; free virtual = 10510
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1a23e37ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1849.707 ; gain = 117.027 ; free physical = 1910 ; free virtual = 10510

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1a23e37ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1849.707 ; gain = 117.027 ; free physical = 1910 ; free virtual = 10510

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1a23e37ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1849.707 ; gain = 117.027 ; free physical = 1910 ; free virtual = 10510
Phase 4.6 Small Shape Detail Placement | Checksum: 1a23e37ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1849.707 ; gain = 117.027 ; free physical = 1910 ; free virtual = 10510

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1a23e37ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1849.707 ; gain = 117.027 ; free physical = 1910 ; free virtual = 10510
Phase 4 Detail Placement | Checksum: 1a23e37ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1849.707 ; gain = 117.027 ; free physical = 1910 ; free virtual = 10510

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: ec2deab7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1849.707 ; gain = 117.027 ; free physical = 1910 ; free virtual = 10510

Phase 6 Post Commit Optimization

Phase 6.1 updateClock Trees: PCOPT
Phase 6.1 updateClock Trees: PCOPT | Checksum: ec2deab7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1849.707 ; gain = 117.027 ; free physical = 1910 ; free virtual = 10510

Phase 6.2 Post Placement Optimization

Phase 6.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.576. For the most accurate timing information please run report_timing.
Phase 6.2.1 Post Placement Timing Optimization | Checksum: 13265d15c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1849.707 ; gain = 117.027 ; free physical = 1910 ; free virtual = 10510
Phase 6.2 Post Placement Optimization | Checksum: 13265d15c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1849.707 ; gain = 117.027 ; free physical = 1910 ; free virtual = 10510
Phase 6 Post Commit Optimization | Checksum: 13265d15c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1849.707 ; gain = 117.027 ; free physical = 1910 ; free virtual = 10510

Phase 5.2 Sweep Clock Roots: Post-Placement
Phase 5.2 Sweep Clock Roots: Post-Placement | Checksum: 13265d15c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1849.707 ; gain = 117.027 ; free physical = 1910 ; free virtual = 10510

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 13265d15c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1849.707 ; gain = 117.027 ; free physical = 1910 ; free virtual = 10510

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 13265d15c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1849.707 ; gain = 117.027 ; free physical = 1910 ; free virtual = 10510
Phase 5.4 Placer Reporting | Checksum: 13265d15c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1849.707 ; gain = 117.027 ; free physical = 1910 ; free virtual = 10510

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: ed829db4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1849.707 ; gain = 117.027 ; free physical = 1910 ; free virtual = 10510
Phase 5 Post Placement Optimization and Clean-Up | Checksum: ed829db4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1849.707 ; gain = 117.027 ; free physical = 1910 ; free virtual = 10510
Ending Placer Task | Checksum: 82b26513

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1849.707 ; gain = 117.027 ; free physical = 1910 ; free virtual = 10510
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 1849.707 ; gain = 117.035 ; free physical = 1910 ; free virtual = 10510
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1849.707 ; gain = 0.000 ; free physical = 1907 ; free virtual = 10509
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1849.707 ; gain = 0.000 ; free physical = 1908 ; free virtual = 10508
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1849.707 ; gain = 0.000 ; free physical = 1908 ; free virtual = 10508
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1849.707 ; gain = 0.000 ; free physical = 1907 ; free virtual = 10507
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e44733a7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1869.352 ; gain = 19.645 ; free physical = 1793 ; free virtual = 10394

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e44733a7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1869.352 ; gain = 19.645 ; free physical = 1793 ; free virtual = 10393

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e44733a7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1879.340 ; gain = 29.633 ; free physical = 1763 ; free virtual = 10364
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1173cc3ad

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1892.395 ; gain = 42.688 ; free physical = 1750 ; free virtual = 10351
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.729  | TNS=0.000  | WHS=-0.114 | THS=-6.634 |

Phase 2 Router Initialization | Checksum: 93c3429d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1892.395 ; gain = 42.688 ; free physical = 1750 ; free virtual = 10351

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17032e1c6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1892.395 ; gain = 42.688 ; free physical = 1750 ; free virtual = 10351

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 463
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1c92c4eef

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 1892.395 ; gain = 42.688 ; free physical = 1750 ; free virtual = 10350
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.738  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a73180ff

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 1892.395 ; gain = 42.688 ; free physical = 1750 ; free virtual = 10350
Phase 4 Rip-up And Reroute | Checksum: 1a73180ff

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 1892.395 ; gain = 42.688 ; free physical = 1750 ; free virtual = 10350

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 20279057d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 1892.395 ; gain = 42.688 ; free physical = 1750 ; free virtual = 10350
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.892  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 20279057d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 1892.395 ; gain = 42.688 ; free physical = 1750 ; free virtual = 10350

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20279057d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 1892.395 ; gain = 42.688 ; free physical = 1750 ; free virtual = 10350
Phase 5 Delay and Skew Optimization | Checksum: 20279057d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 1892.395 ; gain = 42.688 ; free physical = 1750 ; free virtual = 10350

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1d45ac172

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 1892.395 ; gain = 42.688 ; free physical = 1750 ; free virtual = 10350
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.892  | TNS=0.000  | WHS=0.140  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1d45ac172

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 1892.395 ; gain = 42.688 ; free physical = 1750 ; free virtual = 10350

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.38951 %
  Global Horizontal Routing Utilization  = 0.515044 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 22c400f0e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 1892.395 ; gain = 42.688 ; free physical = 1750 ; free virtual = 10350

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 22c400f0e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 1892.395 ; gain = 42.688 ; free physical = 1750 ; free virtual = 10350

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 161308773

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 1892.395 ; gain = 42.688 ; free physical = 1750 ; free virtual = 10350

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.892  | TNS=0.000  | WHS=0.140  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 161308773

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 1892.395 ; gain = 42.688 ; free physical = 1750 ; free virtual = 10350
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 1892.395 ; gain = 42.688 ; free physical = 1750 ; free virtual = 10350

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 1892.395 ; gain = 42.688 ; free physical = 1749 ; free virtual = 10350
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1892.395 ; gain = 0.000 ; free physical = 1746 ; free virtual = 10350
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/thnguyn2/source_code/ECE_527_MP/mp2/OLED_IP/OLED_porting_2.runs/impl_1/OLED_ip_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (ZPS7-1) PS7 block required - The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./OLED_ip.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2191.852 ; gain = 235.395 ; free physical = 1440 ; free virtual = 10045
INFO: [Common 17-206] Exiting Vivado at Thu Sep 17 22:40:58 2015...
