{"vcs1":{"timestamp_begin":1680397347.315699912, "rt":1.71, "ut":0.27, "st":0.16}}
{"vcselab":{"timestamp_begin":1680397349.054487618, "rt":2.04, "ut":0.21, "st":0.09}}
{"link":{"timestamp_begin":1680397351.113544872, "rt":0.68, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680397347.019229206}
{"VCS_COMP_START_TIME": 1680397347.019229206}
{"VCS_COMP_END_TIME": 1680397353.066989848}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339996}}
{"stitch_vcselab": {"peak_mem": 239008}}
