

================================================================
== Vitis HLS Report for 'neural_network'
================================================================
* Date:           Sun Sep 15 03:06:37 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.878 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       49|       49|  0.490 us|  0.490 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 50


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 50
* Pipeline : 1
  Pipeline-0 : II = 1, D = 50, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.45>
ST_1 : Operation 51 [1/1] (1.00ns)   --->   "%input_0_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_0" [nn.cpp:72]   --->   Operation 51 'read' 'input_0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "%input_1_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_1" [nn.cpp:72]   --->   Operation 52 'read' 'input_1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln72_3 = sext i16 %input_1_read" [nn.cpp:72]   --->   Operation 53 'sext' 'sext_ln72_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [3/3] (1.45ns) (grouped into DSP with root node add_ln72)   --->   "%mul_ln72_1 = mul i24 %sext_ln72_3, i24 87" [nn.cpp:72]   --->   Operation 54 'mul' 'mul_ln72_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%input_2_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_2" [nn.cpp:72]   --->   Operation 55 'read' 'input_2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%input_3_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_3" [nn.cpp:72]   --->   Operation 56 'read' 'input_3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_3)   --->   "%mul_ln72_4 = mul i24 %sext_ln72_3, i24 16777137" [nn.cpp:72]   --->   Operation 57 'mul' 'mul_ln72_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_6)   --->   "%mul_ln72_7 = mul i24 %sext_ln72_3, i24 134" [nn.cpp:72]   --->   Operation 58 'mul' 'mul_ln72_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 59 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_12)   --->   "%mul_ln72_11 = mul i24 %sext_ln72_3, i24 16776973" [nn.cpp:72]   --->   Operation 59 'mul' 'mul_ln72_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 60 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_15)   --->   "%mul_ln72_15 = mul i24 %sext_ln72_3, i24 16777126" [nn.cpp:72]   --->   Operation 60 'mul' 'mul_ln72_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_18)   --->   "%mul_ln72_17 = mul i24 %sext_ln72_3, i24 16777038" [nn.cpp:72]   --->   Operation 61 'mul' 'mul_ln72_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 62 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_21)   --->   "%mul_ln72_20 = mul i24 %sext_ln72_3, i24 16777075" [nn.cpp:72]   --->   Operation 62 'mul' 'mul_ln72_20' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 5.57>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln72_1 = sext i16 %input_0_read" [nn.cpp:72]   --->   Operation 63 'sext' 'sext_ln72_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (5.57ns)   --->   "%mul_ln72 = mul i24 %sext_ln72_1, i24 16777123" [nn.cpp:72]   --->   Operation 64 'mul' 'mul_ln72' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [2/3] (1.45ns) (grouped into DSP with root node add_ln72)   --->   "%mul_ln72_1 = mul i24 %sext_ln72_3, i24 87" [nn.cpp:72]   --->   Operation 65 'mul' 'mul_ln72_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72, i32 8, i32 23" [nn.cpp:72]   --->   Operation 66 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln72_4 = sext i16 %input_2_read" [nn.cpp:72]   --->   Operation 67 'sext' 'sext_ln72_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln72_6 = sext i16 %input_2_read" [nn.cpp:72]   --->   Operation 68 'sext' 'sext_ln72_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (5.57ns)   --->   "%mul_ln72_3 = mul i24 %sext_ln72_1, i24 16777137" [nn.cpp:72]   --->   Operation 69 'mul' 'mul_ln72_3' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_3)   --->   "%mul_ln72_4 = mul i24 %sext_ln72_3, i24 16777137" [nn.cpp:72]   --->   Operation 70 'mul' 'mul_ln72_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_3, i32 8, i32 23" [nn.cpp:72]   --->   Operation 71 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_4)   --->   "%mul_ln72_5 = mul i24 %sext_ln72_4, i24 102" [nn.cpp:72]   --->   Operation 72 'mul' 'mul_ln72_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_6)   --->   "%mul_ln72_7 = mul i24 %sext_ln72_3, i24 134" [nn.cpp:72]   --->   Operation 73 'mul' 'mul_ln72_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [1/1] (5.57ns)   --->   "%mul_ln72_9 = mul i24 %sext_ln72_1, i24 16777093" [nn.cpp:72]   --->   Operation 74 'mul' 'mul_ln72_9' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_9, i32 8, i32 23" [nn.cpp:72]   --->   Operation 75 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (5.57ns)   --->   "%mul_ln72_10 = mul i24 %sext_ln72_1, i24 178" [nn.cpp:72]   --->   Operation 76 'mul' 'mul_ln72_10' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_10, i32 8, i32 23" [nn.cpp:72]   --->   Operation 77 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_12)   --->   "%mul_ln72_11 = mul i24 %sext_ln72_3, i24 16776973" [nn.cpp:72]   --->   Operation 78 'mul' 'mul_ln72_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 79 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_13)   --->   "%mul_ln72_12 = mul i22 %sext_ln72_6, i22 4194278" [nn.cpp:72]   --->   Operation 79 'mul' 'mul_ln72_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/1] (5.57ns)   --->   "%mul_ln72_14 = mul i24 %sext_ln72_1, i24 16777108" [nn.cpp:72]   --->   Operation 80 'mul' 'mul_ln72_14' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_15)   --->   "%mul_ln72_15 = mul i24 %sext_ln72_3, i24 16777126" [nn.cpp:72]   --->   Operation 81 'mul' 'mul_ln72_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_14, i32 8, i32 23" [nn.cpp:72]   --->   Operation 82 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (5.57ns)   --->   "%mul_ln72_16 = mul i24 %sext_ln72_1, i24 16777103" [nn.cpp:72]   --->   Operation 83 'mul' 'mul_ln72_16' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_16, i32 8, i32 23" [nn.cpp:72]   --->   Operation 84 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_18)   --->   "%mul_ln72_17 = mul i24 %sext_ln72_3, i24 16777038" [nn.cpp:72]   --->   Operation 85 'mul' 'mul_ln72_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 86 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_19)   --->   "%mul_ln72_18 = mul i24 %sext_ln72_4, i24 16777134" [nn.cpp:72]   --->   Operation 86 'mul' 'mul_ln72_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 87 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_21)   --->   "%mul_ln72_20 = mul i24 %sext_ln72_3, i24 16777075" [nn.cpp:72]   --->   Operation 87 'mul' 'mul_ln72_20' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 88 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_22)   --->   "%mul_ln72_21 = mul i24 %sext_ln72_4, i24 231" [nn.cpp:72]   --->   Operation 88 'mul' 'mul_ln72_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.74>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln72 = sext i16 %input_0_read" [nn.cpp:72]   --->   Operation 89 'sext' 'sext_ln72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln72_2 = sext i16 %input_0_read" [nn.cpp:72]   --->   Operation 90 'sext' 'sext_ln72_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/3] (0.00ns) (grouped into DSP with root node add_ln72)   --->   "%mul_ln72_1 = mul i24 %sext_ln72_3, i24 87" [nn.cpp:72]   --->   Operation 91 'mul' 'mul_ln72_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln72_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp, i8 0" [nn.cpp:72]   --->   Operation 92 'bitconcatenate' 'shl_ln72_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72 = add i24 %shl_ln72_1, i24 %mul_ln72_1" [nn.cpp:72]   --->   Operation 93 'add' 'add_ln72' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln72_10 = sext i16 %input_3_read" [nn.cpp:72]   --->   Operation 94 'sext' 'sext_ln72_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln72_11 = sext i16 %input_3_read" [nn.cpp:72]   --->   Operation 95 'sext' 'sext_ln72_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_2)   --->   "%mul_ln72_2 = mul i24 %sext_ln72_11, i24 16777005" [nn.cpp:72]   --->   Operation 96 'mul' 'mul_ln72_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 97 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_3)   --->   "%mul_ln72_4 = mul i24 %sext_ln72_3, i24 16777137" [nn.cpp:72]   --->   Operation 97 'mul' 'mul_ln72_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln72_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_3, i8 0" [nn.cpp:72]   --->   Operation 98 'bitconcatenate' 'shl_ln72_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_3 = add i24 %shl_ln72_6, i24 %mul_ln72_4" [nn.cpp:72]   --->   Operation 99 'add' 'add_ln72_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 100 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_4)   --->   "%mul_ln72_5 = mul i24 %sext_ln72_4, i24 102" [nn.cpp:72]   --->   Operation 100 'mul' 'mul_ln72_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 101 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_5)   --->   "%mul_ln72_6 = mul i24 %sext_ln72_11, i24 16777117" [nn.cpp:72]   --->   Operation 101 'mul' 'mul_ln72_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln72_9 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_0_read, i5 0" [nn.cpp:72]   --->   Operation 102 'bitconcatenate' 'shl_ln72_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln72_12 = sext i21 %shl_ln72_9" [nn.cpp:72]   --->   Operation 103 'sext' 'sext_ln72_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (2.31ns)   --->   "%sub_ln72_1 = sub i22 %sext_ln72_12, i22 %sext_ln72_2" [nn.cpp:72]   --->   Operation 104 'sub' 'sub_ln72_1' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %sub_ln72_1, i32 8, i32 21" [nn.cpp:72]   --->   Operation 105 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln2, i8 0" [nn.cpp:72]   --->   Operation 106 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln72_13 = sext i22 %tmp_6" [nn.cpp:72]   --->   Operation 107 'sext' 'sext_ln72_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_6)   --->   "%mul_ln72_7 = mul i24 %sext_ln72_3, i24 134" [nn.cpp:72]   --->   Operation 108 'mul' 'mul_ln72_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 109 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_6 = add i24 %sext_ln72_13, i24 %mul_ln72_7" [nn.cpp:72]   --->   Operation 109 'add' 'add_ln72_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 110 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_8)   --->   "%mul_ln72_8 = mul i23 %sext_ln72_10, i23 8388564" [nn.cpp:72]   --->   Operation 110 'mul' 'mul_ln72_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln72_11 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_1_read, i5 0" [nn.cpp:72]   --->   Operation 111 'bitconcatenate' 'shl_ln72_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln72_16 = sext i21 %shl_ln72_11" [nn.cpp:72]   --->   Operation 112 'sext' 'sext_ln72_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln72_12 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_1_read, i3 0" [nn.cpp:72]   --->   Operation 113 'bitconcatenate' 'shl_ln72_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln72_17 = sext i19 %shl_ln72_12" [nn.cpp:72]   --->   Operation 114 'sext' 'sext_ln72_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (2.31ns)   --->   "%sub_ln72_4 = sub i22 %sext_ln72_17, i22 %sext_ln72_16" [nn.cpp:72]   --->   Operation 115 'sub' 'sub_ln72_4' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln72_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0" [nn.cpp:72]   --->   Operation 116 'bitconcatenate' 'shl_ln72_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln72_18 = sext i22 %sub_ln72_4" [nn.cpp:72]   --->   Operation 117 'sext' 'sext_ln72_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (2.42ns)   --->   "%add_ln72_9 = add i24 %shl_ln72_13, i24 %sext_ln72_18" [nn.cpp:72]   --->   Operation 118 'add' 'add_ln72_9' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_9, i32 8, i32 23" [nn.cpp:72]   --->   Operation 119 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln72_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_11, i8 0" [nn.cpp:72]   --->   Operation 120 'bitconcatenate' 'shl_ln72_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_12)   --->   "%mul_ln72_11 = mul i24 %sext_ln72_3, i24 16776973" [nn.cpp:72]   --->   Operation 121 'mul' 'mul_ln72_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 122 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_12 = add i24 %shl_ln72_18, i24 %mul_ln72_11" [nn.cpp:72]   --->   Operation 122 'add' 'add_ln72_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 123 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_13)   --->   "%mul_ln72_12 = mul i22 %sext_ln72_6, i22 4194278" [nn.cpp:72]   --->   Operation 123 'mul' 'mul_ln72_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 124 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_14)   --->   "%mul_ln72_13 = mul i24 %sext_ln72_11, i24 16777123" [nn.cpp:72]   --->   Operation 124 'mul' 'mul_ln72_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 125 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_15)   --->   "%mul_ln72_15 = mul i24 %sext_ln72_3, i24 16777126" [nn.cpp:72]   --->   Operation 125 'mul' 'mul_ln72_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%shl_ln72_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_14, i8 0" [nn.cpp:72]   --->   Operation 126 'bitconcatenate' 'shl_ln72_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_15 = add i24 %shl_ln72_21, i24 %mul_ln72_15" [nn.cpp:72]   --->   Operation 127 'add' 'add_ln72_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%shl_ln72_26 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_17, i8 0" [nn.cpp:72]   --->   Operation 128 'bitconcatenate' 'shl_ln72_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_18)   --->   "%mul_ln72_17 = mul i24 %sext_ln72_3, i24 16777038" [nn.cpp:72]   --->   Operation 129 'mul' 'mul_ln72_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 130 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_18 = add i24 %shl_ln72_26, i24 %mul_ln72_17" [nn.cpp:72]   --->   Operation 130 'add' 'add_ln72_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 131 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_19)   --->   "%mul_ln72_18 = mul i24 %sext_ln72_4, i24 16777134" [nn.cpp:72]   --->   Operation 131 'mul' 'mul_ln72_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 132 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_20)   --->   "%mul_ln72_19 = mul i24 %sext_ln72_11, i24 85" [nn.cpp:72]   --->   Operation 132 'mul' 'mul_ln72_19' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln72_29 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_0_read, i6 0" [nn.cpp:72]   --->   Operation 133 'bitconcatenate' 'shl_ln72_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln72_28 = sext i22 %shl_ln72_29" [nn.cpp:72]   --->   Operation 134 'sext' 'sext_ln72_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (2.35ns)   --->   "%sub_ln72_7 = sub i23 %sext_ln72_28, i23 %sext_ln72" [nn.cpp:72]   --->   Operation 135 'sub' 'sub_ln72_7' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln72_s = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %sub_ln72_7, i32 8, i32 22" [nn.cpp:72]   --->   Operation 136 'partselect' 'trunc_ln72_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %trunc_ln72_s, i8 0" [nn.cpp:72]   --->   Operation 137 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln72_29 = sext i23 %tmp_20" [nn.cpp:72]   --->   Operation 138 'sext' 'sext_ln72_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_21)   --->   "%mul_ln72_20 = mul i24 %sext_ln72_3, i24 16777075" [nn.cpp:72]   --->   Operation 139 'mul' 'mul_ln72_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 140 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_21 = add i24 %sext_ln72_29, i24 %mul_ln72_20" [nn.cpp:72]   --->   Operation 140 'add' 'add_ln72_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 141 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_22)   --->   "%mul_ln72_21 = mul i24 %sext_ln72_4, i24 231" [nn.cpp:72]   --->   Operation 141 'mul' 'mul_ln72_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.63>
ST_4 : Operation 142 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72 = add i24 %shl_ln72_1, i24 %mul_ln72_1" [nn.cpp:72]   --->   Operation 142 'add' 'add_ln72' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln72_5 = sext i16 %input_2_read" [nn.cpp:72]   --->   Operation 143 'sext' 'sext_ln72_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln72_2 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_2_read, i5 0" [nn.cpp:72]   --->   Operation 144 'bitconcatenate' 'shl_ln72_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln72_7 = sext i21 %shl_ln72_2" [nn.cpp:72]   --->   Operation 145 'sext' 'sext_ln72_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln72_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_2_read, i3 0" [nn.cpp:72]   --->   Operation 146 'bitconcatenate' 'shl_ln72_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln72_8 = sext i19 %shl_ln72_3" [nn.cpp:72]   --->   Operation 147 'sext' 'sext_ln72_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (2.31ns)   --->   "%sub_ln72 = sub i22 %sext_ln72_7, i22 %sext_ln72_8" [nn.cpp:72]   --->   Operation 148 'sub' 'sub_ln72' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72, i32 8, i32 23" [nn.cpp:72]   --->   Operation 149 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%shl_ln72_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_1, i8 0" [nn.cpp:72]   --->   Operation 150 'bitconcatenate' 'shl_ln72_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln72_9 = sext i22 %sub_ln72" [nn.cpp:72]   --->   Operation 151 'sext' 'sext_ln72_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (2.42ns)   --->   "%add_ln72_1 = add i24 %shl_ln72_4, i24 %sext_ln72_9" [nn.cpp:72]   --->   Operation 152 'add' 'add_ln72_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_2)   --->   "%mul_ln72_2 = mul i24 %sext_ln72_11, i24 16777005" [nn.cpp:72]   --->   Operation 153 'mul' 'mul_ln72_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_1, i32 8, i32 23" [nn.cpp:72]   --->   Operation 154 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_3 = add i24 %shl_ln72_6, i24 %mul_ln72_4" [nn.cpp:72]   --->   Operation 155 'add' 'add_ln72_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 156 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_4)   --->   "%mul_ln72_5 = mul i24 %sext_ln72_4, i24 102" [nn.cpp:72]   --->   Operation 156 'mul' 'mul_ln72_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_3, i32 8, i32 23" [nn.cpp:72]   --->   Operation 157 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%shl_ln72_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_4, i8 0" [nn.cpp:72]   --->   Operation 158 'bitconcatenate' 'shl_ln72_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_4 = add i24 %shl_ln72_7, i24 %mul_ln72_5" [nn.cpp:72]   --->   Operation 159 'add' 'add_ln72_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 160 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_5)   --->   "%mul_ln72_6 = mul i24 %sext_ln72_11, i24 16777117" [nn.cpp:72]   --->   Operation 160 'mul' 'mul_ln72_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 161 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_6 = add i24 %sext_ln72_13, i24 %mul_ln72_7" [nn.cpp:72]   --->   Operation 161 'add' 'add_ln72_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_2 = sub i22 0, i22 %sext_ln72_7" [nn.cpp:72]   --->   Operation 162 'sub' 'sub_ln72_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 163 [1/1] (4.21ns) (root node of TernaryAdder)   --->   "%sub_ln72_3 = sub i22 %sub_ln72_2, i22 %sext_ln72_6" [nn.cpp:72]   --->   Operation 163 'sub' 'sub_ln72_3' <Predicate = true> <Delay = 4.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_6, i32 8, i32 23" [nn.cpp:72]   --->   Operation 164 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%shl_ln72_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_7, i8 0" [nn.cpp:72]   --->   Operation 165 'bitconcatenate' 'shl_ln72_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln72_14 = sext i22 %sub_ln72_3" [nn.cpp:72]   --->   Operation 166 'sext' 'sext_ln72_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (2.42ns)   --->   "%add_ln72_7 = add i24 %shl_ln72_s, i24 %sext_ln72_14" [nn.cpp:72]   --->   Operation 167 'add' 'add_ln72_7' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_8)   --->   "%mul_ln72_8 = mul i23 %sext_ln72_10, i23 8388564" [nn.cpp:72]   --->   Operation 168 'mul' 'mul_ln72_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_7, i32 8, i32 23" [nn.cpp:72]   --->   Operation 169 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%shl_ln72_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %input_2_read, i8 0" [nn.cpp:72]   --->   Operation 170 'bitconcatenate' 'shl_ln72_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%shl_ln72_15 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_2_read, i1 0" [nn.cpp:72]   --->   Operation 171 'bitconcatenate' 'shl_ln72_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln72_19 = sext i17 %shl_ln72_15" [nn.cpp:72]   --->   Operation 172 'sext' 'sext_ln72_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_5 = sub i24 %sext_ln72_19, i24 %shl_ln72_14" [nn.cpp:72]   --->   Operation 173 'sub' 'sub_ln72_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%shl_ln72_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0" [nn.cpp:72]   --->   Operation 174 'bitconcatenate' 'shl_ln72_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_10 = add i24 %shl_ln72_16, i24 %sub_ln72_5" [nn.cpp:72]   --->   Operation 175 'add' 'add_ln72_10' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_10, i32 8, i32 23" [nn.cpp:72]   --->   Operation 176 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_12 = add i24 %shl_ln72_18, i24 %mul_ln72_11" [nn.cpp:72]   --->   Operation 177 'add' 'add_ln72_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 178 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_13)   --->   "%mul_ln72_12 = mul i22 %sext_ln72_6, i22 4194278" [nn.cpp:72]   --->   Operation 178 'mul' 'mul_ln72_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_12, i32 8, i32 23" [nn.cpp:72]   --->   Operation 179 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%shl_ln72_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_12, i8 0" [nn.cpp:72]   --->   Operation 180 'bitconcatenate' 'shl_ln72_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_13)   --->   "%sext_ln72_21 = sext i22 %mul_ln72_12" [nn.cpp:72]   --->   Operation 181 'sext' 'sext_ln72_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_13 = add i24 %shl_ln72_19, i24 %sext_ln72_21" [nn.cpp:72]   --->   Operation 182 'add' 'add_ln72_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 183 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_14)   --->   "%mul_ln72_13 = mul i24 %sext_ln72_11, i24 16777123" [nn.cpp:72]   --->   Operation 183 'mul' 'mul_ln72_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 184 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_15 = add i24 %shl_ln72_21, i24 %mul_ln72_15" [nn.cpp:72]   --->   Operation 184 'add' 'add_ln72_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln72_22 = sext i19 %shl_ln72_3" [nn.cpp:72]   --->   Operation 185 'sext' 'sext_ln72_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (2.25ns)   --->   "%sub_ln72_10 = sub i20 %sext_ln72_5, i20 %sext_ln72_22" [nn.cpp:72]   --->   Operation 186 'sub' 'sub_ln72_10' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_15, i32 8, i32 23" [nn.cpp:72]   --->   Operation 187 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%shl_ln72_22 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_15, i8 0" [nn.cpp:72]   --->   Operation 188 'bitconcatenate' 'shl_ln72_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln72_23 = sext i20 %sub_ln72_10" [nn.cpp:72]   --->   Operation 189 'sext' 'sext_ln72_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (2.42ns)   --->   "%add_ln72_16 = add i24 %shl_ln72_22, i24 %sext_ln72_23" [nn.cpp:72]   --->   Operation 190 'add' 'add_ln72_16' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_16, i32 8, i32 23" [nn.cpp:72]   --->   Operation 191 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_18 = add i24 %shl_ln72_26, i24 %mul_ln72_17" [nn.cpp:72]   --->   Operation 192 'add' 'add_ln72_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 193 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_19)   --->   "%mul_ln72_18 = mul i24 %sext_ln72_4, i24 16777134" [nn.cpp:72]   --->   Operation 193 'mul' 'mul_ln72_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_18, i32 8, i32 23" [nn.cpp:72]   --->   Operation 194 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%shl_ln72_27 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_18, i8 0" [nn.cpp:72]   --->   Operation 195 'bitconcatenate' 'shl_ln72_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_19 = add i24 %shl_ln72_27, i24 %mul_ln72_18" [nn.cpp:72]   --->   Operation 196 'add' 'add_ln72_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 197 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_20)   --->   "%mul_ln72_19 = mul i24 %sext_ln72_11, i24 85" [nn.cpp:72]   --->   Operation 197 'mul' 'mul_ln72_19' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 198 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_21 = add i24 %sext_ln72_29, i24 %mul_ln72_20" [nn.cpp:72]   --->   Operation 198 'add' 'add_ln72_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 199 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_22)   --->   "%mul_ln72_21 = mul i24 %sext_ln72_4, i24 231" [nn.cpp:72]   --->   Operation 199 'mul' 'mul_ln72_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_21, i32 8, i32 23" [nn.cpp:72]   --->   Operation 200 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%shl_ln72_30 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_21, i8 0" [nn.cpp:72]   --->   Operation 201 'bitconcatenate' 'shl_ln72_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_22 = add i24 %shl_ln72_30, i24 %mul_ln72_21" [nn.cpp:72]   --->   Operation 202 'add' 'add_ln72_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.71>
ST_5 : Operation 203 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_2)   --->   "%mul_ln72_2 = mul i24 %sext_ln72_11, i24 16777005" [nn.cpp:72]   --->   Operation 203 'mul' 'mul_ln72_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%shl_ln72_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_2, i8 0" [nn.cpp:72]   --->   Operation 204 'bitconcatenate' 'shl_ln72_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_2 = add i24 %shl_ln72_5, i24 %mul_ln72_2" [nn.cpp:72]   --->   Operation 205 'add' 'add_ln72_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 206 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_4 = add i24 %shl_ln72_7, i24 %mul_ln72_5" [nn.cpp:72]   --->   Operation 206 'add' 'add_ln72_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 207 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_5)   --->   "%mul_ln72_6 = mul i24 %sext_ln72_11, i24 16777117" [nn.cpp:72]   --->   Operation 207 'mul' 'mul_ln72_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_4, i32 8, i32 23" [nn.cpp:72]   --->   Operation 208 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%shl_ln72_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_5, i8 0" [nn.cpp:72]   --->   Operation 209 'bitconcatenate' 'shl_ln72_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_5 = add i24 %shl_ln72_8, i24 %mul_ln72_6" [nn.cpp:72]   --->   Operation 210 'add' 'add_ln72_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 211 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_8)   --->   "%mul_ln72_8 = mul i23 %sext_ln72_10, i23 8388564" [nn.cpp:72]   --->   Operation 211 'mul' 'mul_ln72_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%shl_ln72_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_8, i8 0" [nn.cpp:72]   --->   Operation 212 'bitconcatenate' 'shl_ln72_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_8)   --->   "%sext_ln72_15 = sext i23 %mul_ln72_8" [nn.cpp:72]   --->   Operation 213 'sext' 'sext_ln72_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 214 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_8 = add i24 %shl_ln72_10, i24 %sext_ln72_15" [nn.cpp:72]   --->   Operation 214 'add' 'add_ln72_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_3_read, i2 0" [nn.cpp:72]   --->   Operation 215 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%shl_ln72_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_10, i8 0" [nn.cpp:72]   --->   Operation 216 'bitconcatenate' 'shl_ln72_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln72_20 = sext i18 %shl_ln" [nn.cpp:72]   --->   Operation 217 'sext' 'sext_ln72_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (2.42ns)   --->   "%add_ln72_11 = add i24 %shl_ln72_17, i24 %sext_ln72_20" [nn.cpp:72]   --->   Operation 218 'add' 'add_ln72_11' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%sum_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_11, i32 8, i32 23" [nn.cpp:72]   --->   Operation 219 'partselect' 'sum_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln74_3 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_11, i32 8, i32 22" [nn.cpp:74]   --->   Operation 220 'partselect' 'trunc_ln74_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (2.14ns)   --->   "%sum_27 = add i16 %sum_6, i16 51" [nn.cpp:74]   --->   Operation 221 'add' 'sum_27' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (2.14ns)   --->   "%icmp_ln14_3 = icmp_sgt  i16 %sum_27, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 222 'icmp' 'icmp_ln14_3' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 223 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_13 = add i24 %shl_ln72_19, i24 %sext_ln72_21" [nn.cpp:72]   --->   Operation 223 'add' 'add_ln72_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 224 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_14)   --->   "%mul_ln72_13 = mul i24 %sext_ln72_11, i24 16777123" [nn.cpp:72]   --->   Operation 224 'mul' 'mul_ln72_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_13, i32 8, i32 23" [nn.cpp:72]   --->   Operation 225 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln72_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_13, i8 0" [nn.cpp:72]   --->   Operation 226 'bitconcatenate' 'shl_ln72_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 227 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_14 = add i24 %shl_ln72_20, i24 %mul_ln72_13" [nn.cpp:72]   --->   Operation 227 'add' 'add_ln72_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%shl_ln72_23 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_3_read, i6 0" [nn.cpp:72]   --->   Operation 228 'bitconcatenate' 'shl_ln72_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln72_24 = sext i22 %shl_ln72_23" [nn.cpp:72]   --->   Operation 229 'sext' 'sext_ln72_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%shl_ln72_24 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_3_read, i1 0" [nn.cpp:72]   --->   Operation 230 'bitconcatenate' 'shl_ln72_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln72_25 = sext i17 %shl_ln72_24" [nn.cpp:72]   --->   Operation 231 'sext' 'sext_ln72_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln72_26 = sext i17 %shl_ln72_24" [nn.cpp:72]   --->   Operation 232 'sext' 'sext_ln72_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (2.35ns)   --->   "%sub_ln72_6 = sub i23 %sext_ln72_26, i23 %sext_ln72_24" [nn.cpp:72]   --->   Operation 233 'sub' 'sub_ln72_6' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%shl_ln72_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_16, i8 0" [nn.cpp:72]   --->   Operation 234 'bitconcatenate' 'shl_ln72_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln72_27 = sext i23 %sub_ln72_6" [nn.cpp:72]   --->   Operation 235 'sext' 'sext_ln72_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (2.42ns)   --->   "%add_ln72_17 = add i24 %shl_ln72_25, i24 %sext_ln72_27" [nn.cpp:72]   --->   Operation 236 'add' 'add_ln72_17' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%sum_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_17, i32 8, i32 23" [nn.cpp:72]   --->   Operation 237 'partselect' 'sum_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln74_5 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_17, i32 8, i32 22" [nn.cpp:74]   --->   Operation 238 'partselect' 'trunc_ln74_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 239 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_19 = add i24 %shl_ln72_27, i24 %mul_ln72_18" [nn.cpp:72]   --->   Operation 239 'add' 'add_ln72_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 240 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_20)   --->   "%mul_ln72_19 = mul i24 %sext_ln72_11, i24 85" [nn.cpp:72]   --->   Operation 240 'mul' 'mul_ln72_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_19, i32 8, i32 23" [nn.cpp:72]   --->   Operation 241 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%shl_ln72_28 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_19, i8 0" [nn.cpp:72]   --->   Operation 242 'bitconcatenate' 'shl_ln72_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 243 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_20 = add i24 %shl_ln72_28, i24 %mul_ln72_19" [nn.cpp:72]   --->   Operation 243 'add' 'add_ln72_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 244 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_22 = add i24 %shl_ln72_30, i24 %mul_ln72_21" [nn.cpp:72]   --->   Operation 244 'add' 'add_ln72_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%shl_ln72_31 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_3_read, i3 0" [nn.cpp:72]   --->   Operation 245 'bitconcatenate' 'shl_ln72_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln72_30 = sext i19 %shl_ln72_31" [nn.cpp:72]   --->   Operation 246 'sext' 'sext_ln72_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_8 = sub i20 0, i20 %sext_ln72_30" [nn.cpp:72]   --->   Operation 247 'sub' 'sub_ln72_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 248 [1/1] (4.15ns) (root node of TernaryAdder)   --->   "%sub_ln72_9 = sub i20 %sub_ln72_8, i20 %sext_ln72_25" [nn.cpp:72]   --->   Operation 248 'sub' 'sub_ln72_9' <Predicate = true> <Delay = 4.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_22, i32 8, i32 23" [nn.cpp:72]   --->   Operation 249 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%shl_ln72_32 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_22, i8 0" [nn.cpp:72]   --->   Operation 250 'bitconcatenate' 'shl_ln72_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln72_31 = sext i20 %sub_ln72_9" [nn.cpp:72]   --->   Operation 251 'sext' 'sext_ln72_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (2.42ns)   --->   "%add_ln72_23 = add i24 %shl_ln72_32, i24 %sext_ln72_31" [nn.cpp:72]   --->   Operation 252 'add' 'add_ln72_23' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%sum_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_23, i32 8, i32 23" [nn.cpp:72]   --->   Operation 253 'partselect' 'sum_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln74_7 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_23, i32 8, i32 22" [nn.cpp:74]   --->   Operation 254 'partselect' 'trunc_ln74_7' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.39>
ST_6 : Operation 255 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_2 = add i24 %shl_ln72_5, i24 %mul_ln72_2" [nn.cpp:72]   --->   Operation 255 'add' 'add_ln72_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%sum = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_2, i32 8, i32 23" [nn.cpp:72]   --->   Operation 256 'partselect' 'sum' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_2, i32 8, i32 22" [nn.cpp:74]   --->   Operation 257 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 258 [1/1] (2.14ns)   --->   "%sum_24 = add i16 %sum, i16 31" [nn.cpp:74]   --->   Operation 258 'add' 'sum_24' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 259 [1/1] (2.14ns)   --->   "%add_ln69 = add i15 %trunc_ln1, i15 31" [nn.cpp:69]   --->   Operation 259 'add' 'add_ln69' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 260 [1/1] (2.14ns)   --->   "%icmp_ln14 = icmp_sgt  i16 %sum_24, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 260 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 261 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_5 = add i24 %shl_ln72_8, i24 %mul_ln72_6" [nn.cpp:72]   --->   Operation 261 'add' 'add_ln72_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "%sum_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_5, i32 8, i32 23" [nn.cpp:72]   --->   Operation 262 'partselect' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln74_1 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_5, i32 8, i32 22" [nn.cpp:74]   --->   Operation 263 'partselect' 'trunc_ln74_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 264 [1/1] (2.14ns)   --->   "%sum_25 = add i16 %sum_2, i16 19" [nn.cpp:74]   --->   Operation 264 'add' 'sum_25' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 265 [1/1] (2.14ns)   --->   "%icmp_ln14_1 = icmp_sgt  i16 %sum_25, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 265 'icmp' 'icmp_ln14_1' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 266 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_8 = add i24 %shl_ln72_10, i24 %sext_ln72_15" [nn.cpp:72]   --->   Operation 266 'add' 'add_ln72_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%sum_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_8, i32 8, i32 23" [nn.cpp:72]   --->   Operation 267 'partselect' 'sum_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln74_2 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_8, i32 8, i32 22" [nn.cpp:74]   --->   Operation 268 'partselect' 'trunc_ln74_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 269 [1/1] (2.14ns)   --->   "%sum_26 = add i16 %sum_4, i16 6" [nn.cpp:74]   --->   Operation 269 'add' 'sum_26' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 270 [1/1] (2.14ns)   --->   "%icmp_ln14_2 = icmp_sgt  i16 %sum_26, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 270 'icmp' 'icmp_ln14_2' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 271 [1/1] (2.14ns)   --->   "%add_ln69_3 = add i15 %trunc_ln74_3, i15 51" [nn.cpp:69]   --->   Operation 271 'add' 'add_ln69_3' <Predicate = (icmp_ln14_3)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 272 [1/1] (0.99ns)   --->   "%select_ln14_3 = select i1 %icmp_ln14_3, i15 %add_ln69_3, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 272 'select' 'select_ln14_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 273 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_14 = add i24 %shl_ln72_20, i24 %mul_ln72_13" [nn.cpp:72]   --->   Operation 273 'add' 'add_ln72_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "%sum_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_14, i32 8, i32 23" [nn.cpp:72]   --->   Operation 274 'partselect' 'sum_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln74_4 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_14, i32 8, i32 22" [nn.cpp:74]   --->   Operation 275 'partselect' 'trunc_ln74_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 276 [1/1] (2.14ns)   --->   "%sum_28 = add i16 %sum_8, i16 118" [nn.cpp:74]   --->   Operation 276 'add' 'sum_28' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 277 [1/1] (2.14ns)   --->   "%icmp_ln14_4 = icmp_sgt  i16 %sum_28, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 277 'icmp' 'icmp_ln14_4' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 278 [1/1] (2.14ns)   --->   "%sum_29 = add i16 %sum_10, i16 60" [nn.cpp:74]   --->   Operation 278 'add' 'sum_29' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 279 [1/1] (2.14ns)   --->   "%add_ln69_5 = add i15 %trunc_ln74_5, i15 60" [nn.cpp:69]   --->   Operation 279 'add' 'add_ln69_5' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 280 [1/1] (2.14ns)   --->   "%icmp_ln14_5 = icmp_sgt  i16 %sum_29, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 280 'icmp' 'icmp_ln14_5' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 281 [1/1] (0.99ns)   --->   "%select_ln14_5 = select i1 %icmp_ln14_5, i15 %add_ln69_5, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 281 'select' 'select_ln14_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 282 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_20 = add i24 %shl_ln72_28, i24 %mul_ln72_19" [nn.cpp:72]   --->   Operation 282 'add' 'add_ln72_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "%sum_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_20, i32 8, i32 23" [nn.cpp:72]   --->   Operation 283 'partselect' 'sum_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln74_6 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_20, i32 8, i32 22" [nn.cpp:74]   --->   Operation 284 'partselect' 'trunc_ln74_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 285 [1/1] (2.14ns)   --->   "%sum_30 = add i16 %sum_12, i16 19" [nn.cpp:74]   --->   Operation 285 'add' 'sum_30' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 286 [1/1] (2.14ns)   --->   "%icmp_ln14_6 = icmp_sgt  i16 %sum_30, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 286 'icmp' 'icmp_ln14_6' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 287 [1/1] (2.14ns)   --->   "%sum_31 = add i16 %sum_14, i16 81" [nn.cpp:74]   --->   Operation 287 'add' 'sum_31' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 288 [1/1] (2.14ns)   --->   "%add_ln69_7 = add i15 %trunc_ln74_7, i15 81" [nn.cpp:69]   --->   Operation 288 'add' 'add_ln69_7' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 289 [1/1] (2.14ns)   --->   "%icmp_ln14_7 = icmp_sgt  i16 %sum_31, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 289 'icmp' 'icmp_ln14_7' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 290 [1/1] (0.99ns)   --->   "%select_ln14_7 = select i1 %icmp_ln14_7, i15 %add_ln69_7, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 290 'select' 'select_ln14_7' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.58>
ST_7 : Operation 291 [1/1] (0.99ns)   --->   "%select_ln14 = select i1 %icmp_ln14, i15 %add_ln69, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 291 'select' 'select_ln14' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 292 [1/1] (2.14ns)   --->   "%add_ln69_1 = add i15 %trunc_ln74_1, i15 19" [nn.cpp:69]   --->   Operation 292 'add' 'add_ln69_1' <Predicate = (icmp_ln14_1)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 293 [1/1] (0.99ns)   --->   "%select_ln14_1 = select i1 %icmp_ln14_1, i15 %add_ln69_1, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 293 'select' 'select_ln14_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 294 [1/1] (2.14ns)   --->   "%add_ln69_2 = add i15 %trunc_ln74_2, i15 6" [nn.cpp:69]   --->   Operation 294 'add' 'add_ln69_2' <Predicate = (icmp_ln14_2)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 295 [1/1] (0.99ns)   --->   "%select_ln14_2 = select i1 %icmp_ln14_2, i15 %add_ln69_2, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 295 'select' 'select_ln14_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 296 [1/1] (2.14ns)   --->   "%add_ln69_4 = add i15 %trunc_ln74_4, i15 118" [nn.cpp:69]   --->   Operation 296 'add' 'add_ln69_4' <Predicate = (icmp_ln14_4)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 297 [1/1] (0.99ns)   --->   "%select_ln14_4 = select i1 %icmp_ln14_4, i15 %add_ln69_4, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 297 'select' 'select_ln14_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 298 [1/1] (2.14ns)   --->   "%add_ln69_6 = add i15 %trunc_ln74_6, i15 19" [nn.cpp:69]   --->   Operation 298 'add' 'add_ln69_6' <Predicate = (icmp_ln14_6)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 299 [1/1] (0.99ns)   --->   "%select_ln14_6 = select i1 %icmp_ln14_6, i15 %add_ln69_6, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 299 'select' 'select_ln14_6' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln85_4 = zext i15 %select_ln14_1" [nn.cpp:85]   --->   Operation 300 'zext' 'zext_ln85_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i15 %select_ln14_2" [nn.cpp:85]   --->   Operation 301 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln85_7 = zext i15 %select_ln14_2" [nn.cpp:85]   --->   Operation 302 'zext' 'zext_ln85_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 303 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_1)   --->   "%mul_ln85_1 = mul i21 %zext_ln85_7, i21 35" [nn.cpp:85]   --->   Operation 303 'mul' 'mul_ln85_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 304 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_7)   --->   "%mul_ln85_6 = mul i23 %zext_ln85_4, i23 182" [nn.cpp:85]   --->   Operation 304 'mul' 'mul_ln85_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 305 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_15)   --->   "%mul_ln85_12 = mul i24 %zext_ln85, i24 16777082" [nn.cpp:85]   --->   Operation 305 'mul' 'mul_ln85_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 5.58>
ST_8 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i15 %select_ln14" [nn.cpp:85]   --->   Operation 306 'zext' 'zext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln85_2 = zext i15 %select_ln14" [nn.cpp:85]   --->   Operation 307 'zext' 'zext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 308 [1/1] (5.58ns)   --->   "%mul_ln85 = mul i24 %zext_ln85_2, i24 281" [nn.cpp:85]   --->   Operation 308 'mul' 'mul_ln85' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln85, i32 8, i32 23" [nn.cpp:85]   --->   Operation 309 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 310 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_1)   --->   "%mul_ln85_1 = mul i21 %zext_ln85_7, i21 35" [nn.cpp:85]   --->   Operation 310 'mul' 'mul_ln85_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln85_9 = zext i15 %select_ln14_3" [nn.cpp:85]   --->   Operation 311 'zext' 'zext_ln85_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln85_14 = zext i15 %select_ln14_4" [nn.cpp:85]   --->   Operation 312 'zext' 'zext_ln85_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 313 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_3)   --->   "%mul_ln85_2 = mul i24 %zext_ln85_14, i24 16777083" [nn.cpp:85]   --->   Operation 313 'mul' 'mul_ln85_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 314 [1/1] (5.58ns)   --->   "%mul_ln85_5 = mul i24 %zext_ln85_2, i24 16777069" [nn.cpp:85]   --->   Operation 314 'mul' 'mul_ln85_5' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 315 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_7)   --->   "%mul_ln85_6 = mul i23 %zext_ln85_4, i23 182" [nn.cpp:85]   --->   Operation 315 'mul' 'mul_ln85_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln85_5, i32 8, i32 23" [nn.cpp:85]   --->   Operation 316 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 317 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_9)   --->   "%mul_ln85_7 = mul i24 %zext_ln85_9, i24 16777061" [nn.cpp:85]   --->   Operation 317 'mul' 'mul_ln85_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 318 [1/1] (5.58ns)   --->   "%mul_ln85_11 = mul i23 %zext_ln85_1, i23 8388531" [nn.cpp:85]   --->   Operation 318 'mul' 'mul_ln85_11' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %mul_ln85_11, i32 8, i32 22" [nn.cpp:85]   --->   Operation 319 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 320 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_15)   --->   "%mul_ln85_12 = mul i24 %zext_ln85, i24 16777082" [nn.cpp:85]   --->   Operation 320 'mul' 'mul_ln85_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 321 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_16)   --->   "%mul_ln85_13 = mul i24 %zext_ln85_9, i24 16777076" [nn.cpp:85]   --->   Operation 321 'mul' 'mul_ln85_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.73>
ST_9 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln85_3 = zext i15 %select_ln14_1" [nn.cpp:85]   --->   Operation 322 'zext' 'zext_ln85_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln85_5 = zext i15 %select_ln14_1" [nn.cpp:85]   --->   Operation 323 'zext' 'zext_ln85_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 324 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i15.i3, i15 %select_ln14_1, i3 0" [nn.cpp:85]   --->   Operation 324 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln85_6 = zext i18 %shl_ln1" [nn.cpp:85]   --->   Operation 325 'zext' 'zext_ln85_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 326 [1/1] (2.21ns)   --->   "%sub_ln85_1 = sub i19 %zext_ln85_6, i19 %zext_ln85_5" [nn.cpp:85]   --->   Operation 326 'sub' 'sub_ln85_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 327 [1/1] (0.00ns)   --->   "%shl_ln85_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_23, i8 0" [nn.cpp:85]   --->   Operation 327 'bitconcatenate' 'shl_ln85_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i19 %sub_ln85_1" [nn.cpp:85]   --->   Operation 328 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 329 [1/1] (2.42ns)   --->   "%add_ln85 = add i24 %shl_ln85_1, i24 %sext_ln85" [nn.cpp:85]   --->   Operation 329 'add' 'add_ln85' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 330 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_1)   --->   "%mul_ln85_1 = mul i21 %zext_ln85_7, i21 35" [nn.cpp:85]   --->   Operation 330 'mul' 'mul_ln85_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85, i32 8, i32 23" [nn.cpp:85]   --->   Operation 331 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 332 [1/1] (0.00ns)   --->   "%shl_ln85_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_24, i8 0" [nn.cpp:85]   --->   Operation 332 'bitconcatenate' 'shl_ln85_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 333 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_1)   --->   "%zext_ln85_8 = zext i21 %mul_ln85_1" [nn.cpp:85]   --->   Operation 333 'zext' 'zext_ln85_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 334 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_1 = add i24 %shl_ln85_2, i24 %zext_ln85_8" [nn.cpp:85]   --->   Operation 334 'add' 'add_ln85_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln85_12 = zext i15 %select_ln14_4" [nn.cpp:85]   --->   Operation 335 'zext' 'zext_ln85_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln85_13 = zext i15 %select_ln14_4" [nn.cpp:85]   --->   Operation 336 'zext' 'zext_ln85_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 337 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_3)   --->   "%mul_ln85_2 = mul i24 %zext_ln85_14, i24 16777083" [nn.cpp:85]   --->   Operation 337 'mul' 'mul_ln85_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln85_17 = zext i15 %select_ln14_5" [nn.cpp:85]   --->   Operation 338 'zext' 'zext_ln85_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 339 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_4)   --->   "%mul_ln85_3 = mul i23 %zext_ln85_17, i23 8388515" [nn.cpp:85]   --->   Operation 339 'mul' 'mul_ln85_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 340 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_7)   --->   "%mul_ln85_6 = mul i23 %zext_ln85_4, i23 182" [nn.cpp:85]   --->   Operation 340 'mul' 'mul_ln85_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 341 [1/1] (0.00ns)   --->   "%shl_ln85_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_30, i8 0" [nn.cpp:85]   --->   Operation 341 'bitconcatenate' 'shl_ln85_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 342 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_7)   --->   "%zext_ln85_25 = zext i23 %mul_ln85_6" [nn.cpp:85]   --->   Operation 342 'zext' 'zext_ln85_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 343 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_7 = add i24 %shl_ln85_11, i24 %zext_ln85_25" [nn.cpp:85]   --->   Operation 343 'add' 'add_ln85_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 344 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_9)   --->   "%mul_ln85_7 = mul i24 %zext_ln85_9, i24 16777061" [nn.cpp:85]   --->   Operation 344 'mul' 'mul_ln85_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 345 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_10)   --->   "%mul_ln85_8 = mul i23 %zext_ln85_13, i23 142" [nn.cpp:85]   --->   Operation 345 'mul' 'mul_ln85_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 346 [1/1] (2.14ns)   --->   "%sub_ln85 = sub i16 0, i16 %zext_ln85_3" [nn.cpp:85]   --->   Operation 346 'sub' 'sub_ln85' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %trunc_ln3, i8 0" [nn.cpp:85]   --->   Operation 347 'bitconcatenate' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln85_5 = sext i23 %tmp_37" [nn.cpp:85]   --->   Operation 348 'sext' 'sext_ln85_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln85_6 = sext i16 %sub_ln85" [nn.cpp:85]   --->   Operation 349 'sext' 'sext_ln85_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 350 [1/1] (2.38ns)   --->   "%add_ln85_14 = add i24 %sext_ln85_5, i24 %sext_ln85_6" [nn.cpp:85]   --->   Operation 350 'add' 'add_ln85_14' <Predicate = true> <Delay = 2.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 351 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_15)   --->   "%mul_ln85_12 = mul i24 %zext_ln85, i24 16777082" [nn.cpp:85]   --->   Operation 351 'mul' 'mul_ln85_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_14, i32 8, i32 23" [nn.cpp:85]   --->   Operation 352 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 353 [1/1] (0.00ns)   --->   "%shl_ln85_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_38, i8 0" [nn.cpp:85]   --->   Operation 353 'bitconcatenate' 'shl_ln85_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 354 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_15 = add i24 %shl_ln85_21, i24 %mul_ln85_12" [nn.cpp:85]   --->   Operation 354 'add' 'add_ln85_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 355 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_16)   --->   "%mul_ln85_13 = mul i24 %zext_ln85_9, i24 16777076" [nn.cpp:85]   --->   Operation 355 'mul' 'mul_ln85_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 356 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_17)   --->   "%mul_ln85_14 = mul i21 %zext_ln85_12, i21 42" [nn.cpp:85]   --->   Operation 356 'mul' 'mul_ln85_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 6.87>
ST_10 : Operation 357 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_1 = add i24 %shl_ln85_2, i24 %zext_ln85_8" [nn.cpp:85]   --->   Operation 357 'add' 'add_ln85_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 358 [1/1] (0.00ns)   --->   "%shl_ln85_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %select_ln14_3, i7 0" [nn.cpp:85]   --->   Operation 358 'bitconcatenate' 'shl_ln85_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln85_10 = zext i22 %shl_ln85_3" [nn.cpp:85]   --->   Operation 359 'zext' 'zext_ln85_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 360 [1/1] (0.00ns)   --->   "%shl_ln85_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i15.i4, i15 %select_ln14_3, i4 0" [nn.cpp:85]   --->   Operation 360 'bitconcatenate' 'shl_ln85_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln85_11 = zext i19 %shl_ln85_4" [nn.cpp:85]   --->   Operation 361 'zext' 'zext_ln85_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 362 [1/1] (2.35ns)   --->   "%sub_ln85_2 = sub i23 %zext_ln85_10, i23 %zext_ln85_11" [nn.cpp:85]   --->   Operation 362 'sub' 'sub_ln85_2' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_1, i32 8, i32 23" [nn.cpp:85]   --->   Operation 363 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 364 [1/1] (0.00ns)   --->   "%shl_ln85_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_25, i8 0" [nn.cpp:85]   --->   Operation 364 'bitconcatenate' 'shl_ln85_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln85_1 = sext i23 %sub_ln85_2" [nn.cpp:85]   --->   Operation 365 'sext' 'sext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 366 [1/1] (2.42ns)   --->   "%add_ln85_2 = add i24 %shl_ln85_5, i24 %sext_ln85_1" [nn.cpp:85]   --->   Operation 366 'add' 'add_ln85_2' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 367 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_3)   --->   "%mul_ln85_2 = mul i24 %zext_ln85_14, i24 16777083" [nn.cpp:85]   --->   Operation 367 'mul' 'mul_ln85_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_2, i32 8, i32 23" [nn.cpp:85]   --->   Operation 368 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 369 [1/1] (0.00ns)   --->   "%shl_ln85_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_26, i8 0" [nn.cpp:85]   --->   Operation 369 'bitconcatenate' 'shl_ln85_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 370 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_3 = add i24 %shl_ln85_6, i24 %mul_ln85_2" [nn.cpp:85]   --->   Operation 370 'add' 'add_ln85_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln85_15 = zext i15 %select_ln14_5" [nn.cpp:85]   --->   Operation 371 'zext' 'zext_ln85_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln85_16 = zext i15 %select_ln14_5" [nn.cpp:85]   --->   Operation 372 'zext' 'zext_ln85_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 373 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_4)   --->   "%mul_ln85_3 = mul i23 %zext_ln85_17, i23 8388515" [nn.cpp:85]   --->   Operation 373 'mul' 'mul_ln85_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 374 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_7 = add i24 %shl_ln85_11, i24 %zext_ln85_25" [nn.cpp:85]   --->   Operation 374 'add' 'add_ln85_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 375 [1/1] (0.00ns)   --->   "%shl_ln85_12 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i15.i3, i15 %select_ln14_2, i3 0" [nn.cpp:85]   --->   Operation 375 'bitconcatenate' 'shl_ln85_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln85_26 = zext i18 %shl_ln85_12" [nn.cpp:85]   --->   Operation 376 'zext' 'zext_ln85_26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 377 [1/1] (0.00ns)   --->   "%shl_ln85_13 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %select_ln14_2, i1 0" [nn.cpp:85]   --->   Operation 377 'bitconcatenate' 'shl_ln85_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln85_27 = zext i16 %shl_ln85_13" [nn.cpp:85]   --->   Operation 378 'zext' 'zext_ln85_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 379 [1/1] (2.21ns)   --->   "%sub_ln85_3 = sub i19 %zext_ln85_26, i19 %zext_ln85_27" [nn.cpp:85]   --->   Operation 379 'sub' 'sub_ln85_3' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_7, i32 8, i32 23" [nn.cpp:85]   --->   Operation 380 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 381 [1/1] (0.00ns)   --->   "%shl_ln85_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_31, i8 0" [nn.cpp:85]   --->   Operation 381 'bitconcatenate' 'shl_ln85_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln85_3 = sext i19 %sub_ln85_3" [nn.cpp:85]   --->   Operation 382 'sext' 'sext_ln85_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 383 [1/1] (2.42ns)   --->   "%add_ln85_8 = add i24 %shl_ln85_14, i24 %sext_ln85_3" [nn.cpp:85]   --->   Operation 383 'add' 'add_ln85_8' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 384 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_9)   --->   "%mul_ln85_7 = mul i24 %zext_ln85_9, i24 16777061" [nn.cpp:85]   --->   Operation 384 'mul' 'mul_ln85_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_8, i32 8, i32 23" [nn.cpp:85]   --->   Operation 385 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 386 [1/1] (0.00ns)   --->   "%shl_ln85_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_32, i8 0" [nn.cpp:85]   --->   Operation 386 'bitconcatenate' 'shl_ln85_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 387 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_9 = add i24 %shl_ln85_15, i24 %mul_ln85_7" [nn.cpp:85]   --->   Operation 387 'add' 'add_ln85_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 388 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_10)   --->   "%mul_ln85_8 = mul i23 %zext_ln85_13, i23 142" [nn.cpp:85]   --->   Operation 388 'mul' 'mul_ln85_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 389 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_11)   --->   "%mul_ln85_9 = mul i21 %zext_ln85_16, i21 43" [nn.cpp:85]   --->   Operation 389 'mul' 'mul_ln85_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 390 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_15 = add i24 %shl_ln85_21, i24 %mul_ln85_12" [nn.cpp:85]   --->   Operation 390 'add' 'add_ln85_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 391 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_16)   --->   "%mul_ln85_13 = mul i24 %zext_ln85_9, i24 16777076" [nn.cpp:85]   --->   Operation 391 'mul' 'mul_ln85_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_15, i32 8, i32 23" [nn.cpp:85]   --->   Operation 392 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 393 [1/1] (0.00ns)   --->   "%shl_ln85_22 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_39, i8 0" [nn.cpp:85]   --->   Operation 393 'bitconcatenate' 'shl_ln85_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 394 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_16 = add i24 %shl_ln85_22, i24 %mul_ln85_13" [nn.cpp:85]   --->   Operation 394 'add' 'add_ln85_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 395 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_17)   --->   "%mul_ln85_14 = mul i21 %zext_ln85_12, i21 42" [nn.cpp:85]   --->   Operation 395 'mul' 'mul_ln85_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 396 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_18)   --->   "%mul_ln85_15 = mul i24 %zext_ln85_15, i24 16776965" [nn.cpp:85]   --->   Operation 396 'mul' 'mul_ln85_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 4.20>
ST_11 : Operation 397 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_3 = add i24 %shl_ln85_6, i24 %mul_ln85_2" [nn.cpp:85]   --->   Operation 397 'add' 'add_ln85_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 398 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_4)   --->   "%mul_ln85_3 = mul i23 %zext_ln85_17, i23 8388515" [nn.cpp:85]   --->   Operation 398 'mul' 'mul_ln85_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_3, i32 8, i32 23" [nn.cpp:85]   --->   Operation 399 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 400 [1/1] (0.00ns)   --->   "%shl_ln85_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_27, i8 0" [nn.cpp:85]   --->   Operation 400 'bitconcatenate' 'shl_ln85_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 401 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_4)   --->   "%sext_ln85_2 = sext i23 %mul_ln85_3" [nn.cpp:85]   --->   Operation 401 'sext' 'sext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 402 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_4 = add i24 %shl_ln85_7, i24 %sext_ln85_2" [nn.cpp:85]   --->   Operation 402 'add' 'add_ln85_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln85_18 = zext i15 %select_ln14_6" [nn.cpp:85]   --->   Operation 403 'zext' 'zext_ln85_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln85_19 = zext i15 %select_ln14_6" [nn.cpp:85]   --->   Operation 404 'zext' 'zext_ln85_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln85_24 = zext i15 %select_ln14_7" [nn.cpp:85]   --->   Operation 405 'zext' 'zext_ln85_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 406 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_6)   --->   "%mul_ln85_4 = mul i24 %zext_ln85_24, i24 16776899" [nn.cpp:85]   --->   Operation 406 'mul' 'mul_ln85_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 407 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_9 = add i24 %shl_ln85_15, i24 %mul_ln85_7" [nn.cpp:85]   --->   Operation 407 'add' 'add_ln85_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 408 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_10)   --->   "%mul_ln85_8 = mul i23 %zext_ln85_13, i23 142" [nn.cpp:85]   --->   Operation 408 'mul' 'mul_ln85_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_9, i32 8, i32 23" [nn.cpp:85]   --->   Operation 409 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 410 [1/1] (0.00ns)   --->   "%shl_ln85_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_33, i8 0" [nn.cpp:85]   --->   Operation 410 'bitconcatenate' 'shl_ln85_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 411 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_10)   --->   "%zext_ln85_28 = zext i23 %mul_ln85_8" [nn.cpp:85]   --->   Operation 411 'zext' 'zext_ln85_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 412 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_10 = add i24 %shl_ln85_16, i24 %zext_ln85_28" [nn.cpp:85]   --->   Operation 412 'add' 'add_ln85_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 413 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_11)   --->   "%mul_ln85_9 = mul i21 %zext_ln85_16, i21 43" [nn.cpp:85]   --->   Operation 413 'mul' 'mul_ln85_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 414 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_12)   --->   "%mul_ln85_10 = mul i23 %zext_ln85_19, i23 228" [nn.cpp:85]   --->   Operation 414 'mul' 'mul_ln85_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 415 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_16 = add i24 %shl_ln85_22, i24 %mul_ln85_13" [nn.cpp:85]   --->   Operation 415 'add' 'add_ln85_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 416 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_17)   --->   "%mul_ln85_14 = mul i21 %zext_ln85_12, i21 42" [nn.cpp:85]   --->   Operation 416 'mul' 'mul_ln85_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_16, i32 8, i32 23" [nn.cpp:85]   --->   Operation 417 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 418 [1/1] (0.00ns)   --->   "%shl_ln85_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_40, i8 0" [nn.cpp:85]   --->   Operation 418 'bitconcatenate' 'shl_ln85_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 419 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_17)   --->   "%zext_ln85_32 = zext i21 %mul_ln85_14" [nn.cpp:85]   --->   Operation 419 'zext' 'zext_ln85_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 420 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_17 = add i24 %shl_ln85_23, i24 %zext_ln85_32" [nn.cpp:85]   --->   Operation 420 'add' 'add_ln85_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 421 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_18)   --->   "%mul_ln85_15 = mul i24 %zext_ln85_15, i24 16776965" [nn.cpp:85]   --->   Operation 421 'mul' 'mul_ln85_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 422 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_19)   --->   "%mul_ln85_16 = mul i21 %zext_ln85_18, i21 2097126" [nn.cpp:85]   --->   Operation 422 'mul' 'mul_ln85_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 4.67>
ST_12 : Operation 423 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_4 = add i24 %shl_ln85_7, i24 %sext_ln85_2" [nn.cpp:85]   --->   Operation 423 'add' 'add_ln85_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 424 [1/1] (0.00ns)   --->   "%shl_ln85_8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i15.i4, i15 %select_ln14_6, i4 0" [nn.cpp:85]   --->   Operation 424 'bitconcatenate' 'shl_ln85_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln85_20 = zext i19 %shl_ln85_8" [nn.cpp:85]   --->   Operation 425 'zext' 'zext_ln85_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 426 [1/1] (0.00ns)   --->   "%shl_ln85_9 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %select_ln14_6, i2 0" [nn.cpp:85]   --->   Operation 426 'bitconcatenate' 'shl_ln85_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln85_21 = zext i17 %shl_ln85_9" [nn.cpp:85]   --->   Operation 427 'zext' 'zext_ln85_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 428 [1/1] (2.25ns)   --->   "%add_ln85_21 = add i20 %zext_ln85_20, i20 %zext_ln85_21" [nn.cpp:85]   --->   Operation 428 'add' 'add_ln85_21' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_4, i32 8, i32 23" [nn.cpp:85]   --->   Operation 429 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 430 [1/1] (0.00ns)   --->   "%shl_ln85_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_28, i8 0" [nn.cpp:85]   --->   Operation 430 'bitconcatenate' 'shl_ln85_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln85_22 = zext i20 %add_ln85_21" [nn.cpp:85]   --->   Operation 431 'zext' 'zext_ln85_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 432 [1/1] (2.42ns)   --->   "%add_ln85_5 = add i24 %shl_ln85_s, i24 %zext_ln85_22" [nn.cpp:85]   --->   Operation 432 'add' 'add_ln85_5' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln85_23 = zext i15 %select_ln14_7" [nn.cpp:85]   --->   Operation 433 'zext' 'zext_ln85_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 434 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_6)   --->   "%mul_ln85_4 = mul i24 %zext_ln85_24, i24 16776899" [nn.cpp:85]   --->   Operation 434 'mul' 'mul_ln85_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_5, i32 8, i32 23" [nn.cpp:85]   --->   Operation 435 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 436 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_10 = add i24 %shl_ln85_16, i24 %zext_ln85_28" [nn.cpp:85]   --->   Operation 436 'add' 'add_ln85_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 437 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_11)   --->   "%mul_ln85_9 = mul i21 %zext_ln85_16, i21 43" [nn.cpp:85]   --->   Operation 437 'mul' 'mul_ln85_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_10, i32 8, i32 23" [nn.cpp:85]   --->   Operation 438 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 439 [1/1] (0.00ns)   --->   "%shl_ln85_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_34, i8 0" [nn.cpp:85]   --->   Operation 439 'bitconcatenate' 'shl_ln85_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 440 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_11)   --->   "%zext_ln85_29 = zext i21 %mul_ln85_9" [nn.cpp:85]   --->   Operation 440 'zext' 'zext_ln85_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 441 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_11 = add i24 %shl_ln85_17, i24 %zext_ln85_29" [nn.cpp:85]   --->   Operation 441 'add' 'add_ln85_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 442 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_12)   --->   "%mul_ln85_10 = mul i23 %zext_ln85_19, i23 228" [nn.cpp:85]   --->   Operation 442 'mul' 'mul_ln85_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 443 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_17 = add i24 %shl_ln85_23, i24 %zext_ln85_32" [nn.cpp:85]   --->   Operation 443 'add' 'add_ln85_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 444 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_18)   --->   "%mul_ln85_15 = mul i24 %zext_ln85_15, i24 16776965" [nn.cpp:85]   --->   Operation 444 'mul' 'mul_ln85_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_17, i32 8, i32 23" [nn.cpp:85]   --->   Operation 445 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 446 [1/1] (0.00ns)   --->   "%shl_ln85_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_41, i8 0" [nn.cpp:85]   --->   Operation 446 'bitconcatenate' 'shl_ln85_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 447 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_18 = add i24 %shl_ln85_24, i24 %mul_ln85_15" [nn.cpp:85]   --->   Operation 447 'add' 'add_ln85_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 448 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_19)   --->   "%mul_ln85_16 = mul i21 %zext_ln85_18, i21 2097126" [nn.cpp:85]   --->   Operation 448 'mul' 'mul_ln85_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 449 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_20)   --->   "%mul_ln85_17 = mul i23 %zext_ln85_23, i23 206" [nn.cpp:85]   --->   Operation 449 'mul' 'mul_ln85_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 4.20>
ST_13 : Operation 450 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_6)   --->   "%mul_ln85_4 = mul i24 %zext_ln85_24, i24 16776899" [nn.cpp:85]   --->   Operation 450 'mul' 'mul_ln85_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 451 [1/1] (0.00ns)   --->   "%shl_ln85_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_29, i8 0" [nn.cpp:85]   --->   Operation 451 'bitconcatenate' 'shl_ln85_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 452 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_6 = add i24 %shl_ln85_10, i24 %mul_ln85_4" [nn.cpp:85]   --->   Operation 452 'add' 'add_ln85_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 453 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_11 = add i24 %shl_ln85_17, i24 %zext_ln85_29" [nn.cpp:85]   --->   Operation 453 'add' 'add_ln85_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 454 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_12)   --->   "%mul_ln85_10 = mul i23 %zext_ln85_19, i23 228" [nn.cpp:85]   --->   Operation 454 'mul' 'mul_ln85_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_11, i32 8, i32 23" [nn.cpp:85]   --->   Operation 455 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 456 [1/1] (0.00ns)   --->   "%shl_ln85_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_35, i8 0" [nn.cpp:85]   --->   Operation 456 'bitconcatenate' 'shl_ln85_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 457 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_12)   --->   "%zext_ln85_30 = zext i23 %mul_ln85_10" [nn.cpp:85]   --->   Operation 457 'zext' 'zext_ln85_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 458 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_12 = add i24 %shl_ln85_18, i24 %zext_ln85_30" [nn.cpp:85]   --->   Operation 458 'add' 'add_ln85_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 459 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_18 = add i24 %shl_ln85_24, i24 %mul_ln85_15" [nn.cpp:85]   --->   Operation 459 'add' 'add_ln85_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 460 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_19)   --->   "%mul_ln85_16 = mul i21 %zext_ln85_18, i21 2097126" [nn.cpp:85]   --->   Operation 460 'mul' 'mul_ln85_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_18, i32 8, i32 23" [nn.cpp:85]   --->   Operation 461 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 462 [1/1] (0.00ns)   --->   "%shl_ln85_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_42, i8 0" [nn.cpp:85]   --->   Operation 462 'bitconcatenate' 'shl_ln85_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 463 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_19)   --->   "%sext_ln85_7 = sext i21 %mul_ln85_16" [nn.cpp:85]   --->   Operation 463 'sext' 'sext_ln85_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 464 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_19 = add i24 %shl_ln85_25, i24 %sext_ln85_7" [nn.cpp:85]   --->   Operation 464 'add' 'add_ln85_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 465 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_20)   --->   "%mul_ln85_17 = mul i23 %zext_ln85_23, i23 206" [nn.cpp:85]   --->   Operation 465 'mul' 'mul_ln85_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 6.71>
ST_14 : Operation 466 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_6 = add i24 %shl_ln85_10, i24 %mul_ln85_4" [nn.cpp:85]   --->   Operation 466 'add' 'add_ln85_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 467 [1/1] (0.00ns)   --->   "%sum_16 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_6, i32 8, i32 23" [nn.cpp:85]   --->   Operation 467 'partselect' 'sum_16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 468 [1/1] (2.14ns)   --->   "%sum_32 = add i16 %sum_16, i16 65506" [nn.cpp:87]   --->   Operation 468 'add' 'sum_32' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 469 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_12 = add i24 %shl_ln85_18, i24 %zext_ln85_30" [nn.cpp:85]   --->   Operation 469 'add' 'add_ln85_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 470 [1/1] (0.00ns)   --->   "%shl_ln85_19 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %select_ln14_7, i1 0" [nn.cpp:85]   --->   Operation 470 'bitconcatenate' 'shl_ln85_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln85_31 = zext i16 %shl_ln85_19" [nn.cpp:85]   --->   Operation 471 'zext' 'zext_ln85_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 472 [1/1] (2.14ns)   --->   "%sub_ln85_4 = sub i17 0, i17 %zext_ln85_31" [nn.cpp:85]   --->   Operation 472 'sub' 'sub_ln85_4' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_12, i32 8, i32 23" [nn.cpp:85]   --->   Operation 473 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 474 [1/1] (0.00ns)   --->   "%shl_ln85_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_36, i8 0" [nn.cpp:85]   --->   Operation 474 'bitconcatenate' 'shl_ln85_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln85_4 = sext i17 %sub_ln85_4" [nn.cpp:85]   --->   Operation 475 'sext' 'sext_ln85_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 476 [1/1] (2.42ns)   --->   "%add_ln85_13 = add i24 %shl_ln85_20, i24 %sext_ln85_4" [nn.cpp:85]   --->   Operation 476 'add' 'add_ln85_13' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 477 [1/1] (0.00ns)   --->   "%sum_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_13, i32 8, i32 23" [nn.cpp:85]   --->   Operation 477 'partselect' 'sum_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 478 [1/1] (2.14ns)   --->   "%sum_33 = add i16 %sum_18, i16 7" [nn.cpp:87]   --->   Operation 478 'add' 'sum_33' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 479 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_19 = add i24 %shl_ln85_25, i24 %sext_ln85_7" [nn.cpp:85]   --->   Operation 479 'add' 'add_ln85_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 480 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_20)   --->   "%mul_ln85_17 = mul i23 %zext_ln85_23, i23 206" [nn.cpp:85]   --->   Operation 480 'mul' 'mul_ln85_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_19, i32 8, i32 23" [nn.cpp:85]   --->   Operation 481 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 482 [1/1] (0.00ns)   --->   "%shl_ln85_26 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_43, i8 0" [nn.cpp:85]   --->   Operation 482 'bitconcatenate' 'shl_ln85_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 483 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_20)   --->   "%zext_ln85_33 = zext i23 %mul_ln85_17" [nn.cpp:85]   --->   Operation 483 'zext' 'zext_ln85_33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 484 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_20 = add i24 %shl_ln85_26, i24 %zext_ln85_33" [nn.cpp:85]   --->   Operation 484 'add' 'add_ln85_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 6.39>
ST_15 : Operation 485 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_20 = add i24 %shl_ln85_26, i24 %zext_ln85_33" [nn.cpp:85]   --->   Operation 485 'add' 'add_ln85_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 486 [1/1] (0.00ns)   --->   "%sum_20 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_20, i32 8, i32 23" [nn.cpp:85]   --->   Operation 486 'partselect' 'sum_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 487 [1/1] (2.14ns)   --->   "%sum_34 = add i16 %sum_20, i16 11" [nn.cpp:87]   --->   Operation 487 'add' 'sum_34' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 488 [1/1] (2.14ns)   --->   "%icmp_ln27 = icmp_sgt  i16 %sum_33, i16 %sum_32" [nn.cpp:27->nn.cpp:92]   --->   Operation 488 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 489 [1/1] (1.29ns)   --->   "%max_val_2 = select i1 %icmp_ln27, i16 %sum_33, i16 %sum_32" [nn.cpp:27->nn.cpp:92]   --->   Operation 489 'select' 'max_val_2' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 490 [1/1] (2.14ns)   --->   "%icmp_ln27_1 = icmp_sgt  i16 %sum_34, i16 %max_val_2" [nn.cpp:27->nn.cpp:92]   --->   Operation 490 'icmp' 'icmp_ln27_1' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.54>
ST_16 : Operation 491 [1/1] (1.29ns)   --->   "%max_val_4 = select i1 %icmp_ln27_1, i16 %sum_34, i16 %max_val_2" [nn.cpp:27->nn.cpp:92]   --->   Operation 491 'select' 'max_val_4' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i16 %sum_32" [nn.cpp:34->nn.cpp:92]   --->   Operation 492 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln34_1 = sext i16 %max_val_4" [nn.cpp:34->nn.cpp:92]   --->   Operation 493 'sext' 'sext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 494 [1/1] (2.14ns)   --->   "%x_8 = sub i17 %sext_ln34, i17 %sext_ln34_1" [nn.cpp:34->nn.cpp:92]   --->   Operation 494 'sub' 'x_8' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 495 [6/6] (3.10ns)   --->   "%sum_22 = call i16 @exp<17, 9>, i17 %x_8, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 495 'call' 'sum_22' <Predicate = true> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln34_2 = sext i16 %sum_33" [nn.cpp:34->nn.cpp:92]   --->   Operation 496 'sext' 'sext_ln34_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 497 [1/1] (2.14ns)   --->   "%x_9 = sub i17 %sext_ln34_2, i17 %sext_ln34_1" [nn.cpp:34->nn.cpp:92]   --->   Operation 497 'sub' 'x_9' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 498 [6/6] (3.10ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %x_9, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 498 'call' 'trunc_ln' <Predicate = true> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln34_3 = sext i16 %sum_34" [nn.cpp:34->nn.cpp:92]   --->   Operation 499 'sext' 'sext_ln34_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 500 [1/1] (2.14ns)   --->   "%x_10 = sub i17 %sext_ln34_3, i17 %sext_ln34_1" [nn.cpp:34->nn.cpp:92]   --->   Operation 500 'sub' 'x_10' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 501 [6/6] (3.10ns)   --->   "%trunc_ln34_1 = call i16 @exp<17, 9>, i17 %x_10, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 501 'call' 'trunc_ln34_1' <Predicate = true> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 6.77>
ST_17 : Operation 502 [5/6] (6.77ns)   --->   "%sum_22 = call i16 @exp<17, 9>, i17 %x_8, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 502 'call' 'sum_22' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 503 [5/6] (6.77ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %x_9, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 503 'call' 'trunc_ln' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 504 [5/6] (6.77ns)   --->   "%trunc_ln34_1 = call i16 @exp<17, 9>, i17 %x_10, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 504 'call' 'trunc_ln34_1' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 6.77>
ST_18 : Operation 505 [4/6] (6.77ns)   --->   "%sum_22 = call i16 @exp<17, 9>, i17 %x_8, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 505 'call' 'sum_22' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 506 [4/6] (6.77ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %x_9, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 506 'call' 'trunc_ln' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 507 [4/6] (6.77ns)   --->   "%trunc_ln34_1 = call i16 @exp<17, 9>, i17 %x_10, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 507 'call' 'trunc_ln34_1' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 6.77>
ST_19 : Operation 508 [3/6] (6.77ns)   --->   "%sum_22 = call i16 @exp<17, 9>, i17 %x_8, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 508 'call' 'sum_22' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 509 [3/6] (6.77ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %x_9, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 509 'call' 'trunc_ln' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 510 [3/6] (6.77ns)   --->   "%trunc_ln34_1 = call i16 @exp<17, 9>, i17 %x_10, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 510 'call' 'trunc_ln34_1' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 6.77>
ST_20 : Operation 511 [2/6] (6.77ns)   --->   "%sum_22 = call i16 @exp<17, 9>, i17 %x_8, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 511 'call' 'sum_22' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 512 [2/6] (6.77ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %x_9, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 512 'call' 'trunc_ln' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 513 [2/6] (6.77ns)   --->   "%trunc_ln34_1 = call i16 @exp<17, 9>, i17 %x_10, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 513 'call' 'trunc_ln34_1' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 6.45>
ST_21 : Operation 514 [1/6] (6.45ns)   --->   "%sum_22 = call i16 @exp<17, 9>, i17 %x_8, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 514 'call' 'sum_22' <Predicate = true> <Delay = 6.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 515 [1/6] (6.45ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %x_9, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 515 'call' 'trunc_ln' <Predicate = true> <Delay = 6.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 516 [1/6] (6.45ns)   --->   "%trunc_ln34_1 = call i16 @exp<17, 9>, i17 %x_10, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 516 'call' 'trunc_ln34_1' <Predicate = true> <Delay = 6.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 4.03>
ST_22 : Operation 517 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35 = add i16 %sum_22, i16 %trunc_ln34_1" [nn.cpp:35->nn.cpp:92]   --->   Operation 517 'add' 'add_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 518 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%sum_23 = add i16 %add_ln35, i16 %trunc_ln" [nn.cpp:35->nn.cpp:92]   --->   Operation 518 'add' 'sum_23' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 3.90>
ST_23 : Operation 519 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %sum_22, i8 0" [nn.cpp:42->nn.cpp:92]   --->   Operation 519 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i16 %sum_23" [nn.cpp:42->nn.cpp:92]   --->   Operation 520 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 521 [28/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 521 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 522 [1/1] (0.00ns)   --->   "%shl_ln42_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln, i8 0" [nn.cpp:42->nn.cpp:92]   --->   Operation 522 'bitconcatenate' 'shl_ln42_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 523 [28/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 523 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 524 [1/1] (0.00ns)   --->   "%shl_ln42_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln34_1, i8 0" [nn.cpp:42->nn.cpp:92]   --->   Operation 524 'bitconcatenate' 'shl_ln42_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 525 [28/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 525 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.90>
ST_24 : Operation 526 [27/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 526 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 527 [27/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 527 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 528 [27/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 528 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.90>
ST_25 : Operation 529 [26/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 529 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 530 [26/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 530 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 531 [26/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 531 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.90>
ST_26 : Operation 532 [25/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 532 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 533 [25/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 533 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 534 [25/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 534 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.90>
ST_27 : Operation 535 [24/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 535 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 536 [24/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 536 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 537 [24/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 537 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.90>
ST_28 : Operation 538 [23/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 538 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 539 [23/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 539 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 540 [23/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 540 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.90>
ST_29 : Operation 541 [22/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 541 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 542 [22/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 542 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 543 [22/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 543 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.90>
ST_30 : Operation 544 [21/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 544 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 545 [21/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 545 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 546 [21/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 546 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.90>
ST_31 : Operation 547 [20/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 547 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 548 [20/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 548 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 549 [20/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 549 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.90>
ST_32 : Operation 550 [19/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 550 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 551 [19/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 551 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 552 [19/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 552 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.90>
ST_33 : Operation 553 [18/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 553 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 554 [18/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 554 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 555 [18/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 555 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.90>
ST_34 : Operation 556 [17/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 556 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 557 [17/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 557 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 558 [17/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 558 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.90>
ST_35 : Operation 559 [16/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 559 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 560 [16/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 560 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 561 [16/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 561 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.90>
ST_36 : Operation 562 [15/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 562 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 563 [15/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 563 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 564 [15/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 564 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.90>
ST_37 : Operation 565 [14/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 565 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 566 [14/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 566 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 567 [14/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 567 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.90>
ST_38 : Operation 568 [13/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 568 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 569 [13/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 569 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 570 [13/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 570 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.90>
ST_39 : Operation 571 [12/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 571 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 572 [12/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 572 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 573 [12/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 573 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.90>
ST_40 : Operation 574 [11/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 574 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 575 [11/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 575 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 576 [11/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 576 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.90>
ST_41 : Operation 577 [10/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 577 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 578 [10/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 578 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 579 [10/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 579 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.90>
ST_42 : Operation 580 [9/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 580 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 581 [9/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 581 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 582 [9/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 582 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.90>
ST_43 : Operation 583 [8/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 583 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 584 [8/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 584 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 585 [8/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 585 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.90>
ST_44 : Operation 586 [7/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 586 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 587 [7/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 587 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 588 [7/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 588 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.90>
ST_45 : Operation 589 [6/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 589 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 590 [6/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 590 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 591 [6/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 591 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.90>
ST_46 : Operation 592 [5/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 592 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 593 [5/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 593 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 594 [5/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 594 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.90>
ST_47 : Operation 595 [4/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 595 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 596 [4/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 596 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 597 [4/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 597 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.90>
ST_48 : Operation 598 [3/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 598 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 599 [3/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 599 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 600 [3/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 600 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.90>
ST_49 : Operation 601 [2/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 601 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 602 [2/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 602 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 603 [2/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 603 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.90>
ST_50 : Operation 604 [1/1] (0.00ns)   --->   "%specpipeline_ln66 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [nn.cpp:66]   --->   Operation 604 'specpipeline' 'specpipeline_ln66' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 605 [1/1] (0.00ns)   --->   "%spectopmodule_ln46 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [nn.cpp:46]   --->   Operation 605 'spectopmodule' 'spectopmodule_ln46' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 606 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_0"   --->   Operation 606 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 607 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_0, void @empty_8, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_6, void @empty_5, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 607 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 608 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_0, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 608 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 609 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_1"   --->   Operation 609 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 610 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_1, void @empty_8, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_6, void @empty_3, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 610 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 611 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_1, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 611 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 612 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_2"   --->   Operation 612 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 613 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_2, void @empty_8, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_6, void @empty_2, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 613 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 614 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_2, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 614 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 615 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_3"   --->   Operation 615 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 616 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_3, void @empty_8, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_6, void @empty_10, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 616 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 617 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_3, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 617 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 618 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_0"   --->   Operation 618 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 619 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_0, void @empty_8, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 619 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 620 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_0, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 620 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 621 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_1"   --->   Operation 621 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 622 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_1, void @empty_8, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 622 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 623 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_1, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 623 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 624 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_2"   --->   Operation 624 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 625 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_2, void @empty_8, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 625 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 626 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_2, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 626 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 627 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 627 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 628 [1/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 628 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 629 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i16 %sdiv_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 629 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 630 [1/1] (1.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_0, i16 %trunc_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 630 'write' 'write_ln42' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_50 : Operation 631 [1/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 631 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 632 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = trunc i16 %sdiv_ln42_1" [nn.cpp:42->nn.cpp:92]   --->   Operation 632 'trunc' 'trunc_ln42_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 633 [1/1] (1.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_1, i16 %trunc_ln42_1" [nn.cpp:42->nn.cpp:92]   --->   Operation 633 'write' 'write_ln42' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_50 : Operation 634 [1/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 634 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 635 [1/1] (0.00ns)   --->   "%trunc_ln42_2 = trunc i16 %sdiv_ln42_2" [nn.cpp:42->nn.cpp:92]   --->   Operation 635 'trunc' 'trunc_ln42_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 636 [1/1] (1.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_2, i16 %trunc_ln42_2" [nn.cpp:42->nn.cpp:92]   --->   Operation 636 'write' 'write_ln42' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_50 : Operation 637 [1/1] (0.00ns)   --->   "%ret_ln93 = ret" [nn.cpp:93]   --->   Operation 637 'ret' 'ret_ln93' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.450ns
The critical path consists of the following:
	s_axi read operation ('input_1_read', nn.cpp:72) on port 'input_1' (nn.cpp:72) [40]  (1.000 ns)
	'mul' operation of DSP[45] ('mul_ln72_1', nn.cpp:72) [42]  (1.450 ns)

 <State 2>: 5.570ns
The critical path consists of the following:
	'mul' operation ('mul_ln72', nn.cpp:72) [39]  (5.570 ns)

 <State 3>: 4.744ns
The critical path consists of the following:
	'sub' operation ('sub_ln72_4', nn.cpp:72) [121]  (2.320 ns)
	'add' operation ('add_ln72_9', nn.cpp:72) [125]  (2.424 ns)

 <State 4>: 6.636ns
The critical path consists of the following:
	'sub' operation ('sub_ln72_2', nn.cpp:72) [99]  (0.000 ns)
	'sub' operation ('sub_ln72_3', nn.cpp:72) [100]  (4.213 ns)
	'add' operation ('add_ln72_7', nn.cpp:72) [104]  (2.424 ns)

 <State 5>: 6.716ns
The critical path consists of the following:
	'add' operation ('add_ln72_11', nn.cpp:72) [137]  (2.424 ns)
	'add' operation ('sum', nn.cpp:74) [140]  (2.146 ns)
	'icmp' operation ('icmp_ln14_3', nn.cpp:14->nn.cpp:75) [142]  (2.146 ns)

 <State 6>: 6.392ns
The critical path consists of the following:
	'add' operation of DSP[65] ('add_ln72_2', nn.cpp:72) [65]  (2.100 ns)
	'add' operation ('sum', nn.cpp:74) [68]  (2.146 ns)
	'icmp' operation ('icmp_ln14', nn.cpp:14->nn.cpp:75) [70]  (2.146 ns)

 <State 7>: 4.588ns
The critical path consists of the following:
	'add' operation ('add_ln69_2', nn.cpp:69) [113]  (2.142 ns)
	'select' operation ('select_ln14_2', nn.cpp:14->nn.cpp:75) [115]  (0.995 ns)
	'mul' operation of DSP[255] ('mul_ln85_1', nn.cpp:85) [251]  (1.450 ns)

 <State 8>: 5.580ns
The critical path consists of the following:
	'mul' operation ('mul_ln85', nn.cpp:85) [238]  (5.580 ns)

 <State 9>: 6.739ns
The critical path consists of the following:
	'sub' operation ('sub_ln85_1', nn.cpp:85) [244]  (2.216 ns)
	'add' operation ('add_ln85', nn.cpp:85) [248]  (2.424 ns)
	'add' operation of DSP[255] ('add_ln85_1', nn.cpp:85) [255]  (2.100 ns)

 <State 10>: 6.878ns
The critical path consists of the following:
	'sub' operation ('sub_ln85_2', nn.cpp:85) [261]  (2.354 ns)
	'add' operation ('add_ln85_2', nn.cpp:85) [265]  (2.424 ns)
	'add' operation of DSP[272] ('add_ln85_3', nn.cpp:85) [272]  (2.100 ns)

 <State 11>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[272] ('add_ln85_3', nn.cpp:85) [272]  (2.100 ns)
	'add' operation of DSP[280] ('add_ln85_4', nn.cpp:85) [280]  (2.100 ns)

 <State 12>: 4.674ns
The critical path consists of the following:
	'add' operation ('add_ln85_21', nn.cpp:85) [287]  (2.250 ns)
	'add' operation ('add_ln85_5', nn.cpp:85) [291]  (2.424 ns)

 <State 13>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[328] ('add_ln85_11', nn.cpp:85) [328]  (2.100 ns)
	'add' operation of DSP[333] ('add_ln85_12', nn.cpp:85) [333]  (2.100 ns)

 <State 14>: 6.716ns
The critical path consists of the following:
	'sub' operation ('sub_ln85_4', nn.cpp:85) [336]  (2.146 ns)
	'add' operation ('add_ln85_13', nn.cpp:85) [340]  (2.424 ns)
	'add' operation ('sum', nn.cpp:87) [342]  (2.146 ns)

 <State 15>: 6.392ns
The critical path consists of the following:
	'add' operation of DSP[376] ('add_ln85_20', nn.cpp:85) [376]  (2.100 ns)
	'add' operation ('sum', nn.cpp:87) [378]  (2.146 ns)
	'icmp' operation ('icmp_ln27_1', nn.cpp:27->nn.cpp:92) [381]  (2.146 ns)

 <State 16>: 6.544ns
The critical path consists of the following:
	'select' operation ('max_val', nn.cpp:27->nn.cpp:92) [382]  (1.293 ns)
	'sub' operation ('x', nn.cpp:34->nn.cpp:92) [385]  (2.146 ns)
	'call' operation ('sum', nn.cpp:34->nn.cpp:92) to 'exp<17, 9>' [386]  (3.105 ns)

 <State 17>: 6.770ns
The critical path consists of the following:
	'call' operation ('sum', nn.cpp:34->nn.cpp:92) to 'exp<17, 9>' [386]  (6.770 ns)

 <State 18>: 6.770ns
The critical path consists of the following:
	'call' operation ('sum', nn.cpp:34->nn.cpp:92) to 'exp<17, 9>' [386]  (6.770 ns)

 <State 19>: 6.770ns
The critical path consists of the following:
	'call' operation ('sum', nn.cpp:34->nn.cpp:92) to 'exp<17, 9>' [386]  (6.770 ns)

 <State 20>: 6.770ns
The critical path consists of the following:
	'call' operation ('sum', nn.cpp:34->nn.cpp:92) to 'exp<17, 9>' [386]  (6.770 ns)

 <State 21>: 6.452ns
The critical path consists of the following:
	'call' operation ('sum', nn.cpp:34->nn.cpp:92) to 'exp<17, 9>' [386]  (6.452 ns)

 <State 22>: 4.037ns
The critical path consists of the following:
	'add' operation ('add_ln35', nn.cpp:35->nn.cpp:92) [393]  (0.000 ns)
	'add' operation ('sum', nn.cpp:35->nn.cpp:92) [394]  (4.037 ns)

 <State 23>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [397]  (3.905 ns)

 <State 24>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [397]  (3.905 ns)

 <State 25>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [397]  (3.905 ns)

 <State 26>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [397]  (3.905 ns)

 <State 27>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [397]  (3.905 ns)

 <State 28>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [397]  (3.905 ns)

 <State 29>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [397]  (3.905 ns)

 <State 30>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [397]  (3.905 ns)

 <State 31>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [397]  (3.905 ns)

 <State 32>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [397]  (3.905 ns)

 <State 33>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [397]  (3.905 ns)

 <State 34>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [397]  (3.905 ns)

 <State 35>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [397]  (3.905 ns)

 <State 36>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [397]  (3.905 ns)

 <State 37>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [397]  (3.905 ns)

 <State 38>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [397]  (3.905 ns)

 <State 39>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [397]  (3.905 ns)

 <State 40>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [397]  (3.905 ns)

 <State 41>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [397]  (3.905 ns)

 <State 42>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [397]  (3.905 ns)

 <State 43>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [397]  (3.905 ns)

 <State 44>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [397]  (3.905 ns)

 <State 45>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [397]  (3.905 ns)

 <State 46>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [397]  (3.905 ns)

 <State 47>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [397]  (3.905 ns)

 <State 48>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [397]  (3.905 ns)

 <State 49>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [397]  (3.905 ns)

 <State 50>: 4.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [397]  (3.905 ns)
	s_axi write operation ('write_ln42', nn.cpp:42->nn.cpp:92) on port 'output_0' (nn.cpp:42->nn.cpp:92) [399]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
