
controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a6bc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003670  0800a850  0800a850  0001a850  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dec0  0800dec0  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800dec0  0800dec0  0001dec0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dec8  0800dec8  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dec8  0800dec8  0001dec8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800decc  0800decc  0001decc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800ded0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000a264  200001ec  0800e0bc  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000a450  0800e0bc  0002a450  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b30b  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036f4  00000000  00000000  0003b527  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001238  00000000  00000000  0003ec20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010c0  00000000  00000000  0003fe58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ad00  00000000  00000000  00040f18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001721b  00000000  00000000  0006bc18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00102648  00000000  00000000  00082e33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018547b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005df8  00000000  00000000  001854d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001ec 	.word	0x200001ec
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a834 	.word	0x0800a834

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f0 	.word	0x200001f0
 80001cc:	0800a834 	.word	0x0800a834

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96e 	b.w	8000e9c <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468c      	mov	ip, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	f040 8083 	bne.w	8000cee <__udivmoddi4+0x116>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d947      	bls.n	8000c7e <__udivmoddi4+0xa6>
 8000bee:	fab2 f282 	clz	r2, r2
 8000bf2:	b142      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	f1c2 0020 	rsb	r0, r2, #32
 8000bf8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bfc:	4091      	lsls	r1, r2
 8000bfe:	4097      	lsls	r7, r2
 8000c00:	ea40 0c01 	orr.w	ip, r0, r1
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c10:	fa1f fe87 	uxth.w	lr, r7
 8000c14:	fb08 c116 	mls	r1, r8, r6, ip
 8000c18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18fb      	adds	r3, r7, r3
 8000c26:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2a:	f080 8119 	bcs.w	8000e60 <__udivmoddi4+0x288>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8116 	bls.w	8000e60 <__udivmoddi4+0x288>
 8000c34:	3e02      	subs	r6, #2
 8000c36:	443b      	add	r3, r7
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c40:	fb08 3310 	mls	r3, r8, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c4c:	45a6      	cmp	lr, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	193c      	adds	r4, r7, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8105 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c5a:	45a6      	cmp	lr, r4
 8000c5c:	f240 8102 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c60:	3802      	subs	r0, #2
 8000c62:	443c      	add	r4, r7
 8000c64:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c68:	eba4 040e 	sub.w	r4, r4, lr
 8000c6c:	2600      	movs	r6, #0
 8000c6e:	b11d      	cbz	r5, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c5 4300 	strd	r4, r3, [r5]
 8000c78:	4631      	mov	r1, r6
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	b902      	cbnz	r2, 8000c82 <__udivmoddi4+0xaa>
 8000c80:	deff      	udf	#255	; 0xff
 8000c82:	fab2 f282 	clz	r2, r2
 8000c86:	2a00      	cmp	r2, #0
 8000c88:	d150      	bne.n	8000d2c <__udivmoddi4+0x154>
 8000c8a:	1bcb      	subs	r3, r1, r7
 8000c8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c90:	fa1f f887 	uxth.w	r8, r7
 8000c94:	2601      	movs	r6, #1
 8000c96:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c9a:	0c21      	lsrs	r1, r4, #16
 8000c9c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ca0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ca4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d907      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000cac:	1879      	adds	r1, r7, r1
 8000cae:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0xe2>
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	f200 80e9 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cba:	4684      	mov	ip, r0
 8000cbc:	1ac9      	subs	r1, r1, r3
 8000cbe:	b2a3      	uxth	r3, r4
 8000cc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ccc:	fb08 f800 	mul.w	r8, r8, r0
 8000cd0:	45a0      	cmp	r8, r4
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x10c>
 8000cd4:	193c      	adds	r4, r7, r4
 8000cd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x10a>
 8000cdc:	45a0      	cmp	r8, r4
 8000cde:	f200 80d9 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	eba4 0408 	sub.w	r4, r4, r8
 8000ce8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cec:	e7bf      	b.n	8000c6e <__udivmoddi4+0x96>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x12e>
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	f000 80b1 	beq.w	8000e5a <__udivmoddi4+0x282>
 8000cf8:	2600      	movs	r6, #0
 8000cfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000cfe:	4630      	mov	r0, r6
 8000d00:	4631      	mov	r1, r6
 8000d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d06:	fab3 f683 	clz	r6, r3
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	d14a      	bne.n	8000da4 <__udivmoddi4+0x1cc>
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d302      	bcc.n	8000d18 <__udivmoddi4+0x140>
 8000d12:	4282      	cmp	r2, r0
 8000d14:	f200 80b8 	bhi.w	8000e88 <__udivmoddi4+0x2b0>
 8000d18:	1a84      	subs	r4, r0, r2
 8000d1a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d1e:	2001      	movs	r0, #1
 8000d20:	468c      	mov	ip, r1
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	d0a8      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000d26:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d2a:	e7a5      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000d2c:	f1c2 0320 	rsb	r3, r2, #32
 8000d30:	fa20 f603 	lsr.w	r6, r0, r3
 8000d34:	4097      	lsls	r7, r2
 8000d36:	fa01 f002 	lsl.w	r0, r1, r2
 8000d3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3e:	40d9      	lsrs	r1, r3
 8000d40:	4330      	orrs	r0, r6
 8000d42:	0c03      	lsrs	r3, r0, #16
 8000d44:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d48:	fa1f f887 	uxth.w	r8, r7
 8000d4c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d54:	fb06 f108 	mul.w	r1, r6, r8
 8000d58:	4299      	cmp	r1, r3
 8000d5a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x19c>
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d66:	f080 808d 	bcs.w	8000e84 <__udivmoddi4+0x2ac>
 8000d6a:	4299      	cmp	r1, r3
 8000d6c:	f240 808a 	bls.w	8000e84 <__udivmoddi4+0x2ac>
 8000d70:	3e02      	subs	r6, #2
 8000d72:	443b      	add	r3, r7
 8000d74:	1a5b      	subs	r3, r3, r1
 8000d76:	b281      	uxth	r1, r0
 8000d78:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d7c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb00 f308 	mul.w	r3, r0, r8
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x1c4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d92:	d273      	bcs.n	8000e7c <__udivmoddi4+0x2a4>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	d971      	bls.n	8000e7c <__udivmoddi4+0x2a4>
 8000d98:	3802      	subs	r0, #2
 8000d9a:	4439      	add	r1, r7
 8000d9c:	1acb      	subs	r3, r1, r3
 8000d9e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000da2:	e778      	b.n	8000c96 <__udivmoddi4+0xbe>
 8000da4:	f1c6 0c20 	rsb	ip, r6, #32
 8000da8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dac:	fa22 f30c 	lsr.w	r3, r2, ip
 8000db0:	431c      	orrs	r4, r3
 8000db2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000db6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dba:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dbe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dc2:	431f      	orrs	r7, r3
 8000dc4:	0c3b      	lsrs	r3, r7, #16
 8000dc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dca:	fa1f f884 	uxth.w	r8, r4
 8000dce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dd2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dd6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dda:	458a      	cmp	sl, r1
 8000ddc:	fa02 f206 	lsl.w	r2, r2, r6
 8000de0:	fa00 f306 	lsl.w	r3, r0, r6
 8000de4:	d908      	bls.n	8000df8 <__udivmoddi4+0x220>
 8000de6:	1861      	adds	r1, r4, r1
 8000de8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dec:	d248      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000dee:	458a      	cmp	sl, r1
 8000df0:	d946      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000df2:	f1a9 0902 	sub.w	r9, r9, #2
 8000df6:	4421      	add	r1, r4
 8000df8:	eba1 010a 	sub.w	r1, r1, sl
 8000dfc:	b2bf      	uxth	r7, r7
 8000dfe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e02:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e06:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e0a:	fb00 f808 	mul.w	r8, r0, r8
 8000e0e:	45b8      	cmp	r8, r7
 8000e10:	d907      	bls.n	8000e22 <__udivmoddi4+0x24a>
 8000e12:	19e7      	adds	r7, r4, r7
 8000e14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e18:	d22e      	bcs.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1a:	45b8      	cmp	r8, r7
 8000e1c:	d92c      	bls.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1e:	3802      	subs	r0, #2
 8000e20:	4427      	add	r7, r4
 8000e22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e26:	eba7 0708 	sub.w	r7, r7, r8
 8000e2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e2e:	454f      	cmp	r7, r9
 8000e30:	46c6      	mov	lr, r8
 8000e32:	4649      	mov	r1, r9
 8000e34:	d31a      	bcc.n	8000e6c <__udivmoddi4+0x294>
 8000e36:	d017      	beq.n	8000e68 <__udivmoddi4+0x290>
 8000e38:	b15d      	cbz	r5, 8000e52 <__udivmoddi4+0x27a>
 8000e3a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e3e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e42:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e46:	40f2      	lsrs	r2, r6
 8000e48:	ea4c 0202 	orr.w	r2, ip, r2
 8000e4c:	40f7      	lsrs	r7, r6
 8000e4e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e52:	2600      	movs	r6, #0
 8000e54:	4631      	mov	r1, r6
 8000e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5a:	462e      	mov	r6, r5
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	e70b      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e60:	4606      	mov	r6, r0
 8000e62:	e6e9      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e64:	4618      	mov	r0, r3
 8000e66:	e6fd      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e68:	4543      	cmp	r3, r8
 8000e6a:	d2e5      	bcs.n	8000e38 <__udivmoddi4+0x260>
 8000e6c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e70:	eb69 0104 	sbc.w	r1, r9, r4
 8000e74:	3801      	subs	r0, #1
 8000e76:	e7df      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	e7d2      	b.n	8000e22 <__udivmoddi4+0x24a>
 8000e7c:	4660      	mov	r0, ip
 8000e7e:	e78d      	b.n	8000d9c <__udivmoddi4+0x1c4>
 8000e80:	4681      	mov	r9, r0
 8000e82:	e7b9      	b.n	8000df8 <__udivmoddi4+0x220>
 8000e84:	4666      	mov	r6, ip
 8000e86:	e775      	b.n	8000d74 <__udivmoddi4+0x19c>
 8000e88:	4630      	mov	r0, r6
 8000e8a:	e74a      	b.n	8000d22 <__udivmoddi4+0x14a>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	4439      	add	r1, r7
 8000e92:	e713      	b.n	8000cbc <__udivmoddi4+0xe4>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	e724      	b.n	8000ce4 <__udivmoddi4+0x10c>
 8000e9a:	bf00      	nop

08000e9c <__aeabi_idiv0>:
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b08a      	sub	sp, #40	; 0x28
 8000ea4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000ea6:	f107 031c 	add.w	r3, r7, #28
 8000eaa:	2200      	movs	r2, #0
 8000eac:	601a      	str	r2, [r3, #0]
 8000eae:	605a      	str	r2, [r3, #4]
 8000eb0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000eb2:	1d3b      	adds	r3, r7, #4
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]
 8000eb8:	605a      	str	r2, [r3, #4]
 8000eba:	609a      	str	r2, [r3, #8]
 8000ebc:	60da      	str	r2, [r3, #12]
 8000ebe:	611a      	str	r2, [r3, #16]
 8000ec0:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000ec2:	4b37      	ldr	r3, [pc, #220]	; (8000fa0 <MX_ADC1_Init+0x100>)
 8000ec4:	4a37      	ldr	r2, [pc, #220]	; (8000fa4 <MX_ADC1_Init+0x104>)
 8000ec6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000ec8:	4b35      	ldr	r3, [pc, #212]	; (8000fa0 <MX_ADC1_Init+0x100>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ece:	4b34      	ldr	r3, [pc, #208]	; (8000fa0 <MX_ADC1_Init+0x100>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ed4:	4b32      	ldr	r3, [pc, #200]	; (8000fa0 <MX_ADC1_Init+0x100>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000eda:	4b31      	ldr	r3, [pc, #196]	; (8000fa0 <MX_ADC1_Init+0x100>)
 8000edc:	2201      	movs	r2, #1
 8000ede:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ee0:	4b2f      	ldr	r3, [pc, #188]	; (8000fa0 <MX_ADC1_Init+0x100>)
 8000ee2:	2204      	movs	r2, #4
 8000ee4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ee6:	4b2e      	ldr	r3, [pc, #184]	; (8000fa0 <MX_ADC1_Init+0x100>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000eec:	4b2c      	ldr	r3, [pc, #176]	; (8000fa0 <MX_ADC1_Init+0x100>)
 8000eee:	2201      	movs	r2, #1
 8000ef0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 8000ef2:	4b2b      	ldr	r3, [pc, #172]	; (8000fa0 <MX_ADC1_Init+0x100>)
 8000ef4:	2202      	movs	r2, #2
 8000ef6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ef8:	4b29      	ldr	r3, [pc, #164]	; (8000fa0 <MX_ADC1_Init+0x100>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f00:	4b27      	ldr	r3, [pc, #156]	; (8000fa0 <MX_ADC1_Init+0x100>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f06:	4b26      	ldr	r3, [pc, #152]	; (8000fa0 <MX_ADC1_Init+0x100>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f0c:	4b24      	ldr	r3, [pc, #144]	; (8000fa0 <MX_ADC1_Init+0x100>)
 8000f0e:	2201      	movs	r2, #1
 8000f10:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000f14:	4b22      	ldr	r3, [pc, #136]	; (8000fa0 <MX_ADC1_Init+0x100>)
 8000f16:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f1a:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000f1c:	4b20      	ldr	r3, [pc, #128]	; (8000fa0 <MX_ADC1_Init+0x100>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f24:	481e      	ldr	r0, [pc, #120]	; (8000fa0 <MX_ADC1_Init+0x100>)
 8000f26:	f001 f979 	bl	800221c <HAL_ADC_Init>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000f30:	f000 fbde 	bl	80016f0 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000f34:	2300      	movs	r3, #0
 8000f36:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000f38:	f107 031c 	add.w	r3, r7, #28
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	4818      	ldr	r0, [pc, #96]	; (8000fa0 <MX_ADC1_Init+0x100>)
 8000f40:	f002 f994 	bl	800326c <HAL_ADCEx_MultiModeConfigChannel>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d001      	beq.n	8000f4e <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8000f4a:	f000 fbd1 	bl	80016f0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000f4e:	4b16      	ldr	r3, [pc, #88]	; (8000fa8 <MX_ADC1_Init+0x108>)
 8000f50:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f52:	2306      	movs	r3, #6
 8000f54:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8000f56:	2305      	movs	r3, #5
 8000f58:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f5a:	237f      	movs	r3, #127	; 0x7f
 8000f5c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f5e:	2304      	movs	r3, #4
 8000f60:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000f62:	2300      	movs	r3, #0
 8000f64:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f66:	1d3b      	adds	r3, r7, #4
 8000f68:	4619      	mov	r1, r3
 8000f6a:	480d      	ldr	r0, [pc, #52]	; (8000fa0 <MX_ADC1_Init+0x100>)
 8000f6c:	f001 fb86 	bl	800267c <HAL_ADC_ConfigChannel>
 8000f70:	4603      	mov	r3, r0
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d001      	beq.n	8000f7a <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 8000f76:	f000 fbbb 	bl	80016f0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000f7a:	4b0c      	ldr	r3, [pc, #48]	; (8000fac <MX_ADC1_Init+0x10c>)
 8000f7c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000f7e:	230c      	movs	r3, #12
 8000f80:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f82:	1d3b      	adds	r3, r7, #4
 8000f84:	4619      	mov	r1, r3
 8000f86:	4806      	ldr	r0, [pc, #24]	; (8000fa0 <MX_ADC1_Init+0x100>)
 8000f88:	f001 fb78 	bl	800267c <HAL_ADC_ConfigChannel>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d001      	beq.n	8000f96 <MX_ADC1_Init+0xf6>
  {
    Error_Handler();
 8000f92:	f000 fbad 	bl	80016f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f96:	bf00      	nop
 8000f98:	3728      	adds	r7, #40	; 0x28
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	2000a224 	.word	0x2000a224
 8000fa4:	50040000 	.word	0x50040000
 8000fa8:	04300002 	.word	0x04300002
 8000fac:	08600004 	.word	0x08600004

08000fb0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b0ac      	sub	sp, #176	; 0xb0
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
 8000fc0:	605a      	str	r2, [r3, #4]
 8000fc2:	609a      	str	r2, [r3, #8]
 8000fc4:	60da      	str	r2, [r3, #12]
 8000fc6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fc8:	f107 0314 	add.w	r3, r7, #20
 8000fcc:	2288      	movs	r2, #136	; 0x88
 8000fce:	2100      	movs	r1, #0
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f006 f9d5 	bl	8007380 <memset>
  if(adcHandle->Instance==ADC1)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4a3c      	ldr	r2, [pc, #240]	; (80010cc <HAL_ADC_MspInit+0x11c>)
 8000fdc:	4293      	cmp	r3, r2
 8000fde:	d171      	bne.n	80010c4 <HAL_ADC_MspInit+0x114>
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000fe0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000fe4:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000fe6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000fea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000fee:	2301      	movs	r3, #1
 8000ff0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8000ff6:	2310      	movs	r3, #16
 8000ff8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000ffa:	2307      	movs	r3, #7
 8000ffc:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000ffe:	2302      	movs	r3, #2
 8001000:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001002:	2302      	movs	r3, #2
 8001004:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001006:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800100a:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800100c:	f107 0314 	add.w	r3, r7, #20
 8001010:	4618      	mov	r0, r3
 8001012:	f003 fcf7 	bl	8004a04 <HAL_RCCEx_PeriphCLKConfig>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 800101c:	f000 fb68 	bl	80016f0 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001020:	4b2b      	ldr	r3, [pc, #172]	; (80010d0 <HAL_ADC_MspInit+0x120>)
 8001022:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001024:	4a2a      	ldr	r2, [pc, #168]	; (80010d0 <HAL_ADC_MspInit+0x120>)
 8001026:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800102a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800102c:	4b28      	ldr	r3, [pc, #160]	; (80010d0 <HAL_ADC_MspInit+0x120>)
 800102e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001030:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001034:	613b      	str	r3, [r7, #16]
 8001036:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001038:	4b25      	ldr	r3, [pc, #148]	; (80010d0 <HAL_ADC_MspInit+0x120>)
 800103a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800103c:	4a24      	ldr	r2, [pc, #144]	; (80010d0 <HAL_ADC_MspInit+0x120>)
 800103e:	f043 0304 	orr.w	r3, r3, #4
 8001042:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001044:	4b22      	ldr	r3, [pc, #136]	; (80010d0 <HAL_ADC_MspInit+0x120>)
 8001046:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001048:	f003 0304 	and.w	r3, r3, #4
 800104c:	60fb      	str	r3, [r7, #12]
 800104e:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001050:	2303      	movs	r3, #3
 8001052:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001056:	230b      	movs	r3, #11
 8001058:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105c:	2300      	movs	r3, #0
 800105e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001062:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001066:	4619      	mov	r1, r3
 8001068:	481a      	ldr	r0, [pc, #104]	; (80010d4 <HAL_ADC_MspInit+0x124>)
 800106a:	f002 fcb9 	bl	80039e0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800106e:	4b1a      	ldr	r3, [pc, #104]	; (80010d8 <HAL_ADC_MspInit+0x128>)
 8001070:	4a1a      	ldr	r2, [pc, #104]	; (80010dc <HAL_ADC_MspInit+0x12c>)
 8001072:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8001074:	4b18      	ldr	r3, [pc, #96]	; (80010d8 <HAL_ADC_MspInit+0x128>)
 8001076:	2200      	movs	r2, #0
 8001078:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800107a:	4b17      	ldr	r3, [pc, #92]	; (80010d8 <HAL_ADC_MspInit+0x128>)
 800107c:	2200      	movs	r2, #0
 800107e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001080:	4b15      	ldr	r3, [pc, #84]	; (80010d8 <HAL_ADC_MspInit+0x128>)
 8001082:	2200      	movs	r2, #0
 8001084:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001086:	4b14      	ldr	r3, [pc, #80]	; (80010d8 <HAL_ADC_MspInit+0x128>)
 8001088:	2280      	movs	r2, #128	; 0x80
 800108a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800108c:	4b12      	ldr	r3, [pc, #72]	; (80010d8 <HAL_ADC_MspInit+0x128>)
 800108e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001092:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001094:	4b10      	ldr	r3, [pc, #64]	; (80010d8 <HAL_ADC_MspInit+0x128>)
 8001096:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800109a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800109c:	4b0e      	ldr	r3, [pc, #56]	; (80010d8 <HAL_ADC_MspInit+0x128>)
 800109e:	2220      	movs	r2, #32
 80010a0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80010a2:	4b0d      	ldr	r3, [pc, #52]	; (80010d8 <HAL_ADC_MspInit+0x128>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80010a8:	480b      	ldr	r0, [pc, #44]	; (80010d8 <HAL_ADC_MspInit+0x128>)
 80010aa:	f002 faa1 	bl	80035f0 <HAL_DMA_Init>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <HAL_ADC_MspInit+0x108>
    {
      Error_Handler();
 80010b4:	f000 fb1c 	bl	80016f0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	4a07      	ldr	r2, [pc, #28]	; (80010d8 <HAL_ADC_MspInit+0x128>)
 80010bc:	64da      	str	r2, [r3, #76]	; 0x4c
 80010be:	4a06      	ldr	r2, [pc, #24]	; (80010d8 <HAL_ADC_MspInit+0x128>)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80010c4:	bf00      	nop
 80010c6:	37b0      	adds	r7, #176	; 0xb0
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	50040000 	.word	0x50040000
 80010d0:	40021000 	.word	0x40021000
 80010d4:	48000800 	.word	0x48000800
 80010d8:	2000a288 	.word	0x2000a288
 80010dc:	40020008 	.word	0x40020008

080010e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80010e6:	4b0c      	ldr	r3, [pc, #48]	; (8001118 <MX_DMA_Init+0x38>)
 80010e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80010ea:	4a0b      	ldr	r2, [pc, #44]	; (8001118 <MX_DMA_Init+0x38>)
 80010ec:	f043 0301 	orr.w	r3, r3, #1
 80010f0:	6493      	str	r3, [r2, #72]	; 0x48
 80010f2:	4b09      	ldr	r3, [pc, #36]	; (8001118 <MX_DMA_Init+0x38>)
 80010f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80010f6:	f003 0301 	and.w	r3, r3, #1
 80010fa:	607b      	str	r3, [r7, #4]
 80010fc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80010fe:	2200      	movs	r2, #0
 8001100:	2100      	movs	r1, #0
 8001102:	200b      	movs	r0, #11
 8001104:	f002 fa3d 	bl	8003582 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001108:	200b      	movs	r0, #11
 800110a:	f002 fa56 	bl	80035ba <HAL_NVIC_EnableIRQ>

}
 800110e:	bf00      	nop
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	40021000 	.word	0x40021000

0800111c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b088      	sub	sp, #32
 8001120:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001122:	f107 030c 	add.w	r3, r7, #12
 8001126:	2200      	movs	r2, #0
 8001128:	601a      	str	r2, [r3, #0]
 800112a:	605a      	str	r2, [r3, #4]
 800112c:	609a      	str	r2, [r3, #8]
 800112e:	60da      	str	r2, [r3, #12]
 8001130:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001132:	4b21      	ldr	r3, [pc, #132]	; (80011b8 <MX_GPIO_Init+0x9c>)
 8001134:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001136:	4a20      	ldr	r2, [pc, #128]	; (80011b8 <MX_GPIO_Init+0x9c>)
 8001138:	f043 0304 	orr.w	r3, r3, #4
 800113c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800113e:	4b1e      	ldr	r3, [pc, #120]	; (80011b8 <MX_GPIO_Init+0x9c>)
 8001140:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001142:	f003 0304 	and.w	r3, r3, #4
 8001146:	60bb      	str	r3, [r7, #8]
 8001148:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800114a:	4b1b      	ldr	r3, [pc, #108]	; (80011b8 <MX_GPIO_Init+0x9c>)
 800114c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800114e:	4a1a      	ldr	r2, [pc, #104]	; (80011b8 <MX_GPIO_Init+0x9c>)
 8001150:	f043 0301 	orr.w	r3, r3, #1
 8001154:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001156:	4b18      	ldr	r3, [pc, #96]	; (80011b8 <MX_GPIO_Init+0x9c>)
 8001158:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800115a:	f003 0301 	and.w	r3, r3, #1
 800115e:	607b      	str	r3, [r7, #4]
 8001160:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001162:	4b15      	ldr	r3, [pc, #84]	; (80011b8 <MX_GPIO_Init+0x9c>)
 8001164:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001166:	4a14      	ldr	r2, [pc, #80]	; (80011b8 <MX_GPIO_Init+0x9c>)
 8001168:	f043 0302 	orr.w	r3, r3, #2
 800116c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800116e:	4b12      	ldr	r3, [pc, #72]	; (80011b8 <MX_GPIO_Init+0x9c>)
 8001170:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001172:	f003 0302 	and.w	r3, r3, #2
 8001176:	603b      	str	r3, [r7, #0]
 8001178:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RST_Pin|LCD_DC_Pin, GPIO_PIN_RESET);
 800117a:	2200      	movs	r2, #0
 800117c:	f640 0104 	movw	r1, #2052	; 0x804
 8001180:	480e      	ldr	r0, [pc, #56]	; (80011bc <MX_GPIO_Init+0xa0>)
 8001182:	f002 fdd7 	bl	8003d34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8001186:	2201      	movs	r2, #1
 8001188:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800118c:	480b      	ldr	r0, [pc, #44]	; (80011bc <MX_GPIO_Init+0xa0>)
 800118e:	f002 fdd1 	bl	8003d34 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD_DC_Pin|LCD_CS_Pin;
 8001192:	f641 0304 	movw	r3, #6148	; 0x1804
 8001196:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001198:	2301      	movs	r3, #1
 800119a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119c:	2300      	movs	r3, #0
 800119e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a0:	2300      	movs	r3, #0
 80011a2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011a4:	f107 030c 	add.w	r3, r7, #12
 80011a8:	4619      	mov	r1, r3
 80011aa:	4804      	ldr	r0, [pc, #16]	; (80011bc <MX_GPIO_Init+0xa0>)
 80011ac:	f002 fc18 	bl	80039e0 <HAL_GPIO_Init>

}
 80011b0:	bf00      	nop
 80011b2:	3720      	adds	r7, #32
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	40021000 	.word	0x40021000
 80011bc:	48000400 	.word	0x48000400

080011c0 <lcd_cmd>:

static uint16_t frame_buffer[LCD_WIDTH * LCD_HEIGHT];


static void lcd_cmd(uint8_t cmd)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET);
 80011ca:	2200      	movs	r2, #0
 80011cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011d0:	480c      	ldr	r0, [pc, #48]	; (8001204 <lcd_cmd+0x44>)
 80011d2:	f002 fdaf 	bl	8003d34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 80011d6:	2200      	movs	r2, #0
 80011d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011dc:	4809      	ldr	r0, [pc, #36]	; (8001204 <lcd_cmd+0x44>)
 80011de:	f002 fda9 	bl	8003d34 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &cmd, 1, HAL_MAX_DELAY);
 80011e2:	1df9      	adds	r1, r7, #7
 80011e4:	f04f 33ff 	mov.w	r3, #4294967295
 80011e8:	2201      	movs	r2, #1
 80011ea:	4807      	ldr	r0, [pc, #28]	; (8001208 <lcd_cmd+0x48>)
 80011ec:	f004 f969 	bl	80054c2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 80011f0:	2201      	movs	r2, #1
 80011f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011f6:	4803      	ldr	r0, [pc, #12]	; (8001204 <lcd_cmd+0x44>)
 80011f8:	f002 fd9c 	bl	8003d34 <HAL_GPIO_WritePin>
}
 80011fc:	bf00      	nop
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	48000400 	.word	0x48000400
 8001208:	2000a2d0 	.word	0x2000a2d0

0800120c <lcd_data>:

static void lcd_data(uint8_t data)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
 8001212:	4603      	mov	r3, r0
 8001214:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 8001216:	2201      	movs	r2, #1
 8001218:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800121c:	480c      	ldr	r0, [pc, #48]	; (8001250 <lcd_data+0x44>)
 800121e:	f002 fd89 	bl	8003d34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8001222:	2200      	movs	r2, #0
 8001224:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001228:	4809      	ldr	r0, [pc, #36]	; (8001250 <lcd_data+0x44>)
 800122a:	f002 fd83 	bl	8003d34 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &data, 1, HAL_MAX_DELAY);
 800122e:	1df9      	adds	r1, r7, #7
 8001230:	f04f 33ff 	mov.w	r3, #4294967295
 8001234:	2201      	movs	r2, #1
 8001236:	4807      	ldr	r0, [pc, #28]	; (8001254 <lcd_data+0x48>)
 8001238:	f004 f943 	bl	80054c2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 800123c:	2201      	movs	r2, #1
 800123e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001242:	4803      	ldr	r0, [pc, #12]	; (8001250 <lcd_data+0x44>)
 8001244:	f002 fd76 	bl	8003d34 <HAL_GPIO_WritePin>
}
 8001248:	bf00      	nop
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	48000400 	.word	0x48000400
 8001254:	2000a2d0 	.word	0x2000a2d0

08001258 <lcd_send>:

#define CMD(x)			((x) | 0x100)

static void lcd_send(uint16_t value)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
 800125e:	4603      	mov	r3, r0
 8001260:	80fb      	strh	r3, [r7, #6]
	if (value & 0x100) {
 8001262:	88fb      	ldrh	r3, [r7, #6]
 8001264:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001268:	2b00      	cmp	r3, #0
 800126a:	d005      	beq.n	8001278 <lcd_send+0x20>
		lcd_cmd(value);
 800126c:	88fb      	ldrh	r3, [r7, #6]
 800126e:	b2db      	uxtb	r3, r3
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff ffa5 	bl	80011c0 <lcd_cmd>
	} else {
		lcd_data(value);
	}
}
 8001276:	e004      	b.n	8001282 <lcd_send+0x2a>
		lcd_data(value);
 8001278:	88fb      	ldrh	r3, [r7, #6]
 800127a:	b2db      	uxtb	r3, r3
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff ffc5 	bl	800120c <lcd_data>
}
 8001282:	bf00      	nop
 8001284:	3708      	adds	r7, #8
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
	...

0800128c <lcd_init>:
  CMD(ST7735S_COLMOD), 0x05,
  CMD(ST7735S_MADCTL), 0xa0,
};

void lcd_init(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
  int i;

  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 8001292:	2200      	movs	r2, #0
 8001294:	2104      	movs	r1, #4
 8001296:	4817      	ldr	r0, [pc, #92]	; (80012f4 <lcd_init+0x68>)
 8001298:	f002 fd4c 	bl	8003d34 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 800129c:	2064      	movs	r0, #100	; 0x64
 800129e:	f000 fd9d 	bl	8001ddc <HAL_Delay>
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_SET);
 80012a2:	2201      	movs	r2, #1
 80012a4:	2104      	movs	r1, #4
 80012a6:	4813      	ldr	r0, [pc, #76]	; (80012f4 <lcd_init+0x68>)
 80012a8:	f002 fd44 	bl	8003d34 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 80012ac:	2064      	movs	r0, #100	; 0x64
 80012ae:	f000 fd95 	bl	8001ddc <HAL_Delay>

  for (i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 80012b2:	2300      	movs	r3, #0
 80012b4:	607b      	str	r3, [r7, #4]
 80012b6:	e009      	b.n	80012cc <lcd_init+0x40>
    lcd_send(init_table[i]);
 80012b8:	4a0f      	ldr	r2, [pc, #60]	; (80012f8 <lcd_init+0x6c>)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff ffc9 	bl	8001258 <lcd_send>
  for (i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	3301      	adds	r3, #1
 80012ca:	607b      	str	r3, [r7, #4]
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2b4b      	cmp	r3, #75	; 0x4b
 80012d0:	d9f2      	bls.n	80012b8 <lcd_init+0x2c>
  }

  HAL_Delay(200);
 80012d2:	20c8      	movs	r0, #200	; 0xc8
 80012d4:	f000 fd82 	bl	8001ddc <HAL_Delay>

  lcd_cmd(ST7735S_SLPOUT);
 80012d8:	2011      	movs	r0, #17
 80012da:	f7ff ff71 	bl	80011c0 <lcd_cmd>
  HAL_Delay(120);
 80012de:	2078      	movs	r0, #120	; 0x78
 80012e0:	f000 fd7c 	bl	8001ddc <HAL_Delay>

  lcd_cmd(ST7735S_DISPON);
 80012e4:	2029      	movs	r0, #41	; 0x29
 80012e6:	f7ff ff6b 	bl	80011c0 <lcd_cmd>
}
 80012ea:	bf00      	nop
 80012ec:	3708      	adds	r7, #8
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	48000400 	.word	0x48000400
 80012f8:	0800a890 	.word	0x0800a890

080012fc <lcd_data16>:

static void lcd_data16(uint16_t value)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	80fb      	strh	r3, [r7, #6]
	lcd_data(value >> 8);
 8001306:	88fb      	ldrh	r3, [r7, #6]
 8001308:	0a1b      	lsrs	r3, r3, #8
 800130a:	b29b      	uxth	r3, r3
 800130c:	b2db      	uxtb	r3, r3
 800130e:	4618      	mov	r0, r3
 8001310:	f7ff ff7c 	bl	800120c <lcd_data>
	lcd_data(value);
 8001314:	88fb      	ldrh	r3, [r7, #6]
 8001316:	b2db      	uxtb	r3, r3
 8001318:	4618      	mov	r0, r3
 800131a:	f7ff ff77 	bl	800120c <lcd_data>
}
 800131e:	bf00      	nop
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}

08001326 <lcd_set_window>:

#define LCD_OFFSET_X  1
#define LCD_OFFSET_Y  2

static void lcd_set_window(int x, int y, int width, int height)
{
 8001326:	b580      	push	{r7, lr}
 8001328:	b084      	sub	sp, #16
 800132a:	af00      	add	r7, sp, #0
 800132c:	60f8      	str	r0, [r7, #12]
 800132e:	60b9      	str	r1, [r7, #8]
 8001330:	607a      	str	r2, [r7, #4]
 8001332:	603b      	str	r3, [r7, #0]
  lcd_cmd(ST7735S_CASET);
 8001334:	202a      	movs	r0, #42	; 0x2a
 8001336:	f7ff ff43 	bl	80011c0 <lcd_cmd>
  lcd_data16(LCD_OFFSET_X + x);
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	b29b      	uxth	r3, r3
 800133e:	3301      	adds	r3, #1
 8001340:	b29b      	uxth	r3, r3
 8001342:	4618      	mov	r0, r3
 8001344:	f7ff ffda 	bl	80012fc <lcd_data16>
  lcd_data16(LCD_OFFSET_X + x + width - 1);
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	b29a      	uxth	r2, r3
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	b29b      	uxth	r3, r3
 8001350:	4413      	add	r3, r2
 8001352:	b29b      	uxth	r3, r3
 8001354:	4618      	mov	r0, r3
 8001356:	f7ff ffd1 	bl	80012fc <lcd_data16>

  lcd_cmd(ST7735S_RASET);
 800135a:	202b      	movs	r0, #43	; 0x2b
 800135c:	f7ff ff30 	bl	80011c0 <lcd_cmd>
  lcd_data16(LCD_OFFSET_Y + y);
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	b29b      	uxth	r3, r3
 8001364:	3302      	adds	r3, #2
 8001366:	b29b      	uxth	r3, r3
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff ffc7 	bl	80012fc <lcd_data16>
  lcd_data16(LCD_OFFSET_Y + y + height- 1);
 800136e:	68bb      	ldr	r3, [r7, #8]
 8001370:	b29a      	uxth	r2, r3
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	b29b      	uxth	r3, r3
 8001376:	4413      	add	r3, r2
 8001378:	b29b      	uxth	r3, r3
 800137a:	3301      	adds	r3, #1
 800137c:	b29b      	uxth	r3, r3
 800137e:	4618      	mov	r0, r3
 8001380:	f7ff ffbc 	bl	80012fc <lcd_data16>
}
 8001384:	bf00      	nop
 8001386:	3710      	adds	r7, #16
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}

0800138c <lcd_put_pixel>:

void lcd_put_pixel(int x, int y, uint16_t color)
{
 800138c:	b480      	push	{r7}
 800138e:	b085      	sub	sp, #20
 8001390:	af00      	add	r7, sp, #0
 8001392:	60f8      	str	r0, [r7, #12]
 8001394:	60b9      	str	r1, [r7, #8]
 8001396:	4613      	mov	r3, r2
 8001398:	80fb      	strh	r3, [r7, #6]
	frame_buffer[x + y * LCD_WIDTH] = color;
 800139a:	68ba      	ldr	r2, [r7, #8]
 800139c:	4613      	mov	r3, r2
 800139e:	009b      	lsls	r3, r3, #2
 80013a0:	4413      	add	r3, r2
 80013a2:	015b      	lsls	r3, r3, #5
 80013a4:	461a      	mov	r2, r3
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	4413      	add	r3, r2
 80013aa:	4905      	ldr	r1, [pc, #20]	; (80013c0 <lcd_put_pixel+0x34>)
 80013ac:	88fa      	ldrh	r2, [r7, #6]
 80013ae:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 80013b2:	bf00      	nop
 80013b4:	3714      	adds	r7, #20
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr
 80013be:	bf00      	nop
 80013c0:	20000208 	.word	0x20000208

080013c4 <lcd_copy>:

void lcd_copy(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
	lcd_set_window(0, 0, LCD_WIDTH, LCD_HEIGHT);
 80013c8:	2380      	movs	r3, #128	; 0x80
 80013ca:	22a0      	movs	r2, #160	; 0xa0
 80013cc:	2100      	movs	r1, #0
 80013ce:	2000      	movs	r0, #0
 80013d0:	f7ff ffa9 	bl	8001326 <lcd_set_window>
	lcd_cmd(ST7735S_RAMWR);
 80013d4:	202c      	movs	r0, #44	; 0x2c
 80013d6:	f7ff fef3 	bl	80011c0 <lcd_cmd>
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 80013da:	2201      	movs	r2, #1
 80013dc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013e0:	480c      	ldr	r0, [pc, #48]	; (8001414 <lcd_copy+0x50>)
 80013e2:	f002 fca7 	bl	8003d34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 80013e6:	2200      	movs	r2, #0
 80013e8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013ec:	4809      	ldr	r0, [pc, #36]	; (8001414 <lcd_copy+0x50>)
 80013ee:	f002 fca1 	bl	8003d34 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)frame_buffer, sizeof(frame_buffer), HAL_MAX_DELAY);
 80013f2:	f04f 33ff 	mov.w	r3, #4294967295
 80013f6:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 80013fa:	4907      	ldr	r1, [pc, #28]	; (8001418 <lcd_copy+0x54>)
 80013fc:	4807      	ldr	r0, [pc, #28]	; (800141c <lcd_copy+0x58>)
 80013fe:	f004 f860 	bl	80054c2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8001402:	2201      	movs	r2, #1
 8001404:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001408:	4802      	ldr	r0, [pc, #8]	; (8001414 <lcd_copy+0x50>)
 800140a:	f002 fc93 	bl	8003d34 <HAL_GPIO_WritePin>
}
 800140e:	bf00      	nop
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	48000400 	.word	0x48000400
 8001418:	20000208 	.word	0x20000208
 800141c:	2000a2d0 	.word	0x2000a2d0

08001420 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  if (ch == '\n') {
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2b0a      	cmp	r3, #10
 800142c:	d102      	bne.n	8001434 <__io_putchar+0x14>
    __io_putchar('\r');
 800142e:	200d      	movs	r0, #13
 8001430:	f7ff fff6 	bl	8001420 <__io_putchar>
  }

  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001434:	1d39      	adds	r1, r7, #4
 8001436:	f04f 33ff 	mov.w	r3, #4294967295
 800143a:	2201      	movs	r2, #1
 800143c:	4803      	ldr	r0, [pc, #12]	; (800144c <__io_putchar+0x2c>)
 800143e:	f004 fb61 	bl	8005b04 <HAL_UART_Transmit>

  return 1;
 8001442:	2301      	movs	r3, #1
}
 8001444:	4618      	mov	r0, r3
 8001446:	3708      	adds	r7, #8
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	2000a3b8 	.word	0x2000a3b8

08001450 <calculateDirection>:

char TX_BUFFER[TX_BUFFER_LEN]={0};
uint8_t RX_BUFFER[RX_BUFFER_LEN]={0};

uint8_t calculateDirection(uint32_t measurement_y, uint32_t measurement_x)
{
 8001450:	b480      	push	{r7}
 8001452:	b083      	sub	sp, #12
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
 8001458:	6039      	str	r1, [r7, #0]
	if(abs(measurement_y-north) < eps)
 800145a:	4b1f      	ldr	r3, [pc, #124]	; (80014d8 <calculateDirection+0x88>)
 800145c:	881b      	ldrh	r3, [r3, #0]
 800145e:	461a      	mov	r2, r3
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	1a9b      	subs	r3, r3, r2
 8001464:	2b00      	cmp	r3, #0
 8001466:	bfb8      	it	lt
 8001468:	425b      	neglt	r3, r3
 800146a:	4a1c      	ldr	r2, [pc, #112]	; (80014dc <calculateDirection+0x8c>)
 800146c:	8812      	ldrh	r2, [r2, #0]
 800146e:	4293      	cmp	r3, r2
 8001470:	da01      	bge.n	8001476 <calculateDirection+0x26>
		return '1';
 8001472:	2331      	movs	r3, #49	; 0x31
 8001474:	e02a      	b.n	80014cc <calculateDirection+0x7c>
	else if(abs(measurement_y-south) < eps)
 8001476:	4b1a      	ldr	r3, [pc, #104]	; (80014e0 <calculateDirection+0x90>)
 8001478:	881b      	ldrh	r3, [r3, #0]
 800147a:	461a      	mov	r2, r3
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	1a9b      	subs	r3, r3, r2
 8001480:	2b00      	cmp	r3, #0
 8001482:	bfb8      	it	lt
 8001484:	425b      	neglt	r3, r3
 8001486:	4a15      	ldr	r2, [pc, #84]	; (80014dc <calculateDirection+0x8c>)
 8001488:	8812      	ldrh	r2, [r2, #0]
 800148a:	4293      	cmp	r3, r2
 800148c:	da01      	bge.n	8001492 <calculateDirection+0x42>
		return '3';
 800148e:	2333      	movs	r3, #51	; 0x33
 8001490:	e01c      	b.n	80014cc <calculateDirection+0x7c>
	else if(abs(measurement_x-west) < eps)
 8001492:	4b14      	ldr	r3, [pc, #80]	; (80014e4 <calculateDirection+0x94>)
 8001494:	881b      	ldrh	r3, [r3, #0]
 8001496:	461a      	mov	r2, r3
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	1a9b      	subs	r3, r3, r2
 800149c:	2b00      	cmp	r3, #0
 800149e:	bfb8      	it	lt
 80014a0:	425b      	neglt	r3, r3
 80014a2:	4a0e      	ldr	r2, [pc, #56]	; (80014dc <calculateDirection+0x8c>)
 80014a4:	8812      	ldrh	r2, [r2, #0]
 80014a6:	4293      	cmp	r3, r2
 80014a8:	da01      	bge.n	80014ae <calculateDirection+0x5e>
		return '4';
 80014aa:	2334      	movs	r3, #52	; 0x34
 80014ac:	e00e      	b.n	80014cc <calculateDirection+0x7c>
	else if(abs(measurement_x-east) < eps)
 80014ae:	4b0e      	ldr	r3, [pc, #56]	; (80014e8 <calculateDirection+0x98>)
 80014b0:	881b      	ldrh	r3, [r3, #0]
 80014b2:	461a      	mov	r2, r3
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	1a9b      	subs	r3, r3, r2
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	bfb8      	it	lt
 80014bc:	425b      	neglt	r3, r3
 80014be:	4a07      	ldr	r2, [pc, #28]	; (80014dc <calculateDirection+0x8c>)
 80014c0:	8812      	ldrh	r2, [r2, #0]
 80014c2:	4293      	cmp	r3, r2
 80014c4:	da01      	bge.n	80014ca <calculateDirection+0x7a>
		return '2';
 80014c6:	2332      	movs	r3, #50	; 0x32
 80014c8:	e000      	b.n	80014cc <calculateDirection+0x7c>
	else return '0';
 80014ca:	2330      	movs	r3, #48	; 0x30
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	370c      	adds	r7, #12
 80014d0:	46bd      	mov	sp, r7
 80014d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d6:	4770      	bx	lr
 80014d8:	20000002 	.word	0x20000002
 80014dc:	20000000 	.word	0x20000000
 80014e0:	2000a208 	.word	0x2000a208
 80014e4:	2000a20a 	.word	0x2000a20a
 80014e8:	20000004 	.word	0x20000004

080014ec <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
    if(huart->Instance == huart1.Instance)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	4b0d      	ldr	r3, [pc, #52]	; (8001530 <HAL_UART_RxCpltCallback+0x44>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	429a      	cmp	r2, r3
 80014fe:	d113      	bne.n	8001528 <HAL_UART_RxCpltCallback+0x3c>
    {
    	if(RX_BUFFER[0] == '1')
 8001500:	4b0c      	ldr	r3, [pc, #48]	; (8001534 <HAL_UART_RxCpltCallback+0x48>)
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	2b31      	cmp	r3, #49	; 0x31
 8001506:	d103      	bne.n	8001510 <HAL_UART_RxCpltCallback+0x24>
    	{
//    		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 1);
    		printf("got 1\r\n");
 8001508:	480b      	ldr	r0, [pc, #44]	; (8001538 <HAL_UART_RxCpltCallback+0x4c>)
 800150a:	f006 fcdb 	bl	8007ec4 <puts>
 800150e:	e006      	b.n	800151e <HAL_UART_RxCpltCallback+0x32>
    	}
    	else if(RX_BUFFER[0] == '0')
 8001510:	4b08      	ldr	r3, [pc, #32]	; (8001534 <HAL_UART_RxCpltCallback+0x48>)
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	2b30      	cmp	r3, #48	; 0x30
 8001516:	d102      	bne.n	800151e <HAL_UART_RxCpltCallback+0x32>
    	{
//    		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 0);
    		printf("got 0\r\n");
 8001518:	4808      	ldr	r0, [pc, #32]	; (800153c <HAL_UART_RxCpltCallback+0x50>)
 800151a:	f006 fcd3 	bl	8007ec4 <puts>
    	}
    	HAL_UART_Receive_IT(&huart1, RX_BUFFER, 1);
 800151e:	2201      	movs	r2, #1
 8001520:	4904      	ldr	r1, [pc, #16]	; (8001534 <HAL_UART_RxCpltCallback+0x48>)
 8001522:	4803      	ldr	r0, [pc, #12]	; (8001530 <HAL_UART_RxCpltCallback+0x44>)
 8001524:	f004 fb82 	bl	8005c2c <HAL_UART_Receive_IT>
    }
}
 8001528:	bf00      	nop
 800152a:	3708      	adds	r7, #8
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	2000a334 	.word	0x2000a334
 8001534:	2000a210 	.word	0x2000a210
 8001538:	0800a850 	.word	0x0800a850
 800153c:	0800a858 	.word	0x0800a858

08001540 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b098      	sub	sp, #96	; 0x60
 8001544:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001546:	f000 fbd4 	bl	8001cf2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800154a:	f000 f87f 	bl	800164c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800154e:	f7ff fde5 	bl	800111c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001552:	f000 fad3 	bl	8001afc <MX_USART2_UART_Init>
  MX_DMA_Init();
 8001556:	f7ff fdc3 	bl	80010e0 <MX_DMA_Init>
  MX_ADC1_Init();
 800155a:	f7ff fca1 	bl	8000ea0 <MX_ADC1_Init>
  MX_SPI2_Init();
 800155e:	f000 f8cd 	bl	80016fc <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8001562:	f000 fa9b 	bl	8001a9c <MX_USART1_UART_Init>
   * value array stands for measurements from joystick
   * value[0] - measurement from Y-axis
   * value[1] - measurement from X-axis
   */
  volatile static uint16_t value[2];
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001566:	217f      	movs	r1, #127	; 0x7f
 8001568:	482f      	ldr	r0, [pc, #188]	; (8001628 <main+0xe8>)
 800156a:	f001 fe1f 	bl	80031ac <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)value, 2);
 800156e:	2202      	movs	r2, #2
 8001570:	492e      	ldr	r1, [pc, #184]	; (800162c <main+0xec>)
 8001572:	482d      	ldr	r0, [pc, #180]	; (8001628 <main+0xe8>)
 8001574:	f000 ffa8 	bl	80024c8 <HAL_ADC_Start_DMA>
  HAL_UART_Receive_IT(&huart1, RX_BUFFER, 1);
 8001578:	2201      	movs	r2, #1
 800157a:	492d      	ldr	r1, [pc, #180]	; (8001630 <main+0xf0>)
 800157c:	482d      	ldr	r0, [pc, #180]	; (8001634 <main+0xf4>)
 800157e:	f004 fb55 	bl	8005c2c <HAL_UART_Receive_IT>
//  wchar_t text_direction[15];
  lcd_init();
 8001582:	f7ff fe83 	bl	800128c <lcd_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  printf("Dir: %c\n", calculateDirection(value[0],value[1]));
 8001586:	4b29      	ldr	r3, [pc, #164]	; (800162c <main+0xec>)
 8001588:	881b      	ldrh	r3, [r3, #0]
 800158a:	b29b      	uxth	r3, r3
 800158c:	461a      	mov	r2, r3
 800158e:	4b27      	ldr	r3, [pc, #156]	; (800162c <main+0xec>)
 8001590:	885b      	ldrh	r3, [r3, #2]
 8001592:	b29b      	uxth	r3, r3
 8001594:	4619      	mov	r1, r3
 8001596:	4610      	mov	r0, r2
 8001598:	f7ff ff5a 	bl	8001450 <calculateDirection>
 800159c:	4603      	mov	r3, r0
 800159e:	4619      	mov	r1, r3
 80015a0:	4825      	ldr	r0, [pc, #148]	; (8001638 <main+0xf8>)
 80015a2:	f006 fc09 	bl	8007db8 <iprintf>
//	  sprintf(text_direction,"Direction: %d",calculateDirection(value[0],value[1]));
//	  sprintf(text_direction,"Direction:%d",1);
	  wchar_t  ws[20];
	  swprintf(ws, 20, L"%hs%c", "Direction: ",calculateDirection(value[0],value[1]));
 80015a6:	4b21      	ldr	r3, [pc, #132]	; (800162c <main+0xec>)
 80015a8:	881b      	ldrh	r3, [r3, #0]
 80015aa:	b29b      	uxth	r3, r3
 80015ac:	461a      	mov	r2, r3
 80015ae:	4b1f      	ldr	r3, [pc, #124]	; (800162c <main+0xec>)
 80015b0:	885b      	ldrh	r3, [r3, #2]
 80015b2:	b29b      	uxth	r3, r3
 80015b4:	4619      	mov	r1, r3
 80015b6:	4610      	mov	r0, r2
 80015b8:	f7ff ff4a 	bl	8001450 <calculateDirection>
 80015bc:	4603      	mov	r3, r0
 80015be:	1d38      	adds	r0, r7, #4
 80015c0:	9300      	str	r3, [sp, #0]
 80015c2:	4b1e      	ldr	r3, [pc, #120]	; (800163c <main+0xfc>)
 80015c4:	4a1e      	ldr	r2, [pc, #120]	; (8001640 <main+0x100>)
 80015c6:	2114      	movs	r1, #20
 80015c8:	f006 fcd8 	bl	8007f7c <swprintf>
	  hagl_put_text(ws,30,30,YELLOW,font6x9);
 80015cc:	1d38      	adds	r0, r7, #4
 80015ce:	4b1d      	ldr	r3, [pc, #116]	; (8001644 <main+0x104>)
 80015d0:	9300      	str	r3, [sp, #0]
 80015d2:	f24e 03ff 	movw	r3, #57599	; 0xe0ff
 80015d6:	221e      	movs	r2, #30
 80015d8:	211e      	movs	r1, #30
 80015da:	f005 fbf1 	bl	8006dc0 <hagl_put_text>
	  lcd_copy();
 80015de:	f7ff fef1 	bl	80013c4 <lcd_copy>
//	  TX_BUFFER[0]=(char)calculateDirection(value[0],value[1]);
	  char dir = calculateDirection(value[0],value[1]);
 80015e2:	4b12      	ldr	r3, [pc, #72]	; (800162c <main+0xec>)
 80015e4:	881b      	ldrh	r3, [r3, #0]
 80015e6:	b29b      	uxth	r3, r3
 80015e8:	461a      	mov	r2, r3
 80015ea:	4b10      	ldr	r3, [pc, #64]	; (800162c <main+0xec>)
 80015ec:	885b      	ldrh	r3, [r3, #2]
 80015ee:	b29b      	uxth	r3, r3
 80015f0:	4619      	mov	r1, r3
 80015f2:	4610      	mov	r0, r2
 80015f4:	f7ff ff2c 	bl	8001450 <calculateDirection>
 80015f8:	4603      	mov	r3, r0
 80015fa:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	  TX_BUFFER[0]=dir;
 80015fe:	4a12      	ldr	r2, [pc, #72]	; (8001648 <main+0x108>)
 8001600:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001604:	7013      	strb	r3, [r2, #0]
	  TX_BUFFER[1]='\r';
 8001606:	4b10      	ldr	r3, [pc, #64]	; (8001648 <main+0x108>)
 8001608:	220d      	movs	r2, #13
 800160a:	705a      	strb	r2, [r3, #1]
	  TX_BUFFER[2]='\n';
 800160c:	4b0e      	ldr	r3, [pc, #56]	; (8001648 <main+0x108>)
 800160e:	220a      	movs	r2, #10
 8001610:	709a      	strb	r2, [r3, #2]
	  HAL_UART_Transmit(&huart1, (uint8_t*)TX_BUFFER, TX_BUFFER_LEN, 100);
 8001612:	2364      	movs	r3, #100	; 0x64
 8001614:	2203      	movs	r2, #3
 8001616:	490c      	ldr	r1, [pc, #48]	; (8001648 <main+0x108>)
 8001618:	4806      	ldr	r0, [pc, #24]	; (8001634 <main+0xf4>)
 800161a:	f004 fa73 	bl	8005b04 <HAL_UART_Transmit>
//	  printf("test\r\n");
	  HAL_Delay(250);
 800161e:	20fa      	movs	r0, #250	; 0xfa
 8001620:	f000 fbdc 	bl	8001ddc <HAL_Delay>
  {
 8001624:	e7af      	b.n	8001586 <main+0x46>
 8001626:	bf00      	nop
 8001628:	2000a224 	.word	0x2000a224
 800162c:	2000a214 	.word	0x2000a214
 8001630:	2000a210 	.word	0x2000a210
 8001634:	2000a334 	.word	0x2000a334
 8001638:	0800a860 	.word	0x0800a860
 800163c:	0800a86c 	.word	0x0800a86c
 8001640:	0800a878 	.word	0x0800a878
 8001644:	0800a928 	.word	0x0800a928
 8001648:	2000a20c 	.word	0x2000a20c

0800164c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b096      	sub	sp, #88	; 0x58
 8001650:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001652:	f107 0314 	add.w	r3, r7, #20
 8001656:	2244      	movs	r2, #68	; 0x44
 8001658:	2100      	movs	r1, #0
 800165a:	4618      	mov	r0, r3
 800165c:	f005 fe90 	bl	8007380 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001660:	463b      	mov	r3, r7
 8001662:	2200      	movs	r2, #0
 8001664:	601a      	str	r2, [r3, #0]
 8001666:	605a      	str	r2, [r3, #4]
 8001668:	609a      	str	r2, [r3, #8]
 800166a:	60da      	str	r2, [r3, #12]
 800166c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800166e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001672:	f002 fb85 	bl	8003d80 <HAL_PWREx_ControlVoltageScaling>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d001      	beq.n	8001680 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800167c:	f000 f838 	bl	80016f0 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001680:	2310      	movs	r3, #16
 8001682:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001684:	2301      	movs	r3, #1
 8001686:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001688:	2300      	movs	r3, #0
 800168a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800168c:	2360      	movs	r3, #96	; 0x60
 800168e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001690:	2302      	movs	r3, #2
 8001692:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001694:	2301      	movs	r3, #1
 8001696:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001698:	2301      	movs	r3, #1
 800169a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 800169c:	2328      	movs	r3, #40	; 0x28
 800169e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80016a0:	2307      	movs	r3, #7
 80016a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80016a4:	2302      	movs	r3, #2
 80016a6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80016a8:	2302      	movs	r3, #2
 80016aa:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016ac:	f107 0314 	add.w	r3, r7, #20
 80016b0:	4618      	mov	r0, r3
 80016b2:	f002 fbbb 	bl	8003e2c <HAL_RCC_OscConfig>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d001      	beq.n	80016c0 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80016bc:	f000 f818 	bl	80016f0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016c0:	230f      	movs	r3, #15
 80016c2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016c4:	2303      	movs	r3, #3
 80016c6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016c8:	2300      	movs	r3, #0
 80016ca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016cc:	2300      	movs	r3, #0
 80016ce:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016d0:	2300      	movs	r3, #0
 80016d2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80016d4:	463b      	mov	r3, r7
 80016d6:	2104      	movs	r1, #4
 80016d8:	4618      	mov	r0, r3
 80016da:	f002 ff8d 	bl	80045f8 <HAL_RCC_ClockConfig>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80016e4:	f000 f804 	bl	80016f0 <Error_Handler>
  }
}
 80016e8:	bf00      	nop
 80016ea:	3758      	adds	r7, #88	; 0x58
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}

080016f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016f4:	b672      	cpsid	i
}
 80016f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016f8:	e7fe      	b.n	80016f8 <Error_Handler+0x8>
	...

080016fc <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001700:	4b1b      	ldr	r3, [pc, #108]	; (8001770 <MX_SPI2_Init+0x74>)
 8001702:	4a1c      	ldr	r2, [pc, #112]	; (8001774 <MX_SPI2_Init+0x78>)
 8001704:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001706:	4b1a      	ldr	r3, [pc, #104]	; (8001770 <MX_SPI2_Init+0x74>)
 8001708:	f44f 7282 	mov.w	r2, #260	; 0x104
 800170c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800170e:	4b18      	ldr	r3, [pc, #96]	; (8001770 <MX_SPI2_Init+0x74>)
 8001710:	2200      	movs	r2, #0
 8001712:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001714:	4b16      	ldr	r3, [pc, #88]	; (8001770 <MX_SPI2_Init+0x74>)
 8001716:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800171a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800171c:	4b14      	ldr	r3, [pc, #80]	; (8001770 <MX_SPI2_Init+0x74>)
 800171e:	2200      	movs	r2, #0
 8001720:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001722:	4b13      	ldr	r3, [pc, #76]	; (8001770 <MX_SPI2_Init+0x74>)
 8001724:	2200      	movs	r2, #0
 8001726:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001728:	4b11      	ldr	r3, [pc, #68]	; (8001770 <MX_SPI2_Init+0x74>)
 800172a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800172e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001730:	4b0f      	ldr	r3, [pc, #60]	; (8001770 <MX_SPI2_Init+0x74>)
 8001732:	2210      	movs	r2, #16
 8001734:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001736:	4b0e      	ldr	r3, [pc, #56]	; (8001770 <MX_SPI2_Init+0x74>)
 8001738:	2200      	movs	r2, #0
 800173a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800173c:	4b0c      	ldr	r3, [pc, #48]	; (8001770 <MX_SPI2_Init+0x74>)
 800173e:	2200      	movs	r2, #0
 8001740:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001742:	4b0b      	ldr	r3, [pc, #44]	; (8001770 <MX_SPI2_Init+0x74>)
 8001744:	2200      	movs	r2, #0
 8001746:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001748:	4b09      	ldr	r3, [pc, #36]	; (8001770 <MX_SPI2_Init+0x74>)
 800174a:	2207      	movs	r2, #7
 800174c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800174e:	4b08      	ldr	r3, [pc, #32]	; (8001770 <MX_SPI2_Init+0x74>)
 8001750:	2200      	movs	r2, #0
 8001752:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001754:	4b06      	ldr	r3, [pc, #24]	; (8001770 <MX_SPI2_Init+0x74>)
 8001756:	2200      	movs	r2, #0
 8001758:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800175a:	4805      	ldr	r0, [pc, #20]	; (8001770 <MX_SPI2_Init+0x74>)
 800175c:	f003 fe0e 	bl	800537c <HAL_SPI_Init>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001766:	f7ff ffc3 	bl	80016f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800176a:	bf00      	nop
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	2000a2d0 	.word	0x2000a2d0
 8001774:	40003800 	.word	0x40003800

08001778 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b08a      	sub	sp, #40	; 0x28
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001780:	f107 0314 	add.w	r3, r7, #20
 8001784:	2200      	movs	r2, #0
 8001786:	601a      	str	r2, [r3, #0]
 8001788:	605a      	str	r2, [r3, #4]
 800178a:	609a      	str	r2, [r3, #8]
 800178c:	60da      	str	r2, [r3, #12]
 800178e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a25      	ldr	r2, [pc, #148]	; (800182c <HAL_SPI_MspInit+0xb4>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d144      	bne.n	8001824 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800179a:	4b25      	ldr	r3, [pc, #148]	; (8001830 <HAL_SPI_MspInit+0xb8>)
 800179c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800179e:	4a24      	ldr	r2, [pc, #144]	; (8001830 <HAL_SPI_MspInit+0xb8>)
 80017a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017a4:	6593      	str	r3, [r2, #88]	; 0x58
 80017a6:	4b22      	ldr	r3, [pc, #136]	; (8001830 <HAL_SPI_MspInit+0xb8>)
 80017a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017ae:	613b      	str	r3, [r7, #16]
 80017b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017b2:	4b1f      	ldr	r3, [pc, #124]	; (8001830 <HAL_SPI_MspInit+0xb8>)
 80017b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017b6:	4a1e      	ldr	r2, [pc, #120]	; (8001830 <HAL_SPI_MspInit+0xb8>)
 80017b8:	f043 0304 	orr.w	r3, r3, #4
 80017bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017be:	4b1c      	ldr	r3, [pc, #112]	; (8001830 <HAL_SPI_MspInit+0xb8>)
 80017c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017c2:	f003 0304 	and.w	r3, r3, #4
 80017c6:	60fb      	str	r3, [r7, #12]
 80017c8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ca:	4b19      	ldr	r3, [pc, #100]	; (8001830 <HAL_SPI_MspInit+0xb8>)
 80017cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017ce:	4a18      	ldr	r2, [pc, #96]	; (8001830 <HAL_SPI_MspInit+0xb8>)
 80017d0:	f043 0302 	orr.w	r3, r3, #2
 80017d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017d6:	4b16      	ldr	r3, [pc, #88]	; (8001830 <HAL_SPI_MspInit+0xb8>)
 80017d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017da:	f003 0302 	and.w	r3, r3, #2
 80017de:	60bb      	str	r3, [r7, #8]
 80017e0:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80017e2:	2308      	movs	r3, #8
 80017e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e6:	2302      	movs	r3, #2
 80017e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ea:	2300      	movs	r3, #0
 80017ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ee:	2303      	movs	r3, #3
 80017f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80017f2:	2305      	movs	r3, #5
 80017f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017f6:	f107 0314 	add.w	r3, r7, #20
 80017fa:	4619      	mov	r1, r3
 80017fc:	480d      	ldr	r0, [pc, #52]	; (8001834 <HAL_SPI_MspInit+0xbc>)
 80017fe:	f002 f8ef 	bl	80039e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001802:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001806:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001808:	2302      	movs	r3, #2
 800180a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180c:	2300      	movs	r3, #0
 800180e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001810:	2303      	movs	r3, #3
 8001812:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001814:	2305      	movs	r3, #5
 8001816:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001818:	f107 0314 	add.w	r3, r7, #20
 800181c:	4619      	mov	r1, r3
 800181e:	4806      	ldr	r0, [pc, #24]	; (8001838 <HAL_SPI_MspInit+0xc0>)
 8001820:	f002 f8de 	bl	80039e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001824:	bf00      	nop
 8001826:	3728      	adds	r7, #40	; 0x28
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	40003800 	.word	0x40003800
 8001830:	40021000 	.word	0x40021000
 8001834:	48000800 	.word	0x48000800
 8001838:	48000400 	.word	0x48000400

0800183c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001842:	4b0f      	ldr	r3, [pc, #60]	; (8001880 <HAL_MspInit+0x44>)
 8001844:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001846:	4a0e      	ldr	r2, [pc, #56]	; (8001880 <HAL_MspInit+0x44>)
 8001848:	f043 0301 	orr.w	r3, r3, #1
 800184c:	6613      	str	r3, [r2, #96]	; 0x60
 800184e:	4b0c      	ldr	r3, [pc, #48]	; (8001880 <HAL_MspInit+0x44>)
 8001850:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001852:	f003 0301 	and.w	r3, r3, #1
 8001856:	607b      	str	r3, [r7, #4]
 8001858:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800185a:	4b09      	ldr	r3, [pc, #36]	; (8001880 <HAL_MspInit+0x44>)
 800185c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800185e:	4a08      	ldr	r2, [pc, #32]	; (8001880 <HAL_MspInit+0x44>)
 8001860:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001864:	6593      	str	r3, [r2, #88]	; 0x58
 8001866:	4b06      	ldr	r3, [pc, #24]	; (8001880 <HAL_MspInit+0x44>)
 8001868:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800186a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800186e:	603b      	str	r3, [r7, #0]
 8001870:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001872:	bf00      	nop
 8001874:	370c      	adds	r7, #12
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	40021000 	.word	0x40021000

08001884 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001888:	e7fe      	b.n	8001888 <NMI_Handler+0x4>

0800188a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800188a:	b480      	push	{r7}
 800188c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800188e:	e7fe      	b.n	800188e <HardFault_Handler+0x4>

08001890 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001894:	e7fe      	b.n	8001894 <MemManage_Handler+0x4>

08001896 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001896:	b480      	push	{r7}
 8001898:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800189a:	e7fe      	b.n	800189a <BusFault_Handler+0x4>

0800189c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018a0:	e7fe      	b.n	80018a0 <UsageFault_Handler+0x4>

080018a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018a2:	b480      	push	{r7}
 80018a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018a6:	bf00      	nop
 80018a8:	46bd      	mov	sp, r7
 80018aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ae:	4770      	bx	lr

080018b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018b4:	bf00      	nop
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr

080018be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018be:	b480      	push	{r7}
 80018c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018c2:	bf00      	nop
 80018c4:	46bd      	mov	sp, r7
 80018c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ca:	4770      	bx	lr

080018cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018d0:	f000 fa64 	bl	8001d9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018d4:	bf00      	nop
 80018d6:	bd80      	pop	{r7, pc}

080018d8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80018dc:	4802      	ldr	r0, [pc, #8]	; (80018e8 <DMA1_Channel1_IRQHandler+0x10>)
 80018de:	f001 ff9f 	bl	8003820 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80018e2:	bf00      	nop
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	2000a288 	.word	0x2000a288

080018ec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
	return 1;
 80018f0:	2301      	movs	r3, #1
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr

080018fc <_kill>:

int _kill(int pid, int sig)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
 8001904:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001906:	f005 fae3 	bl	8006ed0 <__errno>
 800190a:	4603      	mov	r3, r0
 800190c:	2216      	movs	r2, #22
 800190e:	601a      	str	r2, [r3, #0]
	return -1;
 8001910:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001914:	4618      	mov	r0, r3
 8001916:	3708      	adds	r7, #8
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}

0800191c <_exit>:

void _exit (int status)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001924:	f04f 31ff 	mov.w	r1, #4294967295
 8001928:	6878      	ldr	r0, [r7, #4]
 800192a:	f7ff ffe7 	bl	80018fc <_kill>
	while (1) {}		/* Make sure we hang here */
 800192e:	e7fe      	b.n	800192e <_exit+0x12>

08001930 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b086      	sub	sp, #24
 8001934:	af00      	add	r7, sp, #0
 8001936:	60f8      	str	r0, [r7, #12]
 8001938:	60b9      	str	r1, [r7, #8]
 800193a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800193c:	2300      	movs	r3, #0
 800193e:	617b      	str	r3, [r7, #20]
 8001940:	e00a      	b.n	8001958 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001942:	f3af 8000 	nop.w
 8001946:	4601      	mov	r1, r0
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	1c5a      	adds	r2, r3, #1
 800194c:	60ba      	str	r2, [r7, #8]
 800194e:	b2ca      	uxtb	r2, r1
 8001950:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	3301      	adds	r3, #1
 8001956:	617b      	str	r3, [r7, #20]
 8001958:	697a      	ldr	r2, [r7, #20]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	429a      	cmp	r2, r3
 800195e:	dbf0      	blt.n	8001942 <_read+0x12>
	}

return len;
 8001960:	687b      	ldr	r3, [r7, #4]
}
 8001962:	4618      	mov	r0, r3
 8001964:	3718      	adds	r7, #24
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}

0800196a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800196a:	b580      	push	{r7, lr}
 800196c:	b086      	sub	sp, #24
 800196e:	af00      	add	r7, sp, #0
 8001970:	60f8      	str	r0, [r7, #12]
 8001972:	60b9      	str	r1, [r7, #8]
 8001974:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001976:	2300      	movs	r3, #0
 8001978:	617b      	str	r3, [r7, #20]
 800197a:	e009      	b.n	8001990 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	1c5a      	adds	r2, r3, #1
 8001980:	60ba      	str	r2, [r7, #8]
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	4618      	mov	r0, r3
 8001986:	f7ff fd4b 	bl	8001420 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	3301      	adds	r3, #1
 800198e:	617b      	str	r3, [r7, #20]
 8001990:	697a      	ldr	r2, [r7, #20]
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	429a      	cmp	r2, r3
 8001996:	dbf1      	blt.n	800197c <_write+0x12>
	}
	return len;
 8001998:	687b      	ldr	r3, [r7, #4]
}
 800199a:	4618      	mov	r0, r3
 800199c:	3718      	adds	r7, #24
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}

080019a2 <_close>:

int _close(int file)
{
 80019a2:	b480      	push	{r7}
 80019a4:	b083      	sub	sp, #12
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	6078      	str	r0, [r7, #4]
	return -1;
 80019aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	370c      	adds	r7, #12
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr

080019ba <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019ba:	b480      	push	{r7}
 80019bc:	b083      	sub	sp, #12
 80019be:	af00      	add	r7, sp, #0
 80019c0:	6078      	str	r0, [r7, #4]
 80019c2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019ca:	605a      	str	r2, [r3, #4]
	return 0;
 80019cc:	2300      	movs	r3, #0
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	370c      	adds	r7, #12
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr

080019da <_isatty>:

int _isatty(int file)
{
 80019da:	b480      	push	{r7}
 80019dc:	b083      	sub	sp, #12
 80019de:	af00      	add	r7, sp, #0
 80019e0:	6078      	str	r0, [r7, #4]
	return 1;
 80019e2:	2301      	movs	r3, #1
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	370c      	adds	r7, #12
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr

080019f0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b085      	sub	sp, #20
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	60f8      	str	r0, [r7, #12]
 80019f8:	60b9      	str	r1, [r7, #8]
 80019fa:	607a      	str	r2, [r7, #4]
	return 0;
 80019fc:	2300      	movs	r3, #0
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	3714      	adds	r7, #20
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr
	...

08001a0c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b086      	sub	sp, #24
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a14:	4a14      	ldr	r2, [pc, #80]	; (8001a68 <_sbrk+0x5c>)
 8001a16:	4b15      	ldr	r3, [pc, #84]	; (8001a6c <_sbrk+0x60>)
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a20:	4b13      	ldr	r3, [pc, #76]	; (8001a70 <_sbrk+0x64>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d102      	bne.n	8001a2e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a28:	4b11      	ldr	r3, [pc, #68]	; (8001a70 <_sbrk+0x64>)
 8001a2a:	4a12      	ldr	r2, [pc, #72]	; (8001a74 <_sbrk+0x68>)
 8001a2c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a2e:	4b10      	ldr	r3, [pc, #64]	; (8001a70 <_sbrk+0x64>)
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	4413      	add	r3, r2
 8001a36:	693a      	ldr	r2, [r7, #16]
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	d207      	bcs.n	8001a4c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a3c:	f005 fa48 	bl	8006ed0 <__errno>
 8001a40:	4603      	mov	r3, r0
 8001a42:	220c      	movs	r2, #12
 8001a44:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a46:	f04f 33ff 	mov.w	r3, #4294967295
 8001a4a:	e009      	b.n	8001a60 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a4c:	4b08      	ldr	r3, [pc, #32]	; (8001a70 <_sbrk+0x64>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a52:	4b07      	ldr	r3, [pc, #28]	; (8001a70 <_sbrk+0x64>)
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	4413      	add	r3, r2
 8001a5a:	4a05      	ldr	r2, [pc, #20]	; (8001a70 <_sbrk+0x64>)
 8001a5c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a5e:	68fb      	ldr	r3, [r7, #12]
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	3718      	adds	r7, #24
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	20018000 	.word	0x20018000
 8001a6c:	00000400 	.word	0x00000400
 8001a70:	2000a218 	.word	0x2000a218
 8001a74:	2000a450 	.word	0x2000a450

08001a78 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001a7c:	4b06      	ldr	r3, [pc, #24]	; (8001a98 <SystemInit+0x20>)
 8001a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a82:	4a05      	ldr	r2, [pc, #20]	; (8001a98 <SystemInit+0x20>)
 8001a84:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a88:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001a8c:	bf00      	nop
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	e000ed00 	.word	0xe000ed00

08001a9c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001aa0:	4b14      	ldr	r3, [pc, #80]	; (8001af4 <MX_USART1_UART_Init+0x58>)
 8001aa2:	4a15      	ldr	r2, [pc, #84]	; (8001af8 <MX_USART1_UART_Init+0x5c>)
 8001aa4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001aa6:	4b13      	ldr	r3, [pc, #76]	; (8001af4 <MX_USART1_UART_Init+0x58>)
 8001aa8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001aac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001aae:	4b11      	ldr	r3, [pc, #68]	; (8001af4 <MX_USART1_UART_Init+0x58>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ab4:	4b0f      	ldr	r3, [pc, #60]	; (8001af4 <MX_USART1_UART_Init+0x58>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001aba:	4b0e      	ldr	r3, [pc, #56]	; (8001af4 <MX_USART1_UART_Init+0x58>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ac0:	4b0c      	ldr	r3, [pc, #48]	; (8001af4 <MX_USART1_UART_Init+0x58>)
 8001ac2:	220c      	movs	r2, #12
 8001ac4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ac6:	4b0b      	ldr	r3, [pc, #44]	; (8001af4 <MX_USART1_UART_Init+0x58>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001acc:	4b09      	ldr	r3, [pc, #36]	; (8001af4 <MX_USART1_UART_Init+0x58>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ad2:	4b08      	ldr	r3, [pc, #32]	; (8001af4 <MX_USART1_UART_Init+0x58>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ad8:	4b06      	ldr	r3, [pc, #24]	; (8001af4 <MX_USART1_UART_Init+0x58>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001ade:	4805      	ldr	r0, [pc, #20]	; (8001af4 <MX_USART1_UART_Init+0x58>)
 8001ae0:	f003 ffc2 	bl	8005a68 <HAL_UART_Init>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001aea:	f7ff fe01 	bl	80016f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001aee:	bf00      	nop
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	2000a334 	.word	0x2000a334
 8001af8:	40013800 	.word	0x40013800

08001afc <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b00:	4b14      	ldr	r3, [pc, #80]	; (8001b54 <MX_USART2_UART_Init+0x58>)
 8001b02:	4a15      	ldr	r2, [pc, #84]	; (8001b58 <MX_USART2_UART_Init+0x5c>)
 8001b04:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b06:	4b13      	ldr	r3, [pc, #76]	; (8001b54 <MX_USART2_UART_Init+0x58>)
 8001b08:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b0c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b0e:	4b11      	ldr	r3, [pc, #68]	; (8001b54 <MX_USART2_UART_Init+0x58>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b14:	4b0f      	ldr	r3, [pc, #60]	; (8001b54 <MX_USART2_UART_Init+0x58>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b1a:	4b0e      	ldr	r3, [pc, #56]	; (8001b54 <MX_USART2_UART_Init+0x58>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b20:	4b0c      	ldr	r3, [pc, #48]	; (8001b54 <MX_USART2_UART_Init+0x58>)
 8001b22:	220c      	movs	r2, #12
 8001b24:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b26:	4b0b      	ldr	r3, [pc, #44]	; (8001b54 <MX_USART2_UART_Init+0x58>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b2c:	4b09      	ldr	r3, [pc, #36]	; (8001b54 <MX_USART2_UART_Init+0x58>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b32:	4b08      	ldr	r3, [pc, #32]	; (8001b54 <MX_USART2_UART_Init+0x58>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b38:	4b06      	ldr	r3, [pc, #24]	; (8001b54 <MX_USART2_UART_Init+0x58>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b3e:	4805      	ldr	r0, [pc, #20]	; (8001b54 <MX_USART2_UART_Init+0x58>)
 8001b40:	f003 ff92 	bl	8005a68 <HAL_UART_Init>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001b4a:	f7ff fdd1 	bl	80016f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b4e:	bf00      	nop
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	2000a3b8 	.word	0x2000a3b8
 8001b58:	40004400 	.word	0x40004400

08001b5c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b0ae      	sub	sp, #184	; 0xb8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b64:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001b68:	2200      	movs	r2, #0
 8001b6a:	601a      	str	r2, [r3, #0]
 8001b6c:	605a      	str	r2, [r3, #4]
 8001b6e:	609a      	str	r2, [r3, #8]
 8001b70:	60da      	str	r2, [r3, #12]
 8001b72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b74:	f107 031c 	add.w	r3, r7, #28
 8001b78:	2288      	movs	r2, #136	; 0x88
 8001b7a:	2100      	movs	r1, #0
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f005 fbff 	bl	8007380 <memset>
  if(uartHandle->Instance==USART1)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a43      	ldr	r2, [pc, #268]	; (8001c94 <HAL_UART_MspInit+0x138>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d13d      	bne.n	8001c08 <HAL_UART_MspInit+0xac>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001b90:	2300      	movs	r3, #0
 8001b92:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b94:	f107 031c 	add.w	r3, r7, #28
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f002 ff33 	bl	8004a04 <HAL_RCCEx_PeriphCLKConfig>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d001      	beq.n	8001ba8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001ba4:	f7ff fda4 	bl	80016f0 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ba8:	4b3b      	ldr	r3, [pc, #236]	; (8001c98 <HAL_UART_MspInit+0x13c>)
 8001baa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bac:	4a3a      	ldr	r2, [pc, #232]	; (8001c98 <HAL_UART_MspInit+0x13c>)
 8001bae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bb2:	6613      	str	r3, [r2, #96]	; 0x60
 8001bb4:	4b38      	ldr	r3, [pc, #224]	; (8001c98 <HAL_UART_MspInit+0x13c>)
 8001bb6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bbc:	61bb      	str	r3, [r7, #24]
 8001bbe:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc0:	4b35      	ldr	r3, [pc, #212]	; (8001c98 <HAL_UART_MspInit+0x13c>)
 8001bc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bc4:	4a34      	ldr	r2, [pc, #208]	; (8001c98 <HAL_UART_MspInit+0x13c>)
 8001bc6:	f043 0301 	orr.w	r3, r3, #1
 8001bca:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bcc:	4b32      	ldr	r3, [pc, #200]	; (8001c98 <HAL_UART_MspInit+0x13c>)
 8001bce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bd0:	f003 0301 	and.w	r3, r3, #1
 8001bd4:	617b      	str	r3, [r7, #20]
 8001bd6:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001bd8:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001bdc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be0:	2302      	movs	r3, #2
 8001be2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be6:	2300      	movs	r3, #0
 8001be8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bec:	2303      	movs	r3, #3
 8001bee:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001bf2:	2307      	movs	r3, #7
 8001bf4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bf8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c02:	f001 feed 	bl	80039e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001c06:	e040      	b.n	8001c8a <HAL_UART_MspInit+0x12e>
  else if(uartHandle->Instance==USART2)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a23      	ldr	r2, [pc, #140]	; (8001c9c <HAL_UART_MspInit+0x140>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d13b      	bne.n	8001c8a <HAL_UART_MspInit+0x12e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001c12:	2302      	movs	r3, #2
 8001c14:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001c16:	2300      	movs	r3, #0
 8001c18:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c1a:	f107 031c 	add.w	r3, r7, #28
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f002 fef0 	bl	8004a04 <HAL_RCCEx_PeriphCLKConfig>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d001      	beq.n	8001c2e <HAL_UART_MspInit+0xd2>
      Error_Handler();
 8001c2a:	f7ff fd61 	bl	80016f0 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c2e:	4b1a      	ldr	r3, [pc, #104]	; (8001c98 <HAL_UART_MspInit+0x13c>)
 8001c30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c32:	4a19      	ldr	r2, [pc, #100]	; (8001c98 <HAL_UART_MspInit+0x13c>)
 8001c34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c38:	6593      	str	r3, [r2, #88]	; 0x58
 8001c3a:	4b17      	ldr	r3, [pc, #92]	; (8001c98 <HAL_UART_MspInit+0x13c>)
 8001c3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c42:	613b      	str	r3, [r7, #16]
 8001c44:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c46:	4b14      	ldr	r3, [pc, #80]	; (8001c98 <HAL_UART_MspInit+0x13c>)
 8001c48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c4a:	4a13      	ldr	r2, [pc, #76]	; (8001c98 <HAL_UART_MspInit+0x13c>)
 8001c4c:	f043 0301 	orr.w	r3, r3, #1
 8001c50:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c52:	4b11      	ldr	r3, [pc, #68]	; (8001c98 <HAL_UART_MspInit+0x13c>)
 8001c54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c56:	f003 0301 	and.w	r3, r3, #1
 8001c5a:	60fb      	str	r3, [r7, #12]
 8001c5c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001c5e:	230c      	movs	r3, #12
 8001c60:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c64:	2302      	movs	r3, #2
 8001c66:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c70:	2303      	movs	r3, #3
 8001c72:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c76:	2307      	movs	r3, #7
 8001c78:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c7c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001c80:	4619      	mov	r1, r3
 8001c82:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c86:	f001 feab 	bl	80039e0 <HAL_GPIO_Init>
}
 8001c8a:	bf00      	nop
 8001c8c:	37b8      	adds	r7, #184	; 0xb8
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	40013800 	.word	0x40013800
 8001c98:	40021000 	.word	0x40021000
 8001c9c:	40004400 	.word	0x40004400

08001ca0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001ca0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001cd8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ca4:	f7ff fee8 	bl	8001a78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ca8:	480c      	ldr	r0, [pc, #48]	; (8001cdc <LoopForever+0x6>)
  ldr r1, =_edata
 8001caa:	490d      	ldr	r1, [pc, #52]	; (8001ce0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001cac:	4a0d      	ldr	r2, [pc, #52]	; (8001ce4 <LoopForever+0xe>)
  movs r3, #0
 8001cae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cb0:	e002      	b.n	8001cb8 <LoopCopyDataInit>

08001cb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cb6:	3304      	adds	r3, #4

08001cb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cbc:	d3f9      	bcc.n	8001cb2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cbe:	4a0a      	ldr	r2, [pc, #40]	; (8001ce8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001cc0:	4c0a      	ldr	r4, [pc, #40]	; (8001cec <LoopForever+0x16>)
  movs r3, #0
 8001cc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cc4:	e001      	b.n	8001cca <LoopFillZerobss>

08001cc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cc8:	3204      	adds	r2, #4

08001cca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ccc:	d3fb      	bcc.n	8001cc6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001cce:	f005 fabd 	bl	800724c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001cd2:	f7ff fc35 	bl	8001540 <main>

08001cd6 <LoopForever>:

LoopForever:
    b LoopForever
 8001cd6:	e7fe      	b.n	8001cd6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001cd8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001cdc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ce0:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8001ce4:	0800ded0 	.word	0x0800ded0
  ldr r2, =_sbss
 8001ce8:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8001cec:	2000a450 	.word	0x2000a450

08001cf0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001cf0:	e7fe      	b.n	8001cf0 <ADC1_2_IRQHandler>

08001cf2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cf2:	b580      	push	{r7, lr}
 8001cf4:	b082      	sub	sp, #8
 8001cf6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cfc:	2003      	movs	r0, #3
 8001cfe:	f001 fc35 	bl	800356c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d02:	200f      	movs	r0, #15
 8001d04:	f000 f80e 	bl	8001d24 <HAL_InitTick>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d002      	beq.n	8001d14 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	71fb      	strb	r3, [r7, #7]
 8001d12:	e001      	b.n	8001d18 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d14:	f7ff fd92 	bl	800183c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d18:	79fb      	ldrb	r3, [r7, #7]
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3708      	adds	r7, #8
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
	...

08001d24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b084      	sub	sp, #16
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001d30:	4b17      	ldr	r3, [pc, #92]	; (8001d90 <HAL_InitTick+0x6c>)
 8001d32:	781b      	ldrb	r3, [r3, #0]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d023      	beq.n	8001d80 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001d38:	4b16      	ldr	r3, [pc, #88]	; (8001d94 <HAL_InitTick+0x70>)
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	4b14      	ldr	r3, [pc, #80]	; (8001d90 <HAL_InitTick+0x6c>)
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	4619      	mov	r1, r3
 8001d42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d46:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f001 fc41 	bl	80035d6 <HAL_SYSTICK_Config>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d10f      	bne.n	8001d7a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2b0f      	cmp	r3, #15
 8001d5e:	d809      	bhi.n	8001d74 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d60:	2200      	movs	r2, #0
 8001d62:	6879      	ldr	r1, [r7, #4]
 8001d64:	f04f 30ff 	mov.w	r0, #4294967295
 8001d68:	f001 fc0b 	bl	8003582 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d6c:	4a0a      	ldr	r2, [pc, #40]	; (8001d98 <HAL_InitTick+0x74>)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6013      	str	r3, [r2, #0]
 8001d72:	e007      	b.n	8001d84 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001d74:	2301      	movs	r3, #1
 8001d76:	73fb      	strb	r3, [r7, #15]
 8001d78:	e004      	b.n	8001d84 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	73fb      	strb	r3, [r7, #15]
 8001d7e:	e001      	b.n	8001d84 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d80:	2301      	movs	r3, #1
 8001d82:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001d84:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3710      	adds	r7, #16
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	20000010 	.word	0x20000010
 8001d94:	20000008 	.word	0x20000008
 8001d98:	2000000c 	.word	0x2000000c

08001d9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001da0:	4b06      	ldr	r3, [pc, #24]	; (8001dbc <HAL_IncTick+0x20>)
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	461a      	mov	r2, r3
 8001da6:	4b06      	ldr	r3, [pc, #24]	; (8001dc0 <HAL_IncTick+0x24>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4413      	add	r3, r2
 8001dac:	4a04      	ldr	r2, [pc, #16]	; (8001dc0 <HAL_IncTick+0x24>)
 8001dae:	6013      	str	r3, [r2, #0]
}
 8001db0:	bf00      	nop
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	20000010 	.word	0x20000010
 8001dc0:	2000a43c 	.word	0x2000a43c

08001dc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  return uwTick;
 8001dc8:	4b03      	ldr	r3, [pc, #12]	; (8001dd8 <HAL_GetTick+0x14>)
 8001dca:	681b      	ldr	r3, [r3, #0]
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	2000a43c 	.word	0x2000a43c

08001ddc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001de4:	f7ff ffee 	bl	8001dc4 <HAL_GetTick>
 8001de8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001df4:	d005      	beq.n	8001e02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001df6:	4b0a      	ldr	r3, [pc, #40]	; (8001e20 <HAL_Delay+0x44>)
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	461a      	mov	r2, r3
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	4413      	add	r3, r2
 8001e00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e02:	bf00      	nop
 8001e04:	f7ff ffde 	bl	8001dc4 <HAL_GetTick>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	68bb      	ldr	r3, [r7, #8]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	68fa      	ldr	r2, [r7, #12]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d8f7      	bhi.n	8001e04 <HAL_Delay+0x28>
  {
  }
}
 8001e14:	bf00      	nop
 8001e16:	bf00      	nop
 8001e18:	3710      	adds	r7, #16
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	20000010 	.word	0x20000010

08001e24 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
 8001e2c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	689b      	ldr	r3, [r3, #8]
 8001e32:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	431a      	orrs	r2, r3
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	609a      	str	r2, [r3, #8]
}
 8001e3e:	bf00      	nop
 8001e40:	370c      	adds	r7, #12
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr

08001e4a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001e4a:	b480      	push	{r7}
 8001e4c:	b083      	sub	sp, #12
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	6078      	str	r0, [r7, #4]
 8001e52:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	689b      	ldr	r3, [r3, #8]
 8001e58:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	431a      	orrs	r2, r3
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	609a      	str	r2, [r3, #8]
}
 8001e64:	bf00      	nop
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr

08001e70 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr

08001e8c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b087      	sub	sp, #28
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	60f8      	str	r0, [r7, #12]
 8001e94:	60b9      	str	r1, [r7, #8]
 8001e96:	607a      	str	r2, [r7, #4]
 8001e98:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	3360      	adds	r3, #96	; 0x60
 8001e9e:	461a      	mov	r2, r3
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	009b      	lsls	r3, r3, #2
 8001ea4:	4413      	add	r3, r2
 8001ea6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	4b08      	ldr	r3, [pc, #32]	; (8001ed0 <LL_ADC_SetOffset+0x44>)
 8001eae:	4013      	ands	r3, r2
 8001eb0:	687a      	ldr	r2, [r7, #4]
 8001eb2:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001eb6:	683a      	ldr	r2, [r7, #0]
 8001eb8:	430a      	orrs	r2, r1
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001ec4:	bf00      	nop
 8001ec6:	371c      	adds	r7, #28
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr
 8001ed0:	03fff000 	.word	0x03fff000

08001ed4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b085      	sub	sp, #20
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
 8001edc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	3360      	adds	r3, #96	; 0x60
 8001ee2:	461a      	mov	r2, r3
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	009b      	lsls	r3, r3, #2
 8001ee8:	4413      	add	r3, r2
 8001eea:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3714      	adds	r7, #20
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr

08001f00 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b087      	sub	sp, #28
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	60f8      	str	r0, [r7, #12]
 8001f08:	60b9      	str	r1, [r7, #8]
 8001f0a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	3360      	adds	r3, #96	; 0x60
 8001f10:	461a      	mov	r2, r3
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	4413      	add	r3, r2
 8001f18:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	431a      	orrs	r2, r3
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001f2a:	bf00      	nop
 8001f2c:	371c      	adds	r7, #28
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr

08001f36 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001f36:	b480      	push	{r7}
 8001f38:	b083      	sub	sp, #12
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	68db      	ldr	r3, [r3, #12]
 8001f42:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d101      	bne.n	8001f4e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	e000      	b.n	8001f50 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001f4e:	2300      	movs	r3, #0
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	370c      	adds	r7, #12
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr

08001f5c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b087      	sub	sp, #28
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	60f8      	str	r0, [r7, #12]
 8001f64:	60b9      	str	r1, [r7, #8]
 8001f66:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	3330      	adds	r3, #48	; 0x30
 8001f6c:	461a      	mov	r2, r3
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	0a1b      	lsrs	r3, r3, #8
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	f003 030c 	and.w	r3, r3, #12
 8001f78:	4413      	add	r3, r2
 8001f7a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	f003 031f 	and.w	r3, r3, #31
 8001f86:	211f      	movs	r1, #31
 8001f88:	fa01 f303 	lsl.w	r3, r1, r3
 8001f8c:	43db      	mvns	r3, r3
 8001f8e:	401a      	ands	r2, r3
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	0e9b      	lsrs	r3, r3, #26
 8001f94:	f003 011f 	and.w	r1, r3, #31
 8001f98:	68bb      	ldr	r3, [r7, #8]
 8001f9a:	f003 031f 	and.w	r3, r3, #31
 8001f9e:	fa01 f303 	lsl.w	r3, r1, r3
 8001fa2:	431a      	orrs	r2, r3
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001fa8:	bf00      	nop
 8001faa:	371c      	adds	r7, #28
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b087      	sub	sp, #28
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	60f8      	str	r0, [r7, #12]
 8001fbc:	60b9      	str	r1, [r7, #8]
 8001fbe:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	3314      	adds	r3, #20
 8001fc4:	461a      	mov	r2, r3
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	0e5b      	lsrs	r3, r3, #25
 8001fca:	009b      	lsls	r3, r3, #2
 8001fcc:	f003 0304 	and.w	r3, r3, #4
 8001fd0:	4413      	add	r3, r2
 8001fd2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	68bb      	ldr	r3, [r7, #8]
 8001fda:	0d1b      	lsrs	r3, r3, #20
 8001fdc:	f003 031f 	and.w	r3, r3, #31
 8001fe0:	2107      	movs	r1, #7
 8001fe2:	fa01 f303 	lsl.w	r3, r1, r3
 8001fe6:	43db      	mvns	r3, r3
 8001fe8:	401a      	ands	r2, r3
 8001fea:	68bb      	ldr	r3, [r7, #8]
 8001fec:	0d1b      	lsrs	r3, r3, #20
 8001fee:	f003 031f 	and.w	r3, r3, #31
 8001ff2:	6879      	ldr	r1, [r7, #4]
 8001ff4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff8:	431a      	orrs	r2, r3
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001ffe:	bf00      	nop
 8002000:	371c      	adds	r7, #28
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr
	...

0800200c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800200c:	b480      	push	{r7}
 800200e:	b085      	sub	sp, #20
 8002010:	af00      	add	r7, sp, #0
 8002012:	60f8      	str	r0, [r7, #12]
 8002014:	60b9      	str	r1, [r7, #8]
 8002016:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002024:	43db      	mvns	r3, r3
 8002026:	401a      	ands	r2, r3
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	f003 0318 	and.w	r3, r3, #24
 800202e:	4908      	ldr	r1, [pc, #32]	; (8002050 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002030:	40d9      	lsrs	r1, r3
 8002032:	68bb      	ldr	r3, [r7, #8]
 8002034:	400b      	ands	r3, r1
 8002036:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800203a:	431a      	orrs	r2, r3
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002042:	bf00      	nop
 8002044:	3714      	adds	r7, #20
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	0007ffff 	.word	0x0007ffff

08002054 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	f003 031f 	and.w	r3, r3, #31
}
 8002064:	4618      	mov	r0, r3
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr

08002070 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002080:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002084:	687a      	ldr	r2, [r7, #4]
 8002086:	6093      	str	r3, [r2, #8]
}
 8002088:	bf00      	nop
 800208a:	370c      	adds	r7, #12
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80020a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80020a8:	d101      	bne.n	80020ae <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80020aa:	2301      	movs	r3, #1
 80020ac:	e000      	b.n	80020b0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80020ae:	2300      	movs	r3, #0
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80020cc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80020d0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80020d8:	bf00      	nop
 80020da:	370c      	adds	r7, #12
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr

080020e4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020f4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80020f8:	d101      	bne.n	80020fe <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80020fa:	2301      	movs	r3, #1
 80020fc:	e000      	b.n	8002100 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80020fe:	2300      	movs	r3, #0
}
 8002100:	4618      	mov	r0, r3
 8002102:	370c      	adds	r7, #12
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr

0800210c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800211c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002120:	f043 0201 	orr.w	r2, r3, #1
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002128:	bf00      	nop
 800212a:	370c      	adds	r7, #12
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr

08002134 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002134:	b480      	push	{r7}
 8002136:	b083      	sub	sp, #12
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002144:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002148:	f043 0202 	orr.w	r2, r3, #2
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002150:	bf00      	nop
 8002152:	370c      	adds	r7, #12
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr

0800215c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800215c:	b480      	push	{r7}
 800215e:	b083      	sub	sp, #12
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	f003 0301 	and.w	r3, r3, #1
 800216c:	2b01      	cmp	r3, #1
 800216e:	d101      	bne.n	8002174 <LL_ADC_IsEnabled+0x18>
 8002170:	2301      	movs	r3, #1
 8002172:	e000      	b.n	8002176 <LL_ADC_IsEnabled+0x1a>
 8002174:	2300      	movs	r3, #0
}
 8002176:	4618      	mov	r0, r3
 8002178:	370c      	adds	r7, #12
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr

08002182 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002182:	b480      	push	{r7}
 8002184:	b083      	sub	sp, #12
 8002186:	af00      	add	r7, sp, #0
 8002188:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	689b      	ldr	r3, [r3, #8]
 800218e:	f003 0302 	and.w	r3, r3, #2
 8002192:	2b02      	cmp	r3, #2
 8002194:	d101      	bne.n	800219a <LL_ADC_IsDisableOngoing+0x18>
 8002196:	2301      	movs	r3, #1
 8002198:	e000      	b.n	800219c <LL_ADC_IsDisableOngoing+0x1a>
 800219a:	2300      	movs	r3, #0
}
 800219c:	4618      	mov	r0, r3
 800219e:	370c      	adds	r7, #12
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr

080021a8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b083      	sub	sp, #12
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80021b8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80021bc:	f043 0204 	orr.w	r2, r3, #4
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80021c4:	bf00      	nop
 80021c6:	370c      	adds	r7, #12
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr

080021d0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	f003 0304 	and.w	r3, r3, #4
 80021e0:	2b04      	cmp	r3, #4
 80021e2:	d101      	bne.n	80021e8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80021e4:	2301      	movs	r3, #1
 80021e6:	e000      	b.n	80021ea <LL_ADC_REG_IsConversionOngoing+0x1a>
 80021e8:	2300      	movs	r3, #0
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	370c      	adds	r7, #12
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr

080021f6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80021f6:	b480      	push	{r7}
 80021f8:	b083      	sub	sp, #12
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	f003 0308 	and.w	r3, r3, #8
 8002206:	2b08      	cmp	r3, #8
 8002208:	d101      	bne.n	800220e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800220a:	2301      	movs	r3, #1
 800220c:	e000      	b.n	8002210 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800220e:	2300      	movs	r3, #0
}
 8002210:	4618      	mov	r0, r3
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr

0800221c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800221c:	b590      	push	{r4, r7, lr}
 800221e:	b089      	sub	sp, #36	; 0x24
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002224:	2300      	movs	r3, #0
 8002226:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002228:	2300      	movs	r3, #0
 800222a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d101      	bne.n	8002236 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	e136      	b.n	80024a4 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	691b      	ldr	r3, [r3, #16]
 800223a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002240:	2b00      	cmp	r3, #0
 8002242:	d109      	bne.n	8002258 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	f7fe feb3 	bl	8000fb0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2200      	movs	r2, #0
 800224e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2200      	movs	r2, #0
 8002254:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4618      	mov	r0, r3
 800225e:	f7ff ff19 	bl	8002094 <LL_ADC_IsDeepPowerDownEnabled>
 8002262:	4603      	mov	r3, r0
 8002264:	2b00      	cmp	r3, #0
 8002266:	d004      	beq.n	8002272 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4618      	mov	r0, r3
 800226e:	f7ff feff 	bl	8002070 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4618      	mov	r0, r3
 8002278:	f7ff ff34 	bl	80020e4 <LL_ADC_IsInternalRegulatorEnabled>
 800227c:	4603      	mov	r3, r0
 800227e:	2b00      	cmp	r3, #0
 8002280:	d115      	bne.n	80022ae <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4618      	mov	r0, r3
 8002288:	f7ff ff18 	bl	80020bc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800228c:	4b87      	ldr	r3, [pc, #540]	; (80024ac <HAL_ADC_Init+0x290>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	099b      	lsrs	r3, r3, #6
 8002292:	4a87      	ldr	r2, [pc, #540]	; (80024b0 <HAL_ADC_Init+0x294>)
 8002294:	fba2 2303 	umull	r2, r3, r2, r3
 8002298:	099b      	lsrs	r3, r3, #6
 800229a:	3301      	adds	r3, #1
 800229c:	005b      	lsls	r3, r3, #1
 800229e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80022a0:	e002      	b.n	80022a8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	3b01      	subs	r3, #1
 80022a6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d1f9      	bne.n	80022a2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4618      	mov	r0, r3
 80022b4:	f7ff ff16 	bl	80020e4 <LL_ADC_IsInternalRegulatorEnabled>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d10d      	bne.n	80022da <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022c2:	f043 0210 	orr.w	r2, r3, #16
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022ce:	f043 0201 	orr.w	r2, r3, #1
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4618      	mov	r0, r3
 80022e0:	f7ff ff76 	bl	80021d0 <LL_ADC_REG_IsConversionOngoing>
 80022e4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022ea:	f003 0310 	and.w	r3, r3, #16
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	f040 80cf 	bne.w	8002492 <HAL_ADC_Init+0x276>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	f040 80cb 	bne.w	8002492 <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002300:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002304:	f043 0202 	orr.w	r2, r3, #2
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4618      	mov	r0, r3
 8002312:	f7ff ff23 	bl	800215c <LL_ADC_IsEnabled>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d115      	bne.n	8002348 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800231c:	4865      	ldr	r0, [pc, #404]	; (80024b4 <HAL_ADC_Init+0x298>)
 800231e:	f7ff ff1d 	bl	800215c <LL_ADC_IsEnabled>
 8002322:	4604      	mov	r4, r0
 8002324:	4864      	ldr	r0, [pc, #400]	; (80024b8 <HAL_ADC_Init+0x29c>)
 8002326:	f7ff ff19 	bl	800215c <LL_ADC_IsEnabled>
 800232a:	4603      	mov	r3, r0
 800232c:	431c      	orrs	r4, r3
 800232e:	4863      	ldr	r0, [pc, #396]	; (80024bc <HAL_ADC_Init+0x2a0>)
 8002330:	f7ff ff14 	bl	800215c <LL_ADC_IsEnabled>
 8002334:	4603      	mov	r3, r0
 8002336:	4323      	orrs	r3, r4
 8002338:	2b00      	cmp	r3, #0
 800233a:	d105      	bne.n	8002348 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	4619      	mov	r1, r3
 8002342:	485f      	ldr	r0, [pc, #380]	; (80024c0 <HAL_ADC_Init+0x2a4>)
 8002344:	f7ff fd6e 	bl	8001e24 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	7e5b      	ldrb	r3, [r3, #25]
 800234c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002352:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002358:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800235e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002366:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002368:	4313      	orrs	r3, r2
 800236a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002372:	2b01      	cmp	r3, #1
 8002374:	d106      	bne.n	8002384 <HAL_ADC_Init+0x168>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800237a:	3b01      	subs	r3, #1
 800237c:	045b      	lsls	r3, r3, #17
 800237e:	69ba      	ldr	r2, [r7, #24]
 8002380:	4313      	orrs	r3, r2
 8002382:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002388:	2b00      	cmp	r3, #0
 800238a:	d009      	beq.n	80023a0 <HAL_ADC_Init+0x184>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002390:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002398:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800239a:	69ba      	ldr	r2, [r7, #24]
 800239c:	4313      	orrs	r3, r2
 800239e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	68da      	ldr	r2, [r3, #12]
 80023a6:	4b47      	ldr	r3, [pc, #284]	; (80024c4 <HAL_ADC_Init+0x2a8>)
 80023a8:	4013      	ands	r3, r2
 80023aa:	687a      	ldr	r2, [r7, #4]
 80023ac:	6812      	ldr	r2, [r2, #0]
 80023ae:	69b9      	ldr	r1, [r7, #24]
 80023b0:	430b      	orrs	r3, r1
 80023b2:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4618      	mov	r0, r3
 80023ba:	f7ff ff09 	bl	80021d0 <LL_ADC_REG_IsConversionOngoing>
 80023be:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4618      	mov	r0, r3
 80023c6:	f7ff ff16 	bl	80021f6 <LL_ADC_INJ_IsConversionOngoing>
 80023ca:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80023cc:	693b      	ldr	r3, [r7, #16]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d13d      	bne.n	800244e <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d13a      	bne.n	800244e <HAL_ADC_Init+0x232>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80023dc:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80023e4:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80023e6:	4313      	orrs	r3, r2
 80023e8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80023f4:	f023 0302 	bic.w	r3, r3, #2
 80023f8:	687a      	ldr	r2, [r7, #4]
 80023fa:	6812      	ldr	r2, [r2, #0]
 80023fc:	69b9      	ldr	r1, [r7, #24]
 80023fe:	430b      	orrs	r3, r1
 8002400:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002408:	2b01      	cmp	r3, #1
 800240a:	d118      	bne.n	800243e <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	691b      	ldr	r3, [r3, #16]
 8002412:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002416:	f023 0304 	bic.w	r3, r3, #4
 800241a:	687a      	ldr	r2, [r7, #4]
 800241c:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800241e:	687a      	ldr	r2, [r7, #4]
 8002420:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002422:	4311      	orrs	r1, r2
 8002424:	687a      	ldr	r2, [r7, #4]
 8002426:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002428:	4311      	orrs	r1, r2
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800242e:	430a      	orrs	r2, r1
 8002430:	431a      	orrs	r2, r3
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f042 0201 	orr.w	r2, r2, #1
 800243a:	611a      	str	r2, [r3, #16]
 800243c:	e007      	b.n	800244e <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	691a      	ldr	r2, [r3, #16]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f022 0201 	bic.w	r2, r2, #1
 800244c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	691b      	ldr	r3, [r3, #16]
 8002452:	2b01      	cmp	r3, #1
 8002454:	d10c      	bne.n	8002470 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800245c:	f023 010f 	bic.w	r1, r3, #15
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	69db      	ldr	r3, [r3, #28]
 8002464:	1e5a      	subs	r2, r3, #1
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	430a      	orrs	r2, r1
 800246c:	631a      	str	r2, [r3, #48]	; 0x30
 800246e:	e007      	b.n	8002480 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f022 020f 	bic.w	r2, r2, #15
 800247e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002484:	f023 0303 	bic.w	r3, r3, #3
 8002488:	f043 0201 	orr.w	r2, r3, #1
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	655a      	str	r2, [r3, #84]	; 0x54
 8002490:	e007      	b.n	80024a2 <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002496:	f043 0210 	orr.w	r2, r3, #16
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80024a2:	7ffb      	ldrb	r3, [r7, #31]
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	3724      	adds	r7, #36	; 0x24
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd90      	pop	{r4, r7, pc}
 80024ac:	20000008 	.word	0x20000008
 80024b0:	053e2d63 	.word	0x053e2d63
 80024b4:	50040000 	.word	0x50040000
 80024b8:	50040100 	.word	0x50040100
 80024bc:	50040200 	.word	0x50040200
 80024c0:	50040300 	.word	0x50040300
 80024c4:	fff0c007 	.word	0xfff0c007

080024c8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b086      	sub	sp, #24
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	60f8      	str	r0, [r7, #12]
 80024d0:	60b9      	str	r1, [r7, #8]
 80024d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80024d4:	4853      	ldr	r0, [pc, #332]	; (8002624 <HAL_ADC_Start_DMA+0x15c>)
 80024d6:	f7ff fdbd 	bl	8002054 <LL_ADC_GetMultimode>
 80024da:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4618      	mov	r0, r3
 80024e2:	f7ff fe75 	bl	80021d0 <LL_ADC_REG_IsConversionOngoing>
 80024e6:	4603      	mov	r3, r0
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	f040 8093 	bne.w	8002614 <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80024f4:	2b01      	cmp	r3, #1
 80024f6:	d101      	bne.n	80024fc <HAL_ADC_Start_DMA+0x34>
 80024f8:	2302      	movs	r3, #2
 80024fa:	e08e      	b.n	800261a <HAL_ADC_Start_DMA+0x152>
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	2201      	movs	r2, #1
 8002500:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a47      	ldr	r2, [pc, #284]	; (8002628 <HAL_ADC_Start_DMA+0x160>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d008      	beq.n	8002520 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800250e:	693b      	ldr	r3, [r7, #16]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d005      	beq.n	8002520 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002514:	693b      	ldr	r3, [r7, #16]
 8002516:	2b05      	cmp	r3, #5
 8002518:	d002      	beq.n	8002520 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	2b09      	cmp	r3, #9
 800251e:	d172      	bne.n	8002606 <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002520:	68f8      	ldr	r0, [r7, #12]
 8002522:	f000 fc9b 	bl	8002e5c <ADC_Enable>
 8002526:	4603      	mov	r3, r0
 8002528:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800252a:	7dfb      	ldrb	r3, [r7, #23]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d165      	bne.n	80025fc <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002534:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002538:	f023 0301 	bic.w	r3, r3, #1
 800253c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a38      	ldr	r2, [pc, #224]	; (800262c <HAL_ADC_Start_DMA+0x164>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d002      	beq.n	8002554 <HAL_ADC_Start_DMA+0x8c>
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	e000      	b.n	8002556 <HAL_ADC_Start_DMA+0x8e>
 8002554:	4b36      	ldr	r3, [pc, #216]	; (8002630 <HAL_ADC_Start_DMA+0x168>)
 8002556:	68fa      	ldr	r2, [r7, #12]
 8002558:	6812      	ldr	r2, [r2, #0]
 800255a:	4293      	cmp	r3, r2
 800255c:	d002      	beq.n	8002564 <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d105      	bne.n	8002570 <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002568:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002574:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002578:	2b00      	cmp	r3, #0
 800257a:	d006      	beq.n	800258a <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002580:	f023 0206 	bic.w	r2, r3, #6
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	659a      	str	r2, [r3, #88]	; 0x58
 8002588:	e002      	b.n	8002590 <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	2200      	movs	r2, #0
 800258e:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002594:	4a27      	ldr	r2, [pc, #156]	; (8002634 <HAL_ADC_Start_DMA+0x16c>)
 8002596:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800259c:	4a26      	ldr	r2, [pc, #152]	; (8002638 <HAL_ADC_Start_DMA+0x170>)
 800259e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025a4:	4a25      	ldr	r2, [pc, #148]	; (800263c <HAL_ADC_Start_DMA+0x174>)
 80025a6:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	221c      	movs	r2, #28
 80025ae:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	2200      	movs	r2, #0
 80025b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	685a      	ldr	r2, [r3, #4]
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f042 0210 	orr.w	r2, r2, #16
 80025c6:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	68da      	ldr	r2, [r3, #12]
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f042 0201 	orr.w	r2, r2, #1
 80025d6:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	3340      	adds	r3, #64	; 0x40
 80025e2:	4619      	mov	r1, r3
 80025e4:	68ba      	ldr	r2, [r7, #8]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	f001 f8ba 	bl	8003760 <HAL_DMA_Start_IT>
 80025ec:	4603      	mov	r3, r0
 80025ee:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4618      	mov	r0, r3
 80025f6:	f7ff fdd7 	bl	80021a8 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80025fa:	e00d      	b.n	8002618 <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2200      	movs	r2, #0
 8002600:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8002604:	e008      	b.n	8002618 <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2200      	movs	r2, #0
 800260e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8002612:	e001      	b.n	8002618 <HAL_ADC_Start_DMA+0x150>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002614:	2302      	movs	r3, #2
 8002616:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002618:	7dfb      	ldrb	r3, [r7, #23]
}
 800261a:	4618      	mov	r0, r3
 800261c:	3718      	adds	r7, #24
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	50040300 	.word	0x50040300
 8002628:	50040200 	.word	0x50040200
 800262c:	50040100 	.word	0x50040100
 8002630:	50040000 	.word	0x50040000
 8002634:	08002fdf 	.word	0x08002fdf
 8002638:	080030b7 	.word	0x080030b7
 800263c:	080030d3 	.word	0x080030d3

08002640 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002648:	bf00      	nop
 800264a:	370c      	adds	r7, #12
 800264c:	46bd      	mov	sp, r7
 800264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002652:	4770      	bx	lr

08002654 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002654:	b480      	push	{r7}
 8002656:	b083      	sub	sp, #12
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800265c:	bf00      	nop
 800265e:	370c      	adds	r7, #12
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr

08002668 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002670:	bf00      	nop
 8002672:	370c      	adds	r7, #12
 8002674:	46bd      	mov	sp, r7
 8002676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267a:	4770      	bx	lr

0800267c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b0b6      	sub	sp, #216	; 0xd8
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
 8002684:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002686:	2300      	movs	r3, #0
 8002688:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800268c:	2300      	movs	r3, #0
 800268e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002696:	2b01      	cmp	r3, #1
 8002698:	d101      	bne.n	800269e <HAL_ADC_ConfigChannel+0x22>
 800269a:	2302      	movs	r3, #2
 800269c:	e3c7      	b.n	8002e2e <HAL_ADC_ConfigChannel+0x7b2>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2201      	movs	r2, #1
 80026a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4618      	mov	r0, r3
 80026ac:	f7ff fd90 	bl	80021d0 <LL_ADC_REG_IsConversionOngoing>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	f040 83a8 	bne.w	8002e08 <HAL_ADC_ConfigChannel+0x78c>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	2b05      	cmp	r3, #5
 80026be:	d824      	bhi.n	800270a <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	3b02      	subs	r3, #2
 80026c6:	2b03      	cmp	r3, #3
 80026c8:	d81b      	bhi.n	8002702 <HAL_ADC_ConfigChannel+0x86>
 80026ca:	a201      	add	r2, pc, #4	; (adr r2, 80026d0 <HAL_ADC_ConfigChannel+0x54>)
 80026cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026d0:	080026e1 	.word	0x080026e1
 80026d4:	080026e9 	.word	0x080026e9
 80026d8:	080026f1 	.word	0x080026f1
 80026dc:	080026f9 	.word	0x080026f9
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	220c      	movs	r2, #12
 80026e4:	605a      	str	r2, [r3, #4]
          break;
 80026e6:	e011      	b.n	800270c <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	2212      	movs	r2, #18
 80026ec:	605a      	str	r2, [r3, #4]
          break;
 80026ee:	e00d      	b.n	800270c <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	2218      	movs	r2, #24
 80026f4:	605a      	str	r2, [r3, #4]
          break;
 80026f6:	e009      	b.n	800270c <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80026fe:	605a      	str	r2, [r3, #4]
          break;
 8002700:	e004      	b.n	800270c <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	2206      	movs	r2, #6
 8002706:	605a      	str	r2, [r3, #4]
          break;
 8002708:	e000      	b.n	800270c <HAL_ADC_ConfigChannel+0x90>
      }
    }
 800270a:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6818      	ldr	r0, [r3, #0]
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	6859      	ldr	r1, [r3, #4]
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	461a      	mov	r2, r3
 800271a:	f7ff fc1f 	bl	8001f5c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4618      	mov	r0, r3
 8002724:	f7ff fd54 	bl	80021d0 <LL_ADC_REG_IsConversionOngoing>
 8002728:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4618      	mov	r0, r3
 8002732:	f7ff fd60 	bl	80021f6 <LL_ADC_INJ_IsConversionOngoing>
 8002736:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800273a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800273e:	2b00      	cmp	r3, #0
 8002740:	f040 81a6 	bne.w	8002a90 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002744:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002748:	2b00      	cmp	r3, #0
 800274a:	f040 81a1 	bne.w	8002a90 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6818      	ldr	r0, [r3, #0]
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	6819      	ldr	r1, [r3, #0]
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	689b      	ldr	r3, [r3, #8]
 800275a:	461a      	mov	r2, r3
 800275c:	f7ff fc2a 	bl	8001fb4 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	695a      	ldr	r2, [r3, #20]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	68db      	ldr	r3, [r3, #12]
 800276a:	08db      	lsrs	r3, r3, #3
 800276c:	f003 0303 	and.w	r3, r3, #3
 8002770:	005b      	lsls	r3, r3, #1
 8002772:	fa02 f303 	lsl.w	r3, r2, r3
 8002776:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	691b      	ldr	r3, [r3, #16]
 800277e:	2b04      	cmp	r3, #4
 8002780:	d00a      	beq.n	8002798 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6818      	ldr	r0, [r3, #0]
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	6919      	ldr	r1, [r3, #16]
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002792:	f7ff fb7b 	bl	8001e8c <LL_ADC_SetOffset>
 8002796:	e17b      	b.n	8002a90 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	2100      	movs	r1, #0
 800279e:	4618      	mov	r0, r3
 80027a0:	f7ff fb98 	bl	8001ed4 <LL_ADC_GetOffsetChannel>
 80027a4:	4603      	mov	r3, r0
 80027a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d10a      	bne.n	80027c4 <HAL_ADC_ConfigChannel+0x148>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	2100      	movs	r1, #0
 80027b4:	4618      	mov	r0, r3
 80027b6:	f7ff fb8d 	bl	8001ed4 <LL_ADC_GetOffsetChannel>
 80027ba:	4603      	mov	r3, r0
 80027bc:	0e9b      	lsrs	r3, r3, #26
 80027be:	f003 021f 	and.w	r2, r3, #31
 80027c2:	e01e      	b.n	8002802 <HAL_ADC_ConfigChannel+0x186>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	2100      	movs	r1, #0
 80027ca:	4618      	mov	r0, r3
 80027cc:	f7ff fb82 	bl	8001ed4 <LL_ADC_GetOffsetChannel>
 80027d0:	4603      	mov	r3, r0
 80027d2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80027da:	fa93 f3a3 	rbit	r3, r3
 80027de:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80027e2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80027e6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80027ea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d101      	bne.n	80027f6 <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 80027f2:	2320      	movs	r3, #32
 80027f4:	e004      	b.n	8002800 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 80027f6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80027fa:	fab3 f383 	clz	r3, r3
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800280a:	2b00      	cmp	r3, #0
 800280c:	d105      	bne.n	800281a <HAL_ADC_ConfigChannel+0x19e>
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	0e9b      	lsrs	r3, r3, #26
 8002814:	f003 031f 	and.w	r3, r3, #31
 8002818:	e018      	b.n	800284c <HAL_ADC_ConfigChannel+0x1d0>
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002822:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002826:	fa93 f3a3 	rbit	r3, r3
 800282a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800282e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002832:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002836:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800283a:	2b00      	cmp	r3, #0
 800283c:	d101      	bne.n	8002842 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 800283e:	2320      	movs	r3, #32
 8002840:	e004      	b.n	800284c <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8002842:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002846:	fab3 f383 	clz	r3, r3
 800284a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800284c:	429a      	cmp	r2, r3
 800284e:	d106      	bne.n	800285e <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	2200      	movs	r2, #0
 8002856:	2100      	movs	r1, #0
 8002858:	4618      	mov	r0, r3
 800285a:	f7ff fb51 	bl	8001f00 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	2101      	movs	r1, #1
 8002864:	4618      	mov	r0, r3
 8002866:	f7ff fb35 	bl	8001ed4 <LL_ADC_GetOffsetChannel>
 800286a:	4603      	mov	r3, r0
 800286c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002870:	2b00      	cmp	r3, #0
 8002872:	d10a      	bne.n	800288a <HAL_ADC_ConfigChannel+0x20e>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	2101      	movs	r1, #1
 800287a:	4618      	mov	r0, r3
 800287c:	f7ff fb2a 	bl	8001ed4 <LL_ADC_GetOffsetChannel>
 8002880:	4603      	mov	r3, r0
 8002882:	0e9b      	lsrs	r3, r3, #26
 8002884:	f003 021f 	and.w	r2, r3, #31
 8002888:	e01e      	b.n	80028c8 <HAL_ADC_ConfigChannel+0x24c>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	2101      	movs	r1, #1
 8002890:	4618      	mov	r0, r3
 8002892:	f7ff fb1f 	bl	8001ed4 <LL_ADC_GetOffsetChannel>
 8002896:	4603      	mov	r3, r0
 8002898:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800289c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80028a0:	fa93 f3a3 	rbit	r3, r3
 80028a4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80028a8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80028ac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80028b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d101      	bne.n	80028bc <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 80028b8:	2320      	movs	r3, #32
 80028ba:	e004      	b.n	80028c6 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 80028bc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80028c0:	fab3 f383 	clz	r3, r3
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d105      	bne.n	80028e0 <HAL_ADC_ConfigChannel+0x264>
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	0e9b      	lsrs	r3, r3, #26
 80028da:	f003 031f 	and.w	r3, r3, #31
 80028de:	e018      	b.n	8002912 <HAL_ADC_ConfigChannel+0x296>
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80028ec:	fa93 f3a3 	rbit	r3, r3
 80028f0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80028f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80028f8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80028fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002900:	2b00      	cmp	r3, #0
 8002902:	d101      	bne.n	8002908 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8002904:	2320      	movs	r3, #32
 8002906:	e004      	b.n	8002912 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8002908:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800290c:	fab3 f383 	clz	r3, r3
 8002910:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002912:	429a      	cmp	r2, r3
 8002914:	d106      	bne.n	8002924 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	2200      	movs	r2, #0
 800291c:	2101      	movs	r1, #1
 800291e:	4618      	mov	r0, r3
 8002920:	f7ff faee 	bl	8001f00 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	2102      	movs	r1, #2
 800292a:	4618      	mov	r0, r3
 800292c:	f7ff fad2 	bl	8001ed4 <LL_ADC_GetOffsetChannel>
 8002930:	4603      	mov	r3, r0
 8002932:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002936:	2b00      	cmp	r3, #0
 8002938:	d10a      	bne.n	8002950 <HAL_ADC_ConfigChannel+0x2d4>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	2102      	movs	r1, #2
 8002940:	4618      	mov	r0, r3
 8002942:	f7ff fac7 	bl	8001ed4 <LL_ADC_GetOffsetChannel>
 8002946:	4603      	mov	r3, r0
 8002948:	0e9b      	lsrs	r3, r3, #26
 800294a:	f003 021f 	and.w	r2, r3, #31
 800294e:	e01e      	b.n	800298e <HAL_ADC_ConfigChannel+0x312>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	2102      	movs	r1, #2
 8002956:	4618      	mov	r0, r3
 8002958:	f7ff fabc 	bl	8001ed4 <LL_ADC_GetOffsetChannel>
 800295c:	4603      	mov	r3, r0
 800295e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002962:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002966:	fa93 f3a3 	rbit	r3, r3
 800296a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800296e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002972:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002976:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800297a:	2b00      	cmp	r3, #0
 800297c:	d101      	bne.n	8002982 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 800297e:	2320      	movs	r3, #32
 8002980:	e004      	b.n	800298c <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8002982:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002986:	fab3 f383 	clz	r3, r3
 800298a:	b2db      	uxtb	r3, r3
 800298c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002996:	2b00      	cmp	r3, #0
 8002998:	d105      	bne.n	80029a6 <HAL_ADC_ConfigChannel+0x32a>
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	0e9b      	lsrs	r3, r3, #26
 80029a0:	f003 031f 	and.w	r3, r3, #31
 80029a4:	e016      	b.n	80029d4 <HAL_ADC_ConfigChannel+0x358>
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80029b2:	fa93 f3a3 	rbit	r3, r3
 80029b6:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80029b8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80029ba:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80029be:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d101      	bne.n	80029ca <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 80029c6:	2320      	movs	r3, #32
 80029c8:	e004      	b.n	80029d4 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 80029ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80029ce:	fab3 f383 	clz	r3, r3
 80029d2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d106      	bne.n	80029e6 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	2200      	movs	r2, #0
 80029de:	2102      	movs	r1, #2
 80029e0:	4618      	mov	r0, r3
 80029e2:	f7ff fa8d 	bl	8001f00 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	2103      	movs	r1, #3
 80029ec:	4618      	mov	r0, r3
 80029ee:	f7ff fa71 	bl	8001ed4 <LL_ADC_GetOffsetChannel>
 80029f2:	4603      	mov	r3, r0
 80029f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d10a      	bne.n	8002a12 <HAL_ADC_ConfigChannel+0x396>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	2103      	movs	r1, #3
 8002a02:	4618      	mov	r0, r3
 8002a04:	f7ff fa66 	bl	8001ed4 <LL_ADC_GetOffsetChannel>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	0e9b      	lsrs	r3, r3, #26
 8002a0c:	f003 021f 	and.w	r2, r3, #31
 8002a10:	e017      	b.n	8002a42 <HAL_ADC_ConfigChannel+0x3c6>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	2103      	movs	r1, #3
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f7ff fa5b 	bl	8001ed4 <LL_ADC_GetOffsetChannel>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a22:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a24:	fa93 f3a3 	rbit	r3, r3
 8002a28:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002a2a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002a2c:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002a2e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d101      	bne.n	8002a38 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8002a34:	2320      	movs	r3, #32
 8002a36:	e003      	b.n	8002a40 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8002a38:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002a3a:	fab3 f383 	clz	r3, r3
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d105      	bne.n	8002a5a <HAL_ADC_ConfigChannel+0x3de>
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	0e9b      	lsrs	r3, r3, #26
 8002a54:	f003 031f 	and.w	r3, r3, #31
 8002a58:	e011      	b.n	8002a7e <HAL_ADC_ConfigChannel+0x402>
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a60:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002a62:	fa93 f3a3 	rbit	r3, r3
 8002a66:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002a68:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002a6a:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002a6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d101      	bne.n	8002a76 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8002a72:	2320      	movs	r3, #32
 8002a74:	e003      	b.n	8002a7e <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8002a76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a78:	fab3 f383 	clz	r3, r3
 8002a7c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002a7e:	429a      	cmp	r2, r3
 8002a80:	d106      	bne.n	8002a90 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	2200      	movs	r2, #0
 8002a88:	2103      	movs	r1, #3
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f7ff fa38 	bl	8001f00 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4618      	mov	r0, r3
 8002a96:	f7ff fb61 	bl	800215c <LL_ADC_IsEnabled>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	f040 813f 	bne.w	8002d20 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6818      	ldr	r0, [r3, #0]
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	6819      	ldr	r1, [r3, #0]
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	68db      	ldr	r3, [r3, #12]
 8002aae:	461a      	mov	r2, r3
 8002ab0:	f7ff faac 	bl	800200c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	4a8e      	ldr	r2, [pc, #568]	; (8002cf4 <HAL_ADC_ConfigChannel+0x678>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	f040 8130 	bne.w	8002d20 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d10b      	bne.n	8002ae8 <HAL_ADC_ConfigChannel+0x46c>
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	0e9b      	lsrs	r3, r3, #26
 8002ad6:	3301      	adds	r3, #1
 8002ad8:	f003 031f 	and.w	r3, r3, #31
 8002adc:	2b09      	cmp	r3, #9
 8002ade:	bf94      	ite	ls
 8002ae0:	2301      	movls	r3, #1
 8002ae2:	2300      	movhi	r3, #0
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	e019      	b.n	8002b1c <HAL_ADC_ConfigChannel+0x4a0>
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002af0:	fa93 f3a3 	rbit	r3, r3
 8002af4:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002af6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002af8:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002afa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d101      	bne.n	8002b04 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8002b00:	2320      	movs	r3, #32
 8002b02:	e003      	b.n	8002b0c <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8002b04:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002b06:	fab3 f383 	clz	r3, r3
 8002b0a:	b2db      	uxtb	r3, r3
 8002b0c:	3301      	adds	r3, #1
 8002b0e:	f003 031f 	and.w	r3, r3, #31
 8002b12:	2b09      	cmp	r3, #9
 8002b14:	bf94      	ite	ls
 8002b16:	2301      	movls	r3, #1
 8002b18:	2300      	movhi	r3, #0
 8002b1a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d079      	beq.n	8002c14 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d107      	bne.n	8002b3c <HAL_ADC_ConfigChannel+0x4c0>
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	0e9b      	lsrs	r3, r3, #26
 8002b32:	3301      	adds	r3, #1
 8002b34:	069b      	lsls	r3, r3, #26
 8002b36:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b3a:	e015      	b.n	8002b68 <HAL_ADC_ConfigChannel+0x4ec>
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002b44:	fa93 f3a3 	rbit	r3, r3
 8002b48:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002b4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b4c:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002b4e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d101      	bne.n	8002b58 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8002b54:	2320      	movs	r3, #32
 8002b56:	e003      	b.n	8002b60 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8002b58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b5a:	fab3 f383 	clz	r3, r3
 8002b5e:	b2db      	uxtb	r3, r3
 8002b60:	3301      	adds	r3, #1
 8002b62:	069b      	lsls	r3, r3, #26
 8002b64:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d109      	bne.n	8002b88 <HAL_ADC_ConfigChannel+0x50c>
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	0e9b      	lsrs	r3, r3, #26
 8002b7a:	3301      	adds	r3, #1
 8002b7c:	f003 031f 	and.w	r3, r3, #31
 8002b80:	2101      	movs	r1, #1
 8002b82:	fa01 f303 	lsl.w	r3, r1, r3
 8002b86:	e017      	b.n	8002bb8 <HAL_ADC_ConfigChannel+0x53c>
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b90:	fa93 f3a3 	rbit	r3, r3
 8002b94:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002b96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b98:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002b9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d101      	bne.n	8002ba4 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8002ba0:	2320      	movs	r3, #32
 8002ba2:	e003      	b.n	8002bac <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8002ba4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ba6:	fab3 f383 	clz	r3, r3
 8002baa:	b2db      	uxtb	r3, r3
 8002bac:	3301      	adds	r3, #1
 8002bae:	f003 031f 	and.w	r3, r3, #31
 8002bb2:	2101      	movs	r1, #1
 8002bb4:	fa01 f303 	lsl.w	r3, r1, r3
 8002bb8:	ea42 0103 	orr.w	r1, r2, r3
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d10a      	bne.n	8002bde <HAL_ADC_ConfigChannel+0x562>
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	0e9b      	lsrs	r3, r3, #26
 8002bce:	3301      	adds	r3, #1
 8002bd0:	f003 021f 	and.w	r2, r3, #31
 8002bd4:	4613      	mov	r3, r2
 8002bd6:	005b      	lsls	r3, r3, #1
 8002bd8:	4413      	add	r3, r2
 8002bda:	051b      	lsls	r3, r3, #20
 8002bdc:	e018      	b.n	8002c10 <HAL_ADC_ConfigChannel+0x594>
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002be4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002be6:	fa93 f3a3 	rbit	r3, r3
 8002bea:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002bec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bee:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002bf0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d101      	bne.n	8002bfa <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8002bf6:	2320      	movs	r3, #32
 8002bf8:	e003      	b.n	8002c02 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8002bfa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002bfc:	fab3 f383 	clz	r3, r3
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	3301      	adds	r3, #1
 8002c04:	f003 021f 	and.w	r2, r3, #31
 8002c08:	4613      	mov	r3, r2
 8002c0a:	005b      	lsls	r3, r3, #1
 8002c0c:	4413      	add	r3, r2
 8002c0e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c10:	430b      	orrs	r3, r1
 8002c12:	e080      	b.n	8002d16 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d107      	bne.n	8002c30 <HAL_ADC_ConfigChannel+0x5b4>
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	0e9b      	lsrs	r3, r3, #26
 8002c26:	3301      	adds	r3, #1
 8002c28:	069b      	lsls	r3, r3, #26
 8002c2a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c2e:	e015      	b.n	8002c5c <HAL_ADC_ConfigChannel+0x5e0>
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c38:	fa93 f3a3 	rbit	r3, r3
 8002c3c:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002c3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c40:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d101      	bne.n	8002c4c <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8002c48:	2320      	movs	r3, #32
 8002c4a:	e003      	b.n	8002c54 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8002c4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c4e:	fab3 f383 	clz	r3, r3
 8002c52:	b2db      	uxtb	r3, r3
 8002c54:	3301      	adds	r3, #1
 8002c56:	069b      	lsls	r3, r3, #26
 8002c58:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d109      	bne.n	8002c7c <HAL_ADC_ConfigChannel+0x600>
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	0e9b      	lsrs	r3, r3, #26
 8002c6e:	3301      	adds	r3, #1
 8002c70:	f003 031f 	and.w	r3, r3, #31
 8002c74:	2101      	movs	r1, #1
 8002c76:	fa01 f303 	lsl.w	r3, r1, r3
 8002c7a:	e017      	b.n	8002cac <HAL_ADC_ConfigChannel+0x630>
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c82:	6a3b      	ldr	r3, [r7, #32]
 8002c84:	fa93 f3a3 	rbit	r3, r3
 8002c88:	61fb      	str	r3, [r7, #28]
  return result;
 8002c8a:	69fb      	ldr	r3, [r7, #28]
 8002c8c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d101      	bne.n	8002c98 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8002c94:	2320      	movs	r3, #32
 8002c96:	e003      	b.n	8002ca0 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8002c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c9a:	fab3 f383 	clz	r3, r3
 8002c9e:	b2db      	uxtb	r3, r3
 8002ca0:	3301      	adds	r3, #1
 8002ca2:	f003 031f 	and.w	r3, r3, #31
 8002ca6:	2101      	movs	r1, #1
 8002ca8:	fa01 f303 	lsl.w	r3, r1, r3
 8002cac:	ea42 0103 	orr.w	r1, r2, r3
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d10d      	bne.n	8002cd8 <HAL_ADC_ConfigChannel+0x65c>
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	0e9b      	lsrs	r3, r3, #26
 8002cc2:	3301      	adds	r3, #1
 8002cc4:	f003 021f 	and.w	r2, r3, #31
 8002cc8:	4613      	mov	r3, r2
 8002cca:	005b      	lsls	r3, r3, #1
 8002ccc:	4413      	add	r3, r2
 8002cce:	3b1e      	subs	r3, #30
 8002cd0:	051b      	lsls	r3, r3, #20
 8002cd2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002cd6:	e01d      	b.n	8002d14 <HAL_ADC_ConfigChannel+0x698>
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	fa93 f3a3 	rbit	r3, r3
 8002ce4:	613b      	str	r3, [r7, #16]
  return result;
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002cea:	69bb      	ldr	r3, [r7, #24]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d103      	bne.n	8002cf8 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8002cf0:	2320      	movs	r3, #32
 8002cf2:	e005      	b.n	8002d00 <HAL_ADC_ConfigChannel+0x684>
 8002cf4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002cf8:	69bb      	ldr	r3, [r7, #24]
 8002cfa:	fab3 f383 	clz	r3, r3
 8002cfe:	b2db      	uxtb	r3, r3
 8002d00:	3301      	adds	r3, #1
 8002d02:	f003 021f 	and.w	r2, r3, #31
 8002d06:	4613      	mov	r3, r2
 8002d08:	005b      	lsls	r3, r3, #1
 8002d0a:	4413      	add	r3, r2
 8002d0c:	3b1e      	subs	r3, #30
 8002d0e:	051b      	lsls	r3, r3, #20
 8002d10:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d14:	430b      	orrs	r3, r1
 8002d16:	683a      	ldr	r2, [r7, #0]
 8002d18:	6892      	ldr	r2, [r2, #8]
 8002d1a:	4619      	mov	r1, r3
 8002d1c:	f7ff f94a 	bl	8001fb4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	4b44      	ldr	r3, [pc, #272]	; (8002e38 <HAL_ADC_ConfigChannel+0x7bc>)
 8002d26:	4013      	ands	r3, r2
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d07a      	beq.n	8002e22 <HAL_ADC_ConfigChannel+0x7a6>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002d2c:	4843      	ldr	r0, [pc, #268]	; (8002e3c <HAL_ADC_ConfigChannel+0x7c0>)
 8002d2e:	f7ff f89f 	bl	8001e70 <LL_ADC_GetCommonPathInternalCh>
 8002d32:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a41      	ldr	r2, [pc, #260]	; (8002e40 <HAL_ADC_ConfigChannel+0x7c4>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d12c      	bne.n	8002d9a <HAL_ADC_ConfigChannel+0x71e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002d40:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002d44:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d126      	bne.n	8002d9a <HAL_ADC_ConfigChannel+0x71e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a3c      	ldr	r2, [pc, #240]	; (8002e44 <HAL_ADC_ConfigChannel+0x7c8>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d004      	beq.n	8002d60 <HAL_ADC_ConfigChannel+0x6e4>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a3b      	ldr	r2, [pc, #236]	; (8002e48 <HAL_ADC_ConfigChannel+0x7cc>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d15d      	bne.n	8002e1c <HAL_ADC_ConfigChannel+0x7a0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d60:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002d64:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002d68:	4619      	mov	r1, r3
 8002d6a:	4834      	ldr	r0, [pc, #208]	; (8002e3c <HAL_ADC_ConfigChannel+0x7c0>)
 8002d6c:	f7ff f86d 	bl	8001e4a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002d70:	4b36      	ldr	r3, [pc, #216]	; (8002e4c <HAL_ADC_ConfigChannel+0x7d0>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	099b      	lsrs	r3, r3, #6
 8002d76:	4a36      	ldr	r2, [pc, #216]	; (8002e50 <HAL_ADC_ConfigChannel+0x7d4>)
 8002d78:	fba2 2303 	umull	r2, r3, r2, r3
 8002d7c:	099b      	lsrs	r3, r3, #6
 8002d7e:	1c5a      	adds	r2, r3, #1
 8002d80:	4613      	mov	r3, r2
 8002d82:	005b      	lsls	r3, r3, #1
 8002d84:	4413      	add	r3, r2
 8002d86:	009b      	lsls	r3, r3, #2
 8002d88:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002d8a:	e002      	b.n	8002d92 <HAL_ADC_ConfigChannel+0x716>
          {
            wait_loop_index--;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	3b01      	subs	r3, #1
 8002d90:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d1f9      	bne.n	8002d8c <HAL_ADC_ConfigChannel+0x710>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002d98:	e040      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x7a0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a2d      	ldr	r2, [pc, #180]	; (8002e54 <HAL_ADC_ConfigChannel+0x7d8>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d118      	bne.n	8002dd6 <HAL_ADC_ConfigChannel+0x75a>
 8002da4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002da8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d112      	bne.n	8002dd6 <HAL_ADC_ConfigChannel+0x75a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a23      	ldr	r2, [pc, #140]	; (8002e44 <HAL_ADC_ConfigChannel+0x7c8>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d004      	beq.n	8002dc4 <HAL_ADC_ConfigChannel+0x748>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a22      	ldr	r2, [pc, #136]	; (8002e48 <HAL_ADC_ConfigChannel+0x7cc>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d12d      	bne.n	8002e20 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002dc4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002dc8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002dcc:	4619      	mov	r1, r3
 8002dce:	481b      	ldr	r0, [pc, #108]	; (8002e3c <HAL_ADC_ConfigChannel+0x7c0>)
 8002dd0:	f7ff f83b 	bl	8001e4a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002dd4:	e024      	b.n	8002e20 <HAL_ADC_ConfigChannel+0x7a4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a1f      	ldr	r2, [pc, #124]	; (8002e58 <HAL_ADC_ConfigChannel+0x7dc>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d120      	bne.n	8002e22 <HAL_ADC_ConfigChannel+0x7a6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002de0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002de4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d11a      	bne.n	8002e22 <HAL_ADC_ConfigChannel+0x7a6>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a14      	ldr	r2, [pc, #80]	; (8002e44 <HAL_ADC_ConfigChannel+0x7c8>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d115      	bne.n	8002e22 <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002df6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002dfa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002dfe:	4619      	mov	r1, r3
 8002e00:	480e      	ldr	r0, [pc, #56]	; (8002e3c <HAL_ADC_ConfigChannel+0x7c0>)
 8002e02:	f7ff f822 	bl	8001e4a <LL_ADC_SetCommonPathInternalCh>
 8002e06:	e00c      	b.n	8002e22 <HAL_ADC_ConfigChannel+0x7a6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e0c:	f043 0220 	orr.w	r2, r3, #32
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002e14:	2301      	movs	r3, #1
 8002e16:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8002e1a:	e002      	b.n	8002e22 <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002e1c:	bf00      	nop
 8002e1e:	e000      	b.n	8002e22 <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002e20:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2200      	movs	r2, #0
 8002e26:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002e2a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	37d8      	adds	r7, #216	; 0xd8
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	80080000 	.word	0x80080000
 8002e3c:	50040300 	.word	0x50040300
 8002e40:	c7520000 	.word	0xc7520000
 8002e44:	50040000 	.word	0x50040000
 8002e48:	50040200 	.word	0x50040200
 8002e4c:	20000008 	.word	0x20000008
 8002e50:	053e2d63 	.word	0x053e2d63
 8002e54:	cb840000 	.word	0xcb840000
 8002e58:	80000001 	.word	0x80000001

08002e5c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b084      	sub	sp, #16
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f7ff f977 	bl	800215c <LL_ADC_IsEnabled>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d14d      	bne.n	8002f10 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	689a      	ldr	r2, [r3, #8]
 8002e7a:	4b28      	ldr	r3, [pc, #160]	; (8002f1c <ADC_Enable+0xc0>)
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d00d      	beq.n	8002e9e <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e86:	f043 0210 	orr.w	r2, r3, #16
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e92:	f043 0201 	orr.w	r2, r3, #1
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e039      	b.n	8002f12 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f7ff f932 	bl	800210c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002ea8:	f7fe ff8c 	bl	8001dc4 <HAL_GetTick>
 8002eac:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002eae:	e028      	b.n	8002f02 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f7ff f951 	bl	800215c <LL_ADC_IsEnabled>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d104      	bne.n	8002eca <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f7ff f921 	bl	800210c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002eca:	f7fe ff7b 	bl	8001dc4 <HAL_GetTick>
 8002ece:	4602      	mov	r2, r0
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	1ad3      	subs	r3, r2, r3
 8002ed4:	2b02      	cmp	r3, #2
 8002ed6:	d914      	bls.n	8002f02 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 0301 	and.w	r3, r3, #1
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	d00d      	beq.n	8002f02 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002eea:	f043 0210 	orr.w	r2, r3, #16
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ef6:	f043 0201 	orr.w	r2, r3, #1
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e007      	b.n	8002f12 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f003 0301 	and.w	r3, r3, #1
 8002f0c:	2b01      	cmp	r3, #1
 8002f0e:	d1cf      	bne.n	8002eb0 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002f10:	2300      	movs	r3, #0
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3710      	adds	r7, #16
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	8000003f 	.word	0x8000003f

08002f20 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b084      	sub	sp, #16
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f7ff f928 	bl	8002182 <LL_ADC_IsDisableOngoing>
 8002f32:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f7ff f90f 	bl	800215c <LL_ADC_IsEnabled>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d047      	beq.n	8002fd4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d144      	bne.n	8002fd4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	f003 030d 	and.w	r3, r3, #13
 8002f54:	2b01      	cmp	r3, #1
 8002f56:	d10c      	bne.n	8002f72 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f7ff f8e9 	bl	8002134 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	2203      	movs	r2, #3
 8002f68:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002f6a:	f7fe ff2b 	bl	8001dc4 <HAL_GetTick>
 8002f6e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002f70:	e029      	b.n	8002fc6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f76:	f043 0210 	orr.w	r2, r3, #16
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f82:	f043 0201 	orr.w	r2, r3, #1
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e023      	b.n	8002fd6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002f8e:	f7fe ff19 	bl	8001dc4 <HAL_GetTick>
 8002f92:	4602      	mov	r2, r0
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	1ad3      	subs	r3, r2, r3
 8002f98:	2b02      	cmp	r3, #2
 8002f9a:	d914      	bls.n	8002fc6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	f003 0301 	and.w	r3, r3, #1
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d00d      	beq.n	8002fc6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fae:	f043 0210 	orr.w	r2, r3, #16
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fba:	f043 0201 	orr.w	r2, r3, #1
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e007      	b.n	8002fd6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	f003 0301 	and.w	r3, r3, #1
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d1dc      	bne.n	8002f8e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002fd4:	2300      	movs	r3, #0
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	3710      	adds	r7, #16
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}

08002fde <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002fde:	b580      	push	{r7, lr}
 8002fe0:	b084      	sub	sp, #16
 8002fe2:	af00      	add	r7, sp, #0
 8002fe4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fea:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ff0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d14b      	bne.n	8003090 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ffc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 0308 	and.w	r3, r3, #8
 800300e:	2b00      	cmp	r3, #0
 8003010:	d021      	beq.n	8003056 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4618      	mov	r0, r3
 8003018:	f7fe ff8d 	bl	8001f36 <LL_ADC_REG_IsTriggerSourceSWStart>
 800301c:	4603      	mov	r3, r0
 800301e:	2b00      	cmp	r3, #0
 8003020:	d032      	beq.n	8003088 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	68db      	ldr	r3, [r3, #12]
 8003028:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800302c:	2b00      	cmp	r3, #0
 800302e:	d12b      	bne.n	8003088 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003034:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003040:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003044:	2b00      	cmp	r3, #0
 8003046:	d11f      	bne.n	8003088 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800304c:	f043 0201 	orr.w	r2, r3, #1
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	655a      	str	r2, [r3, #84]	; 0x54
 8003054:	e018      	b.n	8003088 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	68db      	ldr	r3, [r3, #12]
 800305c:	f003 0302 	and.w	r3, r3, #2
 8003060:	2b00      	cmp	r3, #0
 8003062:	d111      	bne.n	8003088 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003068:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003074:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003078:	2b00      	cmp	r3, #0
 800307a:	d105      	bne.n	8003088 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003080:	f043 0201 	orr.w	r2, r3, #1
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003088:	68f8      	ldr	r0, [r7, #12]
 800308a:	f7ff fad9 	bl	8002640 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800308e:	e00e      	b.n	80030ae <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003094:	f003 0310 	and.w	r3, r3, #16
 8003098:	2b00      	cmp	r3, #0
 800309a:	d003      	beq.n	80030a4 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800309c:	68f8      	ldr	r0, [r7, #12]
 800309e:	f7ff fae3 	bl	8002668 <HAL_ADC_ErrorCallback>
}
 80030a2:	e004      	b.n	80030ae <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030aa:	6878      	ldr	r0, [r7, #4]
 80030ac:	4798      	blx	r3
}
 80030ae:	bf00      	nop
 80030b0:	3710      	adds	r7, #16
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}

080030b6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80030b6:	b580      	push	{r7, lr}
 80030b8:	b084      	sub	sp, #16
 80030ba:	af00      	add	r7, sp, #0
 80030bc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030c2:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80030c4:	68f8      	ldr	r0, [r7, #12]
 80030c6:	f7ff fac5 	bl	8002654 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80030ca:	bf00      	nop
 80030cc:	3710      	adds	r7, #16
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}

080030d2 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80030d2:	b580      	push	{r7, lr}
 80030d4:	b084      	sub	sp, #16
 80030d6:	af00      	add	r7, sp, #0
 80030d8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030de:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030e4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030f0:	f043 0204 	orr.w	r2, r3, #4
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80030f8:	68f8      	ldr	r0, [r7, #12]
 80030fa:	f7ff fab5 	bl	8002668 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80030fe:	bf00      	nop
 8003100:	3710      	adds	r7, #16
 8003102:	46bd      	mov	sp, r7
 8003104:	bd80      	pop	{r7, pc}

08003106 <LL_ADC_IsEnabled>:
{
 8003106:	b480      	push	{r7}
 8003108:	b083      	sub	sp, #12
 800310a:	af00      	add	r7, sp, #0
 800310c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	f003 0301 	and.w	r3, r3, #1
 8003116:	2b01      	cmp	r3, #1
 8003118:	d101      	bne.n	800311e <LL_ADC_IsEnabled+0x18>
 800311a:	2301      	movs	r3, #1
 800311c:	e000      	b.n	8003120 <LL_ADC_IsEnabled+0x1a>
 800311e:	2300      	movs	r3, #0
}
 8003120:	4618      	mov	r0, r3
 8003122:	370c      	adds	r7, #12
 8003124:	46bd      	mov	sp, r7
 8003126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312a:	4770      	bx	lr

0800312c <LL_ADC_StartCalibration>:
{
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
 8003134:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800313e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003142:	683a      	ldr	r2, [r7, #0]
 8003144:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003148:	4313      	orrs	r3, r2
 800314a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	609a      	str	r2, [r3, #8]
}
 8003152:	bf00      	nop
 8003154:	370c      	adds	r7, #12
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr

0800315e <LL_ADC_IsCalibrationOnGoing>:
{
 800315e:	b480      	push	{r7}
 8003160:	b083      	sub	sp, #12
 8003162:	af00      	add	r7, sp, #0
 8003164:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800316e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003172:	d101      	bne.n	8003178 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003174:	2301      	movs	r3, #1
 8003176:	e000      	b.n	800317a <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003178:	2300      	movs	r3, #0
}
 800317a:	4618      	mov	r0, r3
 800317c:	370c      	adds	r7, #12
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr

08003186 <LL_ADC_REG_IsConversionOngoing>:
{
 8003186:	b480      	push	{r7}
 8003188:	b083      	sub	sp, #12
 800318a:	af00      	add	r7, sp, #0
 800318c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	f003 0304 	and.w	r3, r3, #4
 8003196:	2b04      	cmp	r3, #4
 8003198:	d101      	bne.n	800319e <LL_ADC_REG_IsConversionOngoing+0x18>
 800319a:	2301      	movs	r3, #1
 800319c:	e000      	b.n	80031a0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800319e:	2300      	movs	r3, #0
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	370c      	adds	r7, #12
 80031a4:	46bd      	mov	sp, r7
 80031a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031aa:	4770      	bx	lr

080031ac <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b084      	sub	sp, #16
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
 80031b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80031b6:	2300      	movs	r3, #0
 80031b8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80031c0:	2b01      	cmp	r3, #1
 80031c2:	d101      	bne.n	80031c8 <HAL_ADCEx_Calibration_Start+0x1c>
 80031c4:	2302      	movs	r3, #2
 80031c6:	e04d      	b.n	8003264 <HAL_ADCEx_Calibration_Start+0xb8>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2201      	movs	r2, #1
 80031cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f7ff fea5 	bl	8002f20 <ADC_Disable>
 80031d6:	4603      	mov	r3, r0
 80031d8:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80031da:	7bfb      	ldrb	r3, [r7, #15]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d136      	bne.n	800324e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031e4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80031e8:	f023 0302 	bic.w	r3, r3, #2
 80031ec:	f043 0202 	orr.w	r2, r3, #2
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	6839      	ldr	r1, [r7, #0]
 80031fa:	4618      	mov	r0, r3
 80031fc:	f7ff ff96 	bl	800312c <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003200:	e014      	b.n	800322c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	3301      	adds	r3, #1
 8003206:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 800320e:	d30d      	bcc.n	800322c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003214:	f023 0312 	bic.w	r3, r3, #18
 8003218:	f043 0210 	orr.w	r2, r3, #16
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2200      	movs	r2, #0
 8003224:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	e01b      	b.n	8003264 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4618      	mov	r0, r3
 8003232:	f7ff ff94 	bl	800315e <LL_ADC_IsCalibrationOnGoing>
 8003236:	4603      	mov	r3, r0
 8003238:	2b00      	cmp	r3, #0
 800323a:	d1e2      	bne.n	8003202 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003240:	f023 0303 	bic.w	r3, r3, #3
 8003244:	f043 0201 	orr.w	r2, r3, #1
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	655a      	str	r2, [r3, #84]	; 0x54
 800324c:	e005      	b.n	800325a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003252:	f043 0210 	orr.w	r2, r3, #16
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2200      	movs	r2, #0
 800325e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003262:	7bfb      	ldrb	r3, [r7, #15]
}
 8003264:	4618      	mov	r0, r3
 8003266:	3710      	adds	r7, #16
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}

0800326c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800326c:	b590      	push	{r4, r7, lr}
 800326e:	b09f      	sub	sp, #124	; 0x7c
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
 8003274:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003276:	2300      	movs	r3, #0
 8003278:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003282:	2b01      	cmp	r3, #1
 8003284:	d101      	bne.n	800328a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003286:	2302      	movs	r3, #2
 8003288:	e093      	b.n	80033b2 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2201      	movs	r2, #1
 800328e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8003292:	2300      	movs	r3, #0
 8003294:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8003296:	2300      	movs	r3, #0
 8003298:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a47      	ldr	r2, [pc, #284]	; (80033bc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d102      	bne.n	80032aa <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80032a4:	4b46      	ldr	r3, [pc, #280]	; (80033c0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80032a6:	60bb      	str	r3, [r7, #8]
 80032a8:	e001      	b.n	80032ae <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80032aa:	2300      	movs	r3, #0
 80032ac:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80032ae:	68bb      	ldr	r3, [r7, #8]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d10b      	bne.n	80032cc <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032b8:	f043 0220 	orr.w	r2, r3, #32
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	e072      	b.n	80033b2 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	4618      	mov	r0, r3
 80032d0:	f7ff ff59 	bl	8003186 <LL_ADC_REG_IsConversionOngoing>
 80032d4:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4618      	mov	r0, r3
 80032dc:	f7ff ff53 	bl	8003186 <LL_ADC_REG_IsConversionOngoing>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d154      	bne.n	8003390 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80032e6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d151      	bne.n	8003390 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80032ec:	4b35      	ldr	r3, [pc, #212]	; (80033c4 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80032ee:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d02c      	beq.n	8003352 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80032f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	6859      	ldr	r1, [r3, #4]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800330a:	035b      	lsls	r3, r3, #13
 800330c:	430b      	orrs	r3, r1
 800330e:	431a      	orrs	r2, r3
 8003310:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003312:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003314:	4829      	ldr	r0, [pc, #164]	; (80033bc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003316:	f7ff fef6 	bl	8003106 <LL_ADC_IsEnabled>
 800331a:	4604      	mov	r4, r0
 800331c:	4828      	ldr	r0, [pc, #160]	; (80033c0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800331e:	f7ff fef2 	bl	8003106 <LL_ADC_IsEnabled>
 8003322:	4603      	mov	r3, r0
 8003324:	431c      	orrs	r4, r3
 8003326:	4828      	ldr	r0, [pc, #160]	; (80033c8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003328:	f7ff feed 	bl	8003106 <LL_ADC_IsEnabled>
 800332c:	4603      	mov	r3, r0
 800332e:	4323      	orrs	r3, r4
 8003330:	2b00      	cmp	r3, #0
 8003332:	d137      	bne.n	80033a4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003334:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800333c:	f023 030f 	bic.w	r3, r3, #15
 8003340:	683a      	ldr	r2, [r7, #0]
 8003342:	6811      	ldr	r1, [r2, #0]
 8003344:	683a      	ldr	r2, [r7, #0]
 8003346:	6892      	ldr	r2, [r2, #8]
 8003348:	430a      	orrs	r2, r1
 800334a:	431a      	orrs	r2, r3
 800334c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800334e:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003350:	e028      	b.n	80033a4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003352:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800335a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800335c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800335e:	4817      	ldr	r0, [pc, #92]	; (80033bc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003360:	f7ff fed1 	bl	8003106 <LL_ADC_IsEnabled>
 8003364:	4604      	mov	r4, r0
 8003366:	4816      	ldr	r0, [pc, #88]	; (80033c0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003368:	f7ff fecd 	bl	8003106 <LL_ADC_IsEnabled>
 800336c:	4603      	mov	r3, r0
 800336e:	431c      	orrs	r4, r3
 8003370:	4815      	ldr	r0, [pc, #84]	; (80033c8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003372:	f7ff fec8 	bl	8003106 <LL_ADC_IsEnabled>
 8003376:	4603      	mov	r3, r0
 8003378:	4323      	orrs	r3, r4
 800337a:	2b00      	cmp	r3, #0
 800337c:	d112      	bne.n	80033a4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800337e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003386:	f023 030f 	bic.w	r3, r3, #15
 800338a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800338c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800338e:	e009      	b.n	80033a4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003394:	f043 0220 	orr.w	r2, r3, #32
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80033a2:	e000      	b.n	80033a6 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80033a4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2200      	movs	r2, #0
 80033aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80033ae:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	377c      	adds	r7, #124	; 0x7c
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd90      	pop	{r4, r7, pc}
 80033ba:	bf00      	nop
 80033bc:	50040000 	.word	0x50040000
 80033c0:	50040100 	.word	0x50040100
 80033c4:	50040300 	.word	0x50040300
 80033c8:	50040200 	.word	0x50040200

080033cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b085      	sub	sp, #20
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	f003 0307 	and.w	r3, r3, #7
 80033da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033dc:	4b0c      	ldr	r3, [pc, #48]	; (8003410 <__NVIC_SetPriorityGrouping+0x44>)
 80033de:	68db      	ldr	r3, [r3, #12]
 80033e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033e2:	68ba      	ldr	r2, [r7, #8]
 80033e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80033e8:	4013      	ands	r3, r2
 80033ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80033f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033fe:	4a04      	ldr	r2, [pc, #16]	; (8003410 <__NVIC_SetPriorityGrouping+0x44>)
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	60d3      	str	r3, [r2, #12]
}
 8003404:	bf00      	nop
 8003406:	3714      	adds	r7, #20
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr
 8003410:	e000ed00 	.word	0xe000ed00

08003414 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003414:	b480      	push	{r7}
 8003416:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003418:	4b04      	ldr	r3, [pc, #16]	; (800342c <__NVIC_GetPriorityGrouping+0x18>)
 800341a:	68db      	ldr	r3, [r3, #12]
 800341c:	0a1b      	lsrs	r3, r3, #8
 800341e:	f003 0307 	and.w	r3, r3, #7
}
 8003422:	4618      	mov	r0, r3
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr
 800342c:	e000ed00 	.word	0xe000ed00

08003430 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003430:	b480      	push	{r7}
 8003432:	b083      	sub	sp, #12
 8003434:	af00      	add	r7, sp, #0
 8003436:	4603      	mov	r3, r0
 8003438:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800343a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800343e:	2b00      	cmp	r3, #0
 8003440:	db0b      	blt.n	800345a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003442:	79fb      	ldrb	r3, [r7, #7]
 8003444:	f003 021f 	and.w	r2, r3, #31
 8003448:	4907      	ldr	r1, [pc, #28]	; (8003468 <__NVIC_EnableIRQ+0x38>)
 800344a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800344e:	095b      	lsrs	r3, r3, #5
 8003450:	2001      	movs	r0, #1
 8003452:	fa00 f202 	lsl.w	r2, r0, r2
 8003456:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800345a:	bf00      	nop
 800345c:	370c      	adds	r7, #12
 800345e:	46bd      	mov	sp, r7
 8003460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003464:	4770      	bx	lr
 8003466:	bf00      	nop
 8003468:	e000e100 	.word	0xe000e100

0800346c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	4603      	mov	r3, r0
 8003474:	6039      	str	r1, [r7, #0]
 8003476:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003478:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800347c:	2b00      	cmp	r3, #0
 800347e:	db0a      	blt.n	8003496 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	b2da      	uxtb	r2, r3
 8003484:	490c      	ldr	r1, [pc, #48]	; (80034b8 <__NVIC_SetPriority+0x4c>)
 8003486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800348a:	0112      	lsls	r2, r2, #4
 800348c:	b2d2      	uxtb	r2, r2
 800348e:	440b      	add	r3, r1
 8003490:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003494:	e00a      	b.n	80034ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	b2da      	uxtb	r2, r3
 800349a:	4908      	ldr	r1, [pc, #32]	; (80034bc <__NVIC_SetPriority+0x50>)
 800349c:	79fb      	ldrb	r3, [r7, #7]
 800349e:	f003 030f 	and.w	r3, r3, #15
 80034a2:	3b04      	subs	r3, #4
 80034a4:	0112      	lsls	r2, r2, #4
 80034a6:	b2d2      	uxtb	r2, r2
 80034a8:	440b      	add	r3, r1
 80034aa:	761a      	strb	r2, [r3, #24]
}
 80034ac:	bf00      	nop
 80034ae:	370c      	adds	r7, #12
 80034b0:	46bd      	mov	sp, r7
 80034b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b6:	4770      	bx	lr
 80034b8:	e000e100 	.word	0xe000e100
 80034bc:	e000ed00 	.word	0xe000ed00

080034c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b089      	sub	sp, #36	; 0x24
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	60f8      	str	r0, [r7, #12]
 80034c8:	60b9      	str	r1, [r7, #8]
 80034ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	f003 0307 	and.w	r3, r3, #7
 80034d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034d4:	69fb      	ldr	r3, [r7, #28]
 80034d6:	f1c3 0307 	rsb	r3, r3, #7
 80034da:	2b04      	cmp	r3, #4
 80034dc:	bf28      	it	cs
 80034de:	2304      	movcs	r3, #4
 80034e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034e2:	69fb      	ldr	r3, [r7, #28]
 80034e4:	3304      	adds	r3, #4
 80034e6:	2b06      	cmp	r3, #6
 80034e8:	d902      	bls.n	80034f0 <NVIC_EncodePriority+0x30>
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	3b03      	subs	r3, #3
 80034ee:	e000      	b.n	80034f2 <NVIC_EncodePriority+0x32>
 80034f0:	2300      	movs	r3, #0
 80034f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034f4:	f04f 32ff 	mov.w	r2, #4294967295
 80034f8:	69bb      	ldr	r3, [r7, #24]
 80034fa:	fa02 f303 	lsl.w	r3, r2, r3
 80034fe:	43da      	mvns	r2, r3
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	401a      	ands	r2, r3
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003508:	f04f 31ff 	mov.w	r1, #4294967295
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	fa01 f303 	lsl.w	r3, r1, r3
 8003512:	43d9      	mvns	r1, r3
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003518:	4313      	orrs	r3, r2
         );
}
 800351a:	4618      	mov	r0, r3
 800351c:	3724      	adds	r7, #36	; 0x24
 800351e:	46bd      	mov	sp, r7
 8003520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003524:	4770      	bx	lr
	...

08003528 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b082      	sub	sp, #8
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	3b01      	subs	r3, #1
 8003534:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003538:	d301      	bcc.n	800353e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800353a:	2301      	movs	r3, #1
 800353c:	e00f      	b.n	800355e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800353e:	4a0a      	ldr	r2, [pc, #40]	; (8003568 <SysTick_Config+0x40>)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	3b01      	subs	r3, #1
 8003544:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003546:	210f      	movs	r1, #15
 8003548:	f04f 30ff 	mov.w	r0, #4294967295
 800354c:	f7ff ff8e 	bl	800346c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003550:	4b05      	ldr	r3, [pc, #20]	; (8003568 <SysTick_Config+0x40>)
 8003552:	2200      	movs	r2, #0
 8003554:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003556:	4b04      	ldr	r3, [pc, #16]	; (8003568 <SysTick_Config+0x40>)
 8003558:	2207      	movs	r2, #7
 800355a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800355c:	2300      	movs	r3, #0
}
 800355e:	4618      	mov	r0, r3
 8003560:	3708      	adds	r7, #8
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	e000e010 	.word	0xe000e010

0800356c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b082      	sub	sp, #8
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	f7ff ff29 	bl	80033cc <__NVIC_SetPriorityGrouping>
}
 800357a:	bf00      	nop
 800357c:	3708      	adds	r7, #8
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}

08003582 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003582:	b580      	push	{r7, lr}
 8003584:	b086      	sub	sp, #24
 8003586:	af00      	add	r7, sp, #0
 8003588:	4603      	mov	r3, r0
 800358a:	60b9      	str	r1, [r7, #8]
 800358c:	607a      	str	r2, [r7, #4]
 800358e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003590:	2300      	movs	r3, #0
 8003592:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003594:	f7ff ff3e 	bl	8003414 <__NVIC_GetPriorityGrouping>
 8003598:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800359a:	687a      	ldr	r2, [r7, #4]
 800359c:	68b9      	ldr	r1, [r7, #8]
 800359e:	6978      	ldr	r0, [r7, #20]
 80035a0:	f7ff ff8e 	bl	80034c0 <NVIC_EncodePriority>
 80035a4:	4602      	mov	r2, r0
 80035a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035aa:	4611      	mov	r1, r2
 80035ac:	4618      	mov	r0, r3
 80035ae:	f7ff ff5d 	bl	800346c <__NVIC_SetPriority>
}
 80035b2:	bf00      	nop
 80035b4:	3718      	adds	r7, #24
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}

080035ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035ba:	b580      	push	{r7, lr}
 80035bc:	b082      	sub	sp, #8
 80035be:	af00      	add	r7, sp, #0
 80035c0:	4603      	mov	r3, r0
 80035c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035c8:	4618      	mov	r0, r3
 80035ca:	f7ff ff31 	bl	8003430 <__NVIC_EnableIRQ>
}
 80035ce:	bf00      	nop
 80035d0:	3708      	adds	r7, #8
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}

080035d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035d6:	b580      	push	{r7, lr}
 80035d8:	b082      	sub	sp, #8
 80035da:	af00      	add	r7, sp, #0
 80035dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f7ff ffa2 	bl	8003528 <SysTick_Config>
 80035e4:	4603      	mov	r3, r0
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	3708      	adds	r7, #8
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}
	...

080035f0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b085      	sub	sp, #20
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d101      	bne.n	8003602 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e098      	b.n	8003734 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	461a      	mov	r2, r3
 8003608:	4b4d      	ldr	r3, [pc, #308]	; (8003740 <HAL_DMA_Init+0x150>)
 800360a:	429a      	cmp	r2, r3
 800360c:	d80f      	bhi.n	800362e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	461a      	mov	r2, r3
 8003614:	4b4b      	ldr	r3, [pc, #300]	; (8003744 <HAL_DMA_Init+0x154>)
 8003616:	4413      	add	r3, r2
 8003618:	4a4b      	ldr	r2, [pc, #300]	; (8003748 <HAL_DMA_Init+0x158>)
 800361a:	fba2 2303 	umull	r2, r3, r2, r3
 800361e:	091b      	lsrs	r3, r3, #4
 8003620:	009a      	lsls	r2, r3, #2
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	4a48      	ldr	r2, [pc, #288]	; (800374c <HAL_DMA_Init+0x15c>)
 800362a:	641a      	str	r2, [r3, #64]	; 0x40
 800362c:	e00e      	b.n	800364c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	461a      	mov	r2, r3
 8003634:	4b46      	ldr	r3, [pc, #280]	; (8003750 <HAL_DMA_Init+0x160>)
 8003636:	4413      	add	r3, r2
 8003638:	4a43      	ldr	r2, [pc, #268]	; (8003748 <HAL_DMA_Init+0x158>)
 800363a:	fba2 2303 	umull	r2, r3, r2, r3
 800363e:	091b      	lsrs	r3, r3, #4
 8003640:	009a      	lsls	r2, r3, #2
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	4a42      	ldr	r2, [pc, #264]	; (8003754 <HAL_DMA_Init+0x164>)
 800364a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2202      	movs	r2, #2
 8003650:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003662:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003666:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003670:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	691b      	ldr	r3, [r3, #16]
 8003676:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800367c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	699b      	ldr	r3, [r3, #24]
 8003682:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003688:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6a1b      	ldr	r3, [r3, #32]
 800368e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003690:	68fa      	ldr	r2, [r7, #12]
 8003692:	4313      	orrs	r3, r2
 8003694:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	68fa      	ldr	r2, [r7, #12]
 800369c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80036a6:	d039      	beq.n	800371c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ac:	4a27      	ldr	r2, [pc, #156]	; (800374c <HAL_DMA_Init+0x15c>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d11a      	bne.n	80036e8 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80036b2:	4b29      	ldr	r3, [pc, #164]	; (8003758 <HAL_DMA_Init+0x168>)
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ba:	f003 031c 	and.w	r3, r3, #28
 80036be:	210f      	movs	r1, #15
 80036c0:	fa01 f303 	lsl.w	r3, r1, r3
 80036c4:	43db      	mvns	r3, r3
 80036c6:	4924      	ldr	r1, [pc, #144]	; (8003758 <HAL_DMA_Init+0x168>)
 80036c8:	4013      	ands	r3, r2
 80036ca:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80036cc:	4b22      	ldr	r3, [pc, #136]	; (8003758 <HAL_DMA_Init+0x168>)
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6859      	ldr	r1, [r3, #4]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036d8:	f003 031c 	and.w	r3, r3, #28
 80036dc:	fa01 f303 	lsl.w	r3, r1, r3
 80036e0:	491d      	ldr	r1, [pc, #116]	; (8003758 <HAL_DMA_Init+0x168>)
 80036e2:	4313      	orrs	r3, r2
 80036e4:	600b      	str	r3, [r1, #0]
 80036e6:	e019      	b.n	800371c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80036e8:	4b1c      	ldr	r3, [pc, #112]	; (800375c <HAL_DMA_Init+0x16c>)
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036f0:	f003 031c 	and.w	r3, r3, #28
 80036f4:	210f      	movs	r1, #15
 80036f6:	fa01 f303 	lsl.w	r3, r1, r3
 80036fa:	43db      	mvns	r3, r3
 80036fc:	4917      	ldr	r1, [pc, #92]	; (800375c <HAL_DMA_Init+0x16c>)
 80036fe:	4013      	ands	r3, r2
 8003700:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003702:	4b16      	ldr	r3, [pc, #88]	; (800375c <HAL_DMA_Init+0x16c>)
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6859      	ldr	r1, [r3, #4]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800370e:	f003 031c 	and.w	r3, r3, #28
 8003712:	fa01 f303 	lsl.w	r3, r1, r3
 8003716:	4911      	ldr	r1, [pc, #68]	; (800375c <HAL_DMA_Init+0x16c>)
 8003718:	4313      	orrs	r3, r2
 800371a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2200      	movs	r2, #0
 8003720:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2201      	movs	r2, #1
 8003726:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2200      	movs	r2, #0
 800372e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003732:	2300      	movs	r3, #0
}
 8003734:	4618      	mov	r0, r3
 8003736:	3714      	adds	r7, #20
 8003738:	46bd      	mov	sp, r7
 800373a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373e:	4770      	bx	lr
 8003740:	40020407 	.word	0x40020407
 8003744:	bffdfff8 	.word	0xbffdfff8
 8003748:	cccccccd 	.word	0xcccccccd
 800374c:	40020000 	.word	0x40020000
 8003750:	bffdfbf8 	.word	0xbffdfbf8
 8003754:	40020400 	.word	0x40020400
 8003758:	400200a8 	.word	0x400200a8
 800375c:	400204a8 	.word	0x400204a8

08003760 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b086      	sub	sp, #24
 8003764:	af00      	add	r7, sp, #0
 8003766:	60f8      	str	r0, [r7, #12]
 8003768:	60b9      	str	r1, [r7, #8]
 800376a:	607a      	str	r2, [r7, #4]
 800376c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800376e:	2300      	movs	r3, #0
 8003770:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003778:	2b01      	cmp	r3, #1
 800377a:	d101      	bne.n	8003780 <HAL_DMA_Start_IT+0x20>
 800377c:	2302      	movs	r3, #2
 800377e:	e04b      	b.n	8003818 <HAL_DMA_Start_IT+0xb8>
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2201      	movs	r2, #1
 8003784:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800378e:	b2db      	uxtb	r3, r3
 8003790:	2b01      	cmp	r3, #1
 8003792:	d13a      	bne.n	800380a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2202      	movs	r2, #2
 8003798:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2200      	movs	r2, #0
 80037a0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f022 0201 	bic.w	r2, r2, #1
 80037b0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	687a      	ldr	r2, [r7, #4]
 80037b6:	68b9      	ldr	r1, [r7, #8]
 80037b8:	68f8      	ldr	r0, [r7, #12]
 80037ba:	f000 f8e0 	bl	800397e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d008      	beq.n	80037d8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f042 020e 	orr.w	r2, r2, #14
 80037d4:	601a      	str	r2, [r3, #0]
 80037d6:	e00f      	b.n	80037f8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f022 0204 	bic.w	r2, r2, #4
 80037e6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f042 020a 	orr.w	r2, r2, #10
 80037f6:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f042 0201 	orr.w	r2, r2, #1
 8003806:	601a      	str	r2, [r3, #0]
 8003808:	e005      	b.n	8003816 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2200      	movs	r2, #0
 800380e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003812:	2302      	movs	r3, #2
 8003814:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003816:	7dfb      	ldrb	r3, [r7, #23]
}
 8003818:	4618      	mov	r0, r3
 800381a:	3718      	adds	r7, #24
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}

08003820 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b084      	sub	sp, #16
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800383c:	f003 031c 	and.w	r3, r3, #28
 8003840:	2204      	movs	r2, #4
 8003842:	409a      	lsls	r2, r3
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	4013      	ands	r3, r2
 8003848:	2b00      	cmp	r3, #0
 800384a:	d026      	beq.n	800389a <HAL_DMA_IRQHandler+0x7a>
 800384c:	68bb      	ldr	r3, [r7, #8]
 800384e:	f003 0304 	and.w	r3, r3, #4
 8003852:	2b00      	cmp	r3, #0
 8003854:	d021      	beq.n	800389a <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 0320 	and.w	r3, r3, #32
 8003860:	2b00      	cmp	r3, #0
 8003862:	d107      	bne.n	8003874 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f022 0204 	bic.w	r2, r2, #4
 8003872:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003878:	f003 021c 	and.w	r2, r3, #28
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003880:	2104      	movs	r1, #4
 8003882:	fa01 f202 	lsl.w	r2, r1, r2
 8003886:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800388c:	2b00      	cmp	r3, #0
 800388e:	d071      	beq.n	8003974 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003894:	6878      	ldr	r0, [r7, #4]
 8003896:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8003898:	e06c      	b.n	8003974 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800389e:	f003 031c 	and.w	r3, r3, #28
 80038a2:	2202      	movs	r2, #2
 80038a4:	409a      	lsls	r2, r3
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	4013      	ands	r3, r2
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d02e      	beq.n	800390c <HAL_DMA_IRQHandler+0xec>
 80038ae:	68bb      	ldr	r3, [r7, #8]
 80038b0:	f003 0302 	and.w	r3, r3, #2
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d029      	beq.n	800390c <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f003 0320 	and.w	r3, r3, #32
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d10b      	bne.n	80038de <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f022 020a 	bic.w	r2, r2, #10
 80038d4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2201      	movs	r2, #1
 80038da:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038e2:	f003 021c 	and.w	r2, r3, #28
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ea:	2102      	movs	r1, #2
 80038ec:	fa01 f202 	lsl.w	r2, r1, r2
 80038f0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2200      	movs	r2, #0
 80038f6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d038      	beq.n	8003974 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800390a:	e033      	b.n	8003974 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003910:	f003 031c 	and.w	r3, r3, #28
 8003914:	2208      	movs	r2, #8
 8003916:	409a      	lsls	r2, r3
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	4013      	ands	r3, r2
 800391c:	2b00      	cmp	r3, #0
 800391e:	d02a      	beq.n	8003976 <HAL_DMA_IRQHandler+0x156>
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	f003 0308 	and.w	r3, r3, #8
 8003926:	2b00      	cmp	r3, #0
 8003928:	d025      	beq.n	8003976 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f022 020e 	bic.w	r2, r2, #14
 8003938:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800393e:	f003 021c 	and.w	r2, r3, #28
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003946:	2101      	movs	r1, #1
 8003948:	fa01 f202 	lsl.w	r2, r1, r2
 800394c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2201      	movs	r2, #1
 8003952:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2201      	movs	r2, #1
 8003958:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2200      	movs	r2, #0
 8003960:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003968:	2b00      	cmp	r3, #0
 800396a:	d004      	beq.n	8003976 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003970:	6878      	ldr	r0, [r7, #4]
 8003972:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003974:	bf00      	nop
 8003976:	bf00      	nop
}
 8003978:	3710      	adds	r7, #16
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}

0800397e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800397e:	b480      	push	{r7}
 8003980:	b085      	sub	sp, #20
 8003982:	af00      	add	r7, sp, #0
 8003984:	60f8      	str	r0, [r7, #12]
 8003986:	60b9      	str	r1, [r7, #8]
 8003988:	607a      	str	r2, [r7, #4]
 800398a:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003990:	f003 021c 	and.w	r2, r3, #28
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003998:	2101      	movs	r1, #1
 800399a:	fa01 f202 	lsl.w	r2, r1, r2
 800399e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	683a      	ldr	r2, [r7, #0]
 80039a6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	2b10      	cmp	r3, #16
 80039ae:	d108      	bne.n	80039c2 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	687a      	ldr	r2, [r7, #4]
 80039b6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	68ba      	ldr	r2, [r7, #8]
 80039be:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80039c0:	e007      	b.n	80039d2 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	68ba      	ldr	r2, [r7, #8]
 80039c8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	687a      	ldr	r2, [r7, #4]
 80039d0:	60da      	str	r2, [r3, #12]
}
 80039d2:	bf00      	nop
 80039d4:	3714      	adds	r7, #20
 80039d6:	46bd      	mov	sp, r7
 80039d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039dc:	4770      	bx	lr
	...

080039e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b087      	sub	sp, #28
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80039ea:	2300      	movs	r3, #0
 80039ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039ee:	e17f      	b.n	8003cf0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	2101      	movs	r1, #1
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	fa01 f303 	lsl.w	r3, r1, r3
 80039fc:	4013      	ands	r3, r2
 80039fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	f000 8171 	beq.w	8003cea <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	f003 0303 	and.w	r3, r3, #3
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d005      	beq.n	8003a20 <HAL_GPIO_Init+0x40>
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	f003 0303 	and.w	r3, r3, #3
 8003a1c:	2b02      	cmp	r3, #2
 8003a1e:	d130      	bne.n	8003a82 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	005b      	lsls	r3, r3, #1
 8003a2a:	2203      	movs	r2, #3
 8003a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a30:	43db      	mvns	r3, r3
 8003a32:	693a      	ldr	r2, [r7, #16]
 8003a34:	4013      	ands	r3, r2
 8003a36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	68da      	ldr	r2, [r3, #12]
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	005b      	lsls	r3, r3, #1
 8003a40:	fa02 f303 	lsl.w	r3, r2, r3
 8003a44:	693a      	ldr	r2, [r7, #16]
 8003a46:	4313      	orrs	r3, r2
 8003a48:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	693a      	ldr	r2, [r7, #16]
 8003a4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003a56:	2201      	movs	r2, #1
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a5e:	43db      	mvns	r3, r3
 8003a60:	693a      	ldr	r2, [r7, #16]
 8003a62:	4013      	ands	r3, r2
 8003a64:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	091b      	lsrs	r3, r3, #4
 8003a6c:	f003 0201 	and.w	r2, r3, #1
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	fa02 f303 	lsl.w	r3, r2, r3
 8003a76:	693a      	ldr	r2, [r7, #16]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	693a      	ldr	r2, [r7, #16]
 8003a80:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	f003 0303 	and.w	r3, r3, #3
 8003a8a:	2b03      	cmp	r3, #3
 8003a8c:	d118      	bne.n	8003ac0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a92:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003a94:	2201      	movs	r2, #1
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9c:	43db      	mvns	r3, r3
 8003a9e:	693a      	ldr	r2, [r7, #16]
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	08db      	lsrs	r3, r3, #3
 8003aaa:	f003 0201 	and.w	r2, r3, #1
 8003aae:	697b      	ldr	r3, [r7, #20]
 8003ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab4:	693a      	ldr	r2, [r7, #16]
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	693a      	ldr	r2, [r7, #16]
 8003abe:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	f003 0303 	and.w	r3, r3, #3
 8003ac8:	2b03      	cmp	r3, #3
 8003aca:	d017      	beq.n	8003afc <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	68db      	ldr	r3, [r3, #12]
 8003ad0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003ad2:	697b      	ldr	r3, [r7, #20]
 8003ad4:	005b      	lsls	r3, r3, #1
 8003ad6:	2203      	movs	r2, #3
 8003ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8003adc:	43db      	mvns	r3, r3
 8003ade:	693a      	ldr	r2, [r7, #16]
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	689a      	ldr	r2, [r3, #8]
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	005b      	lsls	r3, r3, #1
 8003aec:	fa02 f303 	lsl.w	r3, r2, r3
 8003af0:	693a      	ldr	r2, [r7, #16]
 8003af2:	4313      	orrs	r3, r2
 8003af4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	693a      	ldr	r2, [r7, #16]
 8003afa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	f003 0303 	and.w	r3, r3, #3
 8003b04:	2b02      	cmp	r3, #2
 8003b06:	d123      	bne.n	8003b50 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	08da      	lsrs	r2, r3, #3
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	3208      	adds	r2, #8
 8003b10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b14:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	f003 0307 	and.w	r3, r3, #7
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	220f      	movs	r2, #15
 8003b20:	fa02 f303 	lsl.w	r3, r2, r3
 8003b24:	43db      	mvns	r3, r3
 8003b26:	693a      	ldr	r2, [r7, #16]
 8003b28:	4013      	ands	r3, r2
 8003b2a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	691a      	ldr	r2, [r3, #16]
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	f003 0307 	and.w	r3, r3, #7
 8003b36:	009b      	lsls	r3, r3, #2
 8003b38:	fa02 f303 	lsl.w	r3, r2, r3
 8003b3c:	693a      	ldr	r2, [r7, #16]
 8003b3e:	4313      	orrs	r3, r2
 8003b40:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	08da      	lsrs	r2, r3, #3
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	3208      	adds	r2, #8
 8003b4a:	6939      	ldr	r1, [r7, #16]
 8003b4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	005b      	lsls	r3, r3, #1
 8003b5a:	2203      	movs	r2, #3
 8003b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b60:	43db      	mvns	r3, r3
 8003b62:	693a      	ldr	r2, [r7, #16]
 8003b64:	4013      	ands	r3, r2
 8003b66:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	f003 0203 	and.w	r2, r3, #3
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	005b      	lsls	r3, r3, #1
 8003b74:	fa02 f303 	lsl.w	r3, r2, r3
 8003b78:	693a      	ldr	r2, [r7, #16]
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	693a      	ldr	r2, [r7, #16]
 8003b82:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	f000 80ac 	beq.w	8003cea <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b92:	4b5f      	ldr	r3, [pc, #380]	; (8003d10 <HAL_GPIO_Init+0x330>)
 8003b94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b96:	4a5e      	ldr	r2, [pc, #376]	; (8003d10 <HAL_GPIO_Init+0x330>)
 8003b98:	f043 0301 	orr.w	r3, r3, #1
 8003b9c:	6613      	str	r3, [r2, #96]	; 0x60
 8003b9e:	4b5c      	ldr	r3, [pc, #368]	; (8003d10 <HAL_GPIO_Init+0x330>)
 8003ba0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ba2:	f003 0301 	and.w	r3, r3, #1
 8003ba6:	60bb      	str	r3, [r7, #8]
 8003ba8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003baa:	4a5a      	ldr	r2, [pc, #360]	; (8003d14 <HAL_GPIO_Init+0x334>)
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	089b      	lsrs	r3, r3, #2
 8003bb0:	3302      	adds	r3, #2
 8003bb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bb6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	f003 0303 	and.w	r3, r3, #3
 8003bbe:	009b      	lsls	r3, r3, #2
 8003bc0:	220f      	movs	r2, #15
 8003bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc6:	43db      	mvns	r3, r3
 8003bc8:	693a      	ldr	r2, [r7, #16]
 8003bca:	4013      	ands	r3, r2
 8003bcc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003bd4:	d025      	beq.n	8003c22 <HAL_GPIO_Init+0x242>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	4a4f      	ldr	r2, [pc, #316]	; (8003d18 <HAL_GPIO_Init+0x338>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d01f      	beq.n	8003c1e <HAL_GPIO_Init+0x23e>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4a4e      	ldr	r2, [pc, #312]	; (8003d1c <HAL_GPIO_Init+0x33c>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d019      	beq.n	8003c1a <HAL_GPIO_Init+0x23a>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4a4d      	ldr	r2, [pc, #308]	; (8003d20 <HAL_GPIO_Init+0x340>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d013      	beq.n	8003c16 <HAL_GPIO_Init+0x236>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	4a4c      	ldr	r2, [pc, #304]	; (8003d24 <HAL_GPIO_Init+0x344>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d00d      	beq.n	8003c12 <HAL_GPIO_Init+0x232>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4a4b      	ldr	r2, [pc, #300]	; (8003d28 <HAL_GPIO_Init+0x348>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d007      	beq.n	8003c0e <HAL_GPIO_Init+0x22e>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	4a4a      	ldr	r2, [pc, #296]	; (8003d2c <HAL_GPIO_Init+0x34c>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d101      	bne.n	8003c0a <HAL_GPIO_Init+0x22a>
 8003c06:	2306      	movs	r3, #6
 8003c08:	e00c      	b.n	8003c24 <HAL_GPIO_Init+0x244>
 8003c0a:	2307      	movs	r3, #7
 8003c0c:	e00a      	b.n	8003c24 <HAL_GPIO_Init+0x244>
 8003c0e:	2305      	movs	r3, #5
 8003c10:	e008      	b.n	8003c24 <HAL_GPIO_Init+0x244>
 8003c12:	2304      	movs	r3, #4
 8003c14:	e006      	b.n	8003c24 <HAL_GPIO_Init+0x244>
 8003c16:	2303      	movs	r3, #3
 8003c18:	e004      	b.n	8003c24 <HAL_GPIO_Init+0x244>
 8003c1a:	2302      	movs	r3, #2
 8003c1c:	e002      	b.n	8003c24 <HAL_GPIO_Init+0x244>
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e000      	b.n	8003c24 <HAL_GPIO_Init+0x244>
 8003c22:	2300      	movs	r3, #0
 8003c24:	697a      	ldr	r2, [r7, #20]
 8003c26:	f002 0203 	and.w	r2, r2, #3
 8003c2a:	0092      	lsls	r2, r2, #2
 8003c2c:	4093      	lsls	r3, r2
 8003c2e:	693a      	ldr	r2, [r7, #16]
 8003c30:	4313      	orrs	r3, r2
 8003c32:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003c34:	4937      	ldr	r1, [pc, #220]	; (8003d14 <HAL_GPIO_Init+0x334>)
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	089b      	lsrs	r3, r3, #2
 8003c3a:	3302      	adds	r3, #2
 8003c3c:	693a      	ldr	r2, [r7, #16]
 8003c3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003c42:	4b3b      	ldr	r3, [pc, #236]	; (8003d30 <HAL_GPIO_Init+0x350>)
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	43db      	mvns	r3, r3
 8003c4c:	693a      	ldr	r2, [r7, #16]
 8003c4e:	4013      	ands	r3, r2
 8003c50:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d003      	beq.n	8003c66 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003c5e:	693a      	ldr	r2, [r7, #16]
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	4313      	orrs	r3, r2
 8003c64:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003c66:	4a32      	ldr	r2, [pc, #200]	; (8003d30 <HAL_GPIO_Init+0x350>)
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003c6c:	4b30      	ldr	r3, [pc, #192]	; (8003d30 <HAL_GPIO_Init+0x350>)
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	43db      	mvns	r3, r3
 8003c76:	693a      	ldr	r2, [r7, #16]
 8003c78:	4013      	ands	r3, r2
 8003c7a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d003      	beq.n	8003c90 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003c88:	693a      	ldr	r2, [r7, #16]
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003c90:	4a27      	ldr	r2, [pc, #156]	; (8003d30 <HAL_GPIO_Init+0x350>)
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003c96:	4b26      	ldr	r3, [pc, #152]	; (8003d30 <HAL_GPIO_Init+0x350>)
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	43db      	mvns	r3, r3
 8003ca0:	693a      	ldr	r2, [r7, #16]
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d003      	beq.n	8003cba <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003cb2:	693a      	ldr	r2, [r7, #16]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003cba:	4a1d      	ldr	r2, [pc, #116]	; (8003d30 <HAL_GPIO_Init+0x350>)
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003cc0:	4b1b      	ldr	r3, [pc, #108]	; (8003d30 <HAL_GPIO_Init+0x350>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	43db      	mvns	r3, r3
 8003cca:	693a      	ldr	r2, [r7, #16]
 8003ccc:	4013      	ands	r3, r2
 8003cce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d003      	beq.n	8003ce4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003cdc:	693a      	ldr	r2, [r7, #16]
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003ce4:	4a12      	ldr	r2, [pc, #72]	; (8003d30 <HAL_GPIO_Init+0x350>)
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003cea:	697b      	ldr	r3, [r7, #20]
 8003cec:	3301      	adds	r3, #1
 8003cee:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	fa22 f303 	lsr.w	r3, r2, r3
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	f47f ae78 	bne.w	80039f0 <HAL_GPIO_Init+0x10>
  }
}
 8003d00:	bf00      	nop
 8003d02:	bf00      	nop
 8003d04:	371c      	adds	r7, #28
 8003d06:	46bd      	mov	sp, r7
 8003d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0c:	4770      	bx	lr
 8003d0e:	bf00      	nop
 8003d10:	40021000 	.word	0x40021000
 8003d14:	40010000 	.word	0x40010000
 8003d18:	48000400 	.word	0x48000400
 8003d1c:	48000800 	.word	0x48000800
 8003d20:	48000c00 	.word	0x48000c00
 8003d24:	48001000 	.word	0x48001000
 8003d28:	48001400 	.word	0x48001400
 8003d2c:	48001800 	.word	0x48001800
 8003d30:	40010400 	.word	0x40010400

08003d34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b083      	sub	sp, #12
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
 8003d3c:	460b      	mov	r3, r1
 8003d3e:	807b      	strh	r3, [r7, #2]
 8003d40:	4613      	mov	r3, r2
 8003d42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d44:	787b      	ldrb	r3, [r7, #1]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d003      	beq.n	8003d52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003d4a:	887a      	ldrh	r2, [r7, #2]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003d50:	e002      	b.n	8003d58 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003d52:	887a      	ldrh	r2, [r7, #2]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003d58:	bf00      	nop
 8003d5a:	370c      	adds	r7, #12
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d62:	4770      	bx	lr

08003d64 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003d64:	b480      	push	{r7}
 8003d66:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003d68:	4b04      	ldr	r3, [pc, #16]	; (8003d7c <HAL_PWREx_GetVoltageRange+0x18>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	46bd      	mov	sp, r7
 8003d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d78:	4770      	bx	lr
 8003d7a:	bf00      	nop
 8003d7c:	40007000 	.word	0x40007000

08003d80 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b085      	sub	sp, #20
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d8e:	d130      	bne.n	8003df2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d90:	4b23      	ldr	r3, [pc, #140]	; (8003e20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003d98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d9c:	d038      	beq.n	8003e10 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003d9e:	4b20      	ldr	r3, [pc, #128]	; (8003e20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003da6:	4a1e      	ldr	r2, [pc, #120]	; (8003e20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003da8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003dac:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003dae:	4b1d      	ldr	r3, [pc, #116]	; (8003e24 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	2232      	movs	r2, #50	; 0x32
 8003db4:	fb02 f303 	mul.w	r3, r2, r3
 8003db8:	4a1b      	ldr	r2, [pc, #108]	; (8003e28 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003dba:	fba2 2303 	umull	r2, r3, r2, r3
 8003dbe:	0c9b      	lsrs	r3, r3, #18
 8003dc0:	3301      	adds	r3, #1
 8003dc2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003dc4:	e002      	b.n	8003dcc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	3b01      	subs	r3, #1
 8003dca:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003dcc:	4b14      	ldr	r3, [pc, #80]	; (8003e20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003dce:	695b      	ldr	r3, [r3, #20]
 8003dd0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dd4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dd8:	d102      	bne.n	8003de0 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d1f2      	bne.n	8003dc6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003de0:	4b0f      	ldr	r3, [pc, #60]	; (8003e20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003de2:	695b      	ldr	r3, [r3, #20]
 8003de4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003de8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dec:	d110      	bne.n	8003e10 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003dee:	2303      	movs	r3, #3
 8003df0:	e00f      	b.n	8003e12 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003df2:	4b0b      	ldr	r3, [pc, #44]	; (8003e20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003dfa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dfe:	d007      	beq.n	8003e10 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003e00:	4b07      	ldr	r3, [pc, #28]	; (8003e20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003e08:	4a05      	ldr	r2, [pc, #20]	; (8003e20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e0a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003e0e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003e10:	2300      	movs	r3, #0
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	3714      	adds	r7, #20
 8003e16:	46bd      	mov	sp, r7
 8003e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1c:	4770      	bx	lr
 8003e1e:	bf00      	nop
 8003e20:	40007000 	.word	0x40007000
 8003e24:	20000008 	.word	0x20000008
 8003e28:	431bde83 	.word	0x431bde83

08003e2c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b088      	sub	sp, #32
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d101      	bne.n	8003e3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e3d4      	b.n	80045e8 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e3e:	4ba1      	ldr	r3, [pc, #644]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	f003 030c 	and.w	r3, r3, #12
 8003e46:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e48:	4b9e      	ldr	r3, [pc, #632]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	f003 0303 	and.w	r3, r3, #3
 8003e50:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 0310 	and.w	r3, r3, #16
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	f000 80e4 	beq.w	8004028 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003e60:	69bb      	ldr	r3, [r7, #24]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d007      	beq.n	8003e76 <HAL_RCC_OscConfig+0x4a>
 8003e66:	69bb      	ldr	r3, [r7, #24]
 8003e68:	2b0c      	cmp	r3, #12
 8003e6a:	f040 808b 	bne.w	8003f84 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	f040 8087 	bne.w	8003f84 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003e76:	4b93      	ldr	r3, [pc, #588]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 0302 	and.w	r3, r3, #2
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d005      	beq.n	8003e8e <HAL_RCC_OscConfig+0x62>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	699b      	ldr	r3, [r3, #24]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d101      	bne.n	8003e8e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e3ac      	b.n	80045e8 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6a1a      	ldr	r2, [r3, #32]
 8003e92:	4b8c      	ldr	r3, [pc, #560]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 0308 	and.w	r3, r3, #8
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d004      	beq.n	8003ea8 <HAL_RCC_OscConfig+0x7c>
 8003e9e:	4b89      	ldr	r3, [pc, #548]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ea6:	e005      	b.n	8003eb4 <HAL_RCC_OscConfig+0x88>
 8003ea8:	4b86      	ldr	r3, [pc, #536]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8003eaa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003eae:	091b      	lsrs	r3, r3, #4
 8003eb0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d223      	bcs.n	8003f00 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6a1b      	ldr	r3, [r3, #32]
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	f000 fd41 	bl	8004944 <RCC_SetFlashLatencyFromMSIRange>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d001      	beq.n	8003ecc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	e38d      	b.n	80045e8 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ecc:	4b7d      	ldr	r3, [pc, #500]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a7c      	ldr	r2, [pc, #496]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8003ed2:	f043 0308 	orr.w	r3, r3, #8
 8003ed6:	6013      	str	r3, [r2, #0]
 8003ed8:	4b7a      	ldr	r3, [pc, #488]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6a1b      	ldr	r3, [r3, #32]
 8003ee4:	4977      	ldr	r1, [pc, #476]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003eea:	4b76      	ldr	r3, [pc, #472]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	69db      	ldr	r3, [r3, #28]
 8003ef6:	021b      	lsls	r3, r3, #8
 8003ef8:	4972      	ldr	r1, [pc, #456]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8003efa:	4313      	orrs	r3, r2
 8003efc:	604b      	str	r3, [r1, #4]
 8003efe:	e025      	b.n	8003f4c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003f00:	4b70      	ldr	r3, [pc, #448]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a6f      	ldr	r2, [pc, #444]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8003f06:	f043 0308 	orr.w	r3, r3, #8
 8003f0a:	6013      	str	r3, [r2, #0]
 8003f0c:	4b6d      	ldr	r3, [pc, #436]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6a1b      	ldr	r3, [r3, #32]
 8003f18:	496a      	ldr	r1, [pc, #424]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003f1e:	4b69      	ldr	r3, [pc, #420]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	69db      	ldr	r3, [r3, #28]
 8003f2a:	021b      	lsls	r3, r3, #8
 8003f2c:	4965      	ldr	r1, [pc, #404]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003f32:	69bb      	ldr	r3, [r7, #24]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d109      	bne.n	8003f4c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6a1b      	ldr	r3, [r3, #32]
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f000 fd01 	bl	8004944 <RCC_SetFlashLatencyFromMSIRange>
 8003f42:	4603      	mov	r3, r0
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d001      	beq.n	8003f4c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e34d      	b.n	80045e8 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003f4c:	f000 fc36 	bl	80047bc <HAL_RCC_GetSysClockFreq>
 8003f50:	4602      	mov	r2, r0
 8003f52:	4b5c      	ldr	r3, [pc, #368]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	091b      	lsrs	r3, r3, #4
 8003f58:	f003 030f 	and.w	r3, r3, #15
 8003f5c:	495a      	ldr	r1, [pc, #360]	; (80040c8 <HAL_RCC_OscConfig+0x29c>)
 8003f5e:	5ccb      	ldrb	r3, [r1, r3]
 8003f60:	f003 031f 	and.w	r3, r3, #31
 8003f64:	fa22 f303 	lsr.w	r3, r2, r3
 8003f68:	4a58      	ldr	r2, [pc, #352]	; (80040cc <HAL_RCC_OscConfig+0x2a0>)
 8003f6a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003f6c:	4b58      	ldr	r3, [pc, #352]	; (80040d0 <HAL_RCC_OscConfig+0x2a4>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4618      	mov	r0, r3
 8003f72:	f7fd fed7 	bl	8001d24 <HAL_InitTick>
 8003f76:	4603      	mov	r3, r0
 8003f78:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003f7a:	7bfb      	ldrb	r3, [r7, #15]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d052      	beq.n	8004026 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003f80:	7bfb      	ldrb	r3, [r7, #15]
 8003f82:	e331      	b.n	80045e8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	699b      	ldr	r3, [r3, #24]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d032      	beq.n	8003ff2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003f8c:	4b4d      	ldr	r3, [pc, #308]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a4c      	ldr	r2, [pc, #304]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8003f92:	f043 0301 	orr.w	r3, r3, #1
 8003f96:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003f98:	f7fd ff14 	bl	8001dc4 <HAL_GetTick>
 8003f9c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003f9e:	e008      	b.n	8003fb2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003fa0:	f7fd ff10 	bl	8001dc4 <HAL_GetTick>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	1ad3      	subs	r3, r2, r3
 8003faa:	2b02      	cmp	r3, #2
 8003fac:	d901      	bls.n	8003fb2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003fae:	2303      	movs	r3, #3
 8003fb0:	e31a      	b.n	80045e8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003fb2:	4b44      	ldr	r3, [pc, #272]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 0302 	and.w	r3, r3, #2
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d0f0      	beq.n	8003fa0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003fbe:	4b41      	ldr	r3, [pc, #260]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a40      	ldr	r2, [pc, #256]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8003fc4:	f043 0308 	orr.w	r3, r3, #8
 8003fc8:	6013      	str	r3, [r2, #0]
 8003fca:	4b3e      	ldr	r3, [pc, #248]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6a1b      	ldr	r3, [r3, #32]
 8003fd6:	493b      	ldr	r1, [pc, #236]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003fdc:	4b39      	ldr	r3, [pc, #228]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	69db      	ldr	r3, [r3, #28]
 8003fe8:	021b      	lsls	r3, r3, #8
 8003fea:	4936      	ldr	r1, [pc, #216]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8003fec:	4313      	orrs	r3, r2
 8003fee:	604b      	str	r3, [r1, #4]
 8003ff0:	e01a      	b.n	8004028 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003ff2:	4b34      	ldr	r3, [pc, #208]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a33      	ldr	r2, [pc, #204]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8003ff8:	f023 0301 	bic.w	r3, r3, #1
 8003ffc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003ffe:	f7fd fee1 	bl	8001dc4 <HAL_GetTick>
 8004002:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004004:	e008      	b.n	8004018 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004006:	f7fd fedd 	bl	8001dc4 <HAL_GetTick>
 800400a:	4602      	mov	r2, r0
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	1ad3      	subs	r3, r2, r3
 8004010:	2b02      	cmp	r3, #2
 8004012:	d901      	bls.n	8004018 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004014:	2303      	movs	r3, #3
 8004016:	e2e7      	b.n	80045e8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004018:	4b2a      	ldr	r3, [pc, #168]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 0302 	and.w	r3, r3, #2
 8004020:	2b00      	cmp	r3, #0
 8004022:	d1f0      	bne.n	8004006 <HAL_RCC_OscConfig+0x1da>
 8004024:	e000      	b.n	8004028 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004026:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f003 0301 	and.w	r3, r3, #1
 8004030:	2b00      	cmp	r3, #0
 8004032:	d074      	beq.n	800411e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004034:	69bb      	ldr	r3, [r7, #24]
 8004036:	2b08      	cmp	r3, #8
 8004038:	d005      	beq.n	8004046 <HAL_RCC_OscConfig+0x21a>
 800403a:	69bb      	ldr	r3, [r7, #24]
 800403c:	2b0c      	cmp	r3, #12
 800403e:	d10e      	bne.n	800405e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	2b03      	cmp	r3, #3
 8004044:	d10b      	bne.n	800405e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004046:	4b1f      	ldr	r3, [pc, #124]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d064      	beq.n	800411c <HAL_RCC_OscConfig+0x2f0>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d160      	bne.n	800411c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800405a:	2301      	movs	r3, #1
 800405c:	e2c4      	b.n	80045e8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004066:	d106      	bne.n	8004076 <HAL_RCC_OscConfig+0x24a>
 8004068:	4b16      	ldr	r3, [pc, #88]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a15      	ldr	r2, [pc, #84]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 800406e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004072:	6013      	str	r3, [r2, #0]
 8004074:	e01d      	b.n	80040b2 <HAL_RCC_OscConfig+0x286>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800407e:	d10c      	bne.n	800409a <HAL_RCC_OscConfig+0x26e>
 8004080:	4b10      	ldr	r3, [pc, #64]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a0f      	ldr	r2, [pc, #60]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8004086:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800408a:	6013      	str	r3, [r2, #0]
 800408c:	4b0d      	ldr	r3, [pc, #52]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a0c      	ldr	r2, [pc, #48]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 8004092:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004096:	6013      	str	r3, [r2, #0]
 8004098:	e00b      	b.n	80040b2 <HAL_RCC_OscConfig+0x286>
 800409a:	4b0a      	ldr	r3, [pc, #40]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a09      	ldr	r2, [pc, #36]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 80040a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040a4:	6013      	str	r3, [r2, #0]
 80040a6:	4b07      	ldr	r3, [pc, #28]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a06      	ldr	r2, [pc, #24]	; (80040c4 <HAL_RCC_OscConfig+0x298>)
 80040ac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040b0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d01c      	beq.n	80040f4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ba:	f7fd fe83 	bl	8001dc4 <HAL_GetTick>
 80040be:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80040c0:	e011      	b.n	80040e6 <HAL_RCC_OscConfig+0x2ba>
 80040c2:	bf00      	nop
 80040c4:	40021000 	.word	0x40021000
 80040c8:	0800d8e0 	.word	0x0800d8e0
 80040cc:	20000008 	.word	0x20000008
 80040d0:	2000000c 	.word	0x2000000c
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040d4:	f7fd fe76 	bl	8001dc4 <HAL_GetTick>
 80040d8:	4602      	mov	r2, r0
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	2b64      	cmp	r3, #100	; 0x64
 80040e0:	d901      	bls.n	80040e6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80040e2:	2303      	movs	r3, #3
 80040e4:	e280      	b.n	80045e8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80040e6:	4baf      	ldr	r3, [pc, #700]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d0f0      	beq.n	80040d4 <HAL_RCC_OscConfig+0x2a8>
 80040f2:	e014      	b.n	800411e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040f4:	f7fd fe66 	bl	8001dc4 <HAL_GetTick>
 80040f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80040fa:	e008      	b.n	800410e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040fc:	f7fd fe62 	bl	8001dc4 <HAL_GetTick>
 8004100:	4602      	mov	r2, r0
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	1ad3      	subs	r3, r2, r3
 8004106:	2b64      	cmp	r3, #100	; 0x64
 8004108:	d901      	bls.n	800410e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800410a:	2303      	movs	r3, #3
 800410c:	e26c      	b.n	80045e8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800410e:	4ba5      	ldr	r3, [pc, #660]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004116:	2b00      	cmp	r3, #0
 8004118:	d1f0      	bne.n	80040fc <HAL_RCC_OscConfig+0x2d0>
 800411a:	e000      	b.n	800411e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800411c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 0302 	and.w	r3, r3, #2
 8004126:	2b00      	cmp	r3, #0
 8004128:	d060      	beq.n	80041ec <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800412a:	69bb      	ldr	r3, [r7, #24]
 800412c:	2b04      	cmp	r3, #4
 800412e:	d005      	beq.n	800413c <HAL_RCC_OscConfig+0x310>
 8004130:	69bb      	ldr	r3, [r7, #24]
 8004132:	2b0c      	cmp	r3, #12
 8004134:	d119      	bne.n	800416a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	2b02      	cmp	r3, #2
 800413a:	d116      	bne.n	800416a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800413c:	4b99      	ldr	r3, [pc, #612]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004144:	2b00      	cmp	r3, #0
 8004146:	d005      	beq.n	8004154 <HAL_RCC_OscConfig+0x328>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	68db      	ldr	r3, [r3, #12]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d101      	bne.n	8004154 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004150:	2301      	movs	r3, #1
 8004152:	e249      	b.n	80045e8 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004154:	4b93      	ldr	r3, [pc, #588]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	691b      	ldr	r3, [r3, #16]
 8004160:	061b      	lsls	r3, r3, #24
 8004162:	4990      	ldr	r1, [pc, #576]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 8004164:	4313      	orrs	r3, r2
 8004166:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004168:	e040      	b.n	80041ec <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	68db      	ldr	r3, [r3, #12]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d023      	beq.n	80041ba <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004172:	4b8c      	ldr	r3, [pc, #560]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a8b      	ldr	r2, [pc, #556]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 8004178:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800417c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800417e:	f7fd fe21 	bl	8001dc4 <HAL_GetTick>
 8004182:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004184:	e008      	b.n	8004198 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004186:	f7fd fe1d 	bl	8001dc4 <HAL_GetTick>
 800418a:	4602      	mov	r2, r0
 800418c:	693b      	ldr	r3, [r7, #16]
 800418e:	1ad3      	subs	r3, r2, r3
 8004190:	2b02      	cmp	r3, #2
 8004192:	d901      	bls.n	8004198 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004194:	2303      	movs	r3, #3
 8004196:	e227      	b.n	80045e8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004198:	4b82      	ldr	r3, [pc, #520]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d0f0      	beq.n	8004186 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041a4:	4b7f      	ldr	r3, [pc, #508]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	691b      	ldr	r3, [r3, #16]
 80041b0:	061b      	lsls	r3, r3, #24
 80041b2:	497c      	ldr	r1, [pc, #496]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 80041b4:	4313      	orrs	r3, r2
 80041b6:	604b      	str	r3, [r1, #4]
 80041b8:	e018      	b.n	80041ec <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041ba:	4b7a      	ldr	r3, [pc, #488]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4a79      	ldr	r2, [pc, #484]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 80041c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80041c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041c6:	f7fd fdfd 	bl	8001dc4 <HAL_GetTick>
 80041ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80041cc:	e008      	b.n	80041e0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041ce:	f7fd fdf9 	bl	8001dc4 <HAL_GetTick>
 80041d2:	4602      	mov	r2, r0
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	1ad3      	subs	r3, r2, r3
 80041d8:	2b02      	cmp	r3, #2
 80041da:	d901      	bls.n	80041e0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80041dc:	2303      	movs	r3, #3
 80041de:	e203      	b.n	80045e8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80041e0:	4b70      	ldr	r3, [pc, #448]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d1f0      	bne.n	80041ce <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f003 0308 	and.w	r3, r3, #8
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d03c      	beq.n	8004272 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	695b      	ldr	r3, [r3, #20]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d01c      	beq.n	800423a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004200:	4b68      	ldr	r3, [pc, #416]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 8004202:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004206:	4a67      	ldr	r2, [pc, #412]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 8004208:	f043 0301 	orr.w	r3, r3, #1
 800420c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004210:	f7fd fdd8 	bl	8001dc4 <HAL_GetTick>
 8004214:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004216:	e008      	b.n	800422a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004218:	f7fd fdd4 	bl	8001dc4 <HAL_GetTick>
 800421c:	4602      	mov	r2, r0
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	2b02      	cmp	r3, #2
 8004224:	d901      	bls.n	800422a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004226:	2303      	movs	r3, #3
 8004228:	e1de      	b.n	80045e8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800422a:	4b5e      	ldr	r3, [pc, #376]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 800422c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004230:	f003 0302 	and.w	r3, r3, #2
 8004234:	2b00      	cmp	r3, #0
 8004236:	d0ef      	beq.n	8004218 <HAL_RCC_OscConfig+0x3ec>
 8004238:	e01b      	b.n	8004272 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800423a:	4b5a      	ldr	r3, [pc, #360]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 800423c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004240:	4a58      	ldr	r2, [pc, #352]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 8004242:	f023 0301 	bic.w	r3, r3, #1
 8004246:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800424a:	f7fd fdbb 	bl	8001dc4 <HAL_GetTick>
 800424e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004250:	e008      	b.n	8004264 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004252:	f7fd fdb7 	bl	8001dc4 <HAL_GetTick>
 8004256:	4602      	mov	r2, r0
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	1ad3      	subs	r3, r2, r3
 800425c:	2b02      	cmp	r3, #2
 800425e:	d901      	bls.n	8004264 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004260:	2303      	movs	r3, #3
 8004262:	e1c1      	b.n	80045e8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004264:	4b4f      	ldr	r3, [pc, #316]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 8004266:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800426a:	f003 0302 	and.w	r3, r3, #2
 800426e:	2b00      	cmp	r3, #0
 8004270:	d1ef      	bne.n	8004252 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f003 0304 	and.w	r3, r3, #4
 800427a:	2b00      	cmp	r3, #0
 800427c:	f000 80a6 	beq.w	80043cc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004280:	2300      	movs	r3, #0
 8004282:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004284:	4b47      	ldr	r3, [pc, #284]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 8004286:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004288:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800428c:	2b00      	cmp	r3, #0
 800428e:	d10d      	bne.n	80042ac <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004290:	4b44      	ldr	r3, [pc, #272]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 8004292:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004294:	4a43      	ldr	r2, [pc, #268]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 8004296:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800429a:	6593      	str	r3, [r2, #88]	; 0x58
 800429c:	4b41      	ldr	r3, [pc, #260]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 800429e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042a4:	60bb      	str	r3, [r7, #8]
 80042a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042a8:	2301      	movs	r3, #1
 80042aa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80042ac:	4b3e      	ldr	r3, [pc, #248]	; (80043a8 <HAL_RCC_OscConfig+0x57c>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d118      	bne.n	80042ea <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80042b8:	4b3b      	ldr	r3, [pc, #236]	; (80043a8 <HAL_RCC_OscConfig+0x57c>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a3a      	ldr	r2, [pc, #232]	; (80043a8 <HAL_RCC_OscConfig+0x57c>)
 80042be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042c2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042c4:	f7fd fd7e 	bl	8001dc4 <HAL_GetTick>
 80042c8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80042ca:	e008      	b.n	80042de <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042cc:	f7fd fd7a 	bl	8001dc4 <HAL_GetTick>
 80042d0:	4602      	mov	r2, r0
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	1ad3      	subs	r3, r2, r3
 80042d6:	2b02      	cmp	r3, #2
 80042d8:	d901      	bls.n	80042de <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80042da:	2303      	movs	r3, #3
 80042dc:	e184      	b.n	80045e8 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80042de:	4b32      	ldr	r3, [pc, #200]	; (80043a8 <HAL_RCC_OscConfig+0x57c>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d0f0      	beq.n	80042cc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	689b      	ldr	r3, [r3, #8]
 80042ee:	2b01      	cmp	r3, #1
 80042f0:	d108      	bne.n	8004304 <HAL_RCC_OscConfig+0x4d8>
 80042f2:	4b2c      	ldr	r3, [pc, #176]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 80042f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042f8:	4a2a      	ldr	r2, [pc, #168]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 80042fa:	f043 0301 	orr.w	r3, r3, #1
 80042fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004302:	e024      	b.n	800434e <HAL_RCC_OscConfig+0x522>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	2b05      	cmp	r3, #5
 800430a:	d110      	bne.n	800432e <HAL_RCC_OscConfig+0x502>
 800430c:	4b25      	ldr	r3, [pc, #148]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 800430e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004312:	4a24      	ldr	r2, [pc, #144]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 8004314:	f043 0304 	orr.w	r3, r3, #4
 8004318:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800431c:	4b21      	ldr	r3, [pc, #132]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 800431e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004322:	4a20      	ldr	r2, [pc, #128]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 8004324:	f043 0301 	orr.w	r3, r3, #1
 8004328:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800432c:	e00f      	b.n	800434e <HAL_RCC_OscConfig+0x522>
 800432e:	4b1d      	ldr	r3, [pc, #116]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 8004330:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004334:	4a1b      	ldr	r2, [pc, #108]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 8004336:	f023 0301 	bic.w	r3, r3, #1
 800433a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800433e:	4b19      	ldr	r3, [pc, #100]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 8004340:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004344:	4a17      	ldr	r2, [pc, #92]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 8004346:	f023 0304 	bic.w	r3, r3, #4
 800434a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	689b      	ldr	r3, [r3, #8]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d016      	beq.n	8004384 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004356:	f7fd fd35 	bl	8001dc4 <HAL_GetTick>
 800435a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800435c:	e00a      	b.n	8004374 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800435e:	f7fd fd31 	bl	8001dc4 <HAL_GetTick>
 8004362:	4602      	mov	r2, r0
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	1ad3      	subs	r3, r2, r3
 8004368:	f241 3288 	movw	r2, #5000	; 0x1388
 800436c:	4293      	cmp	r3, r2
 800436e:	d901      	bls.n	8004374 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8004370:	2303      	movs	r3, #3
 8004372:	e139      	b.n	80045e8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004374:	4b0b      	ldr	r3, [pc, #44]	; (80043a4 <HAL_RCC_OscConfig+0x578>)
 8004376:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800437a:	f003 0302 	and.w	r3, r3, #2
 800437e:	2b00      	cmp	r3, #0
 8004380:	d0ed      	beq.n	800435e <HAL_RCC_OscConfig+0x532>
 8004382:	e01a      	b.n	80043ba <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004384:	f7fd fd1e 	bl	8001dc4 <HAL_GetTick>
 8004388:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800438a:	e00f      	b.n	80043ac <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800438c:	f7fd fd1a 	bl	8001dc4 <HAL_GetTick>
 8004390:	4602      	mov	r2, r0
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	1ad3      	subs	r3, r2, r3
 8004396:	f241 3288 	movw	r2, #5000	; 0x1388
 800439a:	4293      	cmp	r3, r2
 800439c:	d906      	bls.n	80043ac <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800439e:	2303      	movs	r3, #3
 80043a0:	e122      	b.n	80045e8 <HAL_RCC_OscConfig+0x7bc>
 80043a2:	bf00      	nop
 80043a4:	40021000 	.word	0x40021000
 80043a8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80043ac:	4b90      	ldr	r3, [pc, #576]	; (80045f0 <HAL_RCC_OscConfig+0x7c4>)
 80043ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043b2:	f003 0302 	and.w	r3, r3, #2
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d1e8      	bne.n	800438c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80043ba:	7ffb      	ldrb	r3, [r7, #31]
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d105      	bne.n	80043cc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043c0:	4b8b      	ldr	r3, [pc, #556]	; (80045f0 <HAL_RCC_OscConfig+0x7c4>)
 80043c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043c4:	4a8a      	ldr	r2, [pc, #552]	; (80045f0 <HAL_RCC_OscConfig+0x7c4>)
 80043c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043ca:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	f000 8108 	beq.w	80045e6 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043da:	2b02      	cmp	r3, #2
 80043dc:	f040 80d0 	bne.w	8004580 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80043e0:	4b83      	ldr	r3, [pc, #524]	; (80045f0 <HAL_RCC_OscConfig+0x7c4>)
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	f003 0203 	and.w	r2, r3, #3
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043f0:	429a      	cmp	r2, r3
 80043f2:	d130      	bne.n	8004456 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043fe:	3b01      	subs	r3, #1
 8004400:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004402:	429a      	cmp	r2, r3
 8004404:	d127      	bne.n	8004456 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004406:	697b      	ldr	r3, [r7, #20]
 8004408:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004410:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004412:	429a      	cmp	r2, r3
 8004414:	d11f      	bne.n	8004456 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800441c:	687a      	ldr	r2, [r7, #4]
 800441e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004420:	2a07      	cmp	r2, #7
 8004422:	bf14      	ite	ne
 8004424:	2201      	movne	r2, #1
 8004426:	2200      	moveq	r2, #0
 8004428:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800442a:	4293      	cmp	r3, r2
 800442c:	d113      	bne.n	8004456 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004438:	085b      	lsrs	r3, r3, #1
 800443a:	3b01      	subs	r3, #1
 800443c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800443e:	429a      	cmp	r2, r3
 8004440:	d109      	bne.n	8004456 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800444c:	085b      	lsrs	r3, r3, #1
 800444e:	3b01      	subs	r3, #1
 8004450:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004452:	429a      	cmp	r2, r3
 8004454:	d06e      	beq.n	8004534 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004456:	69bb      	ldr	r3, [r7, #24]
 8004458:	2b0c      	cmp	r3, #12
 800445a:	d069      	beq.n	8004530 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800445c:	4b64      	ldr	r3, [pc, #400]	; (80045f0 <HAL_RCC_OscConfig+0x7c4>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004464:	2b00      	cmp	r3, #0
 8004466:	d105      	bne.n	8004474 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004468:	4b61      	ldr	r3, [pc, #388]	; (80045f0 <HAL_RCC_OscConfig+0x7c4>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004470:	2b00      	cmp	r3, #0
 8004472:	d001      	beq.n	8004478 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	e0b7      	b.n	80045e8 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004478:	4b5d      	ldr	r3, [pc, #372]	; (80045f0 <HAL_RCC_OscConfig+0x7c4>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a5c      	ldr	r2, [pc, #368]	; (80045f0 <HAL_RCC_OscConfig+0x7c4>)
 800447e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004482:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004484:	f7fd fc9e 	bl	8001dc4 <HAL_GetTick>
 8004488:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800448a:	e008      	b.n	800449e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800448c:	f7fd fc9a 	bl	8001dc4 <HAL_GetTick>
 8004490:	4602      	mov	r2, r0
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	1ad3      	subs	r3, r2, r3
 8004496:	2b02      	cmp	r3, #2
 8004498:	d901      	bls.n	800449e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800449a:	2303      	movs	r3, #3
 800449c:	e0a4      	b.n	80045e8 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800449e:	4b54      	ldr	r3, [pc, #336]	; (80045f0 <HAL_RCC_OscConfig+0x7c4>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d1f0      	bne.n	800448c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80044aa:	4b51      	ldr	r3, [pc, #324]	; (80045f0 <HAL_RCC_OscConfig+0x7c4>)
 80044ac:	68da      	ldr	r2, [r3, #12]
 80044ae:	4b51      	ldr	r3, [pc, #324]	; (80045f4 <HAL_RCC_OscConfig+0x7c8>)
 80044b0:	4013      	ands	r3, r2
 80044b2:	687a      	ldr	r2, [r7, #4]
 80044b4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80044b6:	687a      	ldr	r2, [r7, #4]
 80044b8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80044ba:	3a01      	subs	r2, #1
 80044bc:	0112      	lsls	r2, r2, #4
 80044be:	4311      	orrs	r1, r2
 80044c0:	687a      	ldr	r2, [r7, #4]
 80044c2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80044c4:	0212      	lsls	r2, r2, #8
 80044c6:	4311      	orrs	r1, r2
 80044c8:	687a      	ldr	r2, [r7, #4]
 80044ca:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80044cc:	0852      	lsrs	r2, r2, #1
 80044ce:	3a01      	subs	r2, #1
 80044d0:	0552      	lsls	r2, r2, #21
 80044d2:	4311      	orrs	r1, r2
 80044d4:	687a      	ldr	r2, [r7, #4]
 80044d6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80044d8:	0852      	lsrs	r2, r2, #1
 80044da:	3a01      	subs	r2, #1
 80044dc:	0652      	lsls	r2, r2, #25
 80044de:	4311      	orrs	r1, r2
 80044e0:	687a      	ldr	r2, [r7, #4]
 80044e2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80044e4:	0912      	lsrs	r2, r2, #4
 80044e6:	0452      	lsls	r2, r2, #17
 80044e8:	430a      	orrs	r2, r1
 80044ea:	4941      	ldr	r1, [pc, #260]	; (80045f0 <HAL_RCC_OscConfig+0x7c4>)
 80044ec:	4313      	orrs	r3, r2
 80044ee:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80044f0:	4b3f      	ldr	r3, [pc, #252]	; (80045f0 <HAL_RCC_OscConfig+0x7c4>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a3e      	ldr	r2, [pc, #248]	; (80045f0 <HAL_RCC_OscConfig+0x7c4>)
 80044f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80044fa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80044fc:	4b3c      	ldr	r3, [pc, #240]	; (80045f0 <HAL_RCC_OscConfig+0x7c4>)
 80044fe:	68db      	ldr	r3, [r3, #12]
 8004500:	4a3b      	ldr	r2, [pc, #236]	; (80045f0 <HAL_RCC_OscConfig+0x7c4>)
 8004502:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004506:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004508:	f7fd fc5c 	bl	8001dc4 <HAL_GetTick>
 800450c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800450e:	e008      	b.n	8004522 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004510:	f7fd fc58 	bl	8001dc4 <HAL_GetTick>
 8004514:	4602      	mov	r2, r0
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	1ad3      	subs	r3, r2, r3
 800451a:	2b02      	cmp	r3, #2
 800451c:	d901      	bls.n	8004522 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800451e:	2303      	movs	r3, #3
 8004520:	e062      	b.n	80045e8 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004522:	4b33      	ldr	r3, [pc, #204]	; (80045f0 <HAL_RCC_OscConfig+0x7c4>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800452a:	2b00      	cmp	r3, #0
 800452c:	d0f0      	beq.n	8004510 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800452e:	e05a      	b.n	80045e6 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	e059      	b.n	80045e8 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004534:	4b2e      	ldr	r3, [pc, #184]	; (80045f0 <HAL_RCC_OscConfig+0x7c4>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800453c:	2b00      	cmp	r3, #0
 800453e:	d152      	bne.n	80045e6 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004540:	4b2b      	ldr	r3, [pc, #172]	; (80045f0 <HAL_RCC_OscConfig+0x7c4>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4a2a      	ldr	r2, [pc, #168]	; (80045f0 <HAL_RCC_OscConfig+0x7c4>)
 8004546:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800454a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800454c:	4b28      	ldr	r3, [pc, #160]	; (80045f0 <HAL_RCC_OscConfig+0x7c4>)
 800454e:	68db      	ldr	r3, [r3, #12]
 8004550:	4a27      	ldr	r2, [pc, #156]	; (80045f0 <HAL_RCC_OscConfig+0x7c4>)
 8004552:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004556:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004558:	f7fd fc34 	bl	8001dc4 <HAL_GetTick>
 800455c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800455e:	e008      	b.n	8004572 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004560:	f7fd fc30 	bl	8001dc4 <HAL_GetTick>
 8004564:	4602      	mov	r2, r0
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	1ad3      	subs	r3, r2, r3
 800456a:	2b02      	cmp	r3, #2
 800456c:	d901      	bls.n	8004572 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800456e:	2303      	movs	r3, #3
 8004570:	e03a      	b.n	80045e8 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004572:	4b1f      	ldr	r3, [pc, #124]	; (80045f0 <HAL_RCC_OscConfig+0x7c4>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800457a:	2b00      	cmp	r3, #0
 800457c:	d0f0      	beq.n	8004560 <HAL_RCC_OscConfig+0x734>
 800457e:	e032      	b.n	80045e6 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004580:	69bb      	ldr	r3, [r7, #24]
 8004582:	2b0c      	cmp	r3, #12
 8004584:	d02d      	beq.n	80045e2 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004586:	4b1a      	ldr	r3, [pc, #104]	; (80045f0 <HAL_RCC_OscConfig+0x7c4>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4a19      	ldr	r2, [pc, #100]	; (80045f0 <HAL_RCC_OscConfig+0x7c4>)
 800458c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004590:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8004592:	4b17      	ldr	r3, [pc, #92]	; (80045f0 <HAL_RCC_OscConfig+0x7c4>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800459a:	2b00      	cmp	r3, #0
 800459c:	d105      	bne.n	80045aa <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800459e:	4b14      	ldr	r3, [pc, #80]	; (80045f0 <HAL_RCC_OscConfig+0x7c4>)
 80045a0:	68db      	ldr	r3, [r3, #12]
 80045a2:	4a13      	ldr	r2, [pc, #76]	; (80045f0 <HAL_RCC_OscConfig+0x7c4>)
 80045a4:	f023 0303 	bic.w	r3, r3, #3
 80045a8:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80045aa:	4b11      	ldr	r3, [pc, #68]	; (80045f0 <HAL_RCC_OscConfig+0x7c4>)
 80045ac:	68db      	ldr	r3, [r3, #12]
 80045ae:	4a10      	ldr	r2, [pc, #64]	; (80045f0 <HAL_RCC_OscConfig+0x7c4>)
 80045b0:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80045b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045b8:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045ba:	f7fd fc03 	bl	8001dc4 <HAL_GetTick>
 80045be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045c0:	e008      	b.n	80045d4 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045c2:	f7fd fbff 	bl	8001dc4 <HAL_GetTick>
 80045c6:	4602      	mov	r2, r0
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	1ad3      	subs	r3, r2, r3
 80045cc:	2b02      	cmp	r3, #2
 80045ce:	d901      	bls.n	80045d4 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 80045d0:	2303      	movs	r3, #3
 80045d2:	e009      	b.n	80045e8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045d4:	4b06      	ldr	r3, [pc, #24]	; (80045f0 <HAL_RCC_OscConfig+0x7c4>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d1f0      	bne.n	80045c2 <HAL_RCC_OscConfig+0x796>
 80045e0:	e001      	b.n	80045e6 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
 80045e4:	e000      	b.n	80045e8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 80045e6:	2300      	movs	r3, #0
}
 80045e8:	4618      	mov	r0, r3
 80045ea:	3720      	adds	r7, #32
 80045ec:	46bd      	mov	sp, r7
 80045ee:	bd80      	pop	{r7, pc}
 80045f0:	40021000 	.word	0x40021000
 80045f4:	f99d808c 	.word	0xf99d808c

080045f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b084      	sub	sp, #16
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
 8004600:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d101      	bne.n	800460c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	e0c8      	b.n	800479e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800460c:	4b66      	ldr	r3, [pc, #408]	; (80047a8 <HAL_RCC_ClockConfig+0x1b0>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f003 0307 	and.w	r3, r3, #7
 8004614:	683a      	ldr	r2, [r7, #0]
 8004616:	429a      	cmp	r2, r3
 8004618:	d910      	bls.n	800463c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800461a:	4b63      	ldr	r3, [pc, #396]	; (80047a8 <HAL_RCC_ClockConfig+0x1b0>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f023 0207 	bic.w	r2, r3, #7
 8004622:	4961      	ldr	r1, [pc, #388]	; (80047a8 <HAL_RCC_ClockConfig+0x1b0>)
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	4313      	orrs	r3, r2
 8004628:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800462a:	4b5f      	ldr	r3, [pc, #380]	; (80047a8 <HAL_RCC_ClockConfig+0x1b0>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f003 0307 	and.w	r3, r3, #7
 8004632:	683a      	ldr	r2, [r7, #0]
 8004634:	429a      	cmp	r2, r3
 8004636:	d001      	beq.n	800463c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	e0b0      	b.n	800479e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f003 0301 	and.w	r3, r3, #1
 8004644:	2b00      	cmp	r3, #0
 8004646:	d04c      	beq.n	80046e2 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	2b03      	cmp	r3, #3
 800464e:	d107      	bne.n	8004660 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004650:	4b56      	ldr	r3, [pc, #344]	; (80047ac <HAL_RCC_ClockConfig+0x1b4>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004658:	2b00      	cmp	r3, #0
 800465a:	d121      	bne.n	80046a0 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	e09e      	b.n	800479e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	2b02      	cmp	r3, #2
 8004666:	d107      	bne.n	8004678 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004668:	4b50      	ldr	r3, [pc, #320]	; (80047ac <HAL_RCC_ClockConfig+0x1b4>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004670:	2b00      	cmp	r3, #0
 8004672:	d115      	bne.n	80046a0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004674:	2301      	movs	r3, #1
 8004676:	e092      	b.n	800479e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d107      	bne.n	8004690 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004680:	4b4a      	ldr	r3, [pc, #296]	; (80047ac <HAL_RCC_ClockConfig+0x1b4>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f003 0302 	and.w	r3, r3, #2
 8004688:	2b00      	cmp	r3, #0
 800468a:	d109      	bne.n	80046a0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800468c:	2301      	movs	r3, #1
 800468e:	e086      	b.n	800479e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004690:	4b46      	ldr	r3, [pc, #280]	; (80047ac <HAL_RCC_ClockConfig+0x1b4>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004698:	2b00      	cmp	r3, #0
 800469a:	d101      	bne.n	80046a0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800469c:	2301      	movs	r3, #1
 800469e:	e07e      	b.n	800479e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80046a0:	4b42      	ldr	r3, [pc, #264]	; (80047ac <HAL_RCC_ClockConfig+0x1b4>)
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	f023 0203 	bic.w	r2, r3, #3
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	493f      	ldr	r1, [pc, #252]	; (80047ac <HAL_RCC_ClockConfig+0x1b4>)
 80046ae:	4313      	orrs	r3, r2
 80046b0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046b2:	f7fd fb87 	bl	8001dc4 <HAL_GetTick>
 80046b6:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046b8:	e00a      	b.n	80046d0 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046ba:	f7fd fb83 	bl	8001dc4 <HAL_GetTick>
 80046be:	4602      	mov	r2, r0
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	1ad3      	subs	r3, r2, r3
 80046c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d901      	bls.n	80046d0 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80046cc:	2303      	movs	r3, #3
 80046ce:	e066      	b.n	800479e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046d0:	4b36      	ldr	r3, [pc, #216]	; (80047ac <HAL_RCC_ClockConfig+0x1b4>)
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	f003 020c 	and.w	r2, r3, #12
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	009b      	lsls	r3, r3, #2
 80046de:	429a      	cmp	r2, r3
 80046e0:	d1eb      	bne.n	80046ba <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 0302 	and.w	r3, r3, #2
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d008      	beq.n	8004700 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046ee:	4b2f      	ldr	r3, [pc, #188]	; (80047ac <HAL_RCC_ClockConfig+0x1b4>)
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	492c      	ldr	r1, [pc, #176]	; (80047ac <HAL_RCC_ClockConfig+0x1b4>)
 80046fc:	4313      	orrs	r3, r2
 80046fe:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004700:	4b29      	ldr	r3, [pc, #164]	; (80047a8 <HAL_RCC_ClockConfig+0x1b0>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f003 0307 	and.w	r3, r3, #7
 8004708:	683a      	ldr	r2, [r7, #0]
 800470a:	429a      	cmp	r2, r3
 800470c:	d210      	bcs.n	8004730 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800470e:	4b26      	ldr	r3, [pc, #152]	; (80047a8 <HAL_RCC_ClockConfig+0x1b0>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f023 0207 	bic.w	r2, r3, #7
 8004716:	4924      	ldr	r1, [pc, #144]	; (80047a8 <HAL_RCC_ClockConfig+0x1b0>)
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	4313      	orrs	r3, r2
 800471c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800471e:	4b22      	ldr	r3, [pc, #136]	; (80047a8 <HAL_RCC_ClockConfig+0x1b0>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f003 0307 	and.w	r3, r3, #7
 8004726:	683a      	ldr	r2, [r7, #0]
 8004728:	429a      	cmp	r2, r3
 800472a:	d001      	beq.n	8004730 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800472c:	2301      	movs	r3, #1
 800472e:	e036      	b.n	800479e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f003 0304 	and.w	r3, r3, #4
 8004738:	2b00      	cmp	r3, #0
 800473a:	d008      	beq.n	800474e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800473c:	4b1b      	ldr	r3, [pc, #108]	; (80047ac <HAL_RCC_ClockConfig+0x1b4>)
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	68db      	ldr	r3, [r3, #12]
 8004748:	4918      	ldr	r1, [pc, #96]	; (80047ac <HAL_RCC_ClockConfig+0x1b4>)
 800474a:	4313      	orrs	r3, r2
 800474c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 0308 	and.w	r3, r3, #8
 8004756:	2b00      	cmp	r3, #0
 8004758:	d009      	beq.n	800476e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800475a:	4b14      	ldr	r3, [pc, #80]	; (80047ac <HAL_RCC_ClockConfig+0x1b4>)
 800475c:	689b      	ldr	r3, [r3, #8]
 800475e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	691b      	ldr	r3, [r3, #16]
 8004766:	00db      	lsls	r3, r3, #3
 8004768:	4910      	ldr	r1, [pc, #64]	; (80047ac <HAL_RCC_ClockConfig+0x1b4>)
 800476a:	4313      	orrs	r3, r2
 800476c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800476e:	f000 f825 	bl	80047bc <HAL_RCC_GetSysClockFreq>
 8004772:	4602      	mov	r2, r0
 8004774:	4b0d      	ldr	r3, [pc, #52]	; (80047ac <HAL_RCC_ClockConfig+0x1b4>)
 8004776:	689b      	ldr	r3, [r3, #8]
 8004778:	091b      	lsrs	r3, r3, #4
 800477a:	f003 030f 	and.w	r3, r3, #15
 800477e:	490c      	ldr	r1, [pc, #48]	; (80047b0 <HAL_RCC_ClockConfig+0x1b8>)
 8004780:	5ccb      	ldrb	r3, [r1, r3]
 8004782:	f003 031f 	and.w	r3, r3, #31
 8004786:	fa22 f303 	lsr.w	r3, r2, r3
 800478a:	4a0a      	ldr	r2, [pc, #40]	; (80047b4 <HAL_RCC_ClockConfig+0x1bc>)
 800478c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800478e:	4b0a      	ldr	r3, [pc, #40]	; (80047b8 <HAL_RCC_ClockConfig+0x1c0>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4618      	mov	r0, r3
 8004794:	f7fd fac6 	bl	8001d24 <HAL_InitTick>
 8004798:	4603      	mov	r3, r0
 800479a:	72fb      	strb	r3, [r7, #11]

  return status;
 800479c:	7afb      	ldrb	r3, [r7, #11]
}
 800479e:	4618      	mov	r0, r3
 80047a0:	3710      	adds	r7, #16
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}
 80047a6:	bf00      	nop
 80047a8:	40022000 	.word	0x40022000
 80047ac:	40021000 	.word	0x40021000
 80047b0:	0800d8e0 	.word	0x0800d8e0
 80047b4:	20000008 	.word	0x20000008
 80047b8:	2000000c 	.word	0x2000000c

080047bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80047bc:	b480      	push	{r7}
 80047be:	b089      	sub	sp, #36	; 0x24
 80047c0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80047c2:	2300      	movs	r3, #0
 80047c4:	61fb      	str	r3, [r7, #28]
 80047c6:	2300      	movs	r3, #0
 80047c8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80047ca:	4b3e      	ldr	r3, [pc, #248]	; (80048c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	f003 030c 	and.w	r3, r3, #12
 80047d2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80047d4:	4b3b      	ldr	r3, [pc, #236]	; (80048c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80047d6:	68db      	ldr	r3, [r3, #12]
 80047d8:	f003 0303 	and.w	r3, r3, #3
 80047dc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d005      	beq.n	80047f0 <HAL_RCC_GetSysClockFreq+0x34>
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	2b0c      	cmp	r3, #12
 80047e8:	d121      	bne.n	800482e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d11e      	bne.n	800482e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80047f0:	4b34      	ldr	r3, [pc, #208]	; (80048c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f003 0308 	and.w	r3, r3, #8
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d107      	bne.n	800480c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80047fc:	4b31      	ldr	r3, [pc, #196]	; (80048c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80047fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004802:	0a1b      	lsrs	r3, r3, #8
 8004804:	f003 030f 	and.w	r3, r3, #15
 8004808:	61fb      	str	r3, [r7, #28]
 800480a:	e005      	b.n	8004818 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800480c:	4b2d      	ldr	r3, [pc, #180]	; (80048c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	091b      	lsrs	r3, r3, #4
 8004812:	f003 030f 	and.w	r3, r3, #15
 8004816:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004818:	4a2b      	ldr	r2, [pc, #172]	; (80048c8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800481a:	69fb      	ldr	r3, [r7, #28]
 800481c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004820:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d10d      	bne.n	8004844 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004828:	69fb      	ldr	r3, [r7, #28]
 800482a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800482c:	e00a      	b.n	8004844 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	2b04      	cmp	r3, #4
 8004832:	d102      	bne.n	800483a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004834:	4b25      	ldr	r3, [pc, #148]	; (80048cc <HAL_RCC_GetSysClockFreq+0x110>)
 8004836:	61bb      	str	r3, [r7, #24]
 8004838:	e004      	b.n	8004844 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	2b08      	cmp	r3, #8
 800483e:	d101      	bne.n	8004844 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004840:	4b23      	ldr	r3, [pc, #140]	; (80048d0 <HAL_RCC_GetSysClockFreq+0x114>)
 8004842:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	2b0c      	cmp	r3, #12
 8004848:	d134      	bne.n	80048b4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800484a:	4b1e      	ldr	r3, [pc, #120]	; (80048c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800484c:	68db      	ldr	r3, [r3, #12]
 800484e:	f003 0303 	and.w	r3, r3, #3
 8004852:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	2b02      	cmp	r3, #2
 8004858:	d003      	beq.n	8004862 <HAL_RCC_GetSysClockFreq+0xa6>
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	2b03      	cmp	r3, #3
 800485e:	d003      	beq.n	8004868 <HAL_RCC_GetSysClockFreq+0xac>
 8004860:	e005      	b.n	800486e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004862:	4b1a      	ldr	r3, [pc, #104]	; (80048cc <HAL_RCC_GetSysClockFreq+0x110>)
 8004864:	617b      	str	r3, [r7, #20]
      break;
 8004866:	e005      	b.n	8004874 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004868:	4b19      	ldr	r3, [pc, #100]	; (80048d0 <HAL_RCC_GetSysClockFreq+0x114>)
 800486a:	617b      	str	r3, [r7, #20]
      break;
 800486c:	e002      	b.n	8004874 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800486e:	69fb      	ldr	r3, [r7, #28]
 8004870:	617b      	str	r3, [r7, #20]
      break;
 8004872:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004874:	4b13      	ldr	r3, [pc, #76]	; (80048c4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004876:	68db      	ldr	r3, [r3, #12]
 8004878:	091b      	lsrs	r3, r3, #4
 800487a:	f003 0307 	and.w	r3, r3, #7
 800487e:	3301      	adds	r3, #1
 8004880:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004882:	4b10      	ldr	r3, [pc, #64]	; (80048c4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	0a1b      	lsrs	r3, r3, #8
 8004888:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800488c:	697a      	ldr	r2, [r7, #20]
 800488e:	fb02 f203 	mul.w	r2, r2, r3
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	fbb2 f3f3 	udiv	r3, r2, r3
 8004898:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800489a:	4b0a      	ldr	r3, [pc, #40]	; (80048c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800489c:	68db      	ldr	r3, [r3, #12]
 800489e:	0e5b      	lsrs	r3, r3, #25
 80048a0:	f003 0303 	and.w	r3, r3, #3
 80048a4:	3301      	adds	r3, #1
 80048a6:	005b      	lsls	r3, r3, #1
 80048a8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80048aa:	697a      	ldr	r2, [r7, #20]
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80048b2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80048b4:	69bb      	ldr	r3, [r7, #24]
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3724      	adds	r7, #36	; 0x24
 80048ba:	46bd      	mov	sp, r7
 80048bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c0:	4770      	bx	lr
 80048c2:	bf00      	nop
 80048c4:	40021000 	.word	0x40021000
 80048c8:	0800d8f8 	.word	0x0800d8f8
 80048cc:	00f42400 	.word	0x00f42400
 80048d0:	007a1200 	.word	0x007a1200

080048d4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80048d4:	b480      	push	{r7}
 80048d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80048d8:	4b03      	ldr	r3, [pc, #12]	; (80048e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80048da:	681b      	ldr	r3, [r3, #0]
}
 80048dc:	4618      	mov	r0, r3
 80048de:	46bd      	mov	sp, r7
 80048e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e4:	4770      	bx	lr
 80048e6:	bf00      	nop
 80048e8:	20000008 	.word	0x20000008

080048ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80048f0:	f7ff fff0 	bl	80048d4 <HAL_RCC_GetHCLKFreq>
 80048f4:	4602      	mov	r2, r0
 80048f6:	4b06      	ldr	r3, [pc, #24]	; (8004910 <HAL_RCC_GetPCLK1Freq+0x24>)
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	0a1b      	lsrs	r3, r3, #8
 80048fc:	f003 0307 	and.w	r3, r3, #7
 8004900:	4904      	ldr	r1, [pc, #16]	; (8004914 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004902:	5ccb      	ldrb	r3, [r1, r3]
 8004904:	f003 031f 	and.w	r3, r3, #31
 8004908:	fa22 f303 	lsr.w	r3, r2, r3
}
 800490c:	4618      	mov	r0, r3
 800490e:	bd80      	pop	{r7, pc}
 8004910:	40021000 	.word	0x40021000
 8004914:	0800d8f0 	.word	0x0800d8f0

08004918 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800491c:	f7ff ffda 	bl	80048d4 <HAL_RCC_GetHCLKFreq>
 8004920:	4602      	mov	r2, r0
 8004922:	4b06      	ldr	r3, [pc, #24]	; (800493c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004924:	689b      	ldr	r3, [r3, #8]
 8004926:	0adb      	lsrs	r3, r3, #11
 8004928:	f003 0307 	and.w	r3, r3, #7
 800492c:	4904      	ldr	r1, [pc, #16]	; (8004940 <HAL_RCC_GetPCLK2Freq+0x28>)
 800492e:	5ccb      	ldrb	r3, [r1, r3]
 8004930:	f003 031f 	and.w	r3, r3, #31
 8004934:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004938:	4618      	mov	r0, r3
 800493a:	bd80      	pop	{r7, pc}
 800493c:	40021000 	.word	0x40021000
 8004940:	0800d8f0 	.word	0x0800d8f0

08004944 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b086      	sub	sp, #24
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800494c:	2300      	movs	r3, #0
 800494e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004950:	4b2a      	ldr	r3, [pc, #168]	; (80049fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004952:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004954:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004958:	2b00      	cmp	r3, #0
 800495a:	d003      	beq.n	8004964 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800495c:	f7ff fa02 	bl	8003d64 <HAL_PWREx_GetVoltageRange>
 8004960:	6178      	str	r0, [r7, #20]
 8004962:	e014      	b.n	800498e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004964:	4b25      	ldr	r3, [pc, #148]	; (80049fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004966:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004968:	4a24      	ldr	r2, [pc, #144]	; (80049fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800496a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800496e:	6593      	str	r3, [r2, #88]	; 0x58
 8004970:	4b22      	ldr	r3, [pc, #136]	; (80049fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004972:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004974:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004978:	60fb      	str	r3, [r7, #12]
 800497a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800497c:	f7ff f9f2 	bl	8003d64 <HAL_PWREx_GetVoltageRange>
 8004980:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004982:	4b1e      	ldr	r3, [pc, #120]	; (80049fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004984:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004986:	4a1d      	ldr	r2, [pc, #116]	; (80049fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004988:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800498c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004994:	d10b      	bne.n	80049ae <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2b80      	cmp	r3, #128	; 0x80
 800499a:	d919      	bls.n	80049d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2ba0      	cmp	r3, #160	; 0xa0
 80049a0:	d902      	bls.n	80049a8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80049a2:	2302      	movs	r3, #2
 80049a4:	613b      	str	r3, [r7, #16]
 80049a6:	e013      	b.n	80049d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80049a8:	2301      	movs	r3, #1
 80049aa:	613b      	str	r3, [r7, #16]
 80049ac:	e010      	b.n	80049d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2b80      	cmp	r3, #128	; 0x80
 80049b2:	d902      	bls.n	80049ba <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80049b4:	2303      	movs	r3, #3
 80049b6:	613b      	str	r3, [r7, #16]
 80049b8:	e00a      	b.n	80049d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2b80      	cmp	r3, #128	; 0x80
 80049be:	d102      	bne.n	80049c6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80049c0:	2302      	movs	r3, #2
 80049c2:	613b      	str	r3, [r7, #16]
 80049c4:	e004      	b.n	80049d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2b70      	cmp	r3, #112	; 0x70
 80049ca:	d101      	bne.n	80049d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80049cc:	2301      	movs	r3, #1
 80049ce:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80049d0:	4b0b      	ldr	r3, [pc, #44]	; (8004a00 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f023 0207 	bic.w	r2, r3, #7
 80049d8:	4909      	ldr	r1, [pc, #36]	; (8004a00 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80049da:	693b      	ldr	r3, [r7, #16]
 80049dc:	4313      	orrs	r3, r2
 80049de:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80049e0:	4b07      	ldr	r3, [pc, #28]	; (8004a00 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f003 0307 	and.w	r3, r3, #7
 80049e8:	693a      	ldr	r2, [r7, #16]
 80049ea:	429a      	cmp	r2, r3
 80049ec:	d001      	beq.n	80049f2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	e000      	b.n	80049f4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80049f2:	2300      	movs	r3, #0
}
 80049f4:	4618      	mov	r0, r3
 80049f6:	3718      	adds	r7, #24
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bd80      	pop	{r7, pc}
 80049fc:	40021000 	.word	0x40021000
 8004a00:	40022000 	.word	0x40022000

08004a04 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b086      	sub	sp, #24
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004a10:	2300      	movs	r3, #0
 8004a12:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d041      	beq.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004a24:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004a28:	d02a      	beq.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004a2a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004a2e:	d824      	bhi.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004a30:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004a34:	d008      	beq.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004a36:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004a3a:	d81e      	bhi.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d00a      	beq.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004a40:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a44:	d010      	beq.n	8004a68 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004a46:	e018      	b.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004a48:	4b86      	ldr	r3, [pc, #536]	; (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a4a:	68db      	ldr	r3, [r3, #12]
 8004a4c:	4a85      	ldr	r2, [pc, #532]	; (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a52:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004a54:	e015      	b.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	3304      	adds	r3, #4
 8004a5a:	2100      	movs	r1, #0
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	f000 fabb 	bl	8004fd8 <RCCEx_PLLSAI1_Config>
 8004a62:	4603      	mov	r3, r0
 8004a64:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004a66:	e00c      	b.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	3320      	adds	r3, #32
 8004a6c:	2100      	movs	r1, #0
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f000 fba6 	bl	80051c0 <RCCEx_PLLSAI2_Config>
 8004a74:	4603      	mov	r3, r0
 8004a76:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004a78:	e003      	b.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	74fb      	strb	r3, [r7, #19]
      break;
 8004a7e:	e000      	b.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004a80:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004a82:	7cfb      	ldrb	r3, [r7, #19]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d10b      	bne.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004a88:	4b76      	ldr	r3, [pc, #472]	; (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a8e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004a96:	4973      	ldr	r1, [pc, #460]	; (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a98:	4313      	orrs	r3, r2
 8004a9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004a9e:	e001      	b.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004aa0:	7cfb      	ldrb	r3, [r7, #19]
 8004aa2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d041      	beq.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004ab4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004ab8:	d02a      	beq.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004aba:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004abe:	d824      	bhi.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004ac0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004ac4:	d008      	beq.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004ac6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004aca:	d81e      	bhi.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d00a      	beq.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004ad0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004ad4:	d010      	beq.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004ad6:	e018      	b.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004ad8:	4b62      	ldr	r3, [pc, #392]	; (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ada:	68db      	ldr	r3, [r3, #12]
 8004adc:	4a61      	ldr	r2, [pc, #388]	; (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ade:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ae2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004ae4:	e015      	b.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	3304      	adds	r3, #4
 8004aea:	2100      	movs	r1, #0
 8004aec:	4618      	mov	r0, r3
 8004aee:	f000 fa73 	bl	8004fd8 <RCCEx_PLLSAI1_Config>
 8004af2:	4603      	mov	r3, r0
 8004af4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004af6:	e00c      	b.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	3320      	adds	r3, #32
 8004afc:	2100      	movs	r1, #0
 8004afe:	4618      	mov	r0, r3
 8004b00:	f000 fb5e 	bl	80051c0 <RCCEx_PLLSAI2_Config>
 8004b04:	4603      	mov	r3, r0
 8004b06:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004b08:	e003      	b.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	74fb      	strb	r3, [r7, #19]
      break;
 8004b0e:	e000      	b.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004b10:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004b12:	7cfb      	ldrb	r3, [r7, #19]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d10b      	bne.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004b18:	4b52      	ldr	r3, [pc, #328]	; (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b1e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004b26:	494f      	ldr	r1, [pc, #316]	; (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004b2e:	e001      	b.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b30:	7cfb      	ldrb	r3, [r7, #19]
 8004b32:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	f000 80a0 	beq.w	8004c82 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b42:	2300      	movs	r3, #0
 8004b44:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004b46:	4b47      	ldr	r3, [pc, #284]	; (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d101      	bne.n	8004b56 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004b52:	2301      	movs	r3, #1
 8004b54:	e000      	b.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004b56:	2300      	movs	r3, #0
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d00d      	beq.n	8004b78 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b5c:	4b41      	ldr	r3, [pc, #260]	; (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b60:	4a40      	ldr	r2, [pc, #256]	; (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b66:	6593      	str	r3, [r2, #88]	; 0x58
 8004b68:	4b3e      	ldr	r3, [pc, #248]	; (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b70:	60bb      	str	r3, [r7, #8]
 8004b72:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b74:	2301      	movs	r3, #1
 8004b76:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b78:	4b3b      	ldr	r3, [pc, #236]	; (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a3a      	ldr	r2, [pc, #232]	; (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004b7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b82:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004b84:	f7fd f91e 	bl	8001dc4 <HAL_GetTick>
 8004b88:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004b8a:	e009      	b.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b8c:	f7fd f91a 	bl	8001dc4 <HAL_GetTick>
 8004b90:	4602      	mov	r2, r0
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	1ad3      	subs	r3, r2, r3
 8004b96:	2b02      	cmp	r3, #2
 8004b98:	d902      	bls.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004b9a:	2303      	movs	r3, #3
 8004b9c:	74fb      	strb	r3, [r7, #19]
        break;
 8004b9e:	e005      	b.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004ba0:	4b31      	ldr	r3, [pc, #196]	; (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d0ef      	beq.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004bac:	7cfb      	ldrb	r3, [r7, #19]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d15c      	bne.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004bb2:	4b2c      	ldr	r3, [pc, #176]	; (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004bb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bb8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004bbc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004bbe:	697b      	ldr	r3, [r7, #20]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d01f      	beq.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004bca:	697a      	ldr	r2, [r7, #20]
 8004bcc:	429a      	cmp	r2, r3
 8004bce:	d019      	beq.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004bd0:	4b24      	ldr	r3, [pc, #144]	; (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004bd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bda:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004bdc:	4b21      	ldr	r3, [pc, #132]	; (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004bde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004be2:	4a20      	ldr	r2, [pc, #128]	; (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004be4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004be8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004bec:	4b1d      	ldr	r3, [pc, #116]	; (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004bee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bf2:	4a1c      	ldr	r2, [pc, #112]	; (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004bf4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004bf8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004bfc:	4a19      	ldr	r2, [pc, #100]	; (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	f003 0301 	and.w	r3, r3, #1
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d016      	beq.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c0e:	f7fd f8d9 	bl	8001dc4 <HAL_GetTick>
 8004c12:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c14:	e00b      	b.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c16:	f7fd f8d5 	bl	8001dc4 <HAL_GetTick>
 8004c1a:	4602      	mov	r2, r0
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	1ad3      	subs	r3, r2, r3
 8004c20:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d902      	bls.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004c28:	2303      	movs	r3, #3
 8004c2a:	74fb      	strb	r3, [r7, #19]
            break;
 8004c2c:	e006      	b.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c2e:	4b0d      	ldr	r3, [pc, #52]	; (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c34:	f003 0302 	and.w	r3, r3, #2
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d0ec      	beq.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004c3c:	7cfb      	ldrb	r3, [r7, #19]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d10c      	bne.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004c42:	4b08      	ldr	r3, [pc, #32]	; (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c48:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c52:	4904      	ldr	r1, [pc, #16]	; (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c54:	4313      	orrs	r3, r2
 8004c56:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004c5a:	e009      	b.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004c5c:	7cfb      	ldrb	r3, [r7, #19]
 8004c5e:	74bb      	strb	r3, [r7, #18]
 8004c60:	e006      	b.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004c62:	bf00      	nop
 8004c64:	40021000 	.word	0x40021000
 8004c68:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c6c:	7cfb      	ldrb	r3, [r7, #19]
 8004c6e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004c70:	7c7b      	ldrb	r3, [r7, #17]
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	d105      	bne.n	8004c82 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c76:	4b9e      	ldr	r3, [pc, #632]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c7a:	4a9d      	ldr	r2, [pc, #628]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c80:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f003 0301 	and.w	r3, r3, #1
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d00a      	beq.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004c8e:	4b98      	ldr	r3, [pc, #608]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c94:	f023 0203 	bic.w	r2, r3, #3
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c9c:	4994      	ldr	r1, [pc, #592]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f003 0302 	and.w	r3, r3, #2
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d00a      	beq.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004cb0:	4b8f      	ldr	r3, [pc, #572]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cb6:	f023 020c 	bic.w	r2, r3, #12
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cbe:	498c      	ldr	r1, [pc, #560]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f003 0304 	and.w	r3, r3, #4
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d00a      	beq.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004cd2:	4b87      	ldr	r3, [pc, #540]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cd8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ce0:	4983      	ldr	r1, [pc, #524]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f003 0308 	and.w	r3, r3, #8
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d00a      	beq.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004cf4:	4b7e      	ldr	r3, [pc, #504]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cfa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d02:	497b      	ldr	r1, [pc, #492]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d04:	4313      	orrs	r3, r2
 8004d06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f003 0310 	and.w	r3, r3, #16
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d00a      	beq.n	8004d2c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004d16:	4b76      	ldr	r3, [pc, #472]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d1c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d24:	4972      	ldr	r1, [pc, #456]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d26:	4313      	orrs	r3, r2
 8004d28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f003 0320 	and.w	r3, r3, #32
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d00a      	beq.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004d38:	4b6d      	ldr	r3, [pc, #436]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d3e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d46:	496a      	ldr	r1, [pc, #424]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d00a      	beq.n	8004d70 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004d5a:	4b65      	ldr	r3, [pc, #404]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d60:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d68:	4961      	ldr	r1, [pc, #388]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d00a      	beq.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004d7c:	4b5c      	ldr	r3, [pc, #368]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d82:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d8a:	4959      	ldr	r1, [pc, #356]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d00a      	beq.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004d9e:	4b54      	ldr	r3, [pc, #336]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004da0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004da4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004dac:	4950      	ldr	r1, [pc, #320]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004dae:	4313      	orrs	r3, r2
 8004db0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d00a      	beq.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004dc0:	4b4b      	ldr	r3, [pc, #300]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dc6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dce:	4948      	ldr	r1, [pc, #288]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d00a      	beq.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004de2:	4b43      	ldr	r3, [pc, #268]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004de4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004de8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004df0:	493f      	ldr	r1, [pc, #252]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004df2:	4313      	orrs	r3, r2
 8004df4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d028      	beq.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004e04:	4b3a      	ldr	r3, [pc, #232]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e0a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e12:	4937      	ldr	r1, [pc, #220]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e14:	4313      	orrs	r3, r2
 8004e16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e1e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004e22:	d106      	bne.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e24:	4b32      	ldr	r3, [pc, #200]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e26:	68db      	ldr	r3, [r3, #12]
 8004e28:	4a31      	ldr	r2, [pc, #196]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e2a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004e2e:	60d3      	str	r3, [r2, #12]
 8004e30:	e011      	b.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e36:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004e3a:	d10c      	bne.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	3304      	adds	r3, #4
 8004e40:	2101      	movs	r1, #1
 8004e42:	4618      	mov	r0, r3
 8004e44:	f000 f8c8 	bl	8004fd8 <RCCEx_PLLSAI1_Config>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004e4c:	7cfb      	ldrb	r3, [r7, #19]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d001      	beq.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004e52:	7cfb      	ldrb	r3, [r7, #19]
 8004e54:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d028      	beq.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004e62:	4b23      	ldr	r3, [pc, #140]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e68:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e70:	491f      	ldr	r1, [pc, #124]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e72:	4313      	orrs	r3, r2
 8004e74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e7c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004e80:	d106      	bne.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e82:	4b1b      	ldr	r3, [pc, #108]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e84:	68db      	ldr	r3, [r3, #12]
 8004e86:	4a1a      	ldr	r2, [pc, #104]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e88:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004e8c:	60d3      	str	r3, [r2, #12]
 8004e8e:	e011      	b.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e94:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004e98:	d10c      	bne.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	3304      	adds	r3, #4
 8004e9e:	2101      	movs	r1, #1
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	f000 f899 	bl	8004fd8 <RCCEx_PLLSAI1_Config>
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004eaa:	7cfb      	ldrb	r3, [r7, #19]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d001      	beq.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004eb0:	7cfb      	ldrb	r3, [r7, #19]
 8004eb2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d02b      	beq.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004ec0:	4b0b      	ldr	r3, [pc, #44]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ec2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ec6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ece:	4908      	ldr	r1, [pc, #32]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004eda:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004ede:	d109      	bne.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ee0:	4b03      	ldr	r3, [pc, #12]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ee2:	68db      	ldr	r3, [r3, #12]
 8004ee4:	4a02      	ldr	r2, [pc, #8]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ee6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004eea:	60d3      	str	r3, [r2, #12]
 8004eec:	e014      	b.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004eee:	bf00      	nop
 8004ef0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ef8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004efc:	d10c      	bne.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	3304      	adds	r3, #4
 8004f02:	2101      	movs	r1, #1
 8004f04:	4618      	mov	r0, r3
 8004f06:	f000 f867 	bl	8004fd8 <RCCEx_PLLSAI1_Config>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004f0e:	7cfb      	ldrb	r3, [r7, #19]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d001      	beq.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004f14:	7cfb      	ldrb	r3, [r7, #19]
 8004f16:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d02f      	beq.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004f24:	4b2b      	ldr	r3, [pc, #172]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004f26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f2a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004f32:	4928      	ldr	r1, [pc, #160]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004f34:	4313      	orrs	r3, r2
 8004f36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004f3e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004f42:	d10d      	bne.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	3304      	adds	r3, #4
 8004f48:	2102      	movs	r1, #2
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f000 f844 	bl	8004fd8 <RCCEx_PLLSAI1_Config>
 8004f50:	4603      	mov	r3, r0
 8004f52:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004f54:	7cfb      	ldrb	r3, [r7, #19]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d014      	beq.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004f5a:	7cfb      	ldrb	r3, [r7, #19]
 8004f5c:	74bb      	strb	r3, [r7, #18]
 8004f5e:	e011      	b.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004f64:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004f68:	d10c      	bne.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	3320      	adds	r3, #32
 8004f6e:	2102      	movs	r1, #2
 8004f70:	4618      	mov	r0, r3
 8004f72:	f000 f925 	bl	80051c0 <RCCEx_PLLSAI2_Config>
 8004f76:	4603      	mov	r3, r0
 8004f78:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004f7a:	7cfb      	ldrb	r3, [r7, #19]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d001      	beq.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004f80:	7cfb      	ldrb	r3, [r7, #19]
 8004f82:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d00a      	beq.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004f90:	4b10      	ldr	r3, [pc, #64]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f96:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004f9e:	490d      	ldr	r1, [pc, #52]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d00b      	beq.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004fb2:	4b08      	ldr	r3, [pc, #32]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004fb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fb8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004fc2:	4904      	ldr	r1, [pc, #16]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004fca:	7cbb      	ldrb	r3, [r7, #18]
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3718      	adds	r7, #24
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}
 8004fd4:	40021000 	.word	0x40021000

08004fd8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b084      	sub	sp, #16
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
 8004fe0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004fe6:	4b75      	ldr	r3, [pc, #468]	; (80051bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004fe8:	68db      	ldr	r3, [r3, #12]
 8004fea:	f003 0303 	and.w	r3, r3, #3
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d018      	beq.n	8005024 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004ff2:	4b72      	ldr	r3, [pc, #456]	; (80051bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ff4:	68db      	ldr	r3, [r3, #12]
 8004ff6:	f003 0203 	and.w	r2, r3, #3
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	429a      	cmp	r2, r3
 8005000:	d10d      	bne.n	800501e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
       ||
 8005006:	2b00      	cmp	r3, #0
 8005008:	d009      	beq.n	800501e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800500a:	4b6c      	ldr	r3, [pc, #432]	; (80051bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800500c:	68db      	ldr	r3, [r3, #12]
 800500e:	091b      	lsrs	r3, r3, #4
 8005010:	f003 0307 	and.w	r3, r3, #7
 8005014:	1c5a      	adds	r2, r3, #1
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	685b      	ldr	r3, [r3, #4]
       ||
 800501a:	429a      	cmp	r2, r3
 800501c:	d047      	beq.n	80050ae <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800501e:	2301      	movs	r3, #1
 8005020:	73fb      	strb	r3, [r7, #15]
 8005022:	e044      	b.n	80050ae <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	2b03      	cmp	r3, #3
 800502a:	d018      	beq.n	800505e <RCCEx_PLLSAI1_Config+0x86>
 800502c:	2b03      	cmp	r3, #3
 800502e:	d825      	bhi.n	800507c <RCCEx_PLLSAI1_Config+0xa4>
 8005030:	2b01      	cmp	r3, #1
 8005032:	d002      	beq.n	800503a <RCCEx_PLLSAI1_Config+0x62>
 8005034:	2b02      	cmp	r3, #2
 8005036:	d009      	beq.n	800504c <RCCEx_PLLSAI1_Config+0x74>
 8005038:	e020      	b.n	800507c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800503a:	4b60      	ldr	r3, [pc, #384]	; (80051bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f003 0302 	and.w	r3, r3, #2
 8005042:	2b00      	cmp	r3, #0
 8005044:	d11d      	bne.n	8005082 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005046:	2301      	movs	r3, #1
 8005048:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800504a:	e01a      	b.n	8005082 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800504c:	4b5b      	ldr	r3, [pc, #364]	; (80051bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005054:	2b00      	cmp	r3, #0
 8005056:	d116      	bne.n	8005086 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005058:	2301      	movs	r3, #1
 800505a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800505c:	e013      	b.n	8005086 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800505e:	4b57      	ldr	r3, [pc, #348]	; (80051bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005066:	2b00      	cmp	r3, #0
 8005068:	d10f      	bne.n	800508a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800506a:	4b54      	ldr	r3, [pc, #336]	; (80051bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005072:	2b00      	cmp	r3, #0
 8005074:	d109      	bne.n	800508a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800507a:	e006      	b.n	800508a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800507c:	2301      	movs	r3, #1
 800507e:	73fb      	strb	r3, [r7, #15]
      break;
 8005080:	e004      	b.n	800508c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005082:	bf00      	nop
 8005084:	e002      	b.n	800508c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005086:	bf00      	nop
 8005088:	e000      	b.n	800508c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800508a:	bf00      	nop
    }

    if(status == HAL_OK)
 800508c:	7bfb      	ldrb	r3, [r7, #15]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d10d      	bne.n	80050ae <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005092:	4b4a      	ldr	r3, [pc, #296]	; (80051bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005094:	68db      	ldr	r3, [r3, #12]
 8005096:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6819      	ldr	r1, [r3, #0]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	3b01      	subs	r3, #1
 80050a4:	011b      	lsls	r3, r3, #4
 80050a6:	430b      	orrs	r3, r1
 80050a8:	4944      	ldr	r1, [pc, #272]	; (80051bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80050aa:	4313      	orrs	r3, r2
 80050ac:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80050ae:	7bfb      	ldrb	r3, [r7, #15]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d17d      	bne.n	80051b0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80050b4:	4b41      	ldr	r3, [pc, #260]	; (80051bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4a40      	ldr	r2, [pc, #256]	; (80051bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80050ba:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80050be:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050c0:	f7fc fe80 	bl	8001dc4 <HAL_GetTick>
 80050c4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80050c6:	e009      	b.n	80050dc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80050c8:	f7fc fe7c 	bl	8001dc4 <HAL_GetTick>
 80050cc:	4602      	mov	r2, r0
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	1ad3      	subs	r3, r2, r3
 80050d2:	2b02      	cmp	r3, #2
 80050d4:	d902      	bls.n	80050dc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80050d6:	2303      	movs	r3, #3
 80050d8:	73fb      	strb	r3, [r7, #15]
        break;
 80050da:	e005      	b.n	80050e8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80050dc:	4b37      	ldr	r3, [pc, #220]	; (80051bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d1ef      	bne.n	80050c8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80050e8:	7bfb      	ldrb	r3, [r7, #15]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d160      	bne.n	80051b0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d111      	bne.n	8005118 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80050f4:	4b31      	ldr	r3, [pc, #196]	; (80051bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80050f6:	691b      	ldr	r3, [r3, #16]
 80050f8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80050fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005100:	687a      	ldr	r2, [r7, #4]
 8005102:	6892      	ldr	r2, [r2, #8]
 8005104:	0211      	lsls	r1, r2, #8
 8005106:	687a      	ldr	r2, [r7, #4]
 8005108:	68d2      	ldr	r2, [r2, #12]
 800510a:	0912      	lsrs	r2, r2, #4
 800510c:	0452      	lsls	r2, r2, #17
 800510e:	430a      	orrs	r2, r1
 8005110:	492a      	ldr	r1, [pc, #168]	; (80051bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005112:	4313      	orrs	r3, r2
 8005114:	610b      	str	r3, [r1, #16]
 8005116:	e027      	b.n	8005168 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	2b01      	cmp	r3, #1
 800511c:	d112      	bne.n	8005144 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800511e:	4b27      	ldr	r3, [pc, #156]	; (80051bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005120:	691b      	ldr	r3, [r3, #16]
 8005122:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8005126:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800512a:	687a      	ldr	r2, [r7, #4]
 800512c:	6892      	ldr	r2, [r2, #8]
 800512e:	0211      	lsls	r1, r2, #8
 8005130:	687a      	ldr	r2, [r7, #4]
 8005132:	6912      	ldr	r2, [r2, #16]
 8005134:	0852      	lsrs	r2, r2, #1
 8005136:	3a01      	subs	r2, #1
 8005138:	0552      	lsls	r2, r2, #21
 800513a:	430a      	orrs	r2, r1
 800513c:	491f      	ldr	r1, [pc, #124]	; (80051bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800513e:	4313      	orrs	r3, r2
 8005140:	610b      	str	r3, [r1, #16]
 8005142:	e011      	b.n	8005168 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005144:	4b1d      	ldr	r3, [pc, #116]	; (80051bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005146:	691b      	ldr	r3, [r3, #16]
 8005148:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800514c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005150:	687a      	ldr	r2, [r7, #4]
 8005152:	6892      	ldr	r2, [r2, #8]
 8005154:	0211      	lsls	r1, r2, #8
 8005156:	687a      	ldr	r2, [r7, #4]
 8005158:	6952      	ldr	r2, [r2, #20]
 800515a:	0852      	lsrs	r2, r2, #1
 800515c:	3a01      	subs	r2, #1
 800515e:	0652      	lsls	r2, r2, #25
 8005160:	430a      	orrs	r2, r1
 8005162:	4916      	ldr	r1, [pc, #88]	; (80051bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005164:	4313      	orrs	r3, r2
 8005166:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005168:	4b14      	ldr	r3, [pc, #80]	; (80051bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a13      	ldr	r2, [pc, #76]	; (80051bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800516e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005172:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005174:	f7fc fe26 	bl	8001dc4 <HAL_GetTick>
 8005178:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800517a:	e009      	b.n	8005190 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800517c:	f7fc fe22 	bl	8001dc4 <HAL_GetTick>
 8005180:	4602      	mov	r2, r0
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	1ad3      	subs	r3, r2, r3
 8005186:	2b02      	cmp	r3, #2
 8005188:	d902      	bls.n	8005190 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800518a:	2303      	movs	r3, #3
 800518c:	73fb      	strb	r3, [r7, #15]
          break;
 800518e:	e005      	b.n	800519c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005190:	4b0a      	ldr	r3, [pc, #40]	; (80051bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005198:	2b00      	cmp	r3, #0
 800519a:	d0ef      	beq.n	800517c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800519c:	7bfb      	ldrb	r3, [r7, #15]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d106      	bne.n	80051b0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80051a2:	4b06      	ldr	r3, [pc, #24]	; (80051bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80051a4:	691a      	ldr	r2, [r3, #16]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	699b      	ldr	r3, [r3, #24]
 80051aa:	4904      	ldr	r1, [pc, #16]	; (80051bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80051ac:	4313      	orrs	r3, r2
 80051ae:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80051b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80051b2:	4618      	mov	r0, r3
 80051b4:	3710      	adds	r7, #16
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}
 80051ba:	bf00      	nop
 80051bc:	40021000 	.word	0x40021000

080051c0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b084      	sub	sp, #16
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
 80051c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80051ca:	2300      	movs	r3, #0
 80051cc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80051ce:	4b6a      	ldr	r3, [pc, #424]	; (8005378 <RCCEx_PLLSAI2_Config+0x1b8>)
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	f003 0303 	and.w	r3, r3, #3
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d018      	beq.n	800520c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80051da:	4b67      	ldr	r3, [pc, #412]	; (8005378 <RCCEx_PLLSAI2_Config+0x1b8>)
 80051dc:	68db      	ldr	r3, [r3, #12]
 80051de:	f003 0203 	and.w	r2, r3, #3
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	429a      	cmp	r2, r3
 80051e8:	d10d      	bne.n	8005206 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
       ||
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d009      	beq.n	8005206 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80051f2:	4b61      	ldr	r3, [pc, #388]	; (8005378 <RCCEx_PLLSAI2_Config+0x1b8>)
 80051f4:	68db      	ldr	r3, [r3, #12]
 80051f6:	091b      	lsrs	r3, r3, #4
 80051f8:	f003 0307 	and.w	r3, r3, #7
 80051fc:	1c5a      	adds	r2, r3, #1
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	685b      	ldr	r3, [r3, #4]
       ||
 8005202:	429a      	cmp	r2, r3
 8005204:	d047      	beq.n	8005296 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	73fb      	strb	r3, [r7, #15]
 800520a:	e044      	b.n	8005296 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	2b03      	cmp	r3, #3
 8005212:	d018      	beq.n	8005246 <RCCEx_PLLSAI2_Config+0x86>
 8005214:	2b03      	cmp	r3, #3
 8005216:	d825      	bhi.n	8005264 <RCCEx_PLLSAI2_Config+0xa4>
 8005218:	2b01      	cmp	r3, #1
 800521a:	d002      	beq.n	8005222 <RCCEx_PLLSAI2_Config+0x62>
 800521c:	2b02      	cmp	r3, #2
 800521e:	d009      	beq.n	8005234 <RCCEx_PLLSAI2_Config+0x74>
 8005220:	e020      	b.n	8005264 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005222:	4b55      	ldr	r3, [pc, #340]	; (8005378 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f003 0302 	and.w	r3, r3, #2
 800522a:	2b00      	cmp	r3, #0
 800522c:	d11d      	bne.n	800526a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800522e:	2301      	movs	r3, #1
 8005230:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005232:	e01a      	b.n	800526a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005234:	4b50      	ldr	r3, [pc, #320]	; (8005378 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800523c:	2b00      	cmp	r3, #0
 800523e:	d116      	bne.n	800526e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005240:	2301      	movs	r3, #1
 8005242:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005244:	e013      	b.n	800526e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005246:	4b4c      	ldr	r3, [pc, #304]	; (8005378 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800524e:	2b00      	cmp	r3, #0
 8005250:	d10f      	bne.n	8005272 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005252:	4b49      	ldr	r3, [pc, #292]	; (8005378 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800525a:	2b00      	cmp	r3, #0
 800525c:	d109      	bne.n	8005272 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005262:	e006      	b.n	8005272 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005264:	2301      	movs	r3, #1
 8005266:	73fb      	strb	r3, [r7, #15]
      break;
 8005268:	e004      	b.n	8005274 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800526a:	bf00      	nop
 800526c:	e002      	b.n	8005274 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800526e:	bf00      	nop
 8005270:	e000      	b.n	8005274 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005272:	bf00      	nop
    }

    if(status == HAL_OK)
 8005274:	7bfb      	ldrb	r3, [r7, #15]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d10d      	bne.n	8005296 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800527a:	4b3f      	ldr	r3, [pc, #252]	; (8005378 <RCCEx_PLLSAI2_Config+0x1b8>)
 800527c:	68db      	ldr	r3, [r3, #12]
 800527e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6819      	ldr	r1, [r3, #0]
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	3b01      	subs	r3, #1
 800528c:	011b      	lsls	r3, r3, #4
 800528e:	430b      	orrs	r3, r1
 8005290:	4939      	ldr	r1, [pc, #228]	; (8005378 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005292:	4313      	orrs	r3, r2
 8005294:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005296:	7bfb      	ldrb	r3, [r7, #15]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d167      	bne.n	800536c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800529c:	4b36      	ldr	r3, [pc, #216]	; (8005378 <RCCEx_PLLSAI2_Config+0x1b8>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a35      	ldr	r2, [pc, #212]	; (8005378 <RCCEx_PLLSAI2_Config+0x1b8>)
 80052a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052a6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052a8:	f7fc fd8c 	bl	8001dc4 <HAL_GetTick>
 80052ac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80052ae:	e009      	b.n	80052c4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80052b0:	f7fc fd88 	bl	8001dc4 <HAL_GetTick>
 80052b4:	4602      	mov	r2, r0
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	1ad3      	subs	r3, r2, r3
 80052ba:	2b02      	cmp	r3, #2
 80052bc:	d902      	bls.n	80052c4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80052be:	2303      	movs	r3, #3
 80052c0:	73fb      	strb	r3, [r7, #15]
        break;
 80052c2:	e005      	b.n	80052d0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80052c4:	4b2c      	ldr	r3, [pc, #176]	; (8005378 <RCCEx_PLLSAI2_Config+0x1b8>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d1ef      	bne.n	80052b0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80052d0:	7bfb      	ldrb	r3, [r7, #15]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d14a      	bne.n	800536c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d111      	bne.n	8005300 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80052dc:	4b26      	ldr	r3, [pc, #152]	; (8005378 <RCCEx_PLLSAI2_Config+0x1b8>)
 80052de:	695b      	ldr	r3, [r3, #20]
 80052e0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80052e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052e8:	687a      	ldr	r2, [r7, #4]
 80052ea:	6892      	ldr	r2, [r2, #8]
 80052ec:	0211      	lsls	r1, r2, #8
 80052ee:	687a      	ldr	r2, [r7, #4]
 80052f0:	68d2      	ldr	r2, [r2, #12]
 80052f2:	0912      	lsrs	r2, r2, #4
 80052f4:	0452      	lsls	r2, r2, #17
 80052f6:	430a      	orrs	r2, r1
 80052f8:	491f      	ldr	r1, [pc, #124]	; (8005378 <RCCEx_PLLSAI2_Config+0x1b8>)
 80052fa:	4313      	orrs	r3, r2
 80052fc:	614b      	str	r3, [r1, #20]
 80052fe:	e011      	b.n	8005324 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005300:	4b1d      	ldr	r3, [pc, #116]	; (8005378 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005302:	695b      	ldr	r3, [r3, #20]
 8005304:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005308:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800530c:	687a      	ldr	r2, [r7, #4]
 800530e:	6892      	ldr	r2, [r2, #8]
 8005310:	0211      	lsls	r1, r2, #8
 8005312:	687a      	ldr	r2, [r7, #4]
 8005314:	6912      	ldr	r2, [r2, #16]
 8005316:	0852      	lsrs	r2, r2, #1
 8005318:	3a01      	subs	r2, #1
 800531a:	0652      	lsls	r2, r2, #25
 800531c:	430a      	orrs	r2, r1
 800531e:	4916      	ldr	r1, [pc, #88]	; (8005378 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005320:	4313      	orrs	r3, r2
 8005322:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005324:	4b14      	ldr	r3, [pc, #80]	; (8005378 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	4a13      	ldr	r2, [pc, #76]	; (8005378 <RCCEx_PLLSAI2_Config+0x1b8>)
 800532a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800532e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005330:	f7fc fd48 	bl	8001dc4 <HAL_GetTick>
 8005334:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005336:	e009      	b.n	800534c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005338:	f7fc fd44 	bl	8001dc4 <HAL_GetTick>
 800533c:	4602      	mov	r2, r0
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	1ad3      	subs	r3, r2, r3
 8005342:	2b02      	cmp	r3, #2
 8005344:	d902      	bls.n	800534c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005346:	2303      	movs	r3, #3
 8005348:	73fb      	strb	r3, [r7, #15]
          break;
 800534a:	e005      	b.n	8005358 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800534c:	4b0a      	ldr	r3, [pc, #40]	; (8005378 <RCCEx_PLLSAI2_Config+0x1b8>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005354:	2b00      	cmp	r3, #0
 8005356:	d0ef      	beq.n	8005338 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005358:	7bfb      	ldrb	r3, [r7, #15]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d106      	bne.n	800536c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800535e:	4b06      	ldr	r3, [pc, #24]	; (8005378 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005360:	695a      	ldr	r2, [r3, #20]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	695b      	ldr	r3, [r3, #20]
 8005366:	4904      	ldr	r1, [pc, #16]	; (8005378 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005368:	4313      	orrs	r3, r2
 800536a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800536c:	7bfb      	ldrb	r3, [r7, #15]
}
 800536e:	4618      	mov	r0, r3
 8005370:	3710      	adds	r7, #16
 8005372:	46bd      	mov	sp, r7
 8005374:	bd80      	pop	{r7, pc}
 8005376:	bf00      	nop
 8005378:	40021000 	.word	0x40021000

0800537c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b084      	sub	sp, #16
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d101      	bne.n	800538e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	e095      	b.n	80054ba <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005392:	2b00      	cmp	r3, #0
 8005394:	d108      	bne.n	80053a8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800539e:	d009      	beq.n	80053b4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2200      	movs	r2, #0
 80053a4:	61da      	str	r2, [r3, #28]
 80053a6:	e005      	b.n	80053b4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2200      	movs	r2, #0
 80053ac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2200      	movs	r2, #0
 80053b8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d106      	bne.n	80053d4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2200      	movs	r2, #0
 80053ca:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	f7fc f9d2 	bl	8001778 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2202      	movs	r2, #2
 80053d8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	681a      	ldr	r2, [r3, #0]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053ea:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	68db      	ldr	r3, [r3, #12]
 80053f0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80053f4:	d902      	bls.n	80053fc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80053f6:	2300      	movs	r3, #0
 80053f8:	60fb      	str	r3, [r7, #12]
 80053fa:	e002      	b.n	8005402 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80053fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005400:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	68db      	ldr	r3, [r3, #12]
 8005406:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800540a:	d007      	beq.n	800541c <HAL_SPI_Init+0xa0>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	68db      	ldr	r3, [r3, #12]
 8005410:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005414:	d002      	beq.n	800541c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2200      	movs	r2, #0
 800541a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	689b      	ldr	r3, [r3, #8]
 8005428:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800542c:	431a      	orrs	r2, r3
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	691b      	ldr	r3, [r3, #16]
 8005432:	f003 0302 	and.w	r3, r3, #2
 8005436:	431a      	orrs	r2, r3
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	695b      	ldr	r3, [r3, #20]
 800543c:	f003 0301 	and.w	r3, r3, #1
 8005440:	431a      	orrs	r2, r3
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	699b      	ldr	r3, [r3, #24]
 8005446:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800544a:	431a      	orrs	r2, r3
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	69db      	ldr	r3, [r3, #28]
 8005450:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005454:	431a      	orrs	r2, r3
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6a1b      	ldr	r3, [r3, #32]
 800545a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800545e:	ea42 0103 	orr.w	r1, r2, r3
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005466:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	430a      	orrs	r2, r1
 8005470:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	699b      	ldr	r3, [r3, #24]
 8005476:	0c1b      	lsrs	r3, r3, #16
 8005478:	f003 0204 	and.w	r2, r3, #4
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005480:	f003 0310 	and.w	r3, r3, #16
 8005484:	431a      	orrs	r2, r3
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800548a:	f003 0308 	and.w	r3, r3, #8
 800548e:	431a      	orrs	r2, r3
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	68db      	ldr	r3, [r3, #12]
 8005494:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005498:	ea42 0103 	orr.w	r1, r2, r3
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	430a      	orrs	r2, r1
 80054a8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2200      	movs	r2, #0
 80054ae:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2201      	movs	r2, #1
 80054b4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80054b8:	2300      	movs	r3, #0
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	3710      	adds	r7, #16
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}

080054c2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054c2:	b580      	push	{r7, lr}
 80054c4:	b088      	sub	sp, #32
 80054c6:	af00      	add	r7, sp, #0
 80054c8:	60f8      	str	r0, [r7, #12]
 80054ca:	60b9      	str	r1, [r7, #8]
 80054cc:	603b      	str	r3, [r7, #0]
 80054ce:	4613      	mov	r3, r2
 80054d0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80054d2:	2300      	movs	r3, #0
 80054d4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80054dc:	2b01      	cmp	r3, #1
 80054de:	d101      	bne.n	80054e4 <HAL_SPI_Transmit+0x22>
 80054e0:	2302      	movs	r3, #2
 80054e2:	e158      	b.n	8005796 <HAL_SPI_Transmit+0x2d4>
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2201      	movs	r2, #1
 80054e8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054ec:	f7fc fc6a 	bl	8001dc4 <HAL_GetTick>
 80054f0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80054f2:	88fb      	ldrh	r3, [r7, #6]
 80054f4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80054fc:	b2db      	uxtb	r3, r3
 80054fe:	2b01      	cmp	r3, #1
 8005500:	d002      	beq.n	8005508 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005502:	2302      	movs	r3, #2
 8005504:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005506:	e13d      	b.n	8005784 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d002      	beq.n	8005514 <HAL_SPI_Transmit+0x52>
 800550e:	88fb      	ldrh	r3, [r7, #6]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d102      	bne.n	800551a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005514:	2301      	movs	r3, #1
 8005516:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005518:	e134      	b.n	8005784 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2203      	movs	r2, #3
 800551e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2200      	movs	r2, #0
 8005526:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	68ba      	ldr	r2, [r7, #8]
 800552c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	88fa      	ldrh	r2, [r7, #6]
 8005532:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	88fa      	ldrh	r2, [r7, #6]
 8005538:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2200      	movs	r2, #0
 800553e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2200      	movs	r2, #0
 8005544:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2200      	movs	r2, #0
 800554c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2200      	movs	r2, #0
 8005554:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	2200      	movs	r2, #0
 800555a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	689b      	ldr	r3, [r3, #8]
 8005560:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005564:	d10f      	bne.n	8005586 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	681a      	ldr	r2, [r3, #0]
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005574:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	681a      	ldr	r2, [r3, #0]
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005584:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005590:	2b40      	cmp	r3, #64	; 0x40
 8005592:	d007      	beq.n	80055a4 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	681a      	ldr	r2, [r3, #0]
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055a2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	68db      	ldr	r3, [r3, #12]
 80055a8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80055ac:	d94b      	bls.n	8005646 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	685b      	ldr	r3, [r3, #4]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d002      	beq.n	80055bc <HAL_SPI_Transmit+0xfa>
 80055b6:	8afb      	ldrh	r3, [r7, #22]
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d13e      	bne.n	800563a <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055c0:	881a      	ldrh	r2, [r3, #0]
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055cc:	1c9a      	adds	r2, r3, #2
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	3b01      	subs	r3, #1
 80055da:	b29a      	uxth	r2, r3
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80055e0:	e02b      	b.n	800563a <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	f003 0302 	and.w	r3, r3, #2
 80055ec:	2b02      	cmp	r3, #2
 80055ee:	d112      	bne.n	8005616 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055f4:	881a      	ldrh	r2, [r3, #0]
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005600:	1c9a      	adds	r2, r3, #2
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800560a:	b29b      	uxth	r3, r3
 800560c:	3b01      	subs	r3, #1
 800560e:	b29a      	uxth	r2, r3
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005614:	e011      	b.n	800563a <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005616:	f7fc fbd5 	bl	8001dc4 <HAL_GetTick>
 800561a:	4602      	mov	r2, r0
 800561c:	69bb      	ldr	r3, [r7, #24]
 800561e:	1ad3      	subs	r3, r2, r3
 8005620:	683a      	ldr	r2, [r7, #0]
 8005622:	429a      	cmp	r2, r3
 8005624:	d803      	bhi.n	800562e <HAL_SPI_Transmit+0x16c>
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	f1b3 3fff 	cmp.w	r3, #4294967295
 800562c:	d102      	bne.n	8005634 <HAL_SPI_Transmit+0x172>
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d102      	bne.n	800563a <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8005634:	2303      	movs	r3, #3
 8005636:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005638:	e0a4      	b.n	8005784 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800563e:	b29b      	uxth	r3, r3
 8005640:	2b00      	cmp	r3, #0
 8005642:	d1ce      	bne.n	80055e2 <HAL_SPI_Transmit+0x120>
 8005644:	e07c      	b.n	8005740 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d002      	beq.n	8005654 <HAL_SPI_Transmit+0x192>
 800564e:	8afb      	ldrh	r3, [r7, #22]
 8005650:	2b01      	cmp	r3, #1
 8005652:	d170      	bne.n	8005736 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005658:	b29b      	uxth	r3, r3
 800565a:	2b01      	cmp	r3, #1
 800565c:	d912      	bls.n	8005684 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005662:	881a      	ldrh	r2, [r3, #0]
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800566e:	1c9a      	adds	r2, r3, #2
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005678:	b29b      	uxth	r3, r3
 800567a:	3b02      	subs	r3, #2
 800567c:	b29a      	uxth	r2, r3
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005682:	e058      	b.n	8005736 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	330c      	adds	r3, #12
 800568e:	7812      	ldrb	r2, [r2, #0]
 8005690:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005696:	1c5a      	adds	r2, r3, #1
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056a0:	b29b      	uxth	r3, r3
 80056a2:	3b01      	subs	r3, #1
 80056a4:	b29a      	uxth	r2, r3
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80056aa:	e044      	b.n	8005736 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	689b      	ldr	r3, [r3, #8]
 80056b2:	f003 0302 	and.w	r3, r3, #2
 80056b6:	2b02      	cmp	r3, #2
 80056b8:	d12b      	bne.n	8005712 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056be:	b29b      	uxth	r3, r3
 80056c0:	2b01      	cmp	r3, #1
 80056c2:	d912      	bls.n	80056ea <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056c8:	881a      	ldrh	r2, [r3, #0]
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056d4:	1c9a      	adds	r2, r3, #2
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056de:	b29b      	uxth	r3, r3
 80056e0:	3b02      	subs	r3, #2
 80056e2:	b29a      	uxth	r2, r3
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80056e8:	e025      	b.n	8005736 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	330c      	adds	r3, #12
 80056f4:	7812      	ldrb	r2, [r2, #0]
 80056f6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056fc:	1c5a      	adds	r2, r3, #1
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005706:	b29b      	uxth	r3, r3
 8005708:	3b01      	subs	r3, #1
 800570a:	b29a      	uxth	r2, r3
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005710:	e011      	b.n	8005736 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005712:	f7fc fb57 	bl	8001dc4 <HAL_GetTick>
 8005716:	4602      	mov	r2, r0
 8005718:	69bb      	ldr	r3, [r7, #24]
 800571a:	1ad3      	subs	r3, r2, r3
 800571c:	683a      	ldr	r2, [r7, #0]
 800571e:	429a      	cmp	r2, r3
 8005720:	d803      	bhi.n	800572a <HAL_SPI_Transmit+0x268>
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005728:	d102      	bne.n	8005730 <HAL_SPI_Transmit+0x26e>
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d102      	bne.n	8005736 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8005730:	2303      	movs	r3, #3
 8005732:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005734:	e026      	b.n	8005784 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800573a:	b29b      	uxth	r3, r3
 800573c:	2b00      	cmp	r3, #0
 800573e:	d1b5      	bne.n	80056ac <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005740:	69ba      	ldr	r2, [r7, #24]
 8005742:	6839      	ldr	r1, [r7, #0]
 8005744:	68f8      	ldr	r0, [r7, #12]
 8005746:	f000 f949 	bl	80059dc <SPI_EndRxTxTransaction>
 800574a:	4603      	mov	r3, r0
 800574c:	2b00      	cmp	r3, #0
 800574e:	d002      	beq.n	8005756 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2220      	movs	r2, #32
 8005754:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	689b      	ldr	r3, [r3, #8]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d10a      	bne.n	8005774 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800575e:	2300      	movs	r3, #0
 8005760:	613b      	str	r3, [r7, #16]
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	68db      	ldr	r3, [r3, #12]
 8005768:	613b      	str	r3, [r7, #16]
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	689b      	ldr	r3, [r3, #8]
 8005770:	613b      	str	r3, [r7, #16]
 8005772:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005778:	2b00      	cmp	r3, #0
 800577a:	d002      	beq.n	8005782 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800577c:	2301      	movs	r3, #1
 800577e:	77fb      	strb	r3, [r7, #31]
 8005780:	e000      	b.n	8005784 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8005782:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2201      	movs	r2, #1
 8005788:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2200      	movs	r2, #0
 8005790:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005794:	7ffb      	ldrb	r3, [r7, #31]
}
 8005796:	4618      	mov	r0, r3
 8005798:	3720      	adds	r7, #32
 800579a:	46bd      	mov	sp, r7
 800579c:	bd80      	pop	{r7, pc}
	...

080057a0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b088      	sub	sp, #32
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	60f8      	str	r0, [r7, #12]
 80057a8:	60b9      	str	r1, [r7, #8]
 80057aa:	603b      	str	r3, [r7, #0]
 80057ac:	4613      	mov	r3, r2
 80057ae:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80057b0:	f7fc fb08 	bl	8001dc4 <HAL_GetTick>
 80057b4:	4602      	mov	r2, r0
 80057b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057b8:	1a9b      	subs	r3, r3, r2
 80057ba:	683a      	ldr	r2, [r7, #0]
 80057bc:	4413      	add	r3, r2
 80057be:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80057c0:	f7fc fb00 	bl	8001dc4 <HAL_GetTick>
 80057c4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80057c6:	4b39      	ldr	r3, [pc, #228]	; (80058ac <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	015b      	lsls	r3, r3, #5
 80057cc:	0d1b      	lsrs	r3, r3, #20
 80057ce:	69fa      	ldr	r2, [r7, #28]
 80057d0:	fb02 f303 	mul.w	r3, r2, r3
 80057d4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80057d6:	e054      	b.n	8005882 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057de:	d050      	beq.n	8005882 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80057e0:	f7fc faf0 	bl	8001dc4 <HAL_GetTick>
 80057e4:	4602      	mov	r2, r0
 80057e6:	69bb      	ldr	r3, [r7, #24]
 80057e8:	1ad3      	subs	r3, r2, r3
 80057ea:	69fa      	ldr	r2, [r7, #28]
 80057ec:	429a      	cmp	r2, r3
 80057ee:	d902      	bls.n	80057f6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80057f0:	69fb      	ldr	r3, [r7, #28]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d13d      	bne.n	8005872 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	685a      	ldr	r2, [r3, #4]
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005804:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800580e:	d111      	bne.n	8005834 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	689b      	ldr	r3, [r3, #8]
 8005814:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005818:	d004      	beq.n	8005824 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	689b      	ldr	r3, [r3, #8]
 800581e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005822:	d107      	bne.n	8005834 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	681a      	ldr	r2, [r3, #0]
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005832:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005838:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800583c:	d10f      	bne.n	800585e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	681a      	ldr	r2, [r3, #0]
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800584c:	601a      	str	r2, [r3, #0]
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800585c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2201      	movs	r2, #1
 8005862:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	2200      	movs	r2, #0
 800586a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800586e:	2303      	movs	r3, #3
 8005870:	e017      	b.n	80058a2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005872:	697b      	ldr	r3, [r7, #20]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d101      	bne.n	800587c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005878:	2300      	movs	r3, #0
 800587a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	3b01      	subs	r3, #1
 8005880:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	689a      	ldr	r2, [r3, #8]
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	4013      	ands	r3, r2
 800588c:	68ba      	ldr	r2, [r7, #8]
 800588e:	429a      	cmp	r2, r3
 8005890:	bf0c      	ite	eq
 8005892:	2301      	moveq	r3, #1
 8005894:	2300      	movne	r3, #0
 8005896:	b2db      	uxtb	r3, r3
 8005898:	461a      	mov	r2, r3
 800589a:	79fb      	ldrb	r3, [r7, #7]
 800589c:	429a      	cmp	r2, r3
 800589e:	d19b      	bne.n	80057d8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80058a0:	2300      	movs	r3, #0
}
 80058a2:	4618      	mov	r0, r3
 80058a4:	3720      	adds	r7, #32
 80058a6:	46bd      	mov	sp, r7
 80058a8:	bd80      	pop	{r7, pc}
 80058aa:	bf00      	nop
 80058ac:	20000008 	.word	0x20000008

080058b0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b08a      	sub	sp, #40	; 0x28
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	60f8      	str	r0, [r7, #12]
 80058b8:	60b9      	str	r1, [r7, #8]
 80058ba:	607a      	str	r2, [r7, #4]
 80058bc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80058be:	2300      	movs	r3, #0
 80058c0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80058c2:	f7fc fa7f 	bl	8001dc4 <HAL_GetTick>
 80058c6:	4602      	mov	r2, r0
 80058c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058ca:	1a9b      	subs	r3, r3, r2
 80058cc:	683a      	ldr	r2, [r7, #0]
 80058ce:	4413      	add	r3, r2
 80058d0:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80058d2:	f7fc fa77 	bl	8001dc4 <HAL_GetTick>
 80058d6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	330c      	adds	r3, #12
 80058de:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80058e0:	4b3d      	ldr	r3, [pc, #244]	; (80059d8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80058e2:	681a      	ldr	r2, [r3, #0]
 80058e4:	4613      	mov	r3, r2
 80058e6:	009b      	lsls	r3, r3, #2
 80058e8:	4413      	add	r3, r2
 80058ea:	00da      	lsls	r2, r3, #3
 80058ec:	1ad3      	subs	r3, r2, r3
 80058ee:	0d1b      	lsrs	r3, r3, #20
 80058f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058f2:	fb02 f303 	mul.w	r3, r2, r3
 80058f6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80058f8:	e060      	b.n	80059bc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005900:	d107      	bne.n	8005912 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d104      	bne.n	8005912 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005908:	69fb      	ldr	r3, [r7, #28]
 800590a:	781b      	ldrb	r3, [r3, #0]
 800590c:	b2db      	uxtb	r3, r3
 800590e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005910:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005918:	d050      	beq.n	80059bc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800591a:	f7fc fa53 	bl	8001dc4 <HAL_GetTick>
 800591e:	4602      	mov	r2, r0
 8005920:	6a3b      	ldr	r3, [r7, #32]
 8005922:	1ad3      	subs	r3, r2, r3
 8005924:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005926:	429a      	cmp	r2, r3
 8005928:	d902      	bls.n	8005930 <SPI_WaitFifoStateUntilTimeout+0x80>
 800592a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800592c:	2b00      	cmp	r3, #0
 800592e:	d13d      	bne.n	80059ac <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	685a      	ldr	r2, [r3, #4]
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800593e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005948:	d111      	bne.n	800596e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005952:	d004      	beq.n	800595e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800595c:	d107      	bne.n	800596e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800596c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005972:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005976:	d10f      	bne.n	8005998 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	681a      	ldr	r2, [r3, #0]
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005986:	601a      	str	r2, [r3, #0]
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	681a      	ldr	r2, [r3, #0]
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005996:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2201      	movs	r2, #1
 800599c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2200      	movs	r2, #0
 80059a4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80059a8:	2303      	movs	r3, #3
 80059aa:	e010      	b.n	80059ce <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80059ac:	69bb      	ldr	r3, [r7, #24]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d101      	bne.n	80059b6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80059b2:	2300      	movs	r3, #0
 80059b4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80059b6:	69bb      	ldr	r3, [r7, #24]
 80059b8:	3b01      	subs	r3, #1
 80059ba:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	689a      	ldr	r2, [r3, #8]
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	4013      	ands	r3, r2
 80059c6:	687a      	ldr	r2, [r7, #4]
 80059c8:	429a      	cmp	r2, r3
 80059ca:	d196      	bne.n	80058fa <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80059cc:	2300      	movs	r3, #0
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	3728      	adds	r7, #40	; 0x28
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}
 80059d6:	bf00      	nop
 80059d8:	20000008 	.word	0x20000008

080059dc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b086      	sub	sp, #24
 80059e0:	af02      	add	r7, sp, #8
 80059e2:	60f8      	str	r0, [r7, #12]
 80059e4:	60b9      	str	r1, [r7, #8]
 80059e6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	9300      	str	r3, [sp, #0]
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	2200      	movs	r2, #0
 80059f0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80059f4:	68f8      	ldr	r0, [r7, #12]
 80059f6:	f7ff ff5b 	bl	80058b0 <SPI_WaitFifoStateUntilTimeout>
 80059fa:	4603      	mov	r3, r0
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d007      	beq.n	8005a10 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a04:	f043 0220 	orr.w	r2, r3, #32
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005a0c:	2303      	movs	r3, #3
 8005a0e:	e027      	b.n	8005a60 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	9300      	str	r3, [sp, #0]
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	2200      	movs	r2, #0
 8005a18:	2180      	movs	r1, #128	; 0x80
 8005a1a:	68f8      	ldr	r0, [r7, #12]
 8005a1c:	f7ff fec0 	bl	80057a0 <SPI_WaitFlagStateUntilTimeout>
 8005a20:	4603      	mov	r3, r0
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d007      	beq.n	8005a36 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a2a:	f043 0220 	orr.w	r2, r3, #32
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005a32:	2303      	movs	r3, #3
 8005a34:	e014      	b.n	8005a60 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	9300      	str	r3, [sp, #0]
 8005a3a:	68bb      	ldr	r3, [r7, #8]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005a42:	68f8      	ldr	r0, [r7, #12]
 8005a44:	f7ff ff34 	bl	80058b0 <SPI_WaitFifoStateUntilTimeout>
 8005a48:	4603      	mov	r3, r0
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d007      	beq.n	8005a5e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a52:	f043 0220 	orr.w	r2, r3, #32
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005a5a:	2303      	movs	r3, #3
 8005a5c:	e000      	b.n	8005a60 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005a5e:	2300      	movs	r3, #0
}
 8005a60:	4618      	mov	r0, r3
 8005a62:	3710      	adds	r7, #16
 8005a64:	46bd      	mov	sp, r7
 8005a66:	bd80      	pop	{r7, pc}

08005a68 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b082      	sub	sp, #8
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d101      	bne.n	8005a7a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a76:	2301      	movs	r3, #1
 8005a78:	e040      	b.n	8005afc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d106      	bne.n	8005a90 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2200      	movs	r2, #0
 8005a86:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a8a:	6878      	ldr	r0, [r7, #4]
 8005a8c:	f7fc f866 	bl	8001b5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2224      	movs	r2, #36	; 0x24
 8005a94:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	681a      	ldr	r2, [r3, #0]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f022 0201 	bic.w	r2, r2, #1
 8005aa4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005aa6:	6878      	ldr	r0, [r7, #4]
 8005aa8:	f000 f922 	bl	8005cf0 <UART_SetConfig>
 8005aac:	4603      	mov	r3, r0
 8005aae:	2b01      	cmp	r3, #1
 8005ab0:	d101      	bne.n	8005ab6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	e022      	b.n	8005afc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d002      	beq.n	8005ac4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005abe:	6878      	ldr	r0, [r7, #4]
 8005ac0:	f000 fba0 	bl	8006204 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	685a      	ldr	r2, [r3, #4]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005ad2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	689a      	ldr	r2, [r3, #8]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005ae2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	681a      	ldr	r2, [r3, #0]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f042 0201 	orr.w	r2, r2, #1
 8005af2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005af4:	6878      	ldr	r0, [r7, #4]
 8005af6:	f000 fc27 	bl	8006348 <UART_CheckIdleState>
 8005afa:	4603      	mov	r3, r0
}
 8005afc:	4618      	mov	r0, r3
 8005afe:	3708      	adds	r7, #8
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bd80      	pop	{r7, pc}

08005b04 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b08a      	sub	sp, #40	; 0x28
 8005b08:	af02      	add	r7, sp, #8
 8005b0a:	60f8      	str	r0, [r7, #12]
 8005b0c:	60b9      	str	r1, [r7, #8]
 8005b0e:	603b      	str	r3, [r7, #0]
 8005b10:	4613      	mov	r3, r2
 8005b12:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b18:	2b20      	cmp	r3, #32
 8005b1a:	f040 8082 	bne.w	8005c22 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d002      	beq.n	8005b2a <HAL_UART_Transmit+0x26>
 8005b24:	88fb      	ldrh	r3, [r7, #6]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d101      	bne.n	8005b2e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	e07a      	b.n	8005c24 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005b34:	2b01      	cmp	r3, #1
 8005b36:	d101      	bne.n	8005b3c <HAL_UART_Transmit+0x38>
 8005b38:	2302      	movs	r3, #2
 8005b3a:	e073      	b.n	8005c24 <HAL_UART_Transmit+0x120>
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2201      	movs	r2, #1
 8005b40:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2200      	movs	r2, #0
 8005b48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2221      	movs	r2, #33	; 0x21
 8005b50:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b52:	f7fc f937 	bl	8001dc4 <HAL_GetTick>
 8005b56:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	88fa      	ldrh	r2, [r7, #6]
 8005b5c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	88fa      	ldrh	r2, [r7, #6]
 8005b64:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b70:	d108      	bne.n	8005b84 <HAL_UART_Transmit+0x80>
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	691b      	ldr	r3, [r3, #16]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d104      	bne.n	8005b84 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	61bb      	str	r3, [r7, #24]
 8005b82:	e003      	b.n	8005b8c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005b94:	e02d      	b.n	8005bf2 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	9300      	str	r3, [sp, #0]
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	2180      	movs	r1, #128	; 0x80
 8005ba0:	68f8      	ldr	r0, [r7, #12]
 8005ba2:	f000 fc1a 	bl	80063da <UART_WaitOnFlagUntilTimeout>
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d001      	beq.n	8005bb0 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005bac:	2303      	movs	r3, #3
 8005bae:	e039      	b.n	8005c24 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8005bb0:	69fb      	ldr	r3, [r7, #28]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d10b      	bne.n	8005bce <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005bb6:	69bb      	ldr	r3, [r7, #24]
 8005bb8:	881a      	ldrh	r2, [r3, #0]
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005bc2:	b292      	uxth	r2, r2
 8005bc4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005bc6:	69bb      	ldr	r3, [r7, #24]
 8005bc8:	3302      	adds	r3, #2
 8005bca:	61bb      	str	r3, [r7, #24]
 8005bcc:	e008      	b.n	8005be0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005bce:	69fb      	ldr	r3, [r7, #28]
 8005bd0:	781a      	ldrb	r2, [r3, #0]
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	b292      	uxth	r2, r2
 8005bd8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005bda:	69fb      	ldr	r3, [r7, #28]
 8005bdc:	3301      	adds	r3, #1
 8005bde:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005be6:	b29b      	uxth	r3, r3
 8005be8:	3b01      	subs	r3, #1
 8005bea:	b29a      	uxth	r2, r3
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005bf8:	b29b      	uxth	r3, r3
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d1cb      	bne.n	8005b96 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	9300      	str	r3, [sp, #0]
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	2200      	movs	r2, #0
 8005c06:	2140      	movs	r1, #64	; 0x40
 8005c08:	68f8      	ldr	r0, [r7, #12]
 8005c0a:	f000 fbe6 	bl	80063da <UART_WaitOnFlagUntilTimeout>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d001      	beq.n	8005c18 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005c14:	2303      	movs	r3, #3
 8005c16:	e005      	b.n	8005c24 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	2220      	movs	r2, #32
 8005c1c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	e000      	b.n	8005c24 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8005c22:	2302      	movs	r3, #2
  }
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	3720      	adds	r7, #32
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bd80      	pop	{r7, pc}

08005c2c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b08a      	sub	sp, #40	; 0x28
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	60f8      	str	r0, [r7, #12]
 8005c34:	60b9      	str	r1, [r7, #8]
 8005c36:	4613      	mov	r3, r2
 8005c38:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005c3e:	2b20      	cmp	r3, #32
 8005c40:	d142      	bne.n	8005cc8 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d002      	beq.n	8005c4e <HAL_UART_Receive_IT+0x22>
 8005c48:	88fb      	ldrh	r3, [r7, #6]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d101      	bne.n	8005c52 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	e03b      	b.n	8005cca <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	d101      	bne.n	8005c60 <HAL_UART_Receive_IT+0x34>
 8005c5c:	2302      	movs	r3, #2
 8005c5e:	e034      	b.n	8005cca <HAL_UART_Receive_IT+0x9e>
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	2201      	movs	r2, #1
 8005c64:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a18      	ldr	r2, [pc, #96]	; (8005cd4 <HAL_UART_Receive_IT+0xa8>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d01f      	beq.n	8005cb8 <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	685b      	ldr	r3, [r3, #4]
 8005c7e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d018      	beq.n	8005cb8 <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	e853 3f00 	ldrex	r3, [r3]
 8005c92:	613b      	str	r3, [r7, #16]
   return(result);
 8005c94:	693b      	ldr	r3, [r7, #16]
 8005c96:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005c9a:	627b      	str	r3, [r7, #36]	; 0x24
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	461a      	mov	r2, r3
 8005ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ca4:	623b      	str	r3, [r7, #32]
 8005ca6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ca8:	69f9      	ldr	r1, [r7, #28]
 8005caa:	6a3a      	ldr	r2, [r7, #32]
 8005cac:	e841 2300 	strex	r3, r2, [r1]
 8005cb0:	61bb      	str	r3, [r7, #24]
   return(result);
 8005cb2:	69bb      	ldr	r3, [r7, #24]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d1e6      	bne.n	8005c86 <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005cb8:	88fb      	ldrh	r3, [r7, #6]
 8005cba:	461a      	mov	r2, r3
 8005cbc:	68b9      	ldr	r1, [r7, #8]
 8005cbe:	68f8      	ldr	r0, [r7, #12]
 8005cc0:	f000 fc50 	bl	8006564 <UART_Start_Receive_IT>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	e000      	b.n	8005cca <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8005cc8:	2302      	movs	r3, #2
  }
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	3728      	adds	r7, #40	; 0x28
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd80      	pop	{r7, pc}
 8005cd2:	bf00      	nop
 8005cd4:	40008000 	.word	0x40008000

08005cd8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b083      	sub	sp, #12
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
 8005ce0:	460b      	mov	r3, r1
 8005ce2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005ce4:	bf00      	nop
 8005ce6:	370c      	adds	r7, #12
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cee:	4770      	bx	lr

08005cf0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005cf0:	b5b0      	push	{r4, r5, r7, lr}
 8005cf2:	b088      	sub	sp, #32
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	689a      	ldr	r2, [r3, #8]
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	691b      	ldr	r3, [r3, #16]
 8005d04:	431a      	orrs	r2, r3
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	695b      	ldr	r3, [r3, #20]
 8005d0a:	431a      	orrs	r2, r3
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	69db      	ldr	r3, [r3, #28]
 8005d10:	4313      	orrs	r3, r2
 8005d12:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	681a      	ldr	r2, [r3, #0]
 8005d1a:	4bad      	ldr	r3, [pc, #692]	; (8005fd0 <UART_SetConfig+0x2e0>)
 8005d1c:	4013      	ands	r3, r2
 8005d1e:	687a      	ldr	r2, [r7, #4]
 8005d20:	6812      	ldr	r2, [r2, #0]
 8005d22:	69f9      	ldr	r1, [r7, #28]
 8005d24:	430b      	orrs	r3, r1
 8005d26:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	68da      	ldr	r2, [r3, #12]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	430a      	orrs	r2, r1
 8005d3c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	699b      	ldr	r3, [r3, #24]
 8005d42:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4aa2      	ldr	r2, [pc, #648]	; (8005fd4 <UART_SetConfig+0x2e4>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d004      	beq.n	8005d58 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6a1b      	ldr	r3, [r3, #32]
 8005d52:	69fa      	ldr	r2, [r7, #28]
 8005d54:	4313      	orrs	r3, r2
 8005d56:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	69fa      	ldr	r2, [r7, #28]
 8005d68:	430a      	orrs	r2, r1
 8005d6a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a99      	ldr	r2, [pc, #612]	; (8005fd8 <UART_SetConfig+0x2e8>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d121      	bne.n	8005dba <UART_SetConfig+0xca>
 8005d76:	4b99      	ldr	r3, [pc, #612]	; (8005fdc <UART_SetConfig+0x2ec>)
 8005d78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d7c:	f003 0303 	and.w	r3, r3, #3
 8005d80:	2b03      	cmp	r3, #3
 8005d82:	d817      	bhi.n	8005db4 <UART_SetConfig+0xc4>
 8005d84:	a201      	add	r2, pc, #4	; (adr r2, 8005d8c <UART_SetConfig+0x9c>)
 8005d86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d8a:	bf00      	nop
 8005d8c:	08005d9d 	.word	0x08005d9d
 8005d90:	08005da9 	.word	0x08005da9
 8005d94:	08005da3 	.word	0x08005da3
 8005d98:	08005daf 	.word	0x08005daf
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	76fb      	strb	r3, [r7, #27]
 8005da0:	e0e7      	b.n	8005f72 <UART_SetConfig+0x282>
 8005da2:	2302      	movs	r3, #2
 8005da4:	76fb      	strb	r3, [r7, #27]
 8005da6:	e0e4      	b.n	8005f72 <UART_SetConfig+0x282>
 8005da8:	2304      	movs	r3, #4
 8005daa:	76fb      	strb	r3, [r7, #27]
 8005dac:	e0e1      	b.n	8005f72 <UART_SetConfig+0x282>
 8005dae:	2308      	movs	r3, #8
 8005db0:	76fb      	strb	r3, [r7, #27]
 8005db2:	e0de      	b.n	8005f72 <UART_SetConfig+0x282>
 8005db4:	2310      	movs	r3, #16
 8005db6:	76fb      	strb	r3, [r7, #27]
 8005db8:	e0db      	b.n	8005f72 <UART_SetConfig+0x282>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a88      	ldr	r2, [pc, #544]	; (8005fe0 <UART_SetConfig+0x2f0>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d132      	bne.n	8005e2a <UART_SetConfig+0x13a>
 8005dc4:	4b85      	ldr	r3, [pc, #532]	; (8005fdc <UART_SetConfig+0x2ec>)
 8005dc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dca:	f003 030c 	and.w	r3, r3, #12
 8005dce:	2b0c      	cmp	r3, #12
 8005dd0:	d828      	bhi.n	8005e24 <UART_SetConfig+0x134>
 8005dd2:	a201      	add	r2, pc, #4	; (adr r2, 8005dd8 <UART_SetConfig+0xe8>)
 8005dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dd8:	08005e0d 	.word	0x08005e0d
 8005ddc:	08005e25 	.word	0x08005e25
 8005de0:	08005e25 	.word	0x08005e25
 8005de4:	08005e25 	.word	0x08005e25
 8005de8:	08005e19 	.word	0x08005e19
 8005dec:	08005e25 	.word	0x08005e25
 8005df0:	08005e25 	.word	0x08005e25
 8005df4:	08005e25 	.word	0x08005e25
 8005df8:	08005e13 	.word	0x08005e13
 8005dfc:	08005e25 	.word	0x08005e25
 8005e00:	08005e25 	.word	0x08005e25
 8005e04:	08005e25 	.word	0x08005e25
 8005e08:	08005e1f 	.word	0x08005e1f
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	76fb      	strb	r3, [r7, #27]
 8005e10:	e0af      	b.n	8005f72 <UART_SetConfig+0x282>
 8005e12:	2302      	movs	r3, #2
 8005e14:	76fb      	strb	r3, [r7, #27]
 8005e16:	e0ac      	b.n	8005f72 <UART_SetConfig+0x282>
 8005e18:	2304      	movs	r3, #4
 8005e1a:	76fb      	strb	r3, [r7, #27]
 8005e1c:	e0a9      	b.n	8005f72 <UART_SetConfig+0x282>
 8005e1e:	2308      	movs	r3, #8
 8005e20:	76fb      	strb	r3, [r7, #27]
 8005e22:	e0a6      	b.n	8005f72 <UART_SetConfig+0x282>
 8005e24:	2310      	movs	r3, #16
 8005e26:	76fb      	strb	r3, [r7, #27]
 8005e28:	e0a3      	b.n	8005f72 <UART_SetConfig+0x282>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	4a6d      	ldr	r2, [pc, #436]	; (8005fe4 <UART_SetConfig+0x2f4>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d120      	bne.n	8005e76 <UART_SetConfig+0x186>
 8005e34:	4b69      	ldr	r3, [pc, #420]	; (8005fdc <UART_SetConfig+0x2ec>)
 8005e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e3a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005e3e:	2b30      	cmp	r3, #48	; 0x30
 8005e40:	d013      	beq.n	8005e6a <UART_SetConfig+0x17a>
 8005e42:	2b30      	cmp	r3, #48	; 0x30
 8005e44:	d814      	bhi.n	8005e70 <UART_SetConfig+0x180>
 8005e46:	2b20      	cmp	r3, #32
 8005e48:	d009      	beq.n	8005e5e <UART_SetConfig+0x16e>
 8005e4a:	2b20      	cmp	r3, #32
 8005e4c:	d810      	bhi.n	8005e70 <UART_SetConfig+0x180>
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d002      	beq.n	8005e58 <UART_SetConfig+0x168>
 8005e52:	2b10      	cmp	r3, #16
 8005e54:	d006      	beq.n	8005e64 <UART_SetConfig+0x174>
 8005e56:	e00b      	b.n	8005e70 <UART_SetConfig+0x180>
 8005e58:	2300      	movs	r3, #0
 8005e5a:	76fb      	strb	r3, [r7, #27]
 8005e5c:	e089      	b.n	8005f72 <UART_SetConfig+0x282>
 8005e5e:	2302      	movs	r3, #2
 8005e60:	76fb      	strb	r3, [r7, #27]
 8005e62:	e086      	b.n	8005f72 <UART_SetConfig+0x282>
 8005e64:	2304      	movs	r3, #4
 8005e66:	76fb      	strb	r3, [r7, #27]
 8005e68:	e083      	b.n	8005f72 <UART_SetConfig+0x282>
 8005e6a:	2308      	movs	r3, #8
 8005e6c:	76fb      	strb	r3, [r7, #27]
 8005e6e:	e080      	b.n	8005f72 <UART_SetConfig+0x282>
 8005e70:	2310      	movs	r3, #16
 8005e72:	76fb      	strb	r3, [r7, #27]
 8005e74:	e07d      	b.n	8005f72 <UART_SetConfig+0x282>
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	4a5b      	ldr	r2, [pc, #364]	; (8005fe8 <UART_SetConfig+0x2f8>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d120      	bne.n	8005ec2 <UART_SetConfig+0x1d2>
 8005e80:	4b56      	ldr	r3, [pc, #344]	; (8005fdc <UART_SetConfig+0x2ec>)
 8005e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e86:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005e8a:	2bc0      	cmp	r3, #192	; 0xc0
 8005e8c:	d013      	beq.n	8005eb6 <UART_SetConfig+0x1c6>
 8005e8e:	2bc0      	cmp	r3, #192	; 0xc0
 8005e90:	d814      	bhi.n	8005ebc <UART_SetConfig+0x1cc>
 8005e92:	2b80      	cmp	r3, #128	; 0x80
 8005e94:	d009      	beq.n	8005eaa <UART_SetConfig+0x1ba>
 8005e96:	2b80      	cmp	r3, #128	; 0x80
 8005e98:	d810      	bhi.n	8005ebc <UART_SetConfig+0x1cc>
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d002      	beq.n	8005ea4 <UART_SetConfig+0x1b4>
 8005e9e:	2b40      	cmp	r3, #64	; 0x40
 8005ea0:	d006      	beq.n	8005eb0 <UART_SetConfig+0x1c0>
 8005ea2:	e00b      	b.n	8005ebc <UART_SetConfig+0x1cc>
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	76fb      	strb	r3, [r7, #27]
 8005ea8:	e063      	b.n	8005f72 <UART_SetConfig+0x282>
 8005eaa:	2302      	movs	r3, #2
 8005eac:	76fb      	strb	r3, [r7, #27]
 8005eae:	e060      	b.n	8005f72 <UART_SetConfig+0x282>
 8005eb0:	2304      	movs	r3, #4
 8005eb2:	76fb      	strb	r3, [r7, #27]
 8005eb4:	e05d      	b.n	8005f72 <UART_SetConfig+0x282>
 8005eb6:	2308      	movs	r3, #8
 8005eb8:	76fb      	strb	r3, [r7, #27]
 8005eba:	e05a      	b.n	8005f72 <UART_SetConfig+0x282>
 8005ebc:	2310      	movs	r3, #16
 8005ebe:	76fb      	strb	r3, [r7, #27]
 8005ec0:	e057      	b.n	8005f72 <UART_SetConfig+0x282>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4a49      	ldr	r2, [pc, #292]	; (8005fec <UART_SetConfig+0x2fc>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d125      	bne.n	8005f18 <UART_SetConfig+0x228>
 8005ecc:	4b43      	ldr	r3, [pc, #268]	; (8005fdc <UART_SetConfig+0x2ec>)
 8005ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ed2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ed6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005eda:	d017      	beq.n	8005f0c <UART_SetConfig+0x21c>
 8005edc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005ee0:	d817      	bhi.n	8005f12 <UART_SetConfig+0x222>
 8005ee2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ee6:	d00b      	beq.n	8005f00 <UART_SetConfig+0x210>
 8005ee8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005eec:	d811      	bhi.n	8005f12 <UART_SetConfig+0x222>
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d003      	beq.n	8005efa <UART_SetConfig+0x20a>
 8005ef2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ef6:	d006      	beq.n	8005f06 <UART_SetConfig+0x216>
 8005ef8:	e00b      	b.n	8005f12 <UART_SetConfig+0x222>
 8005efa:	2300      	movs	r3, #0
 8005efc:	76fb      	strb	r3, [r7, #27]
 8005efe:	e038      	b.n	8005f72 <UART_SetConfig+0x282>
 8005f00:	2302      	movs	r3, #2
 8005f02:	76fb      	strb	r3, [r7, #27]
 8005f04:	e035      	b.n	8005f72 <UART_SetConfig+0x282>
 8005f06:	2304      	movs	r3, #4
 8005f08:	76fb      	strb	r3, [r7, #27]
 8005f0a:	e032      	b.n	8005f72 <UART_SetConfig+0x282>
 8005f0c:	2308      	movs	r3, #8
 8005f0e:	76fb      	strb	r3, [r7, #27]
 8005f10:	e02f      	b.n	8005f72 <UART_SetConfig+0x282>
 8005f12:	2310      	movs	r3, #16
 8005f14:	76fb      	strb	r3, [r7, #27]
 8005f16:	e02c      	b.n	8005f72 <UART_SetConfig+0x282>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a2d      	ldr	r2, [pc, #180]	; (8005fd4 <UART_SetConfig+0x2e4>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d125      	bne.n	8005f6e <UART_SetConfig+0x27e>
 8005f22:	4b2e      	ldr	r3, [pc, #184]	; (8005fdc <UART_SetConfig+0x2ec>)
 8005f24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f28:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005f2c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005f30:	d017      	beq.n	8005f62 <UART_SetConfig+0x272>
 8005f32:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005f36:	d817      	bhi.n	8005f68 <UART_SetConfig+0x278>
 8005f38:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f3c:	d00b      	beq.n	8005f56 <UART_SetConfig+0x266>
 8005f3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f42:	d811      	bhi.n	8005f68 <UART_SetConfig+0x278>
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d003      	beq.n	8005f50 <UART_SetConfig+0x260>
 8005f48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f4c:	d006      	beq.n	8005f5c <UART_SetConfig+0x26c>
 8005f4e:	e00b      	b.n	8005f68 <UART_SetConfig+0x278>
 8005f50:	2300      	movs	r3, #0
 8005f52:	76fb      	strb	r3, [r7, #27]
 8005f54:	e00d      	b.n	8005f72 <UART_SetConfig+0x282>
 8005f56:	2302      	movs	r3, #2
 8005f58:	76fb      	strb	r3, [r7, #27]
 8005f5a:	e00a      	b.n	8005f72 <UART_SetConfig+0x282>
 8005f5c:	2304      	movs	r3, #4
 8005f5e:	76fb      	strb	r3, [r7, #27]
 8005f60:	e007      	b.n	8005f72 <UART_SetConfig+0x282>
 8005f62:	2308      	movs	r3, #8
 8005f64:	76fb      	strb	r3, [r7, #27]
 8005f66:	e004      	b.n	8005f72 <UART_SetConfig+0x282>
 8005f68:	2310      	movs	r3, #16
 8005f6a:	76fb      	strb	r3, [r7, #27]
 8005f6c:	e001      	b.n	8005f72 <UART_SetConfig+0x282>
 8005f6e:	2310      	movs	r3, #16
 8005f70:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4a17      	ldr	r2, [pc, #92]	; (8005fd4 <UART_SetConfig+0x2e4>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	f040 8087 	bne.w	800608c <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005f7e:	7efb      	ldrb	r3, [r7, #27]
 8005f80:	2b08      	cmp	r3, #8
 8005f82:	d837      	bhi.n	8005ff4 <UART_SetConfig+0x304>
 8005f84:	a201      	add	r2, pc, #4	; (adr r2, 8005f8c <UART_SetConfig+0x29c>)
 8005f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f8a:	bf00      	nop
 8005f8c:	08005fb1 	.word	0x08005fb1
 8005f90:	08005ff5 	.word	0x08005ff5
 8005f94:	08005fb9 	.word	0x08005fb9
 8005f98:	08005ff5 	.word	0x08005ff5
 8005f9c:	08005fbf 	.word	0x08005fbf
 8005fa0:	08005ff5 	.word	0x08005ff5
 8005fa4:	08005ff5 	.word	0x08005ff5
 8005fa8:	08005ff5 	.word	0x08005ff5
 8005fac:	08005fc7 	.word	0x08005fc7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005fb0:	f7fe fc9c 	bl	80048ec <HAL_RCC_GetPCLK1Freq>
 8005fb4:	6178      	str	r0, [r7, #20]
        break;
 8005fb6:	e022      	b.n	8005ffe <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005fb8:	4b0d      	ldr	r3, [pc, #52]	; (8005ff0 <UART_SetConfig+0x300>)
 8005fba:	617b      	str	r3, [r7, #20]
        break;
 8005fbc:	e01f      	b.n	8005ffe <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005fbe:	f7fe fbfd 	bl	80047bc <HAL_RCC_GetSysClockFreq>
 8005fc2:	6178      	str	r0, [r7, #20]
        break;
 8005fc4:	e01b      	b.n	8005ffe <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005fc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005fca:	617b      	str	r3, [r7, #20]
        break;
 8005fcc:	e017      	b.n	8005ffe <UART_SetConfig+0x30e>
 8005fce:	bf00      	nop
 8005fd0:	efff69f3 	.word	0xefff69f3
 8005fd4:	40008000 	.word	0x40008000
 8005fd8:	40013800 	.word	0x40013800
 8005fdc:	40021000 	.word	0x40021000
 8005fe0:	40004400 	.word	0x40004400
 8005fe4:	40004800 	.word	0x40004800
 8005fe8:	40004c00 	.word	0x40004c00
 8005fec:	40005000 	.word	0x40005000
 8005ff0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	76bb      	strb	r3, [r7, #26]
        break;
 8005ffc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	2b00      	cmp	r3, #0
 8006002:	f000 80f1 	beq.w	80061e8 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	685a      	ldr	r2, [r3, #4]
 800600a:	4613      	mov	r3, r2
 800600c:	005b      	lsls	r3, r3, #1
 800600e:	4413      	add	r3, r2
 8006010:	697a      	ldr	r2, [r7, #20]
 8006012:	429a      	cmp	r2, r3
 8006014:	d305      	bcc.n	8006022 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	685b      	ldr	r3, [r3, #4]
 800601a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800601c:	697a      	ldr	r2, [r7, #20]
 800601e:	429a      	cmp	r2, r3
 8006020:	d902      	bls.n	8006028 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8006022:	2301      	movs	r3, #1
 8006024:	76bb      	strb	r3, [r7, #26]
 8006026:	e0df      	b.n	80061e8 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006028:	697b      	ldr	r3, [r7, #20]
 800602a:	4618      	mov	r0, r3
 800602c:	f04f 0100 	mov.w	r1, #0
 8006030:	f04f 0200 	mov.w	r2, #0
 8006034:	f04f 0300 	mov.w	r3, #0
 8006038:	020b      	lsls	r3, r1, #8
 800603a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800603e:	0202      	lsls	r2, r0, #8
 8006040:	6879      	ldr	r1, [r7, #4]
 8006042:	6849      	ldr	r1, [r1, #4]
 8006044:	0849      	lsrs	r1, r1, #1
 8006046:	4608      	mov	r0, r1
 8006048:	f04f 0100 	mov.w	r1, #0
 800604c:	1814      	adds	r4, r2, r0
 800604e:	eb43 0501 	adc.w	r5, r3, r1
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	461a      	mov	r2, r3
 8006058:	f04f 0300 	mov.w	r3, #0
 800605c:	4620      	mov	r0, r4
 800605e:	4629      	mov	r1, r5
 8006060:	f7fa fda2 	bl	8000ba8 <__aeabi_uldivmod>
 8006064:	4602      	mov	r2, r0
 8006066:	460b      	mov	r3, r1
 8006068:	4613      	mov	r3, r2
 800606a:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800606c:	693b      	ldr	r3, [r7, #16]
 800606e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006072:	d308      	bcc.n	8006086 <UART_SetConfig+0x396>
 8006074:	693b      	ldr	r3, [r7, #16]
 8006076:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800607a:	d204      	bcs.n	8006086 <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	693a      	ldr	r2, [r7, #16]
 8006082:	60da      	str	r2, [r3, #12]
 8006084:	e0b0      	b.n	80061e8 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8006086:	2301      	movs	r3, #1
 8006088:	76bb      	strb	r3, [r7, #26]
 800608a:	e0ad      	b.n	80061e8 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	69db      	ldr	r3, [r3, #28]
 8006090:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006094:	d15b      	bne.n	800614e <UART_SetConfig+0x45e>
  {
    switch (clocksource)
 8006096:	7efb      	ldrb	r3, [r7, #27]
 8006098:	2b08      	cmp	r3, #8
 800609a:	d828      	bhi.n	80060ee <UART_SetConfig+0x3fe>
 800609c:	a201      	add	r2, pc, #4	; (adr r2, 80060a4 <UART_SetConfig+0x3b4>)
 800609e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060a2:	bf00      	nop
 80060a4:	080060c9 	.word	0x080060c9
 80060a8:	080060d1 	.word	0x080060d1
 80060ac:	080060d9 	.word	0x080060d9
 80060b0:	080060ef 	.word	0x080060ef
 80060b4:	080060df 	.word	0x080060df
 80060b8:	080060ef 	.word	0x080060ef
 80060bc:	080060ef 	.word	0x080060ef
 80060c0:	080060ef 	.word	0x080060ef
 80060c4:	080060e7 	.word	0x080060e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80060c8:	f7fe fc10 	bl	80048ec <HAL_RCC_GetPCLK1Freq>
 80060cc:	6178      	str	r0, [r7, #20]
        break;
 80060ce:	e013      	b.n	80060f8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80060d0:	f7fe fc22 	bl	8004918 <HAL_RCC_GetPCLK2Freq>
 80060d4:	6178      	str	r0, [r7, #20]
        break;
 80060d6:	e00f      	b.n	80060f8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80060d8:	4b49      	ldr	r3, [pc, #292]	; (8006200 <UART_SetConfig+0x510>)
 80060da:	617b      	str	r3, [r7, #20]
        break;
 80060dc:	e00c      	b.n	80060f8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80060de:	f7fe fb6d 	bl	80047bc <HAL_RCC_GetSysClockFreq>
 80060e2:	6178      	str	r0, [r7, #20]
        break;
 80060e4:	e008      	b.n	80060f8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80060e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80060ea:	617b      	str	r3, [r7, #20]
        break;
 80060ec:	e004      	b.n	80060f8 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80060ee:	2300      	movs	r3, #0
 80060f0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80060f2:	2301      	movs	r3, #1
 80060f4:	76bb      	strb	r3, [r7, #26]
        break;
 80060f6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80060f8:	697b      	ldr	r3, [r7, #20]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d074      	beq.n	80061e8 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	005a      	lsls	r2, r3, #1
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	085b      	lsrs	r3, r3, #1
 8006108:	441a      	add	r2, r3
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	685b      	ldr	r3, [r3, #4]
 800610e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006112:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006114:	693b      	ldr	r3, [r7, #16]
 8006116:	2b0f      	cmp	r3, #15
 8006118:	d916      	bls.n	8006148 <UART_SetConfig+0x458>
 800611a:	693b      	ldr	r3, [r7, #16]
 800611c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006120:	d212      	bcs.n	8006148 <UART_SetConfig+0x458>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	b29b      	uxth	r3, r3
 8006126:	f023 030f 	bic.w	r3, r3, #15
 800612a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800612c:	693b      	ldr	r3, [r7, #16]
 800612e:	085b      	lsrs	r3, r3, #1
 8006130:	b29b      	uxth	r3, r3
 8006132:	f003 0307 	and.w	r3, r3, #7
 8006136:	b29a      	uxth	r2, r3
 8006138:	89fb      	ldrh	r3, [r7, #14]
 800613a:	4313      	orrs	r3, r2
 800613c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	89fa      	ldrh	r2, [r7, #14]
 8006144:	60da      	str	r2, [r3, #12]
 8006146:	e04f      	b.n	80061e8 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8006148:	2301      	movs	r3, #1
 800614a:	76bb      	strb	r3, [r7, #26]
 800614c:	e04c      	b.n	80061e8 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800614e:	7efb      	ldrb	r3, [r7, #27]
 8006150:	2b08      	cmp	r3, #8
 8006152:	d828      	bhi.n	80061a6 <UART_SetConfig+0x4b6>
 8006154:	a201      	add	r2, pc, #4	; (adr r2, 800615c <UART_SetConfig+0x46c>)
 8006156:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800615a:	bf00      	nop
 800615c:	08006181 	.word	0x08006181
 8006160:	08006189 	.word	0x08006189
 8006164:	08006191 	.word	0x08006191
 8006168:	080061a7 	.word	0x080061a7
 800616c:	08006197 	.word	0x08006197
 8006170:	080061a7 	.word	0x080061a7
 8006174:	080061a7 	.word	0x080061a7
 8006178:	080061a7 	.word	0x080061a7
 800617c:	0800619f 	.word	0x0800619f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006180:	f7fe fbb4 	bl	80048ec <HAL_RCC_GetPCLK1Freq>
 8006184:	6178      	str	r0, [r7, #20]
        break;
 8006186:	e013      	b.n	80061b0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006188:	f7fe fbc6 	bl	8004918 <HAL_RCC_GetPCLK2Freq>
 800618c:	6178      	str	r0, [r7, #20]
        break;
 800618e:	e00f      	b.n	80061b0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006190:	4b1b      	ldr	r3, [pc, #108]	; (8006200 <UART_SetConfig+0x510>)
 8006192:	617b      	str	r3, [r7, #20]
        break;
 8006194:	e00c      	b.n	80061b0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006196:	f7fe fb11 	bl	80047bc <HAL_RCC_GetSysClockFreq>
 800619a:	6178      	str	r0, [r7, #20]
        break;
 800619c:	e008      	b.n	80061b0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800619e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80061a2:	617b      	str	r3, [r7, #20]
        break;
 80061a4:	e004      	b.n	80061b0 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 80061a6:	2300      	movs	r3, #0
 80061a8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80061aa:	2301      	movs	r3, #1
 80061ac:	76bb      	strb	r3, [r7, #26]
        break;
 80061ae:	bf00      	nop
    }

    if (pclk != 0U)
 80061b0:	697b      	ldr	r3, [r7, #20]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d018      	beq.n	80061e8 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	085a      	lsrs	r2, r3, #1
 80061bc:	697b      	ldr	r3, [r7, #20]
 80061be:	441a      	add	r2, r3
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	685b      	ldr	r3, [r3, #4]
 80061c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80061c8:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	2b0f      	cmp	r3, #15
 80061ce:	d909      	bls.n	80061e4 <UART_SetConfig+0x4f4>
 80061d0:	693b      	ldr	r3, [r7, #16]
 80061d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061d6:	d205      	bcs.n	80061e4 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	b29a      	uxth	r2, r3
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	60da      	str	r2, [r3, #12]
 80061e2:	e001      	b.n	80061e8 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80061e4:	2301      	movs	r3, #1
 80061e6:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2200      	movs	r2, #0
 80061ec:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2200      	movs	r2, #0
 80061f2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80061f4:	7ebb      	ldrb	r3, [r7, #26]
}
 80061f6:	4618      	mov	r0, r3
 80061f8:	3720      	adds	r7, #32
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bdb0      	pop	{r4, r5, r7, pc}
 80061fe:	bf00      	nop
 8006200:	00f42400 	.word	0x00f42400

08006204 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006204:	b480      	push	{r7}
 8006206:	b083      	sub	sp, #12
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006210:	f003 0301 	and.w	r3, r3, #1
 8006214:	2b00      	cmp	r3, #0
 8006216:	d00a      	beq.n	800622e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	430a      	orrs	r2, r1
 800622c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006232:	f003 0302 	and.w	r3, r3, #2
 8006236:	2b00      	cmp	r3, #0
 8006238:	d00a      	beq.n	8006250 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	430a      	orrs	r2, r1
 800624e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006254:	f003 0304 	and.w	r3, r3, #4
 8006258:	2b00      	cmp	r3, #0
 800625a:	d00a      	beq.n	8006272 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	685b      	ldr	r3, [r3, #4]
 8006262:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	430a      	orrs	r2, r1
 8006270:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006276:	f003 0308 	and.w	r3, r3, #8
 800627a:	2b00      	cmp	r3, #0
 800627c:	d00a      	beq.n	8006294 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	430a      	orrs	r2, r1
 8006292:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006298:	f003 0310 	and.w	r3, r3, #16
 800629c:	2b00      	cmp	r3, #0
 800629e:	d00a      	beq.n	80062b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	689b      	ldr	r3, [r3, #8]
 80062a6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	430a      	orrs	r2, r1
 80062b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ba:	f003 0320 	and.w	r3, r3, #32
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d00a      	beq.n	80062d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	689b      	ldr	r3, [r3, #8]
 80062c8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	430a      	orrs	r2, r1
 80062d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d01a      	beq.n	800631a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	685b      	ldr	r3, [r3, #4]
 80062ea:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	430a      	orrs	r2, r1
 80062f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006302:	d10a      	bne.n	800631a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	430a      	orrs	r2, r1
 8006318:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800631e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006322:	2b00      	cmp	r3, #0
 8006324:	d00a      	beq.n	800633c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	430a      	orrs	r2, r1
 800633a:	605a      	str	r2, [r3, #4]
  }
}
 800633c:	bf00      	nop
 800633e:	370c      	adds	r7, #12
 8006340:	46bd      	mov	sp, r7
 8006342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006346:	4770      	bx	lr

08006348 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b086      	sub	sp, #24
 800634c:	af02      	add	r7, sp, #8
 800634e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2200      	movs	r2, #0
 8006354:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006358:	f7fb fd34 	bl	8001dc4 <HAL_GetTick>
 800635c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f003 0308 	and.w	r3, r3, #8
 8006368:	2b08      	cmp	r3, #8
 800636a:	d10e      	bne.n	800638a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800636c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006370:	9300      	str	r3, [sp, #0]
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	2200      	movs	r2, #0
 8006376:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f000 f82d 	bl	80063da <UART_WaitOnFlagUntilTimeout>
 8006380:	4603      	mov	r3, r0
 8006382:	2b00      	cmp	r3, #0
 8006384:	d001      	beq.n	800638a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006386:	2303      	movs	r3, #3
 8006388:	e023      	b.n	80063d2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f003 0304 	and.w	r3, r3, #4
 8006394:	2b04      	cmp	r3, #4
 8006396:	d10e      	bne.n	80063b6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006398:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800639c:	9300      	str	r3, [sp, #0]
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2200      	movs	r2, #0
 80063a2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80063a6:	6878      	ldr	r0, [r7, #4]
 80063a8:	f000 f817 	bl	80063da <UART_WaitOnFlagUntilTimeout>
 80063ac:	4603      	mov	r3, r0
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d001      	beq.n	80063b6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80063b2:	2303      	movs	r3, #3
 80063b4:	e00d      	b.n	80063d2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2220      	movs	r2, #32
 80063ba:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2220      	movs	r2, #32
 80063c0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2200      	movs	r2, #0
 80063c6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2200      	movs	r2, #0
 80063cc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80063d0:	2300      	movs	r3, #0
}
 80063d2:	4618      	mov	r0, r3
 80063d4:	3710      	adds	r7, #16
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}

080063da <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80063da:	b580      	push	{r7, lr}
 80063dc:	b09c      	sub	sp, #112	; 0x70
 80063de:	af00      	add	r7, sp, #0
 80063e0:	60f8      	str	r0, [r7, #12]
 80063e2:	60b9      	str	r1, [r7, #8]
 80063e4:	603b      	str	r3, [r7, #0]
 80063e6:	4613      	mov	r3, r2
 80063e8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063ea:	e0a5      	b.n	8006538 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063ec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80063ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063f2:	f000 80a1 	beq.w	8006538 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063f6:	f7fb fce5 	bl	8001dc4 <HAL_GetTick>
 80063fa:	4602      	mov	r2, r0
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	1ad3      	subs	r3, r2, r3
 8006400:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006402:	429a      	cmp	r2, r3
 8006404:	d302      	bcc.n	800640c <UART_WaitOnFlagUntilTimeout+0x32>
 8006406:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006408:	2b00      	cmp	r3, #0
 800640a:	d13e      	bne.n	800648a <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006412:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006414:	e853 3f00 	ldrex	r3, [r3]
 8006418:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800641a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800641c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006420:	667b      	str	r3, [r7, #100]	; 0x64
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	461a      	mov	r2, r3
 8006428:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800642a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800642c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800642e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006430:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006432:	e841 2300 	strex	r3, r2, [r1]
 8006436:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006438:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800643a:	2b00      	cmp	r3, #0
 800643c:	d1e6      	bne.n	800640c <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	3308      	adds	r3, #8
 8006444:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006446:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006448:	e853 3f00 	ldrex	r3, [r3]
 800644c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800644e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006450:	f023 0301 	bic.w	r3, r3, #1
 8006454:	663b      	str	r3, [r7, #96]	; 0x60
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	3308      	adds	r3, #8
 800645c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800645e:	64ba      	str	r2, [r7, #72]	; 0x48
 8006460:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006462:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006464:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006466:	e841 2300 	strex	r3, r2, [r1]
 800646a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800646c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800646e:	2b00      	cmp	r3, #0
 8006470:	d1e5      	bne.n	800643e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2220      	movs	r2, #32
 8006476:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	2220      	movs	r2, #32
 800647c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	2200      	movs	r2, #0
 8006482:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8006486:	2303      	movs	r3, #3
 8006488:	e067      	b.n	800655a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f003 0304 	and.w	r3, r3, #4
 8006494:	2b00      	cmp	r3, #0
 8006496:	d04f      	beq.n	8006538 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	69db      	ldr	r3, [r3, #28]
 800649e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80064a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80064a6:	d147      	bne.n	8006538 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80064b0:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064ba:	e853 3f00 	ldrex	r3, [r3]
 80064be:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80064c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80064c6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	461a      	mov	r2, r3
 80064ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80064d0:	637b      	str	r3, [r7, #52]	; 0x34
 80064d2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064d4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80064d6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80064d8:	e841 2300 	strex	r3, r2, [r1]
 80064dc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80064de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d1e6      	bne.n	80064b2 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	3308      	adds	r3, #8
 80064ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ec:	697b      	ldr	r3, [r7, #20]
 80064ee:	e853 3f00 	ldrex	r3, [r3]
 80064f2:	613b      	str	r3, [r7, #16]
   return(result);
 80064f4:	693b      	ldr	r3, [r7, #16]
 80064f6:	f023 0301 	bic.w	r3, r3, #1
 80064fa:	66bb      	str	r3, [r7, #104]	; 0x68
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	3308      	adds	r3, #8
 8006502:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006504:	623a      	str	r2, [r7, #32]
 8006506:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006508:	69f9      	ldr	r1, [r7, #28]
 800650a:	6a3a      	ldr	r2, [r7, #32]
 800650c:	e841 2300 	strex	r3, r2, [r1]
 8006510:	61bb      	str	r3, [r7, #24]
   return(result);
 8006512:	69bb      	ldr	r3, [r7, #24]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d1e5      	bne.n	80064e4 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2220      	movs	r2, #32
 800651c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2220      	movs	r2, #32
 8006522:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2220      	movs	r2, #32
 8006528:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	2200      	movs	r2, #0
 8006530:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006534:	2303      	movs	r3, #3
 8006536:	e010      	b.n	800655a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	69da      	ldr	r2, [r3, #28]
 800653e:	68bb      	ldr	r3, [r7, #8]
 8006540:	4013      	ands	r3, r2
 8006542:	68ba      	ldr	r2, [r7, #8]
 8006544:	429a      	cmp	r2, r3
 8006546:	bf0c      	ite	eq
 8006548:	2301      	moveq	r3, #1
 800654a:	2300      	movne	r3, #0
 800654c:	b2db      	uxtb	r3, r3
 800654e:	461a      	mov	r2, r3
 8006550:	79fb      	ldrb	r3, [r7, #7]
 8006552:	429a      	cmp	r2, r3
 8006554:	f43f af4a 	beq.w	80063ec <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006558:	2300      	movs	r3, #0
}
 800655a:	4618      	mov	r0, r3
 800655c:	3770      	adds	r7, #112	; 0x70
 800655e:	46bd      	mov	sp, r7
 8006560:	bd80      	pop	{r7, pc}
	...

08006564 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006564:	b480      	push	{r7}
 8006566:	b097      	sub	sp, #92	; 0x5c
 8006568:	af00      	add	r7, sp, #0
 800656a:	60f8      	str	r0, [r7, #12]
 800656c:	60b9      	str	r1, [r7, #8]
 800656e:	4613      	mov	r3, r2
 8006570:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	68ba      	ldr	r2, [r7, #8]
 8006576:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	88fa      	ldrh	r2, [r7, #6]
 800657c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	88fa      	ldrh	r2, [r7, #6]
 8006584:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	2200      	movs	r2, #0
 800658c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	689b      	ldr	r3, [r3, #8]
 8006592:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006596:	d10e      	bne.n	80065b6 <UART_Start_Receive_IT+0x52>
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	691b      	ldr	r3, [r3, #16]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d105      	bne.n	80065ac <UART_Start_Receive_IT+0x48>
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	f240 12ff 	movw	r2, #511	; 0x1ff
 80065a6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80065aa:	e02d      	b.n	8006608 <UART_Start_Receive_IT+0xa4>
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	22ff      	movs	r2, #255	; 0xff
 80065b0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80065b4:	e028      	b.n	8006608 <UART_Start_Receive_IT+0xa4>
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	689b      	ldr	r3, [r3, #8]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d10d      	bne.n	80065da <UART_Start_Receive_IT+0x76>
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	691b      	ldr	r3, [r3, #16]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d104      	bne.n	80065d0 <UART_Start_Receive_IT+0x6c>
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	22ff      	movs	r2, #255	; 0xff
 80065ca:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80065ce:	e01b      	b.n	8006608 <UART_Start_Receive_IT+0xa4>
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	227f      	movs	r2, #127	; 0x7f
 80065d4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80065d8:	e016      	b.n	8006608 <UART_Start_Receive_IT+0xa4>
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	689b      	ldr	r3, [r3, #8]
 80065de:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80065e2:	d10d      	bne.n	8006600 <UART_Start_Receive_IT+0x9c>
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	691b      	ldr	r3, [r3, #16]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d104      	bne.n	80065f6 <UART_Start_Receive_IT+0x92>
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	227f      	movs	r2, #127	; 0x7f
 80065f0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80065f4:	e008      	b.n	8006608 <UART_Start_Receive_IT+0xa4>
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	223f      	movs	r2, #63	; 0x3f
 80065fa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80065fe:	e003      	b.n	8006608 <UART_Start_Receive_IT+0xa4>
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	2200      	movs	r2, #0
 8006604:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	2200      	movs	r2, #0
 800660c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	2222      	movs	r2, #34	; 0x22
 8006614:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	3308      	adds	r3, #8
 800661c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800661e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006620:	e853 3f00 	ldrex	r3, [r3]
 8006624:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006626:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006628:	f043 0301 	orr.w	r3, r3, #1
 800662c:	657b      	str	r3, [r7, #84]	; 0x54
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	3308      	adds	r3, #8
 8006634:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006636:	64ba      	str	r2, [r7, #72]	; 0x48
 8006638:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800663a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800663c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800663e:	e841 2300 	strex	r3, r2, [r1]
 8006642:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006644:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006646:	2b00      	cmp	r3, #0
 8006648:	d1e5      	bne.n	8006616 <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }  
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	689b      	ldr	r3, [r3, #8]
 800664e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006652:	d107      	bne.n	8006664 <UART_Start_Receive_IT+0x100>
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	691b      	ldr	r3, [r3, #16]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d103      	bne.n	8006664 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	4a24      	ldr	r2, [pc, #144]	; (80066f0 <UART_Start_Receive_IT+0x18c>)
 8006660:	665a      	str	r2, [r3, #100]	; 0x64
 8006662:	e002      	b.n	800666a <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	4a23      	ldr	r2, [pc, #140]	; (80066f4 <UART_Start_Receive_IT+0x190>)
 8006668:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	2200      	movs	r2, #0
 800666e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	691b      	ldr	r3, [r3, #16]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d019      	beq.n	80066ae <UART_Start_Receive_IT+0x14a>
  { 
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006682:	e853 3f00 	ldrex	r3, [r3]
 8006686:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800668a:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800668e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	461a      	mov	r2, r3
 8006696:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006698:	637b      	str	r3, [r7, #52]	; 0x34
 800669a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800669c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800669e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80066a0:	e841 2300 	strex	r3, r2, [r1]
 80066a4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80066a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d1e6      	bne.n	800667a <UART_Start_Receive_IT+0x116>
 80066ac:	e018      	b.n	80066e0 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066b4:	697b      	ldr	r3, [r7, #20]
 80066b6:	e853 3f00 	ldrex	r3, [r3]
 80066ba:	613b      	str	r3, [r7, #16]
   return(result);
 80066bc:	693b      	ldr	r3, [r7, #16]
 80066be:	f043 0320 	orr.w	r3, r3, #32
 80066c2:	653b      	str	r3, [r7, #80]	; 0x50
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	461a      	mov	r2, r3
 80066ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80066cc:	623b      	str	r3, [r7, #32]
 80066ce:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066d0:	69f9      	ldr	r1, [r7, #28]
 80066d2:	6a3a      	ldr	r2, [r7, #32]
 80066d4:	e841 2300 	strex	r3, r2, [r1]
 80066d8:	61bb      	str	r3, [r7, #24]
   return(result);
 80066da:	69bb      	ldr	r3, [r7, #24]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d1e6      	bne.n	80066ae <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 80066e0:	2300      	movs	r3, #0
}
 80066e2:	4618      	mov	r0, r3
 80066e4:	375c      	adds	r7, #92	; 0x5c
 80066e6:	46bd      	mov	sp, r7
 80066e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ec:	4770      	bx	lr
 80066ee:	bf00      	nop
 80066f0:	08006859 	.word	0x08006859
 80066f4:	080066f9 	.word	0x080066f9

080066f8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b096      	sub	sp, #88	; 0x58
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006706:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800670e:	2b22      	cmp	r3, #34	; 0x22
 8006710:	f040 8094 	bne.w	800683c <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800671a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800671e:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8006722:	b2d9      	uxtb	r1, r3
 8006724:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006728:	b2da      	uxtb	r2, r3
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800672e:	400a      	ands	r2, r1
 8006730:	b2d2      	uxtb	r2, r2
 8006732:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006738:	1c5a      	adds	r2, r3, #1
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006744:	b29b      	uxth	r3, r3
 8006746:	3b01      	subs	r3, #1
 8006748:	b29a      	uxth	r2, r3
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006756:	b29b      	uxth	r3, r3
 8006758:	2b00      	cmp	r3, #0
 800675a:	d179      	bne.n	8006850 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006762:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006764:	e853 3f00 	ldrex	r3, [r3]
 8006768:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800676a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800676c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006770:	653b      	str	r3, [r7, #80]	; 0x50
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	461a      	mov	r2, r3
 8006778:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800677a:	647b      	str	r3, [r7, #68]	; 0x44
 800677c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800677e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006780:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006782:	e841 2300 	strex	r3, r2, [r1]
 8006786:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006788:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800678a:	2b00      	cmp	r3, #0
 800678c:	d1e6      	bne.n	800675c <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	3308      	adds	r3, #8
 8006794:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006798:	e853 3f00 	ldrex	r3, [r3]
 800679c:	623b      	str	r3, [r7, #32]
   return(result);
 800679e:	6a3b      	ldr	r3, [r7, #32]
 80067a0:	f023 0301 	bic.w	r3, r3, #1
 80067a4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	3308      	adds	r3, #8
 80067ac:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80067ae:	633a      	str	r2, [r7, #48]	; 0x30
 80067b0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80067b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80067b6:	e841 2300 	strex	r3, r2, [r1]
 80067ba:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80067bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d1e5      	bne.n	800678e <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2220      	movs	r2, #32
 80067c6:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2200      	movs	r2, #0
 80067cc:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80067d2:	2b01      	cmp	r3, #1
 80067d4:	d12e      	bne.n	8006834 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2200      	movs	r2, #0
 80067da:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067e2:	693b      	ldr	r3, [r7, #16]
 80067e4:	e853 3f00 	ldrex	r3, [r3]
 80067e8:	60fb      	str	r3, [r7, #12]
   return(result);
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	f023 0310 	bic.w	r3, r3, #16
 80067f0:	64bb      	str	r3, [r7, #72]	; 0x48
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	461a      	mov	r2, r3
 80067f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80067fa:	61fb      	str	r3, [r7, #28]
 80067fc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067fe:	69b9      	ldr	r1, [r7, #24]
 8006800:	69fa      	ldr	r2, [r7, #28]
 8006802:	e841 2300 	strex	r3, r2, [r1]
 8006806:	617b      	str	r3, [r7, #20]
   return(result);
 8006808:	697b      	ldr	r3, [r7, #20]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d1e6      	bne.n	80067dc <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	69db      	ldr	r3, [r3, #28]
 8006814:	f003 0310 	and.w	r3, r3, #16
 8006818:	2b10      	cmp	r3, #16
 800681a:	d103      	bne.n	8006824 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	2210      	movs	r2, #16
 8006822:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800682a:	4619      	mov	r1, r3
 800682c:	6878      	ldr	r0, [r7, #4]
 800682e:	f7ff fa53 	bl	8005cd8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006832:	e00d      	b.n	8006850 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8006834:	6878      	ldr	r0, [r7, #4]
 8006836:	f7fa fe59 	bl	80014ec <HAL_UART_RxCpltCallback>
}
 800683a:	e009      	b.n	8006850 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	8b1b      	ldrh	r3, [r3, #24]
 8006842:	b29a      	uxth	r2, r3
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f042 0208 	orr.w	r2, r2, #8
 800684c:	b292      	uxth	r2, r2
 800684e:	831a      	strh	r2, [r3, #24]
}
 8006850:	bf00      	nop
 8006852:	3758      	adds	r7, #88	; 0x58
 8006854:	46bd      	mov	sp, r7
 8006856:	bd80      	pop	{r7, pc}

08006858 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b096      	sub	sp, #88	; 0x58
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006866:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800686e:	2b22      	cmp	r3, #34	; 0x22
 8006870:	f040 8094 	bne.w	800699c <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800687a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006882:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8006884:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8006888:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800688c:	4013      	ands	r3, r2
 800688e:	b29a      	uxth	r2, r3
 8006890:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006892:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006898:	1c9a      	adds	r2, r3, #2
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80068a4:	b29b      	uxth	r3, r3
 80068a6:	3b01      	subs	r3, #1
 80068a8:	b29a      	uxth	r2, r3
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80068b6:	b29b      	uxth	r3, r3
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d179      	bne.n	80069b0 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068c4:	e853 3f00 	ldrex	r3, [r3]
 80068c8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80068ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068cc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80068d0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	461a      	mov	r2, r3
 80068d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068da:	643b      	str	r3, [r7, #64]	; 0x40
 80068dc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068de:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80068e0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80068e2:	e841 2300 	strex	r3, r2, [r1]
 80068e6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80068e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d1e6      	bne.n	80068bc <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	3308      	adds	r3, #8
 80068f4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068f6:	6a3b      	ldr	r3, [r7, #32]
 80068f8:	e853 3f00 	ldrex	r3, [r3]
 80068fc:	61fb      	str	r3, [r7, #28]
   return(result);
 80068fe:	69fb      	ldr	r3, [r7, #28]
 8006900:	f023 0301 	bic.w	r3, r3, #1
 8006904:	64bb      	str	r3, [r7, #72]	; 0x48
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	3308      	adds	r3, #8
 800690c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800690e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006910:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006912:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006914:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006916:	e841 2300 	strex	r3, r2, [r1]
 800691a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800691c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800691e:	2b00      	cmp	r3, #0
 8006920:	d1e5      	bne.n	80068ee <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2220      	movs	r2, #32
 8006926:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2200      	movs	r2, #0
 800692c:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006932:	2b01      	cmp	r3, #1
 8006934:	d12e      	bne.n	8006994 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2200      	movs	r2, #0
 800693a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	e853 3f00 	ldrex	r3, [r3]
 8006948:	60bb      	str	r3, [r7, #8]
   return(result);
 800694a:	68bb      	ldr	r3, [r7, #8]
 800694c:	f023 0310 	bic.w	r3, r3, #16
 8006950:	647b      	str	r3, [r7, #68]	; 0x44
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	461a      	mov	r2, r3
 8006958:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800695a:	61bb      	str	r3, [r7, #24]
 800695c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800695e:	6979      	ldr	r1, [r7, #20]
 8006960:	69ba      	ldr	r2, [r7, #24]
 8006962:	e841 2300 	strex	r3, r2, [r1]
 8006966:	613b      	str	r3, [r7, #16]
   return(result);
 8006968:	693b      	ldr	r3, [r7, #16]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d1e6      	bne.n	800693c <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	69db      	ldr	r3, [r3, #28]
 8006974:	f003 0310 	and.w	r3, r3, #16
 8006978:	2b10      	cmp	r3, #16
 800697a:	d103      	bne.n	8006984 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	2210      	movs	r2, #16
 8006982:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800698a:	4619      	mov	r1, r3
 800698c:	6878      	ldr	r0, [r7, #4]
 800698e:	f7ff f9a3 	bl	8005cd8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006992:	e00d      	b.n	80069b0 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8006994:	6878      	ldr	r0, [r7, #4]
 8006996:	f7fa fda9 	bl	80014ec <HAL_UART_RxCpltCallback>
}
 800699a:	e009      	b.n	80069b0 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	8b1b      	ldrh	r3, [r3, #24]
 80069a2:	b29a      	uxth	r2, r3
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f042 0208 	orr.w	r2, r2, #8
 80069ac:	b292      	uxth	r2, r2
 80069ae:	831a      	strh	r2, [r3, #24]
}
 80069b0:	bf00      	nop
 80069b2:	3758      	adds	r7, #88	; 0x58
 80069b4:	46bd      	mov	sp, r7
 80069b6:	bd80      	pop	{r7, pc}

080069b8 <bitmap_init>:
    return bitmap->width * (bitmap->depth / 8) * bitmap->height;
};

/* Initialise bitmap with given buffer. */
void bitmap_init(bitmap_t *bitmap, uint8_t *buffer)
{
 80069b8:	b480      	push	{r7}
 80069ba:	b083      	sub	sp, #12
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
 80069c0:	6039      	str	r1, [r7, #0]
    bitmap->pitch = bitmap->width * (bitmap->depth / 8);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	881a      	ldrh	r2, [r3, #0]
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	799b      	ldrb	r3, [r3, #6]
 80069ca:	08db      	lsrs	r3, r3, #3
 80069cc:	b2db      	uxtb	r3, r3
 80069ce:	b29b      	uxth	r3, r3
 80069d0:	fb12 f303 	smulbb	r3, r2, r3
 80069d4:	b29a      	uxth	r2, r3
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	809a      	strh	r2, [r3, #4]
    bitmap->size = bitmap->pitch * bitmap->height;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	889b      	ldrh	r3, [r3, #4]
 80069de:	461a      	mov	r2, r3
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	885b      	ldrh	r3, [r3, #2]
 80069e4:	fb03 f302 	mul.w	r3, r3, r2
 80069e8:	461a      	mov	r2, r3
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	609a      	str	r2, [r3, #8]
    bitmap->buffer = buffer;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	683a      	ldr	r2, [r7, #0]
 80069f2:	60da      	str	r2, [r3, #12]
}
 80069f4:	bf00      	nop
 80069f6:	370c      	adds	r7, #12
 80069f8:	46bd      	mov	sp, r7
 80069fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fe:	4770      	bx	lr

08006a00 <fontx_meta>:
#include <stddef.h>
#include <string.h>

#include "fontx.h"

uint8_t fontx_meta(fontx_meta_t *meta, const uint8_t *font) {
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b082      	sub	sp, #8
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
 8006a08:	6039      	str	r1, [r7, #0]

    memcpy(meta->name, &font[FONTX_NAME], 8);
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	3306      	adds	r3, #6
 8006a10:	2208      	movs	r2, #8
 8006a12:	4619      	mov	r1, r3
 8006a14:	f000 fca6 	bl	8007364 <memcpy>
    meta->width = font[FONTX_WIDTH];
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	7b9a      	ldrb	r2, [r3, #14]
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	725a      	strb	r2, [r3, #9]
    meta->height = font[FONTX_HEIGHT];
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	7bda      	ldrb	r2, [r3, #15]
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	729a      	strb	r2, [r3, #10]
    meta->type = font[FONTX_TYPE];
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	7c1a      	ldrb	r2, [r3, #16]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	72da      	strb	r2, [r3, #11]

    return 0;
 8006a30:	2300      	movs	r3, #0
}
 8006a32:	4618      	mov	r0, r3
 8006a34:	3708      	adds	r7, #8
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}

08006a3a <fontx_glyph>:


uint8_t fontx_glyph(fontx_glyph_t *glyph, wchar_t code, const uint8_t* font) {
 8006a3a:	b580      	push	{r7, lr}
 8006a3c:	b08e      	sub	sp, #56	; 0x38
 8006a3e:	af00      	add	r7, sp, #0
 8006a40:	60f8      	str	r0, [r7, #12]
 8006a42:	60b9      	str	r1, [r7, #8]
 8006a44:	607a      	str	r2, [r7, #4]
    uint32_t nc, bc, sb, eb;
    uint8_t status;
    const uint8_t *block_table;
    fontx_meta_t meta;

    status = fontx_meta(&meta, font);
 8006a46:	f107 0314 	add.w	r3, r7, #20
 8006a4a:	6879      	ldr	r1, [r7, #4]
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	f7ff ffd7 	bl	8006a00 <fontx_meta>
 8006a52:	4603      	mov	r3, r0
 8006a54:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    if (0 != status) {
 8006a58:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d002      	beq.n	8006a66 <fontx_glyph+0x2c>
        return status;
 8006a60:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006a64:	e077      	b.n	8006b56 <fontx_glyph+0x11c>
    }

    glyph->width = meta.width;
 8006a66:	7f7a      	ldrb	r2, [r7, #29]
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	701a      	strb	r2, [r3, #0]
    glyph->height = meta.height;
 8006a6c:	7fba      	ldrb	r2, [r7, #30]
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	705a      	strb	r2, [r3, #1]
    glyph->pitch = (meta.width + 7) / 8;
 8006a72:	7f7b      	ldrb	r3, [r7, #29]
 8006a74:	3307      	adds	r3, #7
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	da00      	bge.n	8006a7c <fontx_glyph+0x42>
 8006a7a:	3307      	adds	r3, #7
 8006a7c:	10db      	asrs	r3, r3, #3
 8006a7e:	b2da      	uxtb	r2, r3
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	70da      	strb	r2, [r3, #3]
    glyph->size = glyph->pitch * meta.height;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	78da      	ldrb	r2, [r3, #3]
 8006a88:	7fbb      	ldrb	r3, [r7, #30]
 8006a8a:	fb12 f303 	smulbb	r3, r2, r3
 8006a8e:	b2da      	uxtb	r2, r3
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	709a      	strb	r2, [r3, #2]

    if (FONTX_TYPE_SBCS == meta.type) {
 8006a94:	7ffb      	ldrb	r3, [r7, #31]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d10f      	bne.n	8006aba <fontx_glyph+0x80>
        if (code < 0x100) {
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	2bff      	cmp	r3, #255	; 0xff
 8006a9e:	d859      	bhi.n	8006b54 <fontx_glyph+0x11a>
            glyph->buffer = &font[FONTX_GLYPH_DATA_START + code * glyph->size];
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	789b      	ldrb	r3, [r3, #2]
 8006aa4:	461a      	mov	r2, r3
 8006aa6:	68bb      	ldr	r3, [r7, #8]
 8006aa8:	fb03 f302 	mul.w	r3, r3, r2
 8006aac:	3311      	adds	r3, #17
 8006aae:	687a      	ldr	r2, [r7, #4]
 8006ab0:	441a      	add	r2, r3
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	605a      	str	r2, [r3, #4]
            return FONTX_OK;
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	e04d      	b.n	8006b56 <fontx_glyph+0x11c>
        }
    } else {
        block_table = &font[FONTX_BLOCK_TABLE_START];
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	3312      	adds	r3, #18
 8006abe:	62fb      	str	r3, [r7, #44]	; 0x2c
        nc = 0;
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	637b      	str	r3, [r7, #52]	; 0x34
        bc = font[FONTX_BLOCK_TABLE_SIZE];
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	3311      	adds	r3, #17
 8006ac8:	781b      	ldrb	r3, [r3, #0]
 8006aca:	633b      	str	r3, [r7, #48]	; 0x30
        while (bc--) {
 8006acc:	e03d      	b.n	8006b4a <fontx_glyph+0x110>
            /* Get range of the code block_table. */
            sb = block_table[0] + block_table[1] * 0x100;
 8006ace:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ad0:	781b      	ldrb	r3, [r3, #0]
 8006ad2:	461a      	mov	r2, r3
 8006ad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ad6:	3301      	adds	r3, #1
 8006ad8:	781b      	ldrb	r3, [r3, #0]
 8006ada:	021b      	lsls	r3, r3, #8
 8006adc:	4413      	add	r3, r2
 8006ade:	627b      	str	r3, [r7, #36]	; 0x24
            eb = block_table[2] + block_table[3] * 0x100;
 8006ae0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ae2:	3302      	adds	r3, #2
 8006ae4:	781b      	ldrb	r3, [r3, #0]
 8006ae6:	461a      	mov	r2, r3
 8006ae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006aea:	3303      	adds	r3, #3
 8006aec:	781b      	ldrb	r3, [r3, #0]
 8006aee:	021b      	lsls	r3, r3, #8
 8006af0:	4413      	add	r3, r2
 8006af2:	623b      	str	r3, [r7, #32]

             /* Check if in the code block_table. */
            if (code >= sb && code <= eb) {
 8006af4:	68ba      	ldr	r2, [r7, #8]
 8006af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006af8:	429a      	cmp	r2, r3
 8006afa:	d31c      	bcc.n	8006b36 <fontx_glyph+0xfc>
 8006afc:	68ba      	ldr	r2, [r7, #8]
 8006afe:	6a3b      	ldr	r3, [r7, #32]
 8006b00:	429a      	cmp	r2, r3
 8006b02:	d818      	bhi.n	8006b36 <fontx_glyph+0xfc>
                /* Number of codes from top of the block_table. */
                nc += code - sb;
 8006b04:	68ba      	ldr	r2, [r7, #8]
 8006b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b08:	1ad3      	subs	r3, r2, r3
 8006b0a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006b0c:	4413      	add	r3, r2
 8006b0e:	637b      	str	r3, [r7, #52]	; 0x34
                glyph->buffer = &font[
                    FONTX_BLOCK_TABLE_START +
                    4 * font[FONTX_BLOCK_TABLE_SIZE] +
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	3311      	adds	r3, #17
 8006b14:	781b      	ldrb	r3, [r3, #0]
 8006b16:	009b      	lsls	r3, r3, #2
 8006b18:	461a      	mov	r2, r3
                    nc * glyph->size
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	789b      	ldrb	r3, [r3, #2]
 8006b1e:	4619      	mov	r1, r3
 8006b20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b22:	fb03 f301 	mul.w	r3, r3, r1
                    4 * font[FONTX_BLOCK_TABLE_SIZE] +
 8006b26:	4413      	add	r3, r2
 8006b28:	3312      	adds	r3, #18
                glyph->buffer = &font[
 8006b2a:	687a      	ldr	r2, [r7, #4]
 8006b2c:	441a      	add	r2, r3
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	605a      	str	r2, [r3, #4]
                ];
                return FONTX_OK;
 8006b32:	2300      	movs	r3, #0
 8006b34:	e00f      	b.n	8006b56 <fontx_glyph+0x11c>
            }
            /* Number of codes in the previous block_tables. */
            nc += eb - sb + 1;
 8006b36:	6a3a      	ldr	r2, [r7, #32]
 8006b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b3a:	1ad2      	subs	r2, r2, r3
 8006b3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b3e:	4413      	add	r3, r2
 8006b40:	3301      	adds	r3, #1
 8006b42:	637b      	str	r3, [r7, #52]	; 0x34
            /* Next code block_table. */
            block_table += 4;
 8006b44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b46:	3304      	adds	r3, #4
 8006b48:	62fb      	str	r3, [r7, #44]	; 0x2c
        while (bc--) {
 8006b4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b4c:	1e5a      	subs	r2, r3, #1
 8006b4e:	633a      	str	r2, [r7, #48]	; 0x30
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d1bc      	bne.n	8006ace <fontx_glyph+0x94>
        }
    }

    return FONTX_ERR_GLYPH_NOT_FOUND;
 8006b54:	2301      	movs	r3, #1
 8006b56:	4618      	mov	r0, r3
 8006b58:	3738      	adds	r7, #56	; 0x38
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	bd80      	pop	{r7, pc}
	...

08006b60 <hagl_put_pixel>:
    clip_window.x1 = x1;
    clip_window.y1 = y1;
}

void hagl_put_pixel(int16_t x0, int16_t y0, color_t color)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b082      	sub	sp, #8
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	4603      	mov	r3, r0
 8006b68:	80fb      	strh	r3, [r7, #6]
 8006b6a:	460b      	mov	r3, r1
 8006b6c:	80bb      	strh	r3, [r7, #4]
 8006b6e:	4613      	mov	r3, r2
 8006b70:	807b      	strh	r3, [r7, #2]
    /* x0 or y0 is before the edge, nothing to do. */
    if ((x0 < clip_window.x0) || (y0 < clip_window.y0))  {
 8006b72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006b76:	4a12      	ldr	r2, [pc, #72]	; (8006bc0 <hagl_put_pixel+0x60>)
 8006b78:	8812      	ldrh	r2, [r2, #0]
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	db1a      	blt.n	8006bb4 <hagl_put_pixel+0x54>
 8006b7e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006b82:	4a0f      	ldr	r2, [pc, #60]	; (8006bc0 <hagl_put_pixel+0x60>)
 8006b84:	8852      	ldrh	r2, [r2, #2]
 8006b86:	4293      	cmp	r3, r2
 8006b88:	db14      	blt.n	8006bb4 <hagl_put_pixel+0x54>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 8006b8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006b8e:	4a0c      	ldr	r2, [pc, #48]	; (8006bc0 <hagl_put_pixel+0x60>)
 8006b90:	8892      	ldrh	r2, [r2, #4]
 8006b92:	4293      	cmp	r3, r2
 8006b94:	dc10      	bgt.n	8006bb8 <hagl_put_pixel+0x58>
 8006b96:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006b9a:	4a09      	ldr	r2, [pc, #36]	; (8006bc0 <hagl_put_pixel+0x60>)
 8006b9c:	88d2      	ldrh	r2, [r2, #6]
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	dc0a      	bgt.n	8006bb8 <hagl_put_pixel+0x58>
        return;
    }

    /* If still in bounds set the pixel. */
    hagl_hal_put_pixel(x0, y0, color);
 8006ba2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006ba6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8006baa:	887a      	ldrh	r2, [r7, #2]
 8006bac:	4618      	mov	r0, r3
 8006bae:	f7fa fbed 	bl	800138c <lcd_put_pixel>
 8006bb2:	e002      	b.n	8006bba <hagl_put_pixel+0x5a>
        return;
 8006bb4:	bf00      	nop
 8006bb6:	e000      	b.n	8006bba <hagl_put_pixel+0x5a>
        return;
 8006bb8:	bf00      	nop
}
 8006bba:	3708      	adds	r7, #8
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	bd80      	pop	{r7, pc}
 8006bc0:	20000014 	.word	0x20000014

08006bc4 <hagl_put_char>:

    return 0;
}

uint8_t hagl_put_char(wchar_t code, int16_t x0, int16_t y0, color_t color, const uint8_t *font)
{
 8006bc4:	b590      	push	{r4, r7, lr}
 8006bc6:	f5ad 5d81 	sub.w	sp, sp, #4128	; 0x1020
 8006bca:	b085      	sub	sp, #20
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	f107 0410 	add.w	r4, r7, #16
 8006bd2:	3c04      	subs	r4, #4
 8006bd4:	6020      	str	r0, [r4, #0]
 8006bd6:	460c      	mov	r4, r1
 8006bd8:	4610      	mov	r0, r2
 8006bda:	4619      	mov	r1, r3
 8006bdc:	f107 0310 	add.w	r3, r7, #16
 8006be0:	3b06      	subs	r3, #6
 8006be2:	4622      	mov	r2, r4
 8006be4:	801a      	strh	r2, [r3, #0]
 8006be6:	f107 0310 	add.w	r3, r7, #16
 8006bea:	3b08      	subs	r3, #8
 8006bec:	4602      	mov	r2, r0
 8006bee:	801a      	strh	r2, [r3, #0]
 8006bf0:	f107 0310 	add.w	r3, r7, #16
 8006bf4:	3b0a      	subs	r3, #10
 8006bf6:	460a      	mov	r2, r1
 8006bf8:	801a      	strh	r2, [r3, #0]
    uint8_t set, status;
    color_t buffer[HAGL_CHAR_BUFFER_SIZE];
    bitmap_t bitmap;
    fontx_glyph_t glyph;

    status = fontx_glyph(&glyph, code, font);
 8006bfa:	f107 0310 	add.w	r3, r7, #16
 8006bfe:	3b04      	subs	r3, #4
 8006c00:	f107 0010 	add.w	r0, r7, #16
 8006c04:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8006c08:	6812      	ldr	r2, [r2, #0]
 8006c0a:	6819      	ldr	r1, [r3, #0]
 8006c0c:	f7ff ff15 	bl	8006a3a <fontx_glyph>
 8006c10:	4603      	mov	r3, r0
 8006c12:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8006c16:	f102 0209 	add.w	r2, r2, #9
 8006c1a:	7013      	strb	r3, [r2, #0]

    if (0 != status) {
 8006c1c:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8006c20:	f103 0309 	add.w	r3, r3, #9
 8006c24:	781b      	ldrb	r3, [r3, #0]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d001      	beq.n	8006c2e <hagl_put_char+0x6a>
        return 0;
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	e0c2      	b.n	8006db4 <hagl_put_char+0x1f0>
    }

    bitmap.width = glyph.width,
 8006c2e:	f107 0310 	add.w	r3, r7, #16
 8006c32:	781b      	ldrb	r3, [r3, #0]
 8006c34:	b29a      	uxth	r2, r3
 8006c36:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006c3a:	3b18      	subs	r3, #24
 8006c3c:	801a      	strh	r2, [r3, #0]
    bitmap.height = glyph.height,
 8006c3e:	f107 0310 	add.w	r3, r7, #16
 8006c42:	785b      	ldrb	r3, [r3, #1]
 8006c44:	b29a      	uxth	r2, r3
 8006c46:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006c4a:	3b18      	subs	r3, #24
 8006c4c:	805a      	strh	r2, [r3, #2]
    bitmap.depth = DISPLAY_DEPTH,
 8006c4e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006c52:	3b18      	subs	r3, #24
 8006c54:	2210      	movs	r2, #16
 8006c56:	719a      	strb	r2, [r3, #6]

    bitmap_init(&bitmap, (uint8_t *)buffer);
 8006c58:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8006c5c:	3a08      	subs	r2, #8
 8006c5e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006c62:	3b18      	subs	r3, #24
 8006c64:	4611      	mov	r1, r2
 8006c66:	4618      	mov	r0, r3
 8006c68:	f7ff fea6 	bl	80069b8 <bitmap_init>

    color_t *ptr = (color_t *) bitmap.buffer;
 8006c6c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006c70:	3b18      	subs	r3, #24
 8006c72:	68db      	ldr	r3, [r3, #12]
 8006c74:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8006c78:	f102 020c 	add.w	r2, r2, #12
 8006c7c:	6013      	str	r3, [r2, #0]

    for (uint8_t y = 0; y < glyph.height; y++) {
 8006c7e:	2300      	movs	r3, #0
 8006c80:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8006c84:	f102 020b 	add.w	r2, r2, #11
 8006c88:	7013      	strb	r3, [r2, #0]
 8006c8a:	e074      	b.n	8006d76 <hagl_put_char+0x1b2>
        for (uint8_t x = 0; x < glyph.width; x++) {
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8006c92:	f102 020a 	add.w	r2, r2, #10
 8006c96:	7013      	strb	r3, [r2, #0]
 8006c98:	e04e      	b.n	8006d38 <hagl_put_char+0x174>
            set = *(glyph.buffer + x / 8) & (0x80 >> (x % 8));
 8006c9a:	f107 0310 	add.w	r3, r7, #16
 8006c9e:	685b      	ldr	r3, [r3, #4]
 8006ca0:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8006ca4:	f102 020a 	add.w	r2, r2, #10
 8006ca8:	7812      	ldrb	r2, [r2, #0]
 8006caa:	08d2      	lsrs	r2, r2, #3
 8006cac:	b2d2      	uxtb	r2, r2
 8006cae:	4413      	add	r3, r2
 8006cb0:	781b      	ldrb	r3, [r3, #0]
 8006cb2:	b25a      	sxtb	r2, r3
 8006cb4:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8006cb8:	f103 030a 	add.w	r3, r3, #10
 8006cbc:	781b      	ldrb	r3, [r3, #0]
 8006cbe:	f003 0307 	and.w	r3, r3, #7
 8006cc2:	2180      	movs	r1, #128	; 0x80
 8006cc4:	fa41 f303 	asr.w	r3, r1, r3
 8006cc8:	b25b      	sxtb	r3, r3
 8006cca:	4013      	ands	r3, r2
 8006ccc:	b25b      	sxtb	r3, r3
 8006cce:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8006cd2:	f102 0208 	add.w	r2, r2, #8
 8006cd6:	7013      	strb	r3, [r2, #0]
            if (set) {
 8006cd8:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8006cdc:	f103 0308 	add.w	r3, r3, #8
 8006ce0:	781b      	ldrb	r3, [r3, #0]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d010      	beq.n	8006d08 <hagl_put_char+0x144>
                *(ptr++) = color;
 8006ce6:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8006cea:	f103 030c 	add.w	r3, r3, #12
 8006cee:	681a      	ldr	r2, [r3, #0]
 8006cf0:	1c93      	adds	r3, r2, #2
 8006cf2:	f507 5181 	add.w	r1, r7, #4128	; 0x1020
 8006cf6:	f101 010c 	add.w	r1, r1, #12
 8006cfa:	600b      	str	r3, [r1, #0]
 8006cfc:	f107 0310 	add.w	r3, r7, #16
 8006d00:	3b0a      	subs	r3, #10
 8006d02:	881b      	ldrh	r3, [r3, #0]
 8006d04:	8013      	strh	r3, [r2, #0]
 8006d06:	e00c      	b.n	8006d22 <hagl_put_char+0x15e>
            } else {
                *(ptr++) = 0x0000;
 8006d08:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8006d0c:	f103 030c 	add.w	r3, r3, #12
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	1c9a      	adds	r2, r3, #2
 8006d14:	f507 5181 	add.w	r1, r7, #4128	; 0x1020
 8006d18:	f101 010c 	add.w	r1, r1, #12
 8006d1c:	600a      	str	r2, [r1, #0]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	801a      	strh	r2, [r3, #0]
        for (uint8_t x = 0; x < glyph.width; x++) {
 8006d22:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8006d26:	f103 030a 	add.w	r3, r3, #10
 8006d2a:	781b      	ldrb	r3, [r3, #0]
 8006d2c:	3301      	adds	r3, #1
 8006d2e:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8006d32:	f102 020a 	add.w	r2, r2, #10
 8006d36:	7013      	strb	r3, [r2, #0]
 8006d38:	f107 0310 	add.w	r3, r7, #16
 8006d3c:	781b      	ldrb	r3, [r3, #0]
 8006d3e:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8006d42:	f102 020a 	add.w	r2, r2, #10
 8006d46:	7812      	ldrb	r2, [r2, #0]
 8006d48:	429a      	cmp	r2, r3
 8006d4a:	d3a6      	bcc.n	8006c9a <hagl_put_char+0xd6>
            }
        }
        glyph.buffer += glyph.pitch;
 8006d4c:	f107 0310 	add.w	r3, r7, #16
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	f107 0210 	add.w	r2, r7, #16
 8006d56:	78d2      	ldrb	r2, [r2, #3]
 8006d58:	441a      	add	r2, r3
 8006d5a:	f107 0310 	add.w	r3, r7, #16
 8006d5e:	605a      	str	r2, [r3, #4]
    for (uint8_t y = 0; y < glyph.height; y++) {
 8006d60:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8006d64:	f103 030b 	add.w	r3, r3, #11
 8006d68:	781b      	ldrb	r3, [r3, #0]
 8006d6a:	3301      	adds	r3, #1
 8006d6c:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8006d70:	f102 020b 	add.w	r2, r2, #11
 8006d74:	7013      	strb	r3, [r2, #0]
 8006d76:	f107 0310 	add.w	r3, r7, #16
 8006d7a:	785b      	ldrb	r3, [r3, #1]
 8006d7c:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8006d80:	f102 020b 	add.w	r2, r2, #11
 8006d84:	7812      	ldrb	r2, [r2, #0]
 8006d86:	429a      	cmp	r2, r3
 8006d88:	d380      	bcc.n	8006c8c <hagl_put_char+0xc8>
    }

    hagl_blit(x0, y0, &bitmap);
 8006d8a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8006d8e:	3a18      	subs	r2, #24
 8006d90:	f107 0310 	add.w	r3, r7, #16
 8006d94:	3b08      	subs	r3, #8
 8006d96:	f9b3 1000 	ldrsh.w	r1, [r3]
 8006d9a:	f107 0310 	add.w	r3, r7, #16
 8006d9e:	3b06      	subs	r3, #6
 8006da0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006da4:	4618      	mov	r0, r3
 8006da6:	f000 f85a 	bl	8006e5e <hagl_blit>

    return bitmap.width;
 8006daa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006dae:	3b18      	subs	r3, #24
 8006db0:	881b      	ldrh	r3, [r3, #0]
 8006db2:	b2db      	uxtb	r3, r3
}
 8006db4:	4618      	mov	r0, r3
 8006db6:	f507 5781 	add.w	r7, r7, #4128	; 0x1020
 8006dba:	3714      	adds	r7, #20
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	bd90      	pop	{r4, r7, pc}

08006dc0 <hagl_put_text>:
 * Write a string of text by calling hagl_put_char() repeadetly. CR and LF
 * continue from the next line.
 */

uint16_t hagl_put_text(const wchar_t *str, int16_t x0, int16_t y0, color_t color, const unsigned char *font)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b08c      	sub	sp, #48	; 0x30
 8006dc4:	af02      	add	r7, sp, #8
 8006dc6:	60f8      	str	r0, [r7, #12]
 8006dc8:	4608      	mov	r0, r1
 8006dca:	4611      	mov	r1, r2
 8006dcc:	461a      	mov	r2, r3
 8006dce:	4603      	mov	r3, r0
 8006dd0:	817b      	strh	r3, [r7, #10]
 8006dd2:	460b      	mov	r3, r1
 8006dd4:	813b      	strh	r3, [r7, #8]
 8006dd6:	4613      	mov	r3, r2
 8006dd8:	80fb      	strh	r3, [r7, #6]
    wchar_t temp;
    uint8_t status;
    uint16_t original = x0;
 8006dda:	897b      	ldrh	r3, [r7, #10]
 8006ddc:	84fb      	strh	r3, [r7, #38]	; 0x26
    fontx_meta_t meta;

    status = fontx_meta(&meta, font);
 8006dde:	f107 0314 	add.w	r3, r7, #20
 8006de2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006de4:	4618      	mov	r0, r3
 8006de6:	f7ff fe0b 	bl	8006a00 <fontx_meta>
 8006dea:	4603      	mov	r3, r0
 8006dec:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    if (0 != status) {
 8006df0:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d001      	beq.n	8006dfc <hagl_put_text+0x3c>
        return 0;
 8006df8:	2300      	movs	r3, #0
 8006dfa:	e02c      	b.n	8006e56 <hagl_put_text+0x96>
    }

    do {
        temp = *str++;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	1d1a      	adds	r2, r3, #4
 8006e00:	60fa      	str	r2, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	623b      	str	r3, [r7, #32]
        if (13 == temp || 10 == temp) {
 8006e06:	6a3b      	ldr	r3, [r7, #32]
 8006e08:	2b0d      	cmp	r3, #13
 8006e0a:	d002      	beq.n	8006e12 <hagl_put_text+0x52>
 8006e0c:	6a3b      	ldr	r3, [r7, #32]
 8006e0e:	2b0a      	cmp	r3, #10
 8006e10:	d108      	bne.n	8006e24 <hagl_put_text+0x64>
            x0 = 0;
 8006e12:	2300      	movs	r3, #0
 8006e14:	817b      	strh	r3, [r7, #10]
            y0 += meta.height;
 8006e16:	7fbb      	ldrb	r3, [r7, #30]
 8006e18:	b29a      	uxth	r2, r3
 8006e1a:	893b      	ldrh	r3, [r7, #8]
 8006e1c:	4413      	add	r3, r2
 8006e1e:	b29b      	uxth	r3, r3
 8006e20:	813b      	strh	r3, [r7, #8]
 8006e22:	e010      	b.n	8006e46 <hagl_put_text+0x86>
        } else {
            x0 += hagl_put_char(temp, x0, y0, color, font);
 8006e24:	88f8      	ldrh	r0, [r7, #6]
 8006e26:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8006e2a:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8006e2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e30:	9300      	str	r3, [sp, #0]
 8006e32:	4603      	mov	r3, r0
 8006e34:	6a38      	ldr	r0, [r7, #32]
 8006e36:	f7ff fec5 	bl	8006bc4 <hagl_put_char>
 8006e3a:	4603      	mov	r3, r0
 8006e3c:	b29a      	uxth	r2, r3
 8006e3e:	897b      	ldrh	r3, [r7, #10]
 8006e40:	4413      	add	r3, r2
 8006e42:	b29b      	uxth	r3, r3
 8006e44:	817b      	strh	r3, [r7, #10]
        }
    } while (*str != 0);
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d1d6      	bne.n	8006dfc <hagl_put_text+0x3c>

    return x0 - original;
 8006e4e:	897a      	ldrh	r2, [r7, #10]
 8006e50:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006e52:	1ad3      	subs	r3, r2, r3
 8006e54:	b29b      	uxth	r3, r3
}
 8006e56:	4618      	mov	r0, r3
 8006e58:	3728      	adds	r7, #40	; 0x28
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	bd80      	pop	{r7, pc}

08006e5e <hagl_blit>:
 * configurable source and destination see the file blit.c.
 *
 * TODO: Handle transparency.
 */

void hagl_blit(int16_t x0, int16_t y0, bitmap_t *source) {
 8006e5e:	b580      	push	{r7, lr}
 8006e60:	b086      	sub	sp, #24
 8006e62:	af00      	add	r7, sp, #0
 8006e64:	4603      	mov	r3, r0
 8006e66:	603a      	str	r2, [r7, #0]
 8006e68:	80fb      	strh	r3, [r7, #6]
 8006e6a:	460b      	mov	r3, r1
 8006e6c:	80bb      	strh	r3, [r7, #4]
        /* Inside of bounds, can use HAL provided blit. */
        hagl_hal_blit(x0, y0, source);
    }
#else
    color_t color;
    color_t *ptr = (color_t *) source->buffer;
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	68db      	ldr	r3, [r3, #12]
 8006e72:	617b      	str	r3, [r7, #20]

    for (uint16_t y = 0; y < source->height; y++) {
 8006e74:	2300      	movs	r3, #0
 8006e76:	827b      	strh	r3, [r7, #18]
 8006e78:	e020      	b.n	8006ebc <hagl_blit+0x5e>
        for (uint16_t x = 0; x < source->width; x++) {
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	823b      	strh	r3, [r7, #16]
 8006e7e:	e015      	b.n	8006eac <hagl_blit+0x4e>
            color = *(ptr++);
 8006e80:	697b      	ldr	r3, [r7, #20]
 8006e82:	1c9a      	adds	r2, r3, #2
 8006e84:	617a      	str	r2, [r7, #20]
 8006e86:	881b      	ldrh	r3, [r3, #0]
 8006e88:	81fb      	strh	r3, [r7, #14]
            hagl_put_pixel(x0 + x, y0 + y, color);
 8006e8a:	88fa      	ldrh	r2, [r7, #6]
 8006e8c:	8a3b      	ldrh	r3, [r7, #16]
 8006e8e:	4413      	add	r3, r2
 8006e90:	b29b      	uxth	r3, r3
 8006e92:	b218      	sxth	r0, r3
 8006e94:	88ba      	ldrh	r2, [r7, #4]
 8006e96:	8a7b      	ldrh	r3, [r7, #18]
 8006e98:	4413      	add	r3, r2
 8006e9a:	b29b      	uxth	r3, r3
 8006e9c:	b21b      	sxth	r3, r3
 8006e9e:	89fa      	ldrh	r2, [r7, #14]
 8006ea0:	4619      	mov	r1, r3
 8006ea2:	f7ff fe5d 	bl	8006b60 <hagl_put_pixel>
        for (uint16_t x = 0; x < source->width; x++) {
 8006ea6:	8a3b      	ldrh	r3, [r7, #16]
 8006ea8:	3301      	adds	r3, #1
 8006eaa:	823b      	strh	r3, [r7, #16]
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	881b      	ldrh	r3, [r3, #0]
 8006eb0:	8a3a      	ldrh	r2, [r7, #16]
 8006eb2:	429a      	cmp	r2, r3
 8006eb4:	d3e4      	bcc.n	8006e80 <hagl_blit+0x22>
    for (uint16_t y = 0; y < source->height; y++) {
 8006eb6:	8a7b      	ldrh	r3, [r7, #18]
 8006eb8:	3301      	adds	r3, #1
 8006eba:	827b      	strh	r3, [r7, #18]
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	885b      	ldrh	r3, [r3, #2]
 8006ec0:	8a7a      	ldrh	r2, [r7, #18]
 8006ec2:	429a      	cmp	r2, r3
 8006ec4:	d3d9      	bcc.n	8006e7a <hagl_blit+0x1c>
        }
    }
#endif
};
 8006ec6:	bf00      	nop
 8006ec8:	bf00      	nop
 8006eca:	3718      	adds	r7, #24
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	bd80      	pop	{r7, pc}

08006ed0 <__errno>:
 8006ed0:	4b01      	ldr	r3, [pc, #4]	; (8006ed8 <__errno+0x8>)
 8006ed2:	6818      	ldr	r0, [r3, #0]
 8006ed4:	4770      	bx	lr
 8006ed6:	bf00      	nop
 8006ed8:	2000001c 	.word	0x2000001c

08006edc <__sflush_r>:
 8006edc:	898a      	ldrh	r2, [r1, #12]
 8006ede:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ee2:	4605      	mov	r5, r0
 8006ee4:	0710      	lsls	r0, r2, #28
 8006ee6:	460c      	mov	r4, r1
 8006ee8:	d458      	bmi.n	8006f9c <__sflush_r+0xc0>
 8006eea:	684b      	ldr	r3, [r1, #4]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	dc05      	bgt.n	8006efc <__sflush_r+0x20>
 8006ef0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	dc02      	bgt.n	8006efc <__sflush_r+0x20>
 8006ef6:	2000      	movs	r0, #0
 8006ef8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006efc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006efe:	2e00      	cmp	r6, #0
 8006f00:	d0f9      	beq.n	8006ef6 <__sflush_r+0x1a>
 8006f02:	2300      	movs	r3, #0
 8006f04:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006f08:	682f      	ldr	r7, [r5, #0]
 8006f0a:	602b      	str	r3, [r5, #0]
 8006f0c:	d032      	beq.n	8006f74 <__sflush_r+0x98>
 8006f0e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006f10:	89a3      	ldrh	r3, [r4, #12]
 8006f12:	075a      	lsls	r2, r3, #29
 8006f14:	d505      	bpl.n	8006f22 <__sflush_r+0x46>
 8006f16:	6863      	ldr	r3, [r4, #4]
 8006f18:	1ac0      	subs	r0, r0, r3
 8006f1a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006f1c:	b10b      	cbz	r3, 8006f22 <__sflush_r+0x46>
 8006f1e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006f20:	1ac0      	subs	r0, r0, r3
 8006f22:	2300      	movs	r3, #0
 8006f24:	4602      	mov	r2, r0
 8006f26:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006f28:	6a21      	ldr	r1, [r4, #32]
 8006f2a:	4628      	mov	r0, r5
 8006f2c:	47b0      	blx	r6
 8006f2e:	1c43      	adds	r3, r0, #1
 8006f30:	89a3      	ldrh	r3, [r4, #12]
 8006f32:	d106      	bne.n	8006f42 <__sflush_r+0x66>
 8006f34:	6829      	ldr	r1, [r5, #0]
 8006f36:	291d      	cmp	r1, #29
 8006f38:	d82c      	bhi.n	8006f94 <__sflush_r+0xb8>
 8006f3a:	4a2a      	ldr	r2, [pc, #168]	; (8006fe4 <__sflush_r+0x108>)
 8006f3c:	40ca      	lsrs	r2, r1
 8006f3e:	07d6      	lsls	r6, r2, #31
 8006f40:	d528      	bpl.n	8006f94 <__sflush_r+0xb8>
 8006f42:	2200      	movs	r2, #0
 8006f44:	6062      	str	r2, [r4, #4]
 8006f46:	04d9      	lsls	r1, r3, #19
 8006f48:	6922      	ldr	r2, [r4, #16]
 8006f4a:	6022      	str	r2, [r4, #0]
 8006f4c:	d504      	bpl.n	8006f58 <__sflush_r+0x7c>
 8006f4e:	1c42      	adds	r2, r0, #1
 8006f50:	d101      	bne.n	8006f56 <__sflush_r+0x7a>
 8006f52:	682b      	ldr	r3, [r5, #0]
 8006f54:	b903      	cbnz	r3, 8006f58 <__sflush_r+0x7c>
 8006f56:	6560      	str	r0, [r4, #84]	; 0x54
 8006f58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006f5a:	602f      	str	r7, [r5, #0]
 8006f5c:	2900      	cmp	r1, #0
 8006f5e:	d0ca      	beq.n	8006ef6 <__sflush_r+0x1a>
 8006f60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006f64:	4299      	cmp	r1, r3
 8006f66:	d002      	beq.n	8006f6e <__sflush_r+0x92>
 8006f68:	4628      	mov	r0, r5
 8006f6a:	f000 fa11 	bl	8007390 <_free_r>
 8006f6e:	2000      	movs	r0, #0
 8006f70:	6360      	str	r0, [r4, #52]	; 0x34
 8006f72:	e7c1      	b.n	8006ef8 <__sflush_r+0x1c>
 8006f74:	6a21      	ldr	r1, [r4, #32]
 8006f76:	2301      	movs	r3, #1
 8006f78:	4628      	mov	r0, r5
 8006f7a:	47b0      	blx	r6
 8006f7c:	1c41      	adds	r1, r0, #1
 8006f7e:	d1c7      	bne.n	8006f10 <__sflush_r+0x34>
 8006f80:	682b      	ldr	r3, [r5, #0]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d0c4      	beq.n	8006f10 <__sflush_r+0x34>
 8006f86:	2b1d      	cmp	r3, #29
 8006f88:	d001      	beq.n	8006f8e <__sflush_r+0xb2>
 8006f8a:	2b16      	cmp	r3, #22
 8006f8c:	d101      	bne.n	8006f92 <__sflush_r+0xb6>
 8006f8e:	602f      	str	r7, [r5, #0]
 8006f90:	e7b1      	b.n	8006ef6 <__sflush_r+0x1a>
 8006f92:	89a3      	ldrh	r3, [r4, #12]
 8006f94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f98:	81a3      	strh	r3, [r4, #12]
 8006f9a:	e7ad      	b.n	8006ef8 <__sflush_r+0x1c>
 8006f9c:	690f      	ldr	r7, [r1, #16]
 8006f9e:	2f00      	cmp	r7, #0
 8006fa0:	d0a9      	beq.n	8006ef6 <__sflush_r+0x1a>
 8006fa2:	0793      	lsls	r3, r2, #30
 8006fa4:	680e      	ldr	r6, [r1, #0]
 8006fa6:	bf08      	it	eq
 8006fa8:	694b      	ldreq	r3, [r1, #20]
 8006faa:	600f      	str	r7, [r1, #0]
 8006fac:	bf18      	it	ne
 8006fae:	2300      	movne	r3, #0
 8006fb0:	eba6 0807 	sub.w	r8, r6, r7
 8006fb4:	608b      	str	r3, [r1, #8]
 8006fb6:	f1b8 0f00 	cmp.w	r8, #0
 8006fba:	dd9c      	ble.n	8006ef6 <__sflush_r+0x1a>
 8006fbc:	6a21      	ldr	r1, [r4, #32]
 8006fbe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006fc0:	4643      	mov	r3, r8
 8006fc2:	463a      	mov	r2, r7
 8006fc4:	4628      	mov	r0, r5
 8006fc6:	47b0      	blx	r6
 8006fc8:	2800      	cmp	r0, #0
 8006fca:	dc06      	bgt.n	8006fda <__sflush_r+0xfe>
 8006fcc:	89a3      	ldrh	r3, [r4, #12]
 8006fce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006fd2:	81a3      	strh	r3, [r4, #12]
 8006fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8006fd8:	e78e      	b.n	8006ef8 <__sflush_r+0x1c>
 8006fda:	4407      	add	r7, r0
 8006fdc:	eba8 0800 	sub.w	r8, r8, r0
 8006fe0:	e7e9      	b.n	8006fb6 <__sflush_r+0xda>
 8006fe2:	bf00      	nop
 8006fe4:	20400001 	.word	0x20400001

08006fe8 <_fflush_r>:
 8006fe8:	b538      	push	{r3, r4, r5, lr}
 8006fea:	690b      	ldr	r3, [r1, #16]
 8006fec:	4605      	mov	r5, r0
 8006fee:	460c      	mov	r4, r1
 8006ff0:	b913      	cbnz	r3, 8006ff8 <_fflush_r+0x10>
 8006ff2:	2500      	movs	r5, #0
 8006ff4:	4628      	mov	r0, r5
 8006ff6:	bd38      	pop	{r3, r4, r5, pc}
 8006ff8:	b118      	cbz	r0, 8007002 <_fflush_r+0x1a>
 8006ffa:	6983      	ldr	r3, [r0, #24]
 8006ffc:	b90b      	cbnz	r3, 8007002 <_fflush_r+0x1a>
 8006ffe:	f000 f887 	bl	8007110 <__sinit>
 8007002:	4b14      	ldr	r3, [pc, #80]	; (8007054 <_fflush_r+0x6c>)
 8007004:	429c      	cmp	r4, r3
 8007006:	d11b      	bne.n	8007040 <_fflush_r+0x58>
 8007008:	686c      	ldr	r4, [r5, #4]
 800700a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d0ef      	beq.n	8006ff2 <_fflush_r+0xa>
 8007012:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007014:	07d0      	lsls	r0, r2, #31
 8007016:	d404      	bmi.n	8007022 <_fflush_r+0x3a>
 8007018:	0599      	lsls	r1, r3, #22
 800701a:	d402      	bmi.n	8007022 <_fflush_r+0x3a>
 800701c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800701e:	f000 f93a 	bl	8007296 <__retarget_lock_acquire_recursive>
 8007022:	4628      	mov	r0, r5
 8007024:	4621      	mov	r1, r4
 8007026:	f7ff ff59 	bl	8006edc <__sflush_r>
 800702a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800702c:	07da      	lsls	r2, r3, #31
 800702e:	4605      	mov	r5, r0
 8007030:	d4e0      	bmi.n	8006ff4 <_fflush_r+0xc>
 8007032:	89a3      	ldrh	r3, [r4, #12]
 8007034:	059b      	lsls	r3, r3, #22
 8007036:	d4dd      	bmi.n	8006ff4 <_fflush_r+0xc>
 8007038:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800703a:	f000 f92d 	bl	8007298 <__retarget_lock_release_recursive>
 800703e:	e7d9      	b.n	8006ff4 <_fflush_r+0xc>
 8007040:	4b05      	ldr	r3, [pc, #20]	; (8007058 <_fflush_r+0x70>)
 8007042:	429c      	cmp	r4, r3
 8007044:	d101      	bne.n	800704a <_fflush_r+0x62>
 8007046:	68ac      	ldr	r4, [r5, #8]
 8007048:	e7df      	b.n	800700a <_fflush_r+0x22>
 800704a:	4b04      	ldr	r3, [pc, #16]	; (800705c <_fflush_r+0x74>)
 800704c:	429c      	cmp	r4, r3
 800704e:	bf08      	it	eq
 8007050:	68ec      	ldreq	r4, [r5, #12]
 8007052:	e7da      	b.n	800700a <_fflush_r+0x22>
 8007054:	0800d948 	.word	0x0800d948
 8007058:	0800d968 	.word	0x0800d968
 800705c:	0800d928 	.word	0x0800d928

08007060 <std>:
 8007060:	2300      	movs	r3, #0
 8007062:	b510      	push	{r4, lr}
 8007064:	4604      	mov	r4, r0
 8007066:	e9c0 3300 	strd	r3, r3, [r0]
 800706a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800706e:	6083      	str	r3, [r0, #8]
 8007070:	8181      	strh	r1, [r0, #12]
 8007072:	6643      	str	r3, [r0, #100]	; 0x64
 8007074:	81c2      	strh	r2, [r0, #14]
 8007076:	6183      	str	r3, [r0, #24]
 8007078:	4619      	mov	r1, r3
 800707a:	2208      	movs	r2, #8
 800707c:	305c      	adds	r0, #92	; 0x5c
 800707e:	f000 f97f 	bl	8007380 <memset>
 8007082:	4b05      	ldr	r3, [pc, #20]	; (8007098 <std+0x38>)
 8007084:	6263      	str	r3, [r4, #36]	; 0x24
 8007086:	4b05      	ldr	r3, [pc, #20]	; (800709c <std+0x3c>)
 8007088:	62a3      	str	r3, [r4, #40]	; 0x28
 800708a:	4b05      	ldr	r3, [pc, #20]	; (80070a0 <std+0x40>)
 800708c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800708e:	4b05      	ldr	r3, [pc, #20]	; (80070a4 <std+0x44>)
 8007090:	6224      	str	r4, [r4, #32]
 8007092:	6323      	str	r3, [r4, #48]	; 0x30
 8007094:	bd10      	pop	{r4, pc}
 8007096:	bf00      	nop
 8007098:	08007ef5 	.word	0x08007ef5
 800709c:	08007f17 	.word	0x08007f17
 80070a0:	08007f4f 	.word	0x08007f4f
 80070a4:	08007f73 	.word	0x08007f73

080070a8 <_cleanup_r>:
 80070a8:	4901      	ldr	r1, [pc, #4]	; (80070b0 <_cleanup_r+0x8>)
 80070aa:	f000 b8af 	b.w	800720c <_fwalk_reent>
 80070ae:	bf00      	nop
 80070b0:	08006fe9 	.word	0x08006fe9

080070b4 <__sfmoreglue>:
 80070b4:	b570      	push	{r4, r5, r6, lr}
 80070b6:	1e4a      	subs	r2, r1, #1
 80070b8:	2568      	movs	r5, #104	; 0x68
 80070ba:	4355      	muls	r5, r2
 80070bc:	460e      	mov	r6, r1
 80070be:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80070c2:	f000 f9b5 	bl	8007430 <_malloc_r>
 80070c6:	4604      	mov	r4, r0
 80070c8:	b140      	cbz	r0, 80070dc <__sfmoreglue+0x28>
 80070ca:	2100      	movs	r1, #0
 80070cc:	e9c0 1600 	strd	r1, r6, [r0]
 80070d0:	300c      	adds	r0, #12
 80070d2:	60a0      	str	r0, [r4, #8]
 80070d4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80070d8:	f000 f952 	bl	8007380 <memset>
 80070dc:	4620      	mov	r0, r4
 80070de:	bd70      	pop	{r4, r5, r6, pc}

080070e0 <__sfp_lock_acquire>:
 80070e0:	4801      	ldr	r0, [pc, #4]	; (80070e8 <__sfp_lock_acquire+0x8>)
 80070e2:	f000 b8d8 	b.w	8007296 <__retarget_lock_acquire_recursive>
 80070e6:	bf00      	nop
 80070e8:	2000a448 	.word	0x2000a448

080070ec <__sfp_lock_release>:
 80070ec:	4801      	ldr	r0, [pc, #4]	; (80070f4 <__sfp_lock_release+0x8>)
 80070ee:	f000 b8d3 	b.w	8007298 <__retarget_lock_release_recursive>
 80070f2:	bf00      	nop
 80070f4:	2000a448 	.word	0x2000a448

080070f8 <__sinit_lock_acquire>:
 80070f8:	4801      	ldr	r0, [pc, #4]	; (8007100 <__sinit_lock_acquire+0x8>)
 80070fa:	f000 b8cc 	b.w	8007296 <__retarget_lock_acquire_recursive>
 80070fe:	bf00      	nop
 8007100:	2000a443 	.word	0x2000a443

08007104 <__sinit_lock_release>:
 8007104:	4801      	ldr	r0, [pc, #4]	; (800710c <__sinit_lock_release+0x8>)
 8007106:	f000 b8c7 	b.w	8007298 <__retarget_lock_release_recursive>
 800710a:	bf00      	nop
 800710c:	2000a443 	.word	0x2000a443

08007110 <__sinit>:
 8007110:	b510      	push	{r4, lr}
 8007112:	4604      	mov	r4, r0
 8007114:	f7ff fff0 	bl	80070f8 <__sinit_lock_acquire>
 8007118:	69a3      	ldr	r3, [r4, #24]
 800711a:	b11b      	cbz	r3, 8007124 <__sinit+0x14>
 800711c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007120:	f7ff bff0 	b.w	8007104 <__sinit_lock_release>
 8007124:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007128:	6523      	str	r3, [r4, #80]	; 0x50
 800712a:	4b13      	ldr	r3, [pc, #76]	; (8007178 <__sinit+0x68>)
 800712c:	4a13      	ldr	r2, [pc, #76]	; (800717c <__sinit+0x6c>)
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	62a2      	str	r2, [r4, #40]	; 0x28
 8007132:	42a3      	cmp	r3, r4
 8007134:	bf04      	itt	eq
 8007136:	2301      	moveq	r3, #1
 8007138:	61a3      	streq	r3, [r4, #24]
 800713a:	4620      	mov	r0, r4
 800713c:	f000 f820 	bl	8007180 <__sfp>
 8007140:	6060      	str	r0, [r4, #4]
 8007142:	4620      	mov	r0, r4
 8007144:	f000 f81c 	bl	8007180 <__sfp>
 8007148:	60a0      	str	r0, [r4, #8]
 800714a:	4620      	mov	r0, r4
 800714c:	f000 f818 	bl	8007180 <__sfp>
 8007150:	2200      	movs	r2, #0
 8007152:	60e0      	str	r0, [r4, #12]
 8007154:	2104      	movs	r1, #4
 8007156:	6860      	ldr	r0, [r4, #4]
 8007158:	f7ff ff82 	bl	8007060 <std>
 800715c:	68a0      	ldr	r0, [r4, #8]
 800715e:	2201      	movs	r2, #1
 8007160:	2109      	movs	r1, #9
 8007162:	f7ff ff7d 	bl	8007060 <std>
 8007166:	68e0      	ldr	r0, [r4, #12]
 8007168:	2202      	movs	r2, #2
 800716a:	2112      	movs	r1, #18
 800716c:	f7ff ff78 	bl	8007060 <std>
 8007170:	2301      	movs	r3, #1
 8007172:	61a3      	str	r3, [r4, #24]
 8007174:	e7d2      	b.n	800711c <__sinit+0xc>
 8007176:	bf00      	nop
 8007178:	0800d988 	.word	0x0800d988
 800717c:	080070a9 	.word	0x080070a9

08007180 <__sfp>:
 8007180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007182:	4607      	mov	r7, r0
 8007184:	f7ff ffac 	bl	80070e0 <__sfp_lock_acquire>
 8007188:	4b1e      	ldr	r3, [pc, #120]	; (8007204 <__sfp+0x84>)
 800718a:	681e      	ldr	r6, [r3, #0]
 800718c:	69b3      	ldr	r3, [r6, #24]
 800718e:	b913      	cbnz	r3, 8007196 <__sfp+0x16>
 8007190:	4630      	mov	r0, r6
 8007192:	f7ff ffbd 	bl	8007110 <__sinit>
 8007196:	3648      	adds	r6, #72	; 0x48
 8007198:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800719c:	3b01      	subs	r3, #1
 800719e:	d503      	bpl.n	80071a8 <__sfp+0x28>
 80071a0:	6833      	ldr	r3, [r6, #0]
 80071a2:	b30b      	cbz	r3, 80071e8 <__sfp+0x68>
 80071a4:	6836      	ldr	r6, [r6, #0]
 80071a6:	e7f7      	b.n	8007198 <__sfp+0x18>
 80071a8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80071ac:	b9d5      	cbnz	r5, 80071e4 <__sfp+0x64>
 80071ae:	4b16      	ldr	r3, [pc, #88]	; (8007208 <__sfp+0x88>)
 80071b0:	60e3      	str	r3, [r4, #12]
 80071b2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80071b6:	6665      	str	r5, [r4, #100]	; 0x64
 80071b8:	f000 f86c 	bl	8007294 <__retarget_lock_init_recursive>
 80071bc:	f7ff ff96 	bl	80070ec <__sfp_lock_release>
 80071c0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80071c4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80071c8:	6025      	str	r5, [r4, #0]
 80071ca:	61a5      	str	r5, [r4, #24]
 80071cc:	2208      	movs	r2, #8
 80071ce:	4629      	mov	r1, r5
 80071d0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80071d4:	f000 f8d4 	bl	8007380 <memset>
 80071d8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80071dc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80071e0:	4620      	mov	r0, r4
 80071e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80071e4:	3468      	adds	r4, #104	; 0x68
 80071e6:	e7d9      	b.n	800719c <__sfp+0x1c>
 80071e8:	2104      	movs	r1, #4
 80071ea:	4638      	mov	r0, r7
 80071ec:	f7ff ff62 	bl	80070b4 <__sfmoreglue>
 80071f0:	4604      	mov	r4, r0
 80071f2:	6030      	str	r0, [r6, #0]
 80071f4:	2800      	cmp	r0, #0
 80071f6:	d1d5      	bne.n	80071a4 <__sfp+0x24>
 80071f8:	f7ff ff78 	bl	80070ec <__sfp_lock_release>
 80071fc:	230c      	movs	r3, #12
 80071fe:	603b      	str	r3, [r7, #0]
 8007200:	e7ee      	b.n	80071e0 <__sfp+0x60>
 8007202:	bf00      	nop
 8007204:	0800d988 	.word	0x0800d988
 8007208:	ffff0001 	.word	0xffff0001

0800720c <_fwalk_reent>:
 800720c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007210:	4606      	mov	r6, r0
 8007212:	4688      	mov	r8, r1
 8007214:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007218:	2700      	movs	r7, #0
 800721a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800721e:	f1b9 0901 	subs.w	r9, r9, #1
 8007222:	d505      	bpl.n	8007230 <_fwalk_reent+0x24>
 8007224:	6824      	ldr	r4, [r4, #0]
 8007226:	2c00      	cmp	r4, #0
 8007228:	d1f7      	bne.n	800721a <_fwalk_reent+0xe>
 800722a:	4638      	mov	r0, r7
 800722c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007230:	89ab      	ldrh	r3, [r5, #12]
 8007232:	2b01      	cmp	r3, #1
 8007234:	d907      	bls.n	8007246 <_fwalk_reent+0x3a>
 8007236:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800723a:	3301      	adds	r3, #1
 800723c:	d003      	beq.n	8007246 <_fwalk_reent+0x3a>
 800723e:	4629      	mov	r1, r5
 8007240:	4630      	mov	r0, r6
 8007242:	47c0      	blx	r8
 8007244:	4307      	orrs	r7, r0
 8007246:	3568      	adds	r5, #104	; 0x68
 8007248:	e7e9      	b.n	800721e <_fwalk_reent+0x12>
	...

0800724c <__libc_init_array>:
 800724c:	b570      	push	{r4, r5, r6, lr}
 800724e:	4d0d      	ldr	r5, [pc, #52]	; (8007284 <__libc_init_array+0x38>)
 8007250:	4c0d      	ldr	r4, [pc, #52]	; (8007288 <__libc_init_array+0x3c>)
 8007252:	1b64      	subs	r4, r4, r5
 8007254:	10a4      	asrs	r4, r4, #2
 8007256:	2600      	movs	r6, #0
 8007258:	42a6      	cmp	r6, r4
 800725a:	d109      	bne.n	8007270 <__libc_init_array+0x24>
 800725c:	4d0b      	ldr	r5, [pc, #44]	; (800728c <__libc_init_array+0x40>)
 800725e:	4c0c      	ldr	r4, [pc, #48]	; (8007290 <__libc_init_array+0x44>)
 8007260:	f003 fae8 	bl	800a834 <_init>
 8007264:	1b64      	subs	r4, r4, r5
 8007266:	10a4      	asrs	r4, r4, #2
 8007268:	2600      	movs	r6, #0
 800726a:	42a6      	cmp	r6, r4
 800726c:	d105      	bne.n	800727a <__libc_init_array+0x2e>
 800726e:	bd70      	pop	{r4, r5, r6, pc}
 8007270:	f855 3b04 	ldr.w	r3, [r5], #4
 8007274:	4798      	blx	r3
 8007276:	3601      	adds	r6, #1
 8007278:	e7ee      	b.n	8007258 <__libc_init_array+0xc>
 800727a:	f855 3b04 	ldr.w	r3, [r5], #4
 800727e:	4798      	blx	r3
 8007280:	3601      	adds	r6, #1
 8007282:	e7f2      	b.n	800726a <__libc_init_array+0x1e>
 8007284:	0800dec8 	.word	0x0800dec8
 8007288:	0800dec8 	.word	0x0800dec8
 800728c:	0800dec8 	.word	0x0800dec8
 8007290:	0800decc 	.word	0x0800decc

08007294 <__retarget_lock_init_recursive>:
 8007294:	4770      	bx	lr

08007296 <__retarget_lock_acquire_recursive>:
 8007296:	4770      	bx	lr

08007298 <__retarget_lock_release_recursive>:
 8007298:	4770      	bx	lr

0800729a <__swhatbuf_r>:
 800729a:	b570      	push	{r4, r5, r6, lr}
 800729c:	460e      	mov	r6, r1
 800729e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072a2:	2900      	cmp	r1, #0
 80072a4:	b096      	sub	sp, #88	; 0x58
 80072a6:	4614      	mov	r4, r2
 80072a8:	461d      	mov	r5, r3
 80072aa:	da07      	bge.n	80072bc <__swhatbuf_r+0x22>
 80072ac:	2300      	movs	r3, #0
 80072ae:	602b      	str	r3, [r5, #0]
 80072b0:	89b3      	ldrh	r3, [r6, #12]
 80072b2:	061a      	lsls	r2, r3, #24
 80072b4:	d410      	bmi.n	80072d8 <__swhatbuf_r+0x3e>
 80072b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80072ba:	e00e      	b.n	80072da <__swhatbuf_r+0x40>
 80072bc:	466a      	mov	r2, sp
 80072be:	f001 fdeb 	bl	8008e98 <_fstat_r>
 80072c2:	2800      	cmp	r0, #0
 80072c4:	dbf2      	blt.n	80072ac <__swhatbuf_r+0x12>
 80072c6:	9a01      	ldr	r2, [sp, #4]
 80072c8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80072cc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80072d0:	425a      	negs	r2, r3
 80072d2:	415a      	adcs	r2, r3
 80072d4:	602a      	str	r2, [r5, #0]
 80072d6:	e7ee      	b.n	80072b6 <__swhatbuf_r+0x1c>
 80072d8:	2340      	movs	r3, #64	; 0x40
 80072da:	2000      	movs	r0, #0
 80072dc:	6023      	str	r3, [r4, #0]
 80072de:	b016      	add	sp, #88	; 0x58
 80072e0:	bd70      	pop	{r4, r5, r6, pc}
	...

080072e4 <__smakebuf_r>:
 80072e4:	898b      	ldrh	r3, [r1, #12]
 80072e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80072e8:	079d      	lsls	r5, r3, #30
 80072ea:	4606      	mov	r6, r0
 80072ec:	460c      	mov	r4, r1
 80072ee:	d507      	bpl.n	8007300 <__smakebuf_r+0x1c>
 80072f0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80072f4:	6023      	str	r3, [r4, #0]
 80072f6:	6123      	str	r3, [r4, #16]
 80072f8:	2301      	movs	r3, #1
 80072fa:	6163      	str	r3, [r4, #20]
 80072fc:	b002      	add	sp, #8
 80072fe:	bd70      	pop	{r4, r5, r6, pc}
 8007300:	ab01      	add	r3, sp, #4
 8007302:	466a      	mov	r2, sp
 8007304:	f7ff ffc9 	bl	800729a <__swhatbuf_r>
 8007308:	9900      	ldr	r1, [sp, #0]
 800730a:	4605      	mov	r5, r0
 800730c:	4630      	mov	r0, r6
 800730e:	f000 f88f 	bl	8007430 <_malloc_r>
 8007312:	b948      	cbnz	r0, 8007328 <__smakebuf_r+0x44>
 8007314:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007318:	059a      	lsls	r2, r3, #22
 800731a:	d4ef      	bmi.n	80072fc <__smakebuf_r+0x18>
 800731c:	f023 0303 	bic.w	r3, r3, #3
 8007320:	f043 0302 	orr.w	r3, r3, #2
 8007324:	81a3      	strh	r3, [r4, #12]
 8007326:	e7e3      	b.n	80072f0 <__smakebuf_r+0xc>
 8007328:	4b0d      	ldr	r3, [pc, #52]	; (8007360 <__smakebuf_r+0x7c>)
 800732a:	62b3      	str	r3, [r6, #40]	; 0x28
 800732c:	89a3      	ldrh	r3, [r4, #12]
 800732e:	6020      	str	r0, [r4, #0]
 8007330:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007334:	81a3      	strh	r3, [r4, #12]
 8007336:	9b00      	ldr	r3, [sp, #0]
 8007338:	6163      	str	r3, [r4, #20]
 800733a:	9b01      	ldr	r3, [sp, #4]
 800733c:	6120      	str	r0, [r4, #16]
 800733e:	b15b      	cbz	r3, 8007358 <__smakebuf_r+0x74>
 8007340:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007344:	4630      	mov	r0, r6
 8007346:	f001 fdb9 	bl	8008ebc <_isatty_r>
 800734a:	b128      	cbz	r0, 8007358 <__smakebuf_r+0x74>
 800734c:	89a3      	ldrh	r3, [r4, #12]
 800734e:	f023 0303 	bic.w	r3, r3, #3
 8007352:	f043 0301 	orr.w	r3, r3, #1
 8007356:	81a3      	strh	r3, [r4, #12]
 8007358:	89a0      	ldrh	r0, [r4, #12]
 800735a:	4305      	orrs	r5, r0
 800735c:	81a5      	strh	r5, [r4, #12]
 800735e:	e7cd      	b.n	80072fc <__smakebuf_r+0x18>
 8007360:	080070a9 	.word	0x080070a9

08007364 <memcpy>:
 8007364:	440a      	add	r2, r1
 8007366:	4291      	cmp	r1, r2
 8007368:	f100 33ff 	add.w	r3, r0, #4294967295
 800736c:	d100      	bne.n	8007370 <memcpy+0xc>
 800736e:	4770      	bx	lr
 8007370:	b510      	push	{r4, lr}
 8007372:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007376:	f803 4f01 	strb.w	r4, [r3, #1]!
 800737a:	4291      	cmp	r1, r2
 800737c:	d1f9      	bne.n	8007372 <memcpy+0xe>
 800737e:	bd10      	pop	{r4, pc}

08007380 <memset>:
 8007380:	4402      	add	r2, r0
 8007382:	4603      	mov	r3, r0
 8007384:	4293      	cmp	r3, r2
 8007386:	d100      	bne.n	800738a <memset+0xa>
 8007388:	4770      	bx	lr
 800738a:	f803 1b01 	strb.w	r1, [r3], #1
 800738e:	e7f9      	b.n	8007384 <memset+0x4>

08007390 <_free_r>:
 8007390:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007392:	2900      	cmp	r1, #0
 8007394:	d048      	beq.n	8007428 <_free_r+0x98>
 8007396:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800739a:	9001      	str	r0, [sp, #4]
 800739c:	2b00      	cmp	r3, #0
 800739e:	f1a1 0404 	sub.w	r4, r1, #4
 80073a2:	bfb8      	it	lt
 80073a4:	18e4      	addlt	r4, r4, r3
 80073a6:	f001 fdb7 	bl	8008f18 <__malloc_lock>
 80073aa:	4a20      	ldr	r2, [pc, #128]	; (800742c <_free_r+0x9c>)
 80073ac:	9801      	ldr	r0, [sp, #4]
 80073ae:	6813      	ldr	r3, [r2, #0]
 80073b0:	4615      	mov	r5, r2
 80073b2:	b933      	cbnz	r3, 80073c2 <_free_r+0x32>
 80073b4:	6063      	str	r3, [r4, #4]
 80073b6:	6014      	str	r4, [r2, #0]
 80073b8:	b003      	add	sp, #12
 80073ba:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80073be:	f001 bdb1 	b.w	8008f24 <__malloc_unlock>
 80073c2:	42a3      	cmp	r3, r4
 80073c4:	d90b      	bls.n	80073de <_free_r+0x4e>
 80073c6:	6821      	ldr	r1, [r4, #0]
 80073c8:	1862      	adds	r2, r4, r1
 80073ca:	4293      	cmp	r3, r2
 80073cc:	bf04      	itt	eq
 80073ce:	681a      	ldreq	r2, [r3, #0]
 80073d0:	685b      	ldreq	r3, [r3, #4]
 80073d2:	6063      	str	r3, [r4, #4]
 80073d4:	bf04      	itt	eq
 80073d6:	1852      	addeq	r2, r2, r1
 80073d8:	6022      	streq	r2, [r4, #0]
 80073da:	602c      	str	r4, [r5, #0]
 80073dc:	e7ec      	b.n	80073b8 <_free_r+0x28>
 80073de:	461a      	mov	r2, r3
 80073e0:	685b      	ldr	r3, [r3, #4]
 80073e2:	b10b      	cbz	r3, 80073e8 <_free_r+0x58>
 80073e4:	42a3      	cmp	r3, r4
 80073e6:	d9fa      	bls.n	80073de <_free_r+0x4e>
 80073e8:	6811      	ldr	r1, [r2, #0]
 80073ea:	1855      	adds	r5, r2, r1
 80073ec:	42a5      	cmp	r5, r4
 80073ee:	d10b      	bne.n	8007408 <_free_r+0x78>
 80073f0:	6824      	ldr	r4, [r4, #0]
 80073f2:	4421      	add	r1, r4
 80073f4:	1854      	adds	r4, r2, r1
 80073f6:	42a3      	cmp	r3, r4
 80073f8:	6011      	str	r1, [r2, #0]
 80073fa:	d1dd      	bne.n	80073b8 <_free_r+0x28>
 80073fc:	681c      	ldr	r4, [r3, #0]
 80073fe:	685b      	ldr	r3, [r3, #4]
 8007400:	6053      	str	r3, [r2, #4]
 8007402:	4421      	add	r1, r4
 8007404:	6011      	str	r1, [r2, #0]
 8007406:	e7d7      	b.n	80073b8 <_free_r+0x28>
 8007408:	d902      	bls.n	8007410 <_free_r+0x80>
 800740a:	230c      	movs	r3, #12
 800740c:	6003      	str	r3, [r0, #0]
 800740e:	e7d3      	b.n	80073b8 <_free_r+0x28>
 8007410:	6825      	ldr	r5, [r4, #0]
 8007412:	1961      	adds	r1, r4, r5
 8007414:	428b      	cmp	r3, r1
 8007416:	bf04      	itt	eq
 8007418:	6819      	ldreq	r1, [r3, #0]
 800741a:	685b      	ldreq	r3, [r3, #4]
 800741c:	6063      	str	r3, [r4, #4]
 800741e:	bf04      	itt	eq
 8007420:	1949      	addeq	r1, r1, r5
 8007422:	6021      	streq	r1, [r4, #0]
 8007424:	6054      	str	r4, [r2, #4]
 8007426:	e7c7      	b.n	80073b8 <_free_r+0x28>
 8007428:	b003      	add	sp, #12
 800742a:	bd30      	pop	{r4, r5, pc}
 800742c:	2000a21c 	.word	0x2000a21c

08007430 <_malloc_r>:
 8007430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007432:	1ccd      	adds	r5, r1, #3
 8007434:	f025 0503 	bic.w	r5, r5, #3
 8007438:	3508      	adds	r5, #8
 800743a:	2d0c      	cmp	r5, #12
 800743c:	bf38      	it	cc
 800743e:	250c      	movcc	r5, #12
 8007440:	2d00      	cmp	r5, #0
 8007442:	4606      	mov	r6, r0
 8007444:	db01      	blt.n	800744a <_malloc_r+0x1a>
 8007446:	42a9      	cmp	r1, r5
 8007448:	d903      	bls.n	8007452 <_malloc_r+0x22>
 800744a:	230c      	movs	r3, #12
 800744c:	6033      	str	r3, [r6, #0]
 800744e:	2000      	movs	r0, #0
 8007450:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007452:	f001 fd61 	bl	8008f18 <__malloc_lock>
 8007456:	4921      	ldr	r1, [pc, #132]	; (80074dc <_malloc_r+0xac>)
 8007458:	680a      	ldr	r2, [r1, #0]
 800745a:	4614      	mov	r4, r2
 800745c:	b99c      	cbnz	r4, 8007486 <_malloc_r+0x56>
 800745e:	4f20      	ldr	r7, [pc, #128]	; (80074e0 <_malloc_r+0xb0>)
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	b923      	cbnz	r3, 800746e <_malloc_r+0x3e>
 8007464:	4621      	mov	r1, r4
 8007466:	4630      	mov	r0, r6
 8007468:	f000 fd34 	bl	8007ed4 <_sbrk_r>
 800746c:	6038      	str	r0, [r7, #0]
 800746e:	4629      	mov	r1, r5
 8007470:	4630      	mov	r0, r6
 8007472:	f000 fd2f 	bl	8007ed4 <_sbrk_r>
 8007476:	1c43      	adds	r3, r0, #1
 8007478:	d123      	bne.n	80074c2 <_malloc_r+0x92>
 800747a:	230c      	movs	r3, #12
 800747c:	6033      	str	r3, [r6, #0]
 800747e:	4630      	mov	r0, r6
 8007480:	f001 fd50 	bl	8008f24 <__malloc_unlock>
 8007484:	e7e3      	b.n	800744e <_malloc_r+0x1e>
 8007486:	6823      	ldr	r3, [r4, #0]
 8007488:	1b5b      	subs	r3, r3, r5
 800748a:	d417      	bmi.n	80074bc <_malloc_r+0x8c>
 800748c:	2b0b      	cmp	r3, #11
 800748e:	d903      	bls.n	8007498 <_malloc_r+0x68>
 8007490:	6023      	str	r3, [r4, #0]
 8007492:	441c      	add	r4, r3
 8007494:	6025      	str	r5, [r4, #0]
 8007496:	e004      	b.n	80074a2 <_malloc_r+0x72>
 8007498:	6863      	ldr	r3, [r4, #4]
 800749a:	42a2      	cmp	r2, r4
 800749c:	bf0c      	ite	eq
 800749e:	600b      	streq	r3, [r1, #0]
 80074a0:	6053      	strne	r3, [r2, #4]
 80074a2:	4630      	mov	r0, r6
 80074a4:	f001 fd3e 	bl	8008f24 <__malloc_unlock>
 80074a8:	f104 000b 	add.w	r0, r4, #11
 80074ac:	1d23      	adds	r3, r4, #4
 80074ae:	f020 0007 	bic.w	r0, r0, #7
 80074b2:	1ac2      	subs	r2, r0, r3
 80074b4:	d0cc      	beq.n	8007450 <_malloc_r+0x20>
 80074b6:	1a1b      	subs	r3, r3, r0
 80074b8:	50a3      	str	r3, [r4, r2]
 80074ba:	e7c9      	b.n	8007450 <_malloc_r+0x20>
 80074bc:	4622      	mov	r2, r4
 80074be:	6864      	ldr	r4, [r4, #4]
 80074c0:	e7cc      	b.n	800745c <_malloc_r+0x2c>
 80074c2:	1cc4      	adds	r4, r0, #3
 80074c4:	f024 0403 	bic.w	r4, r4, #3
 80074c8:	42a0      	cmp	r0, r4
 80074ca:	d0e3      	beq.n	8007494 <_malloc_r+0x64>
 80074cc:	1a21      	subs	r1, r4, r0
 80074ce:	4630      	mov	r0, r6
 80074d0:	f000 fd00 	bl	8007ed4 <_sbrk_r>
 80074d4:	3001      	adds	r0, #1
 80074d6:	d1dd      	bne.n	8007494 <_malloc_r+0x64>
 80074d8:	e7cf      	b.n	800747a <_malloc_r+0x4a>
 80074da:	bf00      	nop
 80074dc:	2000a21c 	.word	0x2000a21c
 80074e0:	2000a220 	.word	0x2000a220

080074e4 <__cvt>:
 80074e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80074e8:	ec55 4b10 	vmov	r4, r5, d0
 80074ec:	2d00      	cmp	r5, #0
 80074ee:	460e      	mov	r6, r1
 80074f0:	4619      	mov	r1, r3
 80074f2:	462b      	mov	r3, r5
 80074f4:	bfbb      	ittet	lt
 80074f6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80074fa:	461d      	movlt	r5, r3
 80074fc:	2300      	movge	r3, #0
 80074fe:	232d      	movlt	r3, #45	; 0x2d
 8007500:	700b      	strb	r3, [r1, #0]
 8007502:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007504:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007508:	4691      	mov	r9, r2
 800750a:	f023 0820 	bic.w	r8, r3, #32
 800750e:	bfbc      	itt	lt
 8007510:	4622      	movlt	r2, r4
 8007512:	4614      	movlt	r4, r2
 8007514:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007518:	d005      	beq.n	8007526 <__cvt+0x42>
 800751a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800751e:	d100      	bne.n	8007522 <__cvt+0x3e>
 8007520:	3601      	adds	r6, #1
 8007522:	2102      	movs	r1, #2
 8007524:	e000      	b.n	8007528 <__cvt+0x44>
 8007526:	2103      	movs	r1, #3
 8007528:	ab03      	add	r3, sp, #12
 800752a:	9301      	str	r3, [sp, #4]
 800752c:	ab02      	add	r3, sp, #8
 800752e:	9300      	str	r3, [sp, #0]
 8007530:	ec45 4b10 	vmov	d0, r4, r5
 8007534:	4653      	mov	r3, sl
 8007536:	4632      	mov	r2, r6
 8007538:	f000 fec2 	bl	80082c0 <_dtoa_r>
 800753c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007540:	4607      	mov	r7, r0
 8007542:	d102      	bne.n	800754a <__cvt+0x66>
 8007544:	f019 0f01 	tst.w	r9, #1
 8007548:	d022      	beq.n	8007590 <__cvt+0xac>
 800754a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800754e:	eb07 0906 	add.w	r9, r7, r6
 8007552:	d110      	bne.n	8007576 <__cvt+0x92>
 8007554:	783b      	ldrb	r3, [r7, #0]
 8007556:	2b30      	cmp	r3, #48	; 0x30
 8007558:	d10a      	bne.n	8007570 <__cvt+0x8c>
 800755a:	2200      	movs	r2, #0
 800755c:	2300      	movs	r3, #0
 800755e:	4620      	mov	r0, r4
 8007560:	4629      	mov	r1, r5
 8007562:	f7f9 fab1 	bl	8000ac8 <__aeabi_dcmpeq>
 8007566:	b918      	cbnz	r0, 8007570 <__cvt+0x8c>
 8007568:	f1c6 0601 	rsb	r6, r6, #1
 800756c:	f8ca 6000 	str.w	r6, [sl]
 8007570:	f8da 3000 	ldr.w	r3, [sl]
 8007574:	4499      	add	r9, r3
 8007576:	2200      	movs	r2, #0
 8007578:	2300      	movs	r3, #0
 800757a:	4620      	mov	r0, r4
 800757c:	4629      	mov	r1, r5
 800757e:	f7f9 faa3 	bl	8000ac8 <__aeabi_dcmpeq>
 8007582:	b108      	cbz	r0, 8007588 <__cvt+0xa4>
 8007584:	f8cd 900c 	str.w	r9, [sp, #12]
 8007588:	2230      	movs	r2, #48	; 0x30
 800758a:	9b03      	ldr	r3, [sp, #12]
 800758c:	454b      	cmp	r3, r9
 800758e:	d307      	bcc.n	80075a0 <__cvt+0xbc>
 8007590:	9b03      	ldr	r3, [sp, #12]
 8007592:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007594:	1bdb      	subs	r3, r3, r7
 8007596:	4638      	mov	r0, r7
 8007598:	6013      	str	r3, [r2, #0]
 800759a:	b004      	add	sp, #16
 800759c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075a0:	1c59      	adds	r1, r3, #1
 80075a2:	9103      	str	r1, [sp, #12]
 80075a4:	701a      	strb	r2, [r3, #0]
 80075a6:	e7f0      	b.n	800758a <__cvt+0xa6>

080075a8 <__exponent>:
 80075a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80075aa:	4603      	mov	r3, r0
 80075ac:	2900      	cmp	r1, #0
 80075ae:	bfb8      	it	lt
 80075b0:	4249      	neglt	r1, r1
 80075b2:	f803 2b02 	strb.w	r2, [r3], #2
 80075b6:	bfb4      	ite	lt
 80075b8:	222d      	movlt	r2, #45	; 0x2d
 80075ba:	222b      	movge	r2, #43	; 0x2b
 80075bc:	2909      	cmp	r1, #9
 80075be:	7042      	strb	r2, [r0, #1]
 80075c0:	dd2a      	ble.n	8007618 <__exponent+0x70>
 80075c2:	f10d 0407 	add.w	r4, sp, #7
 80075c6:	46a4      	mov	ip, r4
 80075c8:	270a      	movs	r7, #10
 80075ca:	46a6      	mov	lr, r4
 80075cc:	460a      	mov	r2, r1
 80075ce:	fb91 f6f7 	sdiv	r6, r1, r7
 80075d2:	fb07 1516 	mls	r5, r7, r6, r1
 80075d6:	3530      	adds	r5, #48	; 0x30
 80075d8:	2a63      	cmp	r2, #99	; 0x63
 80075da:	f104 34ff 	add.w	r4, r4, #4294967295
 80075de:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80075e2:	4631      	mov	r1, r6
 80075e4:	dcf1      	bgt.n	80075ca <__exponent+0x22>
 80075e6:	3130      	adds	r1, #48	; 0x30
 80075e8:	f1ae 0502 	sub.w	r5, lr, #2
 80075ec:	f804 1c01 	strb.w	r1, [r4, #-1]
 80075f0:	1c44      	adds	r4, r0, #1
 80075f2:	4629      	mov	r1, r5
 80075f4:	4561      	cmp	r1, ip
 80075f6:	d30a      	bcc.n	800760e <__exponent+0x66>
 80075f8:	f10d 0209 	add.w	r2, sp, #9
 80075fc:	eba2 020e 	sub.w	r2, r2, lr
 8007600:	4565      	cmp	r5, ip
 8007602:	bf88      	it	hi
 8007604:	2200      	movhi	r2, #0
 8007606:	4413      	add	r3, r2
 8007608:	1a18      	subs	r0, r3, r0
 800760a:	b003      	add	sp, #12
 800760c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800760e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007612:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007616:	e7ed      	b.n	80075f4 <__exponent+0x4c>
 8007618:	2330      	movs	r3, #48	; 0x30
 800761a:	3130      	adds	r1, #48	; 0x30
 800761c:	7083      	strb	r3, [r0, #2]
 800761e:	70c1      	strb	r1, [r0, #3]
 8007620:	1d03      	adds	r3, r0, #4
 8007622:	e7f1      	b.n	8007608 <__exponent+0x60>

08007624 <_printf_float>:
 8007624:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007628:	ed2d 8b02 	vpush	{d8}
 800762c:	b08d      	sub	sp, #52	; 0x34
 800762e:	460c      	mov	r4, r1
 8007630:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007634:	4616      	mov	r6, r2
 8007636:	461f      	mov	r7, r3
 8007638:	4605      	mov	r5, r0
 800763a:	f001 fc4f 	bl	8008edc <_localeconv_r>
 800763e:	f8d0 a000 	ldr.w	sl, [r0]
 8007642:	4650      	mov	r0, sl
 8007644:	f7f8 fdc4 	bl	80001d0 <strlen>
 8007648:	2300      	movs	r3, #0
 800764a:	930a      	str	r3, [sp, #40]	; 0x28
 800764c:	6823      	ldr	r3, [r4, #0]
 800764e:	9305      	str	r3, [sp, #20]
 8007650:	f8d8 3000 	ldr.w	r3, [r8]
 8007654:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007658:	3307      	adds	r3, #7
 800765a:	f023 0307 	bic.w	r3, r3, #7
 800765e:	f103 0208 	add.w	r2, r3, #8
 8007662:	f8c8 2000 	str.w	r2, [r8]
 8007666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800766a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800766e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007672:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007676:	9307      	str	r3, [sp, #28]
 8007678:	f8cd 8018 	str.w	r8, [sp, #24]
 800767c:	ee08 0a10 	vmov	s16, r0
 8007680:	4b9f      	ldr	r3, [pc, #636]	; (8007900 <_printf_float+0x2dc>)
 8007682:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007686:	f04f 32ff 	mov.w	r2, #4294967295
 800768a:	f7f9 fa4f 	bl	8000b2c <__aeabi_dcmpun>
 800768e:	bb88      	cbnz	r0, 80076f4 <_printf_float+0xd0>
 8007690:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007694:	4b9a      	ldr	r3, [pc, #616]	; (8007900 <_printf_float+0x2dc>)
 8007696:	f04f 32ff 	mov.w	r2, #4294967295
 800769a:	f7f9 fa29 	bl	8000af0 <__aeabi_dcmple>
 800769e:	bb48      	cbnz	r0, 80076f4 <_printf_float+0xd0>
 80076a0:	2200      	movs	r2, #0
 80076a2:	2300      	movs	r3, #0
 80076a4:	4640      	mov	r0, r8
 80076a6:	4649      	mov	r1, r9
 80076a8:	f7f9 fa18 	bl	8000adc <__aeabi_dcmplt>
 80076ac:	b110      	cbz	r0, 80076b4 <_printf_float+0x90>
 80076ae:	232d      	movs	r3, #45	; 0x2d
 80076b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80076b4:	4b93      	ldr	r3, [pc, #588]	; (8007904 <_printf_float+0x2e0>)
 80076b6:	4894      	ldr	r0, [pc, #592]	; (8007908 <_printf_float+0x2e4>)
 80076b8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80076bc:	bf94      	ite	ls
 80076be:	4698      	movls	r8, r3
 80076c0:	4680      	movhi	r8, r0
 80076c2:	2303      	movs	r3, #3
 80076c4:	6123      	str	r3, [r4, #16]
 80076c6:	9b05      	ldr	r3, [sp, #20]
 80076c8:	f023 0204 	bic.w	r2, r3, #4
 80076cc:	6022      	str	r2, [r4, #0]
 80076ce:	f04f 0900 	mov.w	r9, #0
 80076d2:	9700      	str	r7, [sp, #0]
 80076d4:	4633      	mov	r3, r6
 80076d6:	aa0b      	add	r2, sp, #44	; 0x2c
 80076d8:	4621      	mov	r1, r4
 80076da:	4628      	mov	r0, r5
 80076dc:	f000 f9d8 	bl	8007a90 <_printf_common>
 80076e0:	3001      	adds	r0, #1
 80076e2:	f040 8090 	bne.w	8007806 <_printf_float+0x1e2>
 80076e6:	f04f 30ff 	mov.w	r0, #4294967295
 80076ea:	b00d      	add	sp, #52	; 0x34
 80076ec:	ecbd 8b02 	vpop	{d8}
 80076f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076f4:	4642      	mov	r2, r8
 80076f6:	464b      	mov	r3, r9
 80076f8:	4640      	mov	r0, r8
 80076fa:	4649      	mov	r1, r9
 80076fc:	f7f9 fa16 	bl	8000b2c <__aeabi_dcmpun>
 8007700:	b140      	cbz	r0, 8007714 <_printf_float+0xf0>
 8007702:	464b      	mov	r3, r9
 8007704:	2b00      	cmp	r3, #0
 8007706:	bfbc      	itt	lt
 8007708:	232d      	movlt	r3, #45	; 0x2d
 800770a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800770e:	487f      	ldr	r0, [pc, #508]	; (800790c <_printf_float+0x2e8>)
 8007710:	4b7f      	ldr	r3, [pc, #508]	; (8007910 <_printf_float+0x2ec>)
 8007712:	e7d1      	b.n	80076b8 <_printf_float+0x94>
 8007714:	6863      	ldr	r3, [r4, #4]
 8007716:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800771a:	9206      	str	r2, [sp, #24]
 800771c:	1c5a      	adds	r2, r3, #1
 800771e:	d13f      	bne.n	80077a0 <_printf_float+0x17c>
 8007720:	2306      	movs	r3, #6
 8007722:	6063      	str	r3, [r4, #4]
 8007724:	9b05      	ldr	r3, [sp, #20]
 8007726:	6861      	ldr	r1, [r4, #4]
 8007728:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800772c:	2300      	movs	r3, #0
 800772e:	9303      	str	r3, [sp, #12]
 8007730:	ab0a      	add	r3, sp, #40	; 0x28
 8007732:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007736:	ab09      	add	r3, sp, #36	; 0x24
 8007738:	ec49 8b10 	vmov	d0, r8, r9
 800773c:	9300      	str	r3, [sp, #0]
 800773e:	6022      	str	r2, [r4, #0]
 8007740:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007744:	4628      	mov	r0, r5
 8007746:	f7ff fecd 	bl	80074e4 <__cvt>
 800774a:	9b06      	ldr	r3, [sp, #24]
 800774c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800774e:	2b47      	cmp	r3, #71	; 0x47
 8007750:	4680      	mov	r8, r0
 8007752:	d108      	bne.n	8007766 <_printf_float+0x142>
 8007754:	1cc8      	adds	r0, r1, #3
 8007756:	db02      	blt.n	800775e <_printf_float+0x13a>
 8007758:	6863      	ldr	r3, [r4, #4]
 800775a:	4299      	cmp	r1, r3
 800775c:	dd41      	ble.n	80077e2 <_printf_float+0x1be>
 800775e:	f1ab 0b02 	sub.w	fp, fp, #2
 8007762:	fa5f fb8b 	uxtb.w	fp, fp
 8007766:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800776a:	d820      	bhi.n	80077ae <_printf_float+0x18a>
 800776c:	3901      	subs	r1, #1
 800776e:	465a      	mov	r2, fp
 8007770:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007774:	9109      	str	r1, [sp, #36]	; 0x24
 8007776:	f7ff ff17 	bl	80075a8 <__exponent>
 800777a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800777c:	1813      	adds	r3, r2, r0
 800777e:	2a01      	cmp	r2, #1
 8007780:	4681      	mov	r9, r0
 8007782:	6123      	str	r3, [r4, #16]
 8007784:	dc02      	bgt.n	800778c <_printf_float+0x168>
 8007786:	6822      	ldr	r2, [r4, #0]
 8007788:	07d2      	lsls	r2, r2, #31
 800778a:	d501      	bpl.n	8007790 <_printf_float+0x16c>
 800778c:	3301      	adds	r3, #1
 800778e:	6123      	str	r3, [r4, #16]
 8007790:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007794:	2b00      	cmp	r3, #0
 8007796:	d09c      	beq.n	80076d2 <_printf_float+0xae>
 8007798:	232d      	movs	r3, #45	; 0x2d
 800779a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800779e:	e798      	b.n	80076d2 <_printf_float+0xae>
 80077a0:	9a06      	ldr	r2, [sp, #24]
 80077a2:	2a47      	cmp	r2, #71	; 0x47
 80077a4:	d1be      	bne.n	8007724 <_printf_float+0x100>
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d1bc      	bne.n	8007724 <_printf_float+0x100>
 80077aa:	2301      	movs	r3, #1
 80077ac:	e7b9      	b.n	8007722 <_printf_float+0xfe>
 80077ae:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80077b2:	d118      	bne.n	80077e6 <_printf_float+0x1c2>
 80077b4:	2900      	cmp	r1, #0
 80077b6:	6863      	ldr	r3, [r4, #4]
 80077b8:	dd0b      	ble.n	80077d2 <_printf_float+0x1ae>
 80077ba:	6121      	str	r1, [r4, #16]
 80077bc:	b913      	cbnz	r3, 80077c4 <_printf_float+0x1a0>
 80077be:	6822      	ldr	r2, [r4, #0]
 80077c0:	07d0      	lsls	r0, r2, #31
 80077c2:	d502      	bpl.n	80077ca <_printf_float+0x1a6>
 80077c4:	3301      	adds	r3, #1
 80077c6:	440b      	add	r3, r1
 80077c8:	6123      	str	r3, [r4, #16]
 80077ca:	65a1      	str	r1, [r4, #88]	; 0x58
 80077cc:	f04f 0900 	mov.w	r9, #0
 80077d0:	e7de      	b.n	8007790 <_printf_float+0x16c>
 80077d2:	b913      	cbnz	r3, 80077da <_printf_float+0x1b6>
 80077d4:	6822      	ldr	r2, [r4, #0]
 80077d6:	07d2      	lsls	r2, r2, #31
 80077d8:	d501      	bpl.n	80077de <_printf_float+0x1ba>
 80077da:	3302      	adds	r3, #2
 80077dc:	e7f4      	b.n	80077c8 <_printf_float+0x1a4>
 80077de:	2301      	movs	r3, #1
 80077e0:	e7f2      	b.n	80077c8 <_printf_float+0x1a4>
 80077e2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80077e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077e8:	4299      	cmp	r1, r3
 80077ea:	db05      	blt.n	80077f8 <_printf_float+0x1d4>
 80077ec:	6823      	ldr	r3, [r4, #0]
 80077ee:	6121      	str	r1, [r4, #16]
 80077f0:	07d8      	lsls	r0, r3, #31
 80077f2:	d5ea      	bpl.n	80077ca <_printf_float+0x1a6>
 80077f4:	1c4b      	adds	r3, r1, #1
 80077f6:	e7e7      	b.n	80077c8 <_printf_float+0x1a4>
 80077f8:	2900      	cmp	r1, #0
 80077fa:	bfd4      	ite	le
 80077fc:	f1c1 0202 	rsble	r2, r1, #2
 8007800:	2201      	movgt	r2, #1
 8007802:	4413      	add	r3, r2
 8007804:	e7e0      	b.n	80077c8 <_printf_float+0x1a4>
 8007806:	6823      	ldr	r3, [r4, #0]
 8007808:	055a      	lsls	r2, r3, #21
 800780a:	d407      	bmi.n	800781c <_printf_float+0x1f8>
 800780c:	6923      	ldr	r3, [r4, #16]
 800780e:	4642      	mov	r2, r8
 8007810:	4631      	mov	r1, r6
 8007812:	4628      	mov	r0, r5
 8007814:	47b8      	blx	r7
 8007816:	3001      	adds	r0, #1
 8007818:	d12c      	bne.n	8007874 <_printf_float+0x250>
 800781a:	e764      	b.n	80076e6 <_printf_float+0xc2>
 800781c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007820:	f240 80e0 	bls.w	80079e4 <_printf_float+0x3c0>
 8007824:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007828:	2200      	movs	r2, #0
 800782a:	2300      	movs	r3, #0
 800782c:	f7f9 f94c 	bl	8000ac8 <__aeabi_dcmpeq>
 8007830:	2800      	cmp	r0, #0
 8007832:	d034      	beq.n	800789e <_printf_float+0x27a>
 8007834:	4a37      	ldr	r2, [pc, #220]	; (8007914 <_printf_float+0x2f0>)
 8007836:	2301      	movs	r3, #1
 8007838:	4631      	mov	r1, r6
 800783a:	4628      	mov	r0, r5
 800783c:	47b8      	blx	r7
 800783e:	3001      	adds	r0, #1
 8007840:	f43f af51 	beq.w	80076e6 <_printf_float+0xc2>
 8007844:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007848:	429a      	cmp	r2, r3
 800784a:	db02      	blt.n	8007852 <_printf_float+0x22e>
 800784c:	6823      	ldr	r3, [r4, #0]
 800784e:	07d8      	lsls	r0, r3, #31
 8007850:	d510      	bpl.n	8007874 <_printf_float+0x250>
 8007852:	ee18 3a10 	vmov	r3, s16
 8007856:	4652      	mov	r2, sl
 8007858:	4631      	mov	r1, r6
 800785a:	4628      	mov	r0, r5
 800785c:	47b8      	blx	r7
 800785e:	3001      	adds	r0, #1
 8007860:	f43f af41 	beq.w	80076e6 <_printf_float+0xc2>
 8007864:	f04f 0800 	mov.w	r8, #0
 8007868:	f104 091a 	add.w	r9, r4, #26
 800786c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800786e:	3b01      	subs	r3, #1
 8007870:	4543      	cmp	r3, r8
 8007872:	dc09      	bgt.n	8007888 <_printf_float+0x264>
 8007874:	6823      	ldr	r3, [r4, #0]
 8007876:	079b      	lsls	r3, r3, #30
 8007878:	f100 8105 	bmi.w	8007a86 <_printf_float+0x462>
 800787c:	68e0      	ldr	r0, [r4, #12]
 800787e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007880:	4298      	cmp	r0, r3
 8007882:	bfb8      	it	lt
 8007884:	4618      	movlt	r0, r3
 8007886:	e730      	b.n	80076ea <_printf_float+0xc6>
 8007888:	2301      	movs	r3, #1
 800788a:	464a      	mov	r2, r9
 800788c:	4631      	mov	r1, r6
 800788e:	4628      	mov	r0, r5
 8007890:	47b8      	blx	r7
 8007892:	3001      	adds	r0, #1
 8007894:	f43f af27 	beq.w	80076e6 <_printf_float+0xc2>
 8007898:	f108 0801 	add.w	r8, r8, #1
 800789c:	e7e6      	b.n	800786c <_printf_float+0x248>
 800789e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	dc39      	bgt.n	8007918 <_printf_float+0x2f4>
 80078a4:	4a1b      	ldr	r2, [pc, #108]	; (8007914 <_printf_float+0x2f0>)
 80078a6:	2301      	movs	r3, #1
 80078a8:	4631      	mov	r1, r6
 80078aa:	4628      	mov	r0, r5
 80078ac:	47b8      	blx	r7
 80078ae:	3001      	adds	r0, #1
 80078b0:	f43f af19 	beq.w	80076e6 <_printf_float+0xc2>
 80078b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80078b8:	4313      	orrs	r3, r2
 80078ba:	d102      	bne.n	80078c2 <_printf_float+0x29e>
 80078bc:	6823      	ldr	r3, [r4, #0]
 80078be:	07d9      	lsls	r1, r3, #31
 80078c0:	d5d8      	bpl.n	8007874 <_printf_float+0x250>
 80078c2:	ee18 3a10 	vmov	r3, s16
 80078c6:	4652      	mov	r2, sl
 80078c8:	4631      	mov	r1, r6
 80078ca:	4628      	mov	r0, r5
 80078cc:	47b8      	blx	r7
 80078ce:	3001      	adds	r0, #1
 80078d0:	f43f af09 	beq.w	80076e6 <_printf_float+0xc2>
 80078d4:	f04f 0900 	mov.w	r9, #0
 80078d8:	f104 0a1a 	add.w	sl, r4, #26
 80078dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078de:	425b      	negs	r3, r3
 80078e0:	454b      	cmp	r3, r9
 80078e2:	dc01      	bgt.n	80078e8 <_printf_float+0x2c4>
 80078e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078e6:	e792      	b.n	800780e <_printf_float+0x1ea>
 80078e8:	2301      	movs	r3, #1
 80078ea:	4652      	mov	r2, sl
 80078ec:	4631      	mov	r1, r6
 80078ee:	4628      	mov	r0, r5
 80078f0:	47b8      	blx	r7
 80078f2:	3001      	adds	r0, #1
 80078f4:	f43f aef7 	beq.w	80076e6 <_printf_float+0xc2>
 80078f8:	f109 0901 	add.w	r9, r9, #1
 80078fc:	e7ee      	b.n	80078dc <_printf_float+0x2b8>
 80078fe:	bf00      	nop
 8007900:	7fefffff 	.word	0x7fefffff
 8007904:	0800d98c 	.word	0x0800d98c
 8007908:	0800d990 	.word	0x0800d990
 800790c:	0800d998 	.word	0x0800d998
 8007910:	0800d994 	.word	0x0800d994
 8007914:	0800d99c 	.word	0x0800d99c
 8007918:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800791a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800791c:	429a      	cmp	r2, r3
 800791e:	bfa8      	it	ge
 8007920:	461a      	movge	r2, r3
 8007922:	2a00      	cmp	r2, #0
 8007924:	4691      	mov	r9, r2
 8007926:	dc37      	bgt.n	8007998 <_printf_float+0x374>
 8007928:	f04f 0b00 	mov.w	fp, #0
 800792c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007930:	f104 021a 	add.w	r2, r4, #26
 8007934:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007936:	9305      	str	r3, [sp, #20]
 8007938:	eba3 0309 	sub.w	r3, r3, r9
 800793c:	455b      	cmp	r3, fp
 800793e:	dc33      	bgt.n	80079a8 <_printf_float+0x384>
 8007940:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007944:	429a      	cmp	r2, r3
 8007946:	db3b      	blt.n	80079c0 <_printf_float+0x39c>
 8007948:	6823      	ldr	r3, [r4, #0]
 800794a:	07da      	lsls	r2, r3, #31
 800794c:	d438      	bmi.n	80079c0 <_printf_float+0x39c>
 800794e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007950:	9b05      	ldr	r3, [sp, #20]
 8007952:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007954:	1ad3      	subs	r3, r2, r3
 8007956:	eba2 0901 	sub.w	r9, r2, r1
 800795a:	4599      	cmp	r9, r3
 800795c:	bfa8      	it	ge
 800795e:	4699      	movge	r9, r3
 8007960:	f1b9 0f00 	cmp.w	r9, #0
 8007964:	dc35      	bgt.n	80079d2 <_printf_float+0x3ae>
 8007966:	f04f 0800 	mov.w	r8, #0
 800796a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800796e:	f104 0a1a 	add.w	sl, r4, #26
 8007972:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007976:	1a9b      	subs	r3, r3, r2
 8007978:	eba3 0309 	sub.w	r3, r3, r9
 800797c:	4543      	cmp	r3, r8
 800797e:	f77f af79 	ble.w	8007874 <_printf_float+0x250>
 8007982:	2301      	movs	r3, #1
 8007984:	4652      	mov	r2, sl
 8007986:	4631      	mov	r1, r6
 8007988:	4628      	mov	r0, r5
 800798a:	47b8      	blx	r7
 800798c:	3001      	adds	r0, #1
 800798e:	f43f aeaa 	beq.w	80076e6 <_printf_float+0xc2>
 8007992:	f108 0801 	add.w	r8, r8, #1
 8007996:	e7ec      	b.n	8007972 <_printf_float+0x34e>
 8007998:	4613      	mov	r3, r2
 800799a:	4631      	mov	r1, r6
 800799c:	4642      	mov	r2, r8
 800799e:	4628      	mov	r0, r5
 80079a0:	47b8      	blx	r7
 80079a2:	3001      	adds	r0, #1
 80079a4:	d1c0      	bne.n	8007928 <_printf_float+0x304>
 80079a6:	e69e      	b.n	80076e6 <_printf_float+0xc2>
 80079a8:	2301      	movs	r3, #1
 80079aa:	4631      	mov	r1, r6
 80079ac:	4628      	mov	r0, r5
 80079ae:	9205      	str	r2, [sp, #20]
 80079b0:	47b8      	blx	r7
 80079b2:	3001      	adds	r0, #1
 80079b4:	f43f ae97 	beq.w	80076e6 <_printf_float+0xc2>
 80079b8:	9a05      	ldr	r2, [sp, #20]
 80079ba:	f10b 0b01 	add.w	fp, fp, #1
 80079be:	e7b9      	b.n	8007934 <_printf_float+0x310>
 80079c0:	ee18 3a10 	vmov	r3, s16
 80079c4:	4652      	mov	r2, sl
 80079c6:	4631      	mov	r1, r6
 80079c8:	4628      	mov	r0, r5
 80079ca:	47b8      	blx	r7
 80079cc:	3001      	adds	r0, #1
 80079ce:	d1be      	bne.n	800794e <_printf_float+0x32a>
 80079d0:	e689      	b.n	80076e6 <_printf_float+0xc2>
 80079d2:	9a05      	ldr	r2, [sp, #20]
 80079d4:	464b      	mov	r3, r9
 80079d6:	4442      	add	r2, r8
 80079d8:	4631      	mov	r1, r6
 80079da:	4628      	mov	r0, r5
 80079dc:	47b8      	blx	r7
 80079de:	3001      	adds	r0, #1
 80079e0:	d1c1      	bne.n	8007966 <_printf_float+0x342>
 80079e2:	e680      	b.n	80076e6 <_printf_float+0xc2>
 80079e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80079e6:	2a01      	cmp	r2, #1
 80079e8:	dc01      	bgt.n	80079ee <_printf_float+0x3ca>
 80079ea:	07db      	lsls	r3, r3, #31
 80079ec:	d538      	bpl.n	8007a60 <_printf_float+0x43c>
 80079ee:	2301      	movs	r3, #1
 80079f0:	4642      	mov	r2, r8
 80079f2:	4631      	mov	r1, r6
 80079f4:	4628      	mov	r0, r5
 80079f6:	47b8      	blx	r7
 80079f8:	3001      	adds	r0, #1
 80079fa:	f43f ae74 	beq.w	80076e6 <_printf_float+0xc2>
 80079fe:	ee18 3a10 	vmov	r3, s16
 8007a02:	4652      	mov	r2, sl
 8007a04:	4631      	mov	r1, r6
 8007a06:	4628      	mov	r0, r5
 8007a08:	47b8      	blx	r7
 8007a0a:	3001      	adds	r0, #1
 8007a0c:	f43f ae6b 	beq.w	80076e6 <_printf_float+0xc2>
 8007a10:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007a14:	2200      	movs	r2, #0
 8007a16:	2300      	movs	r3, #0
 8007a18:	f7f9 f856 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a1c:	b9d8      	cbnz	r0, 8007a56 <_printf_float+0x432>
 8007a1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a20:	f108 0201 	add.w	r2, r8, #1
 8007a24:	3b01      	subs	r3, #1
 8007a26:	4631      	mov	r1, r6
 8007a28:	4628      	mov	r0, r5
 8007a2a:	47b8      	blx	r7
 8007a2c:	3001      	adds	r0, #1
 8007a2e:	d10e      	bne.n	8007a4e <_printf_float+0x42a>
 8007a30:	e659      	b.n	80076e6 <_printf_float+0xc2>
 8007a32:	2301      	movs	r3, #1
 8007a34:	4652      	mov	r2, sl
 8007a36:	4631      	mov	r1, r6
 8007a38:	4628      	mov	r0, r5
 8007a3a:	47b8      	blx	r7
 8007a3c:	3001      	adds	r0, #1
 8007a3e:	f43f ae52 	beq.w	80076e6 <_printf_float+0xc2>
 8007a42:	f108 0801 	add.w	r8, r8, #1
 8007a46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a48:	3b01      	subs	r3, #1
 8007a4a:	4543      	cmp	r3, r8
 8007a4c:	dcf1      	bgt.n	8007a32 <_printf_float+0x40e>
 8007a4e:	464b      	mov	r3, r9
 8007a50:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007a54:	e6dc      	b.n	8007810 <_printf_float+0x1ec>
 8007a56:	f04f 0800 	mov.w	r8, #0
 8007a5a:	f104 0a1a 	add.w	sl, r4, #26
 8007a5e:	e7f2      	b.n	8007a46 <_printf_float+0x422>
 8007a60:	2301      	movs	r3, #1
 8007a62:	4642      	mov	r2, r8
 8007a64:	e7df      	b.n	8007a26 <_printf_float+0x402>
 8007a66:	2301      	movs	r3, #1
 8007a68:	464a      	mov	r2, r9
 8007a6a:	4631      	mov	r1, r6
 8007a6c:	4628      	mov	r0, r5
 8007a6e:	47b8      	blx	r7
 8007a70:	3001      	adds	r0, #1
 8007a72:	f43f ae38 	beq.w	80076e6 <_printf_float+0xc2>
 8007a76:	f108 0801 	add.w	r8, r8, #1
 8007a7a:	68e3      	ldr	r3, [r4, #12]
 8007a7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007a7e:	1a5b      	subs	r3, r3, r1
 8007a80:	4543      	cmp	r3, r8
 8007a82:	dcf0      	bgt.n	8007a66 <_printf_float+0x442>
 8007a84:	e6fa      	b.n	800787c <_printf_float+0x258>
 8007a86:	f04f 0800 	mov.w	r8, #0
 8007a8a:	f104 0919 	add.w	r9, r4, #25
 8007a8e:	e7f4      	b.n	8007a7a <_printf_float+0x456>

08007a90 <_printf_common>:
 8007a90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a94:	4616      	mov	r6, r2
 8007a96:	4699      	mov	r9, r3
 8007a98:	688a      	ldr	r2, [r1, #8]
 8007a9a:	690b      	ldr	r3, [r1, #16]
 8007a9c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007aa0:	4293      	cmp	r3, r2
 8007aa2:	bfb8      	it	lt
 8007aa4:	4613      	movlt	r3, r2
 8007aa6:	6033      	str	r3, [r6, #0]
 8007aa8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007aac:	4607      	mov	r7, r0
 8007aae:	460c      	mov	r4, r1
 8007ab0:	b10a      	cbz	r2, 8007ab6 <_printf_common+0x26>
 8007ab2:	3301      	adds	r3, #1
 8007ab4:	6033      	str	r3, [r6, #0]
 8007ab6:	6823      	ldr	r3, [r4, #0]
 8007ab8:	0699      	lsls	r1, r3, #26
 8007aba:	bf42      	ittt	mi
 8007abc:	6833      	ldrmi	r3, [r6, #0]
 8007abe:	3302      	addmi	r3, #2
 8007ac0:	6033      	strmi	r3, [r6, #0]
 8007ac2:	6825      	ldr	r5, [r4, #0]
 8007ac4:	f015 0506 	ands.w	r5, r5, #6
 8007ac8:	d106      	bne.n	8007ad8 <_printf_common+0x48>
 8007aca:	f104 0a19 	add.w	sl, r4, #25
 8007ace:	68e3      	ldr	r3, [r4, #12]
 8007ad0:	6832      	ldr	r2, [r6, #0]
 8007ad2:	1a9b      	subs	r3, r3, r2
 8007ad4:	42ab      	cmp	r3, r5
 8007ad6:	dc26      	bgt.n	8007b26 <_printf_common+0x96>
 8007ad8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007adc:	1e13      	subs	r3, r2, #0
 8007ade:	6822      	ldr	r2, [r4, #0]
 8007ae0:	bf18      	it	ne
 8007ae2:	2301      	movne	r3, #1
 8007ae4:	0692      	lsls	r2, r2, #26
 8007ae6:	d42b      	bmi.n	8007b40 <_printf_common+0xb0>
 8007ae8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007aec:	4649      	mov	r1, r9
 8007aee:	4638      	mov	r0, r7
 8007af0:	47c0      	blx	r8
 8007af2:	3001      	adds	r0, #1
 8007af4:	d01e      	beq.n	8007b34 <_printf_common+0xa4>
 8007af6:	6823      	ldr	r3, [r4, #0]
 8007af8:	68e5      	ldr	r5, [r4, #12]
 8007afa:	6832      	ldr	r2, [r6, #0]
 8007afc:	f003 0306 	and.w	r3, r3, #6
 8007b00:	2b04      	cmp	r3, #4
 8007b02:	bf08      	it	eq
 8007b04:	1aad      	subeq	r5, r5, r2
 8007b06:	68a3      	ldr	r3, [r4, #8]
 8007b08:	6922      	ldr	r2, [r4, #16]
 8007b0a:	bf0c      	ite	eq
 8007b0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007b10:	2500      	movne	r5, #0
 8007b12:	4293      	cmp	r3, r2
 8007b14:	bfc4      	itt	gt
 8007b16:	1a9b      	subgt	r3, r3, r2
 8007b18:	18ed      	addgt	r5, r5, r3
 8007b1a:	2600      	movs	r6, #0
 8007b1c:	341a      	adds	r4, #26
 8007b1e:	42b5      	cmp	r5, r6
 8007b20:	d11a      	bne.n	8007b58 <_printf_common+0xc8>
 8007b22:	2000      	movs	r0, #0
 8007b24:	e008      	b.n	8007b38 <_printf_common+0xa8>
 8007b26:	2301      	movs	r3, #1
 8007b28:	4652      	mov	r2, sl
 8007b2a:	4649      	mov	r1, r9
 8007b2c:	4638      	mov	r0, r7
 8007b2e:	47c0      	blx	r8
 8007b30:	3001      	adds	r0, #1
 8007b32:	d103      	bne.n	8007b3c <_printf_common+0xac>
 8007b34:	f04f 30ff 	mov.w	r0, #4294967295
 8007b38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b3c:	3501      	adds	r5, #1
 8007b3e:	e7c6      	b.n	8007ace <_printf_common+0x3e>
 8007b40:	18e1      	adds	r1, r4, r3
 8007b42:	1c5a      	adds	r2, r3, #1
 8007b44:	2030      	movs	r0, #48	; 0x30
 8007b46:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007b4a:	4422      	add	r2, r4
 8007b4c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007b50:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007b54:	3302      	adds	r3, #2
 8007b56:	e7c7      	b.n	8007ae8 <_printf_common+0x58>
 8007b58:	2301      	movs	r3, #1
 8007b5a:	4622      	mov	r2, r4
 8007b5c:	4649      	mov	r1, r9
 8007b5e:	4638      	mov	r0, r7
 8007b60:	47c0      	blx	r8
 8007b62:	3001      	adds	r0, #1
 8007b64:	d0e6      	beq.n	8007b34 <_printf_common+0xa4>
 8007b66:	3601      	adds	r6, #1
 8007b68:	e7d9      	b.n	8007b1e <_printf_common+0x8e>
	...

08007b6c <_printf_i>:
 8007b6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b70:	460c      	mov	r4, r1
 8007b72:	4691      	mov	r9, r2
 8007b74:	7e27      	ldrb	r7, [r4, #24]
 8007b76:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007b78:	2f78      	cmp	r7, #120	; 0x78
 8007b7a:	4680      	mov	r8, r0
 8007b7c:	469a      	mov	sl, r3
 8007b7e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007b82:	d807      	bhi.n	8007b94 <_printf_i+0x28>
 8007b84:	2f62      	cmp	r7, #98	; 0x62
 8007b86:	d80a      	bhi.n	8007b9e <_printf_i+0x32>
 8007b88:	2f00      	cmp	r7, #0
 8007b8a:	f000 80d8 	beq.w	8007d3e <_printf_i+0x1d2>
 8007b8e:	2f58      	cmp	r7, #88	; 0x58
 8007b90:	f000 80a3 	beq.w	8007cda <_printf_i+0x16e>
 8007b94:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007b98:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007b9c:	e03a      	b.n	8007c14 <_printf_i+0xa8>
 8007b9e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007ba2:	2b15      	cmp	r3, #21
 8007ba4:	d8f6      	bhi.n	8007b94 <_printf_i+0x28>
 8007ba6:	a001      	add	r0, pc, #4	; (adr r0, 8007bac <_printf_i+0x40>)
 8007ba8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007bac:	08007c05 	.word	0x08007c05
 8007bb0:	08007c19 	.word	0x08007c19
 8007bb4:	08007b95 	.word	0x08007b95
 8007bb8:	08007b95 	.word	0x08007b95
 8007bbc:	08007b95 	.word	0x08007b95
 8007bc0:	08007b95 	.word	0x08007b95
 8007bc4:	08007c19 	.word	0x08007c19
 8007bc8:	08007b95 	.word	0x08007b95
 8007bcc:	08007b95 	.word	0x08007b95
 8007bd0:	08007b95 	.word	0x08007b95
 8007bd4:	08007b95 	.word	0x08007b95
 8007bd8:	08007d25 	.word	0x08007d25
 8007bdc:	08007c49 	.word	0x08007c49
 8007be0:	08007d07 	.word	0x08007d07
 8007be4:	08007b95 	.word	0x08007b95
 8007be8:	08007b95 	.word	0x08007b95
 8007bec:	08007d47 	.word	0x08007d47
 8007bf0:	08007b95 	.word	0x08007b95
 8007bf4:	08007c49 	.word	0x08007c49
 8007bf8:	08007b95 	.word	0x08007b95
 8007bfc:	08007b95 	.word	0x08007b95
 8007c00:	08007d0f 	.word	0x08007d0f
 8007c04:	680b      	ldr	r3, [r1, #0]
 8007c06:	1d1a      	adds	r2, r3, #4
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	600a      	str	r2, [r1, #0]
 8007c0c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007c10:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007c14:	2301      	movs	r3, #1
 8007c16:	e0a3      	b.n	8007d60 <_printf_i+0x1f4>
 8007c18:	6825      	ldr	r5, [r4, #0]
 8007c1a:	6808      	ldr	r0, [r1, #0]
 8007c1c:	062e      	lsls	r6, r5, #24
 8007c1e:	f100 0304 	add.w	r3, r0, #4
 8007c22:	d50a      	bpl.n	8007c3a <_printf_i+0xce>
 8007c24:	6805      	ldr	r5, [r0, #0]
 8007c26:	600b      	str	r3, [r1, #0]
 8007c28:	2d00      	cmp	r5, #0
 8007c2a:	da03      	bge.n	8007c34 <_printf_i+0xc8>
 8007c2c:	232d      	movs	r3, #45	; 0x2d
 8007c2e:	426d      	negs	r5, r5
 8007c30:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c34:	485e      	ldr	r0, [pc, #376]	; (8007db0 <_printf_i+0x244>)
 8007c36:	230a      	movs	r3, #10
 8007c38:	e019      	b.n	8007c6e <_printf_i+0x102>
 8007c3a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007c3e:	6805      	ldr	r5, [r0, #0]
 8007c40:	600b      	str	r3, [r1, #0]
 8007c42:	bf18      	it	ne
 8007c44:	b22d      	sxthne	r5, r5
 8007c46:	e7ef      	b.n	8007c28 <_printf_i+0xbc>
 8007c48:	680b      	ldr	r3, [r1, #0]
 8007c4a:	6825      	ldr	r5, [r4, #0]
 8007c4c:	1d18      	adds	r0, r3, #4
 8007c4e:	6008      	str	r0, [r1, #0]
 8007c50:	0628      	lsls	r0, r5, #24
 8007c52:	d501      	bpl.n	8007c58 <_printf_i+0xec>
 8007c54:	681d      	ldr	r5, [r3, #0]
 8007c56:	e002      	b.n	8007c5e <_printf_i+0xf2>
 8007c58:	0669      	lsls	r1, r5, #25
 8007c5a:	d5fb      	bpl.n	8007c54 <_printf_i+0xe8>
 8007c5c:	881d      	ldrh	r5, [r3, #0]
 8007c5e:	4854      	ldr	r0, [pc, #336]	; (8007db0 <_printf_i+0x244>)
 8007c60:	2f6f      	cmp	r7, #111	; 0x6f
 8007c62:	bf0c      	ite	eq
 8007c64:	2308      	moveq	r3, #8
 8007c66:	230a      	movne	r3, #10
 8007c68:	2100      	movs	r1, #0
 8007c6a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007c6e:	6866      	ldr	r6, [r4, #4]
 8007c70:	60a6      	str	r6, [r4, #8]
 8007c72:	2e00      	cmp	r6, #0
 8007c74:	bfa2      	ittt	ge
 8007c76:	6821      	ldrge	r1, [r4, #0]
 8007c78:	f021 0104 	bicge.w	r1, r1, #4
 8007c7c:	6021      	strge	r1, [r4, #0]
 8007c7e:	b90d      	cbnz	r5, 8007c84 <_printf_i+0x118>
 8007c80:	2e00      	cmp	r6, #0
 8007c82:	d04d      	beq.n	8007d20 <_printf_i+0x1b4>
 8007c84:	4616      	mov	r6, r2
 8007c86:	fbb5 f1f3 	udiv	r1, r5, r3
 8007c8a:	fb03 5711 	mls	r7, r3, r1, r5
 8007c8e:	5dc7      	ldrb	r7, [r0, r7]
 8007c90:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007c94:	462f      	mov	r7, r5
 8007c96:	42bb      	cmp	r3, r7
 8007c98:	460d      	mov	r5, r1
 8007c9a:	d9f4      	bls.n	8007c86 <_printf_i+0x11a>
 8007c9c:	2b08      	cmp	r3, #8
 8007c9e:	d10b      	bne.n	8007cb8 <_printf_i+0x14c>
 8007ca0:	6823      	ldr	r3, [r4, #0]
 8007ca2:	07df      	lsls	r7, r3, #31
 8007ca4:	d508      	bpl.n	8007cb8 <_printf_i+0x14c>
 8007ca6:	6923      	ldr	r3, [r4, #16]
 8007ca8:	6861      	ldr	r1, [r4, #4]
 8007caa:	4299      	cmp	r1, r3
 8007cac:	bfde      	ittt	le
 8007cae:	2330      	movle	r3, #48	; 0x30
 8007cb0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007cb4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007cb8:	1b92      	subs	r2, r2, r6
 8007cba:	6122      	str	r2, [r4, #16]
 8007cbc:	f8cd a000 	str.w	sl, [sp]
 8007cc0:	464b      	mov	r3, r9
 8007cc2:	aa03      	add	r2, sp, #12
 8007cc4:	4621      	mov	r1, r4
 8007cc6:	4640      	mov	r0, r8
 8007cc8:	f7ff fee2 	bl	8007a90 <_printf_common>
 8007ccc:	3001      	adds	r0, #1
 8007cce:	d14c      	bne.n	8007d6a <_printf_i+0x1fe>
 8007cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8007cd4:	b004      	add	sp, #16
 8007cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cda:	4835      	ldr	r0, [pc, #212]	; (8007db0 <_printf_i+0x244>)
 8007cdc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007ce0:	6823      	ldr	r3, [r4, #0]
 8007ce2:	680e      	ldr	r6, [r1, #0]
 8007ce4:	061f      	lsls	r7, r3, #24
 8007ce6:	f856 5b04 	ldr.w	r5, [r6], #4
 8007cea:	600e      	str	r6, [r1, #0]
 8007cec:	d514      	bpl.n	8007d18 <_printf_i+0x1ac>
 8007cee:	07d9      	lsls	r1, r3, #31
 8007cf0:	bf44      	itt	mi
 8007cf2:	f043 0320 	orrmi.w	r3, r3, #32
 8007cf6:	6023      	strmi	r3, [r4, #0]
 8007cf8:	b91d      	cbnz	r5, 8007d02 <_printf_i+0x196>
 8007cfa:	6823      	ldr	r3, [r4, #0]
 8007cfc:	f023 0320 	bic.w	r3, r3, #32
 8007d00:	6023      	str	r3, [r4, #0]
 8007d02:	2310      	movs	r3, #16
 8007d04:	e7b0      	b.n	8007c68 <_printf_i+0xfc>
 8007d06:	6823      	ldr	r3, [r4, #0]
 8007d08:	f043 0320 	orr.w	r3, r3, #32
 8007d0c:	6023      	str	r3, [r4, #0]
 8007d0e:	2378      	movs	r3, #120	; 0x78
 8007d10:	4828      	ldr	r0, [pc, #160]	; (8007db4 <_printf_i+0x248>)
 8007d12:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007d16:	e7e3      	b.n	8007ce0 <_printf_i+0x174>
 8007d18:	065e      	lsls	r6, r3, #25
 8007d1a:	bf48      	it	mi
 8007d1c:	b2ad      	uxthmi	r5, r5
 8007d1e:	e7e6      	b.n	8007cee <_printf_i+0x182>
 8007d20:	4616      	mov	r6, r2
 8007d22:	e7bb      	b.n	8007c9c <_printf_i+0x130>
 8007d24:	680b      	ldr	r3, [r1, #0]
 8007d26:	6826      	ldr	r6, [r4, #0]
 8007d28:	6960      	ldr	r0, [r4, #20]
 8007d2a:	1d1d      	adds	r5, r3, #4
 8007d2c:	600d      	str	r5, [r1, #0]
 8007d2e:	0635      	lsls	r5, r6, #24
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	d501      	bpl.n	8007d38 <_printf_i+0x1cc>
 8007d34:	6018      	str	r0, [r3, #0]
 8007d36:	e002      	b.n	8007d3e <_printf_i+0x1d2>
 8007d38:	0671      	lsls	r1, r6, #25
 8007d3a:	d5fb      	bpl.n	8007d34 <_printf_i+0x1c8>
 8007d3c:	8018      	strh	r0, [r3, #0]
 8007d3e:	2300      	movs	r3, #0
 8007d40:	6123      	str	r3, [r4, #16]
 8007d42:	4616      	mov	r6, r2
 8007d44:	e7ba      	b.n	8007cbc <_printf_i+0x150>
 8007d46:	680b      	ldr	r3, [r1, #0]
 8007d48:	1d1a      	adds	r2, r3, #4
 8007d4a:	600a      	str	r2, [r1, #0]
 8007d4c:	681e      	ldr	r6, [r3, #0]
 8007d4e:	6862      	ldr	r2, [r4, #4]
 8007d50:	2100      	movs	r1, #0
 8007d52:	4630      	mov	r0, r6
 8007d54:	f7f8 fa44 	bl	80001e0 <memchr>
 8007d58:	b108      	cbz	r0, 8007d5e <_printf_i+0x1f2>
 8007d5a:	1b80      	subs	r0, r0, r6
 8007d5c:	6060      	str	r0, [r4, #4]
 8007d5e:	6863      	ldr	r3, [r4, #4]
 8007d60:	6123      	str	r3, [r4, #16]
 8007d62:	2300      	movs	r3, #0
 8007d64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007d68:	e7a8      	b.n	8007cbc <_printf_i+0x150>
 8007d6a:	6923      	ldr	r3, [r4, #16]
 8007d6c:	4632      	mov	r2, r6
 8007d6e:	4649      	mov	r1, r9
 8007d70:	4640      	mov	r0, r8
 8007d72:	47d0      	blx	sl
 8007d74:	3001      	adds	r0, #1
 8007d76:	d0ab      	beq.n	8007cd0 <_printf_i+0x164>
 8007d78:	6823      	ldr	r3, [r4, #0]
 8007d7a:	079b      	lsls	r3, r3, #30
 8007d7c:	d413      	bmi.n	8007da6 <_printf_i+0x23a>
 8007d7e:	68e0      	ldr	r0, [r4, #12]
 8007d80:	9b03      	ldr	r3, [sp, #12]
 8007d82:	4298      	cmp	r0, r3
 8007d84:	bfb8      	it	lt
 8007d86:	4618      	movlt	r0, r3
 8007d88:	e7a4      	b.n	8007cd4 <_printf_i+0x168>
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	4632      	mov	r2, r6
 8007d8e:	4649      	mov	r1, r9
 8007d90:	4640      	mov	r0, r8
 8007d92:	47d0      	blx	sl
 8007d94:	3001      	adds	r0, #1
 8007d96:	d09b      	beq.n	8007cd0 <_printf_i+0x164>
 8007d98:	3501      	adds	r5, #1
 8007d9a:	68e3      	ldr	r3, [r4, #12]
 8007d9c:	9903      	ldr	r1, [sp, #12]
 8007d9e:	1a5b      	subs	r3, r3, r1
 8007da0:	42ab      	cmp	r3, r5
 8007da2:	dcf2      	bgt.n	8007d8a <_printf_i+0x21e>
 8007da4:	e7eb      	b.n	8007d7e <_printf_i+0x212>
 8007da6:	2500      	movs	r5, #0
 8007da8:	f104 0619 	add.w	r6, r4, #25
 8007dac:	e7f5      	b.n	8007d9a <_printf_i+0x22e>
 8007dae:	bf00      	nop
 8007db0:	0800d99e 	.word	0x0800d99e
 8007db4:	0800d9af 	.word	0x0800d9af

08007db8 <iprintf>:
 8007db8:	b40f      	push	{r0, r1, r2, r3}
 8007dba:	4b0a      	ldr	r3, [pc, #40]	; (8007de4 <iprintf+0x2c>)
 8007dbc:	b513      	push	{r0, r1, r4, lr}
 8007dbe:	681c      	ldr	r4, [r3, #0]
 8007dc0:	b124      	cbz	r4, 8007dcc <iprintf+0x14>
 8007dc2:	69a3      	ldr	r3, [r4, #24]
 8007dc4:	b913      	cbnz	r3, 8007dcc <iprintf+0x14>
 8007dc6:	4620      	mov	r0, r4
 8007dc8:	f7ff f9a2 	bl	8007110 <__sinit>
 8007dcc:	ab05      	add	r3, sp, #20
 8007dce:	9a04      	ldr	r2, [sp, #16]
 8007dd0:	68a1      	ldr	r1, [r4, #8]
 8007dd2:	9301      	str	r3, [sp, #4]
 8007dd4:	4620      	mov	r0, r4
 8007dd6:	f001 fc61 	bl	800969c <_vfiprintf_r>
 8007dda:	b002      	add	sp, #8
 8007ddc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007de0:	b004      	add	sp, #16
 8007de2:	4770      	bx	lr
 8007de4:	2000001c 	.word	0x2000001c

08007de8 <_puts_r>:
 8007de8:	b570      	push	{r4, r5, r6, lr}
 8007dea:	460e      	mov	r6, r1
 8007dec:	4605      	mov	r5, r0
 8007dee:	b118      	cbz	r0, 8007df8 <_puts_r+0x10>
 8007df0:	6983      	ldr	r3, [r0, #24]
 8007df2:	b90b      	cbnz	r3, 8007df8 <_puts_r+0x10>
 8007df4:	f7ff f98c 	bl	8007110 <__sinit>
 8007df8:	69ab      	ldr	r3, [r5, #24]
 8007dfa:	68ac      	ldr	r4, [r5, #8]
 8007dfc:	b913      	cbnz	r3, 8007e04 <_puts_r+0x1c>
 8007dfe:	4628      	mov	r0, r5
 8007e00:	f7ff f986 	bl	8007110 <__sinit>
 8007e04:	4b2c      	ldr	r3, [pc, #176]	; (8007eb8 <_puts_r+0xd0>)
 8007e06:	429c      	cmp	r4, r3
 8007e08:	d120      	bne.n	8007e4c <_puts_r+0x64>
 8007e0a:	686c      	ldr	r4, [r5, #4]
 8007e0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007e0e:	07db      	lsls	r3, r3, #31
 8007e10:	d405      	bmi.n	8007e1e <_puts_r+0x36>
 8007e12:	89a3      	ldrh	r3, [r4, #12]
 8007e14:	0598      	lsls	r0, r3, #22
 8007e16:	d402      	bmi.n	8007e1e <_puts_r+0x36>
 8007e18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e1a:	f7ff fa3c 	bl	8007296 <__retarget_lock_acquire_recursive>
 8007e1e:	89a3      	ldrh	r3, [r4, #12]
 8007e20:	0719      	lsls	r1, r3, #28
 8007e22:	d51d      	bpl.n	8007e60 <_puts_r+0x78>
 8007e24:	6923      	ldr	r3, [r4, #16]
 8007e26:	b1db      	cbz	r3, 8007e60 <_puts_r+0x78>
 8007e28:	3e01      	subs	r6, #1
 8007e2a:	68a3      	ldr	r3, [r4, #8]
 8007e2c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007e30:	3b01      	subs	r3, #1
 8007e32:	60a3      	str	r3, [r4, #8]
 8007e34:	bb39      	cbnz	r1, 8007e86 <_puts_r+0x9e>
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	da38      	bge.n	8007eac <_puts_r+0xc4>
 8007e3a:	4622      	mov	r2, r4
 8007e3c:	210a      	movs	r1, #10
 8007e3e:	4628      	mov	r0, r5
 8007e40:	f000 f8d0 	bl	8007fe4 <__swbuf_r>
 8007e44:	3001      	adds	r0, #1
 8007e46:	d011      	beq.n	8007e6c <_puts_r+0x84>
 8007e48:	250a      	movs	r5, #10
 8007e4a:	e011      	b.n	8007e70 <_puts_r+0x88>
 8007e4c:	4b1b      	ldr	r3, [pc, #108]	; (8007ebc <_puts_r+0xd4>)
 8007e4e:	429c      	cmp	r4, r3
 8007e50:	d101      	bne.n	8007e56 <_puts_r+0x6e>
 8007e52:	68ac      	ldr	r4, [r5, #8]
 8007e54:	e7da      	b.n	8007e0c <_puts_r+0x24>
 8007e56:	4b1a      	ldr	r3, [pc, #104]	; (8007ec0 <_puts_r+0xd8>)
 8007e58:	429c      	cmp	r4, r3
 8007e5a:	bf08      	it	eq
 8007e5c:	68ec      	ldreq	r4, [r5, #12]
 8007e5e:	e7d5      	b.n	8007e0c <_puts_r+0x24>
 8007e60:	4621      	mov	r1, r4
 8007e62:	4628      	mov	r0, r5
 8007e64:	f000 f922 	bl	80080ac <__swsetup_r>
 8007e68:	2800      	cmp	r0, #0
 8007e6a:	d0dd      	beq.n	8007e28 <_puts_r+0x40>
 8007e6c:	f04f 35ff 	mov.w	r5, #4294967295
 8007e70:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007e72:	07da      	lsls	r2, r3, #31
 8007e74:	d405      	bmi.n	8007e82 <_puts_r+0x9a>
 8007e76:	89a3      	ldrh	r3, [r4, #12]
 8007e78:	059b      	lsls	r3, r3, #22
 8007e7a:	d402      	bmi.n	8007e82 <_puts_r+0x9a>
 8007e7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e7e:	f7ff fa0b 	bl	8007298 <__retarget_lock_release_recursive>
 8007e82:	4628      	mov	r0, r5
 8007e84:	bd70      	pop	{r4, r5, r6, pc}
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	da04      	bge.n	8007e94 <_puts_r+0xac>
 8007e8a:	69a2      	ldr	r2, [r4, #24]
 8007e8c:	429a      	cmp	r2, r3
 8007e8e:	dc06      	bgt.n	8007e9e <_puts_r+0xb6>
 8007e90:	290a      	cmp	r1, #10
 8007e92:	d004      	beq.n	8007e9e <_puts_r+0xb6>
 8007e94:	6823      	ldr	r3, [r4, #0]
 8007e96:	1c5a      	adds	r2, r3, #1
 8007e98:	6022      	str	r2, [r4, #0]
 8007e9a:	7019      	strb	r1, [r3, #0]
 8007e9c:	e7c5      	b.n	8007e2a <_puts_r+0x42>
 8007e9e:	4622      	mov	r2, r4
 8007ea0:	4628      	mov	r0, r5
 8007ea2:	f000 f89f 	bl	8007fe4 <__swbuf_r>
 8007ea6:	3001      	adds	r0, #1
 8007ea8:	d1bf      	bne.n	8007e2a <_puts_r+0x42>
 8007eaa:	e7df      	b.n	8007e6c <_puts_r+0x84>
 8007eac:	6823      	ldr	r3, [r4, #0]
 8007eae:	250a      	movs	r5, #10
 8007eb0:	1c5a      	adds	r2, r3, #1
 8007eb2:	6022      	str	r2, [r4, #0]
 8007eb4:	701d      	strb	r5, [r3, #0]
 8007eb6:	e7db      	b.n	8007e70 <_puts_r+0x88>
 8007eb8:	0800d948 	.word	0x0800d948
 8007ebc:	0800d968 	.word	0x0800d968
 8007ec0:	0800d928 	.word	0x0800d928

08007ec4 <puts>:
 8007ec4:	4b02      	ldr	r3, [pc, #8]	; (8007ed0 <puts+0xc>)
 8007ec6:	4601      	mov	r1, r0
 8007ec8:	6818      	ldr	r0, [r3, #0]
 8007eca:	f7ff bf8d 	b.w	8007de8 <_puts_r>
 8007ece:	bf00      	nop
 8007ed0:	2000001c 	.word	0x2000001c

08007ed4 <_sbrk_r>:
 8007ed4:	b538      	push	{r3, r4, r5, lr}
 8007ed6:	4d06      	ldr	r5, [pc, #24]	; (8007ef0 <_sbrk_r+0x1c>)
 8007ed8:	2300      	movs	r3, #0
 8007eda:	4604      	mov	r4, r0
 8007edc:	4608      	mov	r0, r1
 8007ede:	602b      	str	r3, [r5, #0]
 8007ee0:	f7f9 fd94 	bl	8001a0c <_sbrk>
 8007ee4:	1c43      	adds	r3, r0, #1
 8007ee6:	d102      	bne.n	8007eee <_sbrk_r+0x1a>
 8007ee8:	682b      	ldr	r3, [r5, #0]
 8007eea:	b103      	cbz	r3, 8007eee <_sbrk_r+0x1a>
 8007eec:	6023      	str	r3, [r4, #0]
 8007eee:	bd38      	pop	{r3, r4, r5, pc}
 8007ef0:	2000a44c 	.word	0x2000a44c

08007ef4 <__sread>:
 8007ef4:	b510      	push	{r4, lr}
 8007ef6:	460c      	mov	r4, r1
 8007ef8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007efc:	f001 fcfe 	bl	80098fc <_read_r>
 8007f00:	2800      	cmp	r0, #0
 8007f02:	bfab      	itete	ge
 8007f04:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007f06:	89a3      	ldrhlt	r3, [r4, #12]
 8007f08:	181b      	addge	r3, r3, r0
 8007f0a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007f0e:	bfac      	ite	ge
 8007f10:	6563      	strge	r3, [r4, #84]	; 0x54
 8007f12:	81a3      	strhlt	r3, [r4, #12]
 8007f14:	bd10      	pop	{r4, pc}

08007f16 <__swrite>:
 8007f16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f1a:	461f      	mov	r7, r3
 8007f1c:	898b      	ldrh	r3, [r1, #12]
 8007f1e:	05db      	lsls	r3, r3, #23
 8007f20:	4605      	mov	r5, r0
 8007f22:	460c      	mov	r4, r1
 8007f24:	4616      	mov	r6, r2
 8007f26:	d505      	bpl.n	8007f34 <__swrite+0x1e>
 8007f28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f2c:	2302      	movs	r3, #2
 8007f2e:	2200      	movs	r2, #0
 8007f30:	f000 ffd8 	bl	8008ee4 <_lseek_r>
 8007f34:	89a3      	ldrh	r3, [r4, #12]
 8007f36:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f3a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007f3e:	81a3      	strh	r3, [r4, #12]
 8007f40:	4632      	mov	r2, r6
 8007f42:	463b      	mov	r3, r7
 8007f44:	4628      	mov	r0, r5
 8007f46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f4a:	f000 b89d 	b.w	8008088 <_write_r>

08007f4e <__sseek>:
 8007f4e:	b510      	push	{r4, lr}
 8007f50:	460c      	mov	r4, r1
 8007f52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f56:	f000 ffc5 	bl	8008ee4 <_lseek_r>
 8007f5a:	1c43      	adds	r3, r0, #1
 8007f5c:	89a3      	ldrh	r3, [r4, #12]
 8007f5e:	bf15      	itete	ne
 8007f60:	6560      	strne	r0, [r4, #84]	; 0x54
 8007f62:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007f66:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007f6a:	81a3      	strheq	r3, [r4, #12]
 8007f6c:	bf18      	it	ne
 8007f6e:	81a3      	strhne	r3, [r4, #12]
 8007f70:	bd10      	pop	{r4, pc}

08007f72 <__sclose>:
 8007f72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f76:	f000 b907 	b.w	8008188 <_close_r>
	...

08007f7c <swprintf>:
 8007f7c:	b40c      	push	{r2, r3}
 8007f7e:	b530      	push	{r4, r5, lr}
 8007f80:	4b17      	ldr	r3, [pc, #92]	; (8007fe0 <swprintf+0x64>)
 8007f82:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8007f86:	681d      	ldr	r5, [r3, #0]
 8007f88:	b09d      	sub	sp, #116	; 0x74
 8007f8a:	460c      	mov	r4, r1
 8007f8c:	d308      	bcc.n	8007fa0 <swprintf+0x24>
 8007f8e:	238b      	movs	r3, #139	; 0x8b
 8007f90:	602b      	str	r3, [r5, #0]
 8007f92:	f04f 30ff 	mov.w	r0, #4294967295
 8007f96:	b01d      	add	sp, #116	; 0x74
 8007f98:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007f9c:	b002      	add	sp, #8
 8007f9e:	4770      	bx	lr
 8007fa0:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007fa4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007fa8:	9002      	str	r0, [sp, #8]
 8007faa:	9006      	str	r0, [sp, #24]
 8007fac:	b1b1      	cbz	r1, 8007fdc <swprintf+0x60>
 8007fae:	1e4b      	subs	r3, r1, #1
 8007fb0:	009b      	lsls	r3, r3, #2
 8007fb2:	9304      	str	r3, [sp, #16]
 8007fb4:	9307      	str	r3, [sp, #28]
 8007fb6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007fba:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007fbe:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007fc0:	ab21      	add	r3, sp, #132	; 0x84
 8007fc2:	a902      	add	r1, sp, #8
 8007fc4:	4628      	mov	r0, r5
 8007fc6:	9301      	str	r3, [sp, #4]
 8007fc8:	f001 fd1a 	bl	8009a00 <_svfwprintf_r>
 8007fcc:	2c00      	cmp	r4, #0
 8007fce:	d0de      	beq.n	8007f8e <swprintf+0x12>
 8007fd0:	9b02      	ldr	r3, [sp, #8]
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	42a0      	cmp	r0, r4
 8007fd6:	601a      	str	r2, [r3, #0]
 8007fd8:	d3dd      	bcc.n	8007f96 <swprintf+0x1a>
 8007fda:	e7d8      	b.n	8007f8e <swprintf+0x12>
 8007fdc:	460b      	mov	r3, r1
 8007fde:	e7e8      	b.n	8007fb2 <swprintf+0x36>
 8007fe0:	2000001c 	.word	0x2000001c

08007fe4 <__swbuf_r>:
 8007fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fe6:	460e      	mov	r6, r1
 8007fe8:	4614      	mov	r4, r2
 8007fea:	4605      	mov	r5, r0
 8007fec:	b118      	cbz	r0, 8007ff6 <__swbuf_r+0x12>
 8007fee:	6983      	ldr	r3, [r0, #24]
 8007ff0:	b90b      	cbnz	r3, 8007ff6 <__swbuf_r+0x12>
 8007ff2:	f7ff f88d 	bl	8007110 <__sinit>
 8007ff6:	4b21      	ldr	r3, [pc, #132]	; (800807c <__swbuf_r+0x98>)
 8007ff8:	429c      	cmp	r4, r3
 8007ffa:	d12b      	bne.n	8008054 <__swbuf_r+0x70>
 8007ffc:	686c      	ldr	r4, [r5, #4]
 8007ffe:	69a3      	ldr	r3, [r4, #24]
 8008000:	60a3      	str	r3, [r4, #8]
 8008002:	89a3      	ldrh	r3, [r4, #12]
 8008004:	071a      	lsls	r2, r3, #28
 8008006:	d52f      	bpl.n	8008068 <__swbuf_r+0x84>
 8008008:	6923      	ldr	r3, [r4, #16]
 800800a:	b36b      	cbz	r3, 8008068 <__swbuf_r+0x84>
 800800c:	6923      	ldr	r3, [r4, #16]
 800800e:	6820      	ldr	r0, [r4, #0]
 8008010:	1ac0      	subs	r0, r0, r3
 8008012:	6963      	ldr	r3, [r4, #20]
 8008014:	b2f6      	uxtb	r6, r6
 8008016:	4283      	cmp	r3, r0
 8008018:	4637      	mov	r7, r6
 800801a:	dc04      	bgt.n	8008026 <__swbuf_r+0x42>
 800801c:	4621      	mov	r1, r4
 800801e:	4628      	mov	r0, r5
 8008020:	f7fe ffe2 	bl	8006fe8 <_fflush_r>
 8008024:	bb30      	cbnz	r0, 8008074 <__swbuf_r+0x90>
 8008026:	68a3      	ldr	r3, [r4, #8]
 8008028:	3b01      	subs	r3, #1
 800802a:	60a3      	str	r3, [r4, #8]
 800802c:	6823      	ldr	r3, [r4, #0]
 800802e:	1c5a      	adds	r2, r3, #1
 8008030:	6022      	str	r2, [r4, #0]
 8008032:	701e      	strb	r6, [r3, #0]
 8008034:	6963      	ldr	r3, [r4, #20]
 8008036:	3001      	adds	r0, #1
 8008038:	4283      	cmp	r3, r0
 800803a:	d004      	beq.n	8008046 <__swbuf_r+0x62>
 800803c:	89a3      	ldrh	r3, [r4, #12]
 800803e:	07db      	lsls	r3, r3, #31
 8008040:	d506      	bpl.n	8008050 <__swbuf_r+0x6c>
 8008042:	2e0a      	cmp	r6, #10
 8008044:	d104      	bne.n	8008050 <__swbuf_r+0x6c>
 8008046:	4621      	mov	r1, r4
 8008048:	4628      	mov	r0, r5
 800804a:	f7fe ffcd 	bl	8006fe8 <_fflush_r>
 800804e:	b988      	cbnz	r0, 8008074 <__swbuf_r+0x90>
 8008050:	4638      	mov	r0, r7
 8008052:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008054:	4b0a      	ldr	r3, [pc, #40]	; (8008080 <__swbuf_r+0x9c>)
 8008056:	429c      	cmp	r4, r3
 8008058:	d101      	bne.n	800805e <__swbuf_r+0x7a>
 800805a:	68ac      	ldr	r4, [r5, #8]
 800805c:	e7cf      	b.n	8007ffe <__swbuf_r+0x1a>
 800805e:	4b09      	ldr	r3, [pc, #36]	; (8008084 <__swbuf_r+0xa0>)
 8008060:	429c      	cmp	r4, r3
 8008062:	bf08      	it	eq
 8008064:	68ec      	ldreq	r4, [r5, #12]
 8008066:	e7ca      	b.n	8007ffe <__swbuf_r+0x1a>
 8008068:	4621      	mov	r1, r4
 800806a:	4628      	mov	r0, r5
 800806c:	f000 f81e 	bl	80080ac <__swsetup_r>
 8008070:	2800      	cmp	r0, #0
 8008072:	d0cb      	beq.n	800800c <__swbuf_r+0x28>
 8008074:	f04f 37ff 	mov.w	r7, #4294967295
 8008078:	e7ea      	b.n	8008050 <__swbuf_r+0x6c>
 800807a:	bf00      	nop
 800807c:	0800d948 	.word	0x0800d948
 8008080:	0800d968 	.word	0x0800d968
 8008084:	0800d928 	.word	0x0800d928

08008088 <_write_r>:
 8008088:	b538      	push	{r3, r4, r5, lr}
 800808a:	4d07      	ldr	r5, [pc, #28]	; (80080a8 <_write_r+0x20>)
 800808c:	4604      	mov	r4, r0
 800808e:	4608      	mov	r0, r1
 8008090:	4611      	mov	r1, r2
 8008092:	2200      	movs	r2, #0
 8008094:	602a      	str	r2, [r5, #0]
 8008096:	461a      	mov	r2, r3
 8008098:	f7f9 fc67 	bl	800196a <_write>
 800809c:	1c43      	adds	r3, r0, #1
 800809e:	d102      	bne.n	80080a6 <_write_r+0x1e>
 80080a0:	682b      	ldr	r3, [r5, #0]
 80080a2:	b103      	cbz	r3, 80080a6 <_write_r+0x1e>
 80080a4:	6023      	str	r3, [r4, #0]
 80080a6:	bd38      	pop	{r3, r4, r5, pc}
 80080a8:	2000a44c 	.word	0x2000a44c

080080ac <__swsetup_r>:
 80080ac:	4b32      	ldr	r3, [pc, #200]	; (8008178 <__swsetup_r+0xcc>)
 80080ae:	b570      	push	{r4, r5, r6, lr}
 80080b0:	681d      	ldr	r5, [r3, #0]
 80080b2:	4606      	mov	r6, r0
 80080b4:	460c      	mov	r4, r1
 80080b6:	b125      	cbz	r5, 80080c2 <__swsetup_r+0x16>
 80080b8:	69ab      	ldr	r3, [r5, #24]
 80080ba:	b913      	cbnz	r3, 80080c2 <__swsetup_r+0x16>
 80080bc:	4628      	mov	r0, r5
 80080be:	f7ff f827 	bl	8007110 <__sinit>
 80080c2:	4b2e      	ldr	r3, [pc, #184]	; (800817c <__swsetup_r+0xd0>)
 80080c4:	429c      	cmp	r4, r3
 80080c6:	d10f      	bne.n	80080e8 <__swsetup_r+0x3c>
 80080c8:	686c      	ldr	r4, [r5, #4]
 80080ca:	89a3      	ldrh	r3, [r4, #12]
 80080cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80080d0:	0719      	lsls	r1, r3, #28
 80080d2:	d42c      	bmi.n	800812e <__swsetup_r+0x82>
 80080d4:	06dd      	lsls	r5, r3, #27
 80080d6:	d411      	bmi.n	80080fc <__swsetup_r+0x50>
 80080d8:	2309      	movs	r3, #9
 80080da:	6033      	str	r3, [r6, #0]
 80080dc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80080e0:	81a3      	strh	r3, [r4, #12]
 80080e2:	f04f 30ff 	mov.w	r0, #4294967295
 80080e6:	e03e      	b.n	8008166 <__swsetup_r+0xba>
 80080e8:	4b25      	ldr	r3, [pc, #148]	; (8008180 <__swsetup_r+0xd4>)
 80080ea:	429c      	cmp	r4, r3
 80080ec:	d101      	bne.n	80080f2 <__swsetup_r+0x46>
 80080ee:	68ac      	ldr	r4, [r5, #8]
 80080f0:	e7eb      	b.n	80080ca <__swsetup_r+0x1e>
 80080f2:	4b24      	ldr	r3, [pc, #144]	; (8008184 <__swsetup_r+0xd8>)
 80080f4:	429c      	cmp	r4, r3
 80080f6:	bf08      	it	eq
 80080f8:	68ec      	ldreq	r4, [r5, #12]
 80080fa:	e7e6      	b.n	80080ca <__swsetup_r+0x1e>
 80080fc:	0758      	lsls	r0, r3, #29
 80080fe:	d512      	bpl.n	8008126 <__swsetup_r+0x7a>
 8008100:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008102:	b141      	cbz	r1, 8008116 <__swsetup_r+0x6a>
 8008104:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008108:	4299      	cmp	r1, r3
 800810a:	d002      	beq.n	8008112 <__swsetup_r+0x66>
 800810c:	4630      	mov	r0, r6
 800810e:	f7ff f93f 	bl	8007390 <_free_r>
 8008112:	2300      	movs	r3, #0
 8008114:	6363      	str	r3, [r4, #52]	; 0x34
 8008116:	89a3      	ldrh	r3, [r4, #12]
 8008118:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800811c:	81a3      	strh	r3, [r4, #12]
 800811e:	2300      	movs	r3, #0
 8008120:	6063      	str	r3, [r4, #4]
 8008122:	6923      	ldr	r3, [r4, #16]
 8008124:	6023      	str	r3, [r4, #0]
 8008126:	89a3      	ldrh	r3, [r4, #12]
 8008128:	f043 0308 	orr.w	r3, r3, #8
 800812c:	81a3      	strh	r3, [r4, #12]
 800812e:	6923      	ldr	r3, [r4, #16]
 8008130:	b94b      	cbnz	r3, 8008146 <__swsetup_r+0x9a>
 8008132:	89a3      	ldrh	r3, [r4, #12]
 8008134:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008138:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800813c:	d003      	beq.n	8008146 <__swsetup_r+0x9a>
 800813e:	4621      	mov	r1, r4
 8008140:	4630      	mov	r0, r6
 8008142:	f7ff f8cf 	bl	80072e4 <__smakebuf_r>
 8008146:	89a0      	ldrh	r0, [r4, #12]
 8008148:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800814c:	f010 0301 	ands.w	r3, r0, #1
 8008150:	d00a      	beq.n	8008168 <__swsetup_r+0xbc>
 8008152:	2300      	movs	r3, #0
 8008154:	60a3      	str	r3, [r4, #8]
 8008156:	6963      	ldr	r3, [r4, #20]
 8008158:	425b      	negs	r3, r3
 800815a:	61a3      	str	r3, [r4, #24]
 800815c:	6923      	ldr	r3, [r4, #16]
 800815e:	b943      	cbnz	r3, 8008172 <__swsetup_r+0xc6>
 8008160:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008164:	d1ba      	bne.n	80080dc <__swsetup_r+0x30>
 8008166:	bd70      	pop	{r4, r5, r6, pc}
 8008168:	0781      	lsls	r1, r0, #30
 800816a:	bf58      	it	pl
 800816c:	6963      	ldrpl	r3, [r4, #20]
 800816e:	60a3      	str	r3, [r4, #8]
 8008170:	e7f4      	b.n	800815c <__swsetup_r+0xb0>
 8008172:	2000      	movs	r0, #0
 8008174:	e7f7      	b.n	8008166 <__swsetup_r+0xba>
 8008176:	bf00      	nop
 8008178:	2000001c 	.word	0x2000001c
 800817c:	0800d948 	.word	0x0800d948
 8008180:	0800d968 	.word	0x0800d968
 8008184:	0800d928 	.word	0x0800d928

08008188 <_close_r>:
 8008188:	b538      	push	{r3, r4, r5, lr}
 800818a:	4d06      	ldr	r5, [pc, #24]	; (80081a4 <_close_r+0x1c>)
 800818c:	2300      	movs	r3, #0
 800818e:	4604      	mov	r4, r0
 8008190:	4608      	mov	r0, r1
 8008192:	602b      	str	r3, [r5, #0]
 8008194:	f7f9 fc05 	bl	80019a2 <_close>
 8008198:	1c43      	adds	r3, r0, #1
 800819a:	d102      	bne.n	80081a2 <_close_r+0x1a>
 800819c:	682b      	ldr	r3, [r5, #0]
 800819e:	b103      	cbz	r3, 80081a2 <_close_r+0x1a>
 80081a0:	6023      	str	r3, [r4, #0]
 80081a2:	bd38      	pop	{r3, r4, r5, pc}
 80081a4:	2000a44c 	.word	0x2000a44c

080081a8 <quorem>:
 80081a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081ac:	6903      	ldr	r3, [r0, #16]
 80081ae:	690c      	ldr	r4, [r1, #16]
 80081b0:	42a3      	cmp	r3, r4
 80081b2:	4607      	mov	r7, r0
 80081b4:	f2c0 8081 	blt.w	80082ba <quorem+0x112>
 80081b8:	3c01      	subs	r4, #1
 80081ba:	f101 0814 	add.w	r8, r1, #20
 80081be:	f100 0514 	add.w	r5, r0, #20
 80081c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80081c6:	9301      	str	r3, [sp, #4]
 80081c8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80081cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80081d0:	3301      	adds	r3, #1
 80081d2:	429a      	cmp	r2, r3
 80081d4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80081d8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80081dc:	fbb2 f6f3 	udiv	r6, r2, r3
 80081e0:	d331      	bcc.n	8008246 <quorem+0x9e>
 80081e2:	f04f 0e00 	mov.w	lr, #0
 80081e6:	4640      	mov	r0, r8
 80081e8:	46ac      	mov	ip, r5
 80081ea:	46f2      	mov	sl, lr
 80081ec:	f850 2b04 	ldr.w	r2, [r0], #4
 80081f0:	b293      	uxth	r3, r2
 80081f2:	fb06 e303 	mla	r3, r6, r3, lr
 80081f6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80081fa:	b29b      	uxth	r3, r3
 80081fc:	ebaa 0303 	sub.w	r3, sl, r3
 8008200:	0c12      	lsrs	r2, r2, #16
 8008202:	f8dc a000 	ldr.w	sl, [ip]
 8008206:	fb06 e202 	mla	r2, r6, r2, lr
 800820a:	fa13 f38a 	uxtah	r3, r3, sl
 800820e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008212:	fa1f fa82 	uxth.w	sl, r2
 8008216:	f8dc 2000 	ldr.w	r2, [ip]
 800821a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800821e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008222:	b29b      	uxth	r3, r3
 8008224:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008228:	4581      	cmp	r9, r0
 800822a:	f84c 3b04 	str.w	r3, [ip], #4
 800822e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008232:	d2db      	bcs.n	80081ec <quorem+0x44>
 8008234:	f855 300b 	ldr.w	r3, [r5, fp]
 8008238:	b92b      	cbnz	r3, 8008246 <quorem+0x9e>
 800823a:	9b01      	ldr	r3, [sp, #4]
 800823c:	3b04      	subs	r3, #4
 800823e:	429d      	cmp	r5, r3
 8008240:	461a      	mov	r2, r3
 8008242:	d32e      	bcc.n	80082a2 <quorem+0xfa>
 8008244:	613c      	str	r4, [r7, #16]
 8008246:	4638      	mov	r0, r7
 8008248:	f001 f8f0 	bl	800942c <__mcmp>
 800824c:	2800      	cmp	r0, #0
 800824e:	db24      	blt.n	800829a <quorem+0xf2>
 8008250:	3601      	adds	r6, #1
 8008252:	4628      	mov	r0, r5
 8008254:	f04f 0c00 	mov.w	ip, #0
 8008258:	f858 2b04 	ldr.w	r2, [r8], #4
 800825c:	f8d0 e000 	ldr.w	lr, [r0]
 8008260:	b293      	uxth	r3, r2
 8008262:	ebac 0303 	sub.w	r3, ip, r3
 8008266:	0c12      	lsrs	r2, r2, #16
 8008268:	fa13 f38e 	uxtah	r3, r3, lr
 800826c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008270:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008274:	b29b      	uxth	r3, r3
 8008276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800827a:	45c1      	cmp	r9, r8
 800827c:	f840 3b04 	str.w	r3, [r0], #4
 8008280:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008284:	d2e8      	bcs.n	8008258 <quorem+0xb0>
 8008286:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800828a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800828e:	b922      	cbnz	r2, 800829a <quorem+0xf2>
 8008290:	3b04      	subs	r3, #4
 8008292:	429d      	cmp	r5, r3
 8008294:	461a      	mov	r2, r3
 8008296:	d30a      	bcc.n	80082ae <quorem+0x106>
 8008298:	613c      	str	r4, [r7, #16]
 800829a:	4630      	mov	r0, r6
 800829c:	b003      	add	sp, #12
 800829e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082a2:	6812      	ldr	r2, [r2, #0]
 80082a4:	3b04      	subs	r3, #4
 80082a6:	2a00      	cmp	r2, #0
 80082a8:	d1cc      	bne.n	8008244 <quorem+0x9c>
 80082aa:	3c01      	subs	r4, #1
 80082ac:	e7c7      	b.n	800823e <quorem+0x96>
 80082ae:	6812      	ldr	r2, [r2, #0]
 80082b0:	3b04      	subs	r3, #4
 80082b2:	2a00      	cmp	r2, #0
 80082b4:	d1f0      	bne.n	8008298 <quorem+0xf0>
 80082b6:	3c01      	subs	r4, #1
 80082b8:	e7eb      	b.n	8008292 <quorem+0xea>
 80082ba:	2000      	movs	r0, #0
 80082bc:	e7ee      	b.n	800829c <quorem+0xf4>
	...

080082c0 <_dtoa_r>:
 80082c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082c4:	ed2d 8b02 	vpush	{d8}
 80082c8:	ec57 6b10 	vmov	r6, r7, d0
 80082cc:	b095      	sub	sp, #84	; 0x54
 80082ce:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80082d0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80082d4:	9105      	str	r1, [sp, #20]
 80082d6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80082da:	4604      	mov	r4, r0
 80082dc:	9209      	str	r2, [sp, #36]	; 0x24
 80082de:	930f      	str	r3, [sp, #60]	; 0x3c
 80082e0:	b975      	cbnz	r5, 8008300 <_dtoa_r+0x40>
 80082e2:	2010      	movs	r0, #16
 80082e4:	f000 fe10 	bl	8008f08 <malloc>
 80082e8:	4602      	mov	r2, r0
 80082ea:	6260      	str	r0, [r4, #36]	; 0x24
 80082ec:	b920      	cbnz	r0, 80082f8 <_dtoa_r+0x38>
 80082ee:	4bb2      	ldr	r3, [pc, #712]	; (80085b8 <_dtoa_r+0x2f8>)
 80082f0:	21ea      	movs	r1, #234	; 0xea
 80082f2:	48b2      	ldr	r0, [pc, #712]	; (80085bc <_dtoa_r+0x2fc>)
 80082f4:	f002 f916 	bl	800a524 <__assert_func>
 80082f8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80082fc:	6005      	str	r5, [r0, #0]
 80082fe:	60c5      	str	r5, [r0, #12]
 8008300:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008302:	6819      	ldr	r1, [r3, #0]
 8008304:	b151      	cbz	r1, 800831c <_dtoa_r+0x5c>
 8008306:	685a      	ldr	r2, [r3, #4]
 8008308:	604a      	str	r2, [r1, #4]
 800830a:	2301      	movs	r3, #1
 800830c:	4093      	lsls	r3, r2
 800830e:	608b      	str	r3, [r1, #8]
 8008310:	4620      	mov	r0, r4
 8008312:	f000 fe4d 	bl	8008fb0 <_Bfree>
 8008316:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008318:	2200      	movs	r2, #0
 800831a:	601a      	str	r2, [r3, #0]
 800831c:	1e3b      	subs	r3, r7, #0
 800831e:	bfb9      	ittee	lt
 8008320:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008324:	9303      	strlt	r3, [sp, #12]
 8008326:	2300      	movge	r3, #0
 8008328:	f8c8 3000 	strge.w	r3, [r8]
 800832c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8008330:	4ba3      	ldr	r3, [pc, #652]	; (80085c0 <_dtoa_r+0x300>)
 8008332:	bfbc      	itt	lt
 8008334:	2201      	movlt	r2, #1
 8008336:	f8c8 2000 	strlt.w	r2, [r8]
 800833a:	ea33 0309 	bics.w	r3, r3, r9
 800833e:	d11b      	bne.n	8008378 <_dtoa_r+0xb8>
 8008340:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008342:	f242 730f 	movw	r3, #9999	; 0x270f
 8008346:	6013      	str	r3, [r2, #0]
 8008348:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800834c:	4333      	orrs	r3, r6
 800834e:	f000 857a 	beq.w	8008e46 <_dtoa_r+0xb86>
 8008352:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008354:	b963      	cbnz	r3, 8008370 <_dtoa_r+0xb0>
 8008356:	4b9b      	ldr	r3, [pc, #620]	; (80085c4 <_dtoa_r+0x304>)
 8008358:	e024      	b.n	80083a4 <_dtoa_r+0xe4>
 800835a:	4b9b      	ldr	r3, [pc, #620]	; (80085c8 <_dtoa_r+0x308>)
 800835c:	9300      	str	r3, [sp, #0]
 800835e:	3308      	adds	r3, #8
 8008360:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008362:	6013      	str	r3, [r2, #0]
 8008364:	9800      	ldr	r0, [sp, #0]
 8008366:	b015      	add	sp, #84	; 0x54
 8008368:	ecbd 8b02 	vpop	{d8}
 800836c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008370:	4b94      	ldr	r3, [pc, #592]	; (80085c4 <_dtoa_r+0x304>)
 8008372:	9300      	str	r3, [sp, #0]
 8008374:	3303      	adds	r3, #3
 8008376:	e7f3      	b.n	8008360 <_dtoa_r+0xa0>
 8008378:	ed9d 7b02 	vldr	d7, [sp, #8]
 800837c:	2200      	movs	r2, #0
 800837e:	ec51 0b17 	vmov	r0, r1, d7
 8008382:	2300      	movs	r3, #0
 8008384:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8008388:	f7f8 fb9e 	bl	8000ac8 <__aeabi_dcmpeq>
 800838c:	4680      	mov	r8, r0
 800838e:	b158      	cbz	r0, 80083a8 <_dtoa_r+0xe8>
 8008390:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008392:	2301      	movs	r3, #1
 8008394:	6013      	str	r3, [r2, #0]
 8008396:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008398:	2b00      	cmp	r3, #0
 800839a:	f000 8551 	beq.w	8008e40 <_dtoa_r+0xb80>
 800839e:	488b      	ldr	r0, [pc, #556]	; (80085cc <_dtoa_r+0x30c>)
 80083a0:	6018      	str	r0, [r3, #0]
 80083a2:	1e43      	subs	r3, r0, #1
 80083a4:	9300      	str	r3, [sp, #0]
 80083a6:	e7dd      	b.n	8008364 <_dtoa_r+0xa4>
 80083a8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80083ac:	aa12      	add	r2, sp, #72	; 0x48
 80083ae:	a913      	add	r1, sp, #76	; 0x4c
 80083b0:	4620      	mov	r0, r4
 80083b2:	f001 f8df 	bl	8009574 <__d2b>
 80083b6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80083ba:	4683      	mov	fp, r0
 80083bc:	2d00      	cmp	r5, #0
 80083be:	d07c      	beq.n	80084ba <_dtoa_r+0x1fa>
 80083c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80083c2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80083c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80083ca:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80083ce:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80083d2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80083d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80083da:	4b7d      	ldr	r3, [pc, #500]	; (80085d0 <_dtoa_r+0x310>)
 80083dc:	2200      	movs	r2, #0
 80083de:	4630      	mov	r0, r6
 80083e0:	4639      	mov	r1, r7
 80083e2:	f7f7 ff51 	bl	8000288 <__aeabi_dsub>
 80083e6:	a36e      	add	r3, pc, #440	; (adr r3, 80085a0 <_dtoa_r+0x2e0>)
 80083e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083ec:	f7f8 f904 	bl	80005f8 <__aeabi_dmul>
 80083f0:	a36d      	add	r3, pc, #436	; (adr r3, 80085a8 <_dtoa_r+0x2e8>)
 80083f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083f6:	f7f7 ff49 	bl	800028c <__adddf3>
 80083fa:	4606      	mov	r6, r0
 80083fc:	4628      	mov	r0, r5
 80083fe:	460f      	mov	r7, r1
 8008400:	f7f8 f890 	bl	8000524 <__aeabi_i2d>
 8008404:	a36a      	add	r3, pc, #424	; (adr r3, 80085b0 <_dtoa_r+0x2f0>)
 8008406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800840a:	f7f8 f8f5 	bl	80005f8 <__aeabi_dmul>
 800840e:	4602      	mov	r2, r0
 8008410:	460b      	mov	r3, r1
 8008412:	4630      	mov	r0, r6
 8008414:	4639      	mov	r1, r7
 8008416:	f7f7 ff39 	bl	800028c <__adddf3>
 800841a:	4606      	mov	r6, r0
 800841c:	460f      	mov	r7, r1
 800841e:	f7f8 fb9b 	bl	8000b58 <__aeabi_d2iz>
 8008422:	2200      	movs	r2, #0
 8008424:	4682      	mov	sl, r0
 8008426:	2300      	movs	r3, #0
 8008428:	4630      	mov	r0, r6
 800842a:	4639      	mov	r1, r7
 800842c:	f7f8 fb56 	bl	8000adc <__aeabi_dcmplt>
 8008430:	b148      	cbz	r0, 8008446 <_dtoa_r+0x186>
 8008432:	4650      	mov	r0, sl
 8008434:	f7f8 f876 	bl	8000524 <__aeabi_i2d>
 8008438:	4632      	mov	r2, r6
 800843a:	463b      	mov	r3, r7
 800843c:	f7f8 fb44 	bl	8000ac8 <__aeabi_dcmpeq>
 8008440:	b908      	cbnz	r0, 8008446 <_dtoa_r+0x186>
 8008442:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008446:	f1ba 0f16 	cmp.w	sl, #22
 800844a:	d854      	bhi.n	80084f6 <_dtoa_r+0x236>
 800844c:	4b61      	ldr	r3, [pc, #388]	; (80085d4 <_dtoa_r+0x314>)
 800844e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008456:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800845a:	f7f8 fb3f 	bl	8000adc <__aeabi_dcmplt>
 800845e:	2800      	cmp	r0, #0
 8008460:	d04b      	beq.n	80084fa <_dtoa_r+0x23a>
 8008462:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008466:	2300      	movs	r3, #0
 8008468:	930e      	str	r3, [sp, #56]	; 0x38
 800846a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800846c:	1b5d      	subs	r5, r3, r5
 800846e:	1e6b      	subs	r3, r5, #1
 8008470:	9304      	str	r3, [sp, #16]
 8008472:	bf43      	ittte	mi
 8008474:	2300      	movmi	r3, #0
 8008476:	f1c5 0801 	rsbmi	r8, r5, #1
 800847a:	9304      	strmi	r3, [sp, #16]
 800847c:	f04f 0800 	movpl.w	r8, #0
 8008480:	f1ba 0f00 	cmp.w	sl, #0
 8008484:	db3b      	blt.n	80084fe <_dtoa_r+0x23e>
 8008486:	9b04      	ldr	r3, [sp, #16]
 8008488:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800848c:	4453      	add	r3, sl
 800848e:	9304      	str	r3, [sp, #16]
 8008490:	2300      	movs	r3, #0
 8008492:	9306      	str	r3, [sp, #24]
 8008494:	9b05      	ldr	r3, [sp, #20]
 8008496:	2b09      	cmp	r3, #9
 8008498:	d869      	bhi.n	800856e <_dtoa_r+0x2ae>
 800849a:	2b05      	cmp	r3, #5
 800849c:	bfc4      	itt	gt
 800849e:	3b04      	subgt	r3, #4
 80084a0:	9305      	strgt	r3, [sp, #20]
 80084a2:	9b05      	ldr	r3, [sp, #20]
 80084a4:	f1a3 0302 	sub.w	r3, r3, #2
 80084a8:	bfcc      	ite	gt
 80084aa:	2500      	movgt	r5, #0
 80084ac:	2501      	movle	r5, #1
 80084ae:	2b03      	cmp	r3, #3
 80084b0:	d869      	bhi.n	8008586 <_dtoa_r+0x2c6>
 80084b2:	e8df f003 	tbb	[pc, r3]
 80084b6:	4e2c      	.short	0x4e2c
 80084b8:	5a4c      	.short	0x5a4c
 80084ba:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80084be:	441d      	add	r5, r3
 80084c0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80084c4:	2b20      	cmp	r3, #32
 80084c6:	bfc1      	itttt	gt
 80084c8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80084cc:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80084d0:	fa09 f303 	lslgt.w	r3, r9, r3
 80084d4:	fa26 f000 	lsrgt.w	r0, r6, r0
 80084d8:	bfda      	itte	le
 80084da:	f1c3 0320 	rsble	r3, r3, #32
 80084de:	fa06 f003 	lslle.w	r0, r6, r3
 80084e2:	4318      	orrgt	r0, r3
 80084e4:	f7f8 f80e 	bl	8000504 <__aeabi_ui2d>
 80084e8:	2301      	movs	r3, #1
 80084ea:	4606      	mov	r6, r0
 80084ec:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80084f0:	3d01      	subs	r5, #1
 80084f2:	9310      	str	r3, [sp, #64]	; 0x40
 80084f4:	e771      	b.n	80083da <_dtoa_r+0x11a>
 80084f6:	2301      	movs	r3, #1
 80084f8:	e7b6      	b.n	8008468 <_dtoa_r+0x1a8>
 80084fa:	900e      	str	r0, [sp, #56]	; 0x38
 80084fc:	e7b5      	b.n	800846a <_dtoa_r+0x1aa>
 80084fe:	f1ca 0300 	rsb	r3, sl, #0
 8008502:	9306      	str	r3, [sp, #24]
 8008504:	2300      	movs	r3, #0
 8008506:	eba8 080a 	sub.w	r8, r8, sl
 800850a:	930d      	str	r3, [sp, #52]	; 0x34
 800850c:	e7c2      	b.n	8008494 <_dtoa_r+0x1d4>
 800850e:	2300      	movs	r3, #0
 8008510:	9308      	str	r3, [sp, #32]
 8008512:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008514:	2b00      	cmp	r3, #0
 8008516:	dc39      	bgt.n	800858c <_dtoa_r+0x2cc>
 8008518:	f04f 0901 	mov.w	r9, #1
 800851c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008520:	464b      	mov	r3, r9
 8008522:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008526:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008528:	2200      	movs	r2, #0
 800852a:	6042      	str	r2, [r0, #4]
 800852c:	2204      	movs	r2, #4
 800852e:	f102 0614 	add.w	r6, r2, #20
 8008532:	429e      	cmp	r6, r3
 8008534:	6841      	ldr	r1, [r0, #4]
 8008536:	d92f      	bls.n	8008598 <_dtoa_r+0x2d8>
 8008538:	4620      	mov	r0, r4
 800853a:	f000 fcf9 	bl	8008f30 <_Balloc>
 800853e:	9000      	str	r0, [sp, #0]
 8008540:	2800      	cmp	r0, #0
 8008542:	d14b      	bne.n	80085dc <_dtoa_r+0x31c>
 8008544:	4b24      	ldr	r3, [pc, #144]	; (80085d8 <_dtoa_r+0x318>)
 8008546:	4602      	mov	r2, r0
 8008548:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800854c:	e6d1      	b.n	80082f2 <_dtoa_r+0x32>
 800854e:	2301      	movs	r3, #1
 8008550:	e7de      	b.n	8008510 <_dtoa_r+0x250>
 8008552:	2300      	movs	r3, #0
 8008554:	9308      	str	r3, [sp, #32]
 8008556:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008558:	eb0a 0903 	add.w	r9, sl, r3
 800855c:	f109 0301 	add.w	r3, r9, #1
 8008560:	2b01      	cmp	r3, #1
 8008562:	9301      	str	r3, [sp, #4]
 8008564:	bfb8      	it	lt
 8008566:	2301      	movlt	r3, #1
 8008568:	e7dd      	b.n	8008526 <_dtoa_r+0x266>
 800856a:	2301      	movs	r3, #1
 800856c:	e7f2      	b.n	8008554 <_dtoa_r+0x294>
 800856e:	2501      	movs	r5, #1
 8008570:	2300      	movs	r3, #0
 8008572:	9305      	str	r3, [sp, #20]
 8008574:	9508      	str	r5, [sp, #32]
 8008576:	f04f 39ff 	mov.w	r9, #4294967295
 800857a:	2200      	movs	r2, #0
 800857c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008580:	2312      	movs	r3, #18
 8008582:	9209      	str	r2, [sp, #36]	; 0x24
 8008584:	e7cf      	b.n	8008526 <_dtoa_r+0x266>
 8008586:	2301      	movs	r3, #1
 8008588:	9308      	str	r3, [sp, #32]
 800858a:	e7f4      	b.n	8008576 <_dtoa_r+0x2b6>
 800858c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008590:	f8cd 9004 	str.w	r9, [sp, #4]
 8008594:	464b      	mov	r3, r9
 8008596:	e7c6      	b.n	8008526 <_dtoa_r+0x266>
 8008598:	3101      	adds	r1, #1
 800859a:	6041      	str	r1, [r0, #4]
 800859c:	0052      	lsls	r2, r2, #1
 800859e:	e7c6      	b.n	800852e <_dtoa_r+0x26e>
 80085a0:	636f4361 	.word	0x636f4361
 80085a4:	3fd287a7 	.word	0x3fd287a7
 80085a8:	8b60c8b3 	.word	0x8b60c8b3
 80085ac:	3fc68a28 	.word	0x3fc68a28
 80085b0:	509f79fb 	.word	0x509f79fb
 80085b4:	3fd34413 	.word	0x3fd34413
 80085b8:	0800d9cd 	.word	0x0800d9cd
 80085bc:	0800d9e4 	.word	0x0800d9e4
 80085c0:	7ff00000 	.word	0x7ff00000
 80085c4:	0800d9c9 	.word	0x0800d9c9
 80085c8:	0800d9c0 	.word	0x0800d9c0
 80085cc:	0800d99d 	.word	0x0800d99d
 80085d0:	3ff80000 	.word	0x3ff80000
 80085d4:	0800dae0 	.word	0x0800dae0
 80085d8:	0800da43 	.word	0x0800da43
 80085dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80085de:	9a00      	ldr	r2, [sp, #0]
 80085e0:	601a      	str	r2, [r3, #0]
 80085e2:	9b01      	ldr	r3, [sp, #4]
 80085e4:	2b0e      	cmp	r3, #14
 80085e6:	f200 80ad 	bhi.w	8008744 <_dtoa_r+0x484>
 80085ea:	2d00      	cmp	r5, #0
 80085ec:	f000 80aa 	beq.w	8008744 <_dtoa_r+0x484>
 80085f0:	f1ba 0f00 	cmp.w	sl, #0
 80085f4:	dd36      	ble.n	8008664 <_dtoa_r+0x3a4>
 80085f6:	4ac3      	ldr	r2, [pc, #780]	; (8008904 <_dtoa_r+0x644>)
 80085f8:	f00a 030f 	and.w	r3, sl, #15
 80085fc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008600:	ed93 7b00 	vldr	d7, [r3]
 8008604:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008608:	ea4f 172a 	mov.w	r7, sl, asr #4
 800860c:	eeb0 8a47 	vmov.f32	s16, s14
 8008610:	eef0 8a67 	vmov.f32	s17, s15
 8008614:	d016      	beq.n	8008644 <_dtoa_r+0x384>
 8008616:	4bbc      	ldr	r3, [pc, #752]	; (8008908 <_dtoa_r+0x648>)
 8008618:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800861c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008620:	f7f8 f914 	bl	800084c <__aeabi_ddiv>
 8008624:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008628:	f007 070f 	and.w	r7, r7, #15
 800862c:	2503      	movs	r5, #3
 800862e:	4eb6      	ldr	r6, [pc, #728]	; (8008908 <_dtoa_r+0x648>)
 8008630:	b957      	cbnz	r7, 8008648 <_dtoa_r+0x388>
 8008632:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008636:	ec53 2b18 	vmov	r2, r3, d8
 800863a:	f7f8 f907 	bl	800084c <__aeabi_ddiv>
 800863e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008642:	e029      	b.n	8008698 <_dtoa_r+0x3d8>
 8008644:	2502      	movs	r5, #2
 8008646:	e7f2      	b.n	800862e <_dtoa_r+0x36e>
 8008648:	07f9      	lsls	r1, r7, #31
 800864a:	d508      	bpl.n	800865e <_dtoa_r+0x39e>
 800864c:	ec51 0b18 	vmov	r0, r1, d8
 8008650:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008654:	f7f7 ffd0 	bl	80005f8 <__aeabi_dmul>
 8008658:	ec41 0b18 	vmov	d8, r0, r1
 800865c:	3501      	adds	r5, #1
 800865e:	107f      	asrs	r7, r7, #1
 8008660:	3608      	adds	r6, #8
 8008662:	e7e5      	b.n	8008630 <_dtoa_r+0x370>
 8008664:	f000 80a6 	beq.w	80087b4 <_dtoa_r+0x4f4>
 8008668:	f1ca 0600 	rsb	r6, sl, #0
 800866c:	4ba5      	ldr	r3, [pc, #660]	; (8008904 <_dtoa_r+0x644>)
 800866e:	4fa6      	ldr	r7, [pc, #664]	; (8008908 <_dtoa_r+0x648>)
 8008670:	f006 020f 	and.w	r2, r6, #15
 8008674:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800867c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008680:	f7f7 ffba 	bl	80005f8 <__aeabi_dmul>
 8008684:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008688:	1136      	asrs	r6, r6, #4
 800868a:	2300      	movs	r3, #0
 800868c:	2502      	movs	r5, #2
 800868e:	2e00      	cmp	r6, #0
 8008690:	f040 8085 	bne.w	800879e <_dtoa_r+0x4de>
 8008694:	2b00      	cmp	r3, #0
 8008696:	d1d2      	bne.n	800863e <_dtoa_r+0x37e>
 8008698:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800869a:	2b00      	cmp	r3, #0
 800869c:	f000 808c 	beq.w	80087b8 <_dtoa_r+0x4f8>
 80086a0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80086a4:	4b99      	ldr	r3, [pc, #612]	; (800890c <_dtoa_r+0x64c>)
 80086a6:	2200      	movs	r2, #0
 80086a8:	4630      	mov	r0, r6
 80086aa:	4639      	mov	r1, r7
 80086ac:	f7f8 fa16 	bl	8000adc <__aeabi_dcmplt>
 80086b0:	2800      	cmp	r0, #0
 80086b2:	f000 8081 	beq.w	80087b8 <_dtoa_r+0x4f8>
 80086b6:	9b01      	ldr	r3, [sp, #4]
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d07d      	beq.n	80087b8 <_dtoa_r+0x4f8>
 80086bc:	f1b9 0f00 	cmp.w	r9, #0
 80086c0:	dd3c      	ble.n	800873c <_dtoa_r+0x47c>
 80086c2:	f10a 33ff 	add.w	r3, sl, #4294967295
 80086c6:	9307      	str	r3, [sp, #28]
 80086c8:	2200      	movs	r2, #0
 80086ca:	4b91      	ldr	r3, [pc, #580]	; (8008910 <_dtoa_r+0x650>)
 80086cc:	4630      	mov	r0, r6
 80086ce:	4639      	mov	r1, r7
 80086d0:	f7f7 ff92 	bl	80005f8 <__aeabi_dmul>
 80086d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80086d8:	3501      	adds	r5, #1
 80086da:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80086de:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80086e2:	4628      	mov	r0, r5
 80086e4:	f7f7 ff1e 	bl	8000524 <__aeabi_i2d>
 80086e8:	4632      	mov	r2, r6
 80086ea:	463b      	mov	r3, r7
 80086ec:	f7f7 ff84 	bl	80005f8 <__aeabi_dmul>
 80086f0:	4b88      	ldr	r3, [pc, #544]	; (8008914 <_dtoa_r+0x654>)
 80086f2:	2200      	movs	r2, #0
 80086f4:	f7f7 fdca 	bl	800028c <__adddf3>
 80086f8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80086fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008700:	9303      	str	r3, [sp, #12]
 8008702:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008704:	2b00      	cmp	r3, #0
 8008706:	d15c      	bne.n	80087c2 <_dtoa_r+0x502>
 8008708:	4b83      	ldr	r3, [pc, #524]	; (8008918 <_dtoa_r+0x658>)
 800870a:	2200      	movs	r2, #0
 800870c:	4630      	mov	r0, r6
 800870e:	4639      	mov	r1, r7
 8008710:	f7f7 fdba 	bl	8000288 <__aeabi_dsub>
 8008714:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008718:	4606      	mov	r6, r0
 800871a:	460f      	mov	r7, r1
 800871c:	f7f8 f9fc 	bl	8000b18 <__aeabi_dcmpgt>
 8008720:	2800      	cmp	r0, #0
 8008722:	f040 8296 	bne.w	8008c52 <_dtoa_r+0x992>
 8008726:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800872a:	4630      	mov	r0, r6
 800872c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008730:	4639      	mov	r1, r7
 8008732:	f7f8 f9d3 	bl	8000adc <__aeabi_dcmplt>
 8008736:	2800      	cmp	r0, #0
 8008738:	f040 8288 	bne.w	8008c4c <_dtoa_r+0x98c>
 800873c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008740:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008744:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008746:	2b00      	cmp	r3, #0
 8008748:	f2c0 8158 	blt.w	80089fc <_dtoa_r+0x73c>
 800874c:	f1ba 0f0e 	cmp.w	sl, #14
 8008750:	f300 8154 	bgt.w	80089fc <_dtoa_r+0x73c>
 8008754:	4b6b      	ldr	r3, [pc, #428]	; (8008904 <_dtoa_r+0x644>)
 8008756:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800875a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800875e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008760:	2b00      	cmp	r3, #0
 8008762:	f280 80e3 	bge.w	800892c <_dtoa_r+0x66c>
 8008766:	9b01      	ldr	r3, [sp, #4]
 8008768:	2b00      	cmp	r3, #0
 800876a:	f300 80df 	bgt.w	800892c <_dtoa_r+0x66c>
 800876e:	f040 826d 	bne.w	8008c4c <_dtoa_r+0x98c>
 8008772:	4b69      	ldr	r3, [pc, #420]	; (8008918 <_dtoa_r+0x658>)
 8008774:	2200      	movs	r2, #0
 8008776:	4640      	mov	r0, r8
 8008778:	4649      	mov	r1, r9
 800877a:	f7f7 ff3d 	bl	80005f8 <__aeabi_dmul>
 800877e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008782:	f7f8 f9bf 	bl	8000b04 <__aeabi_dcmpge>
 8008786:	9e01      	ldr	r6, [sp, #4]
 8008788:	4637      	mov	r7, r6
 800878a:	2800      	cmp	r0, #0
 800878c:	f040 8243 	bne.w	8008c16 <_dtoa_r+0x956>
 8008790:	9d00      	ldr	r5, [sp, #0]
 8008792:	2331      	movs	r3, #49	; 0x31
 8008794:	f805 3b01 	strb.w	r3, [r5], #1
 8008798:	f10a 0a01 	add.w	sl, sl, #1
 800879c:	e23f      	b.n	8008c1e <_dtoa_r+0x95e>
 800879e:	07f2      	lsls	r2, r6, #31
 80087a0:	d505      	bpl.n	80087ae <_dtoa_r+0x4ee>
 80087a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80087a6:	f7f7 ff27 	bl	80005f8 <__aeabi_dmul>
 80087aa:	3501      	adds	r5, #1
 80087ac:	2301      	movs	r3, #1
 80087ae:	1076      	asrs	r6, r6, #1
 80087b0:	3708      	adds	r7, #8
 80087b2:	e76c      	b.n	800868e <_dtoa_r+0x3ce>
 80087b4:	2502      	movs	r5, #2
 80087b6:	e76f      	b.n	8008698 <_dtoa_r+0x3d8>
 80087b8:	9b01      	ldr	r3, [sp, #4]
 80087ba:	f8cd a01c 	str.w	sl, [sp, #28]
 80087be:	930c      	str	r3, [sp, #48]	; 0x30
 80087c0:	e78d      	b.n	80086de <_dtoa_r+0x41e>
 80087c2:	9900      	ldr	r1, [sp, #0]
 80087c4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80087c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80087c8:	4b4e      	ldr	r3, [pc, #312]	; (8008904 <_dtoa_r+0x644>)
 80087ca:	ed9d 7b02 	vldr	d7, [sp, #8]
 80087ce:	4401      	add	r1, r0
 80087d0:	9102      	str	r1, [sp, #8]
 80087d2:	9908      	ldr	r1, [sp, #32]
 80087d4:	eeb0 8a47 	vmov.f32	s16, s14
 80087d8:	eef0 8a67 	vmov.f32	s17, s15
 80087dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80087e0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80087e4:	2900      	cmp	r1, #0
 80087e6:	d045      	beq.n	8008874 <_dtoa_r+0x5b4>
 80087e8:	494c      	ldr	r1, [pc, #304]	; (800891c <_dtoa_r+0x65c>)
 80087ea:	2000      	movs	r0, #0
 80087ec:	f7f8 f82e 	bl	800084c <__aeabi_ddiv>
 80087f0:	ec53 2b18 	vmov	r2, r3, d8
 80087f4:	f7f7 fd48 	bl	8000288 <__aeabi_dsub>
 80087f8:	9d00      	ldr	r5, [sp, #0]
 80087fa:	ec41 0b18 	vmov	d8, r0, r1
 80087fe:	4639      	mov	r1, r7
 8008800:	4630      	mov	r0, r6
 8008802:	f7f8 f9a9 	bl	8000b58 <__aeabi_d2iz>
 8008806:	900c      	str	r0, [sp, #48]	; 0x30
 8008808:	f7f7 fe8c 	bl	8000524 <__aeabi_i2d>
 800880c:	4602      	mov	r2, r0
 800880e:	460b      	mov	r3, r1
 8008810:	4630      	mov	r0, r6
 8008812:	4639      	mov	r1, r7
 8008814:	f7f7 fd38 	bl	8000288 <__aeabi_dsub>
 8008818:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800881a:	3330      	adds	r3, #48	; 0x30
 800881c:	f805 3b01 	strb.w	r3, [r5], #1
 8008820:	ec53 2b18 	vmov	r2, r3, d8
 8008824:	4606      	mov	r6, r0
 8008826:	460f      	mov	r7, r1
 8008828:	f7f8 f958 	bl	8000adc <__aeabi_dcmplt>
 800882c:	2800      	cmp	r0, #0
 800882e:	d165      	bne.n	80088fc <_dtoa_r+0x63c>
 8008830:	4632      	mov	r2, r6
 8008832:	463b      	mov	r3, r7
 8008834:	4935      	ldr	r1, [pc, #212]	; (800890c <_dtoa_r+0x64c>)
 8008836:	2000      	movs	r0, #0
 8008838:	f7f7 fd26 	bl	8000288 <__aeabi_dsub>
 800883c:	ec53 2b18 	vmov	r2, r3, d8
 8008840:	f7f8 f94c 	bl	8000adc <__aeabi_dcmplt>
 8008844:	2800      	cmp	r0, #0
 8008846:	f040 80b9 	bne.w	80089bc <_dtoa_r+0x6fc>
 800884a:	9b02      	ldr	r3, [sp, #8]
 800884c:	429d      	cmp	r5, r3
 800884e:	f43f af75 	beq.w	800873c <_dtoa_r+0x47c>
 8008852:	4b2f      	ldr	r3, [pc, #188]	; (8008910 <_dtoa_r+0x650>)
 8008854:	ec51 0b18 	vmov	r0, r1, d8
 8008858:	2200      	movs	r2, #0
 800885a:	f7f7 fecd 	bl	80005f8 <__aeabi_dmul>
 800885e:	4b2c      	ldr	r3, [pc, #176]	; (8008910 <_dtoa_r+0x650>)
 8008860:	ec41 0b18 	vmov	d8, r0, r1
 8008864:	2200      	movs	r2, #0
 8008866:	4630      	mov	r0, r6
 8008868:	4639      	mov	r1, r7
 800886a:	f7f7 fec5 	bl	80005f8 <__aeabi_dmul>
 800886e:	4606      	mov	r6, r0
 8008870:	460f      	mov	r7, r1
 8008872:	e7c4      	b.n	80087fe <_dtoa_r+0x53e>
 8008874:	ec51 0b17 	vmov	r0, r1, d7
 8008878:	f7f7 febe 	bl	80005f8 <__aeabi_dmul>
 800887c:	9b02      	ldr	r3, [sp, #8]
 800887e:	9d00      	ldr	r5, [sp, #0]
 8008880:	930c      	str	r3, [sp, #48]	; 0x30
 8008882:	ec41 0b18 	vmov	d8, r0, r1
 8008886:	4639      	mov	r1, r7
 8008888:	4630      	mov	r0, r6
 800888a:	f7f8 f965 	bl	8000b58 <__aeabi_d2iz>
 800888e:	9011      	str	r0, [sp, #68]	; 0x44
 8008890:	f7f7 fe48 	bl	8000524 <__aeabi_i2d>
 8008894:	4602      	mov	r2, r0
 8008896:	460b      	mov	r3, r1
 8008898:	4630      	mov	r0, r6
 800889a:	4639      	mov	r1, r7
 800889c:	f7f7 fcf4 	bl	8000288 <__aeabi_dsub>
 80088a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80088a2:	3330      	adds	r3, #48	; 0x30
 80088a4:	f805 3b01 	strb.w	r3, [r5], #1
 80088a8:	9b02      	ldr	r3, [sp, #8]
 80088aa:	429d      	cmp	r5, r3
 80088ac:	4606      	mov	r6, r0
 80088ae:	460f      	mov	r7, r1
 80088b0:	f04f 0200 	mov.w	r2, #0
 80088b4:	d134      	bne.n	8008920 <_dtoa_r+0x660>
 80088b6:	4b19      	ldr	r3, [pc, #100]	; (800891c <_dtoa_r+0x65c>)
 80088b8:	ec51 0b18 	vmov	r0, r1, d8
 80088bc:	f7f7 fce6 	bl	800028c <__adddf3>
 80088c0:	4602      	mov	r2, r0
 80088c2:	460b      	mov	r3, r1
 80088c4:	4630      	mov	r0, r6
 80088c6:	4639      	mov	r1, r7
 80088c8:	f7f8 f926 	bl	8000b18 <__aeabi_dcmpgt>
 80088cc:	2800      	cmp	r0, #0
 80088ce:	d175      	bne.n	80089bc <_dtoa_r+0x6fc>
 80088d0:	ec53 2b18 	vmov	r2, r3, d8
 80088d4:	4911      	ldr	r1, [pc, #68]	; (800891c <_dtoa_r+0x65c>)
 80088d6:	2000      	movs	r0, #0
 80088d8:	f7f7 fcd6 	bl	8000288 <__aeabi_dsub>
 80088dc:	4602      	mov	r2, r0
 80088de:	460b      	mov	r3, r1
 80088e0:	4630      	mov	r0, r6
 80088e2:	4639      	mov	r1, r7
 80088e4:	f7f8 f8fa 	bl	8000adc <__aeabi_dcmplt>
 80088e8:	2800      	cmp	r0, #0
 80088ea:	f43f af27 	beq.w	800873c <_dtoa_r+0x47c>
 80088ee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80088f0:	1e6b      	subs	r3, r5, #1
 80088f2:	930c      	str	r3, [sp, #48]	; 0x30
 80088f4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80088f8:	2b30      	cmp	r3, #48	; 0x30
 80088fa:	d0f8      	beq.n	80088ee <_dtoa_r+0x62e>
 80088fc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008900:	e04a      	b.n	8008998 <_dtoa_r+0x6d8>
 8008902:	bf00      	nop
 8008904:	0800dae0 	.word	0x0800dae0
 8008908:	0800dab8 	.word	0x0800dab8
 800890c:	3ff00000 	.word	0x3ff00000
 8008910:	40240000 	.word	0x40240000
 8008914:	401c0000 	.word	0x401c0000
 8008918:	40140000 	.word	0x40140000
 800891c:	3fe00000 	.word	0x3fe00000
 8008920:	4baf      	ldr	r3, [pc, #700]	; (8008be0 <_dtoa_r+0x920>)
 8008922:	f7f7 fe69 	bl	80005f8 <__aeabi_dmul>
 8008926:	4606      	mov	r6, r0
 8008928:	460f      	mov	r7, r1
 800892a:	e7ac      	b.n	8008886 <_dtoa_r+0x5c6>
 800892c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008930:	9d00      	ldr	r5, [sp, #0]
 8008932:	4642      	mov	r2, r8
 8008934:	464b      	mov	r3, r9
 8008936:	4630      	mov	r0, r6
 8008938:	4639      	mov	r1, r7
 800893a:	f7f7 ff87 	bl	800084c <__aeabi_ddiv>
 800893e:	f7f8 f90b 	bl	8000b58 <__aeabi_d2iz>
 8008942:	9002      	str	r0, [sp, #8]
 8008944:	f7f7 fdee 	bl	8000524 <__aeabi_i2d>
 8008948:	4642      	mov	r2, r8
 800894a:	464b      	mov	r3, r9
 800894c:	f7f7 fe54 	bl	80005f8 <__aeabi_dmul>
 8008950:	4602      	mov	r2, r0
 8008952:	460b      	mov	r3, r1
 8008954:	4630      	mov	r0, r6
 8008956:	4639      	mov	r1, r7
 8008958:	f7f7 fc96 	bl	8000288 <__aeabi_dsub>
 800895c:	9e02      	ldr	r6, [sp, #8]
 800895e:	9f01      	ldr	r7, [sp, #4]
 8008960:	3630      	adds	r6, #48	; 0x30
 8008962:	f805 6b01 	strb.w	r6, [r5], #1
 8008966:	9e00      	ldr	r6, [sp, #0]
 8008968:	1bae      	subs	r6, r5, r6
 800896a:	42b7      	cmp	r7, r6
 800896c:	4602      	mov	r2, r0
 800896e:	460b      	mov	r3, r1
 8008970:	d137      	bne.n	80089e2 <_dtoa_r+0x722>
 8008972:	f7f7 fc8b 	bl	800028c <__adddf3>
 8008976:	4642      	mov	r2, r8
 8008978:	464b      	mov	r3, r9
 800897a:	4606      	mov	r6, r0
 800897c:	460f      	mov	r7, r1
 800897e:	f7f8 f8cb 	bl	8000b18 <__aeabi_dcmpgt>
 8008982:	b9c8      	cbnz	r0, 80089b8 <_dtoa_r+0x6f8>
 8008984:	4642      	mov	r2, r8
 8008986:	464b      	mov	r3, r9
 8008988:	4630      	mov	r0, r6
 800898a:	4639      	mov	r1, r7
 800898c:	f7f8 f89c 	bl	8000ac8 <__aeabi_dcmpeq>
 8008990:	b110      	cbz	r0, 8008998 <_dtoa_r+0x6d8>
 8008992:	9b02      	ldr	r3, [sp, #8]
 8008994:	07d9      	lsls	r1, r3, #31
 8008996:	d40f      	bmi.n	80089b8 <_dtoa_r+0x6f8>
 8008998:	4620      	mov	r0, r4
 800899a:	4659      	mov	r1, fp
 800899c:	f000 fb08 	bl	8008fb0 <_Bfree>
 80089a0:	2300      	movs	r3, #0
 80089a2:	702b      	strb	r3, [r5, #0]
 80089a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80089a6:	f10a 0001 	add.w	r0, sl, #1
 80089aa:	6018      	str	r0, [r3, #0]
 80089ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	f43f acd8 	beq.w	8008364 <_dtoa_r+0xa4>
 80089b4:	601d      	str	r5, [r3, #0]
 80089b6:	e4d5      	b.n	8008364 <_dtoa_r+0xa4>
 80089b8:	f8cd a01c 	str.w	sl, [sp, #28]
 80089bc:	462b      	mov	r3, r5
 80089be:	461d      	mov	r5, r3
 80089c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80089c4:	2a39      	cmp	r2, #57	; 0x39
 80089c6:	d108      	bne.n	80089da <_dtoa_r+0x71a>
 80089c8:	9a00      	ldr	r2, [sp, #0]
 80089ca:	429a      	cmp	r2, r3
 80089cc:	d1f7      	bne.n	80089be <_dtoa_r+0x6fe>
 80089ce:	9a07      	ldr	r2, [sp, #28]
 80089d0:	9900      	ldr	r1, [sp, #0]
 80089d2:	3201      	adds	r2, #1
 80089d4:	9207      	str	r2, [sp, #28]
 80089d6:	2230      	movs	r2, #48	; 0x30
 80089d8:	700a      	strb	r2, [r1, #0]
 80089da:	781a      	ldrb	r2, [r3, #0]
 80089dc:	3201      	adds	r2, #1
 80089de:	701a      	strb	r2, [r3, #0]
 80089e0:	e78c      	b.n	80088fc <_dtoa_r+0x63c>
 80089e2:	4b7f      	ldr	r3, [pc, #508]	; (8008be0 <_dtoa_r+0x920>)
 80089e4:	2200      	movs	r2, #0
 80089e6:	f7f7 fe07 	bl	80005f8 <__aeabi_dmul>
 80089ea:	2200      	movs	r2, #0
 80089ec:	2300      	movs	r3, #0
 80089ee:	4606      	mov	r6, r0
 80089f0:	460f      	mov	r7, r1
 80089f2:	f7f8 f869 	bl	8000ac8 <__aeabi_dcmpeq>
 80089f6:	2800      	cmp	r0, #0
 80089f8:	d09b      	beq.n	8008932 <_dtoa_r+0x672>
 80089fa:	e7cd      	b.n	8008998 <_dtoa_r+0x6d8>
 80089fc:	9a08      	ldr	r2, [sp, #32]
 80089fe:	2a00      	cmp	r2, #0
 8008a00:	f000 80c4 	beq.w	8008b8c <_dtoa_r+0x8cc>
 8008a04:	9a05      	ldr	r2, [sp, #20]
 8008a06:	2a01      	cmp	r2, #1
 8008a08:	f300 80a8 	bgt.w	8008b5c <_dtoa_r+0x89c>
 8008a0c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008a0e:	2a00      	cmp	r2, #0
 8008a10:	f000 80a0 	beq.w	8008b54 <_dtoa_r+0x894>
 8008a14:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008a18:	9e06      	ldr	r6, [sp, #24]
 8008a1a:	4645      	mov	r5, r8
 8008a1c:	9a04      	ldr	r2, [sp, #16]
 8008a1e:	2101      	movs	r1, #1
 8008a20:	441a      	add	r2, r3
 8008a22:	4620      	mov	r0, r4
 8008a24:	4498      	add	r8, r3
 8008a26:	9204      	str	r2, [sp, #16]
 8008a28:	f000 fb7e 	bl	8009128 <__i2b>
 8008a2c:	4607      	mov	r7, r0
 8008a2e:	2d00      	cmp	r5, #0
 8008a30:	dd0b      	ble.n	8008a4a <_dtoa_r+0x78a>
 8008a32:	9b04      	ldr	r3, [sp, #16]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	dd08      	ble.n	8008a4a <_dtoa_r+0x78a>
 8008a38:	42ab      	cmp	r3, r5
 8008a3a:	9a04      	ldr	r2, [sp, #16]
 8008a3c:	bfa8      	it	ge
 8008a3e:	462b      	movge	r3, r5
 8008a40:	eba8 0803 	sub.w	r8, r8, r3
 8008a44:	1aed      	subs	r5, r5, r3
 8008a46:	1ad3      	subs	r3, r2, r3
 8008a48:	9304      	str	r3, [sp, #16]
 8008a4a:	9b06      	ldr	r3, [sp, #24]
 8008a4c:	b1fb      	cbz	r3, 8008a8e <_dtoa_r+0x7ce>
 8008a4e:	9b08      	ldr	r3, [sp, #32]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	f000 809f 	beq.w	8008b94 <_dtoa_r+0x8d4>
 8008a56:	2e00      	cmp	r6, #0
 8008a58:	dd11      	ble.n	8008a7e <_dtoa_r+0x7be>
 8008a5a:	4639      	mov	r1, r7
 8008a5c:	4632      	mov	r2, r6
 8008a5e:	4620      	mov	r0, r4
 8008a60:	f000 fc1e 	bl	80092a0 <__pow5mult>
 8008a64:	465a      	mov	r2, fp
 8008a66:	4601      	mov	r1, r0
 8008a68:	4607      	mov	r7, r0
 8008a6a:	4620      	mov	r0, r4
 8008a6c:	f000 fb72 	bl	8009154 <__multiply>
 8008a70:	4659      	mov	r1, fp
 8008a72:	9007      	str	r0, [sp, #28]
 8008a74:	4620      	mov	r0, r4
 8008a76:	f000 fa9b 	bl	8008fb0 <_Bfree>
 8008a7a:	9b07      	ldr	r3, [sp, #28]
 8008a7c:	469b      	mov	fp, r3
 8008a7e:	9b06      	ldr	r3, [sp, #24]
 8008a80:	1b9a      	subs	r2, r3, r6
 8008a82:	d004      	beq.n	8008a8e <_dtoa_r+0x7ce>
 8008a84:	4659      	mov	r1, fp
 8008a86:	4620      	mov	r0, r4
 8008a88:	f000 fc0a 	bl	80092a0 <__pow5mult>
 8008a8c:	4683      	mov	fp, r0
 8008a8e:	2101      	movs	r1, #1
 8008a90:	4620      	mov	r0, r4
 8008a92:	f000 fb49 	bl	8009128 <__i2b>
 8008a96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	4606      	mov	r6, r0
 8008a9c:	dd7c      	ble.n	8008b98 <_dtoa_r+0x8d8>
 8008a9e:	461a      	mov	r2, r3
 8008aa0:	4601      	mov	r1, r0
 8008aa2:	4620      	mov	r0, r4
 8008aa4:	f000 fbfc 	bl	80092a0 <__pow5mult>
 8008aa8:	9b05      	ldr	r3, [sp, #20]
 8008aaa:	2b01      	cmp	r3, #1
 8008aac:	4606      	mov	r6, r0
 8008aae:	dd76      	ble.n	8008b9e <_dtoa_r+0x8de>
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	9306      	str	r3, [sp, #24]
 8008ab4:	6933      	ldr	r3, [r6, #16]
 8008ab6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008aba:	6918      	ldr	r0, [r3, #16]
 8008abc:	f000 fae4 	bl	8009088 <__hi0bits>
 8008ac0:	f1c0 0020 	rsb	r0, r0, #32
 8008ac4:	9b04      	ldr	r3, [sp, #16]
 8008ac6:	4418      	add	r0, r3
 8008ac8:	f010 001f 	ands.w	r0, r0, #31
 8008acc:	f000 8086 	beq.w	8008bdc <_dtoa_r+0x91c>
 8008ad0:	f1c0 0320 	rsb	r3, r0, #32
 8008ad4:	2b04      	cmp	r3, #4
 8008ad6:	dd7f      	ble.n	8008bd8 <_dtoa_r+0x918>
 8008ad8:	f1c0 001c 	rsb	r0, r0, #28
 8008adc:	9b04      	ldr	r3, [sp, #16]
 8008ade:	4403      	add	r3, r0
 8008ae0:	4480      	add	r8, r0
 8008ae2:	4405      	add	r5, r0
 8008ae4:	9304      	str	r3, [sp, #16]
 8008ae6:	f1b8 0f00 	cmp.w	r8, #0
 8008aea:	dd05      	ble.n	8008af8 <_dtoa_r+0x838>
 8008aec:	4659      	mov	r1, fp
 8008aee:	4642      	mov	r2, r8
 8008af0:	4620      	mov	r0, r4
 8008af2:	f000 fc2f 	bl	8009354 <__lshift>
 8008af6:	4683      	mov	fp, r0
 8008af8:	9b04      	ldr	r3, [sp, #16]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	dd05      	ble.n	8008b0a <_dtoa_r+0x84a>
 8008afe:	4631      	mov	r1, r6
 8008b00:	461a      	mov	r2, r3
 8008b02:	4620      	mov	r0, r4
 8008b04:	f000 fc26 	bl	8009354 <__lshift>
 8008b08:	4606      	mov	r6, r0
 8008b0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d069      	beq.n	8008be4 <_dtoa_r+0x924>
 8008b10:	4631      	mov	r1, r6
 8008b12:	4658      	mov	r0, fp
 8008b14:	f000 fc8a 	bl	800942c <__mcmp>
 8008b18:	2800      	cmp	r0, #0
 8008b1a:	da63      	bge.n	8008be4 <_dtoa_r+0x924>
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	4659      	mov	r1, fp
 8008b20:	220a      	movs	r2, #10
 8008b22:	4620      	mov	r0, r4
 8008b24:	f000 fa66 	bl	8008ff4 <__multadd>
 8008b28:	9b08      	ldr	r3, [sp, #32]
 8008b2a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008b2e:	4683      	mov	fp, r0
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	f000 818f 	beq.w	8008e54 <_dtoa_r+0xb94>
 8008b36:	4639      	mov	r1, r7
 8008b38:	2300      	movs	r3, #0
 8008b3a:	220a      	movs	r2, #10
 8008b3c:	4620      	mov	r0, r4
 8008b3e:	f000 fa59 	bl	8008ff4 <__multadd>
 8008b42:	f1b9 0f00 	cmp.w	r9, #0
 8008b46:	4607      	mov	r7, r0
 8008b48:	f300 808e 	bgt.w	8008c68 <_dtoa_r+0x9a8>
 8008b4c:	9b05      	ldr	r3, [sp, #20]
 8008b4e:	2b02      	cmp	r3, #2
 8008b50:	dc50      	bgt.n	8008bf4 <_dtoa_r+0x934>
 8008b52:	e089      	b.n	8008c68 <_dtoa_r+0x9a8>
 8008b54:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008b56:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008b5a:	e75d      	b.n	8008a18 <_dtoa_r+0x758>
 8008b5c:	9b01      	ldr	r3, [sp, #4]
 8008b5e:	1e5e      	subs	r6, r3, #1
 8008b60:	9b06      	ldr	r3, [sp, #24]
 8008b62:	42b3      	cmp	r3, r6
 8008b64:	bfbf      	itttt	lt
 8008b66:	9b06      	ldrlt	r3, [sp, #24]
 8008b68:	9606      	strlt	r6, [sp, #24]
 8008b6a:	1af2      	sublt	r2, r6, r3
 8008b6c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8008b6e:	bfb6      	itet	lt
 8008b70:	189b      	addlt	r3, r3, r2
 8008b72:	1b9e      	subge	r6, r3, r6
 8008b74:	930d      	strlt	r3, [sp, #52]	; 0x34
 8008b76:	9b01      	ldr	r3, [sp, #4]
 8008b78:	bfb8      	it	lt
 8008b7a:	2600      	movlt	r6, #0
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	bfb5      	itete	lt
 8008b80:	eba8 0503 	sublt.w	r5, r8, r3
 8008b84:	9b01      	ldrge	r3, [sp, #4]
 8008b86:	2300      	movlt	r3, #0
 8008b88:	4645      	movge	r5, r8
 8008b8a:	e747      	b.n	8008a1c <_dtoa_r+0x75c>
 8008b8c:	9e06      	ldr	r6, [sp, #24]
 8008b8e:	9f08      	ldr	r7, [sp, #32]
 8008b90:	4645      	mov	r5, r8
 8008b92:	e74c      	b.n	8008a2e <_dtoa_r+0x76e>
 8008b94:	9a06      	ldr	r2, [sp, #24]
 8008b96:	e775      	b.n	8008a84 <_dtoa_r+0x7c4>
 8008b98:	9b05      	ldr	r3, [sp, #20]
 8008b9a:	2b01      	cmp	r3, #1
 8008b9c:	dc18      	bgt.n	8008bd0 <_dtoa_r+0x910>
 8008b9e:	9b02      	ldr	r3, [sp, #8]
 8008ba0:	b9b3      	cbnz	r3, 8008bd0 <_dtoa_r+0x910>
 8008ba2:	9b03      	ldr	r3, [sp, #12]
 8008ba4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008ba8:	b9a3      	cbnz	r3, 8008bd4 <_dtoa_r+0x914>
 8008baa:	9b03      	ldr	r3, [sp, #12]
 8008bac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008bb0:	0d1b      	lsrs	r3, r3, #20
 8008bb2:	051b      	lsls	r3, r3, #20
 8008bb4:	b12b      	cbz	r3, 8008bc2 <_dtoa_r+0x902>
 8008bb6:	9b04      	ldr	r3, [sp, #16]
 8008bb8:	3301      	adds	r3, #1
 8008bba:	9304      	str	r3, [sp, #16]
 8008bbc:	f108 0801 	add.w	r8, r8, #1
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	9306      	str	r3, [sp, #24]
 8008bc4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	f47f af74 	bne.w	8008ab4 <_dtoa_r+0x7f4>
 8008bcc:	2001      	movs	r0, #1
 8008bce:	e779      	b.n	8008ac4 <_dtoa_r+0x804>
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	e7f6      	b.n	8008bc2 <_dtoa_r+0x902>
 8008bd4:	9b02      	ldr	r3, [sp, #8]
 8008bd6:	e7f4      	b.n	8008bc2 <_dtoa_r+0x902>
 8008bd8:	d085      	beq.n	8008ae6 <_dtoa_r+0x826>
 8008bda:	4618      	mov	r0, r3
 8008bdc:	301c      	adds	r0, #28
 8008bde:	e77d      	b.n	8008adc <_dtoa_r+0x81c>
 8008be0:	40240000 	.word	0x40240000
 8008be4:	9b01      	ldr	r3, [sp, #4]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	dc38      	bgt.n	8008c5c <_dtoa_r+0x99c>
 8008bea:	9b05      	ldr	r3, [sp, #20]
 8008bec:	2b02      	cmp	r3, #2
 8008bee:	dd35      	ble.n	8008c5c <_dtoa_r+0x99c>
 8008bf0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008bf4:	f1b9 0f00 	cmp.w	r9, #0
 8008bf8:	d10d      	bne.n	8008c16 <_dtoa_r+0x956>
 8008bfa:	4631      	mov	r1, r6
 8008bfc:	464b      	mov	r3, r9
 8008bfe:	2205      	movs	r2, #5
 8008c00:	4620      	mov	r0, r4
 8008c02:	f000 f9f7 	bl	8008ff4 <__multadd>
 8008c06:	4601      	mov	r1, r0
 8008c08:	4606      	mov	r6, r0
 8008c0a:	4658      	mov	r0, fp
 8008c0c:	f000 fc0e 	bl	800942c <__mcmp>
 8008c10:	2800      	cmp	r0, #0
 8008c12:	f73f adbd 	bgt.w	8008790 <_dtoa_r+0x4d0>
 8008c16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c18:	9d00      	ldr	r5, [sp, #0]
 8008c1a:	ea6f 0a03 	mvn.w	sl, r3
 8008c1e:	f04f 0800 	mov.w	r8, #0
 8008c22:	4631      	mov	r1, r6
 8008c24:	4620      	mov	r0, r4
 8008c26:	f000 f9c3 	bl	8008fb0 <_Bfree>
 8008c2a:	2f00      	cmp	r7, #0
 8008c2c:	f43f aeb4 	beq.w	8008998 <_dtoa_r+0x6d8>
 8008c30:	f1b8 0f00 	cmp.w	r8, #0
 8008c34:	d005      	beq.n	8008c42 <_dtoa_r+0x982>
 8008c36:	45b8      	cmp	r8, r7
 8008c38:	d003      	beq.n	8008c42 <_dtoa_r+0x982>
 8008c3a:	4641      	mov	r1, r8
 8008c3c:	4620      	mov	r0, r4
 8008c3e:	f000 f9b7 	bl	8008fb0 <_Bfree>
 8008c42:	4639      	mov	r1, r7
 8008c44:	4620      	mov	r0, r4
 8008c46:	f000 f9b3 	bl	8008fb0 <_Bfree>
 8008c4a:	e6a5      	b.n	8008998 <_dtoa_r+0x6d8>
 8008c4c:	2600      	movs	r6, #0
 8008c4e:	4637      	mov	r7, r6
 8008c50:	e7e1      	b.n	8008c16 <_dtoa_r+0x956>
 8008c52:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008c54:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008c58:	4637      	mov	r7, r6
 8008c5a:	e599      	b.n	8008790 <_dtoa_r+0x4d0>
 8008c5c:	9b08      	ldr	r3, [sp, #32]
 8008c5e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	f000 80fd 	beq.w	8008e62 <_dtoa_r+0xba2>
 8008c68:	2d00      	cmp	r5, #0
 8008c6a:	dd05      	ble.n	8008c78 <_dtoa_r+0x9b8>
 8008c6c:	4639      	mov	r1, r7
 8008c6e:	462a      	mov	r2, r5
 8008c70:	4620      	mov	r0, r4
 8008c72:	f000 fb6f 	bl	8009354 <__lshift>
 8008c76:	4607      	mov	r7, r0
 8008c78:	9b06      	ldr	r3, [sp, #24]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d05c      	beq.n	8008d38 <_dtoa_r+0xa78>
 8008c7e:	6879      	ldr	r1, [r7, #4]
 8008c80:	4620      	mov	r0, r4
 8008c82:	f000 f955 	bl	8008f30 <_Balloc>
 8008c86:	4605      	mov	r5, r0
 8008c88:	b928      	cbnz	r0, 8008c96 <_dtoa_r+0x9d6>
 8008c8a:	4b80      	ldr	r3, [pc, #512]	; (8008e8c <_dtoa_r+0xbcc>)
 8008c8c:	4602      	mov	r2, r0
 8008c8e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008c92:	f7ff bb2e 	b.w	80082f2 <_dtoa_r+0x32>
 8008c96:	693a      	ldr	r2, [r7, #16]
 8008c98:	3202      	adds	r2, #2
 8008c9a:	0092      	lsls	r2, r2, #2
 8008c9c:	f107 010c 	add.w	r1, r7, #12
 8008ca0:	300c      	adds	r0, #12
 8008ca2:	f7fe fb5f 	bl	8007364 <memcpy>
 8008ca6:	2201      	movs	r2, #1
 8008ca8:	4629      	mov	r1, r5
 8008caa:	4620      	mov	r0, r4
 8008cac:	f000 fb52 	bl	8009354 <__lshift>
 8008cb0:	9b00      	ldr	r3, [sp, #0]
 8008cb2:	3301      	adds	r3, #1
 8008cb4:	9301      	str	r3, [sp, #4]
 8008cb6:	9b00      	ldr	r3, [sp, #0]
 8008cb8:	444b      	add	r3, r9
 8008cba:	9307      	str	r3, [sp, #28]
 8008cbc:	9b02      	ldr	r3, [sp, #8]
 8008cbe:	f003 0301 	and.w	r3, r3, #1
 8008cc2:	46b8      	mov	r8, r7
 8008cc4:	9306      	str	r3, [sp, #24]
 8008cc6:	4607      	mov	r7, r0
 8008cc8:	9b01      	ldr	r3, [sp, #4]
 8008cca:	4631      	mov	r1, r6
 8008ccc:	3b01      	subs	r3, #1
 8008cce:	4658      	mov	r0, fp
 8008cd0:	9302      	str	r3, [sp, #8]
 8008cd2:	f7ff fa69 	bl	80081a8 <quorem>
 8008cd6:	4603      	mov	r3, r0
 8008cd8:	3330      	adds	r3, #48	; 0x30
 8008cda:	9004      	str	r0, [sp, #16]
 8008cdc:	4641      	mov	r1, r8
 8008cde:	4658      	mov	r0, fp
 8008ce0:	9308      	str	r3, [sp, #32]
 8008ce2:	f000 fba3 	bl	800942c <__mcmp>
 8008ce6:	463a      	mov	r2, r7
 8008ce8:	4681      	mov	r9, r0
 8008cea:	4631      	mov	r1, r6
 8008cec:	4620      	mov	r0, r4
 8008cee:	f000 fbb9 	bl	8009464 <__mdiff>
 8008cf2:	68c2      	ldr	r2, [r0, #12]
 8008cf4:	9b08      	ldr	r3, [sp, #32]
 8008cf6:	4605      	mov	r5, r0
 8008cf8:	bb02      	cbnz	r2, 8008d3c <_dtoa_r+0xa7c>
 8008cfa:	4601      	mov	r1, r0
 8008cfc:	4658      	mov	r0, fp
 8008cfe:	f000 fb95 	bl	800942c <__mcmp>
 8008d02:	9b08      	ldr	r3, [sp, #32]
 8008d04:	4602      	mov	r2, r0
 8008d06:	4629      	mov	r1, r5
 8008d08:	4620      	mov	r0, r4
 8008d0a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8008d0e:	f000 f94f 	bl	8008fb0 <_Bfree>
 8008d12:	9b05      	ldr	r3, [sp, #20]
 8008d14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d16:	9d01      	ldr	r5, [sp, #4]
 8008d18:	ea43 0102 	orr.w	r1, r3, r2
 8008d1c:	9b06      	ldr	r3, [sp, #24]
 8008d1e:	430b      	orrs	r3, r1
 8008d20:	9b08      	ldr	r3, [sp, #32]
 8008d22:	d10d      	bne.n	8008d40 <_dtoa_r+0xa80>
 8008d24:	2b39      	cmp	r3, #57	; 0x39
 8008d26:	d029      	beq.n	8008d7c <_dtoa_r+0xabc>
 8008d28:	f1b9 0f00 	cmp.w	r9, #0
 8008d2c:	dd01      	ble.n	8008d32 <_dtoa_r+0xa72>
 8008d2e:	9b04      	ldr	r3, [sp, #16]
 8008d30:	3331      	adds	r3, #49	; 0x31
 8008d32:	9a02      	ldr	r2, [sp, #8]
 8008d34:	7013      	strb	r3, [r2, #0]
 8008d36:	e774      	b.n	8008c22 <_dtoa_r+0x962>
 8008d38:	4638      	mov	r0, r7
 8008d3a:	e7b9      	b.n	8008cb0 <_dtoa_r+0x9f0>
 8008d3c:	2201      	movs	r2, #1
 8008d3e:	e7e2      	b.n	8008d06 <_dtoa_r+0xa46>
 8008d40:	f1b9 0f00 	cmp.w	r9, #0
 8008d44:	db06      	blt.n	8008d54 <_dtoa_r+0xa94>
 8008d46:	9905      	ldr	r1, [sp, #20]
 8008d48:	ea41 0909 	orr.w	r9, r1, r9
 8008d4c:	9906      	ldr	r1, [sp, #24]
 8008d4e:	ea59 0101 	orrs.w	r1, r9, r1
 8008d52:	d120      	bne.n	8008d96 <_dtoa_r+0xad6>
 8008d54:	2a00      	cmp	r2, #0
 8008d56:	ddec      	ble.n	8008d32 <_dtoa_r+0xa72>
 8008d58:	4659      	mov	r1, fp
 8008d5a:	2201      	movs	r2, #1
 8008d5c:	4620      	mov	r0, r4
 8008d5e:	9301      	str	r3, [sp, #4]
 8008d60:	f000 faf8 	bl	8009354 <__lshift>
 8008d64:	4631      	mov	r1, r6
 8008d66:	4683      	mov	fp, r0
 8008d68:	f000 fb60 	bl	800942c <__mcmp>
 8008d6c:	2800      	cmp	r0, #0
 8008d6e:	9b01      	ldr	r3, [sp, #4]
 8008d70:	dc02      	bgt.n	8008d78 <_dtoa_r+0xab8>
 8008d72:	d1de      	bne.n	8008d32 <_dtoa_r+0xa72>
 8008d74:	07da      	lsls	r2, r3, #31
 8008d76:	d5dc      	bpl.n	8008d32 <_dtoa_r+0xa72>
 8008d78:	2b39      	cmp	r3, #57	; 0x39
 8008d7a:	d1d8      	bne.n	8008d2e <_dtoa_r+0xa6e>
 8008d7c:	9a02      	ldr	r2, [sp, #8]
 8008d7e:	2339      	movs	r3, #57	; 0x39
 8008d80:	7013      	strb	r3, [r2, #0]
 8008d82:	462b      	mov	r3, r5
 8008d84:	461d      	mov	r5, r3
 8008d86:	3b01      	subs	r3, #1
 8008d88:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008d8c:	2a39      	cmp	r2, #57	; 0x39
 8008d8e:	d050      	beq.n	8008e32 <_dtoa_r+0xb72>
 8008d90:	3201      	adds	r2, #1
 8008d92:	701a      	strb	r2, [r3, #0]
 8008d94:	e745      	b.n	8008c22 <_dtoa_r+0x962>
 8008d96:	2a00      	cmp	r2, #0
 8008d98:	dd03      	ble.n	8008da2 <_dtoa_r+0xae2>
 8008d9a:	2b39      	cmp	r3, #57	; 0x39
 8008d9c:	d0ee      	beq.n	8008d7c <_dtoa_r+0xabc>
 8008d9e:	3301      	adds	r3, #1
 8008da0:	e7c7      	b.n	8008d32 <_dtoa_r+0xa72>
 8008da2:	9a01      	ldr	r2, [sp, #4]
 8008da4:	9907      	ldr	r1, [sp, #28]
 8008da6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008daa:	428a      	cmp	r2, r1
 8008dac:	d02a      	beq.n	8008e04 <_dtoa_r+0xb44>
 8008dae:	4659      	mov	r1, fp
 8008db0:	2300      	movs	r3, #0
 8008db2:	220a      	movs	r2, #10
 8008db4:	4620      	mov	r0, r4
 8008db6:	f000 f91d 	bl	8008ff4 <__multadd>
 8008dba:	45b8      	cmp	r8, r7
 8008dbc:	4683      	mov	fp, r0
 8008dbe:	f04f 0300 	mov.w	r3, #0
 8008dc2:	f04f 020a 	mov.w	r2, #10
 8008dc6:	4641      	mov	r1, r8
 8008dc8:	4620      	mov	r0, r4
 8008dca:	d107      	bne.n	8008ddc <_dtoa_r+0xb1c>
 8008dcc:	f000 f912 	bl	8008ff4 <__multadd>
 8008dd0:	4680      	mov	r8, r0
 8008dd2:	4607      	mov	r7, r0
 8008dd4:	9b01      	ldr	r3, [sp, #4]
 8008dd6:	3301      	adds	r3, #1
 8008dd8:	9301      	str	r3, [sp, #4]
 8008dda:	e775      	b.n	8008cc8 <_dtoa_r+0xa08>
 8008ddc:	f000 f90a 	bl	8008ff4 <__multadd>
 8008de0:	4639      	mov	r1, r7
 8008de2:	4680      	mov	r8, r0
 8008de4:	2300      	movs	r3, #0
 8008de6:	220a      	movs	r2, #10
 8008de8:	4620      	mov	r0, r4
 8008dea:	f000 f903 	bl	8008ff4 <__multadd>
 8008dee:	4607      	mov	r7, r0
 8008df0:	e7f0      	b.n	8008dd4 <_dtoa_r+0xb14>
 8008df2:	f1b9 0f00 	cmp.w	r9, #0
 8008df6:	9a00      	ldr	r2, [sp, #0]
 8008df8:	bfcc      	ite	gt
 8008dfa:	464d      	movgt	r5, r9
 8008dfc:	2501      	movle	r5, #1
 8008dfe:	4415      	add	r5, r2
 8008e00:	f04f 0800 	mov.w	r8, #0
 8008e04:	4659      	mov	r1, fp
 8008e06:	2201      	movs	r2, #1
 8008e08:	4620      	mov	r0, r4
 8008e0a:	9301      	str	r3, [sp, #4]
 8008e0c:	f000 faa2 	bl	8009354 <__lshift>
 8008e10:	4631      	mov	r1, r6
 8008e12:	4683      	mov	fp, r0
 8008e14:	f000 fb0a 	bl	800942c <__mcmp>
 8008e18:	2800      	cmp	r0, #0
 8008e1a:	dcb2      	bgt.n	8008d82 <_dtoa_r+0xac2>
 8008e1c:	d102      	bne.n	8008e24 <_dtoa_r+0xb64>
 8008e1e:	9b01      	ldr	r3, [sp, #4]
 8008e20:	07db      	lsls	r3, r3, #31
 8008e22:	d4ae      	bmi.n	8008d82 <_dtoa_r+0xac2>
 8008e24:	462b      	mov	r3, r5
 8008e26:	461d      	mov	r5, r3
 8008e28:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008e2c:	2a30      	cmp	r2, #48	; 0x30
 8008e2e:	d0fa      	beq.n	8008e26 <_dtoa_r+0xb66>
 8008e30:	e6f7      	b.n	8008c22 <_dtoa_r+0x962>
 8008e32:	9a00      	ldr	r2, [sp, #0]
 8008e34:	429a      	cmp	r2, r3
 8008e36:	d1a5      	bne.n	8008d84 <_dtoa_r+0xac4>
 8008e38:	f10a 0a01 	add.w	sl, sl, #1
 8008e3c:	2331      	movs	r3, #49	; 0x31
 8008e3e:	e779      	b.n	8008d34 <_dtoa_r+0xa74>
 8008e40:	4b13      	ldr	r3, [pc, #76]	; (8008e90 <_dtoa_r+0xbd0>)
 8008e42:	f7ff baaf 	b.w	80083a4 <_dtoa_r+0xe4>
 8008e46:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	f47f aa86 	bne.w	800835a <_dtoa_r+0x9a>
 8008e4e:	4b11      	ldr	r3, [pc, #68]	; (8008e94 <_dtoa_r+0xbd4>)
 8008e50:	f7ff baa8 	b.w	80083a4 <_dtoa_r+0xe4>
 8008e54:	f1b9 0f00 	cmp.w	r9, #0
 8008e58:	dc03      	bgt.n	8008e62 <_dtoa_r+0xba2>
 8008e5a:	9b05      	ldr	r3, [sp, #20]
 8008e5c:	2b02      	cmp	r3, #2
 8008e5e:	f73f aec9 	bgt.w	8008bf4 <_dtoa_r+0x934>
 8008e62:	9d00      	ldr	r5, [sp, #0]
 8008e64:	4631      	mov	r1, r6
 8008e66:	4658      	mov	r0, fp
 8008e68:	f7ff f99e 	bl	80081a8 <quorem>
 8008e6c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008e70:	f805 3b01 	strb.w	r3, [r5], #1
 8008e74:	9a00      	ldr	r2, [sp, #0]
 8008e76:	1aaa      	subs	r2, r5, r2
 8008e78:	4591      	cmp	r9, r2
 8008e7a:	ddba      	ble.n	8008df2 <_dtoa_r+0xb32>
 8008e7c:	4659      	mov	r1, fp
 8008e7e:	2300      	movs	r3, #0
 8008e80:	220a      	movs	r2, #10
 8008e82:	4620      	mov	r0, r4
 8008e84:	f000 f8b6 	bl	8008ff4 <__multadd>
 8008e88:	4683      	mov	fp, r0
 8008e8a:	e7eb      	b.n	8008e64 <_dtoa_r+0xba4>
 8008e8c:	0800da43 	.word	0x0800da43
 8008e90:	0800d99c 	.word	0x0800d99c
 8008e94:	0800d9c0 	.word	0x0800d9c0

08008e98 <_fstat_r>:
 8008e98:	b538      	push	{r3, r4, r5, lr}
 8008e9a:	4d07      	ldr	r5, [pc, #28]	; (8008eb8 <_fstat_r+0x20>)
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	4604      	mov	r4, r0
 8008ea0:	4608      	mov	r0, r1
 8008ea2:	4611      	mov	r1, r2
 8008ea4:	602b      	str	r3, [r5, #0]
 8008ea6:	f7f8 fd88 	bl	80019ba <_fstat>
 8008eaa:	1c43      	adds	r3, r0, #1
 8008eac:	d102      	bne.n	8008eb4 <_fstat_r+0x1c>
 8008eae:	682b      	ldr	r3, [r5, #0]
 8008eb0:	b103      	cbz	r3, 8008eb4 <_fstat_r+0x1c>
 8008eb2:	6023      	str	r3, [r4, #0]
 8008eb4:	bd38      	pop	{r3, r4, r5, pc}
 8008eb6:	bf00      	nop
 8008eb8:	2000a44c 	.word	0x2000a44c

08008ebc <_isatty_r>:
 8008ebc:	b538      	push	{r3, r4, r5, lr}
 8008ebe:	4d06      	ldr	r5, [pc, #24]	; (8008ed8 <_isatty_r+0x1c>)
 8008ec0:	2300      	movs	r3, #0
 8008ec2:	4604      	mov	r4, r0
 8008ec4:	4608      	mov	r0, r1
 8008ec6:	602b      	str	r3, [r5, #0]
 8008ec8:	f7f8 fd87 	bl	80019da <_isatty>
 8008ecc:	1c43      	adds	r3, r0, #1
 8008ece:	d102      	bne.n	8008ed6 <_isatty_r+0x1a>
 8008ed0:	682b      	ldr	r3, [r5, #0]
 8008ed2:	b103      	cbz	r3, 8008ed6 <_isatty_r+0x1a>
 8008ed4:	6023      	str	r3, [r4, #0]
 8008ed6:	bd38      	pop	{r3, r4, r5, pc}
 8008ed8:	2000a44c 	.word	0x2000a44c

08008edc <_localeconv_r>:
 8008edc:	4800      	ldr	r0, [pc, #0]	; (8008ee0 <_localeconv_r+0x4>)
 8008ede:	4770      	bx	lr
 8008ee0:	20000170 	.word	0x20000170

08008ee4 <_lseek_r>:
 8008ee4:	b538      	push	{r3, r4, r5, lr}
 8008ee6:	4d07      	ldr	r5, [pc, #28]	; (8008f04 <_lseek_r+0x20>)
 8008ee8:	4604      	mov	r4, r0
 8008eea:	4608      	mov	r0, r1
 8008eec:	4611      	mov	r1, r2
 8008eee:	2200      	movs	r2, #0
 8008ef0:	602a      	str	r2, [r5, #0]
 8008ef2:	461a      	mov	r2, r3
 8008ef4:	f7f8 fd7c 	bl	80019f0 <_lseek>
 8008ef8:	1c43      	adds	r3, r0, #1
 8008efa:	d102      	bne.n	8008f02 <_lseek_r+0x1e>
 8008efc:	682b      	ldr	r3, [r5, #0]
 8008efe:	b103      	cbz	r3, 8008f02 <_lseek_r+0x1e>
 8008f00:	6023      	str	r3, [r4, #0]
 8008f02:	bd38      	pop	{r3, r4, r5, pc}
 8008f04:	2000a44c 	.word	0x2000a44c

08008f08 <malloc>:
 8008f08:	4b02      	ldr	r3, [pc, #8]	; (8008f14 <malloc+0xc>)
 8008f0a:	4601      	mov	r1, r0
 8008f0c:	6818      	ldr	r0, [r3, #0]
 8008f0e:	f7fe ba8f 	b.w	8007430 <_malloc_r>
 8008f12:	bf00      	nop
 8008f14:	2000001c 	.word	0x2000001c

08008f18 <__malloc_lock>:
 8008f18:	4801      	ldr	r0, [pc, #4]	; (8008f20 <__malloc_lock+0x8>)
 8008f1a:	f7fe b9bc 	b.w	8007296 <__retarget_lock_acquire_recursive>
 8008f1e:	bf00      	nop
 8008f20:	2000a444 	.word	0x2000a444

08008f24 <__malloc_unlock>:
 8008f24:	4801      	ldr	r0, [pc, #4]	; (8008f2c <__malloc_unlock+0x8>)
 8008f26:	f7fe b9b7 	b.w	8007298 <__retarget_lock_release_recursive>
 8008f2a:	bf00      	nop
 8008f2c:	2000a444 	.word	0x2000a444

08008f30 <_Balloc>:
 8008f30:	b570      	push	{r4, r5, r6, lr}
 8008f32:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008f34:	4604      	mov	r4, r0
 8008f36:	460d      	mov	r5, r1
 8008f38:	b976      	cbnz	r6, 8008f58 <_Balloc+0x28>
 8008f3a:	2010      	movs	r0, #16
 8008f3c:	f7ff ffe4 	bl	8008f08 <malloc>
 8008f40:	4602      	mov	r2, r0
 8008f42:	6260      	str	r0, [r4, #36]	; 0x24
 8008f44:	b920      	cbnz	r0, 8008f50 <_Balloc+0x20>
 8008f46:	4b18      	ldr	r3, [pc, #96]	; (8008fa8 <_Balloc+0x78>)
 8008f48:	4818      	ldr	r0, [pc, #96]	; (8008fac <_Balloc+0x7c>)
 8008f4a:	2166      	movs	r1, #102	; 0x66
 8008f4c:	f001 faea 	bl	800a524 <__assert_func>
 8008f50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f54:	6006      	str	r6, [r0, #0]
 8008f56:	60c6      	str	r6, [r0, #12]
 8008f58:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008f5a:	68f3      	ldr	r3, [r6, #12]
 8008f5c:	b183      	cbz	r3, 8008f80 <_Balloc+0x50>
 8008f5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f60:	68db      	ldr	r3, [r3, #12]
 8008f62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008f66:	b9b8      	cbnz	r0, 8008f98 <_Balloc+0x68>
 8008f68:	2101      	movs	r1, #1
 8008f6a:	fa01 f605 	lsl.w	r6, r1, r5
 8008f6e:	1d72      	adds	r2, r6, #5
 8008f70:	0092      	lsls	r2, r2, #2
 8008f72:	4620      	mov	r0, r4
 8008f74:	f000 fb5a 	bl	800962c <_calloc_r>
 8008f78:	b160      	cbz	r0, 8008f94 <_Balloc+0x64>
 8008f7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008f7e:	e00e      	b.n	8008f9e <_Balloc+0x6e>
 8008f80:	2221      	movs	r2, #33	; 0x21
 8008f82:	2104      	movs	r1, #4
 8008f84:	4620      	mov	r0, r4
 8008f86:	f000 fb51 	bl	800962c <_calloc_r>
 8008f8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f8c:	60f0      	str	r0, [r6, #12]
 8008f8e:	68db      	ldr	r3, [r3, #12]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d1e4      	bne.n	8008f5e <_Balloc+0x2e>
 8008f94:	2000      	movs	r0, #0
 8008f96:	bd70      	pop	{r4, r5, r6, pc}
 8008f98:	6802      	ldr	r2, [r0, #0]
 8008f9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008fa4:	e7f7      	b.n	8008f96 <_Balloc+0x66>
 8008fa6:	bf00      	nop
 8008fa8:	0800d9cd 	.word	0x0800d9cd
 8008fac:	0800da54 	.word	0x0800da54

08008fb0 <_Bfree>:
 8008fb0:	b570      	push	{r4, r5, r6, lr}
 8008fb2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008fb4:	4605      	mov	r5, r0
 8008fb6:	460c      	mov	r4, r1
 8008fb8:	b976      	cbnz	r6, 8008fd8 <_Bfree+0x28>
 8008fba:	2010      	movs	r0, #16
 8008fbc:	f7ff ffa4 	bl	8008f08 <malloc>
 8008fc0:	4602      	mov	r2, r0
 8008fc2:	6268      	str	r0, [r5, #36]	; 0x24
 8008fc4:	b920      	cbnz	r0, 8008fd0 <_Bfree+0x20>
 8008fc6:	4b09      	ldr	r3, [pc, #36]	; (8008fec <_Bfree+0x3c>)
 8008fc8:	4809      	ldr	r0, [pc, #36]	; (8008ff0 <_Bfree+0x40>)
 8008fca:	218a      	movs	r1, #138	; 0x8a
 8008fcc:	f001 faaa 	bl	800a524 <__assert_func>
 8008fd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008fd4:	6006      	str	r6, [r0, #0]
 8008fd6:	60c6      	str	r6, [r0, #12]
 8008fd8:	b13c      	cbz	r4, 8008fea <_Bfree+0x3a>
 8008fda:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008fdc:	6862      	ldr	r2, [r4, #4]
 8008fde:	68db      	ldr	r3, [r3, #12]
 8008fe0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008fe4:	6021      	str	r1, [r4, #0]
 8008fe6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008fea:	bd70      	pop	{r4, r5, r6, pc}
 8008fec:	0800d9cd 	.word	0x0800d9cd
 8008ff0:	0800da54 	.word	0x0800da54

08008ff4 <__multadd>:
 8008ff4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ff8:	690e      	ldr	r6, [r1, #16]
 8008ffa:	4607      	mov	r7, r0
 8008ffc:	4698      	mov	r8, r3
 8008ffe:	460c      	mov	r4, r1
 8009000:	f101 0014 	add.w	r0, r1, #20
 8009004:	2300      	movs	r3, #0
 8009006:	6805      	ldr	r5, [r0, #0]
 8009008:	b2a9      	uxth	r1, r5
 800900a:	fb02 8101 	mla	r1, r2, r1, r8
 800900e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8009012:	0c2d      	lsrs	r5, r5, #16
 8009014:	fb02 c505 	mla	r5, r2, r5, ip
 8009018:	b289      	uxth	r1, r1
 800901a:	3301      	adds	r3, #1
 800901c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009020:	429e      	cmp	r6, r3
 8009022:	f840 1b04 	str.w	r1, [r0], #4
 8009026:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800902a:	dcec      	bgt.n	8009006 <__multadd+0x12>
 800902c:	f1b8 0f00 	cmp.w	r8, #0
 8009030:	d022      	beq.n	8009078 <__multadd+0x84>
 8009032:	68a3      	ldr	r3, [r4, #8]
 8009034:	42b3      	cmp	r3, r6
 8009036:	dc19      	bgt.n	800906c <__multadd+0x78>
 8009038:	6861      	ldr	r1, [r4, #4]
 800903a:	4638      	mov	r0, r7
 800903c:	3101      	adds	r1, #1
 800903e:	f7ff ff77 	bl	8008f30 <_Balloc>
 8009042:	4605      	mov	r5, r0
 8009044:	b928      	cbnz	r0, 8009052 <__multadd+0x5e>
 8009046:	4602      	mov	r2, r0
 8009048:	4b0d      	ldr	r3, [pc, #52]	; (8009080 <__multadd+0x8c>)
 800904a:	480e      	ldr	r0, [pc, #56]	; (8009084 <__multadd+0x90>)
 800904c:	21b5      	movs	r1, #181	; 0xb5
 800904e:	f001 fa69 	bl	800a524 <__assert_func>
 8009052:	6922      	ldr	r2, [r4, #16]
 8009054:	3202      	adds	r2, #2
 8009056:	f104 010c 	add.w	r1, r4, #12
 800905a:	0092      	lsls	r2, r2, #2
 800905c:	300c      	adds	r0, #12
 800905e:	f7fe f981 	bl	8007364 <memcpy>
 8009062:	4621      	mov	r1, r4
 8009064:	4638      	mov	r0, r7
 8009066:	f7ff ffa3 	bl	8008fb0 <_Bfree>
 800906a:	462c      	mov	r4, r5
 800906c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009070:	3601      	adds	r6, #1
 8009072:	f8c3 8014 	str.w	r8, [r3, #20]
 8009076:	6126      	str	r6, [r4, #16]
 8009078:	4620      	mov	r0, r4
 800907a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800907e:	bf00      	nop
 8009080:	0800da43 	.word	0x0800da43
 8009084:	0800da54 	.word	0x0800da54

08009088 <__hi0bits>:
 8009088:	0c03      	lsrs	r3, r0, #16
 800908a:	041b      	lsls	r3, r3, #16
 800908c:	b9d3      	cbnz	r3, 80090c4 <__hi0bits+0x3c>
 800908e:	0400      	lsls	r0, r0, #16
 8009090:	2310      	movs	r3, #16
 8009092:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009096:	bf04      	itt	eq
 8009098:	0200      	lsleq	r0, r0, #8
 800909a:	3308      	addeq	r3, #8
 800909c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80090a0:	bf04      	itt	eq
 80090a2:	0100      	lsleq	r0, r0, #4
 80090a4:	3304      	addeq	r3, #4
 80090a6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80090aa:	bf04      	itt	eq
 80090ac:	0080      	lsleq	r0, r0, #2
 80090ae:	3302      	addeq	r3, #2
 80090b0:	2800      	cmp	r0, #0
 80090b2:	db05      	blt.n	80090c0 <__hi0bits+0x38>
 80090b4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80090b8:	f103 0301 	add.w	r3, r3, #1
 80090bc:	bf08      	it	eq
 80090be:	2320      	moveq	r3, #32
 80090c0:	4618      	mov	r0, r3
 80090c2:	4770      	bx	lr
 80090c4:	2300      	movs	r3, #0
 80090c6:	e7e4      	b.n	8009092 <__hi0bits+0xa>

080090c8 <__lo0bits>:
 80090c8:	6803      	ldr	r3, [r0, #0]
 80090ca:	f013 0207 	ands.w	r2, r3, #7
 80090ce:	4601      	mov	r1, r0
 80090d0:	d00b      	beq.n	80090ea <__lo0bits+0x22>
 80090d2:	07da      	lsls	r2, r3, #31
 80090d4:	d424      	bmi.n	8009120 <__lo0bits+0x58>
 80090d6:	0798      	lsls	r0, r3, #30
 80090d8:	bf49      	itett	mi
 80090da:	085b      	lsrmi	r3, r3, #1
 80090dc:	089b      	lsrpl	r3, r3, #2
 80090de:	2001      	movmi	r0, #1
 80090e0:	600b      	strmi	r3, [r1, #0]
 80090e2:	bf5c      	itt	pl
 80090e4:	600b      	strpl	r3, [r1, #0]
 80090e6:	2002      	movpl	r0, #2
 80090e8:	4770      	bx	lr
 80090ea:	b298      	uxth	r0, r3
 80090ec:	b9b0      	cbnz	r0, 800911c <__lo0bits+0x54>
 80090ee:	0c1b      	lsrs	r3, r3, #16
 80090f0:	2010      	movs	r0, #16
 80090f2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80090f6:	bf04      	itt	eq
 80090f8:	0a1b      	lsreq	r3, r3, #8
 80090fa:	3008      	addeq	r0, #8
 80090fc:	071a      	lsls	r2, r3, #28
 80090fe:	bf04      	itt	eq
 8009100:	091b      	lsreq	r3, r3, #4
 8009102:	3004      	addeq	r0, #4
 8009104:	079a      	lsls	r2, r3, #30
 8009106:	bf04      	itt	eq
 8009108:	089b      	lsreq	r3, r3, #2
 800910a:	3002      	addeq	r0, #2
 800910c:	07da      	lsls	r2, r3, #31
 800910e:	d403      	bmi.n	8009118 <__lo0bits+0x50>
 8009110:	085b      	lsrs	r3, r3, #1
 8009112:	f100 0001 	add.w	r0, r0, #1
 8009116:	d005      	beq.n	8009124 <__lo0bits+0x5c>
 8009118:	600b      	str	r3, [r1, #0]
 800911a:	4770      	bx	lr
 800911c:	4610      	mov	r0, r2
 800911e:	e7e8      	b.n	80090f2 <__lo0bits+0x2a>
 8009120:	2000      	movs	r0, #0
 8009122:	4770      	bx	lr
 8009124:	2020      	movs	r0, #32
 8009126:	4770      	bx	lr

08009128 <__i2b>:
 8009128:	b510      	push	{r4, lr}
 800912a:	460c      	mov	r4, r1
 800912c:	2101      	movs	r1, #1
 800912e:	f7ff feff 	bl	8008f30 <_Balloc>
 8009132:	4602      	mov	r2, r0
 8009134:	b928      	cbnz	r0, 8009142 <__i2b+0x1a>
 8009136:	4b05      	ldr	r3, [pc, #20]	; (800914c <__i2b+0x24>)
 8009138:	4805      	ldr	r0, [pc, #20]	; (8009150 <__i2b+0x28>)
 800913a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800913e:	f001 f9f1 	bl	800a524 <__assert_func>
 8009142:	2301      	movs	r3, #1
 8009144:	6144      	str	r4, [r0, #20]
 8009146:	6103      	str	r3, [r0, #16]
 8009148:	bd10      	pop	{r4, pc}
 800914a:	bf00      	nop
 800914c:	0800da43 	.word	0x0800da43
 8009150:	0800da54 	.word	0x0800da54

08009154 <__multiply>:
 8009154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009158:	4614      	mov	r4, r2
 800915a:	690a      	ldr	r2, [r1, #16]
 800915c:	6923      	ldr	r3, [r4, #16]
 800915e:	429a      	cmp	r2, r3
 8009160:	bfb8      	it	lt
 8009162:	460b      	movlt	r3, r1
 8009164:	460d      	mov	r5, r1
 8009166:	bfbc      	itt	lt
 8009168:	4625      	movlt	r5, r4
 800916a:	461c      	movlt	r4, r3
 800916c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8009170:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009174:	68ab      	ldr	r3, [r5, #8]
 8009176:	6869      	ldr	r1, [r5, #4]
 8009178:	eb0a 0709 	add.w	r7, sl, r9
 800917c:	42bb      	cmp	r3, r7
 800917e:	b085      	sub	sp, #20
 8009180:	bfb8      	it	lt
 8009182:	3101      	addlt	r1, #1
 8009184:	f7ff fed4 	bl	8008f30 <_Balloc>
 8009188:	b930      	cbnz	r0, 8009198 <__multiply+0x44>
 800918a:	4602      	mov	r2, r0
 800918c:	4b42      	ldr	r3, [pc, #264]	; (8009298 <__multiply+0x144>)
 800918e:	4843      	ldr	r0, [pc, #268]	; (800929c <__multiply+0x148>)
 8009190:	f240 115d 	movw	r1, #349	; 0x15d
 8009194:	f001 f9c6 	bl	800a524 <__assert_func>
 8009198:	f100 0614 	add.w	r6, r0, #20
 800919c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80091a0:	4633      	mov	r3, r6
 80091a2:	2200      	movs	r2, #0
 80091a4:	4543      	cmp	r3, r8
 80091a6:	d31e      	bcc.n	80091e6 <__multiply+0x92>
 80091a8:	f105 0c14 	add.w	ip, r5, #20
 80091ac:	f104 0314 	add.w	r3, r4, #20
 80091b0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80091b4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80091b8:	9202      	str	r2, [sp, #8]
 80091ba:	ebac 0205 	sub.w	r2, ip, r5
 80091be:	3a15      	subs	r2, #21
 80091c0:	f022 0203 	bic.w	r2, r2, #3
 80091c4:	3204      	adds	r2, #4
 80091c6:	f105 0115 	add.w	r1, r5, #21
 80091ca:	458c      	cmp	ip, r1
 80091cc:	bf38      	it	cc
 80091ce:	2204      	movcc	r2, #4
 80091d0:	9201      	str	r2, [sp, #4]
 80091d2:	9a02      	ldr	r2, [sp, #8]
 80091d4:	9303      	str	r3, [sp, #12]
 80091d6:	429a      	cmp	r2, r3
 80091d8:	d808      	bhi.n	80091ec <__multiply+0x98>
 80091da:	2f00      	cmp	r7, #0
 80091dc:	dc55      	bgt.n	800928a <__multiply+0x136>
 80091de:	6107      	str	r7, [r0, #16]
 80091e0:	b005      	add	sp, #20
 80091e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091e6:	f843 2b04 	str.w	r2, [r3], #4
 80091ea:	e7db      	b.n	80091a4 <__multiply+0x50>
 80091ec:	f8b3 a000 	ldrh.w	sl, [r3]
 80091f0:	f1ba 0f00 	cmp.w	sl, #0
 80091f4:	d020      	beq.n	8009238 <__multiply+0xe4>
 80091f6:	f105 0e14 	add.w	lr, r5, #20
 80091fa:	46b1      	mov	r9, r6
 80091fc:	2200      	movs	r2, #0
 80091fe:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009202:	f8d9 b000 	ldr.w	fp, [r9]
 8009206:	b2a1      	uxth	r1, r4
 8009208:	fa1f fb8b 	uxth.w	fp, fp
 800920c:	fb0a b101 	mla	r1, sl, r1, fp
 8009210:	4411      	add	r1, r2
 8009212:	f8d9 2000 	ldr.w	r2, [r9]
 8009216:	0c24      	lsrs	r4, r4, #16
 8009218:	0c12      	lsrs	r2, r2, #16
 800921a:	fb0a 2404 	mla	r4, sl, r4, r2
 800921e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8009222:	b289      	uxth	r1, r1
 8009224:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009228:	45f4      	cmp	ip, lr
 800922a:	f849 1b04 	str.w	r1, [r9], #4
 800922e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009232:	d8e4      	bhi.n	80091fe <__multiply+0xaa>
 8009234:	9901      	ldr	r1, [sp, #4]
 8009236:	5072      	str	r2, [r6, r1]
 8009238:	9a03      	ldr	r2, [sp, #12]
 800923a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800923e:	3304      	adds	r3, #4
 8009240:	f1b9 0f00 	cmp.w	r9, #0
 8009244:	d01f      	beq.n	8009286 <__multiply+0x132>
 8009246:	6834      	ldr	r4, [r6, #0]
 8009248:	f105 0114 	add.w	r1, r5, #20
 800924c:	46b6      	mov	lr, r6
 800924e:	f04f 0a00 	mov.w	sl, #0
 8009252:	880a      	ldrh	r2, [r1, #0]
 8009254:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009258:	fb09 b202 	mla	r2, r9, r2, fp
 800925c:	4492      	add	sl, r2
 800925e:	b2a4      	uxth	r4, r4
 8009260:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8009264:	f84e 4b04 	str.w	r4, [lr], #4
 8009268:	f851 4b04 	ldr.w	r4, [r1], #4
 800926c:	f8be 2000 	ldrh.w	r2, [lr]
 8009270:	0c24      	lsrs	r4, r4, #16
 8009272:	fb09 2404 	mla	r4, r9, r4, r2
 8009276:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800927a:	458c      	cmp	ip, r1
 800927c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009280:	d8e7      	bhi.n	8009252 <__multiply+0xfe>
 8009282:	9a01      	ldr	r2, [sp, #4]
 8009284:	50b4      	str	r4, [r6, r2]
 8009286:	3604      	adds	r6, #4
 8009288:	e7a3      	b.n	80091d2 <__multiply+0x7e>
 800928a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800928e:	2b00      	cmp	r3, #0
 8009290:	d1a5      	bne.n	80091de <__multiply+0x8a>
 8009292:	3f01      	subs	r7, #1
 8009294:	e7a1      	b.n	80091da <__multiply+0x86>
 8009296:	bf00      	nop
 8009298:	0800da43 	.word	0x0800da43
 800929c:	0800da54 	.word	0x0800da54

080092a0 <__pow5mult>:
 80092a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092a4:	4615      	mov	r5, r2
 80092a6:	f012 0203 	ands.w	r2, r2, #3
 80092aa:	4606      	mov	r6, r0
 80092ac:	460f      	mov	r7, r1
 80092ae:	d007      	beq.n	80092c0 <__pow5mult+0x20>
 80092b0:	4c25      	ldr	r4, [pc, #148]	; (8009348 <__pow5mult+0xa8>)
 80092b2:	3a01      	subs	r2, #1
 80092b4:	2300      	movs	r3, #0
 80092b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80092ba:	f7ff fe9b 	bl	8008ff4 <__multadd>
 80092be:	4607      	mov	r7, r0
 80092c0:	10ad      	asrs	r5, r5, #2
 80092c2:	d03d      	beq.n	8009340 <__pow5mult+0xa0>
 80092c4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80092c6:	b97c      	cbnz	r4, 80092e8 <__pow5mult+0x48>
 80092c8:	2010      	movs	r0, #16
 80092ca:	f7ff fe1d 	bl	8008f08 <malloc>
 80092ce:	4602      	mov	r2, r0
 80092d0:	6270      	str	r0, [r6, #36]	; 0x24
 80092d2:	b928      	cbnz	r0, 80092e0 <__pow5mult+0x40>
 80092d4:	4b1d      	ldr	r3, [pc, #116]	; (800934c <__pow5mult+0xac>)
 80092d6:	481e      	ldr	r0, [pc, #120]	; (8009350 <__pow5mult+0xb0>)
 80092d8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80092dc:	f001 f922 	bl	800a524 <__assert_func>
 80092e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80092e4:	6004      	str	r4, [r0, #0]
 80092e6:	60c4      	str	r4, [r0, #12]
 80092e8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80092ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80092f0:	b94c      	cbnz	r4, 8009306 <__pow5mult+0x66>
 80092f2:	f240 2171 	movw	r1, #625	; 0x271
 80092f6:	4630      	mov	r0, r6
 80092f8:	f7ff ff16 	bl	8009128 <__i2b>
 80092fc:	2300      	movs	r3, #0
 80092fe:	f8c8 0008 	str.w	r0, [r8, #8]
 8009302:	4604      	mov	r4, r0
 8009304:	6003      	str	r3, [r0, #0]
 8009306:	f04f 0900 	mov.w	r9, #0
 800930a:	07eb      	lsls	r3, r5, #31
 800930c:	d50a      	bpl.n	8009324 <__pow5mult+0x84>
 800930e:	4639      	mov	r1, r7
 8009310:	4622      	mov	r2, r4
 8009312:	4630      	mov	r0, r6
 8009314:	f7ff ff1e 	bl	8009154 <__multiply>
 8009318:	4639      	mov	r1, r7
 800931a:	4680      	mov	r8, r0
 800931c:	4630      	mov	r0, r6
 800931e:	f7ff fe47 	bl	8008fb0 <_Bfree>
 8009322:	4647      	mov	r7, r8
 8009324:	106d      	asrs	r5, r5, #1
 8009326:	d00b      	beq.n	8009340 <__pow5mult+0xa0>
 8009328:	6820      	ldr	r0, [r4, #0]
 800932a:	b938      	cbnz	r0, 800933c <__pow5mult+0x9c>
 800932c:	4622      	mov	r2, r4
 800932e:	4621      	mov	r1, r4
 8009330:	4630      	mov	r0, r6
 8009332:	f7ff ff0f 	bl	8009154 <__multiply>
 8009336:	6020      	str	r0, [r4, #0]
 8009338:	f8c0 9000 	str.w	r9, [r0]
 800933c:	4604      	mov	r4, r0
 800933e:	e7e4      	b.n	800930a <__pow5mult+0x6a>
 8009340:	4638      	mov	r0, r7
 8009342:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009346:	bf00      	nop
 8009348:	0800dba8 	.word	0x0800dba8
 800934c:	0800d9cd 	.word	0x0800d9cd
 8009350:	0800da54 	.word	0x0800da54

08009354 <__lshift>:
 8009354:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009358:	460c      	mov	r4, r1
 800935a:	6849      	ldr	r1, [r1, #4]
 800935c:	6923      	ldr	r3, [r4, #16]
 800935e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009362:	68a3      	ldr	r3, [r4, #8]
 8009364:	4607      	mov	r7, r0
 8009366:	4691      	mov	r9, r2
 8009368:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800936c:	f108 0601 	add.w	r6, r8, #1
 8009370:	42b3      	cmp	r3, r6
 8009372:	db0b      	blt.n	800938c <__lshift+0x38>
 8009374:	4638      	mov	r0, r7
 8009376:	f7ff fddb 	bl	8008f30 <_Balloc>
 800937a:	4605      	mov	r5, r0
 800937c:	b948      	cbnz	r0, 8009392 <__lshift+0x3e>
 800937e:	4602      	mov	r2, r0
 8009380:	4b28      	ldr	r3, [pc, #160]	; (8009424 <__lshift+0xd0>)
 8009382:	4829      	ldr	r0, [pc, #164]	; (8009428 <__lshift+0xd4>)
 8009384:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009388:	f001 f8cc 	bl	800a524 <__assert_func>
 800938c:	3101      	adds	r1, #1
 800938e:	005b      	lsls	r3, r3, #1
 8009390:	e7ee      	b.n	8009370 <__lshift+0x1c>
 8009392:	2300      	movs	r3, #0
 8009394:	f100 0114 	add.w	r1, r0, #20
 8009398:	f100 0210 	add.w	r2, r0, #16
 800939c:	4618      	mov	r0, r3
 800939e:	4553      	cmp	r3, sl
 80093a0:	db33      	blt.n	800940a <__lshift+0xb6>
 80093a2:	6920      	ldr	r0, [r4, #16]
 80093a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80093a8:	f104 0314 	add.w	r3, r4, #20
 80093ac:	f019 091f 	ands.w	r9, r9, #31
 80093b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80093b4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80093b8:	d02b      	beq.n	8009412 <__lshift+0xbe>
 80093ba:	f1c9 0e20 	rsb	lr, r9, #32
 80093be:	468a      	mov	sl, r1
 80093c0:	2200      	movs	r2, #0
 80093c2:	6818      	ldr	r0, [r3, #0]
 80093c4:	fa00 f009 	lsl.w	r0, r0, r9
 80093c8:	4302      	orrs	r2, r0
 80093ca:	f84a 2b04 	str.w	r2, [sl], #4
 80093ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80093d2:	459c      	cmp	ip, r3
 80093d4:	fa22 f20e 	lsr.w	r2, r2, lr
 80093d8:	d8f3      	bhi.n	80093c2 <__lshift+0x6e>
 80093da:	ebac 0304 	sub.w	r3, ip, r4
 80093de:	3b15      	subs	r3, #21
 80093e0:	f023 0303 	bic.w	r3, r3, #3
 80093e4:	3304      	adds	r3, #4
 80093e6:	f104 0015 	add.w	r0, r4, #21
 80093ea:	4584      	cmp	ip, r0
 80093ec:	bf38      	it	cc
 80093ee:	2304      	movcc	r3, #4
 80093f0:	50ca      	str	r2, [r1, r3]
 80093f2:	b10a      	cbz	r2, 80093f8 <__lshift+0xa4>
 80093f4:	f108 0602 	add.w	r6, r8, #2
 80093f8:	3e01      	subs	r6, #1
 80093fa:	4638      	mov	r0, r7
 80093fc:	612e      	str	r6, [r5, #16]
 80093fe:	4621      	mov	r1, r4
 8009400:	f7ff fdd6 	bl	8008fb0 <_Bfree>
 8009404:	4628      	mov	r0, r5
 8009406:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800940a:	f842 0f04 	str.w	r0, [r2, #4]!
 800940e:	3301      	adds	r3, #1
 8009410:	e7c5      	b.n	800939e <__lshift+0x4a>
 8009412:	3904      	subs	r1, #4
 8009414:	f853 2b04 	ldr.w	r2, [r3], #4
 8009418:	f841 2f04 	str.w	r2, [r1, #4]!
 800941c:	459c      	cmp	ip, r3
 800941e:	d8f9      	bhi.n	8009414 <__lshift+0xc0>
 8009420:	e7ea      	b.n	80093f8 <__lshift+0xa4>
 8009422:	bf00      	nop
 8009424:	0800da43 	.word	0x0800da43
 8009428:	0800da54 	.word	0x0800da54

0800942c <__mcmp>:
 800942c:	b530      	push	{r4, r5, lr}
 800942e:	6902      	ldr	r2, [r0, #16]
 8009430:	690c      	ldr	r4, [r1, #16]
 8009432:	1b12      	subs	r2, r2, r4
 8009434:	d10e      	bne.n	8009454 <__mcmp+0x28>
 8009436:	f100 0314 	add.w	r3, r0, #20
 800943a:	3114      	adds	r1, #20
 800943c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009440:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009444:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009448:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800944c:	42a5      	cmp	r5, r4
 800944e:	d003      	beq.n	8009458 <__mcmp+0x2c>
 8009450:	d305      	bcc.n	800945e <__mcmp+0x32>
 8009452:	2201      	movs	r2, #1
 8009454:	4610      	mov	r0, r2
 8009456:	bd30      	pop	{r4, r5, pc}
 8009458:	4283      	cmp	r3, r0
 800945a:	d3f3      	bcc.n	8009444 <__mcmp+0x18>
 800945c:	e7fa      	b.n	8009454 <__mcmp+0x28>
 800945e:	f04f 32ff 	mov.w	r2, #4294967295
 8009462:	e7f7      	b.n	8009454 <__mcmp+0x28>

08009464 <__mdiff>:
 8009464:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009468:	460c      	mov	r4, r1
 800946a:	4606      	mov	r6, r0
 800946c:	4611      	mov	r1, r2
 800946e:	4620      	mov	r0, r4
 8009470:	4617      	mov	r7, r2
 8009472:	f7ff ffdb 	bl	800942c <__mcmp>
 8009476:	1e05      	subs	r5, r0, #0
 8009478:	d110      	bne.n	800949c <__mdiff+0x38>
 800947a:	4629      	mov	r1, r5
 800947c:	4630      	mov	r0, r6
 800947e:	f7ff fd57 	bl	8008f30 <_Balloc>
 8009482:	b930      	cbnz	r0, 8009492 <__mdiff+0x2e>
 8009484:	4b39      	ldr	r3, [pc, #228]	; (800956c <__mdiff+0x108>)
 8009486:	4602      	mov	r2, r0
 8009488:	f240 2132 	movw	r1, #562	; 0x232
 800948c:	4838      	ldr	r0, [pc, #224]	; (8009570 <__mdiff+0x10c>)
 800948e:	f001 f849 	bl	800a524 <__assert_func>
 8009492:	2301      	movs	r3, #1
 8009494:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009498:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800949c:	bfa4      	itt	ge
 800949e:	463b      	movge	r3, r7
 80094a0:	4627      	movge	r7, r4
 80094a2:	4630      	mov	r0, r6
 80094a4:	6879      	ldr	r1, [r7, #4]
 80094a6:	bfa6      	itte	ge
 80094a8:	461c      	movge	r4, r3
 80094aa:	2500      	movge	r5, #0
 80094ac:	2501      	movlt	r5, #1
 80094ae:	f7ff fd3f 	bl	8008f30 <_Balloc>
 80094b2:	b920      	cbnz	r0, 80094be <__mdiff+0x5a>
 80094b4:	4b2d      	ldr	r3, [pc, #180]	; (800956c <__mdiff+0x108>)
 80094b6:	4602      	mov	r2, r0
 80094b8:	f44f 7110 	mov.w	r1, #576	; 0x240
 80094bc:	e7e6      	b.n	800948c <__mdiff+0x28>
 80094be:	693e      	ldr	r6, [r7, #16]
 80094c0:	60c5      	str	r5, [r0, #12]
 80094c2:	6925      	ldr	r5, [r4, #16]
 80094c4:	f107 0114 	add.w	r1, r7, #20
 80094c8:	f104 0914 	add.w	r9, r4, #20
 80094cc:	f100 0e14 	add.w	lr, r0, #20
 80094d0:	f107 0210 	add.w	r2, r7, #16
 80094d4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80094d8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80094dc:	46f2      	mov	sl, lr
 80094de:	2700      	movs	r7, #0
 80094e0:	f859 3b04 	ldr.w	r3, [r9], #4
 80094e4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80094e8:	fa1f f883 	uxth.w	r8, r3
 80094ec:	fa17 f78b 	uxtah	r7, r7, fp
 80094f0:	0c1b      	lsrs	r3, r3, #16
 80094f2:	eba7 0808 	sub.w	r8, r7, r8
 80094f6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80094fa:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80094fe:	fa1f f888 	uxth.w	r8, r8
 8009502:	141f      	asrs	r7, r3, #16
 8009504:	454d      	cmp	r5, r9
 8009506:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800950a:	f84a 3b04 	str.w	r3, [sl], #4
 800950e:	d8e7      	bhi.n	80094e0 <__mdiff+0x7c>
 8009510:	1b2b      	subs	r3, r5, r4
 8009512:	3b15      	subs	r3, #21
 8009514:	f023 0303 	bic.w	r3, r3, #3
 8009518:	3304      	adds	r3, #4
 800951a:	3415      	adds	r4, #21
 800951c:	42a5      	cmp	r5, r4
 800951e:	bf38      	it	cc
 8009520:	2304      	movcc	r3, #4
 8009522:	4419      	add	r1, r3
 8009524:	4473      	add	r3, lr
 8009526:	469e      	mov	lr, r3
 8009528:	460d      	mov	r5, r1
 800952a:	4565      	cmp	r5, ip
 800952c:	d30e      	bcc.n	800954c <__mdiff+0xe8>
 800952e:	f10c 0203 	add.w	r2, ip, #3
 8009532:	1a52      	subs	r2, r2, r1
 8009534:	f022 0203 	bic.w	r2, r2, #3
 8009538:	3903      	subs	r1, #3
 800953a:	458c      	cmp	ip, r1
 800953c:	bf38      	it	cc
 800953e:	2200      	movcc	r2, #0
 8009540:	441a      	add	r2, r3
 8009542:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009546:	b17b      	cbz	r3, 8009568 <__mdiff+0x104>
 8009548:	6106      	str	r6, [r0, #16]
 800954a:	e7a5      	b.n	8009498 <__mdiff+0x34>
 800954c:	f855 8b04 	ldr.w	r8, [r5], #4
 8009550:	fa17 f488 	uxtah	r4, r7, r8
 8009554:	1422      	asrs	r2, r4, #16
 8009556:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800955a:	b2a4      	uxth	r4, r4
 800955c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009560:	f84e 4b04 	str.w	r4, [lr], #4
 8009564:	1417      	asrs	r7, r2, #16
 8009566:	e7e0      	b.n	800952a <__mdiff+0xc6>
 8009568:	3e01      	subs	r6, #1
 800956a:	e7ea      	b.n	8009542 <__mdiff+0xde>
 800956c:	0800da43 	.word	0x0800da43
 8009570:	0800da54 	.word	0x0800da54

08009574 <__d2b>:
 8009574:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009578:	4689      	mov	r9, r1
 800957a:	2101      	movs	r1, #1
 800957c:	ec57 6b10 	vmov	r6, r7, d0
 8009580:	4690      	mov	r8, r2
 8009582:	f7ff fcd5 	bl	8008f30 <_Balloc>
 8009586:	4604      	mov	r4, r0
 8009588:	b930      	cbnz	r0, 8009598 <__d2b+0x24>
 800958a:	4602      	mov	r2, r0
 800958c:	4b25      	ldr	r3, [pc, #148]	; (8009624 <__d2b+0xb0>)
 800958e:	4826      	ldr	r0, [pc, #152]	; (8009628 <__d2b+0xb4>)
 8009590:	f240 310a 	movw	r1, #778	; 0x30a
 8009594:	f000 ffc6 	bl	800a524 <__assert_func>
 8009598:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800959c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80095a0:	bb35      	cbnz	r5, 80095f0 <__d2b+0x7c>
 80095a2:	2e00      	cmp	r6, #0
 80095a4:	9301      	str	r3, [sp, #4]
 80095a6:	d028      	beq.n	80095fa <__d2b+0x86>
 80095a8:	4668      	mov	r0, sp
 80095aa:	9600      	str	r6, [sp, #0]
 80095ac:	f7ff fd8c 	bl	80090c8 <__lo0bits>
 80095b0:	9900      	ldr	r1, [sp, #0]
 80095b2:	b300      	cbz	r0, 80095f6 <__d2b+0x82>
 80095b4:	9a01      	ldr	r2, [sp, #4]
 80095b6:	f1c0 0320 	rsb	r3, r0, #32
 80095ba:	fa02 f303 	lsl.w	r3, r2, r3
 80095be:	430b      	orrs	r3, r1
 80095c0:	40c2      	lsrs	r2, r0
 80095c2:	6163      	str	r3, [r4, #20]
 80095c4:	9201      	str	r2, [sp, #4]
 80095c6:	9b01      	ldr	r3, [sp, #4]
 80095c8:	61a3      	str	r3, [r4, #24]
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	bf14      	ite	ne
 80095ce:	2202      	movne	r2, #2
 80095d0:	2201      	moveq	r2, #1
 80095d2:	6122      	str	r2, [r4, #16]
 80095d4:	b1d5      	cbz	r5, 800960c <__d2b+0x98>
 80095d6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80095da:	4405      	add	r5, r0
 80095dc:	f8c9 5000 	str.w	r5, [r9]
 80095e0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80095e4:	f8c8 0000 	str.w	r0, [r8]
 80095e8:	4620      	mov	r0, r4
 80095ea:	b003      	add	sp, #12
 80095ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80095f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80095f4:	e7d5      	b.n	80095a2 <__d2b+0x2e>
 80095f6:	6161      	str	r1, [r4, #20]
 80095f8:	e7e5      	b.n	80095c6 <__d2b+0x52>
 80095fa:	a801      	add	r0, sp, #4
 80095fc:	f7ff fd64 	bl	80090c8 <__lo0bits>
 8009600:	9b01      	ldr	r3, [sp, #4]
 8009602:	6163      	str	r3, [r4, #20]
 8009604:	2201      	movs	r2, #1
 8009606:	6122      	str	r2, [r4, #16]
 8009608:	3020      	adds	r0, #32
 800960a:	e7e3      	b.n	80095d4 <__d2b+0x60>
 800960c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009610:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009614:	f8c9 0000 	str.w	r0, [r9]
 8009618:	6918      	ldr	r0, [r3, #16]
 800961a:	f7ff fd35 	bl	8009088 <__hi0bits>
 800961e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009622:	e7df      	b.n	80095e4 <__d2b+0x70>
 8009624:	0800da43 	.word	0x0800da43
 8009628:	0800da54 	.word	0x0800da54

0800962c <_calloc_r>:
 800962c:	b513      	push	{r0, r1, r4, lr}
 800962e:	434a      	muls	r2, r1
 8009630:	4611      	mov	r1, r2
 8009632:	9201      	str	r2, [sp, #4]
 8009634:	f7fd fefc 	bl	8007430 <_malloc_r>
 8009638:	4604      	mov	r4, r0
 800963a:	b118      	cbz	r0, 8009644 <_calloc_r+0x18>
 800963c:	9a01      	ldr	r2, [sp, #4]
 800963e:	2100      	movs	r1, #0
 8009640:	f7fd fe9e 	bl	8007380 <memset>
 8009644:	4620      	mov	r0, r4
 8009646:	b002      	add	sp, #8
 8009648:	bd10      	pop	{r4, pc}

0800964a <__sfputc_r>:
 800964a:	6893      	ldr	r3, [r2, #8]
 800964c:	3b01      	subs	r3, #1
 800964e:	2b00      	cmp	r3, #0
 8009650:	b410      	push	{r4}
 8009652:	6093      	str	r3, [r2, #8]
 8009654:	da08      	bge.n	8009668 <__sfputc_r+0x1e>
 8009656:	6994      	ldr	r4, [r2, #24]
 8009658:	42a3      	cmp	r3, r4
 800965a:	db01      	blt.n	8009660 <__sfputc_r+0x16>
 800965c:	290a      	cmp	r1, #10
 800965e:	d103      	bne.n	8009668 <__sfputc_r+0x1e>
 8009660:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009664:	f7fe bcbe 	b.w	8007fe4 <__swbuf_r>
 8009668:	6813      	ldr	r3, [r2, #0]
 800966a:	1c58      	adds	r0, r3, #1
 800966c:	6010      	str	r0, [r2, #0]
 800966e:	7019      	strb	r1, [r3, #0]
 8009670:	4608      	mov	r0, r1
 8009672:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009676:	4770      	bx	lr

08009678 <__sfputs_r>:
 8009678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800967a:	4606      	mov	r6, r0
 800967c:	460f      	mov	r7, r1
 800967e:	4614      	mov	r4, r2
 8009680:	18d5      	adds	r5, r2, r3
 8009682:	42ac      	cmp	r4, r5
 8009684:	d101      	bne.n	800968a <__sfputs_r+0x12>
 8009686:	2000      	movs	r0, #0
 8009688:	e007      	b.n	800969a <__sfputs_r+0x22>
 800968a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800968e:	463a      	mov	r2, r7
 8009690:	4630      	mov	r0, r6
 8009692:	f7ff ffda 	bl	800964a <__sfputc_r>
 8009696:	1c43      	adds	r3, r0, #1
 8009698:	d1f3      	bne.n	8009682 <__sfputs_r+0xa>
 800969a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800969c <_vfiprintf_r>:
 800969c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096a0:	460d      	mov	r5, r1
 80096a2:	b09d      	sub	sp, #116	; 0x74
 80096a4:	4614      	mov	r4, r2
 80096a6:	4698      	mov	r8, r3
 80096a8:	4606      	mov	r6, r0
 80096aa:	b118      	cbz	r0, 80096b4 <_vfiprintf_r+0x18>
 80096ac:	6983      	ldr	r3, [r0, #24]
 80096ae:	b90b      	cbnz	r3, 80096b4 <_vfiprintf_r+0x18>
 80096b0:	f7fd fd2e 	bl	8007110 <__sinit>
 80096b4:	4b89      	ldr	r3, [pc, #548]	; (80098dc <_vfiprintf_r+0x240>)
 80096b6:	429d      	cmp	r5, r3
 80096b8:	d11b      	bne.n	80096f2 <_vfiprintf_r+0x56>
 80096ba:	6875      	ldr	r5, [r6, #4]
 80096bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80096be:	07d9      	lsls	r1, r3, #31
 80096c0:	d405      	bmi.n	80096ce <_vfiprintf_r+0x32>
 80096c2:	89ab      	ldrh	r3, [r5, #12]
 80096c4:	059a      	lsls	r2, r3, #22
 80096c6:	d402      	bmi.n	80096ce <_vfiprintf_r+0x32>
 80096c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80096ca:	f7fd fde4 	bl	8007296 <__retarget_lock_acquire_recursive>
 80096ce:	89ab      	ldrh	r3, [r5, #12]
 80096d0:	071b      	lsls	r3, r3, #28
 80096d2:	d501      	bpl.n	80096d8 <_vfiprintf_r+0x3c>
 80096d4:	692b      	ldr	r3, [r5, #16]
 80096d6:	b9eb      	cbnz	r3, 8009714 <_vfiprintf_r+0x78>
 80096d8:	4629      	mov	r1, r5
 80096da:	4630      	mov	r0, r6
 80096dc:	f7fe fce6 	bl	80080ac <__swsetup_r>
 80096e0:	b1c0      	cbz	r0, 8009714 <_vfiprintf_r+0x78>
 80096e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80096e4:	07dc      	lsls	r4, r3, #31
 80096e6:	d50e      	bpl.n	8009706 <_vfiprintf_r+0x6a>
 80096e8:	f04f 30ff 	mov.w	r0, #4294967295
 80096ec:	b01d      	add	sp, #116	; 0x74
 80096ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096f2:	4b7b      	ldr	r3, [pc, #492]	; (80098e0 <_vfiprintf_r+0x244>)
 80096f4:	429d      	cmp	r5, r3
 80096f6:	d101      	bne.n	80096fc <_vfiprintf_r+0x60>
 80096f8:	68b5      	ldr	r5, [r6, #8]
 80096fa:	e7df      	b.n	80096bc <_vfiprintf_r+0x20>
 80096fc:	4b79      	ldr	r3, [pc, #484]	; (80098e4 <_vfiprintf_r+0x248>)
 80096fe:	429d      	cmp	r5, r3
 8009700:	bf08      	it	eq
 8009702:	68f5      	ldreq	r5, [r6, #12]
 8009704:	e7da      	b.n	80096bc <_vfiprintf_r+0x20>
 8009706:	89ab      	ldrh	r3, [r5, #12]
 8009708:	0598      	lsls	r0, r3, #22
 800970a:	d4ed      	bmi.n	80096e8 <_vfiprintf_r+0x4c>
 800970c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800970e:	f7fd fdc3 	bl	8007298 <__retarget_lock_release_recursive>
 8009712:	e7e9      	b.n	80096e8 <_vfiprintf_r+0x4c>
 8009714:	2300      	movs	r3, #0
 8009716:	9309      	str	r3, [sp, #36]	; 0x24
 8009718:	2320      	movs	r3, #32
 800971a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800971e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009722:	2330      	movs	r3, #48	; 0x30
 8009724:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80098e8 <_vfiprintf_r+0x24c>
 8009728:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800972c:	f04f 0901 	mov.w	r9, #1
 8009730:	4623      	mov	r3, r4
 8009732:	469a      	mov	sl, r3
 8009734:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009738:	b10a      	cbz	r2, 800973e <_vfiprintf_r+0xa2>
 800973a:	2a25      	cmp	r2, #37	; 0x25
 800973c:	d1f9      	bne.n	8009732 <_vfiprintf_r+0x96>
 800973e:	ebba 0b04 	subs.w	fp, sl, r4
 8009742:	d00b      	beq.n	800975c <_vfiprintf_r+0xc0>
 8009744:	465b      	mov	r3, fp
 8009746:	4622      	mov	r2, r4
 8009748:	4629      	mov	r1, r5
 800974a:	4630      	mov	r0, r6
 800974c:	f7ff ff94 	bl	8009678 <__sfputs_r>
 8009750:	3001      	adds	r0, #1
 8009752:	f000 80aa 	beq.w	80098aa <_vfiprintf_r+0x20e>
 8009756:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009758:	445a      	add	r2, fp
 800975a:	9209      	str	r2, [sp, #36]	; 0x24
 800975c:	f89a 3000 	ldrb.w	r3, [sl]
 8009760:	2b00      	cmp	r3, #0
 8009762:	f000 80a2 	beq.w	80098aa <_vfiprintf_r+0x20e>
 8009766:	2300      	movs	r3, #0
 8009768:	f04f 32ff 	mov.w	r2, #4294967295
 800976c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009770:	f10a 0a01 	add.w	sl, sl, #1
 8009774:	9304      	str	r3, [sp, #16]
 8009776:	9307      	str	r3, [sp, #28]
 8009778:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800977c:	931a      	str	r3, [sp, #104]	; 0x68
 800977e:	4654      	mov	r4, sl
 8009780:	2205      	movs	r2, #5
 8009782:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009786:	4858      	ldr	r0, [pc, #352]	; (80098e8 <_vfiprintf_r+0x24c>)
 8009788:	f7f6 fd2a 	bl	80001e0 <memchr>
 800978c:	9a04      	ldr	r2, [sp, #16]
 800978e:	b9d8      	cbnz	r0, 80097c8 <_vfiprintf_r+0x12c>
 8009790:	06d1      	lsls	r1, r2, #27
 8009792:	bf44      	itt	mi
 8009794:	2320      	movmi	r3, #32
 8009796:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800979a:	0713      	lsls	r3, r2, #28
 800979c:	bf44      	itt	mi
 800979e:	232b      	movmi	r3, #43	; 0x2b
 80097a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80097a4:	f89a 3000 	ldrb.w	r3, [sl]
 80097a8:	2b2a      	cmp	r3, #42	; 0x2a
 80097aa:	d015      	beq.n	80097d8 <_vfiprintf_r+0x13c>
 80097ac:	9a07      	ldr	r2, [sp, #28]
 80097ae:	4654      	mov	r4, sl
 80097b0:	2000      	movs	r0, #0
 80097b2:	f04f 0c0a 	mov.w	ip, #10
 80097b6:	4621      	mov	r1, r4
 80097b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80097bc:	3b30      	subs	r3, #48	; 0x30
 80097be:	2b09      	cmp	r3, #9
 80097c0:	d94e      	bls.n	8009860 <_vfiprintf_r+0x1c4>
 80097c2:	b1b0      	cbz	r0, 80097f2 <_vfiprintf_r+0x156>
 80097c4:	9207      	str	r2, [sp, #28]
 80097c6:	e014      	b.n	80097f2 <_vfiprintf_r+0x156>
 80097c8:	eba0 0308 	sub.w	r3, r0, r8
 80097cc:	fa09 f303 	lsl.w	r3, r9, r3
 80097d0:	4313      	orrs	r3, r2
 80097d2:	9304      	str	r3, [sp, #16]
 80097d4:	46a2      	mov	sl, r4
 80097d6:	e7d2      	b.n	800977e <_vfiprintf_r+0xe2>
 80097d8:	9b03      	ldr	r3, [sp, #12]
 80097da:	1d19      	adds	r1, r3, #4
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	9103      	str	r1, [sp, #12]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	bfbb      	ittet	lt
 80097e4:	425b      	neglt	r3, r3
 80097e6:	f042 0202 	orrlt.w	r2, r2, #2
 80097ea:	9307      	strge	r3, [sp, #28]
 80097ec:	9307      	strlt	r3, [sp, #28]
 80097ee:	bfb8      	it	lt
 80097f0:	9204      	strlt	r2, [sp, #16]
 80097f2:	7823      	ldrb	r3, [r4, #0]
 80097f4:	2b2e      	cmp	r3, #46	; 0x2e
 80097f6:	d10c      	bne.n	8009812 <_vfiprintf_r+0x176>
 80097f8:	7863      	ldrb	r3, [r4, #1]
 80097fa:	2b2a      	cmp	r3, #42	; 0x2a
 80097fc:	d135      	bne.n	800986a <_vfiprintf_r+0x1ce>
 80097fe:	9b03      	ldr	r3, [sp, #12]
 8009800:	1d1a      	adds	r2, r3, #4
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	9203      	str	r2, [sp, #12]
 8009806:	2b00      	cmp	r3, #0
 8009808:	bfb8      	it	lt
 800980a:	f04f 33ff 	movlt.w	r3, #4294967295
 800980e:	3402      	adds	r4, #2
 8009810:	9305      	str	r3, [sp, #20]
 8009812:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80098f8 <_vfiprintf_r+0x25c>
 8009816:	7821      	ldrb	r1, [r4, #0]
 8009818:	2203      	movs	r2, #3
 800981a:	4650      	mov	r0, sl
 800981c:	f7f6 fce0 	bl	80001e0 <memchr>
 8009820:	b140      	cbz	r0, 8009834 <_vfiprintf_r+0x198>
 8009822:	2340      	movs	r3, #64	; 0x40
 8009824:	eba0 000a 	sub.w	r0, r0, sl
 8009828:	fa03 f000 	lsl.w	r0, r3, r0
 800982c:	9b04      	ldr	r3, [sp, #16]
 800982e:	4303      	orrs	r3, r0
 8009830:	3401      	adds	r4, #1
 8009832:	9304      	str	r3, [sp, #16]
 8009834:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009838:	482c      	ldr	r0, [pc, #176]	; (80098ec <_vfiprintf_r+0x250>)
 800983a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800983e:	2206      	movs	r2, #6
 8009840:	f7f6 fcce 	bl	80001e0 <memchr>
 8009844:	2800      	cmp	r0, #0
 8009846:	d03f      	beq.n	80098c8 <_vfiprintf_r+0x22c>
 8009848:	4b29      	ldr	r3, [pc, #164]	; (80098f0 <_vfiprintf_r+0x254>)
 800984a:	bb1b      	cbnz	r3, 8009894 <_vfiprintf_r+0x1f8>
 800984c:	9b03      	ldr	r3, [sp, #12]
 800984e:	3307      	adds	r3, #7
 8009850:	f023 0307 	bic.w	r3, r3, #7
 8009854:	3308      	adds	r3, #8
 8009856:	9303      	str	r3, [sp, #12]
 8009858:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800985a:	443b      	add	r3, r7
 800985c:	9309      	str	r3, [sp, #36]	; 0x24
 800985e:	e767      	b.n	8009730 <_vfiprintf_r+0x94>
 8009860:	fb0c 3202 	mla	r2, ip, r2, r3
 8009864:	460c      	mov	r4, r1
 8009866:	2001      	movs	r0, #1
 8009868:	e7a5      	b.n	80097b6 <_vfiprintf_r+0x11a>
 800986a:	2300      	movs	r3, #0
 800986c:	3401      	adds	r4, #1
 800986e:	9305      	str	r3, [sp, #20]
 8009870:	4619      	mov	r1, r3
 8009872:	f04f 0c0a 	mov.w	ip, #10
 8009876:	4620      	mov	r0, r4
 8009878:	f810 2b01 	ldrb.w	r2, [r0], #1
 800987c:	3a30      	subs	r2, #48	; 0x30
 800987e:	2a09      	cmp	r2, #9
 8009880:	d903      	bls.n	800988a <_vfiprintf_r+0x1ee>
 8009882:	2b00      	cmp	r3, #0
 8009884:	d0c5      	beq.n	8009812 <_vfiprintf_r+0x176>
 8009886:	9105      	str	r1, [sp, #20]
 8009888:	e7c3      	b.n	8009812 <_vfiprintf_r+0x176>
 800988a:	fb0c 2101 	mla	r1, ip, r1, r2
 800988e:	4604      	mov	r4, r0
 8009890:	2301      	movs	r3, #1
 8009892:	e7f0      	b.n	8009876 <_vfiprintf_r+0x1da>
 8009894:	ab03      	add	r3, sp, #12
 8009896:	9300      	str	r3, [sp, #0]
 8009898:	462a      	mov	r2, r5
 800989a:	4b16      	ldr	r3, [pc, #88]	; (80098f4 <_vfiprintf_r+0x258>)
 800989c:	a904      	add	r1, sp, #16
 800989e:	4630      	mov	r0, r6
 80098a0:	f7fd fec0 	bl	8007624 <_printf_float>
 80098a4:	4607      	mov	r7, r0
 80098a6:	1c78      	adds	r0, r7, #1
 80098a8:	d1d6      	bne.n	8009858 <_vfiprintf_r+0x1bc>
 80098aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80098ac:	07d9      	lsls	r1, r3, #31
 80098ae:	d405      	bmi.n	80098bc <_vfiprintf_r+0x220>
 80098b0:	89ab      	ldrh	r3, [r5, #12]
 80098b2:	059a      	lsls	r2, r3, #22
 80098b4:	d402      	bmi.n	80098bc <_vfiprintf_r+0x220>
 80098b6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80098b8:	f7fd fcee 	bl	8007298 <__retarget_lock_release_recursive>
 80098bc:	89ab      	ldrh	r3, [r5, #12]
 80098be:	065b      	lsls	r3, r3, #25
 80098c0:	f53f af12 	bmi.w	80096e8 <_vfiprintf_r+0x4c>
 80098c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80098c6:	e711      	b.n	80096ec <_vfiprintf_r+0x50>
 80098c8:	ab03      	add	r3, sp, #12
 80098ca:	9300      	str	r3, [sp, #0]
 80098cc:	462a      	mov	r2, r5
 80098ce:	4b09      	ldr	r3, [pc, #36]	; (80098f4 <_vfiprintf_r+0x258>)
 80098d0:	a904      	add	r1, sp, #16
 80098d2:	4630      	mov	r0, r6
 80098d4:	f7fe f94a 	bl	8007b6c <_printf_i>
 80098d8:	e7e4      	b.n	80098a4 <_vfiprintf_r+0x208>
 80098da:	bf00      	nop
 80098dc:	0800d948 	.word	0x0800d948
 80098e0:	0800d968 	.word	0x0800d968
 80098e4:	0800d928 	.word	0x0800d928
 80098e8:	0800dbb4 	.word	0x0800dbb4
 80098ec:	0800dbbe 	.word	0x0800dbbe
 80098f0:	08007625 	.word	0x08007625
 80098f4:	08009679 	.word	0x08009679
 80098f8:	0800dbba 	.word	0x0800dbba

080098fc <_read_r>:
 80098fc:	b538      	push	{r3, r4, r5, lr}
 80098fe:	4d07      	ldr	r5, [pc, #28]	; (800991c <_read_r+0x20>)
 8009900:	4604      	mov	r4, r0
 8009902:	4608      	mov	r0, r1
 8009904:	4611      	mov	r1, r2
 8009906:	2200      	movs	r2, #0
 8009908:	602a      	str	r2, [r5, #0]
 800990a:	461a      	mov	r2, r3
 800990c:	f7f8 f810 	bl	8001930 <_read>
 8009910:	1c43      	adds	r3, r0, #1
 8009912:	d102      	bne.n	800991a <_read_r+0x1e>
 8009914:	682b      	ldr	r3, [r5, #0]
 8009916:	b103      	cbz	r3, 800991a <_read_r+0x1e>
 8009918:	6023      	str	r3, [r4, #0]
 800991a:	bd38      	pop	{r3, r4, r5, pc}
 800991c:	2000a44c 	.word	0x2000a44c

08009920 <wcvt>:
 8009920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009924:	b085      	sub	sp, #20
 8009926:	2b00      	cmp	r3, #0
 8009928:	461d      	mov	r5, r3
 800992a:	4614      	mov	r4, r2
 800992c:	bfbc      	itt	lt
 800992e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8009932:	4614      	movlt	r4, r2
 8009934:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009936:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8009938:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
 800993c:	f8dd b04c 	ldr.w	fp, [sp, #76]	; 0x4c
 8009940:	bfb6      	itet	lt
 8009942:	461d      	movlt	r5, r3
 8009944:	2300      	movge	r3, #0
 8009946:	232d      	movlt	r3, #45	; 0x2d
 8009948:	6013      	str	r3, [r2, #0]
 800994a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800994c:	f023 0820 	bic.w	r8, r3, #32
 8009950:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009954:	d005      	beq.n	8009962 <wcvt+0x42>
 8009956:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800995a:	d100      	bne.n	800995e <wcvt+0x3e>
 800995c:	3601      	adds	r6, #1
 800995e:	2102      	movs	r1, #2
 8009960:	e000      	b.n	8009964 <wcvt+0x44>
 8009962:	2103      	movs	r1, #3
 8009964:	ab03      	add	r3, sp, #12
 8009966:	9301      	str	r3, [sp, #4]
 8009968:	ab02      	add	r3, sp, #8
 800996a:	9300      	str	r3, [sp, #0]
 800996c:	ec45 4b10 	vmov	d0, r4, r5
 8009970:	4653      	mov	r3, sl
 8009972:	4632      	mov	r2, r6
 8009974:	f7fe fca4 	bl	80082c0 <_dtoa_r>
 8009978:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800997c:	4607      	mov	r7, r0
 800997e:	d112      	bne.n	80099a6 <wcvt+0x86>
 8009980:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009982:	07db      	lsls	r3, r3, #31
 8009984:	d40f      	bmi.n	80099a6 <wcvt+0x86>
 8009986:	9b03      	ldr	r3, [sp, #12]
 8009988:	1bdb      	subs	r3, r3, r7
 800998a:	f8cb 3000 	str.w	r3, [fp]
 800998e:	2300      	movs	r3, #0
 8009990:	f8db 2000 	ldr.w	r2, [fp]
 8009994:	429a      	cmp	r2, r3
 8009996:	dd02      	ble.n	800999e <wcvt+0x7e>
 8009998:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800999a:	4293      	cmp	r3, r2
 800999c:	db2a      	blt.n	80099f4 <wcvt+0xd4>
 800999e:	9814      	ldr	r0, [sp, #80]	; 0x50
 80099a0:	b005      	add	sp, #20
 80099a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099a6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80099aa:	eb07 0906 	add.w	r9, r7, r6
 80099ae:	d110      	bne.n	80099d2 <wcvt+0xb2>
 80099b0:	783b      	ldrb	r3, [r7, #0]
 80099b2:	2b30      	cmp	r3, #48	; 0x30
 80099b4:	d10a      	bne.n	80099cc <wcvt+0xac>
 80099b6:	2200      	movs	r2, #0
 80099b8:	2300      	movs	r3, #0
 80099ba:	4620      	mov	r0, r4
 80099bc:	4629      	mov	r1, r5
 80099be:	f7f7 f883 	bl	8000ac8 <__aeabi_dcmpeq>
 80099c2:	b918      	cbnz	r0, 80099cc <wcvt+0xac>
 80099c4:	f1c6 0601 	rsb	r6, r6, #1
 80099c8:	f8ca 6000 	str.w	r6, [sl]
 80099cc:	f8da 3000 	ldr.w	r3, [sl]
 80099d0:	4499      	add	r9, r3
 80099d2:	2200      	movs	r2, #0
 80099d4:	2300      	movs	r3, #0
 80099d6:	4620      	mov	r0, r4
 80099d8:	4629      	mov	r1, r5
 80099da:	f7f7 f875 	bl	8000ac8 <__aeabi_dcmpeq>
 80099de:	b108      	cbz	r0, 80099e4 <wcvt+0xc4>
 80099e0:	f8cd 900c 	str.w	r9, [sp, #12]
 80099e4:	2230      	movs	r2, #48	; 0x30
 80099e6:	9b03      	ldr	r3, [sp, #12]
 80099e8:	454b      	cmp	r3, r9
 80099ea:	d2cc      	bcs.n	8009986 <wcvt+0x66>
 80099ec:	1c59      	adds	r1, r3, #1
 80099ee:	9103      	str	r1, [sp, #12]
 80099f0:	701a      	strb	r2, [r3, #0]
 80099f2:	e7f8      	b.n	80099e6 <wcvt+0xc6>
 80099f4:	9914      	ldr	r1, [sp, #80]	; 0x50
 80099f6:	5cfa      	ldrb	r2, [r7, r3]
 80099f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80099fc:	3301      	adds	r3, #1
 80099fe:	e7c7      	b.n	8009990 <wcvt+0x70>

08009a00 <_svfwprintf_r>:
 8009a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a04:	ed2d 8b04 	vpush	{d8-d9}
 8009a08:	b0d3      	sub	sp, #332	; 0x14c
 8009a0a:	461d      	mov	r5, r3
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	4689      	mov	r9, r1
 8009a10:	9319      	str	r3, [sp, #100]	; 0x64
 8009a12:	4683      	mov	fp, r0
 8009a14:	920b      	str	r2, [sp, #44]	; 0x2c
 8009a16:	f7ff fa61 	bl	8008edc <_localeconv_r>
 8009a1a:	6803      	ldr	r3, [r0, #0]
 8009a1c:	781b      	ldrb	r3, [r3, #0]
 8009a1e:	9316      	str	r3, [sp, #88]	; 0x58
 8009a20:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8009a24:	061c      	lsls	r4, r3, #24
 8009a26:	d51a      	bpl.n	8009a5e <_svfwprintf_r+0x5e>
 8009a28:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009a2c:	b9bb      	cbnz	r3, 8009a5e <_svfwprintf_r+0x5e>
 8009a2e:	2140      	movs	r1, #64	; 0x40
 8009a30:	4658      	mov	r0, fp
 8009a32:	f7fd fcfd 	bl	8007430 <_malloc_r>
 8009a36:	f8c9 0000 	str.w	r0, [r9]
 8009a3a:	f8c9 0010 	str.w	r0, [r9, #16]
 8009a3e:	b958      	cbnz	r0, 8009a58 <_svfwprintf_r+0x58>
 8009a40:	230c      	movs	r3, #12
 8009a42:	f8cb 3000 	str.w	r3, [fp]
 8009a46:	f04f 33ff 	mov.w	r3, #4294967295
 8009a4a:	930d      	str	r3, [sp, #52]	; 0x34
 8009a4c:	980d      	ldr	r0, [sp, #52]	; 0x34
 8009a4e:	b053      	add	sp, #332	; 0x14c
 8009a50:	ecbd 8b04 	vpop	{d8-d9}
 8009a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a58:	2340      	movs	r3, #64	; 0x40
 8009a5a:	f8c9 3014 	str.w	r3, [r9, #20]
 8009a5e:	ed9f 7b8e 	vldr	d7, [pc, #568]	; 8009c98 <_svfwprintf_r+0x298>
 8009a62:	2300      	movs	r3, #0
 8009a64:	930f      	str	r3, [sp, #60]	; 0x3c
 8009a66:	9311      	str	r3, [sp, #68]	; 0x44
 8009a68:	930d      	str	r3, [sp, #52]	; 0x34
 8009a6a:	eeb0 8a47 	vmov.f32	s16, s14
 8009a6e:	eef0 8a67 	vmov.f32	s17, s15
 8009a72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a74:	461c      	mov	r4, r3
 8009a76:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a7a:	b10a      	cbz	r2, 8009a80 <_svfwprintf_r+0x80>
 8009a7c:	2a25      	cmp	r2, #37	; 0x25
 8009a7e:	d1f9      	bne.n	8009a74 <_svfwprintf_r+0x74>
 8009a80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a82:	42a3      	cmp	r3, r4
 8009a84:	d00d      	beq.n	8009aa2 <_svfwprintf_r+0xa2>
 8009a86:	1ae6      	subs	r6, r4, r3
 8009a88:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009a8a:	4633      	mov	r3, r6
 8009a8c:	4649      	mov	r1, r9
 8009a8e:	4658      	mov	r0, fp
 8009a90:	f000 fe14 	bl	800a6bc <__ssputs_r>
 8009a94:	3001      	adds	r0, #1
 8009a96:	f000 80e8 	beq.w	8009c6a <_svfwprintf_r+0x26a>
 8009a9a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009a9c:	eb03 03a6 	add.w	r3, r3, r6, asr #2
 8009aa0:	930d      	str	r3, [sp, #52]	; 0x34
 8009aa2:	6823      	ldr	r3, [r4, #0]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	f000 80e0 	beq.w	8009c6a <_svfwprintf_r+0x26a>
 8009aaa:	2100      	movs	r1, #0
 8009aac:	1d22      	adds	r2, r4, #4
 8009aae:	9115      	str	r1, [sp, #84]	; 0x54
 8009ab0:	460e      	mov	r6, r1
 8009ab2:	f04f 34ff 	mov.w	r4, #4294967295
 8009ab6:	910c      	str	r1, [sp, #48]	; 0x30
 8009ab8:	460f      	mov	r7, r1
 8009aba:	200a      	movs	r0, #10
 8009abc:	f852 3b04 	ldr.w	r3, [r2], #4
 8009ac0:	9309      	str	r3, [sp, #36]	; 0x24
 8009ac2:	920b      	str	r2, [sp, #44]	; 0x2c
 8009ac4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ac6:	2b39      	cmp	r3, #57	; 0x39
 8009ac8:	d84c      	bhi.n	8009b64 <_svfwprintf_r+0x164>
 8009aca:	2b1f      	cmp	r3, #31
 8009acc:	d94f      	bls.n	8009b6e <_svfwprintf_r+0x16e>
 8009ace:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ad0:	3b20      	subs	r3, #32
 8009ad2:	2b19      	cmp	r3, #25
 8009ad4:	d84a      	bhi.n	8009b6c <_svfwprintf_r+0x16c>
 8009ad6:	e8df f003 	tbb	[pc, r3]
 8009ada:	496b      	.short	0x496b
 8009adc:	49497049 	.word	0x49497049
 8009ae0:	49494949 	.word	0x49494949
 8009ae4:	7a496c73 	.word	0x7a496c73
 8009ae8:	9b98497d 	.word	0x9b98497d
 8009aec:	9b9b9b9b 	.word	0x9b9b9b9b
 8009af0:	9b9b9b9b 	.word	0x9b9b9b9b
 8009af4:	2b33      	cmp	r3, #51	; 0x33
 8009af6:	d839      	bhi.n	8009b6c <_svfwprintf_r+0x16c>
 8009af8:	e8df f013 	tbh	[pc, r3, lsl #1]
 8009afc:	003800e8 	.word	0x003800e8
 8009b00:	003800e8 	.word	0x003800e8
 8009b04:	00380038 	.word	0x00380038
 8009b08:	009d0038 	.word	0x009d0038
 8009b0c:	00380038 	.word	0x00380038
 8009b10:	00380038 	.word	0x00380038
 8009b14:	00380038 	.word	0x00380038
 8009b18:	00380038 	.word	0x00380038
 8009b1c:	00380038 	.word	0x00380038
 8009b20:	03200038 	.word	0x03200038
 8009b24:	00380038 	.word	0x00380038
 8009b28:	00380038 	.word	0x00380038
 8009b2c:	00380038 	.word	0x00380038
 8009b30:	00380038 	.word	0x00380038
 8009b34:	00380038 	.word	0x00380038
 8009b38:	00d400a6 	.word	0x00d400a6
 8009b3c:	00e800e8 	.word	0x00e800e8
 8009b40:	00a000e8 	.word	0x00a000e8
 8009b44:	003800d4 	.word	0x003800d4
 8009b48:	00a30038 	.word	0x00a30038
 8009b4c:	02880038 	.word	0x02880038
 8009b50:	02a60299 	.word	0x02a60299
 8009b54:	003800a3 	.word	0x003800a3
 8009b58:	003802c5 	.word	0x003802c5
 8009b5c:	00380315 	.word	0x00380315
 8009b60:	00420038 	.word	0x00420038
 8009b64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b66:	3b45      	subs	r3, #69	; 0x45
 8009b68:	2b33      	cmp	r3, #51	; 0x33
 8009b6a:	d9c3      	bls.n	8009af4 <_svfwprintf_r+0xf4>
 8009b6c:	b111      	cbz	r1, 8009b74 <_svfwprintf_r+0x174>
 8009b6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d07a      	beq.n	8009c6a <_svfwprintf_r+0x26a>
 8009b74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b76:	932a      	str	r3, [sp, #168]	; 0xa8
 8009b78:	2000      	movs	r0, #0
 8009b7a:	9015      	str	r0, [sp, #84]	; 0x54
 8009b7c:	950a      	str	r5, [sp, #40]	; 0x28
 8009b7e:	e081      	b.n	8009c84 <_svfwprintf_r+0x284>
 8009b80:	b101      	cbz	r1, 8009b84 <_svfwprintf_r+0x184>
 8009b82:	9615      	str	r6, [sp, #84]	; 0x54
 8009b84:	4b46      	ldr	r3, [pc, #280]	; (8009ca0 <_svfwprintf_r+0x2a0>)
 8009b86:	930f      	str	r3, [sp, #60]	; 0x3c
 8009b88:	462a      	mov	r2, r5
 8009b8a:	06f8      	lsls	r0, r7, #27
 8009b8c:	f852 3b04 	ldr.w	r3, [r2], #4
 8009b90:	920a      	str	r2, [sp, #40]	; 0x28
 8009b92:	d402      	bmi.n	8009b9a <_svfwprintf_r+0x19a>
 8009b94:	0679      	lsls	r1, r7, #25
 8009b96:	bf48      	it	mi
 8009b98:	b29b      	uxthmi	r3, r3
 8009b9a:	07fa      	lsls	r2, r7, #31
 8009b9c:	d506      	bpl.n	8009bac <_svfwprintf_r+0x1ac>
 8009b9e:	b12b      	cbz	r3, 8009bac <_svfwprintf_r+0x1ac>
 8009ba0:	2230      	movs	r2, #48	; 0x30
 8009ba2:	921a      	str	r2, [sp, #104]	; 0x68
 8009ba4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ba6:	921b      	str	r2, [sp, #108]	; 0x6c
 8009ba8:	f047 0702 	orr.w	r7, r7, #2
 8009bac:	2202      	movs	r2, #2
 8009bae:	e259      	b.n	800a064 <_svfwprintf_r+0x664>
 8009bb0:	b90e      	cbnz	r6, 8009bb6 <_svfwprintf_r+0x1b6>
 8009bb2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8009bb4:	2101      	movs	r1, #1
 8009bb6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009bb8:	e780      	b.n	8009abc <_svfwprintf_r+0xbc>
 8009bba:	f047 0701 	orr.w	r7, r7, #1
 8009bbe:	e7fa      	b.n	8009bb6 <_svfwprintf_r+0x1b6>
 8009bc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8009bc4:	930c      	str	r3, [sp, #48]	; 0x30
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	daf5      	bge.n	8009bb6 <_svfwprintf_r+0x1b6>
 8009bca:	425b      	negs	r3, r3
 8009bcc:	930c      	str	r3, [sp, #48]	; 0x30
 8009bce:	f047 0704 	orr.w	r7, r7, #4
 8009bd2:	e7f0      	b.n	8009bb6 <_svfwprintf_r+0x1b6>
 8009bd4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009bd6:	f852 3b04 	ldr.w	r3, [r2], #4
 8009bda:	9309      	str	r3, [sp, #36]	; 0x24
 8009bdc:	2b2a      	cmp	r3, #42	; 0x2a
 8009bde:	d112      	bne.n	8009c06 <_svfwprintf_r+0x206>
 8009be0:	f855 4b04 	ldr.w	r4, [r5], #4
 8009be4:	920b      	str	r2, [sp, #44]	; 0x2c
 8009be6:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
 8009bea:	e7e4      	b.n	8009bb6 <_svfwprintf_r+0x1b6>
 8009bec:	fb00 3404 	mla	r4, r0, r4, r3
 8009bf0:	f852 3b04 	ldr.w	r3, [r2], #4
 8009bf4:	9309      	str	r3, [sp, #36]	; 0x24
 8009bf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bf8:	3b30      	subs	r3, #48	; 0x30
 8009bfa:	2b09      	cmp	r3, #9
 8009bfc:	d9f6      	bls.n	8009bec <_svfwprintf_r+0x1ec>
 8009bfe:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
 8009c02:	920b      	str	r2, [sp, #44]	; 0x2c
 8009c04:	e75e      	b.n	8009ac4 <_svfwprintf_r+0xc4>
 8009c06:	2400      	movs	r4, #0
 8009c08:	e7f5      	b.n	8009bf6 <_svfwprintf_r+0x1f6>
 8009c0a:	f047 0780 	orr.w	r7, r7, #128	; 0x80
 8009c0e:	e7d2      	b.n	8009bb6 <_svfwprintf_r+0x1b6>
 8009c10:	2300      	movs	r3, #0
 8009c12:	930c      	str	r3, [sp, #48]	; 0x30
 8009c14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009c18:	fb00 2303 	mla	r3, r0, r3, r2
 8009c1c:	3b30      	subs	r3, #48	; 0x30
 8009c1e:	930c      	str	r3, [sp, #48]	; 0x30
 8009c20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c22:	461a      	mov	r2, r3
 8009c24:	f852 3b04 	ldr.w	r3, [r2], #4
 8009c28:	9309      	str	r3, [sp, #36]	; 0x24
 8009c2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c2c:	920b      	str	r2, [sp, #44]	; 0x2c
 8009c2e:	3b30      	subs	r3, #48	; 0x30
 8009c30:	2b09      	cmp	r3, #9
 8009c32:	d9ef      	bls.n	8009c14 <_svfwprintf_r+0x214>
 8009c34:	e746      	b.n	8009ac4 <_svfwprintf_r+0xc4>
 8009c36:	f047 0708 	orr.w	r7, r7, #8
 8009c3a:	e7bc      	b.n	8009bb6 <_svfwprintf_r+0x1b6>
 8009c3c:	f047 0740 	orr.w	r7, r7, #64	; 0x40
 8009c40:	e7b9      	b.n	8009bb6 <_svfwprintf_r+0x1b6>
 8009c42:	f047 0710 	orr.w	r7, r7, #16
 8009c46:	e7b6      	b.n	8009bb6 <_svfwprintf_r+0x1b6>
 8009c48:	b101      	cbz	r1, 8009c4c <_svfwprintf_r+0x24c>
 8009c4a:	9615      	str	r6, [sp, #84]	; 0x54
 8009c4c:	1d2b      	adds	r3, r5, #4
 8009c4e:	06f8      	lsls	r0, r7, #27
 8009c50:	930a      	str	r3, [sp, #40]	; 0x28
 8009c52:	d41e      	bmi.n	8009c92 <_svfwprintf_r+0x292>
 8009c54:	6828      	ldr	r0, [r5, #0]
 8009c56:	f000 fc83 	bl	800a560 <btowc>
 8009c5a:	1c41      	adds	r1, r0, #1
 8009c5c:	d10e      	bne.n	8009c7c <_svfwprintf_r+0x27c>
 8009c5e:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8009c62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c66:	f8a9 300c 	strh.w	r3, [r9, #12]
 8009c6a:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8009c6e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009c72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c74:	bf18      	it	ne
 8009c76:	f04f 33ff 	movne.w	r3, #4294967295
 8009c7a:	e6e6      	b.n	8009a4a <_svfwprintf_r+0x4a>
 8009c7c:	902a      	str	r0, [sp, #168]	; 0xa8
 8009c7e:	2000      	movs	r0, #0
 8009c80:	902b      	str	r0, [sp, #172]	; 0xac
 8009c82:	9015      	str	r0, [sp, #84]	; 0x54
 8009c84:	4680      	mov	r8, r0
 8009c86:	2401      	movs	r4, #1
 8009c88:	4606      	mov	r6, r0
 8009c8a:	4605      	mov	r5, r0
 8009c8c:	f10d 0aa8 	add.w	sl, sp, #168	; 0xa8
 8009c90:	e107      	b.n	8009ea2 <_svfwprintf_r+0x4a2>
 8009c92:	682b      	ldr	r3, [r5, #0]
 8009c94:	932a      	str	r3, [sp, #168]	; 0xa8
 8009c96:	e7f2      	b.n	8009c7e <_svfwprintf_r+0x27e>
	...
 8009ca0:	0800dc4c 	.word	0x0800dc4c
 8009ca4:	b101      	cbz	r1, 8009ca8 <_svfwprintf_r+0x2a8>
 8009ca6:	9615      	str	r6, [sp, #84]	; 0x54
 8009ca8:	1d2b      	adds	r3, r5, #4
 8009caa:	06fa      	lsls	r2, r7, #27
 8009cac:	930a      	str	r3, [sp, #40]	; 0x28
 8009cae:	d507      	bpl.n	8009cc0 <_svfwprintf_r+0x2c0>
 8009cb0:	682b      	ldr	r3, [r5, #0]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	da02      	bge.n	8009cbc <_svfwprintf_r+0x2bc>
 8009cb6:	222d      	movs	r2, #45	; 0x2d
 8009cb8:	425b      	negs	r3, r3
 8009cba:	9215      	str	r2, [sp, #84]	; 0x54
 8009cbc:	2201      	movs	r2, #1
 8009cbe:	e1d3      	b.n	800a068 <_svfwprintf_r+0x668>
 8009cc0:	682b      	ldr	r3, [r5, #0]
 8009cc2:	f017 0f40 	tst.w	r7, #64	; 0x40
 8009cc6:	bf18      	it	ne
 8009cc8:	b21b      	sxthne	r3, r3
 8009cca:	e7f2      	b.n	8009cb2 <_svfwprintf_r+0x2b2>
 8009ccc:	b101      	cbz	r1, 8009cd0 <_svfwprintf_r+0x2d0>
 8009cce:	9615      	str	r6, [sp, #84]	; 0x54
 8009cd0:	3507      	adds	r5, #7
 8009cd2:	f025 0307 	bic.w	r3, r5, #7
 8009cd6:	ecb3 7b02 	vldmia	r3!, {d7}
 8009cda:	930a      	str	r3, [sp, #40]	; 0x28
 8009cdc:	eeb0 8a47 	vmov.f32	s16, s14
 8009ce0:	eef0 8a67 	vmov.f32	s17, s15
 8009ce4:	ee18 3a90 	vmov	r3, s17
 8009ce8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009cec:	ee09 3a90 	vmov	s19, r3
 8009cf0:	eeb0 9a47 	vmov.f32	s18, s14
 8009cf4:	4bb3      	ldr	r3, [pc, #716]	; (8009fc4 <_svfwprintf_r+0x5c4>)
 8009cf6:	ec51 0b19 	vmov	r0, r1, d9
 8009cfa:	f04f 32ff 	mov.w	r2, #4294967295
 8009cfe:	f7f6 ff15 	bl	8000b2c <__aeabi_dcmpun>
 8009d02:	b9f0      	cbnz	r0, 8009d42 <_svfwprintf_r+0x342>
 8009d04:	4baf      	ldr	r3, [pc, #700]	; (8009fc4 <_svfwprintf_r+0x5c4>)
 8009d06:	ec51 0b19 	vmov	r0, r1, d9
 8009d0a:	f04f 32ff 	mov.w	r2, #4294967295
 8009d0e:	f7f6 feef 	bl	8000af0 <__aeabi_dcmple>
 8009d12:	b9b0      	cbnz	r0, 8009d42 <_svfwprintf_r+0x342>
 8009d14:	ec51 0b18 	vmov	r0, r1, d8
 8009d18:	2200      	movs	r2, #0
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	f7f6 fede 	bl	8000adc <__aeabi_dcmplt>
 8009d20:	b108      	cbz	r0, 8009d26 <_svfwprintf_r+0x326>
 8009d22:	232d      	movs	r3, #45	; 0x2d
 8009d24:	9315      	str	r3, [sp, #84]	; 0x54
 8009d26:	4ba8      	ldr	r3, [pc, #672]	; (8009fc8 <_svfwprintf_r+0x5c8>)
 8009d28:	48a8      	ldr	r0, [pc, #672]	; (8009fcc <_svfwprintf_r+0x5cc>)
 8009d2a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d2c:	f027 0780 	bic.w	r7, r7, #128	; 0x80
 8009d30:	2a47      	cmp	r2, #71	; 0x47
 8009d32:	bf94      	ite	ls
 8009d34:	469a      	movls	sl, r3
 8009d36:	4682      	movhi	sl, r0
 8009d38:	f04f 0800 	mov.w	r8, #0
 8009d3c:	2403      	movs	r4, #3
 8009d3e:	4646      	mov	r6, r8
 8009d40:	e3d2      	b.n	800a4e8 <_svfwprintf_r+0xae8>
 8009d42:	ec53 2b18 	vmov	r2, r3, d8
 8009d46:	ec51 0b18 	vmov	r0, r1, d8
 8009d4a:	f7f6 feef 	bl	8000b2c <__aeabi_dcmpun>
 8009d4e:	b140      	cbz	r0, 8009d62 <_svfwprintf_r+0x362>
 8009d50:	ee18 3a90 	vmov	r3, s17
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	bfbc      	itt	lt
 8009d58:	232d      	movlt	r3, #45	; 0x2d
 8009d5a:	9315      	strlt	r3, [sp, #84]	; 0x54
 8009d5c:	489c      	ldr	r0, [pc, #624]	; (8009fd0 <_svfwprintf_r+0x5d0>)
 8009d5e:	4b9d      	ldr	r3, [pc, #628]	; (8009fd4 <_svfwprintf_r+0x5d4>)
 8009d60:	e7e3      	b.n	8009d2a <_svfwprintf_r+0x32a>
 8009d62:	1c63      	adds	r3, r4, #1
 8009d64:	f000 810f 	beq.w	8009f86 <_svfwprintf_r+0x586>
 8009d68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d6a:	f023 0320 	bic.w	r3, r3, #32
 8009d6e:	2b47      	cmp	r3, #71	; 0x47
 8009d70:	d102      	bne.n	8009d78 <_svfwprintf_r+0x378>
 8009d72:	2c00      	cmp	r4, #0
 8009d74:	bf08      	it	eq
 8009d76:	2401      	moveq	r4, #1
 8009d78:	f447 7380 	orr.w	r3, r7, #256	; 0x100
 8009d7c:	930e      	str	r3, [sp, #56]	; 0x38
 8009d7e:	2328      	movs	r3, #40	; 0x28
 8009d80:	9307      	str	r3, [sp, #28]
 8009d82:	ab19      	add	r3, sp, #100	; 0x64
 8009d84:	9305      	str	r3, [sp, #20]
 8009d86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d88:	9304      	str	r3, [sp, #16]
 8009d8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009d8c:	f10d 08a8 	add.w	r8, sp, #168	; 0xa8
 8009d90:	ae18      	add	r6, sp, #96	; 0x60
 8009d92:	ad17      	add	r5, sp, #92	; 0x5c
 8009d94:	e9cd 4300 	strd	r4, r3, [sp]
 8009d98:	f8cd 8018 	str.w	r8, [sp, #24]
 8009d9c:	ec53 2b18 	vmov	r2, r3, d8
 8009da0:	9603      	str	r6, [sp, #12]
 8009da2:	9502      	str	r5, [sp, #8]
 8009da4:	4658      	mov	r0, fp
 8009da6:	f7ff fdbb 	bl	8009920 <wcvt>
 8009daa:	4540      	cmp	r0, r8
 8009dac:	4682      	mov	sl, r0
 8009dae:	f040 80ec 	bne.w	8009f8a <_svfwprintf_r+0x58a>
 8009db2:	9919      	ldr	r1, [sp, #100]	; 0x64
 8009db4:	2928      	cmp	r1, #40	; 0x28
 8009db6:	f340 80e8 	ble.w	8009f8a <_svfwprintf_r+0x58a>
 8009dba:	0089      	lsls	r1, r1, #2
 8009dbc:	4658      	mov	r0, fp
 8009dbe:	f7fd fb37 	bl	8007430 <_malloc_r>
 8009dc2:	4680      	mov	r8, r0
 8009dc4:	2800      	cmp	r0, #0
 8009dc6:	f43f af4a 	beq.w	8009c5e <_svfwprintf_r+0x25e>
 8009dca:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009dcc:	9502      	str	r5, [sp, #8]
 8009dce:	e9cd 0306 	strd	r0, r3, [sp, #24]
 8009dd2:	ab19      	add	r3, sp, #100	; 0x64
 8009dd4:	9305      	str	r3, [sp, #20]
 8009dd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009dd8:	e9cd 6303 	strd	r6, r3, [sp, #12]
 8009ddc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009dde:	4658      	mov	r0, fp
 8009de0:	e9cd 4300 	strd	r4, r3, [sp]
 8009de4:	ec53 2b18 	vmov	r2, r3, d8
 8009de8:	f7ff fd9a 	bl	8009920 <wcvt>
 8009dec:	4682      	mov	sl, r0
 8009dee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009df0:	9d18      	ldr	r5, [sp, #96]	; 0x60
 8009df2:	f023 0320 	bic.w	r3, r3, #32
 8009df6:	2b47      	cmp	r3, #71	; 0x47
 8009df8:	f040 80ca 	bne.w	8009f90 <_svfwprintf_r+0x590>
 8009dfc:	1cee      	adds	r6, r5, #3
 8009dfe:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009e00:	db02      	blt.n	8009e08 <_svfwprintf_r+0x408>
 8009e02:	42ac      	cmp	r4, r5
 8009e04:	f280 80ed 	bge.w	8009fe2 <_svfwprintf_r+0x5e2>
 8009e08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e0a:	3b02      	subs	r3, #2
 8009e0c:	9309      	str	r3, [sp, #36]	; 0x24
 8009e0e:	1e6b      	subs	r3, r5, #1
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009e14:	9318      	str	r3, [sp, #96]	; 0x60
 8009e16:	bfb8      	it	lt
 8009e18:	f1c5 0301 	rsblt	r3, r5, #1
 8009e1c:	921c      	str	r2, [sp, #112]	; 0x70
 8009e1e:	bfb4      	ite	lt
 8009e20:	222d      	movlt	r2, #45	; 0x2d
 8009e22:	222b      	movge	r2, #43	; 0x2b
 8009e24:	2b09      	cmp	r3, #9
 8009e26:	921d      	str	r2, [sp, #116]	; 0x74
 8009e28:	f340 80c5 	ble.w	8009fb6 <_svfwprintf_r+0x5b6>
 8009e2c:	a82a      	add	r0, sp, #168	; 0xa8
 8009e2e:	250a      	movs	r5, #10
 8009e30:	4602      	mov	r2, r0
 8009e32:	fb93 f4f5 	sdiv	r4, r3, r5
 8009e36:	fb05 3114 	mls	r1, r5, r4, r3
 8009e3a:	3130      	adds	r1, #48	; 0x30
 8009e3c:	f842 1c04 	str.w	r1, [r2, #-4]
 8009e40:	4619      	mov	r1, r3
 8009e42:	2963      	cmp	r1, #99	; 0x63
 8009e44:	f1a0 0004 	sub.w	r0, r0, #4
 8009e48:	4623      	mov	r3, r4
 8009e4a:	dcf1      	bgt.n	8009e30 <_svfwprintf_r+0x430>
 8009e4c:	3330      	adds	r3, #48	; 0x30
 8009e4e:	f840 3c04 	str.w	r3, [r0, #-4]
 8009e52:	f1a2 0108 	sub.w	r1, r2, #8
 8009e56:	a81e      	add	r0, sp, #120	; 0x78
 8009e58:	ab2a      	add	r3, sp, #168	; 0xa8
 8009e5a:	4299      	cmp	r1, r3
 8009e5c:	f0c0 80a6 	bcc.w	8009fac <_svfwprintf_r+0x5ac>
 8009e60:	f10d 04b3 	add.w	r4, sp, #179	; 0xb3
 8009e64:	1aa4      	subs	r4, r4, r2
 8009e66:	f024 0403 	bic.w	r4, r4, #3
 8009e6a:	3a0b      	subs	r2, #11
 8009e6c:	429a      	cmp	r2, r3
 8009e6e:	bf88      	it	hi
 8009e70:	2400      	movhi	r4, #0
 8009e72:	ab1e      	add	r3, sp, #120	; 0x78
 8009e74:	441c      	add	r4, r3
 8009e76:	a81c      	add	r0, sp, #112	; 0x70
 8009e78:	1a24      	subs	r4, r4, r0
 8009e7a:	10a3      	asrs	r3, r4, #2
 8009e7c:	9311      	str	r3, [sp, #68]	; 0x44
 8009e7e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009e80:	2b01      	cmp	r3, #1
 8009e82:	eb03 04a4 	add.w	r4, r3, r4, asr #2
 8009e86:	dc02      	bgt.n	8009e8e <_svfwprintf_r+0x48e>
 8009e88:	f017 0501 	ands.w	r5, r7, #1
 8009e8c:	d001      	beq.n	8009e92 <_svfwprintf_r+0x492>
 8009e8e:	3401      	adds	r4, #1
 8009e90:	2500      	movs	r5, #0
 8009e92:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8009e94:	2e00      	cmp	r6, #0
 8009e96:	f000 817d 	beq.w	800a194 <_svfwprintf_r+0x794>
 8009e9a:	232d      	movs	r3, #45	; 0x2d
 8009e9c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8009e9e:	9315      	str	r3, [sp, #84]	; 0x54
 8009ea0:	2600      	movs	r6, #0
 8009ea2:	42a6      	cmp	r6, r4
 8009ea4:	4633      	mov	r3, r6
 8009ea6:	bfb8      	it	lt
 8009ea8:	4623      	movlt	r3, r4
 8009eaa:	930e      	str	r3, [sp, #56]	; 0x38
 8009eac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009eae:	b113      	cbz	r3, 8009eb6 <_svfwprintf_r+0x4b6>
 8009eb0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009eb2:	3301      	adds	r3, #1
 8009eb4:	930e      	str	r3, [sp, #56]	; 0x38
 8009eb6:	f017 0302 	ands.w	r3, r7, #2
 8009eba:	9312      	str	r3, [sp, #72]	; 0x48
 8009ebc:	bf1e      	ittt	ne
 8009ebe:	9b0e      	ldrne	r3, [sp, #56]	; 0x38
 8009ec0:	3302      	addne	r3, #2
 8009ec2:	930e      	strne	r3, [sp, #56]	; 0x38
 8009ec4:	f017 0384 	ands.w	r3, r7, #132	; 0x84
 8009ec8:	9313      	str	r3, [sp, #76]	; 0x4c
 8009eca:	f000 8165 	beq.w	800a198 <_svfwprintf_r+0x798>
 8009ece:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009ed0:	b143      	cbz	r3, 8009ee4 <_svfwprintf_r+0x4e4>
 8009ed2:	2304      	movs	r3, #4
 8009ed4:	aa15      	add	r2, sp, #84	; 0x54
 8009ed6:	4649      	mov	r1, r9
 8009ed8:	4658      	mov	r0, fp
 8009eda:	f000 fbef 	bl	800a6bc <__ssputs_r>
 8009ede:	3001      	adds	r0, #1
 8009ee0:	f000 816d 	beq.w	800a1be <_svfwprintf_r+0x7be>
 8009ee4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009ee6:	b143      	cbz	r3, 8009efa <_svfwprintf_r+0x4fa>
 8009ee8:	2308      	movs	r3, #8
 8009eea:	aa1a      	add	r2, sp, #104	; 0x68
 8009eec:	4649      	mov	r1, r9
 8009eee:	4658      	mov	r0, fp
 8009ef0:	f000 fbe4 	bl	800a6bc <__ssputs_r>
 8009ef4:	3001      	adds	r0, #1
 8009ef6:	f000 8162 	beq.w	800a1be <_svfwprintf_r+0x7be>
 8009efa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009efc:	2b80      	cmp	r3, #128	; 0x80
 8009efe:	d113      	bne.n	8009f28 <_svfwprintf_r+0x528>
 8009f00:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f02:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009f04:	1a9b      	subs	r3, r3, r2
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	9310      	str	r3, [sp, #64]	; 0x40
 8009f0a:	dd0d      	ble.n	8009f28 <_svfwprintf_r+0x528>
 8009f0c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009f0e:	4a32      	ldr	r2, [pc, #200]	; (8009fd8 <_svfwprintf_r+0x5d8>)
 8009f10:	2b10      	cmp	r3, #16
 8009f12:	f300 8169 	bgt.w	800a1e8 <_svfwprintf_r+0x7e8>
 8009f16:	4a30      	ldr	r2, [pc, #192]	; (8009fd8 <_svfwprintf_r+0x5d8>)
 8009f18:	009b      	lsls	r3, r3, #2
 8009f1a:	4649      	mov	r1, r9
 8009f1c:	4658      	mov	r0, fp
 8009f1e:	f000 fbcd 	bl	800a6bc <__ssputs_r>
 8009f22:	3001      	adds	r0, #1
 8009f24:	f000 814b 	beq.w	800a1be <_svfwprintf_r+0x7be>
 8009f28:	1b36      	subs	r6, r6, r4
 8009f2a:	2e00      	cmp	r6, #0
 8009f2c:	dd0c      	ble.n	8009f48 <_svfwprintf_r+0x548>
 8009f2e:	2e10      	cmp	r6, #16
 8009f30:	4a29      	ldr	r2, [pc, #164]	; (8009fd8 <_svfwprintf_r+0x5d8>)
 8009f32:	f300 8164 	bgt.w	800a1fe <_svfwprintf_r+0x7fe>
 8009f36:	4a28      	ldr	r2, [pc, #160]	; (8009fd8 <_svfwprintf_r+0x5d8>)
 8009f38:	00b3      	lsls	r3, r6, #2
 8009f3a:	4649      	mov	r1, r9
 8009f3c:	4658      	mov	r0, fp
 8009f3e:	f000 fbbd 	bl	800a6bc <__ssputs_r>
 8009f42:	3001      	adds	r0, #1
 8009f44:	f000 813b 	beq.w	800a1be <_svfwprintf_r+0x7be>
 8009f48:	05f9      	lsls	r1, r7, #23
 8009f4a:	f100 8161 	bmi.w	800a210 <_svfwprintf_r+0x810>
 8009f4e:	00a3      	lsls	r3, r4, #2
 8009f50:	4652      	mov	r2, sl
 8009f52:	4649      	mov	r1, r9
 8009f54:	4658      	mov	r0, fp
 8009f56:	f000 fbb1 	bl	800a6bc <__ssputs_r>
 8009f5a:	3001      	adds	r0, #1
 8009f5c:	f000 812f 	beq.w	800a1be <_svfwprintf_r+0x7be>
 8009f60:	077a      	lsls	r2, r7, #29
 8009f62:	f100 827f 	bmi.w	800a464 <_svfwprintf_r+0xa64>
 8009f66:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009f6a:	990e      	ldr	r1, [sp, #56]	; 0x38
 8009f6c:	428a      	cmp	r2, r1
 8009f6e:	bfac      	ite	ge
 8009f70:	189b      	addge	r3, r3, r2
 8009f72:	185b      	addlt	r3, r3, r1
 8009f74:	930d      	str	r3, [sp, #52]	; 0x34
 8009f76:	f1b8 0f00 	cmp.w	r8, #0
 8009f7a:	d056      	beq.n	800a02a <_svfwprintf_r+0x62a>
 8009f7c:	4641      	mov	r1, r8
 8009f7e:	4658      	mov	r0, fp
 8009f80:	f7fd fa06 	bl	8007390 <_free_r>
 8009f84:	e051      	b.n	800a02a <_svfwprintf_r+0x62a>
 8009f86:	2406      	movs	r4, #6
 8009f88:	e6f6      	b.n	8009d78 <_svfwprintf_r+0x378>
 8009f8a:	f04f 0800 	mov.w	r8, #0
 8009f8e:	e72e      	b.n	8009dee <_svfwprintf_r+0x3ee>
 8009f90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f92:	2b66      	cmp	r3, #102	; 0x66
 8009f94:	f47f af3b 	bne.w	8009e0e <_svfwprintf_r+0x40e>
 8009f98:	f007 0301 	and.w	r3, r7, #1
 8009f9c:	2d00      	cmp	r5, #0
 8009f9e:	ea43 0304 	orr.w	r3, r3, r4
 8009fa2:	dd1b      	ble.n	8009fdc <_svfwprintf_r+0x5dc>
 8009fa4:	b363      	cbz	r3, 800a000 <_svfwprintf_r+0x600>
 8009fa6:	3401      	adds	r4, #1
 8009fa8:	442c      	add	r4, r5
 8009faa:	e772      	b.n	8009e92 <_svfwprintf_r+0x492>
 8009fac:	f851 4b04 	ldr.w	r4, [r1], #4
 8009fb0:	f840 4b04 	str.w	r4, [r0], #4
 8009fb4:	e751      	b.n	8009e5a <_svfwprintf_r+0x45a>
 8009fb6:	2230      	movs	r2, #48	; 0x30
 8009fb8:	4413      	add	r3, r2
 8009fba:	921e      	str	r2, [sp, #120]	; 0x78
 8009fbc:	931f      	str	r3, [sp, #124]	; 0x7c
 8009fbe:	ac20      	add	r4, sp, #128	; 0x80
 8009fc0:	e759      	b.n	8009e76 <_svfwprintf_r+0x476>
 8009fc2:	bf00      	nop
 8009fc4:	7fefffff 	.word	0x7fefffff
 8009fc8:	0800dbc8 	.word	0x0800dbc8
 8009fcc:	0800dbd8 	.word	0x0800dbd8
 8009fd0:	0800dbf8 	.word	0x0800dbf8
 8009fd4:	0800dbe8 	.word	0x0800dbe8
 8009fd8:	0800dcd8 	.word	0x0800dcd8
 8009fdc:	b193      	cbz	r3, 800a004 <_svfwprintf_r+0x604>
 8009fde:	3402      	adds	r4, #2
 8009fe0:	e757      	b.n	8009e92 <_svfwprintf_r+0x492>
 8009fe2:	429d      	cmp	r5, r3
 8009fe4:	db05      	blt.n	8009ff2 <_svfwprintf_r+0x5f2>
 8009fe6:	07fc      	lsls	r4, r7, #31
 8009fe8:	d50e      	bpl.n	800a008 <_svfwprintf_r+0x608>
 8009fea:	1c6c      	adds	r4, r5, #1
 8009fec:	2367      	movs	r3, #103	; 0x67
 8009fee:	9309      	str	r3, [sp, #36]	; 0x24
 8009ff0:	e74f      	b.n	8009e92 <_svfwprintf_r+0x492>
 8009ff2:	2d00      	cmp	r5, #0
 8009ff4:	bfd4      	ite	le
 8009ff6:	f1c5 0402 	rsble	r4, r5, #2
 8009ffa:	2401      	movgt	r4, #1
 8009ffc:	441c      	add	r4, r3
 8009ffe:	e7f5      	b.n	8009fec <_svfwprintf_r+0x5ec>
 800a000:	462c      	mov	r4, r5
 800a002:	e746      	b.n	8009e92 <_svfwprintf_r+0x492>
 800a004:	2401      	movs	r4, #1
 800a006:	e744      	b.n	8009e92 <_svfwprintf_r+0x492>
 800a008:	462c      	mov	r4, r5
 800a00a:	e7ef      	b.n	8009fec <_svfwprintf_r+0x5ec>
 800a00c:	b101      	cbz	r1, 800a010 <_svfwprintf_r+0x610>
 800a00e:	9615      	str	r6, [sp, #84]	; 0x54
 800a010:	1d2b      	adds	r3, r5, #4
 800a012:	06f8      	lsls	r0, r7, #27
 800a014:	930a      	str	r3, [sp, #40]	; 0x28
 800a016:	d503      	bpl.n	800a020 <_svfwprintf_r+0x620>
 800a018:	682b      	ldr	r3, [r5, #0]
 800a01a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a01c:	601a      	str	r2, [r3, #0]
 800a01e:	e004      	b.n	800a02a <_svfwprintf_r+0x62a>
 800a020:	0679      	lsls	r1, r7, #25
 800a022:	d5f9      	bpl.n	800a018 <_svfwprintf_r+0x618>
 800a024:	682b      	ldr	r3, [r5, #0]
 800a026:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a028:	801a      	strh	r2, [r3, #0]
 800a02a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800a02c:	e521      	b.n	8009a72 <_svfwprintf_r+0x72>
 800a02e:	462a      	mov	r2, r5
 800a030:	f017 0110 	ands.w	r1, r7, #16
 800a034:	f852 3b04 	ldr.w	r3, [r2], #4
 800a038:	920a      	str	r2, [sp, #40]	; 0x28
 800a03a:	d103      	bne.n	800a044 <_svfwprintf_r+0x644>
 800a03c:	f017 0240 	ands.w	r2, r7, #64	; 0x40
 800a040:	d010      	beq.n	800a064 <_svfwprintf_r+0x664>
 800a042:	b29b      	uxth	r3, r3
 800a044:	2200      	movs	r2, #0
 800a046:	e00d      	b.n	800a064 <_svfwprintf_r+0x664>
 800a048:	462a      	mov	r2, r5
 800a04a:	2178      	movs	r1, #120	; 0x78
 800a04c:	f852 3b04 	ldr.w	r3, [r2], #4
 800a050:	920a      	str	r2, [sp, #40]	; 0x28
 800a052:	2230      	movs	r2, #48	; 0x30
 800a054:	e9cd 211a 	strd	r2, r1, [sp, #104]	; 0x68
 800a058:	4aa5      	ldr	r2, [pc, #660]	; (800a2f0 <_svfwprintf_r+0x8f0>)
 800a05a:	920f      	str	r2, [sp, #60]	; 0x3c
 800a05c:	f047 0702 	orr.w	r7, r7, #2
 800a060:	2202      	movs	r2, #2
 800a062:	9109      	str	r1, [sp, #36]	; 0x24
 800a064:	2100      	movs	r1, #0
 800a066:	9115      	str	r1, [sp, #84]	; 0x54
 800a068:	1c66      	adds	r6, r4, #1
 800a06a:	f000 8218 	beq.w	800a49e <_svfwprintf_r+0xa9e>
 800a06e:	f027 0180 	bic.w	r1, r7, #128	; 0x80
 800a072:	2b00      	cmp	r3, #0
 800a074:	f040 8217 	bne.w	800a4a6 <_svfwprintf_r+0xaa6>
 800a078:	2c00      	cmp	r4, #0
 800a07a:	f000 8083 	beq.w	800a184 <_svfwprintf_r+0x784>
 800a07e:	2a01      	cmp	r2, #1
 800a080:	f040 8214 	bne.w	800a4ac <_svfwprintf_r+0xaac>
 800a084:	e060      	b.n	800a148 <_svfwprintf_r+0x748>
 800a086:	462b      	mov	r3, r5
 800a088:	2600      	movs	r6, #0
 800a08a:	f853 ab04 	ldr.w	sl, [r3], #4
 800a08e:	930a      	str	r3, [sp, #40]	; 0x28
 800a090:	f017 0510 	ands.w	r5, r7, #16
 800a094:	9615      	str	r6, [sp, #84]	; 0x54
 800a096:	d12d      	bne.n	800a0f4 <_svfwprintf_r+0x6f4>
 800a098:	1c62      	adds	r2, r4, #1
 800a09a:	d014      	beq.n	800a0c6 <_svfwprintf_r+0x6c6>
 800a09c:	4622      	mov	r2, r4
 800a09e:	4629      	mov	r1, r5
 800a0a0:	4650      	mov	r0, sl
 800a0a2:	4626      	mov	r6, r4
 800a0a4:	f7f6 f89c 	bl	80001e0 <memchr>
 800a0a8:	b108      	cbz	r0, 800a0ae <_svfwprintf_r+0x6ae>
 800a0aa:	eba0 060a 	sub.w	r6, r0, sl
 800a0ae:	2e27      	cmp	r6, #39	; 0x27
 800a0b0:	d90e      	bls.n	800a0d0 <_svfwprintf_r+0x6d0>
 800a0b2:	1c71      	adds	r1, r6, #1
 800a0b4:	0089      	lsls	r1, r1, #2
 800a0b6:	4658      	mov	r0, fp
 800a0b8:	f7fd f9ba 	bl	8007430 <_malloc_r>
 800a0bc:	2800      	cmp	r0, #0
 800a0be:	f43f adce 	beq.w	8009c5e <_svfwprintf_r+0x25e>
 800a0c2:	4680      	mov	r8, r0
 800a0c4:	e007      	b.n	800a0d6 <_svfwprintf_r+0x6d6>
 800a0c6:	4650      	mov	r0, sl
 800a0c8:	f7f6 f882 	bl	80001d0 <strlen>
 800a0cc:	4606      	mov	r6, r0
 800a0ce:	e7ee      	b.n	800a0ae <_svfwprintf_r+0x6ae>
 800a0d0:	f04f 0800 	mov.w	r8, #0
 800a0d4:	a82a      	add	r0, sp, #168	; 0xa8
 800a0d6:	4634      	mov	r4, r6
 800a0d8:	2300      	movs	r3, #0
 800a0da:	42b3      	cmp	r3, r6
 800a0dc:	d104      	bne.n	800a0e8 <_svfwprintf_r+0x6e8>
 800a0de:	2600      	movs	r6, #0
 800a0e0:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 800a0e4:	4682      	mov	sl, r0
 800a0e6:	e6dc      	b.n	8009ea2 <_svfwprintf_r+0x4a2>
 800a0e8:	f81a 2003 	ldrb.w	r2, [sl, r3]
 800a0ec:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 800a0f0:	3301      	adds	r3, #1
 800a0f2:	e7f2      	b.n	800a0da <_svfwprintf_r+0x6da>
 800a0f4:	1c63      	adds	r3, r4, #1
 800a0f6:	d011      	beq.n	800a11c <_svfwprintf_r+0x71c>
 800a0f8:	4622      	mov	r2, r4
 800a0fa:	4631      	mov	r1, r6
 800a0fc:	4650      	mov	r0, sl
 800a0fe:	f000 fa02 	bl	800a506 <wmemchr>
 800a102:	4680      	mov	r8, r0
 800a104:	2800      	cmp	r0, #0
 800a106:	f43f ae1a 	beq.w	8009d3e <_svfwprintf_r+0x33e>
 800a10a:	eba0 080a 	sub.w	r8, r0, sl
 800a10e:	ea4f 08a8 	mov.w	r8, r8, asr #2
 800a112:	4544      	cmp	r4, r8
 800a114:	bfa8      	it	ge
 800a116:	4644      	movge	r4, r8
 800a118:	46b0      	mov	r8, r6
 800a11a:	e610      	b.n	8009d3e <_svfwprintf_r+0x33e>
 800a11c:	4650      	mov	r0, sl
 800a11e:	f000 f9e9 	bl	800a4f4 <wcslen>
 800a122:	4604      	mov	r4, r0
 800a124:	e7f8      	b.n	800a118 <_svfwprintf_r+0x718>
 800a126:	462a      	mov	r2, r5
 800a128:	06fe      	lsls	r6, r7, #27
 800a12a:	f852 3b04 	ldr.w	r3, [r2], #4
 800a12e:	920a      	str	r2, [sp, #40]	; 0x28
 800a130:	d402      	bmi.n	800a138 <_svfwprintf_r+0x738>
 800a132:	067d      	lsls	r5, r7, #25
 800a134:	d500      	bpl.n	800a138 <_svfwprintf_r+0x738>
 800a136:	b29b      	uxth	r3, r3
 800a138:	2201      	movs	r2, #1
 800a13a:	e793      	b.n	800a064 <_svfwprintf_r+0x664>
 800a13c:	b101      	cbz	r1, 800a140 <_svfwprintf_r+0x740>
 800a13e:	9615      	str	r6, [sp, #84]	; 0x54
 800a140:	4b6c      	ldr	r3, [pc, #432]	; (800a2f4 <_svfwprintf_r+0x8f4>)
 800a142:	e520      	b.n	8009b86 <_svfwprintf_r+0x186>
 800a144:	2b09      	cmp	r3, #9
 800a146:	d804      	bhi.n	800a152 <_svfwprintf_r+0x752>
 800a148:	3330      	adds	r3, #48	; 0x30
 800a14a:	9351      	str	r3, [sp, #324]	; 0x144
 800a14c:	f50d 7aa2 	add.w	sl, sp, #324	; 0x144
 800a150:	e1c2      	b.n	800a4d8 <_svfwprintf_r+0xad8>
 800a152:	f50d 7aa4 	add.w	sl, sp, #328	; 0x148
 800a156:	250a      	movs	r5, #10
 800a158:	fbb3 f0f5 	udiv	r0, r3, r5
 800a15c:	fb05 3210 	mls	r2, r5, r0, r3
 800a160:	3230      	adds	r2, #48	; 0x30
 800a162:	f84a 2d04 	str.w	r2, [sl, #-4]!
 800a166:	461a      	mov	r2, r3
 800a168:	2a09      	cmp	r2, #9
 800a16a:	4603      	mov	r3, r0
 800a16c:	d8f4      	bhi.n	800a158 <_svfwprintf_r+0x758>
 800a16e:	e1b3      	b.n	800a4d8 <_svfwprintf_r+0xad8>
 800a170:	f003 020f 	and.w	r2, r3, #15
 800a174:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800a176:	091b      	lsrs	r3, r3, #4
 800a178:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 800a17c:	f84a 2d04 	str.w	r2, [sl, #-4]!
 800a180:	d1f6      	bne.n	800a170 <_svfwprintf_r+0x770>
 800a182:	e1a9      	b.n	800a4d8 <_svfwprintf_r+0xad8>
 800a184:	b91a      	cbnz	r2, 800a18e <_svfwprintf_r+0x78e>
 800a186:	07f8      	lsls	r0, r7, #31
 800a188:	d501      	bpl.n	800a18e <_svfwprintf_r+0x78e>
 800a18a:	2330      	movs	r3, #48	; 0x30
 800a18c:	e7dd      	b.n	800a14a <_svfwprintf_r+0x74a>
 800a18e:	f50d 7aa4 	add.w	sl, sp, #328	; 0x148
 800a192:	e1a1      	b.n	800a4d8 <_svfwprintf_r+0xad8>
 800a194:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800a196:	e684      	b.n	8009ea2 <_svfwprintf_r+0x4a2>
 800a198:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a19a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a19c:	1a9b      	subs	r3, r3, r2
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	9310      	str	r3, [sp, #64]	; 0x40
 800a1a2:	f77f ae94 	ble.w	8009ece <_svfwprintf_r+0x4ce>
 800a1a6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a1a8:	2b10      	cmp	r3, #16
 800a1aa:	dc11      	bgt.n	800a1d0 <_svfwprintf_r+0x7d0>
 800a1ac:	4a52      	ldr	r2, [pc, #328]	; (800a2f8 <_svfwprintf_r+0x8f8>)
 800a1ae:	009b      	lsls	r3, r3, #2
 800a1b0:	4649      	mov	r1, r9
 800a1b2:	4658      	mov	r0, fp
 800a1b4:	f000 fa82 	bl	800a6bc <__ssputs_r>
 800a1b8:	3001      	adds	r0, #1
 800a1ba:	f47f ae88 	bne.w	8009ece <_svfwprintf_r+0x4ce>
 800a1be:	f1b8 0f00 	cmp.w	r8, #0
 800a1c2:	f43f ad52 	beq.w	8009c6a <_svfwprintf_r+0x26a>
 800a1c6:	4641      	mov	r1, r8
 800a1c8:	4658      	mov	r0, fp
 800a1ca:	f7fd f8e1 	bl	8007390 <_free_r>
 800a1ce:	e54c      	b.n	8009c6a <_svfwprintf_r+0x26a>
 800a1d0:	4a49      	ldr	r2, [pc, #292]	; (800a2f8 <_svfwprintf_r+0x8f8>)
 800a1d2:	2340      	movs	r3, #64	; 0x40
 800a1d4:	4649      	mov	r1, r9
 800a1d6:	4658      	mov	r0, fp
 800a1d8:	f000 fa70 	bl	800a6bc <__ssputs_r>
 800a1dc:	3001      	adds	r0, #1
 800a1de:	d0ee      	beq.n	800a1be <_svfwprintf_r+0x7be>
 800a1e0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a1e2:	3b10      	subs	r3, #16
 800a1e4:	9310      	str	r3, [sp, #64]	; 0x40
 800a1e6:	e7de      	b.n	800a1a6 <_svfwprintf_r+0x7a6>
 800a1e8:	2340      	movs	r3, #64	; 0x40
 800a1ea:	4649      	mov	r1, r9
 800a1ec:	4658      	mov	r0, fp
 800a1ee:	f000 fa65 	bl	800a6bc <__ssputs_r>
 800a1f2:	3001      	adds	r0, #1
 800a1f4:	d0e3      	beq.n	800a1be <_svfwprintf_r+0x7be>
 800a1f6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a1f8:	3b10      	subs	r3, #16
 800a1fa:	9310      	str	r3, [sp, #64]	; 0x40
 800a1fc:	e686      	b.n	8009f0c <_svfwprintf_r+0x50c>
 800a1fe:	2340      	movs	r3, #64	; 0x40
 800a200:	4649      	mov	r1, r9
 800a202:	4658      	mov	r0, fp
 800a204:	f000 fa5a 	bl	800a6bc <__ssputs_r>
 800a208:	3001      	adds	r0, #1
 800a20a:	d0d8      	beq.n	800a1be <_svfwprintf_r+0x7be>
 800a20c:	3e10      	subs	r6, #16
 800a20e:	e68e      	b.n	8009f2e <_svfwprintf_r+0x52e>
 800a210:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a212:	2b65      	cmp	r3, #101	; 0x65
 800a214:	f240 80e4 	bls.w	800a3e0 <_svfwprintf_r+0x9e0>
 800a218:	ec51 0b18 	vmov	r0, r1, d8
 800a21c:	2200      	movs	r2, #0
 800a21e:	2300      	movs	r3, #0
 800a220:	f7f6 fc52 	bl	8000ac8 <__aeabi_dcmpeq>
 800a224:	b358      	cbz	r0, 800a27e <_svfwprintf_r+0x87e>
 800a226:	4a35      	ldr	r2, [pc, #212]	; (800a2fc <_svfwprintf_r+0x8fc>)
 800a228:	2304      	movs	r3, #4
 800a22a:	4649      	mov	r1, r9
 800a22c:	4658      	mov	r0, fp
 800a22e:	f000 fa45 	bl	800a6bc <__ssputs_r>
 800a232:	3001      	adds	r0, #1
 800a234:	d0c3      	beq.n	800a1be <_svfwprintf_r+0x7be>
 800a236:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800a23a:	429a      	cmp	r2, r3
 800a23c:	db02      	blt.n	800a244 <_svfwprintf_r+0x844>
 800a23e:	07fb      	lsls	r3, r7, #31
 800a240:	f57f ae8e 	bpl.w	8009f60 <_svfwprintf_r+0x560>
 800a244:	2304      	movs	r3, #4
 800a246:	aa16      	add	r2, sp, #88	; 0x58
 800a248:	4649      	mov	r1, r9
 800a24a:	4658      	mov	r0, fp
 800a24c:	f000 fa36 	bl	800a6bc <__ssputs_r>
 800a250:	3001      	adds	r0, #1
 800a252:	d0b4      	beq.n	800a1be <_svfwprintf_r+0x7be>
 800a254:	9c19      	ldr	r4, [sp, #100]	; 0x64
 800a256:	3c01      	subs	r4, #1
 800a258:	2c00      	cmp	r4, #0
 800a25a:	f77f ae81 	ble.w	8009f60 <_svfwprintf_r+0x560>
 800a25e:	4d28      	ldr	r5, [pc, #160]	; (800a300 <_svfwprintf_r+0x900>)
 800a260:	2c10      	cmp	r4, #16
 800a262:	dc02      	bgt.n	800a26a <_svfwprintf_r+0x86a>
 800a264:	4a26      	ldr	r2, [pc, #152]	; (800a300 <_svfwprintf_r+0x900>)
 800a266:	00a3      	lsls	r3, r4, #2
 800a268:	e673      	b.n	8009f52 <_svfwprintf_r+0x552>
 800a26a:	2340      	movs	r3, #64	; 0x40
 800a26c:	462a      	mov	r2, r5
 800a26e:	4649      	mov	r1, r9
 800a270:	4658      	mov	r0, fp
 800a272:	f000 fa23 	bl	800a6bc <__ssputs_r>
 800a276:	3001      	adds	r0, #1
 800a278:	d0a1      	beq.n	800a1be <_svfwprintf_r+0x7be>
 800a27a:	3c10      	subs	r4, #16
 800a27c:	e7f0      	b.n	800a260 <_svfwprintf_r+0x860>
 800a27e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a280:	2b00      	cmp	r3, #0
 800a282:	dc3f      	bgt.n	800a304 <_svfwprintf_r+0x904>
 800a284:	4a1d      	ldr	r2, [pc, #116]	; (800a2fc <_svfwprintf_r+0x8fc>)
 800a286:	2304      	movs	r3, #4
 800a288:	4649      	mov	r1, r9
 800a28a:	4658      	mov	r0, fp
 800a28c:	f000 fa16 	bl	800a6bc <__ssputs_r>
 800a290:	3001      	adds	r0, #1
 800a292:	d094      	beq.n	800a1be <_svfwprintf_r+0x7be>
 800a294:	e9dd 3218 	ldrd	r3, r2, [sp, #96]	; 0x60
 800a298:	4313      	orrs	r3, r2
 800a29a:	f007 0201 	and.w	r2, r7, #1
 800a29e:	4313      	orrs	r3, r2
 800a2a0:	f43f ae5e 	beq.w	8009f60 <_svfwprintf_r+0x560>
 800a2a4:	2304      	movs	r3, #4
 800a2a6:	aa16      	add	r2, sp, #88	; 0x58
 800a2a8:	4649      	mov	r1, r9
 800a2aa:	4658      	mov	r0, fp
 800a2ac:	f000 fa06 	bl	800a6bc <__ssputs_r>
 800a2b0:	3001      	adds	r0, #1
 800a2b2:	d084      	beq.n	800a1be <_svfwprintf_r+0x7be>
 800a2b4:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800a2b6:	2c00      	cmp	r4, #0
 800a2b8:	da0c      	bge.n	800a2d4 <_svfwprintf_r+0x8d4>
 800a2ba:	4d11      	ldr	r5, [pc, #68]	; (800a300 <_svfwprintf_r+0x900>)
 800a2bc:	4264      	negs	r4, r4
 800a2be:	2c10      	cmp	r4, #16
 800a2c0:	dc0b      	bgt.n	800a2da <_svfwprintf_r+0x8da>
 800a2c2:	4a0f      	ldr	r2, [pc, #60]	; (800a300 <_svfwprintf_r+0x900>)
 800a2c4:	00a3      	lsls	r3, r4, #2
 800a2c6:	4649      	mov	r1, r9
 800a2c8:	4658      	mov	r0, fp
 800a2ca:	f000 f9f7 	bl	800a6bc <__ssputs_r>
 800a2ce:	3001      	adds	r0, #1
 800a2d0:	f43f af75 	beq.w	800a1be <_svfwprintf_r+0x7be>
 800a2d4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a2d6:	009b      	lsls	r3, r3, #2
 800a2d8:	e63a      	b.n	8009f50 <_svfwprintf_r+0x550>
 800a2da:	2340      	movs	r3, #64	; 0x40
 800a2dc:	462a      	mov	r2, r5
 800a2de:	4649      	mov	r1, r9
 800a2e0:	4658      	mov	r0, fp
 800a2e2:	f000 f9eb 	bl	800a6bc <__ssputs_r>
 800a2e6:	3001      	adds	r0, #1
 800a2e8:	f43f af69 	beq.w	800a1be <_svfwprintf_r+0x7be>
 800a2ec:	3c10      	subs	r4, #16
 800a2ee:	e7e6      	b.n	800a2be <_svfwprintf_r+0x8be>
 800a2f0:	0800dc4c 	.word	0x0800dc4c
 800a2f4:	0800dc08 	.word	0x0800dc08
 800a2f8:	0800dc98 	.word	0x0800dc98
 800a2fc:	0800dc90 	.word	0x0800dc90
 800a300:	0800dcd8 	.word	0x0800dcd8
 800a304:	9c19      	ldr	r4, [sp, #100]	; 0x64
 800a306:	f344 041d 	sbfx	r4, r4, #0, #30
 800a30a:	42ac      	cmp	r4, r5
 800a30c:	bfa8      	it	ge
 800a30e:	462c      	movge	r4, r5
 800a310:	2c00      	cmp	r4, #0
 800a312:	dc20      	bgt.n	800a356 <_svfwprintf_r+0x956>
 800a314:	2c00      	cmp	r4, #0
 800a316:	bfac      	ite	ge
 800a318:	1b2c      	subge	r4, r5, r4
 800a31a:	462c      	movlt	r4, r5
 800a31c:	2c00      	cmp	r4, #0
 800a31e:	dd0b      	ble.n	800a338 <_svfwprintf_r+0x938>
 800a320:	4e72      	ldr	r6, [pc, #456]	; (800a4ec <_svfwprintf_r+0xaec>)
 800a322:	2c10      	cmp	r4, #16
 800a324:	dc20      	bgt.n	800a368 <_svfwprintf_r+0x968>
 800a326:	4a71      	ldr	r2, [pc, #452]	; (800a4ec <_svfwprintf_r+0xaec>)
 800a328:	00a3      	lsls	r3, r4, #2
 800a32a:	4649      	mov	r1, r9
 800a32c:	4658      	mov	r0, fp
 800a32e:	f000 f9c5 	bl	800a6bc <__ssputs_r>
 800a332:	3001      	adds	r0, #1
 800a334:	f43f af43 	beq.w	800a1be <_svfwprintf_r+0x7be>
 800a338:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800a33c:	429a      	cmp	r2, r3
 800a33e:	ea4f 0585 	mov.w	r5, r5, lsl #2
 800a342:	da1c      	bge.n	800a37e <_svfwprintf_r+0x97e>
 800a344:	2304      	movs	r3, #4
 800a346:	aa16      	add	r2, sp, #88	; 0x58
 800a348:	4649      	mov	r1, r9
 800a34a:	4658      	mov	r0, fp
 800a34c:	f000 f9b6 	bl	800a6bc <__ssputs_r>
 800a350:	3001      	adds	r0, #1
 800a352:	d116      	bne.n	800a382 <_svfwprintf_r+0x982>
 800a354:	e733      	b.n	800a1be <_svfwprintf_r+0x7be>
 800a356:	00a3      	lsls	r3, r4, #2
 800a358:	4652      	mov	r2, sl
 800a35a:	4649      	mov	r1, r9
 800a35c:	4658      	mov	r0, fp
 800a35e:	f000 f9ad 	bl	800a6bc <__ssputs_r>
 800a362:	3001      	adds	r0, #1
 800a364:	d1d6      	bne.n	800a314 <_svfwprintf_r+0x914>
 800a366:	e72a      	b.n	800a1be <_svfwprintf_r+0x7be>
 800a368:	2340      	movs	r3, #64	; 0x40
 800a36a:	4632      	mov	r2, r6
 800a36c:	4649      	mov	r1, r9
 800a36e:	4658      	mov	r0, fp
 800a370:	f000 f9a4 	bl	800a6bc <__ssputs_r>
 800a374:	3001      	adds	r0, #1
 800a376:	f43f af22 	beq.w	800a1be <_svfwprintf_r+0x7be>
 800a37a:	3c10      	subs	r4, #16
 800a37c:	e7d1      	b.n	800a322 <_svfwprintf_r+0x922>
 800a37e:	07fe      	lsls	r6, r7, #31
 800a380:	d4e0      	bmi.n	800a344 <_svfwprintf_r+0x944>
 800a382:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a384:	ebc5 0483 	rsb	r4, r5, r3, lsl #2
 800a388:	10a2      	asrs	r2, r4, #2
 800a38a:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800a38c:	1b1c      	subs	r4, r3, r4
 800a38e:	4294      	cmp	r4, r2
 800a390:	bfa8      	it	ge
 800a392:	4614      	movge	r4, r2
 800a394:	2c00      	cmp	r4, #0
 800a396:	dd09      	ble.n	800a3ac <_svfwprintf_r+0x9ac>
 800a398:	00a3      	lsls	r3, r4, #2
 800a39a:	eb0a 0205 	add.w	r2, sl, r5
 800a39e:	4649      	mov	r1, r9
 800a3a0:	4658      	mov	r0, fp
 800a3a2:	f000 f98b 	bl	800a6bc <__ssputs_r>
 800a3a6:	3001      	adds	r0, #1
 800a3a8:	f43f af09 	beq.w	800a1be <_svfwprintf_r+0x7be>
 800a3ac:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800a3b0:	2c00      	cmp	r4, #0
 800a3b2:	eba3 0302 	sub.w	r3, r3, r2
 800a3b6:	bfac      	ite	ge
 800a3b8:	1b1c      	subge	r4, r3, r4
 800a3ba:	461c      	movlt	r4, r3
 800a3bc:	2c00      	cmp	r4, #0
 800a3be:	f77f adcf 	ble.w	8009f60 <_svfwprintf_r+0x560>
 800a3c2:	4d4a      	ldr	r5, [pc, #296]	; (800a4ec <_svfwprintf_r+0xaec>)
 800a3c4:	2c10      	cmp	r4, #16
 800a3c6:	f77f af4d 	ble.w	800a264 <_svfwprintf_r+0x864>
 800a3ca:	2340      	movs	r3, #64	; 0x40
 800a3cc:	462a      	mov	r2, r5
 800a3ce:	4649      	mov	r1, r9
 800a3d0:	4658      	mov	r0, fp
 800a3d2:	f000 f973 	bl	800a6bc <__ssputs_r>
 800a3d6:	3001      	adds	r0, #1
 800a3d8:	f43f aef1 	beq.w	800a1be <_svfwprintf_r+0x7be>
 800a3dc:	3c10      	subs	r4, #16
 800a3de:	e7f1      	b.n	800a3c4 <_svfwprintf_r+0x9c4>
 800a3e0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a3e2:	2b01      	cmp	r3, #1
 800a3e4:	4652      	mov	r2, sl
 800a3e6:	f04f 0304 	mov.w	r3, #4
 800a3ea:	4649      	mov	r1, r9
 800a3ec:	4658      	mov	r0, fp
 800a3ee:	dc01      	bgt.n	800a3f4 <_svfwprintf_r+0x9f4>
 800a3f0:	07fc      	lsls	r4, r7, #31
 800a3f2:	d51b      	bpl.n	800a42c <_svfwprintf_r+0xa2c>
 800a3f4:	f000 f962 	bl	800a6bc <__ssputs_r>
 800a3f8:	3001      	adds	r0, #1
 800a3fa:	f43f aee0 	beq.w	800a1be <_svfwprintf_r+0x7be>
 800a3fe:	2304      	movs	r3, #4
 800a400:	aa16      	add	r2, sp, #88	; 0x58
 800a402:	4649      	mov	r1, r9
 800a404:	4658      	mov	r0, fp
 800a406:	f000 f959 	bl	800a6bc <__ssputs_r>
 800a40a:	3001      	adds	r0, #1
 800a40c:	f43f aed7 	beq.w	800a1be <_svfwprintf_r+0x7be>
 800a410:	9c19      	ldr	r4, [sp, #100]	; 0x64
 800a412:	ec51 0b18 	vmov	r0, r1, d8
 800a416:	2200      	movs	r2, #0
 800a418:	2300      	movs	r3, #0
 800a41a:	3c01      	subs	r4, #1
 800a41c:	f7f6 fb54 	bl	8000ac8 <__aeabi_dcmpeq>
 800a420:	b968      	cbnz	r0, 800a43e <_svfwprintf_r+0xa3e>
 800a422:	00a3      	lsls	r3, r4, #2
 800a424:	f10a 0204 	add.w	r2, sl, #4
 800a428:	4649      	mov	r1, r9
 800a42a:	4658      	mov	r0, fp
 800a42c:	f000 f946 	bl	800a6bc <__ssputs_r>
 800a430:	3001      	adds	r0, #1
 800a432:	f43f aec4 	beq.w	800a1be <_svfwprintf_r+0x7be>
 800a436:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a438:	aa1c      	add	r2, sp, #112	; 0x70
 800a43a:	009b      	lsls	r3, r3, #2
 800a43c:	e589      	b.n	8009f52 <_svfwprintf_r+0x552>
 800a43e:	2c00      	cmp	r4, #0
 800a440:	ddf9      	ble.n	800a436 <_svfwprintf_r+0xa36>
 800a442:	4d2a      	ldr	r5, [pc, #168]	; (800a4ec <_svfwprintf_r+0xaec>)
 800a444:	2c10      	cmp	r4, #16
 800a446:	dc02      	bgt.n	800a44e <_svfwprintf_r+0xa4e>
 800a448:	4a28      	ldr	r2, [pc, #160]	; (800a4ec <_svfwprintf_r+0xaec>)
 800a44a:	00a3      	lsls	r3, r4, #2
 800a44c:	e7ec      	b.n	800a428 <_svfwprintf_r+0xa28>
 800a44e:	2340      	movs	r3, #64	; 0x40
 800a450:	462a      	mov	r2, r5
 800a452:	4649      	mov	r1, r9
 800a454:	4658      	mov	r0, fp
 800a456:	f000 f931 	bl	800a6bc <__ssputs_r>
 800a45a:	3001      	adds	r0, #1
 800a45c:	f43f aeaf 	beq.w	800a1be <_svfwprintf_r+0x7be>
 800a460:	3c10      	subs	r4, #16
 800a462:	e7ef      	b.n	800a444 <_svfwprintf_r+0xa44>
 800a464:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a466:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a468:	1a9c      	subs	r4, r3, r2
 800a46a:	2c00      	cmp	r4, #0
 800a46c:	f77f ad7b 	ble.w	8009f66 <_svfwprintf_r+0x566>
 800a470:	2c10      	cmp	r4, #16
 800a472:	dc09      	bgt.n	800a488 <_svfwprintf_r+0xa88>
 800a474:	4a1e      	ldr	r2, [pc, #120]	; (800a4f0 <_svfwprintf_r+0xaf0>)
 800a476:	00a3      	lsls	r3, r4, #2
 800a478:	4649      	mov	r1, r9
 800a47a:	4658      	mov	r0, fp
 800a47c:	f000 f91e 	bl	800a6bc <__ssputs_r>
 800a480:	3001      	adds	r0, #1
 800a482:	f47f ad70 	bne.w	8009f66 <_svfwprintf_r+0x566>
 800a486:	e69a      	b.n	800a1be <_svfwprintf_r+0x7be>
 800a488:	4a19      	ldr	r2, [pc, #100]	; (800a4f0 <_svfwprintf_r+0xaf0>)
 800a48a:	2340      	movs	r3, #64	; 0x40
 800a48c:	4649      	mov	r1, r9
 800a48e:	4658      	mov	r0, fp
 800a490:	f000 f914 	bl	800a6bc <__ssputs_r>
 800a494:	3001      	adds	r0, #1
 800a496:	f43f ae92 	beq.w	800a1be <_svfwprintf_r+0x7be>
 800a49a:	3c10      	subs	r4, #16
 800a49c:	e7e8      	b.n	800a470 <_svfwprintf_r+0xa70>
 800a49e:	4639      	mov	r1, r7
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	f43f adec 	beq.w	800a07e <_svfwprintf_r+0x67e>
 800a4a6:	2a01      	cmp	r2, #1
 800a4a8:	f43f ae4c 	beq.w	800a144 <_svfwprintf_r+0x744>
 800a4ac:	2a02      	cmp	r2, #2
 800a4ae:	f50d 7aa4 	add.w	sl, sp, #328	; 0x148
 800a4b2:	f43f ae5d 	beq.w	800a170 <_svfwprintf_r+0x770>
 800a4b6:	f003 0207 	and.w	r2, r3, #7
 800a4ba:	3230      	adds	r2, #48	; 0x30
 800a4bc:	08db      	lsrs	r3, r3, #3
 800a4be:	4650      	mov	r0, sl
 800a4c0:	f84a 2d04 	str.w	r2, [sl, #-4]!
 800a4c4:	d1f7      	bne.n	800a4b6 <_svfwprintf_r+0xab6>
 800a4c6:	07cd      	lsls	r5, r1, #31
 800a4c8:	d506      	bpl.n	800a4d8 <_svfwprintf_r+0xad8>
 800a4ca:	2a30      	cmp	r2, #48	; 0x30
 800a4cc:	d004      	beq.n	800a4d8 <_svfwprintf_r+0xad8>
 800a4ce:	2330      	movs	r3, #48	; 0x30
 800a4d0:	f84a 3c04 	str.w	r3, [sl, #-4]
 800a4d4:	f1a0 0a08 	sub.w	sl, r0, #8
 800a4d8:	ab52      	add	r3, sp, #328	; 0x148
 800a4da:	4626      	mov	r6, r4
 800a4dc:	eba3 040a 	sub.w	r4, r3, sl
 800a4e0:	10a4      	asrs	r4, r4, #2
 800a4e2:	460f      	mov	r7, r1
 800a4e4:	f04f 0800 	mov.w	r8, #0
 800a4e8:	4645      	mov	r5, r8
 800a4ea:	e4da      	b.n	8009ea2 <_svfwprintf_r+0x4a2>
 800a4ec:	0800dcd8 	.word	0x0800dcd8
 800a4f0:	0800dc98 	.word	0x0800dc98

0800a4f4 <wcslen>:
 800a4f4:	4602      	mov	r2, r0
 800a4f6:	4613      	mov	r3, r2
 800a4f8:	3204      	adds	r2, #4
 800a4fa:	6819      	ldr	r1, [r3, #0]
 800a4fc:	2900      	cmp	r1, #0
 800a4fe:	d1fa      	bne.n	800a4f6 <wcslen+0x2>
 800a500:	1a18      	subs	r0, r3, r0
 800a502:	1080      	asrs	r0, r0, #2
 800a504:	4770      	bx	lr

0800a506 <wmemchr>:
 800a506:	b530      	push	{r4, r5, lr}
 800a508:	2400      	movs	r4, #0
 800a50a:	4294      	cmp	r4, r2
 800a50c:	4603      	mov	r3, r0
 800a50e:	d102      	bne.n	800a516 <wmemchr+0x10>
 800a510:	2300      	movs	r3, #0
 800a512:	4618      	mov	r0, r3
 800a514:	bd30      	pop	{r4, r5, pc}
 800a516:	681d      	ldr	r5, [r3, #0]
 800a518:	428d      	cmp	r5, r1
 800a51a:	f100 0004 	add.w	r0, r0, #4
 800a51e:	d0f8      	beq.n	800a512 <wmemchr+0xc>
 800a520:	3401      	adds	r4, #1
 800a522:	e7f2      	b.n	800a50a <wmemchr+0x4>

0800a524 <__assert_func>:
 800a524:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a526:	4614      	mov	r4, r2
 800a528:	461a      	mov	r2, r3
 800a52a:	4b09      	ldr	r3, [pc, #36]	; (800a550 <__assert_func+0x2c>)
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	4605      	mov	r5, r0
 800a530:	68d8      	ldr	r0, [r3, #12]
 800a532:	b14c      	cbz	r4, 800a548 <__assert_func+0x24>
 800a534:	4b07      	ldr	r3, [pc, #28]	; (800a554 <__assert_func+0x30>)
 800a536:	9100      	str	r1, [sp, #0]
 800a538:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a53c:	4906      	ldr	r1, [pc, #24]	; (800a558 <__assert_func+0x34>)
 800a53e:	462b      	mov	r3, r5
 800a540:	f000 f858 	bl	800a5f4 <fiprintf>
 800a544:	f000 f922 	bl	800a78c <abort>
 800a548:	4b04      	ldr	r3, [pc, #16]	; (800a55c <__assert_func+0x38>)
 800a54a:	461c      	mov	r4, r3
 800a54c:	e7f3      	b.n	800a536 <__assert_func+0x12>
 800a54e:	bf00      	nop
 800a550:	2000001c 	.word	0x2000001c
 800a554:	0800dd18 	.word	0x0800dd18
 800a558:	0800dd25 	.word	0x0800dd25
 800a55c:	0800dd53 	.word	0x0800dd53

0800a560 <btowc>:
 800a560:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a562:	1c43      	adds	r3, r0, #1
 800a564:	b087      	sub	sp, #28
 800a566:	d103      	bne.n	800a570 <btowc+0x10>
 800a568:	f04f 30ff 	mov.w	r0, #4294967295
 800a56c:	b007      	add	sp, #28
 800a56e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a570:	4d1c      	ldr	r5, [pc, #112]	; (800a5e4 <btowc+0x84>)
 800a572:	f88d 000b 	strb.w	r0, [sp, #11]
 800a576:	ae04      	add	r6, sp, #16
 800a578:	2208      	movs	r2, #8
 800a57a:	2100      	movs	r1, #0
 800a57c:	4630      	mov	r0, r6
 800a57e:	f7fc feff 	bl	8007380 <memset>
 800a582:	682f      	ldr	r7, [r5, #0]
 800a584:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 800a586:	b9fc      	cbnz	r4, 800a5c8 <btowc+0x68>
 800a588:	2050      	movs	r0, #80	; 0x50
 800a58a:	f7fe fcbd 	bl	8008f08 <malloc>
 800a58e:	4602      	mov	r2, r0
 800a590:	65b8      	str	r0, [r7, #88]	; 0x58
 800a592:	b920      	cbnz	r0, 800a59e <btowc+0x3e>
 800a594:	4b14      	ldr	r3, [pc, #80]	; (800a5e8 <btowc+0x88>)
 800a596:	4815      	ldr	r0, [pc, #84]	; (800a5ec <btowc+0x8c>)
 800a598:	2118      	movs	r1, #24
 800a59a:	f7ff ffc3 	bl	800a524 <__assert_func>
 800a59e:	682b      	ldr	r3, [r5, #0]
 800a5a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a5a2:	e9c3 4400 	strd	r4, r4, [r3]
 800a5a6:	e9c3 4402 	strd	r4, r4, [r3, #8]
 800a5aa:	e9c3 4404 	strd	r4, r4, [r3, #16]
 800a5ae:	e9c3 440a 	strd	r4, r4, [r3, #40]	; 0x28
 800a5b2:	e9c3 440c 	strd	r4, r4, [r3, #48]	; 0x30
 800a5b6:	e9c3 440e 	strd	r4, r4, [r3, #56]	; 0x38
 800a5ba:	e9c3 4410 	strd	r4, r4, [r3, #64]	; 0x40
 800a5be:	e9c3 4412 	strd	r4, r4, [r3, #72]	; 0x48
 800a5c2:	619c      	str	r4, [r3, #24]
 800a5c4:	771c      	strb	r4, [r3, #28]
 800a5c6:	625c      	str	r4, [r3, #36]	; 0x24
 800a5c8:	4b09      	ldr	r3, [pc, #36]	; (800a5f0 <btowc+0x90>)
 800a5ca:	9600      	str	r6, [sp, #0]
 800a5cc:	f8d3 40e4 	ldr.w	r4, [r3, #228]	; 0xe4
 800a5d0:	6828      	ldr	r0, [r5, #0]
 800a5d2:	2301      	movs	r3, #1
 800a5d4:	f10d 020b 	add.w	r2, sp, #11
 800a5d8:	a903      	add	r1, sp, #12
 800a5da:	47a0      	blx	r4
 800a5dc:	2801      	cmp	r0, #1
 800a5de:	d8c3      	bhi.n	800a568 <btowc+0x8>
 800a5e0:	9803      	ldr	r0, [sp, #12]
 800a5e2:	e7c3      	b.n	800a56c <btowc+0xc>
 800a5e4:	2000001c 	.word	0x2000001c
 800a5e8:	0800d9cd 	.word	0x0800d9cd
 800a5ec:	0800dd54 	.word	0x0800dd54
 800a5f0:	20000080 	.word	0x20000080

0800a5f4 <fiprintf>:
 800a5f4:	b40e      	push	{r1, r2, r3}
 800a5f6:	b503      	push	{r0, r1, lr}
 800a5f8:	4601      	mov	r1, r0
 800a5fa:	ab03      	add	r3, sp, #12
 800a5fc:	4805      	ldr	r0, [pc, #20]	; (800a614 <fiprintf+0x20>)
 800a5fe:	f853 2b04 	ldr.w	r2, [r3], #4
 800a602:	6800      	ldr	r0, [r0, #0]
 800a604:	9301      	str	r3, [sp, #4]
 800a606:	f7ff f849 	bl	800969c <_vfiprintf_r>
 800a60a:	b002      	add	sp, #8
 800a60c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a610:	b003      	add	sp, #12
 800a612:	4770      	bx	lr
 800a614:	2000001c 	.word	0x2000001c

0800a618 <__ascii_mbtowc>:
 800a618:	b082      	sub	sp, #8
 800a61a:	b901      	cbnz	r1, 800a61e <__ascii_mbtowc+0x6>
 800a61c:	a901      	add	r1, sp, #4
 800a61e:	b142      	cbz	r2, 800a632 <__ascii_mbtowc+0x1a>
 800a620:	b14b      	cbz	r3, 800a636 <__ascii_mbtowc+0x1e>
 800a622:	7813      	ldrb	r3, [r2, #0]
 800a624:	600b      	str	r3, [r1, #0]
 800a626:	7812      	ldrb	r2, [r2, #0]
 800a628:	1e10      	subs	r0, r2, #0
 800a62a:	bf18      	it	ne
 800a62c:	2001      	movne	r0, #1
 800a62e:	b002      	add	sp, #8
 800a630:	4770      	bx	lr
 800a632:	4610      	mov	r0, r2
 800a634:	e7fb      	b.n	800a62e <__ascii_mbtowc+0x16>
 800a636:	f06f 0001 	mvn.w	r0, #1
 800a63a:	e7f8      	b.n	800a62e <__ascii_mbtowc+0x16>

0800a63c <memmove>:
 800a63c:	4288      	cmp	r0, r1
 800a63e:	b510      	push	{r4, lr}
 800a640:	eb01 0402 	add.w	r4, r1, r2
 800a644:	d902      	bls.n	800a64c <memmove+0x10>
 800a646:	4284      	cmp	r4, r0
 800a648:	4623      	mov	r3, r4
 800a64a:	d807      	bhi.n	800a65c <memmove+0x20>
 800a64c:	1e43      	subs	r3, r0, #1
 800a64e:	42a1      	cmp	r1, r4
 800a650:	d008      	beq.n	800a664 <memmove+0x28>
 800a652:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a656:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a65a:	e7f8      	b.n	800a64e <memmove+0x12>
 800a65c:	4402      	add	r2, r0
 800a65e:	4601      	mov	r1, r0
 800a660:	428a      	cmp	r2, r1
 800a662:	d100      	bne.n	800a666 <memmove+0x2a>
 800a664:	bd10      	pop	{r4, pc}
 800a666:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a66a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a66e:	e7f7      	b.n	800a660 <memmove+0x24>

0800a670 <_realloc_r>:
 800a670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a672:	4607      	mov	r7, r0
 800a674:	4614      	mov	r4, r2
 800a676:	460e      	mov	r6, r1
 800a678:	b921      	cbnz	r1, 800a684 <_realloc_r+0x14>
 800a67a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a67e:	4611      	mov	r1, r2
 800a680:	f7fc bed6 	b.w	8007430 <_malloc_r>
 800a684:	b922      	cbnz	r2, 800a690 <_realloc_r+0x20>
 800a686:	f7fc fe83 	bl	8007390 <_free_r>
 800a68a:	4625      	mov	r5, r4
 800a68c:	4628      	mov	r0, r5
 800a68e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a690:	f000 f883 	bl	800a79a <_malloc_usable_size_r>
 800a694:	42a0      	cmp	r0, r4
 800a696:	d20f      	bcs.n	800a6b8 <_realloc_r+0x48>
 800a698:	4621      	mov	r1, r4
 800a69a:	4638      	mov	r0, r7
 800a69c:	f7fc fec8 	bl	8007430 <_malloc_r>
 800a6a0:	4605      	mov	r5, r0
 800a6a2:	2800      	cmp	r0, #0
 800a6a4:	d0f2      	beq.n	800a68c <_realloc_r+0x1c>
 800a6a6:	4631      	mov	r1, r6
 800a6a8:	4622      	mov	r2, r4
 800a6aa:	f7fc fe5b 	bl	8007364 <memcpy>
 800a6ae:	4631      	mov	r1, r6
 800a6b0:	4638      	mov	r0, r7
 800a6b2:	f7fc fe6d 	bl	8007390 <_free_r>
 800a6b6:	e7e9      	b.n	800a68c <_realloc_r+0x1c>
 800a6b8:	4635      	mov	r5, r6
 800a6ba:	e7e7      	b.n	800a68c <_realloc_r+0x1c>

0800a6bc <__ssputs_r>:
 800a6bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6c0:	688e      	ldr	r6, [r1, #8]
 800a6c2:	429e      	cmp	r6, r3
 800a6c4:	4682      	mov	sl, r0
 800a6c6:	460c      	mov	r4, r1
 800a6c8:	4690      	mov	r8, r2
 800a6ca:	461f      	mov	r7, r3
 800a6cc:	d838      	bhi.n	800a740 <__ssputs_r+0x84>
 800a6ce:	898a      	ldrh	r2, [r1, #12]
 800a6d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a6d4:	d032      	beq.n	800a73c <__ssputs_r+0x80>
 800a6d6:	6825      	ldr	r5, [r4, #0]
 800a6d8:	6909      	ldr	r1, [r1, #16]
 800a6da:	eba5 0901 	sub.w	r9, r5, r1
 800a6de:	6965      	ldr	r5, [r4, #20]
 800a6e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a6e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a6e8:	3301      	adds	r3, #1
 800a6ea:	444b      	add	r3, r9
 800a6ec:	106d      	asrs	r5, r5, #1
 800a6ee:	429d      	cmp	r5, r3
 800a6f0:	bf38      	it	cc
 800a6f2:	461d      	movcc	r5, r3
 800a6f4:	0553      	lsls	r3, r2, #21
 800a6f6:	d531      	bpl.n	800a75c <__ssputs_r+0xa0>
 800a6f8:	4629      	mov	r1, r5
 800a6fa:	f7fc fe99 	bl	8007430 <_malloc_r>
 800a6fe:	4606      	mov	r6, r0
 800a700:	b950      	cbnz	r0, 800a718 <__ssputs_r+0x5c>
 800a702:	230c      	movs	r3, #12
 800a704:	f8ca 3000 	str.w	r3, [sl]
 800a708:	89a3      	ldrh	r3, [r4, #12]
 800a70a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a70e:	81a3      	strh	r3, [r4, #12]
 800a710:	f04f 30ff 	mov.w	r0, #4294967295
 800a714:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a718:	6921      	ldr	r1, [r4, #16]
 800a71a:	464a      	mov	r2, r9
 800a71c:	f7fc fe22 	bl	8007364 <memcpy>
 800a720:	89a3      	ldrh	r3, [r4, #12]
 800a722:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a726:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a72a:	81a3      	strh	r3, [r4, #12]
 800a72c:	6126      	str	r6, [r4, #16]
 800a72e:	6165      	str	r5, [r4, #20]
 800a730:	444e      	add	r6, r9
 800a732:	eba5 0509 	sub.w	r5, r5, r9
 800a736:	6026      	str	r6, [r4, #0]
 800a738:	60a5      	str	r5, [r4, #8]
 800a73a:	463e      	mov	r6, r7
 800a73c:	42be      	cmp	r6, r7
 800a73e:	d900      	bls.n	800a742 <__ssputs_r+0x86>
 800a740:	463e      	mov	r6, r7
 800a742:	4632      	mov	r2, r6
 800a744:	6820      	ldr	r0, [r4, #0]
 800a746:	4641      	mov	r1, r8
 800a748:	f7ff ff78 	bl	800a63c <memmove>
 800a74c:	68a3      	ldr	r3, [r4, #8]
 800a74e:	6822      	ldr	r2, [r4, #0]
 800a750:	1b9b      	subs	r3, r3, r6
 800a752:	4432      	add	r2, r6
 800a754:	60a3      	str	r3, [r4, #8]
 800a756:	6022      	str	r2, [r4, #0]
 800a758:	2000      	movs	r0, #0
 800a75a:	e7db      	b.n	800a714 <__ssputs_r+0x58>
 800a75c:	462a      	mov	r2, r5
 800a75e:	f7ff ff87 	bl	800a670 <_realloc_r>
 800a762:	4606      	mov	r6, r0
 800a764:	2800      	cmp	r0, #0
 800a766:	d1e1      	bne.n	800a72c <__ssputs_r+0x70>
 800a768:	6921      	ldr	r1, [r4, #16]
 800a76a:	4650      	mov	r0, sl
 800a76c:	f7fc fe10 	bl	8007390 <_free_r>
 800a770:	e7c7      	b.n	800a702 <__ssputs_r+0x46>

0800a772 <__ascii_wctomb>:
 800a772:	b149      	cbz	r1, 800a788 <__ascii_wctomb+0x16>
 800a774:	2aff      	cmp	r2, #255	; 0xff
 800a776:	bf85      	ittet	hi
 800a778:	238a      	movhi	r3, #138	; 0x8a
 800a77a:	6003      	strhi	r3, [r0, #0]
 800a77c:	700a      	strbls	r2, [r1, #0]
 800a77e:	f04f 30ff 	movhi.w	r0, #4294967295
 800a782:	bf98      	it	ls
 800a784:	2001      	movls	r0, #1
 800a786:	4770      	bx	lr
 800a788:	4608      	mov	r0, r1
 800a78a:	4770      	bx	lr

0800a78c <abort>:
 800a78c:	b508      	push	{r3, lr}
 800a78e:	2006      	movs	r0, #6
 800a790:	f000 f834 	bl	800a7fc <raise>
 800a794:	2001      	movs	r0, #1
 800a796:	f7f7 f8c1 	bl	800191c <_exit>

0800a79a <_malloc_usable_size_r>:
 800a79a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a79e:	1f18      	subs	r0, r3, #4
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	bfbc      	itt	lt
 800a7a4:	580b      	ldrlt	r3, [r1, r0]
 800a7a6:	18c0      	addlt	r0, r0, r3
 800a7a8:	4770      	bx	lr

0800a7aa <_raise_r>:
 800a7aa:	291f      	cmp	r1, #31
 800a7ac:	b538      	push	{r3, r4, r5, lr}
 800a7ae:	4604      	mov	r4, r0
 800a7b0:	460d      	mov	r5, r1
 800a7b2:	d904      	bls.n	800a7be <_raise_r+0x14>
 800a7b4:	2316      	movs	r3, #22
 800a7b6:	6003      	str	r3, [r0, #0]
 800a7b8:	f04f 30ff 	mov.w	r0, #4294967295
 800a7bc:	bd38      	pop	{r3, r4, r5, pc}
 800a7be:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a7c0:	b112      	cbz	r2, 800a7c8 <_raise_r+0x1e>
 800a7c2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a7c6:	b94b      	cbnz	r3, 800a7dc <_raise_r+0x32>
 800a7c8:	4620      	mov	r0, r4
 800a7ca:	f000 f831 	bl	800a830 <_getpid_r>
 800a7ce:	462a      	mov	r2, r5
 800a7d0:	4601      	mov	r1, r0
 800a7d2:	4620      	mov	r0, r4
 800a7d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a7d8:	f000 b818 	b.w	800a80c <_kill_r>
 800a7dc:	2b01      	cmp	r3, #1
 800a7de:	d00a      	beq.n	800a7f6 <_raise_r+0x4c>
 800a7e0:	1c59      	adds	r1, r3, #1
 800a7e2:	d103      	bne.n	800a7ec <_raise_r+0x42>
 800a7e4:	2316      	movs	r3, #22
 800a7e6:	6003      	str	r3, [r0, #0]
 800a7e8:	2001      	movs	r0, #1
 800a7ea:	e7e7      	b.n	800a7bc <_raise_r+0x12>
 800a7ec:	2400      	movs	r4, #0
 800a7ee:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a7f2:	4628      	mov	r0, r5
 800a7f4:	4798      	blx	r3
 800a7f6:	2000      	movs	r0, #0
 800a7f8:	e7e0      	b.n	800a7bc <_raise_r+0x12>
	...

0800a7fc <raise>:
 800a7fc:	4b02      	ldr	r3, [pc, #8]	; (800a808 <raise+0xc>)
 800a7fe:	4601      	mov	r1, r0
 800a800:	6818      	ldr	r0, [r3, #0]
 800a802:	f7ff bfd2 	b.w	800a7aa <_raise_r>
 800a806:	bf00      	nop
 800a808:	2000001c 	.word	0x2000001c

0800a80c <_kill_r>:
 800a80c:	b538      	push	{r3, r4, r5, lr}
 800a80e:	4d07      	ldr	r5, [pc, #28]	; (800a82c <_kill_r+0x20>)
 800a810:	2300      	movs	r3, #0
 800a812:	4604      	mov	r4, r0
 800a814:	4608      	mov	r0, r1
 800a816:	4611      	mov	r1, r2
 800a818:	602b      	str	r3, [r5, #0]
 800a81a:	f7f7 f86f 	bl	80018fc <_kill>
 800a81e:	1c43      	adds	r3, r0, #1
 800a820:	d102      	bne.n	800a828 <_kill_r+0x1c>
 800a822:	682b      	ldr	r3, [r5, #0]
 800a824:	b103      	cbz	r3, 800a828 <_kill_r+0x1c>
 800a826:	6023      	str	r3, [r4, #0]
 800a828:	bd38      	pop	{r3, r4, r5, pc}
 800a82a:	bf00      	nop
 800a82c:	2000a44c 	.word	0x2000a44c

0800a830 <_getpid_r>:
 800a830:	f7f7 b85c 	b.w	80018ec <_getpid>

0800a834 <_init>:
 800a834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a836:	bf00      	nop
 800a838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a83a:	bc08      	pop	{r3}
 800a83c:	469e      	mov	lr, r3
 800a83e:	4770      	bx	lr

0800a840 <_fini>:
 800a840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a842:	bf00      	nop
 800a844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a846:	bc08      	pop	{r3}
 800a848:	469e      	mov	lr, r3
 800a84a:	4770      	bx	lr
