// Seed: 1112361938
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  assign id_1 = "" - 1;
  parameter id_4 = 1;
  always id_2 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  tri1 id_21 = id_7;
  wire id_22;
  always
    if (1)
      @(posedge -1 or negedge id_8#(
          .id_13(-1'h0)
      ))
        @(posedge {{id_14
        } {id_7}}, posedge id_2 or posedge -1'b0 or posedge id_19)
        begin : LABEL_0
          begin : LABEL_0
            if (id_18) id_4 <= &1;
            $display(id_2);
          end
        end
  wire id_23, id_24 = id_22;
  localparam integer id_25 = -1'b0;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_3
  );
endmodule
