// Seed: 2398433189
module module_0;
  assign id_1 = 1;
  wire id_2;
  initial assume (1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  module_0();
  assign id_5 = id_4;
endmodule
module module_2 (
    output tri1 id_0
);
  reg id_2 = id_2 == 1;
  module_0();
  always @(id_2 > 1 or id_2 ^ id_2) begin
    id_2 <= 1;
  end
endmodule
