0.7
2020.2
May 22 2024
19:03:11
C:/FPGA_lab/lab/usr/usr.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/FPGA_lab/lab/usr/usr.srcs/sim_1/new/usr_tb.v,1737724670,verilog,,,,usr_tb,,,,,,,,
C:/FPGA_lab/lab/usr/usr.srcs/sources_1/new/usr.v,1737723904,verilog,,C:/FPGA_lab/lab/usr/usr.srcs/sim_1/new/usr_tb.v,,usr,,,,,,,,
