{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693867161524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693867161524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 04 19:39:21 2023 " "Processing started: Mon Sep 04 19:39:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693867161524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867161524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867161524 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693867161823 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693867161823 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../quartus/ula.v " "Can't analyze file -- file ../quartus/ula.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1693867169300 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../quartus/ram.v " "Can't analyze file -- file ../quartus/ram.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1693867169301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693867169303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 3 3 " "Found 3 design units, including 3 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ulaCore " "Found entity 1: ulaCore" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693867169305 ""} { "Info" "ISGN_ENTITY_NAME" "2 ulaIn1Mux " "Found entity 2: ulaIn1Mux" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693867169305 ""} { "Info" "ISGN_ENTITY_NAME" "3 ulaIn2Mux " "Found entity 3: ulaIn2Mux" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693867169305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 0 0 " "Found 0 design units, including 0 entities, in source file ram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693867169310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_out_sign_extend " "Found entity 1: dual_out_sign_extend" {  } { { "dual_sign_extend.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/dual_sign_extend.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693867169312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169312 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Verilog1.v " "Can't analyze file -- file Verilog1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1693867169312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmem.v 2 2 " "Found 2 design units, including 2 entities, in source file regmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 regmem " "Found entity 1: regmem" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693867169313 ""} { "Info" "ISGN_ENTITY_NAME" "2 regMemMux " "Found entity 2: regMemMux" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693867169313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "dataMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/dataMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693867169314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memtoregmux.v 1 1 " "Found 1 design units, including 1 entities, in source file memtoregmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 memToRegMux " "Found entity 1: memToRegMux" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693867169315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169315 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mipsControl.v " "Can't analyze file -- file mipsControl.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1693867169316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intmem.v 1 1 " "Found 1 design units, including 1 entities, in source file intmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 intMem " "Found entity 1: intMem" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693867169317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 2 2 " "Found 2 design units, including 2 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693867169317 ""} { "Info" "ISGN_ENTITY_NAME" "2 PCNext " "Found entity 2: PCNext" {  } { { "PC.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/PC.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693867169317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump.v 1 1 " "Found 1 design units, including 1 entities, in source file jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 jump " "Found entity 1: jump" {  } { { "jump.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/jump.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693867169318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_module.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_module " "Found entity 1: branch_module" {  } { { "branch_module.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/branch_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693867169319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169319 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693867169350 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rt MIPS.v(24) " "Verilog HDL or VHDL warning at MIPS.v(24): object \"rt\" assigned a value but never read" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693867169351 "|MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs MIPS.v(25) " "Verilog HDL or VHDL warning at MIPS.v(25): object \"rs\" assigned a value but never read" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693867169351 "|MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rtMem MIPS.v(28) " "Verilog HDL or VHDL warning at MIPS.v(28): object \"rtMem\" assigned a value but never read" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693867169351 "|MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rsMem MIPS.v(29) " "Verilog HDL or VHDL warning at MIPS.v(29): object \"rsMem\" assigned a value but never read" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693867169351 "|MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdMem MIPS.v(30) " "Verilog HDL or VHDL warning at MIPS.v(30): object \"rdMem\" assigned a value but never read" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693867169351 "|MIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "MIPS.v" "pc" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693867169370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCNext PCNext:nextInstruction " "Elaborating entity \"PCNext\" for hierarchy \"PCNext:nextInstruction\"" {  } { { "MIPS.v" "nextInstruction" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693867169372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump jump:jump " "Elaborating entity \"jump\" for hierarchy \"jump:jump\"" {  } { { "MIPS.v" "jump" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693867169375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_module branch_module:b_module " "Elaborating entity \"branch_module\" for hierarchy \"branch_module:b_module\"" {  } { { "MIPS.v" "b_module" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693867169377 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "branch_module.v(9) " "Verilog HDL Case Statement warning at branch_module.v(9): incomplete case statement has no default case item" {  } { { "branch_module.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/branch_module.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1693867169377 "|MIPS|branch_module:b_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch_Result branch_module.v(9) " "Verilog HDL Always Construct warning at branch_module.v(9): inferring latch(es) for variable \"branch_Result\", which holds its previous value in one or more paths through the always construct" {  } { { "branch_module.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/branch_module.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693867169377 "|MIPS|branch_module:b_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_Result branch_module.v(9) " "Inferred latch for \"branch_Result\" at branch_module.v(9)" {  } { { "branch_module.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/branch_module.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169378 "|MIPS|branch_module:b_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intMem intMem:intMem " "Elaborating entity \"intMem\" for hierarchy \"intMem:intMem\"" {  } { { "MIPS.v" "intMem" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693867169378 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "62 0 63 intMem.v(14) " "Verilog HDL warning at intMem.v(14): number of words (62) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1693867169379 "|MIPS|intMem:intMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "intMemory.data_a 0 intMem.v(9) " "Net \"intMemory.data_a\" at intMem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693867169379 "|MIPS|intMem:intMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "intMemory.waddr_a 0 intMem.v(9) " "Net \"intMemory.waddr_a\" at intMem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693867169379 "|MIPS|intMem:intMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "intMemory.we_a 0 intMem.v(9) " "Net \"intMemory.we_a\" at intMem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693867169379 "|MIPS|intMem:intMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control " "Elaborating entity \"control\" for hierarchy \"control:control\"" {  } { { "MIPS.v" "control" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693867169380 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(20) " "Verilog HDL assignment warning at control.v(20): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693867169381 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(58) " "Verilog HDL assignment warning at control.v(58): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693867169381 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(118) " "Verilog HDL assignment warning at control.v(118): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693867169382 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(127) " "Verilog HDL assignment warning at control.v(127): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693867169382 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(136) " "Verilog HDL assignment warning at control.v(136): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693867169382 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(144) " "Verilog HDL assignment warning at control.v(144): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693867169382 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(153) " "Verilog HDL assignment warning at control.v(153): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693867169382 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(162) " "Verilog HDL assignment warning at control.v(162): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693867169382 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(170) " "Verilog HDL assignment warning at control.v(170): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693867169382 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(178) " "Verilog HDL assignment warning at control.v(178): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693867169382 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(186) " "Verilog HDL assignment warning at control.v(186): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693867169382 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(195) " "Verilog HDL assignment warning at control.v(195): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693867169382 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(206) " "Verilog HDL assignment warning at control.v(206): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693867169382 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(219) " "Verilog HDL assignment warning at control.v(219): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693867169382 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(228) " "Verilog HDL assignment warning at control.v(228): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693867169382 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(16) " "Verilog HDL Case Statement warning at control.v(16): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1693867169382 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "in1Mux control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"in1Mux\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693867169382 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "in2Mux control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"in2Mux\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693867169382 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOp control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"aluOp\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693867169382 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regDst control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"regDst\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693867169382 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693867169382 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regWrite control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"regWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693867169382 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regWrite control.v(11) " "Inferred latch for \"regWrite\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169382 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch control.v(11) " "Inferred latch for \"branch\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169382 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDst control.v(11) " "Inferred latch for \"regDst\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169383 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[0\] control.v(11) " "Inferred latch for \"aluOp\[0\]\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169383 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[1\] control.v(11) " "Inferred latch for \"aluOp\[1\]\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169383 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[2\] control.v(11) " "Inferred latch for \"aluOp\[2\]\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169383 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[3\] control.v(11) " "Inferred latch for \"aluOp\[3\]\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169383 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in2Mux control.v(11) " "Inferred latch for \"in2Mux\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169383 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in1Mux\[0\] control.v(11) " "Inferred latch for \"in1Mux\[0\]\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169383 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in1Mux\[1\] control.v(11) " "Inferred latch for \"in1Mux\[1\]\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169383 "|MIPS|control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regMemMux regMemMux:regMemWriteMux " "Elaborating entity \"regMemMux\" for hierarchy \"regMemMux:regMemWriteMux\"" {  } { { "MIPS.v" "regMemWriteMux" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693867169384 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "regMem.v(55) " "Verilog HDL Case Statement warning at regMem.v(55): incomplete case statement has no default case item" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1693867169386 "|MIPS|regMemMux:regMemWriteMux"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regMemMuxOutput regMem.v(55) " "Verilog HDL Always Construct warning at regMem.v(55): inferring latch(es) for variable \"regMemMuxOutput\", which holds its previous value in one or more paths through the always construct" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693867169386 "|MIPS|regMemMux:regMemWriteMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regMemMuxOutput\[0\] regMem.v(55) " "Inferred latch for \"regMemMuxOutput\[0\]\" at regMem.v(55)" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169386 "|MIPS|regMemMux:regMemWriteMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regMemMuxOutput\[1\] regMem.v(55) " "Inferred latch for \"regMemMuxOutput\[1\]\" at regMem.v(55)" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169386 "|MIPS|regMemMux:regMemWriteMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regMemMuxOutput\[2\] regMem.v(55) " "Inferred latch for \"regMemMuxOutput\[2\]\" at regMem.v(55)" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169386 "|MIPS|regMemMux:regMemWriteMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regMemMuxOutput\[3\] regMem.v(55) " "Inferred latch for \"regMemMuxOutput\[3\]\" at regMem.v(55)" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169386 "|MIPS|regMemMux:regMemWriteMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regMemMuxOutput\[4\] regMem.v(55) " "Inferred latch for \"regMemMuxOutput\[4\]\" at regMem.v(55)" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169386 "|MIPS|regMemMux:regMemWriteMux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regmem regmem:regmem " "Elaborating entity \"regmem\" for hierarchy \"regmem:regmem\"" {  } { { "MIPS.v" "regmem" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693867169386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_out_sign_extend dual_out_sign_extend:sign_extend " "Elaborating entity \"dual_out_sign_extend\" for hierarchy \"dual_out_sign_extend:sign_extend\"" {  } { { "MIPS.v" "sign_extend" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693867169394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaIn1Mux ulaIn1Mux:ulaIn1 " "Elaborating entity \"ulaIn1Mux\" for hierarchy \"ulaIn1Mux:ulaIn1\"" {  } { { "MIPS.v" "ulaIn1" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693867169395 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ula.v(46) " "Verilog HDL Case Statement warning at ula.v(46): incomplete case statement has no default case item" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1693867169395 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ulaIn1MuxOut ula.v(46) " "Verilog HDL Always Construct warning at ula.v(46): inferring latch(es) for variable \"ulaIn1MuxOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693867169395 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[0\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[0\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169395 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[1\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[1\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169395 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[2\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[2\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169395 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[3\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[3\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169395 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[4\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[4\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169395 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[5\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[5\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169395 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[6\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[6\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169395 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[7\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[7\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169395 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[8\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[8\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169395 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[9\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[9\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169395 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[10\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[10\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169395 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[11\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[11\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169395 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[12\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[12\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169395 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[13\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[13\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169395 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[14\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[14\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169395 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[15\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[15\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169395 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[16\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[16\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169395 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[17\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[17\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169397 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[18\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[18\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169397 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[19\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[19\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169397 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[20\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[20\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169397 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[21\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[21\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169397 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[22\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[22\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169397 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[23\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[23\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169397 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[24\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[24\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169397 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[25\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[25\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169397 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[26\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[26\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169397 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[27\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[27\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169397 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[28\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[28\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169397 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[29\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[29\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169397 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[30\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[30\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169397 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[31\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[31\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169397 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaIn2Mux ulaIn2Mux:ulaIn2 " "Elaborating entity \"ulaIn2Mux\" for hierarchy \"ulaIn2Mux:ulaIn2\"" {  } { { "MIPS.v" "ulaIn2" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693867169398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaCore ulaCore:ula " "Elaborating entity \"ulaCore\" for hierarchy \"ulaCore:ula\"" {  } { { "MIPS.v" "ula" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693867169399 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ula.v(18) " "Verilog HDL warning at ula.v(18): converting signed shift amount to unsigned" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 18 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1693867169400 "|MIPS|ulaCore:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem dataMem:dataMem " "Elaborating entity \"dataMem\" for hierarchy \"dataMem:dataMem\"" {  } { { "MIPS.v" "dataMem" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693867169401 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mainMemory dataMem.v(6) " "Verilog HDL or VHDL warning at dataMem.v(6): object \"mainMemory\" assigned a value but never read" {  } { { "dataMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/dataMem.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693867169401 "|MIPS|dataMem:dataMem"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readData dataMem.v(5) " "Output port \"readData\" at dataMem.v(5) has no driver" {  } { { "dataMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/dataMem.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1693867169401 "|MIPS|dataMem:dataMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memToRegMux memToRegMux:memToRegMux " "Elaborating entity \"memToRegMux\" for hierarchy \"memToRegMux:memToRegMux\"" {  } { { "MIPS.v" "memToRegMux" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693867169402 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "memToRegMux.v(7) " "Verilog HDL Case Statement warning at memToRegMux.v(7): incomplete case statement has no default case item" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1693867169402 "|MIPS|memToRegMux:memToRegMux"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memToRegOutput memToRegMux.v(7) " "Verilog HDL Always Construct warning at memToRegMux.v(7): inferring latch(es) for variable \"memToRegOutput\", which holds its previous value in one or more paths through the always construct" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[0\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[0\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[1\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[1\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[2\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[2\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[3\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[3\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[4\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[4\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[5\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[5\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[6\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[6\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[7\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[7\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[8\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[8\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[9\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[9\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[10\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[10\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[11\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[11\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[12\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[12\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[13\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[13\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[14\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[14\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[15\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[15\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[16\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[16\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[17\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[17\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[18\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[18\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[19\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[19\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[20\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[20\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[21\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[21\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[22\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[22\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[23\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[23\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[24\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[24\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[25\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[25\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[26\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[26\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[27\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[27\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[28\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[28\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[29\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[29\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[30\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[30\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[31\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[31\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867169403 "|MIPS|memToRegMux:memToRegMux"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regMemMux:regMemWriteMux\|regMemMuxOutput\[0\] " "LATCH primitive \"regMemMux:regMemWriteMux\|regMemMuxOutput\[0\]\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867169827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regMemMux:regMemWriteMux\|regMemMuxOutput\[1\] " "LATCH primitive \"regMemMux:regMemWriteMux\|regMemMuxOutput\[1\]\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867169827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regMemMux:regMemWriteMux\|regMemMuxOutput\[2\] " "LATCH primitive \"regMemMux:regMemWriteMux\|regMemMuxOutput\[2\]\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867169827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regMemMux:regMemWriteMux\|regMemMuxOutput\[3\] " "LATCH primitive \"regMemMux:regMemWriteMux\|regMemMuxOutput\[3\]\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867169828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regMemMux:regMemWriteMux\|regMemMuxOutput\[4\] " "LATCH primitive \"regMemMux:regMemWriteMux\|regMemMuxOutput\[4\]\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867169828 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "intMem:intMem\|intMemory " "RAM logic \"intMem:intMem\|intMemory\" is uninferred due to inappropriate RAM size" {  } { { "intMem.v" "intMemory" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1693867169853 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1693867169853 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/GitHub/Arquitetura-projeto-2/db/MIPS.ram0_intMem_dc5c2df9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/GitHub/Arquitetura-projeto-2/db/MIPS.ram0_intMem_dc5c2df9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1693867169855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[0\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[0\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[1\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[1\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[2\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[2\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[3\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[3\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[4\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[4\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[5\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[5\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[6\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[6\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[7\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[7\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[8\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[8\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[9\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[9\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[10\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[10\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[11\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[11\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[12\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[12\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[13\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[13\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[14\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[14\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[15\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[15\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[16\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[16\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[17\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[17\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[18\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[18\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[19\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[19\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[20\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[20\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[21\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[21\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[22\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[22\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[23\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[23\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[24\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[24\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[25\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[25\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[26\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[26\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[27\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[27\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[28\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[28\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[29\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[29\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[30\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[30\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[31\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[31\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693867170352 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1693867171124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|aluOp\[0\] " "Latch control:control\|aluOp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intMem:intMem\|instruction\[28\] " "Ports D and ENA on the latch are fed by the same signal intMem:intMem\|instruction\[28\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171152 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|aluOp\[1\] " "Latch control:control\|aluOp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intMem:intMem\|instruction\[28\] " "Ports D and ENA on the latch are fed by the same signal intMem:intMem\|instruction\[28\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171152 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|in2Mux " "Latch control:control\|in2Mux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intMem:intMem\|instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal intMem:intMem\|instruction\[26\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171152 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[0\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171152 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[1\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171152 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[2\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171152 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[3\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171152 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[4\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171152 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[5\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171152 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[6\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171152 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[7\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171152 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[8\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171152 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[9\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171153 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[10\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171153 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[11\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171153 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[12\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171153 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[13\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171153 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[14\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171153 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[15\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171153 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171153 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[17\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171153 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[18\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171153 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[19\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171153 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[20\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171153 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[21\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171153 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[22\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171153 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[23\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171153 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[24\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171153 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[25\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171154 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[26\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171154 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[27\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171154 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[28\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171154 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[30\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171154 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[29\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171154 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[31\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171154 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|aluOp\[3\] " "Latch control:control\|aluOp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intMem:intMem\|instruction\[29\] " "Ports D and ENA on the latch are fed by the same signal intMem:intMem\|instruction\[29\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171154 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|aluOp\[2\] " "Latch control:control\|aluOp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intMem:intMem\|instruction\[29\] " "Ports D and ENA on the latch are fed by the same signal intMem:intMem\|instruction\[29\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171154 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|regWrite " "Latch control:control\|regWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intMem:intMem\|instruction\[29\] " "Ports D and ENA on the latch are fed by the same signal intMem:intMem\|instruction\[29\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171154 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_module:b_module\|branch_Result " "Latch branch_module:b_module\|branch_Result has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intMem:intMem\|instruction\[29\] " "Ports D and ENA on the latch are fed by the same signal intMem:intMem\|instruction\[29\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171154 ""}  } { { "branch_module.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/branch_module.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|regDst " "Latch control:control\|regDst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intMem:intMem\|instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal intMem:intMem\|instruction\[26\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171154 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|in1Mux\[0\] " "Latch control:control\|in1Mux\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intMem:intMem\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal intMem:intMem\|instruction\[31\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171154 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|in1Mux\[1\] " "Latch control:control\|in1Mux\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intMem:intMem\|instruction\[29\] " "Ports D and ENA on the latch are fed by the same signal intMem:intMem\|instruction\[29\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693867171155 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693867171155 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[30\] GND " "Pin \"instruction\[30\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693867175682 "|MIPS|instruction[30]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1693867175682 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693867175888 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693867179154 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693867179154 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2700 " "Implemented 2700 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693867179307 ""} { "Info" "ICUT_CUT_TM_OPINS" "194 " "Implemented 194 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693867179307 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2504 " "Implemented 2504 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693867179307 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693867179307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 172 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 172 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693867179329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 04 19:39:39 2023 " "Processing ended: Mon Sep 04 19:39:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693867179329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693867179329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693867179329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693867179329 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1693867180383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693867180384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 04 19:39:40 2023 " "Processing started: Mon Sep 04 19:39:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693867180384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1693867180384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1693867180384 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1693867180444 ""}
{ "Info" "0" "" "Project  = MIPS" {  } {  } 0 0 "Project  = MIPS" 0 0 "Fitter" 0 0 1693867180444 ""}
{ "Info" "0" "" "Revision = MIPS" {  } {  } 0 0 "Revision = MIPS" 0 0 "Fitter" 0 0 1693867180444 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1693867180575 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1693867180575 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPS 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"MIPS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1693867180593 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693867180633 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693867180633 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1693867181050 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1693867181074 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1693867181159 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "196 196 " "No exact pin location assignment(s) for 196 pins of 196 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1693867181416 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1693867189743 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 1054 global CLKCTRL_G10 " "clock~inputCLKENA0 with 1054 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1693867190551 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1693867190551 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693867190551 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1693867190563 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1693867190567 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1693867190575 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1693867190582 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1693867190582 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1693867190585 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "The Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1693867191696 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS.sdc " "Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1693867191698 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1693867191698 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~0  from: dataa  to: combout " "Cell: control\|WideOr16~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693867191715 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~0  from: datab  to: combout " "Cell: control\|WideOr16~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693867191715 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1693867191715 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1693867191729 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1693867191730 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1693867191731 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1693867192001 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1693867192005 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1693867192005 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693867192126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1693867198161 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1693867199218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693867208655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1693867221034 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1693867231412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693867231412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1693867234520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "D:/GitHub/Arquitetura-projeto-2/" { { 1 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1693867249337 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1693867249337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1693867315659 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1693867315659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:15 " "Fitter routing operations ending: elapsed time is 00:01:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693867315665 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.71 " "Total time spent on timing analysis during the Fitter is 12.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1693867320980 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1693867321027 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1693867323593 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1693867323595 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1693867326912 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693867334268 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/Arquitetura-projeto-2/output_files/MIPS.fit.smsg " "Generated suppressed messages file D:/GitHub/Arquitetura-projeto-2/output_files/MIPS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1693867334802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6741 " "Peak virtual memory: 6741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693867335952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 04 19:42:15 2023 " "Processing ended: Mon Sep 04 19:42:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693867335952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:35 " "Elapsed time: 00:02:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693867335952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:05 " "Total CPU time (on all processors): 00:02:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693867335952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1693867335952 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1693867337270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693867337270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 04 19:42:17 2023 " "Processing started: Mon Sep 04 19:42:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693867337270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1693867337270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1693867337270 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1693867338176 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1693867344425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693867344840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 04 19:42:24 2023 " "Processing ended: Mon Sep 04 19:42:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693867344840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693867344840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693867344840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1693867344840 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1693867345459 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1693867345908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693867345908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 04 19:42:25 2023 " "Processing started: Mon Sep 04 19:42:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693867345908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1693867345908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS -c MIPS " "Command: quartus_sta MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1693867345909 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1693867345967 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1693867346558 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1693867346558 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693867346595 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693867346595 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "The Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1693867347173 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS.sdc " "Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1693867347249 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1693867347249 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693867347257 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name intMem:intMem\|instruction\[26\] intMem:intMem\|instruction\[26\] " "create_clock -period 1.000 -name intMem:intMem\|instruction\[26\] intMem:intMem\|instruction\[26\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693867347257 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name intMem:intMem\|instruction\[27\] intMem:intMem\|instruction\[27\] " "create_clock -period 1.000 -name intMem:intMem\|instruction\[27\] intMem:intMem\|instruction\[27\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693867347257 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control:control\|in1Mux\[0\] control:control\|in1Mux\[0\] " "create_clock -period 1.000 -name control:control\|in1Mux\[0\] control:control\|in1Mux\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693867347257 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693867347257 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~0  from: datad  to: combout " "Cell: control\|WideOr16~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693867347266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~0  from: datae  to: combout " "Cell: control\|WideOr16~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693867347266 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1693867347266 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1693867347271 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693867347272 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1693867347274 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1693867347283 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1693867347947 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693867347947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.042 " "Worst-case setup slack is -17.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867348033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867348033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.042             -93.081 intMem:intMem\|instruction\[27\]  " "  -17.042             -93.081 intMem:intMem\|instruction\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867348033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.047          -13317.074 clock  " "  -14.047          -13317.074 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867348033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.761             -75.274 intMem:intMem\|instruction\[26\]  " "  -10.761             -75.274 intMem:intMem\|instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867348033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.586            -293.369 control:control\|in1Mux\[0\]  " "   -9.586            -293.369 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867348033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693867348033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.851 " "Worst-case hold slack is -0.851" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867348097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867348097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.851              -5.092 clock  " "   -0.851              -5.092 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867348097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.874               0.000 intMem:intMem\|instruction\[27\]  " "    0.874               0.000 intMem:intMem\|instruction\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867348097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.113               0.000 control:control\|in1Mux\[0\]  " "    1.113               0.000 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867348097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.418               0.000 intMem:intMem\|instruction\[26\]  " "    1.418               0.000 intMem:intMem\|instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867348097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693867348097 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693867348100 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693867348102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867348104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867348104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724           -1192.441 clock  " "   -0.724           -1192.441 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867348104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.114              -0.242 intMem:intMem\|instruction\[27\]  " "   -0.114              -0.242 intMem:intMem\|instruction\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867348104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077              -0.103 intMem:intMem\|instruction\[26\]  " "   -0.077              -0.103 intMem:intMem\|instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867348104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 control:control\|in1Mux\[0\]  " "    0.077               0.000 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867348104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693867348104 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1693867348183 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1693867348222 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1693867352059 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~0  from: datad  to: combout " "Cell: control\|WideOr16~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693867352305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~0  from: datae  to: combout " "Cell: control\|WideOr16~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693867352305 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1693867352305 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693867352305 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1693867352452 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693867352452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.129 " "Worst-case setup slack is -17.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867352454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867352454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.129             -93.833 intMem:intMem\|instruction\[27\]  " "  -17.129             -93.833 intMem:intMem\|instruction\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867352454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.064          -13158.903 clock  " "  -14.064          -13158.903 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867352454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.589             -76.434 intMem:intMem\|instruction\[26\]  " "  -10.589             -76.434 intMem:intMem\|instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867352454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.833            -298.825 control:control\|in1Mux\[0\]  " "   -9.833            -298.825 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867352454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693867352454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.953 " "Worst-case hold slack is -0.953" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867352515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867352515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.953              -6.410 clock  " "   -0.953              -6.410 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867352515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.018               0.000 intMem:intMem\|instruction\[27\]  " "    1.018               0.000 intMem:intMem\|instruction\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867352515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.019               0.000 control:control\|in1Mux\[0\]  " "    1.019               0.000 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867352515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.173               0.000 intMem:intMem\|instruction\[26\]  " "    1.173               0.000 intMem:intMem\|instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867352515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693867352515 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693867352518 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693867352541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867352544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867352544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724           -1196.257 clock  " "   -0.724           -1196.257 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867352544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.135              -0.605 intMem:intMem\|instruction\[26\]  " "   -0.135              -0.605 intMem:intMem\|instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867352544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.135              -0.605 intMem:intMem\|instruction\[27\]  " "   -0.135              -0.605 intMem:intMem\|instruction\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867352544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 control:control\|in1Mux\[0\]  " "    0.097               0.000 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867352544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693867352544 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1693867352636 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1693867352895 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1693867355647 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~0  from: datad  to: combout " "Cell: control\|WideOr16~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693867355820 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~0  from: datae  to: combout " "Cell: control\|WideOr16~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693867355820 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1693867355820 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693867355821 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1693867355886 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693867355886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.949 " "Worst-case setup slack is -6.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867355888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867355888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.949             -37.935 intMem:intMem\|instruction\[27\]  " "   -6.949             -37.935 intMem:intMem\|instruction\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867355888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.416           -5883.658 clock  " "   -6.416           -5883.658 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867355888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.775             -30.842 intMem:intMem\|instruction\[26\]  " "   -4.775             -30.842 intMem:intMem\|instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867355888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.821            -114.728 control:control\|in1Mux\[0\]  " "   -3.821            -114.728 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867355888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693867355888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.475 " "Worst-case hold slack is -0.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867355945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867355945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.475              -2.910 clock  " "   -0.475              -2.910 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867355945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070               0.000 intMem:intMem\|instruction\[27\]  " "    0.070               0.000 intMem:intMem\|instruction\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867355945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 control:control\|in1Mux\[0\]  " "    0.206               0.000 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867355945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.526               0.000 intMem:intMem\|instruction\[26\]  " "    0.526               0.000 intMem:intMem\|instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867355945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693867355945 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693867355949 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693867355952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.092 " "Worst-case minimum pulse width slack is -0.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867355963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867355963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092             -89.262 clock  " "   -0.092             -89.262 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867355963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.019              -0.037 intMem:intMem\|instruction\[26\]  " "   -0.019              -0.037 intMem:intMem\|instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867355963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.006              -0.011 intMem:intMem\|instruction\[27\]  " "   -0.006              -0.011 intMem:intMem\|instruction\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867355963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 control:control\|in1Mux\[0\]  " "    0.242               0.000 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867355963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693867355963 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1693867356043 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~0  from: datad  to: combout " "Cell: control\|WideOr16~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693867356259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~0  from: datae  to: combout " "Cell: control\|WideOr16~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693867356259 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1693867356259 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693867356260 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1693867356313 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693867356313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.247 " "Worst-case setup slack is -6.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867356314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867356314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.247             -34.725 intMem:intMem\|instruction\[27\]  " "   -6.247             -34.725 intMem:intMem\|instruction\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867356314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.549           -5130.057 clock  " "   -5.549           -5130.057 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867356314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.324             -28.433 intMem:intMem\|instruction\[26\]  " "   -4.324             -28.433 intMem:intMem\|instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867356314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.429            -103.430 control:control\|in1Mux\[0\]  " "   -3.429            -103.430 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867356314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693867356314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.533 " "Worst-case hold slack is -0.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867356370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867356370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.533              -3.828 clock  " "   -0.533              -3.828 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867356370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 intMem:intMem\|instruction\[27\]  " "    0.106               0.000 intMem:intMem\|instruction\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867356370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 control:control\|in1Mux\[0\]  " "    0.204               0.000 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867356370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 intMem:intMem\|instruction\[26\]  " "    0.468               0.000 intMem:intMem\|instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867356370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693867356370 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693867356374 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693867356376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.090 " "Worst-case minimum pulse width slack is -0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867356380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867356380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090             -89.632 clock  " "   -0.090             -89.632 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867356380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070               0.000 intMem:intMem\|instruction\[26\]  " "    0.070               0.000 intMem:intMem\|instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867356380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 intMem:intMem\|instruction\[27\]  " "    0.082               0.000 intMem:intMem\|instruction\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867356380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 control:control\|in1Mux\[0\]  " "    0.288               0.000 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693867356380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693867356380 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1693867359761 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1693867360005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5251 " "Peak virtual memory: 5251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693867360155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 04 19:42:40 2023 " "Processing ended: Mon Sep 04 19:42:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693867360155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693867360155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693867360155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1693867360155 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1693867361213 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693867361214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 04 19:42:41 2023 " "Processing started: Mon Sep 04 19:42:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693867361214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1693867361214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1693867361214 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1693867362027 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS.vo D:/GitHub/Arquitetura-projeto-2/simulation/modelsim/ simulation " "Generated file MIPS.vo in folder \"D:/GitHub/Arquitetura-projeto-2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1693867362477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4748 " "Peak virtual memory: 4748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693867362541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 04 19:42:42 2023 " "Processing ended: Mon Sep 04 19:42:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693867362541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693867362541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693867362541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1693867362541 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 187 s " "Quartus Prime Full Compilation was successful. 0 errors, 187 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1693867363180 ""}
