

================================================================
== Vivado HLS Report for 'copy_tensor_1'
================================================================
* Date:           Mon Jan  7 16:14:01 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_s)
3 --> 
	4  / (tmp_2)
	2  / (!tmp_2)
4 --> 
	5  / true
5 --> 
	6  / (tmp_3)
	3  / (!tmp_3)
6 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %in1_V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 7 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %in2_V, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 8 'specmemcore' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%size2_z_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %size2_z)"   --->   Operation 9 'read' 'size2_z_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%size2_y_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %size2_y)"   --->   Operation 10 'read' 'size2_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%size2_x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %size2_x)"   --->   Operation 11 'read' 'size2_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%size1_y_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %size1_y)"   --->   Operation 12 'read' 'size1_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%size1_x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %size1_x)"   --->   Operation 13 'read' 'size1_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %.loopexit" [CNN/Lenet5.cpp:14]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%k = phi i31 [ 0, %0 ], [ %k_1, %.loopexit.loopexit ]"   --->   Operation 15 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]"   --->   Operation 16 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i32 [ 0, %0 ], [ %next_mul2, %.loopexit.loopexit ]"   --->   Operation 17 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.55ns)   --->   "%next_mul2 = add i32 %phi_mul1, %size2_y_read"   --->   Operation 18 'add' 'next_mul2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.55ns)   --->   "%next_mul = add i32 %phi_mul, %size1_y_read"   --->   Operation 19 'add' 'next_mul' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%k_cast = zext i31 %k to i32" [CNN/Lenet5.cpp:14]   --->   Operation 20 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.47ns)   --->   "%tmp_s = icmp slt i32 %k_cast, %size2_z_read" [CNN/Lenet5.cpp:14]   --->   Operation 21 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (2.52ns)   --->   "%k_1 = add i31 %k, 1" [CNN/Lenet5.cpp:14]   --->   Operation 22 'add' 'k_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader2.preheader, label %2" [CNN/Lenet5.cpp:14]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.76ns)   --->   "br label %.preheader2" [CNN/Lenet5.cpp:15]   --->   Operation 24 'br' <Predicate = (tmp_s)> <Delay = 1.76>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [CNN/Lenet5.cpp:19]   --->   Operation 25 'ret' <Predicate = (!tmp_s)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%j = phi i31 [ %j_1, %.preheader2.loopexit ], [ 0, %.preheader2.preheader ]"   --->   Operation 26 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j to i32" [CNN/Lenet5.cpp:15]   --->   Operation 27 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (2.47ns)   --->   "%tmp_2 = icmp slt i32 %j_cast, %size2_y_read" [CNN/Lenet5.cpp:15]   --->   Operation 28 'icmp' 'tmp_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (2.52ns)   --->   "%j_1 = add i31 %j, 1" [CNN/Lenet5.cpp:15]   --->   Operation 29 'add' 'j_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %.preheader.preheader, label %.loopexit.loopexit" [CNN/Lenet5.cpp:15]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.55ns)   --->   "%tmp = add i32 %j_cast, %phi_mul" [CNN/Lenet5.cpp:15]   --->   Operation 31 'add' 'tmp' <Predicate = (tmp_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (2.55ns)   --->   "%tmp4 = add i32 %j_cast, %phi_mul1" [CNN/Lenet5.cpp:15]   --->   Operation 32 'add' 'tmp4' <Predicate = (tmp_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 33 'br' <Predicate = (!tmp_2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 34 [1/1] (8.51ns)   --->   "%tmp3 = mul i32 %tmp, %size1_x_read" [CNN/Lenet5.cpp:15]   --->   Operation 34 'mul' 'tmp3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (8.51ns)   --->   "%tmp5 = mul i32 %tmp4, %size2_x_read" [CNN/Lenet5.cpp:15]   --->   Operation 35 'mul' 'tmp5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (1.76ns)   --->   "br label %.preheader" [CNN/Lenet5.cpp:16]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 4.87>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%i = phi i31 [ %i_1, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 37 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i to i32" [CNN/Lenet5.cpp:16]   --->   Operation 38 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (2.47ns)   --->   "%tmp_3 = icmp slt i32 %i_cast, %size2_x_read" [CNN/Lenet5.cpp:16]   --->   Operation 39 'icmp' 'tmp_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (2.52ns)   --->   "%i_1 = add i31 %i, 1" [CNN/Lenet5.cpp:16]   --->   Operation 40 'add' 'i_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %1, label %.preheader2.loopexit" [CNN/Lenet5.cpp:16]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (2.55ns)   --->   "%tmp_4 = add nsw i32 %i_cast, %tmp3" [CNN/Lenet5.cpp:17]   --->   Operation 42 'add' 'tmp_4' <Predicate = (tmp_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (2.55ns)   --->   "%tmp_6 = add nsw i32 %i_cast, %tmp5" [CNN/Lenet5.cpp:17]   --->   Operation 43 'add' 'tmp_6' <Predicate = (tmp_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_7 = sext i32 %tmp_6 to i64" [CNN/Lenet5.cpp:17]   --->   Operation 44 'sext' 'tmp_7' <Predicate = (tmp_3)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%in2_V_addr = getelementptr [8 x i16]* %in2_V, i64 0, i64 %tmp_7" [CNN/Lenet5.cpp:17]   --->   Operation 45 'getelementptr' 'in2_V_addr' <Predicate = (tmp_3)> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (2.32ns)   --->   "%in2_V_load = load i16* %in2_V_addr, align 2" [CNN/Lenet5.cpp:17]   --->   Operation 46 'load' 'in2_V_load' <Predicate = (tmp_3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "br label %.preheader2"   --->   Operation 47 'br' <Predicate = (!tmp_3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.64>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_5 = sext i32 %tmp_4 to i64" [CNN/Lenet5.cpp:17]   --->   Operation 48 'sext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/2] (2.32ns)   --->   "%in2_V_load = load i16* %in2_V_addr, align 2" [CNN/Lenet5.cpp:17]   --->   Operation 49 'load' 'in2_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%in1_V_addr = getelementptr [8 x i16]* %in1_V, i64 0, i64 %tmp_5" [CNN/Lenet5.cpp:17]   --->   Operation 50 'getelementptr' 'in1_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (2.32ns)   --->   "store i16 %in2_V_load, i16* %in1_V_addr, align 2" [CNN/Lenet5.cpp:17]   --->   Operation 51 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "br label %.preheader" [CNN/Lenet5.cpp:16]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ in2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ size1_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size1_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size2_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size2_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size2_z]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty        (specmemcore  ) [ 0000000]
empty_33     (specmemcore  ) [ 0000000]
size2_z_read (read         ) [ 0011111]
size2_y_read (read         ) [ 0011111]
size2_x_read (read         ) [ 0011111]
size1_y_read (read         ) [ 0011111]
size1_x_read (read         ) [ 0011111]
StgValue_14  (br           ) [ 0111111]
k            (phi          ) [ 0010000]
phi_mul      (phi          ) [ 0011111]
phi_mul1     (phi          ) [ 0011111]
next_mul2    (add          ) [ 0111111]
next_mul     (add          ) [ 0111111]
k_cast       (zext         ) [ 0000000]
tmp_s        (icmp         ) [ 0011111]
k_1          (add          ) [ 0111111]
StgValue_23  (br           ) [ 0000000]
StgValue_24  (br           ) [ 0011111]
StgValue_25  (ret          ) [ 0000000]
j            (phi          ) [ 0001000]
j_cast       (zext         ) [ 0000000]
tmp_2        (icmp         ) [ 0011111]
j_1          (add          ) [ 0011111]
StgValue_30  (br           ) [ 0000000]
tmp          (add          ) [ 0000100]
tmp4         (add          ) [ 0000100]
StgValue_33  (br           ) [ 0111111]
tmp3         (mul          ) [ 0000011]
tmp5         (mul          ) [ 0000011]
StgValue_36  (br           ) [ 0011111]
i            (phi          ) [ 0000010]
i_cast       (zext         ) [ 0000000]
tmp_3        (icmp         ) [ 0011111]
i_1          (add          ) [ 0011111]
StgValue_41  (br           ) [ 0000000]
tmp_4        (add          ) [ 0000001]
tmp_6        (add          ) [ 0000000]
tmp_7        (sext         ) [ 0000000]
in2_V_addr   (getelementptr) [ 0000001]
StgValue_47  (br           ) [ 0011111]
tmp_5        (sext         ) [ 0000000]
in2_V_load   (load         ) [ 0000000]
in1_V_addr   (getelementptr) [ 0000000]
StgValue_51  (store        ) [ 0000000]
StgValue_52  (br           ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in1_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in2_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="size1_x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size1_x"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="size1_y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size1_y"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="size2_x">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size2_x"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="size2_y">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size2_y"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="size2_z">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size2_z"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="size2_z_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size2_z_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="size2_y_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size2_y_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="size2_x_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size2_x_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="size1_y_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size1_y_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="size1_x_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size1_x_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="in2_V_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in2_V_addr/5 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="3" slack="0"/>
<pin id="73" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in2_V_load/5 "/>
</bind>
</comp>

<comp id="77" class="1004" name="in1_V_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="16" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="32" slack="0"/>
<pin id="81" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_V_addr/6 "/>
</bind>
</comp>

<comp id="84" class="1004" name="StgValue_51_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="3" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_51/6 "/>
</bind>
</comp>

<comp id="91" class="1005" name="k_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="31" slack="1"/>
<pin id="93" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="k_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="31" slack="0"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="102" class="1005" name="phi_mul_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="1"/>
<pin id="104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="phi_mul_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="phi_mul1_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="1"/>
<pin id="116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="phi_mul1_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="j_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="31" slack="1"/>
<pin id="128" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="j_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="31" slack="0"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="1" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="137" class="1005" name="i_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="31" slack="1"/>
<pin id="139" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="31" slack="0"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="1" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="next_mul2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="next_mul_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="1"/>
<pin id="156" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="k_cast_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="31" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_s_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="31" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="1"/>
<pin id="165" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="k_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="31" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="j_cast_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="31" slack="0"/>
<pin id="175" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="31" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="2"/>
<pin id="180" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="j_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="31" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="31" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="1"/>
<pin id="191" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp4_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="31" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="1"/>
<pin id="197" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp3_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="0" index="1" bw="32" slack="3"/>
<pin id="203" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp5_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="0" index="1" bw="32" slack="3"/>
<pin id="207" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="i_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="31" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/5 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_3_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="31" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="4"/>
<pin id="215" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="i_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="31" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_4_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="31" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="1"/>
<pin id="226" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_6_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="31" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="1"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_7_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_5_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="242" class="1005" name="size2_z_read_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size2_z_read "/>
</bind>
</comp>

<comp id="247" class="1005" name="size2_y_read_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size2_y_read "/>
</bind>
</comp>

<comp id="253" class="1005" name="size2_x_read_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="3"/>
<pin id="255" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="size2_x_read "/>
</bind>
</comp>

<comp id="259" class="1005" name="size1_y_read_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size1_y_read "/>
</bind>
</comp>

<comp id="264" class="1005" name="size1_x_read_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="3"/>
<pin id="266" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="size1_x_read "/>
</bind>
</comp>

<comp id="269" class="1005" name="next_mul2_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="274" class="1005" name="next_mul_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="282" class="1005" name="k_1_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="31" slack="0"/>
<pin id="284" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="290" class="1005" name="j_1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="31" slack="0"/>
<pin id="292" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="295" class="1005" name="tmp_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="300" class="1005" name="tmp4_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="305" class="1005" name="tmp3_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="310" class="1005" name="tmp5_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="318" class="1005" name="i_1_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="31" slack="0"/>
<pin id="320" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="323" class="1005" name="tmp_4_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="328" class="1005" name="in2_V_addr_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="1"/>
<pin id="330" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in2_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="24" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="12" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="24" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="10" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="24" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="24" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="24" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="32" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="32" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="71" pin="3"/><net_sink comp="84" pin=1"/></net>

<net id="90"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="106" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="118" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="152"><net_src comp="118" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="106" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="95" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="95" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="30" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="130" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="130" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="173" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="102" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="173" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="114" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="211"><net_src comp="141" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="141" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="30" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="208" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="208" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="228" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="241"><net_src comp="238" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="245"><net_src comp="34" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="250"><net_src comp="40" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="256"><net_src comp="46" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="262"><net_src comp="52" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="267"><net_src comp="58" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="272"><net_src comp="148" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="277"><net_src comp="153" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="285"><net_src comp="167" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="293"><net_src comp="182" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="298"><net_src comp="188" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="303"><net_src comp="194" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="308"><net_src comp="200" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="313"><net_src comp="204" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="321"><net_src comp="217" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="326"><net_src comp="223" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="331"><net_src comp="64" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="71" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in1_V | {6 }
 - Input state : 
	Port: copy_tensor.1 : in2_V | {5 6 }
	Port: copy_tensor.1 : size1_x | {1 }
	Port: copy_tensor.1 : size1_y | {1 }
	Port: copy_tensor.1 : size2_x | {1 }
	Port: copy_tensor.1 : size2_y | {1 }
	Port: copy_tensor.1 : size2_z | {1 }
  - Chain level:
	State 1
	State 2
		next_mul2 : 1
		next_mul : 1
		k_cast : 1
		tmp_s : 2
		k_1 : 1
		StgValue_23 : 3
	State 3
		j_cast : 1
		tmp_2 : 2
		j_1 : 1
		StgValue_30 : 3
		tmp : 2
		tmp4 : 2
	State 4
	State 5
		i_cast : 1
		tmp_3 : 2
		i_1 : 1
		StgValue_41 : 3
		tmp_4 : 2
		tmp_6 : 2
		tmp_7 : 3
		in2_V_addr : 4
		in2_V_load : 5
	State 6
		in1_V_addr : 1
		StgValue_51 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     next_mul2_fu_148    |    0    |    0    |    39   |
|          |     next_mul_fu_153     |    0    |    0    |    39   |
|          |        k_1_fu_167       |    0    |    0    |    38   |
|          |        j_1_fu_182       |    0    |    0    |    38   |
|    add   |        tmp_fu_188       |    0    |    0    |    39   |
|          |       tmp4_fu_194       |    0    |    0    |    39   |
|          |        i_1_fu_217       |    0    |    0    |    38   |
|          |       tmp_4_fu_223      |    0    |    0    |    39   |
|          |       tmp_6_fu_228      |    0    |    0    |    39   |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_s_fu_162      |    0    |    0    |    18   |
|   icmp   |       tmp_2_fu_177      |    0    |    0    |    18   |
|          |       tmp_3_fu_212      |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|    mul   |       tmp3_fu_200       |    3    |    0    |    20   |
|          |       tmp5_fu_204       |    3    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|          | size2_z_read_read_fu_34 |    0    |    0    |    0    |
|          | size2_y_read_read_fu_40 |    0    |    0    |    0    |
|   read   | size2_x_read_read_fu_46 |    0    |    0    |    0    |
|          | size1_y_read_read_fu_52 |    0    |    0    |    0    |
|          | size1_x_read_read_fu_58 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      k_cast_fu_158      |    0    |    0    |    0    |
|   zext   |      j_cast_fu_173      |    0    |    0    |    0    |
|          |      i_cast_fu_208      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |       tmp_7_fu_233      |    0    |    0    |    0    |
|          |       tmp_5_fu_238      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    6    |    0    |   442   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     i_1_reg_318    |   31   |
|      i_reg_137     |   31   |
| in2_V_addr_reg_328 |    3   |
|     j_1_reg_290    |   31   |
|      j_reg_126     |   31   |
|     k_1_reg_282    |   31   |
|      k_reg_91      |   31   |
|  next_mul2_reg_269 |   32   |
|  next_mul_reg_274  |   32   |
|  phi_mul1_reg_114  |   32   |
|   phi_mul_reg_102  |   32   |
|size1_x_read_reg_264|   32   |
|size1_y_read_reg_259|   32   |
|size2_x_read_reg_253|   32   |
|size2_y_read_reg_247|   32   |
|size2_z_read_reg_242|   32   |
|    tmp3_reg_305    |   32   |
|    tmp4_reg_300    |   32   |
|    tmp5_reg_310    |   32   |
|    tmp_4_reg_323   |   32   |
|     tmp_reg_295    |   32   |
+--------------------+--------+
|        Total       |   637  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   2  |   3  |    6   ||    9    |
|  phi_mul_reg_102 |  p0  |   2  |  32  |   64   ||    9    |
| phi_mul1_reg_114 |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   134  ||  5.307  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   442  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   637  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    5   |   637  |   469  |
+-----------+--------+--------+--------+--------+
