<!DOCTYPE html>
<html lang="en">

	<head>

		<!-- Meta tags -->
		<meta charset="UTF-8">
		<meta name="viewport" content="width=device-width, initial-scale=1.0">
		<meta http-equiv="X-UA-Compatible" content="ie=edge">

		<meta name="description" content="Md Kawser Bepary's website, biography, education, previous experience and published papers."/>
		<meta name="keywords" content="mkbepary, Md Kawser Bepary, mdkawser.bepary, Md Kawser Bepary Github, Md Kawser Bepary Linkedin, Md Kawser Bepary UF, Md Kawser Bepary Google Scholar, Md Kawser Bepary portfolio"/>

		<meta name="keywords" content="mkbepary, Md Kawser Bepary, Kawser Bepary, mdkawser.bepary, Md Kawser Bepary Github, Md Kawser Bepary Linkedin, Md Kawser Bepary UF, Md Kawser Bepary Google Scholar, Md Kawser Bepary portfolio, Md Kawser Bepary BUET, Md Kawser Bepary UAH, Md Kawser Bepary FICS, Md Kawser Bepary Hardware Security."/>
		<meta name="google-site-verification" content="5hVqyTxRLfMk7n_eLsFhk33iQihnKsjdVl81X5rcn3Y" />
		
		<meta name="author" content="Md Kawser Bepary" />
		<meta name="copyright" content="Work protected by copyright; no distribution without permission." />
		
		<!-- Title + Icon -->
		<title>Md Kawser Bepary</title>

		<!-- <link rel="icon" type="image/x-icon" href="assets/documents/imgs/NicolasMeseguer.ico"> -->

		<link rel="icon" href="assets/documents/imgs/favicon.ico" type="image/x-icon">

		<!-- Improve SEO -->
		<meta name="robots" content="index,follow" />

		<!-- Styles -->
		<link href="https://cdn.jsdelivr.net/npm/bootstrap@5.2.0-beta1/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-0evHe/X+R7YkIZDRvuzKMRqM+OrBnVFBL6DOitfPri4tjfHxaWutUpFmBp4vmVor" crossorigin="anonymous">
		<link rel="stylesheet" href="https://site-assets.fontawesome.com/releases/v6.2.1/css/all.css">
		<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/toastr.js/latest/toastr.min.css">
		<link rel="stylesheet" href="https://cdn.rawgit.com/jpswalsh/academicons/master/css/academicons.min.css">
		<link rel="stylesheet" href="assets/css/main.css">


	</head>

	<!-- Google tag (gtag.js) & Google Analytics -->
	<script>
        fetch('./assets/js/config.json')
            .then(response => response.json())
            .then(config => {
                const scriptTag = document.createElement('script');
                scriptTag.async = true;
                scriptTag.src = `https://www.googletagmanager.com/gtag/js?id=${config.googleAnalyticsMeasurementId}`;
                document.head.appendChild(scriptTag);

                window.dataLayer = window.dataLayer || [];
                function gtag(){dataLayer.push(arguments);}
                gtag('js', new Date());

                gtag('config', config.googleAnalyticsMeasurementId);
            })
            .catch(error => console.error('Error loading the configuration:', error));
    </script>

	<body>

		<!-- Bottom rounded button -->
		<div class="options-button" id="options-toggler"><i class="fa-light fa-arrows-repeat"></i></div>
		<div class="options-button" id="theme"><i class="fa-duotone fa-lightbulb"></i></div>
		<!-- <div class="options-button" id="lan"><img class="lang-flag" src="https://flagcdn.com/w20/us.png" alt="Flag indicating the english language is selected"></div> -->


		<!-- Navbar -->
		<nav id="top-nav" class="navbar navbar-expand-md navbar-light bg-light flex-md-nowrap flex-wrap">
			<div class="container justify-content-center">
				<button class="navbar-toggler" type="button" data-bs-toggle="collapse" data-bs-target="#collapsingNavbar3">
					<span class="navbar-toggler-icon"></span>
				</button>
				<div class="navbar-collapse collapse flex-grow-1 justify-content-center" id="collapsingNavbar3">
					<ul class="navbar-nav mx-auto language" id="navbarList">
						<li class="nav-item">
							<a class="nav-link active" id="aboutme" href="#" data-en="Home">Home</a>
						</li>

						<li class="nav-item">
							<a class="nav-link" id="experience" href="#" data-en="Skills and Experience">Skills and Experience</a>
						</li>
						<li class="nav-item">
							<a class="nav-link" id="projects" href="#" data-en="Research Projects">Research Projects</a>
						</li>
						<li class="nav-item">
							<a class="nav-link" id="publications" href="#" data-en="Publications">Publications</a>
						</li>

						<li class="nav-item">
							<a class="nav-link" id="resources" href="#" data-en="Resources">Resources</a>
						</li>

						<!-- Example using Photos -->
						<!-- <li class="nav-item">
							<a class="nav-link" id="photos" href="#" data-en="Photos">Photos</a>
						</li> -->
					</ul>
				</div>
			</div>
		</nav>


		<div class="container" id="main-content">
			<div class="row content" id="section-content">
				
				<!-- Md Kawser Bepary profile and contact info -->
				<div id="leftPanel" class="col-md-3 language">
					<div class="row mb-3">
						<div class="col">
							<img src="assets/documents/imgs/mkbepary_dp.png" class="rounded me-auto d-block img-fluid profilepicture" alt="Md Kawser Bepary profile picture">
						</div>
					</div>
				
					<h3 class="mb-2">Md Kawser Bepary</h3>
				
					<p class="mb-4">

						Graduate Research Assistant,<br>
						<a href="https://fics.institute.ufl.edu/index.php/about/" class="link-dark"> Florida Institute For Cybersecurity (FICS) Reserach</a>,<br>

						Microelectronics Security Researcher and Ph.D. Candidate,<br>
						<a href="https://fics.institute.ufl.edu/index.php/about/" class="link-dark" target="_blank">Florida Institute for Cybersecurity (FICS) Research</a>,<br>

						Electrical and Computer Engineering,<br>
						University of Florida, USA
					</p>


					<div class="row mb-2">
						<div class="col-1">
							<i class="fal fa-map-marker-alt" aria-hidden="true"></i>
						</div>
				
						<div class="col-10">
							<a href="https://maps.google.com/?q=Gainesville, Florida, USA" class="link-dark">Gainesville, Florida, USA</a>
						</div>
					</div>
					
				

					<div class="row mb-2">
						<div class="col-1">
							<i class="fal fa-file" aria-hidden="true"></i>
						</div>
				
						<div class="col-10">
							<a href="assets/documents/resume_mkbepary_202403.pdf" class="link-dark" target="_blank">Resume [Updated 03/2024]</a>
						</div>
					</div>

				
					<div class="row mb-2">
						<div class="col-1">
							<i class="fa-regular fa-envelope" aria-hidden="true"></i>
						</div>
				
						<div class="col-10">

							<a href="mailto:mdkawser.bepary@ufl.edu" class="text-dark">mdkawser.bepary@ufl.edu</a>

							<a href="mailto:mdkawser.bepary@ufl.edu" class="link-dark">mdkawser.bepary@ufl.edu</a>

						</div>
					</div>
				
					<div class="row mb-2">
						<div class="col-1">
							<i class="fa-brands fa-linkedin" aria-hidden="true"></i>
						</div>
				
						<div class="col-10">
							<a href="https://www.linkedin.com/in/md-kawser-bepary" class="link-dark" target="_blank">LinkedIn</a>
						</div>
					</div>
				
					<div class="row mb-2">
						<div class="col-1">
							<i class="ai ai-google-scholar" aria-hidden="true"></i>
						</div>
				
						<div class="col-10">
							<a href="https://scholar.google.com/citations?user=XHv1OXYAAAAJ&hl=en" class="link-dark" target="_blank">Google Scholar</a>
						</div>
					</div>
				
					<div class="row mb-2">
						<div class="col-1">
							<i class="fab fa-github" aria-hidden="true"></i>
						</div>
				
						<div class="col-10">
							<a href="https://github.com/mkbepary" class="link-dark" target="_blank">GitHub</a>

						</div>
					</div>

					<div class="row mb-2">
						<div class="col-1">
							<i class="fal fa-file" aria-hidden="true"></i>
						</div>
				
						<div class="col-10">
							<a href="assets/documents/resume_mkbepary.pdf" class="link-dark" target="_blank">Resume [Updated 01/2025]</a>

						</div>
					</div>
				</div>


				<!-- About Me -->
				<div class="col-md-8 offset-md-1 mb-5 active" id="aboutmeContent">
					<div class="container">

						<div class="row language">

							<p class="mt-2 justify" 
								data-en="
								
								Hello there, and welcome to my homepage.
								
								I am a Ph.D. student in Electrical and Computer Engineering at the University of Florida. My focus is on securing microelectronics and fostering hardware trust, particularly within system-on-chip (SoC) devices.

My research endeavors revolve around identifying and mitigating side-channel vulnerabilities, including power, electromagnetic, and cache leaks, to safeguard critical data from unauthorized access.

I completed my Bachelor's degree in Electrical and Electronic Engineering from Bangladesh University of Engineering and Technology, followed by a Master's degree from The University of Alabama in Huntsville. Now, as a Graduate Research Assistant at the Florida Institute for Cybersecurity, I'm dedicated to pioneering innovative solutions to complex security challenges.">
							</p>
							

							<p class="mt-2 justify">
								Welcome to my homepage! <br><br>
		
								I am a microelectronics security researcher and Ph.D. candidate at the University of Florida, specializing in secure SoC design, verification, and embedded systems. My research focuses on identifying and mitigating side-channel leakage in power, electromagnetic (EM), and cache to enhance hardware security for critical applications. <br><br>
		
								Experienced in RTL design, lightweight cryptography, and FPGA-based implementations, I have contributed to DARPA-funded projects and collaborated with Synopsys Inc. on developing security solutions that protect critical semiconductor technologies. My work is driven by a passion for advancing hardware security and ensuring that future systems are resilient, trustworthy, and secure.
							</p>
							


							<h4 id="researchinterestsH4" class="mt-2">
								Research Interests
							</h4>
							

							<ul>
								<li>Hardware Security and Trust</li>
								<li>Secure System-on-Chip (SoC) Design</li>
								<li>Side-Channel Analysis</li>
								<li>Microelectronic Security Verification</li>
								<li>Embedded System Application</li>								
								<li>Machine Learning</li>
							</ul>


									
								
				

							<div class="mt-2">
								<div><i class="fa-solid fa-shield"></i> Hardware Security and Trust</div>
								<div><i class="fa-solid fa-microchip"></i> Secure System-on-Chip (SoC) Design</div>
								<div><i class="fa-solid fa-chart-line"></i> Side-Channel Analysis</div>
								<div><i class="fa-solid fa-check"></i> Microelectronic Security Verification</div>
								<div><i class="fa-solid fa-cog"></i> Embedded System Application</div>
								<div><i class="fa-solid fa-brain"></i> Machine Learning</div>

							</div>


							<!-- Education Section -->
							<h4 id="educationH4" class="mt-4">Education</h4>

							<!-- Ph.D. in Electrical and Computer Engineering -->
							<div class="mt-4">
								<h5>Ph.D. in Electrical and Computer Engineering</h5>
								<h6><a href="https://www.ufl.edu" target="_blank" class="link-dark">University of Florida</a></h6>
								<div class="trnsf-thin">Jan 2021 - Expected Dec 2025</div>
								<p class="mt-1 justify">
									Focusing on <strong>hardware security</strong> and <strong>side-channel leakage assessment</strong>, my doctoral research explores secure design and verification of System-on-Chip (SoC) architectures. Under the mentorship of 
									<a href="https://tehranipoor.ece.ufl.edu" target="_blank" class="link-dark">Prof. Mark Tehranipoor</a>, I am developing pre-silicon analysis frameworks to enhance the security of cryptographic hardware.
								</p>
								<!-- <div class="trnsf-thin"><span>Dissertation:</span> <span class="trnsf-italic">To be determined (expected 2025)</span></div> -->
							</div>

							<!-- M.Sc. in Computer Engineering -->
							<div class="mt-4">
								<h5>M.Sc. in Computer Engineering</h5>
								<h6><a href="https://www.uah.edu" target="_blank" class="link-dark">The University of Alabama in Huntsville</a></h6>
								<div class="trnsf-thin">Aug 2019 - Dec 2020</div>
								<p class="mt-1 justify">
									Specialized in <strong>digital design</strong>, <strong>computer architecture</strong> and <strong>embedded systems</strong>. My thesis, supervised by 
									<a href="https://serlop.fiu.edu/" target="_blank" class="link-dark">Prof. M. Tauhidur Rahman</a>, investigated the reliability and security of DRAM modules, focusing on retention errors and bit-flip analysis under accelerated aging.
								</p>
							</div>

							<!-- B.Sc. in Electrical and Electronic Engineering -->
							<div class="mt-4">
								<h5>B.Sc. in Electrical and Electronic Engineering</h5>
								<h6><a href="https://eee.buet.ac.bd/" target="_blank" class="link-dark">Bangladesh University of Engineering and Technology (BUET)</a></h6>
								<div class="trnsf-thin">Jul 2014 - Oct 2018</div>
								<p class="mt-1 justify">
									Developed a solid foundation in electronics, VLSI and digital design, with early exposure to embedded applications and hardware security challenges.
								</p>
							</div>

							

						</div>

	
					</div>
				</div>


				<!-- Experience -->
				<div class="col-md-8 offset-md-1 mb-5" id="experienceContent">
					<div class="container">

						<h4 id="technicalSkillsH4" class="mt-4">
							Technical Skills
						</h4>
						

						<div class="p-3 rounded">
							<div class="row">
								<div class="col-md-6 mb-2">
									<strong><i class="fas fa-code"></i> Programming Languages</strong><br>
									<span>Python, C/C++, Rust, MATLAB, RISC-V/MIPS/8086 Assembly</span>
								</div>
								
								<div class="col-md-6 mb-2">
									<strong><i class="fas fa-microchip"></i> Hardware Description Languages</strong><br>
									<span>Verilog, VHDL, SystemVerilog</span>
								</div>
						
								<div class="col-md-12 mb-2">
									<strong><i class="fas fa-tools"></i> Electronic Design Automation (EDA) Tools</strong>
									<ul class="list-unstyled ms-3">
										<li><strong><i class="fas fa-cogs"></i> RTL Design and Synthesis:</strong> Synopsys Design Compiler, Cadence Genus, ABC, Xilinx Vivado</li>
										<li><strong><i class="fas fa-check-circle"></i> Functional Verification:</strong> Synopsys VCS, iVerilog, SystemVerilog Assertion, UVM</li>
										<li><strong><i class="fas fa-shield-alt"></i> Formal Verification:</strong> Incisive Formal Verifier, Cadence JasperGold, Synopsys Formality</li>
										<li><strong><i class="fas fa-drafting-compass"></i> Physical Design:</strong> Cadence Innovus, Synopsys ICC2</li>
										<li><strong><i class="fas fa-tools"></i> Other Tools:</strong> Synopsys PrimeTime, TetraMax, StarRC</li>
									</ul>
								</div>
						
								<div class="col-md-6 mb-2">
									<strong><i class="fas fa-terminal"></i> Scripting Languages</strong><br>
									<span>Make, CMake, Tcl/Tk, Unix Shell, Bash</span>
								</div>
						
								<div class="col-md-6 mb-2">
									<strong><i class="fas fa-chart-line"></i> Data Analysis & Machine Learning</strong><br>
									<span>Numpy, SciPy, Pandas, Scikit-learn, TensorFlow, Keras</span>
								</div>
						
								<div class="col-md-12">
									<strong><i class="fas fa-laptop-code"></i> Additional Tools</strong><br>
									<span>Synopsys HSpice, Proteus, gem5, multi2sim, Linux, Git, LaTeX, Minitab</span>
								</div>
							</div>
						</div>
						
						
						<!-- FICS Research, University of Florida -->
						<div class="row mt-3">
							<h2>Graduate Research Assistant</h2>
							<div class="trnsf-thin">
								<a href="https://fics.institute.ufl.edu/" target="_blank" class="link-dark">Florida Institute for Cybersecurity Research</a>, 
								<a href="https://www.ufl.edu/" target="_blank" class="link-dark">University of Florida</a>, Jan 2021 - Current
							</div>

							<p class="mt-1 justify">
								• Developing a GNN-based power and EM side-channel leakage modeling framework at the pre-silicon stage to enhance the security of cryptographic designs against physical attacks.<br>
								• Designing an EM-based side-channel disassembler to reconstruct executed instructions in microcontrollers, contributing to secure embedded systems analysis.<br>
								• Developed a novel PMU-based approach for detecting CPU workloads and mitigating cache side-channel vulnerabilities to counter speculative execution attacks.<br>
								• Implemented an automated CAD toolflow to assess physical-design-aware EM side-channel vulnerability at the gate level, in support of the <a href="https://cyan.engineering.osu.edu/thrust-2" target="_blank" class="link-dark">CYAN Research Program</a>, enabling rapid pre-silicon security sign-off.<br>
								• Built a Python-based framework to estimate IP and SoC-level resilience against power side-channel threats at the RTL level as part of a <a href="https://www.darpa.mil/program/automatic-implementation-of-secure-silicon" target="_blank" class="link-dark">DARPA AISS</a> project in collaboration with <a href="https://www.synopsys.com/" target="_blank" class="link-dark">Synopsys</a>.
								• Designed security primitive IPs in RTL for device lifecycle management as part of the DARPA AISS project in collaboration with Synopsys.
							</p>
						</div>



								<!-- Synopsys Inc. -->
						<div class="row mt-3">
							<h2>Graduate Technical Intern</h2>
							<div class="trnsf-thin">
								Security IP Team, Solutions Group, <a href="https://www.synopsys.com/" target="_blank" class="link-dark">Synopsys Inc.</a>, May 2023 - Dec 2023
							</div>

							<p class="mt-1 justify">
								• Developed embedded applications for secure boot, TLS communication, and cryptographic services as part of the DARPA-funded AISS project.<br>
								• Implemented ASCON lightweight cryptographic applications for embedded firmware encryption and authentication within a secure boot protocol.<br>
								• Integrated ASCON authenticated encryption and hashing hardware modules into the Synopsys security engine subsystem, incorporating a masking scheme for side-channel resiliency.
							</p>
						</div>

						<!-- Teaching Assistant at University of Florida -->
						<div class="row mt-3">
							<h2>Graduate Teaching Assistant</h2>
							<div class="trnsf-thin">
								<a href="https://www.ece.ufl.edu/" target="_blank" class="link-dark">Department of Electrical and Computer Engineering</a>, 
								<a href="https://www.ufl.edu/" target="_blank" class="link-dark">University of Florida</a>, Aug 2022 - Dec 2022
							</div>

							<p class="mt-1 justify">
								• Managed assignments, projects, and exams for "Intro to Hardware Security and Trust," helped develop tutorials on commercial EDA tools for VLSI design, synthesis, and functional and security verification.
							</p>
						</div>


								<!-- Research Assistant at University of Alabama in Huntsville -->
						<div class="row mt-3">
							<h2>Graduate Research Assistant</h2>
							<div class="trnsf-thin">
								<a href="https://www.uah.edu/eng/departments/ece" target="_blank" class="link-dark">Department of Electrical and Computer Engineering</a>, 
								<a href="https://www.uah.edu/" target="_blank" class="link-dark">The University of Alabama in Huntsville</a>, Aug 2019 - Dec 2020
							</div>

							<p class="mt-1 justify">
								• Developed open-source API-based C++ scripts to interface with commercial DDR3 DRAM chips on a Xilinx ML605 FPGA, enabling read/write operations with configurable timing parameters.<br>
								• Analyzed device aging and retention error-induced bit-flips under stress conditions, exploring reliability and security issues while generating robust signatures.
							</p>
						</div>



						<!-- Teaching Assistant at University of Alabama in Huntsville -->
						<div class="row mt-3">
							<h2>Graduate Teaching Assistant</h2>
							<div class="trnsf-thin">
								<a href="https://www.uah.edu/eng/departments/ece" target="_blank" class="link-dark">Department of Electrical and Computer Engineering</a>, 
								<a href="https://www.uah.edu/" target="_blank" class="link-dark">The University of Alabama in Huntsville</a>, Aug 2020 - Dec 2020
							</div>

							<p class="mt-1 justify">
								• Assisted 100+ graduate and undergraduate students with grading, homework, quizzes, projects, and exams on computer organization, architecture, memory hierarchy, assembly language, and MIPS ISA.
							</p>
						</div>
						
					</div>
				</div>

				<!-- Research Projects -->
				<div class="col-md-8 offset-md-1 mb-5" id="projectsContent">
					<div class="container">

						<!-- Page Title -->
						<h2 class="section-title mt-3">Research Projects</h2>

						<!-- Project 1: DRAM Reliability and Security Assessment -->
						<div class="row mt-4">
							<h3>DRAM Reliability and Security Assessment</h3>
							<p class="mt-2 justify">
								At The University of Alabama in Huntsville, my research focused on evaluating DRAM reliability and security, funded by the National Science Foundation (NSF). I developed a C++ testing framework for DDR3 DRAM on Xilinx ML605 FPGA to control and analyze retention errors under stress, yielding insights into aging vulnerabilities in memory modules. These findings were published in <a href="https://doi.org/10.3390/app12094332" class="link-dark" target="_blank">Applied Sciences</a>, contributing to enhanced memory reliability.
							</p>
						</div>


						<!-- Project 2: DARPA AISS Project - Automatic Implementation of Secure Silicon -->
						<div class="row mt-4">
							<h3>Automatic Implementation of Secure Silicon (DARPA AISS Project)</h3>
							<p class="mt-2 justify">
								As part of the <a href="https://www.darpa.mil/program/automatic-implementation-of-secure-silicon" class="link-dark" target="_blank">DARPA AISS Project</a> at the Florida Institute for Cybersecurity (FICS) Research, I developed scalable security solutions to enhance IP and SoC resilience against side-channel threats. Key contributions included a Python-based framework to assess power side-channel vulnerabilities at the RTL level and the development of security primitives for device lifecycle management, such as secure boot protocols and a silicon odometer for lifecycle tracking. This collaborative project with Synopsys has yielded published results in the <a href="https://eprint.iacr.org/2021/1654" class="link-dark" target="_blank">Cryptology ePrint Archive</a>, and presented in <a href="https://ieeexplore.ieee.org/abstract/document/10130190" class="link-dark" target="_blank">IEEE Xplore</a>, and featured in <a href="https://semiengineering.com/testing-chips-for-security/" class="link-dark" target="_blank">Semiconductor Engineering</a>.
						</div>
					

						<!-- Project 3: CYAN Research Program -->
						<div class="row mt-4">
							<h3>CYAN Research Program</h3>
							<p class="mt-2 justify">
								In the <a href="https://cyan.engineering.osu.edu/" class="link-dark" target="_blank">CYAN Research Program</a>, I contributed to advancing pre-silicon side-channel security for cryptographic designs. I implemented an automated CAD toolflow to evaluate gate-level, physical-design-aware electromagnetic (EM) side-channel vulnerabilities, enabling rapid security sign-off at the pre-silicon stage. This toolflow was presented at the GOMACTech Workshop 2023. Currently, I am developing a Graph Neural Network (GNN)-based framework to model power and EM side-channel leakage, further strengthening cryptographic resilience against physical attacks by identifying potential vulnerabilities during early design stages.
							</p>
						</div>


						<!-- Project 4: PMU-Based Side-Channel Profiling -->
						<div class="row mt-4">
							<h3>PMU-Based Side-Channel Profiling of User Activity</h3>
							<p class="mt-2 justify">
								In this ongoing project, I developed techniques using Performance Monitoring Units (PMUs) to detect CPU workload patterns, with an emphasis on cache side-channel profiling to expose speculative execution vulnerabilities. This approach sheds light on modern processor security challenges, underscoring the importance of PMU data in analyzing user activity patterns.
							</p>
						</div>

						<!-- Project 5: Synopsys Internship - Secure Embedded Applications -->
						<div class="row mt-4">
							<h3>Secure Embedded Applications (Synopsys Inc.)</h3>
							<p class="mt-2 justify">
								As a Graduate Technical Intern at <a href="https://www.synopsys.com/" class="link-dark" target="_blank">Synopsys Inc.</a>, I worked on secure boot protocols and cryptographic applications for embedded systems, including TLS communication for data integrity. I integrated ASCON lightweight cryptography, enhancing cryptographic resilience against side-channel attacks, which further strengthened Synopsys’s security IP portfolio.
							</p>
						</div>

						<!-- Project 6: EM-Based Side-Channel Disassembler -->
						<div class="row mt-4">
							<h3>EM-Based Side-Channel Disassembler</h3>
							<p class="mt-2 justify">
								Currently, in collaboration with Drs. Tehranipoor and Farahmandi, I am developing an EM-based disassembler to recover executed instructions from electromagnetic (EM) emissions. This disassembler supports firmware verification by analyzing EM signals for defense and critical infrastructure applications, helping to verify software integrity and detect anomalies in secure systems.
							</p>
						</div>

					</div>
				</div>



				<!-- Publications -->
				<div class="col-md-8 offset-md-1 mb-5" id="publicationsContent">
					<div class="container">

						<!-- Page Title -->
						<h2 class="section-title mt-3">Publications</h2>

						<ul>
							<li>
								<strong>MK Bepary</strong>, A Basu, S Mohammad, R Hassan, F Farahmandi, M Tehranipoor "SPY-PMU: Side-Channel Profiling of Your Performance Monitoring Unit to Leak Remote User Activity." <em>Cryptology ePrint Archive</em> (2025). <a href="https://eprint.iacr.org/2025/014" class="link-dark" target="_blank">link</a>
							</li>
							<li>
								<strong>MK Bepary</strong>, T Zhang, F Farahmandi, M Tehranipoor. "PreSCAN: A Comprehensive Review of Pre-Silicon Physical Side-Channel Vulnerability Assessment Methodologies." <em>Chips</em> 3, no. 3 (2024). <a href="https://doi.org/10.3390/chips3040016" class="link-dark" target="_blank">link</a>
							</li>
							<li>
								T Rahman, <strong>MK Bepary</strong>, MSUl Haque, M Tehranipoor, F Rahman. "Design and Security-Mitigation of Custom and Configurable Hardware Cryptosystems," <em>2023 IEEE 16th Dallas Circuits and Systems Conference (DCAS)</em>, Denton, TX, USA, pp. 1-6. <a href="https://ieeexplore.ieee.org/abstract/document/10130190" class="link-dark" target="_blank">link</a>
							</li>
							<li>
								<strong>MK Bepary</strong>, F Rahman, F Farahmandi, M Tehranipoor. "Security Assessment and Modeling of EM Side-channel Leakage at Gate-Level." <em>Annual GOMACTech Workshop 2023</em>, USA. <a href="https://www.researchgate.net/publication/369890652_EMSC-GL_Security_Assessment_and_Modeling_of_Electromagnetic_Side-channel_Leakage_at_Gate-level" class="link-dark" target="_blank">link</a>
							</li>

							<li>
								B Ahmed, <strong>MK Bepary</strong>, N Pundir, M Borza, et al. "Quantifiable Assurance: From IPs to Platforms." <em>Cryptology ePrint Archive</em> (2021). <a href="https://eprint.iacr.org/2021/1654" class="link-dark" target="_blank">link</a>
							</li>
							<li>
								<strong>MK Bepary</strong>, BMSB Talukder, MT Rahman. "DRAM Retention Behavior with Accelerated Aging in Commercial Chips." <em>Applied Sciences</em> 12, no. 9 (2022): 4332. <a href="https://www.mdpi.com/2076-3417/12/9/4332" class="link-dark" target="_blank">link</a>
							</li>

							<!-- Book Chapters -->
							<li>
								Contributed to writing a book chapter titled "CAD for Power Side-Channel Detection" in <em>CAD for Hardware Security</em>, edited by F Farahmandi et al., Springer, 2023. <a href=https://link.springer.com/chapter/10.1007/978-3-031-26896-0_6 class="link-dark" target="_blank">link</a>
							</li>
							<li>
								Contributed to writing a book chapter titled "Counterfeit and Recycled IC Detection" in <em>Hardware Security Primitives</em>, edited by M Tehranipoor et al., Springer, 2022. <a href="https://doi.org/10.1007/978-3-031-19185-5_16" class="link-dark" target="_blank">link</a>
							</li>
						</ul>

						<!-- Poster Presentations -->
						<h4 class="section-title mt-5">Poster Presentations</h4>

						<ul>
							<li>
								Presented a poster titled "Quantitative Assessment of Power Side-Channel Vulnerability at Pre-silicon Stages" at <em>2023 Florida Semiconductor Week</em>, Gainesville, FL, January 2023. <a href="https://github.com/mkbepary/pre-silicon_side-channel" class="link-dark" target="_blank">GitHub link</a>
							</li>
							<li>
								Presented a poster titled "Electromagnetic Side-Channel Leakage Modeling and Security Assessment at Pre-Silicon Stages" at <em>2022 Trusted and Assurance Microelectronics (TAME) Forum</em>, Columbus, OH, September 2022. <a href="https://github.com/mkbepary/emsca_presilicon" class="link-dark" target="_blank">GitHub link</a>
							</li>
						</ul>

						<!-- Awards & Honors -->
						<h4 class="section-title mt-5">Awards & Honors</h4>

						<ul>
							<li>
								<strong>1st Place</strong> in the <em>2022 IEEE HOST Microelectronics Security Challenge</em>. <a href="https://github.com/mkbepary/host_ip_security_challenge" class="link-dark" target="_blank">GitHub link</a>
							</li>
							<li>
								Awarded the <strong>2022 IEEE HOST Travel Grant</strong> for participation and presentation at the IEEE Symposium on Hardware-Oriented Security and Trust.
							</li>
							<li>
								<strong>Undergraduate Dean’s List</strong> for academic excellence, 2015.
							</li>
							<li>
								Recipient of the <strong>Education Board Merit Scholarship</strong> for outstanding performance in Secondary and Higher Secondary examinations.
							</li>
						</ul>


					</div>
				</div>



				<!-- Resources Section -->
				<div class="col-md-8 offset-md-1 mb-5" id="resourcesContent">
					<div class="container">
						
						<!-- Resources Section -->

						
						<!-- Page Title -->
						<h2 class="section-title mt-3">Resources</h2>
						<p class="mt-2">A collection of beginner-friendly and open-source resources for VLSI, hardware security, SoC design, RTL design, verification, and scripting.</p>

						<!-- Resources List -->
						<ul>
							<!-- VLSI and Digital Design -->
							<li>
								<strong>IVLSI</strong> - Tutorials and resources on VLSI concepts and design. 
								<a href="https://ivlsi.com/" class="link-dark" target="_blank">https://ivlsi.com/</a>
							</li>
							<li>
								<strong>VLSI Resources</strong> - Comprehensive VLSI resources for beginners and professionals. 
								<a href="https://vlsiresources.com/" class="link-dark" target="_blank">https://vlsiresources.com/</a>
							</li>
							<li>
								<strong>ASIC World</strong> - Tutorials on digital design, Verilog, VHDL, and SystemVerilog. 
								<a href="https://asic-world.com/" class="link-dark" target="_blank">https://asic-world.com/</a>
							</li>
							<li>
								<strong>Dr. Greg Stitt's Website</strong> - Educational resources on embedded systems and hardware design. 
								<a href="http://www.gstitt.ece.ufl.edu/" class="link-dark" target="_blank">http://www.gstitt.ece.ufl.edu/</a>
							</li>
							<li>
								<strong>EDA Playground</strong> - Online platform for writing and simulating Verilog, VHDL, and SystemVerilog code. 
								<a href="https://www.edaplayground.com/" class="link-dark" target="_blank">https://www.edaplayground.com/</a>
							</li>

							<!-- Verification and SystemVerilog -->

							<li>
								<strong>Verification Excellence</strong> - Tutorials and resources for verification and design. 
								<a href="http://verificationexcellence.in/tutorials/" class="link-dark" target="_blank">http://verificationexcellence.in/tutorials/</a>
							</li>
							<li>
								<strong>Verification Guide</strong> - Tutorials on verification, SystemVerilog, and UVM. 
								<a href="https://verificationguide.com/" class="link-dark" target="_blank">https://verificationguide.com/</a>
							</li>
							<li>
								<strong>SystemVerilog Tutorial</strong> - SystemVerilog tutorials.
								<a href="https://verificationguide.com/systemverilog/systemverilog-tutorial/" class="link-dark" target="_blank">https://verificationguide.com/systemverilog/systemverilog-tutorial/</a>
							</li>
							<li>
								<strong>UVM Tutorial for Beginners by Asictronix</strong> - Beginner-friendly UVM tutorial. 
								<a href="https://www.asictronix.com/uvm-tutorial-for-beginners-getting-started/" class="link-dark" target="_blank">https://www.asictronix.com/uvm-tutorial-for-beginners-getting-started/</a>
							</li>

							<!-- Hardware Security -->
							<li>
								<strong>Trust-Hub</strong> - Hardware security resources, benchmarks, and tutorials. 
								<a href="https://trust-hub.org/" class="link-dark" target="_blank">https://trust-hub.org/</a>
							</li>
							<li>
								<strong>CAD4Security</strong> - Hardware security resources, including benchmarks and tutorials. 
								<a href="http://cad4security.org/" class="link-dark" target="_blank">http://cad4security.org/</a>
							</li>
							<li>
								<strong>CAD For Assurance</strong> - Hardware security resources, including benchmarks and tutorials. 
								<a href="https://cadforassurance.org/" class="link-dark" target="_blank">https://cadforassurance.org/</a>
							</li>

							<!-- System-on-Chip (SoC) Design -->
							<li>
								<strong>OpenCores</strong> - Open-source IP cores and SoC design resources. 
								<a href="https://opencores.org/" class="link-dark" target="_blank">https://opencores.org/</a>
							</li>

							<!-- Scripting and Build Tools -->
							<li>
								<strong>Unix Shell Scripting Tutorial</strong> - Beginner-friendly guide on Unix shell scripting.
								<a href="https://www.tutorialspoint.com/unix/shell_scripting.htm" class="link-dark" target="_blank">https://www.tutorialspoint.com/unix/shell_scripting.htm</a>
							</li>
							<li>
								<strong>Makefile Tutorial by TutorialsPoint</strong> - Introduction to Makefiles for build automation.
								<a href="https://www.tutorialspoint.com/makefile/index.htm" class="link-dark" target="_blank">https://www.tutorialspoint.com/makefile/index.htm</a>
							</li>
							<li>
								<strong>CMake Tutorial</strong> - Beginner-friendly CMake guide.
								<a href="https://cmake.org/cmake/help/latest/guide/tutorial/index.html" class="link-dark" target="_blank">https://cmake.org/cmake/help/latest/guide/tutorial/index.html</a>
							</li>
							<li>
								<strong>Tcl Tutorial by TutorialsPoint</strong> - Introductory guide to Tcl scripting. 
								<a href="https://www.tutorialspoint.com/tcl-tk/index.htm" class="link-dark" target="_blank">https://www.tutorialspoint.com/tcl-tk/index.htm</a>
							</li>

							<!-- Additional Resources -->


						</ul>



					</div>
				</div>




				<!-- Photos -->
				<!-- <div class="col-md-8 offset-md-1 mb-5" id="photosContent">
					<h2 class="section-title language" 
						data-en="Photos" 
						data-es="Fotos">
					</h2>
					<p class="language" 
						data-en="Here you can find some of my photos." 
						data-es="Aquí puedes encontrar algunas de mis fotos.">
					</p>
				</div> -->


			</div>
		</div>


		<!-- Scripts -->
		<script src="https://cdn.jsdelivr.net/npm/bootstrap@5.2.0-beta1/dist/js/bootstrap.bundle.min.js" integrity="sha384-pprn3073KE6tl6bjs2QrFaJGz5/SUsLqktiwsUTF55Jfv3qYSDhgCecCxMW52nD2" crossorigin="anonymous"></script>
		<script src="https://code.jquery.com/jquery-3.6.0.min.js" integrity="sha256-/xUj+3OJU5yExlq6GSYGSHk7tPXikynS7ogEvDej/m4=" crossorigin="anonymous"></script>
		<script src="https://cdnjs.cloudflare.com/ajax/libs/toastr.js/latest/toastr.min.js"></script>
		<script src="assets/js/languageManager.js"></script>
		<script src="assets/js/main.js"></script>


		
	</body>

</html>