F:\Univ Doc\Verilog\D_74LS138_Test\D_74LS138_Test.ngc 1472963553
OK
