{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423592972840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423592972842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 10 13:29:32 2015 " "Processing started: Tue Feb 10 13:29:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423592972842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423592972842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Huffman_Top -c Huffman_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Huffman_Top -c Huffman_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423592972842 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1423592974550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_huffman_top.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_huffman_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TB_Huffman_Top " "Found entity 1: TB_Huffman_Top" {  } { { "TB_Huffman_Top.v" "" { Text "C:/Users/Clarke/Desktop/Senior Design HDL/compression/TB_Huffman_Top.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423592974798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423592974798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "literal_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file literal_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Literal_Encoder " "Found entity 1: Literal_Encoder" {  } { { "Literal_Encoder.v" "" { Text "C:/Users/Clarke/Desktop/Senior Design HDL/compression/Literal_Encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423592974808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423592974808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "length_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file length_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Length_Encoder " "Found entity 1: Length_Encoder" {  } { { "Length_Encoder.v" "" { Text "C:/Users/Clarke/Desktop/Senior Design HDL/compression/Length_Encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423592974819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423592974819 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Huffman_Top.v(43) " "Verilog HDL information at Huffman_Top.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "Huffman_Top.v" "" { Text "C:/Users/Clarke/Desktop/Senior Design HDL/compression/Huffman_Top.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1423592974829 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "dist Huffman_Top.v(65) " "Verilog HDL Declaration warning at Huffman_Top.v(65): \"dist\" is SystemVerilog-2005 keyword" {  } { { "Huffman_Top.v" "" { Text "C:/Users/Clarke/Desktop/Senior Design HDL/compression/Huffman_Top.v" 65 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1423592974829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "huffman_top.v 1 1 " "Found 1 design units, including 1 entities, in source file huffman_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Huffman_Top " "Found entity 1: Huffman_Top" {  } { { "Huffman_Top.v" "" { Text "C:/Users/Clarke/Desktop/Senior Design HDL/compression/Huffman_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423592974830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423592974830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distance_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file distance_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Distance_Encoder " "Found entity 1: Distance_Encoder" {  } { { "Distance_Encoder.v" "" { Text "C:/Users/Clarke/Desktop/Senior Design HDL/compression/Distance_Encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423592974842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423592974842 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Huffman_Top " "Elaborating entity \"Huffman_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1423592974987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Literal_Encoder Literal_Encoder:lit " "Elaborating entity \"Literal_Encoder\" for hierarchy \"Literal_Encoder:lit\"" {  } { { "Huffman_Top.v" "lit" { Text "C:/Users/Clarke/Desktop/Senior Design HDL/compression/Huffman_Top.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423592975049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Distance_Encoder Distance_Encoder:dist " "Elaborating entity \"Distance_Encoder\" for hierarchy \"Distance_Encoder:dist\"" {  } { { "Huffman_Top.v" "dist" { Text "C:/Users/Clarke/Desktop/Senior Design HDL/compression/Huffman_Top.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423592975082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Length_Encoder Length_Encoder:len " "Elaborating entity \"Length_Encoder\" for hierarchy \"Length_Encoder:len\"" {  } { { "Huffman_Top.v" "len" { Text "C:/Users/Clarke/Desktop/Senior Design HDL/compression/Huffman_Top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423592975176 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1423593026427 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Clarke/Desktop/Senior Design HDL/compression/output_files/Huffman_Top.map.smsg " "Generated suppressed messages file C:/Users/Clarke/Desktop/Senior Design HDL/compression/output_files/Huffman_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1423593029239 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1423593029732 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423593029732 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "406 " "Implemented 406 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1423593030037 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1423593030037 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1423593030037 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1423593030037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "593 " "Peak virtual memory: 593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423593030148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 10 13:30:30 2015 " "Processing ended: Tue Feb 10 13:30:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423593030148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423593030148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423593030148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423593030148 ""}
