#Timing report of worst 59 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : c_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                     5.038    59.865
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    61.271
c_dffe_Q.QEN[0] (Q_FRAG)                                                                      4.065    65.335
data arrival time                                                                                      65.335

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
c_dffe_Q.QCK[0] (Q_FRAG)                                                                     13.063    13.063
clock uncertainty                                                                             0.000    13.063
cell setup time                                                                              -0.591    12.472
data required time                                                                                     12.472
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     12.472
data arrival time                                                                                     -65.335
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -52.863


#Path 2
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                     5.038    59.865
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    61.271
led_dffe_Q.QEN[0] (Q_FRAG)                                                                    3.249    64.520
data arrival time                                                                                      64.520

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                                   12.264    12.264
clock uncertainty                                                                             0.000    12.264
cell setup time                                                                              -0.591    11.674
data required time                                                                                     11.674
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     11.674
data arrival time                                                                                     -64.520
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -52.847


#Path 3
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : y_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                     5.038    59.865
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    61.271
y_dffe_Q.QEN[0] (Q_FRAG)                                                                      4.658    65.929
data arrival time                                                                                      65.929

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
y_dffe_Q.QCK[0] (Q_FRAG)                                                                     13.765    13.765
clock uncertainty                                                                             0.000    13.765
cell setup time                                                                              -0.591    13.174
data required time                                                                                     13.174
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     13.174
data arrival time                                                                                     -65.929
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -52.755


#Path 4
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q2_dffe_Q_1.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                     5.038    59.865
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    61.271
q2_dffe_Q_1.QEN[0] (Q_FRAG)                                                                   3.699    64.970
data arrival time                                                                                      64.970

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
q2_dffe_Q_1.QCK[0] (Q_FRAG)                                                                  13.099    13.099
clock uncertainty                                                                             0.000    13.099
cell setup time                                                                              -0.591    12.508
data required time                                                                                     12.508
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     12.508
data arrival time                                                                                     -64.970
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -52.462


#Path 5
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q3_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                     5.038    59.865
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    61.271
q3_dffe_Q.QEN[0] (Q_FRAG)                                                                     5.284    66.554
data arrival time                                                                                      66.554

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
q3_dffe_Q.QCK[0] (Q_FRAG)                                                                    14.998    14.998
clock uncertainty                                                                             0.000    14.998
cell setup time                                                                              -0.591    14.407
data required time                                                                                     14.407
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     14.407
data arrival time                                                                                     -66.554
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -52.147


#Path 6
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q3_dffe_Q_1.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                     5.038    59.865
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    61.271
q3_dffe_Q_1.QEN[0] (Q_FRAG)                                                                   4.234    65.504
data arrival time                                                                                      65.504

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
q3_dffe_Q_1.QCK[0] (Q_FRAG)                                                                  14.101    14.101
clock uncertainty                                                                             0.000    14.101
cell setup time                                                                              -0.591    13.510
data required time                                                                                     13.510
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     13.510
data arrival time                                                                                     -65.504
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -51.994


#Path 7
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q2_dffe_Q_2.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                     5.038    59.865
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    61.271
q2_dffe_Q_2.QEN[0] (Q_FRAG)                                                                   3.796    65.067
data arrival time                                                                                      65.067

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
q2_dffe_Q_2.QCK[0] (Q_FRAG)                                                                  13.830    13.830
clock uncertainty                                                                             0.000    13.830
cell setup time                                                                              -0.591    13.239
data required time                                                                                     13.239
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     13.239
data arrival time                                                                                     -65.067
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -51.828


#Path 8
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : d_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                     5.038    59.865
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    61.271
d_dffe_Q.QEN[0] (Q_FRAG)                                                                      3.732    65.003
data arrival time                                                                                      65.003

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
d_dffe_Q.QCK[0] (Q_FRAG)                                                                     13.766    13.766
clock uncertainty                                                                             0.000    13.766
cell setup time                                                                              -0.591    13.175
data required time                                                                                     13.175
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     13.175
data arrival time                                                                                     -65.003
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -51.828


#Path 9
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q3_dffe_Q_2.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                     5.038    59.865
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    61.271
q3_dffe_Q_2.QEN[0] (Q_FRAG)                                                                   4.868    66.138
data arrival time                                                                                      66.138

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
q3_dffe_Q_2.QCK[0] (Q_FRAG)                                                                  15.179    15.179
clock uncertainty                                                                             0.000    15.179
cell setup time                                                                              -0.591    14.588
data required time                                                                                     14.588
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     14.588
data arrival time                                                                                     -66.138
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -51.550


#Path 10
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q2_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                     5.038    59.865
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    61.271
q2_dffe_Q.QEN[0] (Q_FRAG)                                                                     4.191    65.462
data arrival time                                                                                      65.462

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
q2_dffe_Q.QCK[0] (Q_FRAG)                                                                    14.626    14.626
clock uncertainty                                                                             0.000    14.626
cell setup time                                                                              -0.591    14.035
data required time                                                                                     14.035
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     14.035
data arrival time                                                                                     -65.462
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -51.428


#Path 11
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : a_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                     5.038    59.865
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    61.271
a_dffe_Q.QEN[0] (Q_FRAG)                                                                      3.167    64.437
data arrival time                                                                                      64.437

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
a_dffe_Q.QCK[0] (Q_FRAG)                                                                     13.959    13.959
clock uncertainty                                                                             0.000    13.959
cell setup time                                                                              -0.591    13.368
data required time                                                                                     13.368
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     13.368
data arrival time                                                                                     -64.437
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -51.069


#Path 12
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : f_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                     5.038    59.865
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    61.271
f_dffe_Q.QEN[0] (Q_FRAG)                                                                      2.363    63.634
data arrival time                                                                                      63.634

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
f_dffe_Q.QCK[0] (Q_FRAG)                                                                     13.160    13.160
clock uncertainty                                                                             0.000    13.160
cell setup time                                                                              -0.591    12.569
data required time                                                                                     12.569
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     12.569
data arrival time                                                                                     -63.634
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -51.065


#Path 13
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : g_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                     5.038    59.865
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    61.271
g_dffe_Q.QEN[0] (Q_FRAG)                                                                      3.720    64.990
data arrival time                                                                                      64.990

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
g_dffe_Q.QCK[0] (Q_FRAG)                                                                     14.737    14.737
clock uncertainty                                                                             0.000    14.737
cell setup time                                                                              -0.591    14.146
data required time                                                                                     14.146
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     14.146
data arrival time                                                                                     -64.990
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -50.844


#Path 14
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : e_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                     5.038    59.865
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    61.271
e_dffe_Q.QEN[0] (Q_FRAG)                                                                      3.781    65.052
data arrival time                                                                                      65.052

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
e_dffe_Q.QCK[0] (Q_FRAG)                                                                     14.901    14.901
clock uncertainty                                                                             0.000    14.901
cell setup time                                                                              -0.591    14.310
data required time                                                                                     14.310
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     14.310
data arrival time                                                                                     -65.052
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -50.742


#Path 15
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
delay_dff_Q_9_D_LUT4_O_4.c_frag.BAB[0] (C_FRAG)                                               5.206    60.033
delay_dff_Q_9_D_LUT4_O_4.c_frag.CZ[0] (C_FRAG)                                                1.305    61.338
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                  0.000    61.338
data arrival time                                                                                      61.338

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                10.498    10.498
clock uncertainty                                                                             0.000    10.498
cell setup time                                                                               0.105    10.604
data required time                                                                                     10.604
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     10.604
data arrival time                                                                                     -61.338
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -50.734


#Path 16
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
delay_dff_Q_9_D_LUT4_O.c_frag.TAB[0] (C_FRAG)                                                 4.776    59.602
delay_dff_Q_9_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                  1.437    61.040
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                  0.000    61.040
data arrival time                                                                                      61.040

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                10.446    10.446
clock uncertainty                                                                             0.000    10.446
cell setup time                                                                               0.105    10.551
data required time                                                                                     10.551
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     10.551
data arrival time                                                                                     -61.040
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -50.489


#Path 17
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
delay_dff_Q_9_D_LUT4_O_14.c_frag.TAB[0] (C_FRAG)                                              6.078    60.905
delay_dff_Q_9_D_LUT4_O_14.c_frag.CZ[0] (C_FRAG)                                               1.437    62.342
delay_dff_Q_19.QD[0] (Q_FRAG)                                                                 0.000    62.342
data arrival time                                                                                      62.342

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                               12.203    12.203
clock uncertainty                                                                             0.000    12.203
cell setup time                                                                               0.105    12.308
data required time                                                                                     12.308
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     12.308
data arrival time                                                                                     -62.342
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -50.033


#Path 18
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q1_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                     5.038    59.865
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    61.271
q1_dffe_Q.QEN[0] (Q_FRAG)                                                                     2.918    64.189
data arrival time                                                                                      64.189

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
q1_dffe_Q.QCK[0] (Q_FRAG)                                                                    14.864    14.864
clock uncertainty                                                                             0.000    14.864
cell setup time                                                                              -0.591    14.273
data required time                                                                                     14.273
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     14.273
data arrival time                                                                                     -64.189
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -49.916


#Path 19
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
delay_dff_Q_9_D_LUT4_O_19.c_frag.TAB[0] (C_FRAG)                                              5.724    60.550
delay_dff_Q_9_D_LUT4_O_19.c_frag.CZ[0] (C_FRAG)                                               1.437    61.987
delay_dff_Q_24.QD[0] (Q_FRAG)                                                                 0.000    61.987
data arrival time                                                                                      61.987

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                               12.072    12.072
clock uncertainty                                                                             0.000    12.072
cell setup time                                                                               0.105    12.178
data required time                                                                                     12.178
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     12.178
data arrival time                                                                                     -61.987
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -49.810


#Path 20
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
delay_dff_Q_9_D_LUT4_O_2.c_frag.BAB[0] (C_FRAG)                                               5.066    59.893
delay_dff_Q_9_D_LUT4_O_2.c_frag.CZ[0] (C_FRAG)                                                1.305    61.198
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                  0.000    61.198
data arrival time                                                                                      61.198

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                11.410    11.410
clock uncertainty                                                                             0.000    11.410
cell setup time                                                                               0.105    11.515
data required time                                                                                     11.515
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     11.515
data arrival time                                                                                     -61.198
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -49.683


#Path 21
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
delay_dff_Q_9_D_LUT4_O_12.c_frag.BAB[0] (C_FRAG)                                              4.099    58.925
delay_dff_Q_9_D_LUT4_O_12.c_frag.CZ[0] (C_FRAG)                                               1.305    60.230
delay_dff_Q_17.QD[0] (Q_FRAG)                                                                 0.000    60.230
data arrival time                                                                                      60.230

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                               10.507    10.507
clock uncertainty                                                                             0.000    10.507
cell setup time                                                                               0.105    10.613
data required time                                                                                     10.613
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     10.613
data arrival time                                                                                     -60.230
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -49.618


#Path 22
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
delay_dff_Q_9_D_LUT4_O_3.c_frag.TAB[0] (C_FRAG)                                               4.398    59.224
delay_dff_Q_9_D_LUT4_O_3.c_frag.CZ[0] (C_FRAG)                                                1.437    60.661
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                  0.000    60.661
data arrival time                                                                                      60.661

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                11.211    11.211
clock uncertainty                                                                             0.000    11.211
cell setup time                                                                               0.105    11.317
data required time                                                                                     11.317
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     11.317
data arrival time                                                                                     -60.661
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -49.345


#Path 23
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
delay_dff_Q_9_D_LUT3_O_3.t_frag.XSL[0] (T_FRAG)                                               5.487    60.313
delay_dff_Q_9_D_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                                1.462    61.775
delay_dff_Q_26.QD[0] (Q_FRAG)                                                                 0.000    61.775
data arrival time                                                                                      61.775

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                               12.345    12.345
clock uncertainty                                                                             0.000    12.345
cell setup time                                                                               0.105    12.451
data required time                                                                                     12.451
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     12.451
data arrival time                                                                                     -61.775
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -49.325


#Path 24
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
delay_dff_Q_9_D_LUT3_O_2.t_frag.XA1[0] (T_FRAG)                                               3.797    58.623
delay_dff_Q_9_D_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                                1.549    60.172
delay_dff_Q_2.QD[0] (Q_FRAG)                                                                  0.000    60.172
data arrival time                                                                                      60.172

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                11.185    11.185
clock uncertainty                                                                             0.000    11.185
cell setup time                                                                               0.105    11.290
data required time                                                                                     11.290
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     11.290
data arrival time                                                                                     -60.172
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -48.882


#Path 25
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
delay_dff_Q_9_D_LUT4_O_17.c_frag.TAB[0] (C_FRAG)                                              5.251    60.077
delay_dff_Q_9_D_LUT4_O_17.c_frag.CZ[0] (C_FRAG)                                               1.437    61.515
delay_dff_Q_22.QD[0] (Q_FRAG)                                                                 0.000    61.515
data arrival time                                                                                      61.515

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                               12.906    12.906
clock uncertainty                                                                             0.000    12.906
cell setup time                                                                               0.105    13.011
data required time                                                                                     13.011
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     13.011
data arrival time                                                                                     -61.515
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -48.504


#Path 26
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
delay_dff_Q_9_D_LUT4_O_1.c_frag.TAB[0] (C_FRAG)                                               4.401    59.227
delay_dff_Q_9_D_LUT4_O_1.c_frag.CZ[0] (C_FRAG)                                                1.437    60.664
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                  0.000    60.664
data arrival time                                                                                      60.664

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                12.142    12.142
clock uncertainty                                                                             0.000    12.142
cell setup time                                                                               0.105    12.247
data required time                                                                                     12.247
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     12.247
data arrival time                                                                                     -60.664
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -48.417


#Path 27
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
delay_dff_Q_9_D_LUT4_O_5.c_frag.TAB[0] (C_FRAG)                                               6.359    61.185
delay_dff_Q_9_D_LUT4_O_5.c_frag.CZ[0] (C_FRAG)                                                1.437    62.623
delay_dff_Q_10.QD[0] (Q_FRAG)                                                                 0.000    62.623
data arrival time                                                                                      62.623

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                               14.112    14.112
clock uncertainty                                                                             0.000    14.112
cell setup time                                                                               0.105    14.217
data required time                                                                                     14.217
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     14.217
data arrival time                                                                                     -62.623
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -48.406


#Path 28
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
delay_dff_Q_9_D_LUT4_O_15.c_frag.TAB[0] (C_FRAG)                                              4.391    59.217
delay_dff_Q_9_D_LUT4_O_15.c_frag.CZ[0] (C_FRAG)                                               1.437    60.655
delay_dff_Q_20.QD[0] (Q_FRAG)                                                                 0.000    60.655
data arrival time                                                                                      60.655

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                               12.219    12.219
clock uncertainty                                                                             0.000    12.219
cell setup time                                                                               0.105    12.324
data required time                                                                                     12.324
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     12.324
data arrival time                                                                                     -60.655
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -48.330


#Path 29
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
delay_dff_Q_9_D_LUT4_O_6.c_frag.TAB[0] (C_FRAG)                                               4.962    59.789
delay_dff_Q_9_D_LUT4_O_6.c_frag.CZ[0] (C_FRAG)                                                1.437    61.226
delay_dff_Q_11.QD[0] (Q_FRAG)                                                                 0.000    61.226
data arrival time                                                                                      61.226

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                               12.969    12.969
clock uncertainty                                                                             0.000    12.969
cell setup time                                                                               0.105    13.075
data required time                                                                                     13.075
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     13.075
data arrival time                                                                                     -61.226
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -48.151


#Path 30
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
delay_dff_Q_9_D_LUT4_O_16.c_frag.TAB[0] (C_FRAG)                                              6.273    61.099
delay_dff_Q_9_D_LUT4_O_16.c_frag.CZ[0] (C_FRAG)                                               1.437    62.537
delay_dff_Q_21.QD[0] (Q_FRAG)                                                                 0.000    62.537
data arrival time                                                                                      62.537

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                               14.652    14.652
clock uncertainty                                                                             0.000    14.652
cell setup time                                                                               0.105    14.758
data required time                                                                                     14.758
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     14.758
data arrival time                                                                                     -62.537
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -47.779


#Path 31
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
delay_dff_Q_9_D_LUT4_O_13.c_frag.TAB[0] (C_FRAG)                                              4.393    59.219
delay_dff_Q_9_D_LUT4_O_13.c_frag.CZ[0] (C_FRAG)                                               1.437    60.657
delay_dff_Q_18.QD[0] (Q_FRAG)                                                                 0.000    60.657
data arrival time                                                                                      60.657

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                               12.905    12.905
clock uncertainty                                                                             0.000    12.905
cell setup time                                                                               0.105    13.010
data required time                                                                                     13.010
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     13.010
data arrival time                                                                                     -60.657
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -47.647


#Path 32
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
delay_dff_Q_9_D_LUT4_O_8.c_frag.TAB[0] (C_FRAG)                                               4.347    59.173
delay_dff_Q_9_D_LUT4_O_8.c_frag.CZ[0] (C_FRAG)                                                1.437    60.611
delay_dff_Q_13.QD[0] (Q_FRAG)                                                                 0.000    60.611
data arrival time                                                                                      60.611

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                               12.933    12.933
clock uncertainty                                                                             0.000    12.933
cell setup time                                                                               0.105    13.038
data required time                                                                                     13.038
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     13.038
data arrival time                                                                                     -60.611
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -47.573


#Path 33
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
delay_dff_Q_9_D_LUT4_O_7.c_frag.TAB[0] (C_FRAG)                                               3.440    58.266
delay_dff_Q_9_D_LUT4_O_7.c_frag.CZ[0] (C_FRAG)                                                1.437    59.704
delay_dff_Q_12.QD[0] (Q_FRAG)                                                                 0.000    59.704
data arrival time                                                                                      59.704

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                               12.045    12.045
clock uncertainty                                                                             0.000    12.045
cell setup time                                                                               0.105    12.151
data required time                                                                                     12.151
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     12.151
data arrival time                                                                                     -59.704
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -47.553


#Path 34
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
delay_dff_Q_9_D_LUT4_O_11.c_frag.TAB[0] (C_FRAG)                                              3.687    58.514
delay_dff_Q_9_D_LUT4_O_11.c_frag.CZ[0] (C_FRAG)                                               1.437    59.951
delay_dff_Q_16.QD[0] (Q_FRAG)                                                                 0.000    59.951
data arrival time                                                                                      59.951

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                               12.354    12.354
clock uncertainty                                                                             0.000    12.354
cell setup time                                                                               0.105    12.460
data required time                                                                                     12.460
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     12.460
data arrival time                                                                                     -59.951
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -47.491


#Path 35
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
delay_dff_Q_9_D_LUT4_O_10.c_frag.BAB[0] (C_FRAG)                                              5.157    59.984
delay_dff_Q_9_D_LUT4_O_10.c_frag.CZ[0] (C_FRAG)                                               1.305    61.289
delay_dff_Q_15.QD[0] (Q_FRAG)                                                                 0.000    61.289
data arrival time                                                                                      61.289

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                               13.792    13.792
clock uncertainty                                                                             0.000    13.792
cell setup time                                                                               0.105    13.898
data required time                                                                                     13.898
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     13.898
data arrival time                                                                                     -61.289
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -47.391


#Path 36
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
delay_dff_Q_9_D_LUT4_O_20.c_frag.TAB[0] (C_FRAG)                                              4.067    58.893
delay_dff_Q_9_D_LUT4_O_20.c_frag.CZ[0] (C_FRAG)                                               1.437    60.331
delay_dff_Q_25.QD[0] (Q_FRAG)                                                                 0.000    60.331
data arrival time                                                                                      60.331

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                               13.206    13.206
clock uncertainty                                                                             0.000    13.206
cell setup time                                                                               0.105    13.311
data required time                                                                                     13.311
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     13.311
data arrival time                                                                                     -60.331
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -47.020


#Path 37
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
delay_dff_Q_9_D_LUT4_O_9.c_frag.TAB[0] (C_FRAG)                                               3.959    58.786
delay_dff_Q_9_D_LUT4_O_9.c_frag.CZ[0] (C_FRAG)                                                1.437    60.223
delay_dff_Q_14.QD[0] (Q_FRAG)                                                                 0.000    60.223
data arrival time                                                                                      60.223

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                               13.113    13.113
clock uncertainty                                                                             0.000    13.113
cell setup time                                                                               0.105    13.218
data required time                                                                                     13.218
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     13.218
data arrival time                                                                                     -60.223
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -47.005


#Path 38
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                          4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                           0.996    37.113
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                       5.697    42.811
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    43.806
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.TB2[0] (C_FRAG)                                 4.465    48.271
y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.691    49.962
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           3.427    53.389
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437    54.826
delay_dff_Q_9_D_LUT4_O_18.c_frag.TAB[0] (C_FRAG)                                              5.738    60.564
delay_dff_Q_9_D_LUT4_O_18.c_frag.CZ[0] (C_FRAG)                                               1.437    62.001
delay_dff_Q_23.QD[0] (Q_FRAG)                                                                 0.000    62.001
data arrival time                                                                                      62.001

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                               15.007    15.007
clock uncertainty                                                                             0.000    15.007
cell setup time                                                                               0.105    15.112
data required time                                                                                     15.112
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     15.112
data arrival time                                                                                     -62.001
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -46.889


#Path 39
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    37.113
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           2.727    39.841
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    40.836
y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                               4.477    45.314
y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                1.305    46.619
y_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         2.672    49.290
y_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.251    50.542
delay_dff_Q_9_D_LUT3_O_1.t_frag.XA1[0] (T_FRAG)                                             4.254    54.795
delay_dff_Q_9_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                              1.549    56.345
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                0.000    56.345
data arrival time                                                                                    56.345

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                              11.359    11.359
clock uncertainty                                                                           0.000    11.359
cell setup time                                                                             0.105    11.464
data required time                                                                                   11.464
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   11.464
data arrival time                                                                                   -56.345
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -44.881


#Path 40
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             15.007    15.007
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    16.708
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.537    20.246
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    21.798
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.502    26.300
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    27.296
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.690    30.986
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.981
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.136    36.118
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    37.113
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           2.727    39.841
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    40.836
y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                               4.477    45.314
y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                1.305    46.619
y_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         2.672    49.290
y_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.251    50.542
delay_dff_Q_9_D_LUT3_O.t_frag.XA1[0] (T_FRAG)                                               3.391    53.933
delay_dff_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.549    55.482
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                0.000    55.482
data arrival time                                                                                    55.482

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                              12.044    12.044
clock uncertainty                                                                           0.000    12.044
cell setup time                                                                             0.105    12.150
data required time                                                                                   12.150
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   12.150
data arrival time                                                                                   -55.482
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -43.332


#Path 41
Startpoint: a_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:a.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
a_dffe_Q.QCK[0] (Q_FRAG)                                           13.959    13.959
a_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701    15.660
$iopadmap$fsm_sd.a.O_DAT[0] (BIDIR_CELL)                            8.760    24.421
$iopadmap$fsm_sd.a.O_PAD_$out[0] (BIDIR_CELL)                       9.809    34.230
out:a.outpad[0] (.output)                                           0.000    34.230
data arrival time                                                            34.230

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                           -34.230
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -34.230


#Path 42
Startpoint: y_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:y.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
y_dffe_Q.QCK[0] (Q_FRAG)                                           13.765    13.765
y_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701    15.467
$iopadmap$fsm_sd.y.O_DAT[0] (BIDIR_CELL)                            8.289    23.755
$iopadmap$fsm_sd.y.O_PAD_$out[0] (BIDIR_CELL)                       9.809    33.564
out:y.outpad[0] (.output)                                           0.000    33.564
data arrival time                                                            33.564

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                           -33.564
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -33.564


#Path 43
Startpoint: e_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:e.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
e_dffe_Q.QCK[0] (Q_FRAG)                                           14.901    14.901
e_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701    16.602
$iopadmap$fsm_sd.e.O_DAT[0] (BIDIR_CELL)                            6.466    23.068
$iopadmap$fsm_sd.e.O_PAD_$out[0] (BIDIR_CELL)                       9.809    32.877
out:e.outpad[0] (.output)                                           0.000    32.877
data arrival time                                                            32.877

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                           -32.877
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -32.877


#Path 44
Startpoint: g_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:g.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
g_dffe_Q.QCK[0] (Q_FRAG)                                           14.737    14.737
g_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701    16.438
$iopadmap$fsm_sd.g.O_DAT[0] (BIDIR_CELL)                            6.343    22.782
$iopadmap$fsm_sd.g.O_PAD_$out[0] (BIDIR_CELL)                       9.809    32.591
out:g.outpad[0] (.output)                                           0.000    32.591
data arrival time                                                            32.591

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                           -32.591
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -32.591


#Path 45
Startpoint: d_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:d.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
d_dffe_Q.QCK[0] (Q_FRAG)                                           13.766    13.766
d_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701    15.468
$iopadmap$fsm_sd.d.O_DAT[0] (BIDIR_CELL)                            6.826    22.294
$iopadmap$fsm_sd.d.O_PAD_$out[0] (BIDIR_CELL)                       9.809    32.103
out:d.outpad[0] (.output)                                           0.000    32.103
data arrival time                                                            32.103

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                           -32.103
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -32.103


#Path 46
Startpoint: q3_dffe_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : d_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                           0.000     0.000
q3_dffe_Q_1.QCK[0] (Q_FRAG)                                                       14.101    14.101
q3_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                       1.701    15.803
q3_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                  6.299    22.102
q3_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                   1.462    23.564
a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       6.919    30.483
a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462    31.945
a_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                                 2.545    34.490
a_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.519    36.009
a_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.456    39.465
a_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305    40.770
d_dffe_Q.QD[0] (Q_FRAG)                                                            5.148    45.918
data arrival time                                                                           45.918

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                           0.000     0.000
d_dffe_Q.QCK[0] (Q_FRAG)                                                          13.766    13.766
clock uncertainty                                                                  0.000    13.766
cell setup time                                                                    0.105    13.872
data required time                                                                          13.872
--------------------------------------------------------------------------------------------------
data required time                                                                          13.872
data arrival time                                                                          -45.918
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -32.046


#Path 47
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:redled.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                              12.264    12.264
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                              1.701    13.966
$iopadmap$fsm_sd.redled.O_DAT[0] (BIDIR_CELL)                            8.233    22.199
$iopadmap$fsm_sd.redled.O_PAD_$out[0] (BIDIR_CELL)                       9.809    32.008
out:redled.outpad[0] (.output)                                           0.000    32.008
data arrival time                                                                 32.008

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                -32.008
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -32.008


#Path 48
Startpoint: f_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:f.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
f_dffe_Q.QCK[0] (Q_FRAG)                                           13.160    13.160
f_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701    14.861
$iopadmap$fsm_sd.f.O_DAT[0] (BIDIR_CELL)                            7.232    22.093
$iopadmap$fsm_sd.f.O_PAD_$out[0] (BIDIR_CELL)                       9.809    31.902
out:f.outpad[0] (.output)                                           0.000    31.902
data arrival time                                                            31.902

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                           -31.902
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -31.902


#Path 49
Startpoint: q3_dffe_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : y_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
q3_dffe_Q_1.QCK[0] (Q_FRAG)                                             14.101    14.101
q3_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    15.803
q3_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                        6.299    22.102
q3_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                         1.462    23.564
a_dffe_Q_D_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.625    28.189
a_dffe_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.440
q3_dffe_Q_2_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                              3.295    32.735
q3_dffe_Q_2_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                               1.305    34.040
y_dffe_Q_D_LUT1_O.f_frag.FS[0] (F_FRAG)                                  5.790    39.830
y_dffe_Q_D_LUT1_O.f_frag.FZ[0] (F_FRAG)                                  0.612    40.442
y_dffe_Q.QD[0] (Q_FRAG)                                                  4.833    45.275
data arrival time                                                                 45.275

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
y_dffe_Q.QCK[0] (Q_FRAG)                                                13.765    13.765
clock uncertainty                                                        0.000    13.765
cell setup time                                                          0.105    13.871
data required time                                                                13.871
----------------------------------------------------------------------------------------
data required time                                                                13.871
data arrival time                                                                -45.275
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -31.405


#Path 50
Startpoint: c_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:c.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
c_dffe_Q.QCK[0] (Q_FRAG)                                           13.063    13.063
c_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701    14.765
$iopadmap$fsm_sd.c.O_DAT[0] (BIDIR_CELL)                            6.754    21.519
$iopadmap$fsm_sd.c.O_PAD_$out[0] (BIDIR_CELL)                       9.809    31.328
out:c.outpad[0] (.output)                                           0.000    31.328
data arrival time                                                            31.328

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                           -31.328
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -31.328


#Path 51
Startpoint: q3_dffe_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : a_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                           0.000     0.000
q3_dffe_Q_1.QCK[0] (Q_FRAG)                                                       14.101    14.101
q3_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                       1.701    15.803
q3_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                  6.299    22.102
q3_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                   1.462    23.564
a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       6.919    30.483
a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462    31.945
a_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                                 2.545    34.490
a_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.519    36.009
a_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.456    39.465
a_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305    40.770
a_dffe_Q.QD[0] (Q_FRAG)                                                            2.478    43.248
data arrival time                                                                           43.248

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                           0.000     0.000
a_dffe_Q.QCK[0] (Q_FRAG)                                                          13.959    13.959
clock uncertainty                                                                  0.000    13.959
cell setup time                                                                    0.105    14.064
data required time                                                                          14.064
--------------------------------------------------------------------------------------------------
data required time                                                                          14.064
data arrival time                                                                          -43.248
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -29.184


#Path 52
Startpoint: q3_dffe_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : f_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                           0.000     0.000
q3_dffe_Q_1.QCK[0] (Q_FRAG)                                                       14.101    14.101
q3_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                       1.701    15.803
q3_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                  6.299    22.102
q3_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                   1.462    23.564
a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       6.919    30.483
a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462    31.945
e_dffe_Q_D_LUT2_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.157    35.102
e_dffe_Q_D_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.406    36.508
f_dffe_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           4.313    40.821
f_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462    42.284
f_dffe_Q.QD[0] (Q_FRAG)                                                            0.000    42.284
data arrival time                                                                           42.284

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                           0.000     0.000
f_dffe_Q.QCK[0] (Q_FRAG)                                                          13.160    13.160
clock uncertainty                                                                  0.000    13.160
cell setup time                                                                    0.105    13.265
data required time                                                                          13.265
--------------------------------------------------------------------------------------------------
data required time                                                                          13.265
data arrival time                                                                          -42.284
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -29.018


#Path 53
Startpoint: q3_dffe_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : e_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                           0.000     0.000
q3_dffe_Q_1.QCK[0] (Q_FRAG)                                                       14.101    14.101
q3_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                       1.701    15.803
q3_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                  6.299    22.102
q3_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                   1.462    23.564
a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       6.919    30.483
a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462    31.945
e_dffe_Q_D_LUT2_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.157    35.102
e_dffe_Q_D_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.406    36.508
e_dffe_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           2.486    38.995
e_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462    40.457
e_dffe_Q.QD[0] (Q_FRAG)                                                            0.000    40.457
data arrival time                                                                           40.457

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                           0.000     0.000
e_dffe_Q.QCK[0] (Q_FRAG)                                                          14.901    14.901
clock uncertainty                                                                  0.000    14.901
cell setup time                                                                    0.105    15.006
data required time                                                                          15.006
--------------------------------------------------------------------------------------------------
data required time                                                                          15.006
data arrival time                                                                          -40.457
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -25.451


#Path 54
Startpoint: q3_dffe_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q2_dffe_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                              0.000     0.000
q3_dffe_Q_1.QCK[0] (Q_FRAG)                                                          14.101    14.101
q3_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                          1.701    15.803
q3_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                     6.299    22.102
q3_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                      1.462    23.564
q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.768    27.332
q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.519    28.852
q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.268    32.119
q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    33.525
q2_dffe_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                           2.903    36.429
q2_dffe_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.605    38.034
q2_dffe_Q_2.QD[0] (Q_FRAG)                                                            0.000    38.034
data arrival time                                                                              38.034

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                              0.000     0.000
q2_dffe_Q_2.QCK[0] (Q_FRAG)                                                          13.830    13.830
clock uncertainty                                                                     0.000    13.830
cell setup time                                                                       0.105    13.935
data required time                                                                             13.935
-----------------------------------------------------------------------------------------------------
data required time                                                                             13.935
data arrival time                                                                             -38.034
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -24.099


#Path 55
Startpoint: q3_dffe_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q3_dffe_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
q3_dffe_Q_1.QCK[0] (Q_FRAG)                                             14.101    14.101
q3_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    15.803
q3_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                        6.299    22.102
q3_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                         1.462    23.564
a_dffe_Q_D_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.625    28.189
a_dffe_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.440
q3_dffe_Q_2_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                              3.295    32.735
q3_dffe_Q_2_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                               1.305    34.040
q3_dffe_Q_2.QD[0] (Q_FRAG)                                               5.266    39.306
data arrival time                                                                 39.306

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
q3_dffe_Q_2.QCK[0] (Q_FRAG)                                             15.179    15.179
clock uncertainty                                                        0.000    15.179
cell setup time                                                          0.105    15.285
data required time                                                                15.285
----------------------------------------------------------------------------------------
data required time                                                                15.285
data arrival time                                                                -39.306
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -24.021


#Path 56
Startpoint: q3_dffe_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : c_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
q3_dffe_Q_1.QCK[0] (Q_FRAG)                                             14.101    14.101
q3_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    15.803
q3_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                        6.299    22.102
q3_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                         1.462    23.564
c_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.852    27.416
c_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    28.667
c_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 2.400    31.067
c_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305    32.372
c_dffe_Q.QD[0] (Q_FRAG)                                                  0.000    32.372
data arrival time                                                                 32.372

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
c_dffe_Q.QCK[0] (Q_FRAG)                                                13.063    13.063
clock uncertainty                                                        0.000    13.063
cell setup time                                                          0.105    13.169
data required time                                                                13.169
----------------------------------------------------------------------------------------
data required time                                                                13.169
data arrival time                                                                -32.372
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -19.203


#Path 57
Startpoint: q3_dffe_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : g_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
q3_dffe_Q_1.QCK[0] (Q_FRAG)                                     14.101    14.101
q3_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                     1.701    15.803
q3_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                6.299    22.102
q3_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.462    23.564
g_dffe_Q_D_LUT4_O.c_frag.TSL[0] (C_FRAG)                         5.260    28.824
g_dffe_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                          1.593    30.417
g_dffe_Q.QD[0] (Q_FRAG)                                          0.000    30.417
data arrival time                                                         30.417

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
g_dffe_Q.QCK[0] (Q_FRAG)                                        14.737    14.737
clock uncertainty                                                0.000    14.737
cell setup time                                                  0.105    14.842
data required time                                                        14.842
--------------------------------------------------------------------------------
data required time                                                        14.842
data arrival time                                                        -30.417
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.575


#Path 58
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                      12.264    12.264
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.701    13.966
led_LUT1_I0.f_frag.FS[0] (F_FRAG)                                5.865    19.830
led_LUT1_I0.f_frag.FZ[0] (F_FRAG)                                0.612    20.442
led_dffe_Q.QD[0] (Q_FRAG)                                        3.115    23.557
data arrival time                                                         23.557

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                      12.264    12.264
clock uncertainty                                                0.000    12.264
cell setup time                                                  0.105    12.370
data required time                                                        12.370
--------------------------------------------------------------------------------
data required time                                                        12.370
data arrival time                                                        -23.557
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.187


#Path 59
Startpoint: x.inpad[0] (.input clocked by clk)
Endpoint  : q1_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
x.inpad[0] (.input)                                                 0.000     0.000
$iopadmap$fsm_sd.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$fsm_sd.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
q1_dffe_Q_D_LUT1_O.f_frag.FS[0] (F_FRAG)                            6.869    17.827
q1_dffe_Q_D_LUT1_O.f_frag.FZ[0] (F_FRAG)                            0.612    18.439
q1_dffe_Q.QD[0] (Q_FRAG)                                            3.111    21.550
data arrival time                                                            21.550

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
q1_dffe_Q.QCK[0] (Q_FRAG)                                          14.864    14.864
clock uncertainty                                                   0.000    14.864
cell setup time                                                     0.105    14.969
data required time                                                           14.969
-----------------------------------------------------------------------------------
data required time                                                           14.969
data arrival time                                                           -21.550
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -6.580


#End of timing report
