#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Apr 23 18:17:28 2025
# Process ID: 21764
# Current directory: D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/impl_1
# Command line: vivado.exe -log base.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source base.tcl -notrace
# Log file: D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/impl_1/base.vdi
# Journal file: D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/impl_1\vivado.jou
# Running On: LAPTOP-3I9GNI1F, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 68575 MB
#-----------------------------------------------------------
source base.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 471.680 ; gain = 160.203
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top base -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/ip/design_1_axi_amm_bridge_0_0/design_1_axi_amm_bridge_0_0.dcp' for cell 'soc/design_1_i/axi_amm_bridge_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.dcp' for cell 'soc/design_1_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'soc/design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'soc/design_1_i/axi_interconnect_0/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'soc/design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 1537.289 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'soc/design_1_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1656.980 ; gain = 35.008
Finished Parsing XDC File [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'soc/design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'soc/design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'soc/design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'soc/design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'soc/design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/ip/design_1_axi_amm_bridge_0_0/design_1_axi_amm_bridge_0_0.xdc] for cell 'soc/design_1_i/axi_amm_bridge_0/inst'
Finished Parsing XDC File [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/ip/design_1_axi_amm_bridge_0_0/design_1_axi_amm_bridge_0_0.xdc] for cell 'soc/design_1_i/axi_amm_bridge_0/inst'
Parsing XDC File [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'pmod[0]'. [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/constrs_1/new/constraints.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/constrs_1/new/constraints.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod[1]'. [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/constrs_1/new/constraints.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/constrs_1/new/constraints.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod[2]'. [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/constrs_1/new/constraints.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/constrs_1/new/constraints.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod[3]'. [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/constrs_1/new/constraints.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/constrs_1/new/constraints.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod[4]'. [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/constrs_1/new/constraints.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/constrs_1/new/constraints.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod[5]'. [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/constrs_1/new/constraints.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/constrs_1/new/constraints.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod[6]'. [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/constrs_1/new/constraints.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/constrs_1/new/constraints.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod[7]'. [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/constrs_1/new/constraints.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/constrs_1/new/constraints.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod*'. [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/constrs_1/new/constraints.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/constrs_1/new/constraints.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod*'. [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/constrs_1/new/constraints.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/constrs_1/new/constraints.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod*'. [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/constrs_1/new/constraints.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/constrs_1/new/constraints.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'soc/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'soc/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1658.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

16 Infos, 11 Warnings, 11 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1658.949 ; gain = 1103.438
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1691.879 ; gain = 32.930

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: faaf3fe1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1967.344 ; gain = 275.465

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 7 inverter(s) to 446 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 0b012593

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.405 . Memory (MB): peak = 2302.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 283 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 7dd12513

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.563 . Memory (MB): peak = 2302.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 297 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: adaae21e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.966 . Memory (MB): peak = 2302.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 222 cells
INFO: [Opt 31-1021] In phase Sweep, 97 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: adaae21e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2302.996 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f0e7cde6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2302.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 65387633

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2302.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |             283  |                                             27  |
|  Constant propagation         |               3  |             297  |                                             27  |
|  Sweep                        |               0  |             222  |                                             97  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2302.996 ; gain = 0.000
Ending Logic Optimization Task | Checksum: d7f3e0b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2302.996 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d7f3e0b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2302.996 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d7f3e0b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2302.996 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2302.996 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: d7f3e0b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2302.996 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 11 Warnings, 11 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2302.996 ; gain = 644.047
INFO: [runtcl-4] Executing : report_drc -file base_drc_opted.rpt -pb base_drc_opted.pb -rpx base_drc_opted.rpx
Command: report_drc -file base_drc_opted.rpt -pb base_drc_opted.pb -rpx base_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/impl_1/base_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 3710.148 ; gain = 1407.152
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/impl_1/base_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3710.148 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 301eb9a0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 3710.148 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3710.148 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f927cbd4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.919 . Memory (MB): peak = 3710.148 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11a5b1874

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3710.148 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11a5b1874

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3710.148 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 11a5b1874

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3710.148 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 162f75421

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3710.148 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 162f75421

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3710.148 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 162f75421

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3710.148 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1829f2b45

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3710.148 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1829f2b45

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3710.148 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 1829f2b45

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3710.148 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 1312c4df8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3710.148 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1312c4df8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3710.148 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1312c4df8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3710.148 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1af122d48

Time (s): cpu = 00:01:03 ; elapsed = 00:00:37 . Memory (MB): peak = 3762.746 ; gain = 52.598

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 81 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 32 nets or LUTs. Breaked 0 LUT, combined 32 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3777.219 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             32  |                    32  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             32  |                    32  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1339976bf

Time (s): cpu = 00:01:04 ; elapsed = 00:00:38 . Memory (MB): peak = 3777.219 ; gain = 67.070
Phase 2.4 Global Placement Core | Checksum: 131286a3c

Time (s): cpu = 00:01:22 ; elapsed = 00:00:48 . Memory (MB): peak = 3777.219 ; gain = 67.070
Phase 2 Global Placement | Checksum: 131286a3c

Time (s): cpu = 00:01:22 ; elapsed = 00:00:48 . Memory (MB): peak = 3777.219 ; gain = 67.070

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1412070a4

Time (s): cpu = 00:01:40 ; elapsed = 00:00:57 . Memory (MB): peak = 3777.219 ; gain = 67.070

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 123b1bd13

Time (s): cpu = 00:01:40 ; elapsed = 00:00:58 . Memory (MB): peak = 3777.219 ; gain = 67.070

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: d07279c6

Time (s): cpu = 00:02:16 ; elapsed = 00:01:17 . Memory (MB): peak = 3777.219 ; gain = 67.070

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 136a0bb18

Time (s): cpu = 00:02:34 ; elapsed = 00:01:26 . Memory (MB): peak = 3777.219 ; gain = 67.070

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: b72fa418

Time (s): cpu = 00:02:34 ; elapsed = 00:01:27 . Memory (MB): peak = 3777.219 ; gain = 67.070
Phase 3.3.3 Slice Area Swap | Checksum: b72fa418

Time (s): cpu = 00:02:34 ; elapsed = 00:01:27 . Memory (MB): peak = 3777.219 ; gain = 67.070
Phase 3.3 Small Shape DP | Checksum: 1556d7923

Time (s): cpu = 00:03:10 ; elapsed = 00:01:46 . Memory (MB): peak = 3778.840 ; gain = 68.691

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 203315b1d

Time (s): cpu = 00:03:10 ; elapsed = 00:01:46 . Memory (MB): peak = 3778.840 ; gain = 68.691

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1ee814a10

Time (s): cpu = 00:03:10 ; elapsed = 00:01:46 . Memory (MB): peak = 3778.840 ; gain = 68.691
Phase 3 Detail Placement | Checksum: 1ee814a10

Time (s): cpu = 00:03:10 ; elapsed = 00:01:46 . Memory (MB): peak = 3778.840 ; gain = 68.691

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ce25085e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.778 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ba2704fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 3827.832 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1ba2704fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 3827.832 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ce25085e

Time (s): cpu = 00:03:29 ; elapsed = 00:01:57 . Memory (MB): peak = 3827.832 ; gain = 117.684

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.778. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d07886b4

Time (s): cpu = 00:03:29 ; elapsed = 00:01:57 . Memory (MB): peak = 3827.832 ; gain = 117.684

Time (s): cpu = 00:03:29 ; elapsed = 00:01:57 . Memory (MB): peak = 3827.832 ; gain = 117.684
Phase 4.1 Post Commit Optimization | Checksum: 1d07886b4

Time (s): cpu = 00:03:29 ; elapsed = 00:01:57 . Memory (MB): peak = 3827.832 ; gain = 117.684
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3839.691 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e75d76ee

Time (s): cpu = 00:03:59 ; elapsed = 00:02:18 . Memory (MB): peak = 3839.691 ; gain = 129.543

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e75d76ee

Time (s): cpu = 00:03:59 ; elapsed = 00:02:18 . Memory (MB): peak = 3839.691 ; gain = 129.543
Phase 4.3 Placer Reporting | Checksum: 1e75d76ee

Time (s): cpu = 00:03:59 ; elapsed = 00:02:18 . Memory (MB): peak = 3839.691 ; gain = 129.543

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3839.691 ; gain = 0.000

Time (s): cpu = 00:03:59 ; elapsed = 00:02:18 . Memory (MB): peak = 3839.691 ; gain = 129.543
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bb428405

Time (s): cpu = 00:03:59 ; elapsed = 00:02:18 . Memory (MB): peak = 3839.691 ; gain = 129.543
Ending Placer Task | Checksum: fd1bdb39

Time (s): cpu = 00:03:59 ; elapsed = 00:02:18 . Memory (MB): peak = 3839.691 ; gain = 129.543
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 11 Warnings, 11 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:03 ; elapsed = 00:02:21 . Memory (MB): peak = 3839.691 ; gain = 129.543
INFO: [runtcl-4] Executing : report_io -file base_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.279 . Memory (MB): peak = 3839.691 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file base_utilization_placed.rpt -pb base_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file base_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3839.691 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3839.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/impl_1/base_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3839.691 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 11 Warnings, 11 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.862 . Memory (MB): peak = 3861.648 ; gain = 21.957
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/impl_1/base_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e218453b ConstDB: 0 ShapeSum: 41ea5c4 RouteDB: 16e4f03a
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3869.418 ; gain = 0.000
Post Restoration Checksum: NetGraph: aeb936b2 | NumContArr: 5f5f3a3a | Constraints: f7ae1126 | Timing: 0
Phase 1 Build RT Design | Checksum: 205c68212

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3869.418 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 205c68212

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3869.418 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 205c68212

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3869.418 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2a0328606

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3869.418 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 26e19a419

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3869.418 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.917  | TNS=0.000  | WHS=-0.059 | THS=-9.995 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2422
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1874
  Number of Partially Routed Nets     = 548
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1f6fe2b3b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3869.418 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f6fe2b3b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3869.418 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 18469e74d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3869.418 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 514
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.840  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1767b6396

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3869.418 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1c75a5749

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3869.418 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1c75a5749

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3869.418 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 264698300

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3869.418 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 264698300

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3869.418 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 264698300

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3869.418 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 29cd4c7e8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3869.418 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.840  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 29cd4c7e8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3869.418 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 29cd4c7e8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3869.418 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.148281 %
  Global Horizontal Routing Utilization  = 0.1752 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 29caa541b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3869.418 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 29caa541b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3869.418 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 29caa541b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3869.418 ; gain = 0.000

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 29caa541b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3869.418 ; gain = 0.000

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.840  | TNS=0.000  | WHS=0.033  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 29caa541b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3869.418 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 93e59e23

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3869.418 ; gain = 0.000

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3869.418 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 11 Warnings, 11 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 3869.418 ; gain = 7.770
INFO: [runtcl-4] Executing : report_drc -file base_drc_routed.rpt -pb base_drc_routed.pb -rpx base_drc_routed.rpx
Command: report_drc -file base_drc_routed.rpt -pb base_drc_routed.pb -rpx base_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/impl_1/base_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3880.234 ; gain = 10.816
INFO: [runtcl-4] Executing : report_methodology -file base_methodology_drc_routed.rpt -pb base_methodology_drc_routed.pb -rpx base_methodology_drc_routed.rpx
Command: report_methodology -file base_methodology_drc_routed.rpt -pb base_methodology_drc_routed.pb -rpx base_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/impl_1/base_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file base_power_routed.rpt -pb base_power_summary_routed.pb -rpx base_power_routed.rpx
Command: report_power -file base_power_routed.rpt -pb base_power_summary_routed.pb -rpx base_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
111 Infos, 11 Warnings, 11 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3881.668 ; gain = 1.434
INFO: [runtcl-4] Executing : report_route_status -file base_route_status.rpt -pb base_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file base_timing_summary_routed.rpt -pb base_timing_summary_routed.pb -rpx base_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file base_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file base_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3881.668 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file base_bus_skew_routed.rpt -pb base_bus_skew_routed.pb -rpx base_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.961 . Memory (MB): peak = 3885.680 ; gain = 4.012
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/impl_1/base_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Apr 23 18:22:41 2025...
