--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7a100t,csg324,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpga_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fpga_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: DMCinst/mmcm_adv_inst/CLKIN1
  Logical resource: DMCinst/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: DMCinst/clkin1
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: DMCinst/mmcm_adv_inst/CLKIN1
  Logical resource: DMCinst/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: DMCinst/clkin1
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: DMCinst/mmcm_adv_inst/CLKIN1
  Logical resource: DMCinst/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: DMCinst/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DMCinst_clkout0 = PERIOD TIMEGRP "DMCinst_clkout0" 
TS_fpga_clk /         0.903157895 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1101 paths analyzed, 179 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.603ns.
--------------------------------------------------------------------------------

Paths for end point Inst_PWM/cnt_9 (SLICE_X74Y74.CIN), 105 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_10 (FF)
  Destination:          Inst_PWM/cnt_9 (FF)
  Requirement:          11.072ns
  Data Path Delay:      3.486ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PWMCLKout_OBUF rising at 0.000ns
  Destination Clock:    PWMCLKout_OBUF rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_10 to Inst_PWM/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y74.CQ      Tcko                  0.433   Inst_PWM/cnt<10>
                                                       Inst_PWM/cnt_10
    SLICE_X75Y72.B1      net (fanout=10)       0.716   Inst_PWM/cnt<10>
    SLICE_X75Y72.B       Tilo                  0.105   N4
                                                       Inst_PWM/PWMout_PWR_11_o_MUX_2_o<10>_SW1
    SLICE_X76Y72.C2      net (fanout=6)        0.673   N4
    SLICE_X76Y72.C       Tilo                  0.105   N2
                                                       Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X74Y72.A1      net (fanout=1)        0.670   Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X74Y72.COUT    Topcya                0.528   Inst_PWM/cnt<3>
                                                       Inst_PWM/Mcount_cnt_lut<0>_rt
                                                       Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X74Y73.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X74Y73.COUT    Tbyp                  0.100   Inst_PWM/cnt<7>
                                                       Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X74Y74.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X74Y74.CLK     Tcinck                0.156   Inst_PWM/cnt<10>
                                                       Inst_PWM/Mcount_cnt_xor<10>
                                                       Inst_PWM/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      3.486ns (1.427ns logic, 2.059ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_2 (FF)
  Destination:          Inst_PWM/cnt_9 (FF)
  Requirement:          11.072ns
  Data Path Delay:      3.080ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.112 - 0.139)
  Source Clock:         PWMCLKout_OBUF rising at 0.000ns
  Destination Clock:    PWMCLKout_OBUF rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_2 to Inst_PWM/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y72.CQ      Tcko                  0.433   Inst_PWM/cnt<3>
                                                       Inst_PWM/cnt_2
    SLICE_X76Y72.D3      net (fanout=4)        0.721   Inst_PWM/cnt<2>
    SLICE_X76Y72.D       Tilo                  0.105   N2
                                                       Inst_PWM/PWMout_PWR_11_o_MUX_2_o<10>_SW0
    SLICE_X76Y72.C5      net (fanout=13)       0.262   N2
    SLICE_X76Y72.C       Tilo                  0.105   N2
                                                       Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X74Y72.A1      net (fanout=1)        0.670   Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X74Y72.COUT    Topcya                0.528   Inst_PWM/cnt<3>
                                                       Inst_PWM/Mcount_cnt_lut<0>_rt
                                                       Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X74Y73.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X74Y73.COUT    Tbyp                  0.100   Inst_PWM/cnt<7>
                                                       Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X74Y74.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X74Y74.CLK     Tcinck                0.156   Inst_PWM/cnt<10>
                                                       Inst_PWM/Mcount_cnt_xor<10>
                                                       Inst_PWM/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      3.080ns (1.427ns logic, 1.653ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_1 (FF)
  Destination:          Inst_PWM/cnt_9 (FF)
  Requirement:          11.072ns
  Data Path Delay:      3.069ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.112 - 0.139)
  Source Clock:         PWMCLKout_OBUF rising at 0.000ns
  Destination Clock:    PWMCLKout_OBUF rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_1 to Inst_PWM/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y72.BQ      Tcko                  0.433   Inst_PWM/cnt<3>
                                                       Inst_PWM/cnt_1
    SLICE_X76Y72.D1      net (fanout=4)        0.710   Inst_PWM/cnt<1>
    SLICE_X76Y72.D       Tilo                  0.105   N2
                                                       Inst_PWM/PWMout_PWR_11_o_MUX_2_o<10>_SW0
    SLICE_X76Y72.C5      net (fanout=13)       0.262   N2
    SLICE_X76Y72.C       Tilo                  0.105   N2
                                                       Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X74Y72.A1      net (fanout=1)        0.670   Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X74Y72.COUT    Topcya                0.528   Inst_PWM/cnt<3>
                                                       Inst_PWM/Mcount_cnt_lut<0>_rt
                                                       Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X74Y73.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X74Y73.COUT    Tbyp                  0.100   Inst_PWM/cnt<7>
                                                       Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X74Y74.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X74Y74.CLK     Tcinck                0.156   Inst_PWM/cnt<10>
                                                       Inst_PWM/Mcount_cnt_xor<10>
                                                       Inst_PWM/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      3.069ns (1.427ns logic, 1.642ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_PWM/cnt_10 (SLICE_X74Y74.CIN), 105 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_10 (FF)
  Destination:          Inst_PWM/cnt_10 (FF)
  Requirement:          11.072ns
  Data Path Delay:      3.428ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PWMCLKout_OBUF rising at 0.000ns
  Destination Clock:    PWMCLKout_OBUF rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_10 to Inst_PWM/cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y74.CQ      Tcko                  0.433   Inst_PWM/cnt<10>
                                                       Inst_PWM/cnt_10
    SLICE_X75Y72.B1      net (fanout=10)       0.716   Inst_PWM/cnt<10>
    SLICE_X75Y72.B       Tilo                  0.105   N4
                                                       Inst_PWM/PWMout_PWR_11_o_MUX_2_o<10>_SW1
    SLICE_X76Y72.C2      net (fanout=6)        0.673   N4
    SLICE_X76Y72.C       Tilo                  0.105   N2
                                                       Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X74Y72.A1      net (fanout=1)        0.670   Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X74Y72.COUT    Topcya                0.528   Inst_PWM/cnt<3>
                                                       Inst_PWM/Mcount_cnt_lut<0>_rt
                                                       Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X74Y73.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X74Y73.COUT    Tbyp                  0.100   Inst_PWM/cnt<7>
                                                       Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X74Y74.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X74Y74.CLK     Tcinck                0.098   Inst_PWM/cnt<10>
                                                       Inst_PWM/Mcount_cnt_xor<10>
                                                       Inst_PWM/cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      3.428ns (1.369ns logic, 2.059ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_2 (FF)
  Destination:          Inst_PWM/cnt_10 (FF)
  Requirement:          11.072ns
  Data Path Delay:      3.022ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.112 - 0.139)
  Source Clock:         PWMCLKout_OBUF rising at 0.000ns
  Destination Clock:    PWMCLKout_OBUF rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_2 to Inst_PWM/cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y72.CQ      Tcko                  0.433   Inst_PWM/cnt<3>
                                                       Inst_PWM/cnt_2
    SLICE_X76Y72.D3      net (fanout=4)        0.721   Inst_PWM/cnt<2>
    SLICE_X76Y72.D       Tilo                  0.105   N2
                                                       Inst_PWM/PWMout_PWR_11_o_MUX_2_o<10>_SW0
    SLICE_X76Y72.C5      net (fanout=13)       0.262   N2
    SLICE_X76Y72.C       Tilo                  0.105   N2
                                                       Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X74Y72.A1      net (fanout=1)        0.670   Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X74Y72.COUT    Topcya                0.528   Inst_PWM/cnt<3>
                                                       Inst_PWM/Mcount_cnt_lut<0>_rt
                                                       Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X74Y73.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X74Y73.COUT    Tbyp                  0.100   Inst_PWM/cnt<7>
                                                       Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X74Y74.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X74Y74.CLK     Tcinck                0.098   Inst_PWM/cnt<10>
                                                       Inst_PWM/Mcount_cnt_xor<10>
                                                       Inst_PWM/cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      3.022ns (1.369ns logic, 1.653ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_1 (FF)
  Destination:          Inst_PWM/cnt_10 (FF)
  Requirement:          11.072ns
  Data Path Delay:      3.011ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.112 - 0.139)
  Source Clock:         PWMCLKout_OBUF rising at 0.000ns
  Destination Clock:    PWMCLKout_OBUF rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_1 to Inst_PWM/cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y72.BQ      Tcko                  0.433   Inst_PWM/cnt<3>
                                                       Inst_PWM/cnt_1
    SLICE_X76Y72.D1      net (fanout=4)        0.710   Inst_PWM/cnt<1>
    SLICE_X76Y72.D       Tilo                  0.105   N2
                                                       Inst_PWM/PWMout_PWR_11_o_MUX_2_o<10>_SW0
    SLICE_X76Y72.C5      net (fanout=13)       0.262   N2
    SLICE_X76Y72.C       Tilo                  0.105   N2
                                                       Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X74Y72.A1      net (fanout=1)        0.670   Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X74Y72.COUT    Topcya                0.528   Inst_PWM/cnt<3>
                                                       Inst_PWM/Mcount_cnt_lut<0>_rt
                                                       Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X74Y73.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X74Y73.COUT    Tbyp                  0.100   Inst_PWM/cnt<7>
                                                       Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X74Y74.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X74Y74.CLK     Tcinck                0.098   Inst_PWM/cnt<10>
                                                       Inst_PWM/Mcount_cnt_xor<10>
                                                       Inst_PWM/cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      3.011ns (1.369ns logic, 1.642ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_PWM/cnt_7 (SLICE_X74Y73.CIN), 59 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_10 (FF)
  Destination:          Inst_PWM/cnt_7 (FF)
  Requirement:          11.072ns
  Data Path Delay:      3.390ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.113 - 0.136)
  Source Clock:         PWMCLKout_OBUF rising at 0.000ns
  Destination Clock:    PWMCLKout_OBUF rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_10 to Inst_PWM/cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y74.CQ      Tcko                  0.433   Inst_PWM/cnt<10>
                                                       Inst_PWM/cnt_10
    SLICE_X75Y72.B1      net (fanout=10)       0.716   Inst_PWM/cnt<10>
    SLICE_X75Y72.B       Tilo                  0.105   N4
                                                       Inst_PWM/PWMout_PWR_11_o_MUX_2_o<10>_SW1
    SLICE_X76Y72.C2      net (fanout=6)        0.673   N4
    SLICE_X76Y72.C       Tilo                  0.105   N2
                                                       Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X74Y72.A1      net (fanout=1)        0.670   Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X74Y72.COUT    Topcya                0.528   Inst_PWM/cnt<3>
                                                       Inst_PWM/Mcount_cnt_lut<0>_rt
                                                       Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X74Y73.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X74Y73.CLK     Tcinck                0.160   Inst_PWM/cnt<7>
                                                       Inst_PWM/Mcount_cnt_cy<7>
                                                       Inst_PWM/cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      3.390ns (1.331ns logic, 2.059ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_2 (FF)
  Destination:          Inst_PWM/cnt_7 (FF)
  Requirement:          11.072ns
  Data Path Delay:      2.984ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.113 - 0.139)
  Source Clock:         PWMCLKout_OBUF rising at 0.000ns
  Destination Clock:    PWMCLKout_OBUF rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_2 to Inst_PWM/cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y72.CQ      Tcko                  0.433   Inst_PWM/cnt<3>
                                                       Inst_PWM/cnt_2
    SLICE_X76Y72.D3      net (fanout=4)        0.721   Inst_PWM/cnt<2>
    SLICE_X76Y72.D       Tilo                  0.105   N2
                                                       Inst_PWM/PWMout_PWR_11_o_MUX_2_o<10>_SW0
    SLICE_X76Y72.C5      net (fanout=13)       0.262   N2
    SLICE_X76Y72.C       Tilo                  0.105   N2
                                                       Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X74Y72.A1      net (fanout=1)        0.670   Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X74Y72.COUT    Topcya                0.528   Inst_PWM/cnt<3>
                                                       Inst_PWM/Mcount_cnt_lut<0>_rt
                                                       Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X74Y73.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X74Y73.CLK     Tcinck                0.160   Inst_PWM/cnt<7>
                                                       Inst_PWM/Mcount_cnt_cy<7>
                                                       Inst_PWM/cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      2.984ns (1.331ns logic, 1.653ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_1 (FF)
  Destination:          Inst_PWM/cnt_7 (FF)
  Requirement:          11.072ns
  Data Path Delay:      2.973ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.113 - 0.139)
  Source Clock:         PWMCLKout_OBUF rising at 0.000ns
  Destination Clock:    PWMCLKout_OBUF rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_1 to Inst_PWM/cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y72.BQ      Tcko                  0.433   Inst_PWM/cnt<3>
                                                       Inst_PWM/cnt_1
    SLICE_X76Y72.D1      net (fanout=4)        0.710   Inst_PWM/cnt<1>
    SLICE_X76Y72.D       Tilo                  0.105   N2
                                                       Inst_PWM/PWMout_PWR_11_o_MUX_2_o<10>_SW0
    SLICE_X76Y72.C5      net (fanout=13)       0.262   N2
    SLICE_X76Y72.C       Tilo                  0.105   N2
                                                       Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X74Y72.A1      net (fanout=1)        0.670   Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X74Y72.COUT    Topcya                0.528   Inst_PWM/cnt<3>
                                                       Inst_PWM/Mcount_cnt_lut<0>_rt
                                                       Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X74Y73.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X74Y73.CLK     Tcinck                0.160   Inst_PWM/cnt<7>
                                                       Inst_PWM/Mcount_cnt_cy<7>
                                                       Inst_PWM/cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      2.973ns (1.331ns logic, 1.642ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DMCinst_clkout0 = PERIOD TIMEGRP "DMCinst_clkout0" TS_fpga_clk /
        0.903157895 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_PWM/samplevalue_0 (SLICE_X81Y72.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_PWM/samplevalue_0 (FF)
  Destination:          Inst_PWM/samplevalue_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.262ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PWMCLKout_OBUF rising at 11.072ns
  Destination Clock:    PWMCLKout_OBUF rising at 11.072ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_PWM/samplevalue_0 to Inst_PWM/samplevalue_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y72.AQ      Tcko                  0.141   Inst_PWM/samplevalue<5>
                                                       Inst_PWM/samplevalue_0
    SLICE_X81Y72.A3      net (fanout=3)        0.167   Inst_PWM/samplevalue<0>
    SLICE_X81Y72.CLK     Tah         (-Th)     0.046   Inst_PWM/samplevalue<5>
                                                       Inst_PWM/samplevalue_0_dpot
                                                       Inst_PWM/samplevalue_0
    -------------------------------------------------  ---------------------------
    Total                                      0.262ns (0.095ns logic, 0.167ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_PWM/outclk (SLICE_X74Y77.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_PWM/outclk (FF)
  Destination:          Inst_PWM/outclk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.263ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PWMCLKout_OBUF rising at 11.072ns
  Destination Clock:    PWMCLKout_OBUF rising at 11.072ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_PWM/outclk to Inst_PWM/outclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y77.AQ      Tcko                  0.164   Inst_PWM/outclk
                                                       Inst_PWM/outclk
    SLICE_X74Y77.A3      net (fanout=2)        0.174   Inst_PWM/outclk
    SLICE_X74Y77.CLK     Tah         (-Th)     0.075   Inst_PWM/outclk
                                                       Inst_PWM/outclk_glue_set
                                                       Inst_PWM/outclk
    -------------------------------------------------  ---------------------------
    Total                                      0.263ns (0.089ns logic, 0.174ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_PWM/cnt_9 (SLICE_X74Y74.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.298ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_PWM/cnt_6 (FF)
  Destination:          Inst_PWM/cnt_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.310ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.071 - 0.059)
  Source Clock:         PWMCLKout_OBUF rising at 11.072ns
  Destination Clock:    PWMCLKout_OBUF rising at 11.072ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_PWM/cnt_6 to Inst_PWM/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y73.CQ      Tcko                  0.164   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt_6
    SLICE_X74Y74.B6      net (fanout=10)       0.169   Inst_PWM/cnt<6>
    SLICE_X74Y74.CLK     Tah         (-Th)     0.023   Inst_PWM/cnt<10>
                                                       Inst_PWM/Mcount_cnt_lut<9>
                                                       Inst_PWM/Mcount_cnt_xor<10>
                                                       Inst_PWM/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      0.310ns (0.141ns logic, 0.169ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DMCinst_clkout0 = PERIOD TIMEGRP "DMCinst_clkout0" TS_fpga_clk /
        0.903157895 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.480ns (period - min period limit)
  Period: 11.072ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: DMCinst/clkout1_buf/I0
  Logical resource: DMCinst/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: DMCinst/clkout0
--------------------------------------------------------------------------------
Slack: 10.072ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.072ns
  Low pulse: 5.536ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Inst_PWM/cnt<3>/CLK
  Logical resource: Inst_PWM/cnt_0/CK
  Location pin: SLICE_X74Y72.CLK
  Clock network: PWMCLKout_OBUF
--------------------------------------------------------------------------------
Slack: 10.072ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.072ns
  High pulse: 5.536ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Inst_PWM/cnt<3>/CLK
  Logical resource: Inst_PWM/cnt_0/CK
  Location pin: SLICE_X74Y72.CLK
  Clock network: PWMCLKout_OBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_fpga_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fpga_clk                    |     10.000ns|      4.000ns|      3.254ns|            0|            0|            0|         1101|
| TS_DMCinst_clkout0            |     11.072ns|      3.603ns|          N/A|            0|            0|         1101|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.603|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1101 paths, 0 nets, and 162 connections

Design statistics:
   Minimum period:   4.000ns{1}   (Maximum frequency: 250.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Feb 15 13:50:44 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 386 MB



