// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "09/12/2019 21:24:37"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module display (
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX6,
	HEX7,
	HEX4,
	HEX5,
	KEY,
	LEDR,
	LEDG);
input 	[17:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	[0:0] KEY;
output 	[17:0] LEDR;
output 	[17:0] LEDG;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[6]	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[0]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[1]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[2]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[4]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[5]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[6]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[0]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[1]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[2]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[3]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[4]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[5]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[6]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[0]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[1]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[2]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[3]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[4]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[5]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[6]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[0]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[1]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[2]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[3]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[4]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[5]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[6]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[0]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[10]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[11]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[12]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[13]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[14]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[15]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[16]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[17]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[0]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[1]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[2]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[3]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[8]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[9]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[10]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[11]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[13]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[14]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[15]	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[16]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[17]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SW[11]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("parte3_v_fast.sdo");
// synopsys translate_on

wire \h4|WideOr6~0_combout ;
wire \h4|WideOr5~0_combout ;
wire \h4|WideOr4~0_combout ;
wire \h4|WideOr3~0_combout ;
wire \h4|WideOr2~0_combout ;
wire \h4|WideOr1~0_combout ;
wire \h4|WideOr0~0_combout ;
wire \KEY[0]~clkctrl_outclk ;
wire \cache2vias|muxIn1|DataOut[6]~8_combout ;
wire \cache2vias|muxIn1|DataOut[7]~9_combout ;
wire \cache2vias|muxIn1|DataOut[8]~0_combout ;
wire \cache2vias|muxIn1|DataOut[9]~1_combout ;
wire \cache2vias|muxIn2|DataOut[1]~1_combout ;
wire \cache2vias|muxIn2|DataOut[9]~10_combout ;
wire \cache2vias|muxIn2|DataOut[10]~11_combout ;
wire \cache2vias|muxIn2|DataOut[11]~8_combout ;
wire \cache2vias|muxIn2|DataOut[8]~9_combout ;
wire \cache2vias|muxIn2|DataOut[7]~7_combout ;
wire \cache2vias|muxIn2|DataOut[6]~6_combout ;
wire \cache2vias|muxIn2|DataOut[5]~5_combout ;
wire \cache2vias|muxIn2|DataOut[4]~4_combout ;
wire \cache2vias|muxIn2|DataOut[3]~3_combout ;
wire \cache2vias|muxIn2|DataOut[2]~2_combout ;
wire \cache2vias|muxIn2|DataOut[0]~0_combout ;
wire \cache2vias|muxIn1|DataOut[11]~10_combout ;
wire \cache2vias|muxIn1|DataOut[10]~11_combout ;
wire \cache2vias|muxIn1|DataOut[5]~7_combout ;
wire \cache2vias|muxIn1|DataOut[4]~6_combout ;
wire \cache2vias|muxIn1|DataOut[3]~5_combout ;
wire \cache2vias|comb~1_combout ;
wire \cache2vias|Equal0~0_combout ;
wire \cache2vias|comb~0_combout ;
wire \cache2vias|comb~2_combout ;
wire \cache2vias|muxIn1|DataOut[2]~4_combout ;
wire \cache2vias|muxIn1|DataOut[1]~3_combout ;
wire \cache2vias|muxIn1|DataOut[0]~2_combout ;
wire \h2|WideOr6~0_combout ;
wire \h2|WideOr6~1_combout ;
wire \h2|WideOr6~2_combout ;
wire \h2|WideOr5~0_combout ;
wire \h2|WideOr5~1_combout ;
wire \h2|WideOr5~2_combout ;
wire \h2|WideOr4~0_combout ;
wire \h2|WideOr4~1_combout ;
wire \h2|WideOr4~2_combout ;
wire \h2|WideOr3~0_combout ;
wire \h2|WideOr3~1_combout ;
wire \h2|WideOr3~2_combout ;
wire \h2|WideOr2~0_combout ;
wire \h2|WideOr2~1_combout ;
wire \h2|WideOr2~2_combout ;
wire \h2|WideOr1~1_combout ;
wire \h2|WideOr1~0_combout ;
wire \h2|WideOr1~2_combout ;
wire \h2|WideOr0~0_combout ;
wire \h2|WideOr0~1_combout ;
wire \h2|WideOr0~2_combout ;
wire \h3|WideOr6~1_combout ;
wire \h3|WideOr6~0_combout ;
wire \h3|WideOr6~2_combout ;
wire \h3|WideOr5~0_combout ;
wire \h3|WideOr5~1_combout ;
wire \h3|WideOr5~2_combout ;
wire \h3|WideOr4~0_combout ;
wire \h3|WideOr4~1_combout ;
wire \h3|WideOr4~2_combout ;
wire \cache2vias|muxOut|DataOut[5]~1_combout ;
wire \cache2vias|muxOut|DataOut[6]~2_combout ;
wire \cache2vias|muxOut|DataOut[7]~3_combout ;
wire \cache2vias|muxOut|DataOut[4]~0_combout ;
wire \h3|WideOr3~0_combout ;
wire \h3|WideOr2~0_combout ;
wire \h3|WideOr1~0_combout ;
wire \h3|WideOr0~0_combout ;
wire [11:0] \cache2vias|v1|altsyncram_component|auto_generated|q_b ;
wire [17:0] \SW~combout ;
wire [0:0] \KEY~combout ;
wire [11:0] \cache2vias|v2|altsyncram_component|auto_generated|q_b ;

wire [23:0] \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \cache2vias|v1|altsyncram_component|auto_generated|q_b [0] = \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cache2vias|v1|altsyncram_component|auto_generated|q_b [1] = \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cache2vias|v1|altsyncram_component|auto_generated|q_b [2] = \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cache2vias|v1|altsyncram_component|auto_generated|q_b [3] = \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cache2vias|v1|altsyncram_component|auto_generated|q_b [4] = \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cache2vias|v1|altsyncram_component|auto_generated|q_b [5] = \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cache2vias|v1|altsyncram_component|auto_generated|q_b [6] = \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cache2vias|v1|altsyncram_component|auto_generated|q_b [7] = \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cache2vias|v1|altsyncram_component|auto_generated|q_b [8] = \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \cache2vias|v1|altsyncram_component|auto_generated|q_b [9] = \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \cache2vias|v1|altsyncram_component|auto_generated|q_b [10] = \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \cache2vias|v1|altsyncram_component|auto_generated|q_b [11] = \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \cache2vias|v2|altsyncram_component|auto_generated|q_b [0] = \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \cache2vias|v2|altsyncram_component|auto_generated|q_b [1] = \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \cache2vias|v2|altsyncram_component|auto_generated|q_b [2] = \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \cache2vias|v2|altsyncram_component|auto_generated|q_b [3] = \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \cache2vias|v2|altsyncram_component|auto_generated|q_b [4] = \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \cache2vias|v2|altsyncram_component|auto_generated|q_b [5] = \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \cache2vias|v2|altsyncram_component|auto_generated|q_b [6] = \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \cache2vias|v2|altsyncram_component|auto_generated|q_b [7] = \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \cache2vias|v2|altsyncram_component|auto_generated|q_b [8] = \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \cache2vias|v2|altsyncram_component|auto_generated|q_b [9] = \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \cache2vias|v2|altsyncram_component|auto_generated|q_b [10] = \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \cache2vias|v2|altsyncram_component|auto_generated|q_b [11] = \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N20
cycloneii_lcell_comb \h4|WideOr6~0 (
// Equation(s):
// \h4|WideOr6~0_combout  = (\SW~combout [13] & (!\SW~combout [12] & (\SW~combout [11] $ (!\SW~combout [14])))) # (!\SW~combout [13] & (\SW~combout [11] & (\SW~combout [14] $ (!\SW~combout [12]))))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [13]),
	.datac(\SW~combout [14]),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\h4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h4|WideOr6~0 .lut_mask = 16'h2086;
defparam \h4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N22
cycloneii_lcell_comb \h4|WideOr5~0 (
// Equation(s):
// \h4|WideOr5~0_combout  = (\SW~combout [14] & ((\SW~combout [11] & ((\SW~combout [12]))) # (!\SW~combout [11] & (\SW~combout [13])))) # (!\SW~combout [14] & (\SW~combout [13] & (\SW~combout [11] $ (\SW~combout [12]))))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [13]),
	.datac(\SW~combout [14]),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\h4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h4|WideOr5~0 .lut_mask = 16'hE448;
defparam \h4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N28
cycloneii_lcell_comb \h4|WideOr4~0 (
// Equation(s):
// \h4|WideOr4~0_combout  = (\SW~combout [13] & (\SW~combout [14] & ((\SW~combout [12]) # (!\SW~combout [11])))) # (!\SW~combout [13] & (!\SW~combout [11] & (!\SW~combout [14] & \SW~combout [12])))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [13]),
	.datac(\SW~combout [14]),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\h4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h4|WideOr4~0 .lut_mask = 16'hC140;
defparam \h4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N30
cycloneii_lcell_comb \h4|WideOr3~0 (
// Equation(s):
// \h4|WideOr3~0_combout  = (\SW~combout [12] & ((\SW~combout [11] & (\SW~combout [13])) # (!\SW~combout [11] & (!\SW~combout [13] & \SW~combout [14])))) # (!\SW~combout [12] & (!\SW~combout [14] & (\SW~combout [11] $ (\SW~combout [13]))))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [13]),
	.datac(\SW~combout [14]),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\h4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h4|WideOr3~0 .lut_mask = 16'h9806;
defparam \h4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N16
cycloneii_lcell_comb \h4|WideOr2~0 (
// Equation(s):
// \h4|WideOr2~0_combout  = (\SW~combout [12] & (\SW~combout [11] & ((!\SW~combout [14])))) # (!\SW~combout [12] & ((\SW~combout [13] & ((!\SW~combout [14]))) # (!\SW~combout [13] & (\SW~combout [11]))))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [13]),
	.datac(\SW~combout [14]),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\h4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \h4|WideOr2~0 .lut_mask = 16'h0A2E;
defparam \h4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N14
cycloneii_lcell_comb \h4|WideOr1~0 (
// Equation(s):
// \h4|WideOr1~0_combout  = (\SW~combout [11] & (\SW~combout [14] $ (((\SW~combout [12]) # (!\SW~combout [13]))))) # (!\SW~combout [11] & (!\SW~combout [13] & (!\SW~combout [14] & \SW~combout [12])))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [13]),
	.datac(\SW~combout [14]),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\h4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \h4|WideOr1~0 .lut_mask = 16'h0B82;
defparam \h4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N12
cycloneii_lcell_comb \h4|WideOr0~0 (
// Equation(s):
// \h4|WideOr0~0_combout  = (\SW~combout [11] & ((\SW~combout [14]) # (\SW~combout [13] $ (\SW~combout [12])))) # (!\SW~combout [11] & ((\SW~combout [12]) # (\SW~combout [13] $ (\SW~combout [14]))))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [13]),
	.datac(\SW~combout [14]),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\h4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \h4|WideOr0~0 .lut_mask = 16'hF7BC;
defparam \h4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \KEY[0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\KEY~combout [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\KEY[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \KEY[0]~clkctrl .clock_type = "global clock";
defparam \KEY[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cycloneii_lcell_comb \cache2vias|muxIn1|DataOut[6]~8 (
// Equation(s):
// \cache2vias|muxIn1|DataOut[6]~8_combout  = (\cache2vias|v1|altsyncram_component|auto_generated|q_b [6] & ((!\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]) # (!\cache2vias|comb~2_combout )))

	.dataa(\cache2vias|v1|altsyncram_component|auto_generated|q_b [6]),
	.datab(vcc),
	.datac(\cache2vias|comb~2_combout ),
	.datad(\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\cache2vias|muxIn1|DataOut[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|muxIn1|DataOut[6]~8 .lut_mask = 16'h0AAA;
defparam \cache2vias|muxIn1|DataOut[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cycloneii_lcell_comb \cache2vias|muxIn1|DataOut[7]~9 (
// Equation(s):
// \cache2vias|muxIn1|DataOut[7]~9_combout  = (\cache2vias|v1|altsyncram_component|auto_generated|q_b [7] & ((!\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]) # (!\cache2vias|comb~2_combout )))

	.dataa(\cache2vias|v1|altsyncram_component|auto_generated|q_b [7]),
	.datab(vcc),
	.datac(\cache2vias|comb~2_combout ),
	.datad(\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\cache2vias|muxIn1|DataOut[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|muxIn1|DataOut[7]~9 .lut_mask = 16'h0AAA;
defparam \cache2vias|muxIn1|DataOut[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N22
cycloneii_lcell_comb \cache2vias|muxIn1|DataOut[8]~0 (
// Equation(s):
// \cache2vias|muxIn1|DataOut[8]~0_combout  = (\cache2vias|v1|altsyncram_component|auto_generated|q_b [10] & ((\cache2vias|comb~2_combout  & ((\SW~combout [14]))) # (!\cache2vias|comb~2_combout  & (\cache2vias|v1|altsyncram_component|auto_generated|q_b 
// [8])))) # (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [10] & (\cache2vias|v1|altsyncram_component|auto_generated|q_b [8]))

	.dataa(\cache2vias|v1|altsyncram_component|auto_generated|q_b [8]),
	.datab(\SW~combout [14]),
	.datac(\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]),
	.datad(\cache2vias|comb~2_combout ),
	.cin(gnd),
	.combout(\cache2vias|muxIn1|DataOut[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|muxIn1|DataOut[8]~0 .lut_mask = 16'hCAAA;
defparam \cache2vias|muxIn1|DataOut[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
cycloneii_lcell_comb \cache2vias|muxIn1|DataOut[9]~1 (
// Equation(s):
// \cache2vias|muxIn1|DataOut[9]~1_combout  = (\cache2vias|v1|altsyncram_component|auto_generated|q_b [10] & ((\cache2vias|comb~2_combout  & ((\SW~combout [15]))) # (!\cache2vias|comb~2_combout  & (\cache2vias|v1|altsyncram_component|auto_generated|q_b 
// [9])))) # (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [10] & (\cache2vias|v1|altsyncram_component|auto_generated|q_b [9]))

	.dataa(\cache2vias|v1|altsyncram_component|auto_generated|q_b [9]),
	.datab(\SW~combout [15]),
	.datac(\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]),
	.datad(\cache2vias|comb~2_combout ),
	.cin(gnd),
	.combout(\cache2vias|muxIn1|DataOut[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|muxIn1|DataOut[9]~1 .lut_mask = 16'hCAAA;
defparam \cache2vias|muxIn1|DataOut[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N2
cycloneii_lcell_comb \cache2vias|muxIn2|DataOut[1]~1 (
// Equation(s):
// \cache2vias|muxIn2|DataOut[1]~1_combout  = (\cache2vias|v2|altsyncram_component|auto_generated|q_b [1] & ((\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]) # (!\cache2vias|comb~2_combout )))

	.dataa(vcc),
	.datab(\cache2vias|v2|altsyncram_component|auto_generated|q_b [1]),
	.datac(\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]),
	.datad(\cache2vias|comb~2_combout ),
	.cin(gnd),
	.combout(\cache2vias|muxIn2|DataOut[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|muxIn2|DataOut[1]~1 .lut_mask = 16'hC0CC;
defparam \cache2vias|muxIn2|DataOut[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N30
cycloneii_lcell_comb \cache2vias|muxIn2|DataOut[9]~10 (
// Equation(s):
// \cache2vias|muxIn2|DataOut[9]~10_combout  = (\cache2vias|v1|altsyncram_component|auto_generated|q_b [10] & (((\cache2vias|v2|altsyncram_component|auto_generated|q_b [9])))) # (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [10] & 
// ((\cache2vias|comb~2_combout  & (\SW~combout [15])) # (!\cache2vias|comb~2_combout  & ((\cache2vias|v2|altsyncram_component|auto_generated|q_b [9])))))

	.dataa(\SW~combout [15]),
	.datab(\cache2vias|v2|altsyncram_component|auto_generated|q_b [9]),
	.datac(\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]),
	.datad(\cache2vias|comb~2_combout ),
	.cin(gnd),
	.combout(\cache2vias|muxIn2|DataOut[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|muxIn2|DataOut[9]~10 .lut_mask = 16'hCACC;
defparam \cache2vias|muxIn2|DataOut[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
cycloneii_lcell_comb \cache2vias|muxIn2|DataOut[10]~11 (
// Equation(s):
// \cache2vias|muxIn2|DataOut[10]~11_combout  = (!\cache2vias|v2|altsyncram_component|auto_generated|q_b [10] & ((\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]) # (!\cache2vias|comb~2_combout )))

	.dataa(vcc),
	.datab(\cache2vias|v2|altsyncram_component|auto_generated|q_b [10]),
	.datac(\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]),
	.datad(\cache2vias|comb~2_combout ),
	.cin(gnd),
	.combout(\cache2vias|muxIn2|DataOut[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|muxIn2|DataOut[10]~11 .lut_mask = 16'h3033;
defparam \cache2vias|muxIn2|DataOut[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N18
cycloneii_lcell_comb \cache2vias|muxIn2|DataOut[11]~8 (
// Equation(s):
// \cache2vias|muxIn2|DataOut[11]~8_combout  = (\cache2vias|v2|altsyncram_component|auto_generated|q_b [11]) # ((!\cache2vias|v1|altsyncram_component|auto_generated|q_b [10] & \cache2vias|comb~2_combout ))

	.dataa(\cache2vias|v2|altsyncram_component|auto_generated|q_b [11]),
	.datab(vcc),
	.datac(\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]),
	.datad(\cache2vias|comb~2_combout ),
	.cin(gnd),
	.combout(\cache2vias|muxIn2|DataOut[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|muxIn2|DataOut[11]~8 .lut_mask = 16'hAFAA;
defparam \cache2vias|muxIn2|DataOut[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y10
cycloneii_ram_block \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\cache2vias|comb~2_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cache2vias|muxIn2|DataOut[11]~8_combout ,\cache2vias|muxIn2|DataOut[10]~11_combout ,\cache2vias|muxIn2|DataOut[9]~10_combout ,\cache2vias|muxIn2|DataOut[8]~9_combout ,\cache2vias|muxIn2|DataOut[7]~7_combout ,\cache2vias|muxIn2|DataOut[6]~6_combout ,
\cache2vias|muxIn2|DataOut[5]~5_combout ,\cache2vias|muxIn2|DataOut[4]~4_combout ,\cache2vias|muxIn2|DataOut[3]~3_combout ,\cache2vias|muxIn2|DataOut[2]~2_combout ,\cache2vias|muxIn2|DataOut[1]~1_combout ,\cache2vias|muxIn2|DataOut[0]~0_combout ,
\cache2vias|muxIn1|DataOut[11]~10_combout ,\cache2vias|muxIn1|DataOut[10]~11_combout ,\cache2vias|muxIn1|DataOut[9]~1_combout ,\cache2vias|muxIn1|DataOut[8]~0_combout ,\cache2vias|muxIn1|DataOut[7]~9_combout ,\cache2vias|muxIn1|DataOut[6]~8_combout ,
\cache2vias|muxIn1|DataOut[5]~7_combout ,\cache2vias|muxIn1|DataOut[4]~6_combout ,\cache2vias|muxIn1|DataOut[3]~5_combout ,\cache2vias|muxIn1|DataOut[2]~4_combout ,\cache2vias|muxIn1|DataOut[1]~3_combout ,\cache2vias|muxIn1|DataOut[0]~2_combout }),
	.portaaddr({\SW~combout [13],\SW~combout [12],\SW~combout [11]}),
	.portabyteenamasks(1'b1),
	.portbdatain(24'b000000000000000000000000),
	.portbaddr({\SW~combout [13],\SW~combout [12],\SW~combout [11]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "mif2.mif";
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "cache:cache2vias|ramlpm:v1|altsyncram:altsyncram_component|altsyncram_3is1:auto_generated|ALTSYNCRAM";
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 24;
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 24;
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8;
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 12;
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \cache2vias|v1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 192'h008008007007006006005005004004003003002002001001;
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
cycloneii_lcell_comb \cache2vias|muxIn2|DataOut[8]~9 (
// Equation(s):
// \cache2vias|muxIn2|DataOut[8]~9_combout  = (\cache2vias|comb~2_combout  & ((\cache2vias|v1|altsyncram_component|auto_generated|q_b [10] & ((\cache2vias|v2|altsyncram_component|auto_generated|q_b [8]))) # 
// (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [10] & (\SW~combout [14])))) # (!\cache2vias|comb~2_combout  & (((\cache2vias|v2|altsyncram_component|auto_generated|q_b [8]))))

	.dataa(\SW~combout [14]),
	.datab(\cache2vias|v2|altsyncram_component|auto_generated|q_b [8]),
	.datac(\cache2vias|comb~2_combout ),
	.datad(\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\cache2vias|muxIn2|DataOut[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|muxIn2|DataOut[8]~9 .lut_mask = 16'hCCAC;
defparam \cache2vias|muxIn2|DataOut[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cycloneii_lcell_comb \cache2vias|muxIn2|DataOut[7]~7 (
// Equation(s):
// \cache2vias|muxIn2|DataOut[7]~7_combout  = (\cache2vias|v2|altsyncram_component|auto_generated|q_b [7] & ((\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]) # (!\cache2vias|comb~2_combout )))

	.dataa(\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]),
	.datab(\cache2vias|v2|altsyncram_component|auto_generated|q_b [7]),
	.datac(\cache2vias|comb~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cache2vias|muxIn2|DataOut[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|muxIn2|DataOut[7]~7 .lut_mask = 16'h8C8C;
defparam \cache2vias|muxIn2|DataOut[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneii_lcell_comb \cache2vias|muxIn2|DataOut[6]~6 (
// Equation(s):
// \cache2vias|muxIn2|DataOut[6]~6_combout  = (\cache2vias|v2|altsyncram_component|auto_generated|q_b [6] & ((\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]) # (!\cache2vias|comb~2_combout )))

	.dataa(vcc),
	.datab(\cache2vias|v2|altsyncram_component|auto_generated|q_b [6]),
	.datac(\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]),
	.datad(\cache2vias|comb~2_combout ),
	.cin(gnd),
	.combout(\cache2vias|muxIn2|DataOut[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|muxIn2|DataOut[6]~6 .lut_mask = 16'hC0CC;
defparam \cache2vias|muxIn2|DataOut[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneii_lcell_comb \cache2vias|muxIn2|DataOut[5]~5 (
// Equation(s):
// \cache2vias|muxIn2|DataOut[5]~5_combout  = (\cache2vias|v2|altsyncram_component|auto_generated|q_b [5] & ((\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]) # (!\cache2vias|comb~2_combout )))

	.dataa(\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]),
	.datab(vcc),
	.datac(\cache2vias|comb~2_combout ),
	.datad(\cache2vias|v2|altsyncram_component|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\cache2vias|muxIn2|DataOut[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|muxIn2|DataOut[5]~5 .lut_mask = 16'hAF00;
defparam \cache2vias|muxIn2|DataOut[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cycloneii_lcell_comb \cache2vias|muxIn2|DataOut[4]~4 (
// Equation(s):
// \cache2vias|muxIn2|DataOut[4]~4_combout  = (\cache2vias|v2|altsyncram_component|auto_generated|q_b [4] & ((\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]) # (!\cache2vias|comb~2_combout )))

	.dataa(\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]),
	.datab(vcc),
	.datac(\cache2vias|comb~2_combout ),
	.datad(\cache2vias|v2|altsyncram_component|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\cache2vias|muxIn2|DataOut[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|muxIn2|DataOut[4]~4 .lut_mask = 16'hAF00;
defparam \cache2vias|muxIn2|DataOut[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N26
cycloneii_lcell_comb \cache2vias|muxIn2|DataOut[3]~3 (
// Equation(s):
// \cache2vias|muxIn2|DataOut[3]~3_combout  = (\cache2vias|v2|altsyncram_component|auto_generated|q_b [3] & ((\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]) # (!\cache2vias|comb~2_combout )))

	.dataa(vcc),
	.datab(\cache2vias|v2|altsyncram_component|auto_generated|q_b [3]),
	.datac(\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]),
	.datad(\cache2vias|comb~2_combout ),
	.cin(gnd),
	.combout(\cache2vias|muxIn2|DataOut[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|muxIn2|DataOut[3]~3 .lut_mask = 16'hC0CC;
defparam \cache2vias|muxIn2|DataOut[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N24
cycloneii_lcell_comb \cache2vias|muxIn2|DataOut[2]~2 (
// Equation(s):
// \cache2vias|muxIn2|DataOut[2]~2_combout  = (\cache2vias|v2|altsyncram_component|auto_generated|q_b [2] & ((\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]) # (!\cache2vias|comb~2_combout )))

	.dataa(vcc),
	.datab(\cache2vias|v2|altsyncram_component|auto_generated|q_b [2]),
	.datac(\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]),
	.datad(\cache2vias|comb~2_combout ),
	.cin(gnd),
	.combout(\cache2vias|muxIn2|DataOut[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|muxIn2|DataOut[2]~2 .lut_mask = 16'hC0CC;
defparam \cache2vias|muxIn2|DataOut[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N20
cycloneii_lcell_comb \cache2vias|muxIn2|DataOut[0]~0 (
// Equation(s):
// \cache2vias|muxIn2|DataOut[0]~0_combout  = (\cache2vias|v2|altsyncram_component|auto_generated|q_b [0] & ((\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]) # (!\cache2vias|comb~2_combout )))

	.dataa(\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]),
	.datab(vcc),
	.datac(\cache2vias|v2|altsyncram_component|auto_generated|q_b [0]),
	.datad(\cache2vias|comb~2_combout ),
	.cin(gnd),
	.combout(\cache2vias|muxIn2|DataOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|muxIn2|DataOut[0]~0 .lut_mask = 16'hA0F0;
defparam \cache2vias|muxIn2|DataOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N4
cycloneii_lcell_comb \cache2vias|muxIn1|DataOut[11]~10 (
// Equation(s):
// \cache2vias|muxIn1|DataOut[11]~10_combout  = (\cache2vias|v1|altsyncram_component|auto_generated|q_b [11]) # ((\cache2vias|v1|altsyncram_component|auto_generated|q_b [10] & \cache2vias|comb~2_combout ))

	.dataa(vcc),
	.datab(\cache2vias|v1|altsyncram_component|auto_generated|q_b [11]),
	.datac(\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]),
	.datad(\cache2vias|comb~2_combout ),
	.cin(gnd),
	.combout(\cache2vias|muxIn1|DataOut[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|muxIn1|DataOut[11]~10 .lut_mask = 16'hFCCC;
defparam \cache2vias|muxIn1|DataOut[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneii_lcell_comb \cache2vias|muxIn1|DataOut[10]~11 (
// Equation(s):
// \cache2vias|muxIn1|DataOut[10]~11_combout  = ((\cache2vias|comb~2_combout  & \cache2vias|v2|altsyncram_component|auto_generated|q_b [10])) # (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [10])

	.dataa(\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]),
	.datab(vcc),
	.datac(\cache2vias|comb~2_combout ),
	.datad(\cache2vias|v2|altsyncram_component|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\cache2vias|muxIn1|DataOut[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|muxIn1|DataOut[10]~11 .lut_mask = 16'hF555;
defparam \cache2vias|muxIn1|DataOut[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
cycloneii_lcell_comb \cache2vias|muxIn1|DataOut[5]~7 (
// Equation(s):
// \cache2vias|muxIn1|DataOut[5]~7_combout  = (\cache2vias|v1|altsyncram_component|auto_generated|q_b [5] & ((!\cache2vias|comb~2_combout ) # (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [10])))

	.dataa(vcc),
	.datab(\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]),
	.datac(\cache2vias|v1|altsyncram_component|auto_generated|q_b [5]),
	.datad(\cache2vias|comb~2_combout ),
	.cin(gnd),
	.combout(\cache2vias|muxIn1|DataOut[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|muxIn1|DataOut[5]~7 .lut_mask = 16'h30F0;
defparam \cache2vias|muxIn1|DataOut[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneii_lcell_comb \cache2vias|muxIn1|DataOut[4]~6 (
// Equation(s):
// \cache2vias|muxIn1|DataOut[4]~6_combout  = (\cache2vias|v1|altsyncram_component|auto_generated|q_b [4] & ((!\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]) # (!\cache2vias|comb~2_combout )))

	.dataa(\cache2vias|v1|altsyncram_component|auto_generated|q_b [4]),
	.datab(vcc),
	.datac(\cache2vias|comb~2_combout ),
	.datad(\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\cache2vias|muxIn1|DataOut[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|muxIn1|DataOut[4]~6 .lut_mask = 16'h0AAA;
defparam \cache2vias|muxIn1|DataOut[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
cycloneii_lcell_comb \cache2vias|muxIn1|DataOut[3]~5 (
// Equation(s):
// \cache2vias|muxIn1|DataOut[3]~5_combout  = (\cache2vias|v1|altsyncram_component|auto_generated|q_b [3] & ((!\cache2vias|comb~2_combout ) # (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [10])))

	.dataa(\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]),
	.datab(vcc),
	.datac(\cache2vias|comb~2_combout ),
	.datad(\cache2vias|v1|altsyncram_component|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\cache2vias|muxIn1|DataOut[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|muxIn1|DataOut[3]~5 .lut_mask = 16'h5F00;
defparam \cache2vias|muxIn1|DataOut[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneii_lcell_comb \cache2vias|comb~1 (
// Equation(s):
// \cache2vias|comb~1_combout  = (\SW~combout [14] & ((\SW~combout [15] $ (\cache2vias|v2|altsyncram_component|auto_generated|q_b [9])) # (!\cache2vias|v2|altsyncram_component|auto_generated|q_b [8]))) # (!\SW~combout [14] & 
// ((\cache2vias|v2|altsyncram_component|auto_generated|q_b [8]) # (\SW~combout [15] $ (\cache2vias|v2|altsyncram_component|auto_generated|q_b [9]))))

	.dataa(\SW~combout [14]),
	.datab(\SW~combout [15]),
	.datac(\cache2vias|v2|altsyncram_component|auto_generated|q_b [9]),
	.datad(\cache2vias|v2|altsyncram_component|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\cache2vias|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|comb~1 .lut_mask = 16'h7DBE;
defparam \cache2vias|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cycloneii_lcell_comb \cache2vias|Equal0~0 (
// Equation(s):
// \cache2vias|Equal0~0_combout  = (\SW~combout [14] & ((\SW~combout [15] $ (\cache2vias|v1|altsyncram_component|auto_generated|q_b [9])) # (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [8]))) # (!\SW~combout [14] & 
// ((\cache2vias|v1|altsyncram_component|auto_generated|q_b [8]) # (\SW~combout [15] $ (\cache2vias|v1|altsyncram_component|auto_generated|q_b [9]))))

	.dataa(\SW~combout [14]),
	.datab(\SW~combout [15]),
	.datac(\cache2vias|v1|altsyncram_component|auto_generated|q_b [9]),
	.datad(\cache2vias|v1|altsyncram_component|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\cache2vias|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|Equal0~0 .lut_mask = 16'h7DBE;
defparam \cache2vias|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cycloneii_lcell_comb \cache2vias|comb~0 (
// Equation(s):
// \cache2vias|comb~0_combout  = (\SW~combout [17]) # ((!\cache2vias|v1|altsyncram_component|auto_generated|q_b [11] & !\cache2vias|v2|altsyncram_component|auto_generated|q_b [11]))

	.dataa(\SW~combout [17]),
	.datab(vcc),
	.datac(\cache2vias|v1|altsyncram_component|auto_generated|q_b [11]),
	.datad(\cache2vias|v2|altsyncram_component|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\cache2vias|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|comb~0 .lut_mask = 16'hAAAF;
defparam \cache2vias|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneii_lcell_comb \cache2vias|comb~2 (
// Equation(s):
// \cache2vias|comb~2_combout  = (\cache2vias|comb~0_combout ) # ((\cache2vias|comb~1_combout  & \cache2vias|Equal0~0_combout ))

	.dataa(vcc),
	.datab(\cache2vias|comb~1_combout ),
	.datac(\cache2vias|Equal0~0_combout ),
	.datad(\cache2vias|comb~0_combout ),
	.cin(gnd),
	.combout(\cache2vias|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|comb~2 .lut_mask = 16'hFFC0;
defparam \cache2vias|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneii_lcell_comb \cache2vias|muxIn1|DataOut[2]~4 (
// Equation(s):
// \cache2vias|muxIn1|DataOut[2]~4_combout  = (\cache2vias|v1|altsyncram_component|auto_generated|q_b [2] & ((!\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]) # (!\cache2vias|comb~2_combout )))

	.dataa(\cache2vias|v1|altsyncram_component|auto_generated|q_b [2]),
	.datab(vcc),
	.datac(\cache2vias|comb~2_combout ),
	.datad(\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\cache2vias|muxIn1|DataOut[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|muxIn1|DataOut[2]~4 .lut_mask = 16'h0AAA;
defparam \cache2vias|muxIn1|DataOut[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N6
cycloneii_lcell_comb \cache2vias|muxIn1|DataOut[1]~3 (
// Equation(s):
// \cache2vias|muxIn1|DataOut[1]~3_combout  = (\cache2vias|v1|altsyncram_component|auto_generated|q_b [1] & ((!\cache2vias|comb~2_combout ) # (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [10])))

	.dataa(vcc),
	.datab(\cache2vias|v1|altsyncram_component|auto_generated|q_b [1]),
	.datac(\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]),
	.datad(\cache2vias|comb~2_combout ),
	.cin(gnd),
	.combout(\cache2vias|muxIn1|DataOut[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|muxIn1|DataOut[1]~3 .lut_mask = 16'h0CCC;
defparam \cache2vias|muxIn1|DataOut[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N28
cycloneii_lcell_comb \cache2vias|muxIn1|DataOut[0]~2 (
// Equation(s):
// \cache2vias|muxIn1|DataOut[0]~2_combout  = (\cache2vias|v1|altsyncram_component|auto_generated|q_b [0] & ((!\cache2vias|comb~2_combout ) # (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [10])))

	.dataa(\cache2vias|v1|altsyncram_component|auto_generated|q_b [10]),
	.datab(vcc),
	.datac(\cache2vias|v1|altsyncram_component|auto_generated|q_b [0]),
	.datad(\cache2vias|comb~2_combout ),
	.cin(gnd),
	.combout(\cache2vias|muxIn1|DataOut[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|muxIn1|DataOut[0]~2 .lut_mask = 16'h50F0;
defparam \cache2vias|muxIn1|DataOut[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N12
cycloneii_lcell_comb \h2|WideOr6~0 (
// Equation(s):
// \h2|WideOr6~0_combout  = (\cache2vias|v2|altsyncram_component|auto_generated|q_b [3] & (\cache2vias|v2|altsyncram_component|auto_generated|q_b [0] & (\cache2vias|v2|altsyncram_component|auto_generated|q_b [1] $ 
// (\cache2vias|v2|altsyncram_component|auto_generated|q_b [2])))) # (!\cache2vias|v2|altsyncram_component|auto_generated|q_b [3] & (!\cache2vias|v2|altsyncram_component|auto_generated|q_b [1] & (\cache2vias|v2|altsyncram_component|auto_generated|q_b [0] $ 
// (\cache2vias|v2|altsyncram_component|auto_generated|q_b [2]))))

	.dataa(\cache2vias|v2|altsyncram_component|auto_generated|q_b [0]),
	.datab(\cache2vias|v2|altsyncram_component|auto_generated|q_b [1]),
	.datac(\cache2vias|v2|altsyncram_component|auto_generated|q_b [3]),
	.datad(\cache2vias|v2|altsyncram_component|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\h2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr6~0 .lut_mask = 16'h2182;
defparam \h2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N8
cycloneii_lcell_comb \h2|WideOr6~1 (
// Equation(s):
// \h2|WideOr6~1_combout  = (\cache2vias|v1|altsyncram_component|auto_generated|q_b [3] & (\cache2vias|v1|altsyncram_component|auto_generated|q_b [0] & (\cache2vias|v1|altsyncram_component|auto_generated|q_b [2] $ 
// (\cache2vias|v1|altsyncram_component|auto_generated|q_b [1])))) # (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [3] & (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [1] & (\cache2vias|v1|altsyncram_component|auto_generated|q_b [2] $ 
// (\cache2vias|v1|altsyncram_component|auto_generated|q_b [0]))))

	.dataa(\cache2vias|v1|altsyncram_component|auto_generated|q_b [3]),
	.datab(\cache2vias|v1|altsyncram_component|auto_generated|q_b [2]),
	.datac(\cache2vias|v1|altsyncram_component|auto_generated|q_b [0]),
	.datad(\cache2vias|v1|altsyncram_component|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\h2|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr6~1 .lut_mask = 16'h2094;
defparam \h2|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N26
cycloneii_lcell_comb \h2|WideOr6~2 (
// Equation(s):
// \h2|WideOr6~2_combout  = (\cache2vias|Equal0~0_combout  & (\h2|WideOr6~0_combout )) # (!\cache2vias|Equal0~0_combout  & ((\h2|WideOr6~1_combout )))

	.dataa(\h2|WideOr6~0_combout ),
	.datab(vcc),
	.datac(\h2|WideOr6~1_combout ),
	.datad(\cache2vias|Equal0~0_combout ),
	.cin(gnd),
	.combout(\h2|WideOr6~2_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr6~2 .lut_mask = 16'hAAF0;
defparam \h2|WideOr6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N0
cycloneii_lcell_comb \h2|WideOr5~0 (
// Equation(s):
// \h2|WideOr5~0_combout  = (\cache2vias|v2|altsyncram_component|auto_generated|q_b [1] & ((\cache2vias|v2|altsyncram_component|auto_generated|q_b [0] & (\cache2vias|v2|altsyncram_component|auto_generated|q_b [3])) # 
// (!\cache2vias|v2|altsyncram_component|auto_generated|q_b [0] & ((\cache2vias|v2|altsyncram_component|auto_generated|q_b [2]))))) # (!\cache2vias|v2|altsyncram_component|auto_generated|q_b [1] & (\cache2vias|v2|altsyncram_component|auto_generated|q_b [2] & 
// (\cache2vias|v2|altsyncram_component|auto_generated|q_b [0] $ (\cache2vias|v2|altsyncram_component|auto_generated|q_b [3]))))

	.dataa(\cache2vias|v2|altsyncram_component|auto_generated|q_b [0]),
	.datab(\cache2vias|v2|altsyncram_component|auto_generated|q_b [1]),
	.datac(\cache2vias|v2|altsyncram_component|auto_generated|q_b [3]),
	.datad(\cache2vias|v2|altsyncram_component|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\h2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr5~0 .lut_mask = 16'hD680;
defparam \h2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N14
cycloneii_lcell_comb \h2|WideOr5~1 (
// Equation(s):
// \h2|WideOr5~1_combout  = (\cache2vias|v1|altsyncram_component|auto_generated|q_b [3] & ((\cache2vias|v1|altsyncram_component|auto_generated|q_b [0] & ((\cache2vias|v1|altsyncram_component|auto_generated|q_b [1]))) # 
// (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [0] & (\cache2vias|v1|altsyncram_component|auto_generated|q_b [2])))) # (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [3] & (\cache2vias|v1|altsyncram_component|auto_generated|q_b [2] & 
// (\cache2vias|v1|altsyncram_component|auto_generated|q_b [0] $ (\cache2vias|v1|altsyncram_component|auto_generated|q_b [1]))))

	.dataa(\cache2vias|v1|altsyncram_component|auto_generated|q_b [3]),
	.datab(\cache2vias|v1|altsyncram_component|auto_generated|q_b [2]),
	.datac(\cache2vias|v1|altsyncram_component|auto_generated|q_b [0]),
	.datad(\cache2vias|v1|altsyncram_component|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\h2|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr5~1 .lut_mask = 16'hAC48;
defparam \h2|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N6
cycloneii_lcell_comb \h2|WideOr5~2 (
// Equation(s):
// \h2|WideOr5~2_combout  = (\cache2vias|Equal0~0_combout  & (\h2|WideOr5~0_combout )) # (!\cache2vias|Equal0~0_combout  & ((\h2|WideOr5~1_combout )))

	.dataa(vcc),
	.datab(\h2|WideOr5~0_combout ),
	.datac(\h2|WideOr5~1_combout ),
	.datad(\cache2vias|Equal0~0_combout ),
	.cin(gnd),
	.combout(\h2|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr5~2 .lut_mask = 16'hCCF0;
defparam \h2|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N16
cycloneii_lcell_comb \h2|WideOr4~0 (
// Equation(s):
// \h2|WideOr4~0_combout  = (\cache2vias|v2|altsyncram_component|auto_generated|q_b [3] & (\cache2vias|v2|altsyncram_component|auto_generated|q_b [2] & ((\cache2vias|v2|altsyncram_component|auto_generated|q_b [1]) # 
// (!\cache2vias|v2|altsyncram_component|auto_generated|q_b [0])))) # (!\cache2vias|v2|altsyncram_component|auto_generated|q_b [3] & (!\cache2vias|v2|altsyncram_component|auto_generated|q_b [0] & (\cache2vias|v2|altsyncram_component|auto_generated|q_b [1] & 
// !\cache2vias|v2|altsyncram_component|auto_generated|q_b [2])))

	.dataa(\cache2vias|v2|altsyncram_component|auto_generated|q_b [0]),
	.datab(\cache2vias|v2|altsyncram_component|auto_generated|q_b [1]),
	.datac(\cache2vias|v2|altsyncram_component|auto_generated|q_b [3]),
	.datad(\cache2vias|v2|altsyncram_component|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\h2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr4~0 .lut_mask = 16'hD004;
defparam \h2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N16
cycloneii_lcell_comb \h2|WideOr4~1 (
// Equation(s):
// \h2|WideOr4~1_combout  = (\cache2vias|v1|altsyncram_component|auto_generated|q_b [3] & (\cache2vias|v1|altsyncram_component|auto_generated|q_b [2] & ((\cache2vias|v1|altsyncram_component|auto_generated|q_b [1]) # 
// (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [0])))) # (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [3] & (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [2] & (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [0] & 
// \cache2vias|v1|altsyncram_component|auto_generated|q_b [1])))

	.dataa(\cache2vias|v1|altsyncram_component|auto_generated|q_b [3]),
	.datab(\cache2vias|v1|altsyncram_component|auto_generated|q_b [2]),
	.datac(\cache2vias|v1|altsyncram_component|auto_generated|q_b [0]),
	.datad(\cache2vias|v1|altsyncram_component|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\h2|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr4~1 .lut_mask = 16'h8908;
defparam \h2|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N10
cycloneii_lcell_comb \h2|WideOr4~2 (
// Equation(s):
// \h2|WideOr4~2_combout  = (\cache2vias|Equal0~0_combout  & (\h2|WideOr4~0_combout )) # (!\cache2vias|Equal0~0_combout  & ((\h2|WideOr4~1_combout )))

	.dataa(\h2|WideOr4~0_combout ),
	.datab(\h2|WideOr4~1_combout ),
	.datac(vcc),
	.datad(\cache2vias|Equal0~0_combout ),
	.cin(gnd),
	.combout(\h2|WideOr4~2_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr4~2 .lut_mask = 16'hAACC;
defparam \h2|WideOr4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N4
cycloneii_lcell_comb \h2|WideOr3~0 (
// Equation(s):
// \h2|WideOr3~0_combout  = (\cache2vias|v2|altsyncram_component|auto_generated|q_b [1] & ((\cache2vias|v2|altsyncram_component|auto_generated|q_b [0] & ((\cache2vias|v2|altsyncram_component|auto_generated|q_b [2]))) # 
// (!\cache2vias|v2|altsyncram_component|auto_generated|q_b [0] & (\cache2vias|v2|altsyncram_component|auto_generated|q_b [3] & !\cache2vias|v2|altsyncram_component|auto_generated|q_b [2])))) # (!\cache2vias|v2|altsyncram_component|auto_generated|q_b [1] & 
// (!\cache2vias|v2|altsyncram_component|auto_generated|q_b [3] & (\cache2vias|v2|altsyncram_component|auto_generated|q_b [0] $ (\cache2vias|v2|altsyncram_component|auto_generated|q_b [2]))))

	.dataa(\cache2vias|v2|altsyncram_component|auto_generated|q_b [0]),
	.datab(\cache2vias|v2|altsyncram_component|auto_generated|q_b [1]),
	.datac(\cache2vias|v2|altsyncram_component|auto_generated|q_b [3]),
	.datad(\cache2vias|v2|altsyncram_component|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\h2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr3~0 .lut_mask = 16'h8942;
defparam \h2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N10
cycloneii_lcell_comb \h2|WideOr3~1 (
// Equation(s):
// \h2|WideOr3~1_combout  = (\cache2vias|v1|altsyncram_component|auto_generated|q_b [1] & ((\cache2vias|v1|altsyncram_component|auto_generated|q_b [2] & ((\cache2vias|v1|altsyncram_component|auto_generated|q_b [0]))) # 
// (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [2] & (\cache2vias|v1|altsyncram_component|auto_generated|q_b [3] & !\cache2vias|v1|altsyncram_component|auto_generated|q_b [0])))) # (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [1] & 
// (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [3] & (\cache2vias|v1|altsyncram_component|auto_generated|q_b [2] $ (\cache2vias|v1|altsyncram_component|auto_generated|q_b [0]))))

	.dataa(\cache2vias|v1|altsyncram_component|auto_generated|q_b [3]),
	.datab(\cache2vias|v1|altsyncram_component|auto_generated|q_b [2]),
	.datac(\cache2vias|v1|altsyncram_component|auto_generated|q_b [0]),
	.datad(\cache2vias|v1|altsyncram_component|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\h2|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr3~1 .lut_mask = 16'hC214;
defparam \h2|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N30
cycloneii_lcell_comb \h2|WideOr3~2 (
// Equation(s):
// \h2|WideOr3~2_combout  = (\cache2vias|Equal0~0_combout  & (\h2|WideOr3~0_combout )) # (!\cache2vias|Equal0~0_combout  & ((\h2|WideOr3~1_combout )))

	.dataa(vcc),
	.datab(\h2|WideOr3~0_combout ),
	.datac(\h2|WideOr3~1_combout ),
	.datad(\cache2vias|Equal0~0_combout ),
	.cin(gnd),
	.combout(\h2|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr3~2 .lut_mask = 16'hCCF0;
defparam \h2|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N20
cycloneii_lcell_comb \h2|WideOr2~0 (
// Equation(s):
// \h2|WideOr2~0_combout  = (\cache2vias|v2|altsyncram_component|auto_generated|q_b [1] & (\cache2vias|v2|altsyncram_component|auto_generated|q_b [0] & (!\cache2vias|v2|altsyncram_component|auto_generated|q_b [3]))) # 
// (!\cache2vias|v2|altsyncram_component|auto_generated|q_b [1] & ((\cache2vias|v2|altsyncram_component|auto_generated|q_b [2] & ((!\cache2vias|v2|altsyncram_component|auto_generated|q_b [3]))) # (!\cache2vias|v2|altsyncram_component|auto_generated|q_b [2] & 
// (\cache2vias|v2|altsyncram_component|auto_generated|q_b [0]))))

	.dataa(\cache2vias|v2|altsyncram_component|auto_generated|q_b [0]),
	.datab(\cache2vias|v2|altsyncram_component|auto_generated|q_b [1]),
	.datac(\cache2vias|v2|altsyncram_component|auto_generated|q_b [3]),
	.datad(\cache2vias|v2|altsyncram_component|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\h2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr2~0 .lut_mask = 16'h0B2A;
defparam \h2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N0
cycloneii_lcell_comb \h2|WideOr2~1 (
// Equation(s):
// \h2|WideOr2~1_combout  = (\cache2vias|v1|altsyncram_component|auto_generated|q_b [1] & (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [3] & ((\cache2vias|v1|altsyncram_component|auto_generated|q_b [0])))) # 
// (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [1] & ((\cache2vias|v1|altsyncram_component|auto_generated|q_b [2] & (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [3])) # (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [2] & 
// ((\cache2vias|v1|altsyncram_component|auto_generated|q_b [0])))))

	.dataa(\cache2vias|v1|altsyncram_component|auto_generated|q_b [3]),
	.datab(\cache2vias|v1|altsyncram_component|auto_generated|q_b [2]),
	.datac(\cache2vias|v1|altsyncram_component|auto_generated|q_b [0]),
	.datad(\cache2vias|v1|altsyncram_component|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\h2|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr2~1 .lut_mask = 16'h5074;
defparam \h2|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N14
cycloneii_lcell_comb \h2|WideOr2~2 (
// Equation(s):
// \h2|WideOr2~2_combout  = (\cache2vias|Equal0~0_combout  & (\h2|WideOr2~0_combout )) # (!\cache2vias|Equal0~0_combout  & ((\h2|WideOr2~1_combout )))

	.dataa(\h2|WideOr2~0_combout ),
	.datab(vcc),
	.datac(\h2|WideOr2~1_combout ),
	.datad(\cache2vias|Equal0~0_combout ),
	.cin(gnd),
	.combout(\h2|WideOr2~2_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr2~2 .lut_mask = 16'hAAF0;
defparam \h2|WideOr2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N30
cycloneii_lcell_comb \h2|WideOr1~1 (
// Equation(s):
// \h2|WideOr1~1_combout  = (\cache2vias|v1|altsyncram_component|auto_generated|q_b [2] & (\cache2vias|v1|altsyncram_component|auto_generated|q_b [0] & (\cache2vias|v1|altsyncram_component|auto_generated|q_b [3] $ 
// (\cache2vias|v1|altsyncram_component|auto_generated|q_b [1])))) # (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [2] & (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [3] & ((\cache2vias|v1|altsyncram_component|auto_generated|q_b [0]) # 
// (\cache2vias|v1|altsyncram_component|auto_generated|q_b [1]))))

	.dataa(\cache2vias|v1|altsyncram_component|auto_generated|q_b [3]),
	.datab(\cache2vias|v1|altsyncram_component|auto_generated|q_b [2]),
	.datac(\cache2vias|v1|altsyncram_component|auto_generated|q_b [0]),
	.datad(\cache2vias|v1|altsyncram_component|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\h2|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr1~1 .lut_mask = 16'h5190;
defparam \h2|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N28
cycloneii_lcell_comb \h2|WideOr1~0 (
// Equation(s):
// \h2|WideOr1~0_combout  = (\cache2vias|v2|altsyncram_component|auto_generated|q_b [0] & (\cache2vias|v2|altsyncram_component|auto_generated|q_b [3] $ (((\cache2vias|v2|altsyncram_component|auto_generated|q_b [1]) # 
// (!\cache2vias|v2|altsyncram_component|auto_generated|q_b [2]))))) # (!\cache2vias|v2|altsyncram_component|auto_generated|q_b [0] & (\cache2vias|v2|altsyncram_component|auto_generated|q_b [1] & (!\cache2vias|v2|altsyncram_component|auto_generated|q_b [3] & 
// !\cache2vias|v2|altsyncram_component|auto_generated|q_b [2])))

	.dataa(\cache2vias|v2|altsyncram_component|auto_generated|q_b [0]),
	.datab(\cache2vias|v2|altsyncram_component|auto_generated|q_b [1]),
	.datac(\cache2vias|v2|altsyncram_component|auto_generated|q_b [3]),
	.datad(\cache2vias|v2|altsyncram_component|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\h2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr1~0 .lut_mask = 16'h280E;
defparam \h2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N22
cycloneii_lcell_comb \h2|WideOr1~2 (
// Equation(s):
// \h2|WideOr1~2_combout  = (\cache2vias|Equal0~0_combout  & ((\h2|WideOr1~0_combout ))) # (!\cache2vias|Equal0~0_combout  & (\h2|WideOr1~1_combout ))

	.dataa(\h2|WideOr1~1_combout ),
	.datab(\cache2vias|Equal0~0_combout ),
	.datac(\h2|WideOr1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\h2|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr1~2 .lut_mask = 16'hE2E2;
defparam \h2|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N8
cycloneii_lcell_comb \h2|WideOr0~0 (
// Equation(s):
// \h2|WideOr0~0_combout  = (\cache2vias|v2|altsyncram_component|auto_generated|q_b [0] & ((\cache2vias|v2|altsyncram_component|auto_generated|q_b [3]) # (\cache2vias|v2|altsyncram_component|auto_generated|q_b [1] $ 
// (\cache2vias|v2|altsyncram_component|auto_generated|q_b [2])))) # (!\cache2vias|v2|altsyncram_component|auto_generated|q_b [0] & ((\cache2vias|v2|altsyncram_component|auto_generated|q_b [1]) # (\cache2vias|v2|altsyncram_component|auto_generated|q_b [3] $ 
// (\cache2vias|v2|altsyncram_component|auto_generated|q_b [2]))))

	.dataa(\cache2vias|v2|altsyncram_component|auto_generated|q_b [0]),
	.datab(\cache2vias|v2|altsyncram_component|auto_generated|q_b [1]),
	.datac(\cache2vias|v2|altsyncram_component|auto_generated|q_b [3]),
	.datad(\cache2vias|v2|altsyncram_component|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\h2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr0~0 .lut_mask = 16'hE7FC;
defparam \h2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N12
cycloneii_lcell_comb \h2|WideOr0~1 (
// Equation(s):
// \h2|WideOr0~1_combout  = (\cache2vias|v1|altsyncram_component|auto_generated|q_b [0] & ((\cache2vias|v1|altsyncram_component|auto_generated|q_b [3]) # (\cache2vias|v1|altsyncram_component|auto_generated|q_b [2] $ 
// (\cache2vias|v1|altsyncram_component|auto_generated|q_b [1])))) # (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [0] & ((\cache2vias|v1|altsyncram_component|auto_generated|q_b [1]) # (\cache2vias|v1|altsyncram_component|auto_generated|q_b [3] $ 
// (\cache2vias|v1|altsyncram_component|auto_generated|q_b [2]))))

	.dataa(\cache2vias|v1|altsyncram_component|auto_generated|q_b [3]),
	.datab(\cache2vias|v1|altsyncram_component|auto_generated|q_b [2]),
	.datac(\cache2vias|v1|altsyncram_component|auto_generated|q_b [0]),
	.datad(\cache2vias|v1|altsyncram_component|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\h2|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr0~1 .lut_mask = 16'hBFE6;
defparam \h2|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N18
cycloneii_lcell_comb \h2|WideOr0~2 (
// Equation(s):
// \h2|WideOr0~2_combout  = (\cache2vias|Equal0~0_combout  & (\h2|WideOr0~0_combout )) # (!\cache2vias|Equal0~0_combout  & ((\h2|WideOr0~1_combout )))

	.dataa(vcc),
	.datab(\h2|WideOr0~0_combout ),
	.datac(\h2|WideOr0~1_combout ),
	.datad(\cache2vias|Equal0~0_combout ),
	.cin(gnd),
	.combout(\h2|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr0~2 .lut_mask = 16'hCCF0;
defparam \h2|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
cycloneii_lcell_comb \h3|WideOr6~1 (
// Equation(s):
// \h3|WideOr6~1_combout  = (\cache2vias|v1|altsyncram_component|auto_generated|q_b [6] & (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [5] & (\cache2vias|v1|altsyncram_component|auto_generated|q_b [4] $ 
// (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [7])))) # (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [6] & (\cache2vias|v1|altsyncram_component|auto_generated|q_b [4] & (\cache2vias|v1|altsyncram_component|auto_generated|q_b [5] $ 
// (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [7]))))

	.dataa(\cache2vias|v1|altsyncram_component|auto_generated|q_b [6]),
	.datab(\cache2vias|v1|altsyncram_component|auto_generated|q_b [5]),
	.datac(\cache2vias|v1|altsyncram_component|auto_generated|q_b [4]),
	.datad(\cache2vias|v1|altsyncram_component|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\h3|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr6~1 .lut_mask = 16'h6012;
defparam \h3|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
cycloneii_lcell_comb \h3|WideOr6~0 (
// Equation(s):
// \h3|WideOr6~0_combout  = (\cache2vias|v2|altsyncram_component|auto_generated|q_b [7] & (\cache2vias|v2|altsyncram_component|auto_generated|q_b [4] & (\cache2vias|v2|altsyncram_component|auto_generated|q_b [6] $ 
// (\cache2vias|v2|altsyncram_component|auto_generated|q_b [5])))) # (!\cache2vias|v2|altsyncram_component|auto_generated|q_b [7] & (!\cache2vias|v2|altsyncram_component|auto_generated|q_b [5] & (\cache2vias|v2|altsyncram_component|auto_generated|q_b [4] $ 
// (\cache2vias|v2|altsyncram_component|auto_generated|q_b [6]))))

	.dataa(\cache2vias|v2|altsyncram_component|auto_generated|q_b [7]),
	.datab(\cache2vias|v2|altsyncram_component|auto_generated|q_b [4]),
	.datac(\cache2vias|v2|altsyncram_component|auto_generated|q_b [6]),
	.datad(\cache2vias|v2|altsyncram_component|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\h3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr6~0 .lut_mask = 16'h0894;
defparam \h3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N24
cycloneii_lcell_comb \h3|WideOr6~2 (
// Equation(s):
// \h3|WideOr6~2_combout  = (\cache2vias|Equal0~0_combout  & ((\h3|WideOr6~0_combout ))) # (!\cache2vias|Equal0~0_combout  & (\h3|WideOr6~1_combout ))

	.dataa(vcc),
	.datab(\h3|WideOr6~1_combout ),
	.datac(\cache2vias|Equal0~0_combout ),
	.datad(\h3|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\h3|WideOr6~2_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr6~2 .lut_mask = 16'hFC0C;
defparam \h3|WideOr6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
cycloneii_lcell_comb \h3|WideOr5~0 (
// Equation(s):
// \h3|WideOr5~0_combout  = (\cache2vias|v2|altsyncram_component|auto_generated|q_b [7] & ((\cache2vias|v2|altsyncram_component|auto_generated|q_b [4] & ((\cache2vias|v2|altsyncram_component|auto_generated|q_b [5]))) # 
// (!\cache2vias|v2|altsyncram_component|auto_generated|q_b [4] & (\cache2vias|v2|altsyncram_component|auto_generated|q_b [6])))) # (!\cache2vias|v2|altsyncram_component|auto_generated|q_b [7] & (\cache2vias|v2|altsyncram_component|auto_generated|q_b [6] & 
// (\cache2vias|v2|altsyncram_component|auto_generated|q_b [4] $ (\cache2vias|v2|altsyncram_component|auto_generated|q_b [5]))))

	.dataa(\cache2vias|v2|altsyncram_component|auto_generated|q_b [7]),
	.datab(\cache2vias|v2|altsyncram_component|auto_generated|q_b [4]),
	.datac(\cache2vias|v2|altsyncram_component|auto_generated|q_b [6]),
	.datad(\cache2vias|v2|altsyncram_component|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\h3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr5~0 .lut_mask = 16'hB860;
defparam \h3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N8
cycloneii_lcell_comb \h3|WideOr5~1 (
// Equation(s):
// \h3|WideOr5~1_combout  = (\cache2vias|v1|altsyncram_component|auto_generated|q_b [5] & ((\cache2vias|v1|altsyncram_component|auto_generated|q_b [4] & ((\cache2vias|v1|altsyncram_component|auto_generated|q_b [7]))) # 
// (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [4] & (\cache2vias|v1|altsyncram_component|auto_generated|q_b [6])))) # (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [5] & (\cache2vias|v1|altsyncram_component|auto_generated|q_b [6] & 
// (\cache2vias|v1|altsyncram_component|auto_generated|q_b [4] $ (\cache2vias|v1|altsyncram_component|auto_generated|q_b [7]))))

	.dataa(\cache2vias|v1|altsyncram_component|auto_generated|q_b [6]),
	.datab(\cache2vias|v1|altsyncram_component|auto_generated|q_b [5]),
	.datac(\cache2vias|v1|altsyncram_component|auto_generated|q_b [4]),
	.datad(\cache2vias|v1|altsyncram_component|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\h3|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr5~1 .lut_mask = 16'hCA28;
defparam \h3|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
cycloneii_lcell_comb \h3|WideOr5~2 (
// Equation(s):
// \h3|WideOr5~2_combout  = (\cache2vias|Equal0~0_combout  & (\h3|WideOr5~0_combout )) # (!\cache2vias|Equal0~0_combout  & ((\h3|WideOr5~1_combout )))

	.dataa(\h3|WideOr5~0_combout ),
	.datab(\h3|WideOr5~1_combout ),
	.datac(vcc),
	.datad(\cache2vias|Equal0~0_combout ),
	.cin(gnd),
	.combout(\h3|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr5~2 .lut_mask = 16'hAACC;
defparam \h3|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cycloneii_lcell_comb \h3|WideOr4~0 (
// Equation(s):
// \h3|WideOr4~0_combout  = (\cache2vias|v2|altsyncram_component|auto_generated|q_b [7] & (\cache2vias|v2|altsyncram_component|auto_generated|q_b [6] & ((\cache2vias|v2|altsyncram_component|auto_generated|q_b [5]) # 
// (!\cache2vias|v2|altsyncram_component|auto_generated|q_b [4])))) # (!\cache2vias|v2|altsyncram_component|auto_generated|q_b [7] & (!\cache2vias|v2|altsyncram_component|auto_generated|q_b [4] & (!\cache2vias|v2|altsyncram_component|auto_generated|q_b [6] & 
// \cache2vias|v2|altsyncram_component|auto_generated|q_b [5])))

	.dataa(\cache2vias|v2|altsyncram_component|auto_generated|q_b [7]),
	.datab(\cache2vias|v2|altsyncram_component|auto_generated|q_b [4]),
	.datac(\cache2vias|v2|altsyncram_component|auto_generated|q_b [6]),
	.datad(\cache2vias|v2|altsyncram_component|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\h3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr4~0 .lut_mask = 16'hA120;
defparam \h3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
cycloneii_lcell_comb \h3|WideOr4~1 (
// Equation(s):
// \h3|WideOr4~1_combout  = (\cache2vias|v1|altsyncram_component|auto_generated|q_b [6] & (\cache2vias|v1|altsyncram_component|auto_generated|q_b [7] & ((\cache2vias|v1|altsyncram_component|auto_generated|q_b [5]) # 
// (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [4])))) # (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [6] & (\cache2vias|v1|altsyncram_component|auto_generated|q_b [5] & (!\cache2vias|v1|altsyncram_component|auto_generated|q_b [4] & 
// !\cache2vias|v1|altsyncram_component|auto_generated|q_b [7])))

	.dataa(\cache2vias|v1|altsyncram_component|auto_generated|q_b [6]),
	.datab(\cache2vias|v1|altsyncram_component|auto_generated|q_b [5]),
	.datac(\cache2vias|v1|altsyncram_component|auto_generated|q_b [4]),
	.datad(\cache2vias|v1|altsyncram_component|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\h3|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr4~1 .lut_mask = 16'h8A04;
defparam \h3|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N4
cycloneii_lcell_comb \h3|WideOr4~2 (
// Equation(s):
// \h3|WideOr4~2_combout  = (\cache2vias|Equal0~0_combout  & (\h3|WideOr4~0_combout )) # (!\cache2vias|Equal0~0_combout  & ((\h3|WideOr4~1_combout )))

	.dataa(vcc),
	.datab(\cache2vias|Equal0~0_combout ),
	.datac(\h3|WideOr4~0_combout ),
	.datad(\h3|WideOr4~1_combout ),
	.cin(gnd),
	.combout(\h3|WideOr4~2_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr4~2 .lut_mask = 16'hF3C0;
defparam \h3|WideOr4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cycloneii_lcell_comb \cache2vias|muxOut|DataOut[5]~1 (
// Equation(s):
// \cache2vias|muxOut|DataOut[5]~1_combout  = (\cache2vias|Equal0~0_combout  & (\cache2vias|v2|altsyncram_component|auto_generated|q_b [5])) # (!\cache2vias|Equal0~0_combout  & ((\cache2vias|v1|altsyncram_component|auto_generated|q_b [5])))

	.dataa(\cache2vias|v2|altsyncram_component|auto_generated|q_b [5]),
	.datab(vcc),
	.datac(\cache2vias|v1|altsyncram_component|auto_generated|q_b [5]),
	.datad(\cache2vias|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cache2vias|muxOut|DataOut[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|muxOut|DataOut[5]~1 .lut_mask = 16'hAAF0;
defparam \cache2vias|muxOut|DataOut[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cycloneii_lcell_comb \cache2vias|muxOut|DataOut[6]~2 (
// Equation(s):
// \cache2vias|muxOut|DataOut[6]~2_combout  = (\cache2vias|Equal0~0_combout  & (\cache2vias|v2|altsyncram_component|auto_generated|q_b [6])) # (!\cache2vias|Equal0~0_combout  & ((\cache2vias|v1|altsyncram_component|auto_generated|q_b [6])))

	.dataa(vcc),
	.datab(\cache2vias|Equal0~0_combout ),
	.datac(\cache2vias|v2|altsyncram_component|auto_generated|q_b [6]),
	.datad(\cache2vias|v1|altsyncram_component|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\cache2vias|muxOut|DataOut[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|muxOut|DataOut[6]~2 .lut_mask = 16'hF3C0;
defparam \cache2vias|muxOut|DataOut[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
cycloneii_lcell_comb \cache2vias|muxOut|DataOut[7]~3 (
// Equation(s):
// \cache2vias|muxOut|DataOut[7]~3_combout  = (\cache2vias|Equal0~0_combout  & (\cache2vias|v2|altsyncram_component|auto_generated|q_b [7])) # (!\cache2vias|Equal0~0_combout  & ((\cache2vias|v1|altsyncram_component|auto_generated|q_b [7])))

	.dataa(\cache2vias|v2|altsyncram_component|auto_generated|q_b [7]),
	.datab(\cache2vias|v1|altsyncram_component|auto_generated|q_b [7]),
	.datac(vcc),
	.datad(\cache2vias|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cache2vias|muxOut|DataOut[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|muxOut|DataOut[7]~3 .lut_mask = 16'hAACC;
defparam \cache2vias|muxOut|DataOut[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
cycloneii_lcell_comb \cache2vias|muxOut|DataOut[4]~0 (
// Equation(s):
// \cache2vias|muxOut|DataOut[4]~0_combout  = (\cache2vias|Equal0~0_combout  & (\cache2vias|v2|altsyncram_component|auto_generated|q_b [4])) # (!\cache2vias|Equal0~0_combout  & ((\cache2vias|v1|altsyncram_component|auto_generated|q_b [4])))

	.dataa(vcc),
	.datab(\cache2vias|v2|altsyncram_component|auto_generated|q_b [4]),
	.datac(\cache2vias|v1|altsyncram_component|auto_generated|q_b [4]),
	.datad(\cache2vias|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cache2vias|muxOut|DataOut[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache2vias|muxOut|DataOut[4]~0 .lut_mask = 16'hCCF0;
defparam \cache2vias|muxOut|DataOut[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N0
cycloneii_lcell_comb \h3|WideOr3~0 (
// Equation(s):
// \h3|WideOr3~0_combout  = (\cache2vias|muxOut|DataOut[5]~1_combout  & ((\cache2vias|muxOut|DataOut[6]~2_combout  & ((\cache2vias|muxOut|DataOut[4]~0_combout ))) # (!\cache2vias|muxOut|DataOut[6]~2_combout  & (\cache2vias|muxOut|DataOut[7]~3_combout  & 
// !\cache2vias|muxOut|DataOut[4]~0_combout )))) # (!\cache2vias|muxOut|DataOut[5]~1_combout  & (!\cache2vias|muxOut|DataOut[7]~3_combout  & (\cache2vias|muxOut|DataOut[6]~2_combout  $ (\cache2vias|muxOut|DataOut[4]~0_combout ))))

	.dataa(\cache2vias|muxOut|DataOut[5]~1_combout ),
	.datab(\cache2vias|muxOut|DataOut[6]~2_combout ),
	.datac(\cache2vias|muxOut|DataOut[7]~3_combout ),
	.datad(\cache2vias|muxOut|DataOut[4]~0_combout ),
	.cin(gnd),
	.combout(\h3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr3~0 .lut_mask = 16'h8924;
defparam \h3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N18
cycloneii_lcell_comb \h3|WideOr2~0 (
// Equation(s):
// \h3|WideOr2~0_combout  = (\cache2vias|muxOut|DataOut[5]~1_combout  & (((!\cache2vias|muxOut|DataOut[7]~3_combout  & \cache2vias|muxOut|DataOut[4]~0_combout )))) # (!\cache2vias|muxOut|DataOut[5]~1_combout  & ((\cache2vias|muxOut|DataOut[6]~2_combout  & 
// (!\cache2vias|muxOut|DataOut[7]~3_combout )) # (!\cache2vias|muxOut|DataOut[6]~2_combout  & ((\cache2vias|muxOut|DataOut[4]~0_combout )))))

	.dataa(\cache2vias|muxOut|DataOut[5]~1_combout ),
	.datab(\cache2vias|muxOut|DataOut[6]~2_combout ),
	.datac(\cache2vias|muxOut|DataOut[7]~3_combout ),
	.datad(\cache2vias|muxOut|DataOut[4]~0_combout ),
	.cin(gnd),
	.combout(\h3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr2~0 .lut_mask = 16'h1F04;
defparam \h3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N4
cycloneii_lcell_comb \h3|WideOr1~0 (
// Equation(s):
// \h3|WideOr1~0_combout  = (\cache2vias|muxOut|DataOut[5]~1_combout  & (!\cache2vias|muxOut|DataOut[7]~3_combout  & ((\cache2vias|muxOut|DataOut[4]~0_combout ) # (!\cache2vias|muxOut|DataOut[6]~2_combout )))) # (!\cache2vias|muxOut|DataOut[5]~1_combout  & 
// (\cache2vias|muxOut|DataOut[4]~0_combout  & (\cache2vias|muxOut|DataOut[6]~2_combout  $ (!\cache2vias|muxOut|DataOut[7]~3_combout ))))

	.dataa(\cache2vias|muxOut|DataOut[5]~1_combout ),
	.datab(\cache2vias|muxOut|DataOut[6]~2_combout ),
	.datac(\cache2vias|muxOut|DataOut[7]~3_combout ),
	.datad(\cache2vias|muxOut|DataOut[4]~0_combout ),
	.cin(gnd),
	.combout(\h3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr1~0 .lut_mask = 16'h4B02;
defparam \h3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N26
cycloneii_lcell_comb \h3|WideOr0~0 (
// Equation(s):
// \h3|WideOr0~0_combout  = (\cache2vias|muxOut|DataOut[4]~0_combout  & ((\cache2vias|muxOut|DataOut[7]~3_combout ) # (\cache2vias|muxOut|DataOut[5]~1_combout  $ (\cache2vias|muxOut|DataOut[6]~2_combout )))) # (!\cache2vias|muxOut|DataOut[4]~0_combout  & 
// ((\cache2vias|muxOut|DataOut[5]~1_combout ) # (\cache2vias|muxOut|DataOut[6]~2_combout  $ (\cache2vias|muxOut|DataOut[7]~3_combout ))))

	.dataa(\cache2vias|muxOut|DataOut[5]~1_combout ),
	.datab(\cache2vias|muxOut|DataOut[6]~2_combout ),
	.datac(\cache2vias|muxOut|DataOut[7]~3_combout ),
	.datad(\cache2vias|muxOut|DataOut[4]~0_combout ),
	.cin(gnd),
	.combout(\h3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \h3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[0]~I (
	.datain(\h4|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[0]));
// synopsys translate_off
defparam \HEX6[0]~I .input_async_reset = "none";
defparam \HEX6[0]~I .input_power_up = "low";
defparam \HEX6[0]~I .input_register_mode = "none";
defparam \HEX6[0]~I .input_sync_reset = "none";
defparam \HEX6[0]~I .oe_async_reset = "none";
defparam \HEX6[0]~I .oe_power_up = "low";
defparam \HEX6[0]~I .oe_register_mode = "none";
defparam \HEX6[0]~I .oe_sync_reset = "none";
defparam \HEX6[0]~I .operation_mode = "output";
defparam \HEX6[0]~I .output_async_reset = "none";
defparam \HEX6[0]~I .output_power_up = "low";
defparam \HEX6[0]~I .output_register_mode = "none";
defparam \HEX6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[1]~I (
	.datain(\h4|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[1]));
// synopsys translate_off
defparam \HEX6[1]~I .input_async_reset = "none";
defparam \HEX6[1]~I .input_power_up = "low";
defparam \HEX6[1]~I .input_register_mode = "none";
defparam \HEX6[1]~I .input_sync_reset = "none";
defparam \HEX6[1]~I .oe_async_reset = "none";
defparam \HEX6[1]~I .oe_power_up = "low";
defparam \HEX6[1]~I .oe_register_mode = "none";
defparam \HEX6[1]~I .oe_sync_reset = "none";
defparam \HEX6[1]~I .operation_mode = "output";
defparam \HEX6[1]~I .output_async_reset = "none";
defparam \HEX6[1]~I .output_power_up = "low";
defparam \HEX6[1]~I .output_register_mode = "none";
defparam \HEX6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[2]~I (
	.datain(\h4|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[2]));
// synopsys translate_off
defparam \HEX6[2]~I .input_async_reset = "none";
defparam \HEX6[2]~I .input_power_up = "low";
defparam \HEX6[2]~I .input_register_mode = "none";
defparam \HEX6[2]~I .input_sync_reset = "none";
defparam \HEX6[2]~I .oe_async_reset = "none";
defparam \HEX6[2]~I .oe_power_up = "low";
defparam \HEX6[2]~I .oe_register_mode = "none";
defparam \HEX6[2]~I .oe_sync_reset = "none";
defparam \HEX6[2]~I .operation_mode = "output";
defparam \HEX6[2]~I .output_async_reset = "none";
defparam \HEX6[2]~I .output_power_up = "low";
defparam \HEX6[2]~I .output_register_mode = "none";
defparam \HEX6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[3]~I (
	.datain(\h4|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[3]));
// synopsys translate_off
defparam \HEX6[3]~I .input_async_reset = "none";
defparam \HEX6[3]~I .input_power_up = "low";
defparam \HEX6[3]~I .input_register_mode = "none";
defparam \HEX6[3]~I .input_sync_reset = "none";
defparam \HEX6[3]~I .oe_async_reset = "none";
defparam \HEX6[3]~I .oe_power_up = "low";
defparam \HEX6[3]~I .oe_register_mode = "none";
defparam \HEX6[3]~I .oe_sync_reset = "none";
defparam \HEX6[3]~I .operation_mode = "output";
defparam \HEX6[3]~I .output_async_reset = "none";
defparam \HEX6[3]~I .output_power_up = "low";
defparam \HEX6[3]~I .output_register_mode = "none";
defparam \HEX6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[4]~I (
	.datain(\h4|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[4]));
// synopsys translate_off
defparam \HEX6[4]~I .input_async_reset = "none";
defparam \HEX6[4]~I .input_power_up = "low";
defparam \HEX6[4]~I .input_register_mode = "none";
defparam \HEX6[4]~I .input_sync_reset = "none";
defparam \HEX6[4]~I .oe_async_reset = "none";
defparam \HEX6[4]~I .oe_power_up = "low";
defparam \HEX6[4]~I .oe_register_mode = "none";
defparam \HEX6[4]~I .oe_sync_reset = "none";
defparam \HEX6[4]~I .operation_mode = "output";
defparam \HEX6[4]~I .output_async_reset = "none";
defparam \HEX6[4]~I .output_power_up = "low";
defparam \HEX6[4]~I .output_register_mode = "none";
defparam \HEX6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[5]~I (
	.datain(\h4|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[5]));
// synopsys translate_off
defparam \HEX6[5]~I .input_async_reset = "none";
defparam \HEX6[5]~I .input_power_up = "low";
defparam \HEX6[5]~I .input_register_mode = "none";
defparam \HEX6[5]~I .input_sync_reset = "none";
defparam \HEX6[5]~I .oe_async_reset = "none";
defparam \HEX6[5]~I .oe_power_up = "low";
defparam \HEX6[5]~I .oe_register_mode = "none";
defparam \HEX6[5]~I .oe_sync_reset = "none";
defparam \HEX6[5]~I .operation_mode = "output";
defparam \HEX6[5]~I .output_async_reset = "none";
defparam \HEX6[5]~I .output_power_up = "low";
defparam \HEX6[5]~I .output_register_mode = "none";
defparam \HEX6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[6]~I (
	.datain(!\h4|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[6]));
// synopsys translate_off
defparam \HEX6[6]~I .input_async_reset = "none";
defparam \HEX6[6]~I .input_power_up = "low";
defparam \HEX6[6]~I .input_register_mode = "none";
defparam \HEX6[6]~I .input_sync_reset = "none";
defparam \HEX6[6]~I .oe_async_reset = "none";
defparam \HEX6[6]~I .oe_power_up = "low";
defparam \HEX6[6]~I .oe_register_mode = "none";
defparam \HEX6[6]~I .oe_sync_reset = "none";
defparam \HEX6[6]~I .operation_mode = "output";
defparam \HEX6[6]~I .output_async_reset = "none";
defparam \HEX6[6]~I .output_power_up = "low";
defparam \HEX6[6]~I .output_register_mode = "none";
defparam \HEX6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[0]~I (
	.datain(\SW~combout [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[0]));
// synopsys translate_off
defparam \HEX7[0]~I .input_async_reset = "none";
defparam \HEX7[0]~I .input_power_up = "low";
defparam \HEX7[0]~I .input_register_mode = "none";
defparam \HEX7[0]~I .input_sync_reset = "none";
defparam \HEX7[0]~I .oe_async_reset = "none";
defparam \HEX7[0]~I .oe_power_up = "low";
defparam \HEX7[0]~I .oe_register_mode = "none";
defparam \HEX7[0]~I .oe_sync_reset = "none";
defparam \HEX7[0]~I .operation_mode = "output";
defparam \HEX7[0]~I .output_async_reset = "none";
defparam \HEX7[0]~I .output_power_up = "low";
defparam \HEX7[0]~I .output_register_mode = "none";
defparam \HEX7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[1]));
// synopsys translate_off
defparam \HEX7[1]~I .input_async_reset = "none";
defparam \HEX7[1]~I .input_power_up = "low";
defparam \HEX7[1]~I .input_register_mode = "none";
defparam \HEX7[1]~I .input_sync_reset = "none";
defparam \HEX7[1]~I .oe_async_reset = "none";
defparam \HEX7[1]~I .oe_power_up = "low";
defparam \HEX7[1]~I .oe_register_mode = "none";
defparam \HEX7[1]~I .oe_sync_reset = "none";
defparam \HEX7[1]~I .operation_mode = "output";
defparam \HEX7[1]~I .output_async_reset = "none";
defparam \HEX7[1]~I .output_power_up = "low";
defparam \HEX7[1]~I .output_register_mode = "none";
defparam \HEX7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[2]));
// synopsys translate_off
defparam \HEX7[2]~I .input_async_reset = "none";
defparam \HEX7[2]~I .input_power_up = "low";
defparam \HEX7[2]~I .input_register_mode = "none";
defparam \HEX7[2]~I .input_sync_reset = "none";
defparam \HEX7[2]~I .oe_async_reset = "none";
defparam \HEX7[2]~I .oe_power_up = "low";
defparam \HEX7[2]~I .oe_register_mode = "none";
defparam \HEX7[2]~I .oe_sync_reset = "none";
defparam \HEX7[2]~I .operation_mode = "output";
defparam \HEX7[2]~I .output_async_reset = "none";
defparam \HEX7[2]~I .output_power_up = "low";
defparam \HEX7[2]~I .output_register_mode = "none";
defparam \HEX7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[3]~I (
	.datain(\SW~combout [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[3]));
// synopsys translate_off
defparam \HEX7[3]~I .input_async_reset = "none";
defparam \HEX7[3]~I .input_power_up = "low";
defparam \HEX7[3]~I .input_register_mode = "none";
defparam \HEX7[3]~I .input_sync_reset = "none";
defparam \HEX7[3]~I .oe_async_reset = "none";
defparam \HEX7[3]~I .oe_power_up = "low";
defparam \HEX7[3]~I .oe_register_mode = "none";
defparam \HEX7[3]~I .oe_sync_reset = "none";
defparam \HEX7[3]~I .operation_mode = "output";
defparam \HEX7[3]~I .output_async_reset = "none";
defparam \HEX7[3]~I .output_power_up = "low";
defparam \HEX7[3]~I .output_register_mode = "none";
defparam \HEX7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[4]~I (
	.datain(\SW~combout [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[4]));
// synopsys translate_off
defparam \HEX7[4]~I .input_async_reset = "none";
defparam \HEX7[4]~I .input_power_up = "low";
defparam \HEX7[4]~I .input_register_mode = "none";
defparam \HEX7[4]~I .input_sync_reset = "none";
defparam \HEX7[4]~I .oe_async_reset = "none";
defparam \HEX7[4]~I .oe_power_up = "low";
defparam \HEX7[4]~I .oe_register_mode = "none";
defparam \HEX7[4]~I .oe_sync_reset = "none";
defparam \HEX7[4]~I .operation_mode = "output";
defparam \HEX7[4]~I .output_async_reset = "none";
defparam \HEX7[4]~I .output_power_up = "low";
defparam \HEX7[4]~I .output_register_mode = "none";
defparam \HEX7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[5]~I (
	.datain(\SW~combout [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[5]));
// synopsys translate_off
defparam \HEX7[5]~I .input_async_reset = "none";
defparam \HEX7[5]~I .input_power_up = "low";
defparam \HEX7[5]~I .input_register_mode = "none";
defparam \HEX7[5]~I .input_sync_reset = "none";
defparam \HEX7[5]~I .oe_async_reset = "none";
defparam \HEX7[5]~I .oe_power_up = "low";
defparam \HEX7[5]~I .oe_register_mode = "none";
defparam \HEX7[5]~I .oe_sync_reset = "none";
defparam \HEX7[5]~I .operation_mode = "output";
defparam \HEX7[5]~I .output_async_reset = "none";
defparam \HEX7[5]~I .output_power_up = "low";
defparam \HEX7[5]~I .output_register_mode = "none";
defparam \HEX7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[6]));
// synopsys translate_off
defparam \HEX7[6]~I .input_async_reset = "none";
defparam \HEX7[6]~I .input_power_up = "low";
defparam \HEX7[6]~I .input_register_mode = "none";
defparam \HEX7[6]~I .input_sync_reset = "none";
defparam \HEX7[6]~I .oe_async_reset = "none";
defparam \HEX7[6]~I .oe_power_up = "low";
defparam \HEX7[6]~I .oe_register_mode = "none";
defparam \HEX7[6]~I .oe_sync_reset = "none";
defparam \HEX7[6]~I .operation_mode = "output";
defparam \HEX7[6]~I .output_async_reset = "none";
defparam \HEX7[6]~I .output_power_up = "low";
defparam \HEX7[6]~I .output_register_mode = "none";
defparam \HEX7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[0]~I (
	.datain(\h2|WideOr6~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[1]~I (
	.datain(\h2|WideOr5~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[2]~I (
	.datain(\h2|WideOr4~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[3]~I (
	.datain(\h2|WideOr3~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[4]~I (
	.datain(\h2|WideOr2~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[5]~I (
	.datain(\h2|WideOr1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[6]~I (
	.datain(!\h2|WideOr0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[0]~I (
	.datain(\h3|WideOr6~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[1]~I (
	.datain(\h3|WideOr5~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[2]~I (
	.datain(\h3|WideOr4~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[3]~I (
	.datain(\h3|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[4]~I (
	.datain(\h3|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[5]~I (
	.datain(\h3|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[6]~I (
	.datain(!\h3|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(\SW~combout [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(\SW~combout [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(\SW~combout [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(\SW~combout [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(\SW~combout [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(\SW~combout [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(\SW~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(\SW~combout [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(\SW~combout [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(\SW~combout [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[10]~I (
	.datain(\SW~combout [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[10]));
// synopsys translate_off
defparam \LEDR[10]~I .input_async_reset = "none";
defparam \LEDR[10]~I .input_power_up = "low";
defparam \LEDR[10]~I .input_register_mode = "none";
defparam \LEDR[10]~I .input_sync_reset = "none";
defparam \LEDR[10]~I .oe_async_reset = "none";
defparam \LEDR[10]~I .oe_power_up = "low";
defparam \LEDR[10]~I .oe_register_mode = "none";
defparam \LEDR[10]~I .oe_sync_reset = "none";
defparam \LEDR[10]~I .operation_mode = "output";
defparam \LEDR[10]~I .output_async_reset = "none";
defparam \LEDR[10]~I .output_power_up = "low";
defparam \LEDR[10]~I .output_register_mode = "none";
defparam \LEDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[11]~I (
	.datain(\SW~combout [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[11]));
// synopsys translate_off
defparam \LEDR[11]~I .input_async_reset = "none";
defparam \LEDR[11]~I .input_power_up = "low";
defparam \LEDR[11]~I .input_register_mode = "none";
defparam \LEDR[11]~I .input_sync_reset = "none";
defparam \LEDR[11]~I .oe_async_reset = "none";
defparam \LEDR[11]~I .oe_power_up = "low";
defparam \LEDR[11]~I .oe_register_mode = "none";
defparam \LEDR[11]~I .oe_sync_reset = "none";
defparam \LEDR[11]~I .operation_mode = "output";
defparam \LEDR[11]~I .output_async_reset = "none";
defparam \LEDR[11]~I .output_power_up = "low";
defparam \LEDR[11]~I .output_register_mode = "none";
defparam \LEDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[12]~I (
	.datain(\SW~combout [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[12]));
// synopsys translate_off
defparam \LEDR[12]~I .input_async_reset = "none";
defparam \LEDR[12]~I .input_power_up = "low";
defparam \LEDR[12]~I .input_register_mode = "none";
defparam \LEDR[12]~I .input_sync_reset = "none";
defparam \LEDR[12]~I .oe_async_reset = "none";
defparam \LEDR[12]~I .oe_power_up = "low";
defparam \LEDR[12]~I .oe_register_mode = "none";
defparam \LEDR[12]~I .oe_sync_reset = "none";
defparam \LEDR[12]~I .operation_mode = "output";
defparam \LEDR[12]~I .output_async_reset = "none";
defparam \LEDR[12]~I .output_power_up = "low";
defparam \LEDR[12]~I .output_register_mode = "none";
defparam \LEDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[13]~I (
	.datain(\SW~combout [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[13]));
// synopsys translate_off
defparam \LEDR[13]~I .input_async_reset = "none";
defparam \LEDR[13]~I .input_power_up = "low";
defparam \LEDR[13]~I .input_register_mode = "none";
defparam \LEDR[13]~I .input_sync_reset = "none";
defparam \LEDR[13]~I .oe_async_reset = "none";
defparam \LEDR[13]~I .oe_power_up = "low";
defparam \LEDR[13]~I .oe_register_mode = "none";
defparam \LEDR[13]~I .oe_sync_reset = "none";
defparam \LEDR[13]~I .operation_mode = "output";
defparam \LEDR[13]~I .output_async_reset = "none";
defparam \LEDR[13]~I .output_power_up = "low";
defparam \LEDR[13]~I .output_register_mode = "none";
defparam \LEDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[14]~I (
	.datain(\SW~combout [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[14]));
// synopsys translate_off
defparam \LEDR[14]~I .input_async_reset = "none";
defparam \LEDR[14]~I .input_power_up = "low";
defparam \LEDR[14]~I .input_register_mode = "none";
defparam \LEDR[14]~I .input_sync_reset = "none";
defparam \LEDR[14]~I .oe_async_reset = "none";
defparam \LEDR[14]~I .oe_power_up = "low";
defparam \LEDR[14]~I .oe_register_mode = "none";
defparam \LEDR[14]~I .oe_sync_reset = "none";
defparam \LEDR[14]~I .operation_mode = "output";
defparam \LEDR[14]~I .output_async_reset = "none";
defparam \LEDR[14]~I .output_power_up = "low";
defparam \LEDR[14]~I .output_register_mode = "none";
defparam \LEDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[15]~I (
	.datain(\SW~combout [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[15]));
// synopsys translate_off
defparam \LEDR[15]~I .input_async_reset = "none";
defparam \LEDR[15]~I .input_power_up = "low";
defparam \LEDR[15]~I .input_register_mode = "none";
defparam \LEDR[15]~I .input_sync_reset = "none";
defparam \LEDR[15]~I .oe_async_reset = "none";
defparam \LEDR[15]~I .oe_power_up = "low";
defparam \LEDR[15]~I .oe_register_mode = "none";
defparam \LEDR[15]~I .oe_sync_reset = "none";
defparam \LEDR[15]~I .operation_mode = "output";
defparam \LEDR[15]~I .output_async_reset = "none";
defparam \LEDR[15]~I .output_power_up = "low";
defparam \LEDR[15]~I .output_register_mode = "none";
defparam \LEDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[16]~I (
	.datain(\SW~combout [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[16]));
// synopsys translate_off
defparam \LEDR[16]~I .input_async_reset = "none";
defparam \LEDR[16]~I .input_power_up = "low";
defparam \LEDR[16]~I .input_register_mode = "none";
defparam \LEDR[16]~I .input_sync_reset = "none";
defparam \LEDR[16]~I .oe_async_reset = "none";
defparam \LEDR[16]~I .oe_power_up = "low";
defparam \LEDR[16]~I .oe_register_mode = "none";
defparam \LEDR[16]~I .oe_sync_reset = "none";
defparam \LEDR[16]~I .operation_mode = "output";
defparam \LEDR[16]~I .output_async_reset = "none";
defparam \LEDR[16]~I .output_power_up = "low";
defparam \LEDR[16]~I .output_register_mode = "none";
defparam \LEDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[17]~I (
	.datain(\SW~combout [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[17]));
// synopsys translate_off
defparam \LEDR[17]~I .input_async_reset = "none";
defparam \LEDR[17]~I .input_power_up = "low";
defparam \LEDR[17]~I .input_register_mode = "none";
defparam \LEDR[17]~I .input_sync_reset = "none";
defparam \LEDR[17]~I .oe_async_reset = "none";
defparam \LEDR[17]~I .oe_power_up = "low";
defparam \LEDR[17]~I .oe_register_mode = "none";
defparam \LEDR[17]~I .oe_sync_reset = "none";
defparam \LEDR[17]~I .operation_mode = "output";
defparam \LEDR[17]~I .output_async_reset = "none";
defparam \LEDR[17]~I .output_power_up = "low";
defparam \LEDR[17]~I .output_register_mode = "none";
defparam \LEDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[8]));
// synopsys translate_off
defparam \LEDG[8]~I .input_async_reset = "none";
defparam \LEDG[8]~I .input_power_up = "low";
defparam \LEDG[8]~I .input_register_mode = "none";
defparam \LEDG[8]~I .input_sync_reset = "none";
defparam \LEDG[8]~I .oe_async_reset = "none";
defparam \LEDG[8]~I .oe_power_up = "low";
defparam \LEDG[8]~I .oe_register_mode = "none";
defparam \LEDG[8]~I .oe_sync_reset = "none";
defparam \LEDG[8]~I .operation_mode = "output";
defparam \LEDG[8]~I .output_async_reset = "none";
defparam \LEDG[8]~I .output_power_up = "low";
defparam \LEDG[8]~I .output_register_mode = "none";
defparam \LEDG[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[9]));
// synopsys translate_off
defparam \LEDG[9]~I .input_async_reset = "none";
defparam \LEDG[9]~I .input_power_up = "low";
defparam \LEDG[9]~I .input_register_mode = "none";
defparam \LEDG[9]~I .input_sync_reset = "none";
defparam \LEDG[9]~I .oe_async_reset = "none";
defparam \LEDG[9]~I .oe_power_up = "low";
defparam \LEDG[9]~I .oe_register_mode = "none";
defparam \LEDG[9]~I .oe_sync_reset = "none";
defparam \LEDG[9]~I .operation_mode = "output";
defparam \LEDG[9]~I .output_async_reset = "none";
defparam \LEDG[9]~I .output_power_up = "low";
defparam \LEDG[9]~I .output_register_mode = "none";
defparam \LEDG[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[10]));
// synopsys translate_off
defparam \LEDG[10]~I .input_async_reset = "none";
defparam \LEDG[10]~I .input_power_up = "low";
defparam \LEDG[10]~I .input_register_mode = "none";
defparam \LEDG[10]~I .input_sync_reset = "none";
defparam \LEDG[10]~I .oe_async_reset = "none";
defparam \LEDG[10]~I .oe_power_up = "low";
defparam \LEDG[10]~I .oe_register_mode = "none";
defparam \LEDG[10]~I .oe_sync_reset = "none";
defparam \LEDG[10]~I .operation_mode = "output";
defparam \LEDG[10]~I .output_async_reset = "none";
defparam \LEDG[10]~I .output_power_up = "low";
defparam \LEDG[10]~I .output_register_mode = "none";
defparam \LEDG[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[11]));
// synopsys translate_off
defparam \LEDG[11]~I .input_async_reset = "none";
defparam \LEDG[11]~I .input_power_up = "low";
defparam \LEDG[11]~I .input_register_mode = "none";
defparam \LEDG[11]~I .input_sync_reset = "none";
defparam \LEDG[11]~I .oe_async_reset = "none";
defparam \LEDG[11]~I .oe_power_up = "low";
defparam \LEDG[11]~I .oe_register_mode = "none";
defparam \LEDG[11]~I .oe_sync_reset = "none";
defparam \LEDG[11]~I .operation_mode = "output";
defparam \LEDG[11]~I .output_async_reset = "none";
defparam \LEDG[11]~I .output_power_up = "low";
defparam \LEDG[11]~I .output_register_mode = "none";
defparam \LEDG[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[12]));
// synopsys translate_off
defparam \LEDG[12]~I .input_async_reset = "none";
defparam \LEDG[12]~I .input_power_up = "low";
defparam \LEDG[12]~I .input_register_mode = "none";
defparam \LEDG[12]~I .input_sync_reset = "none";
defparam \LEDG[12]~I .oe_async_reset = "none";
defparam \LEDG[12]~I .oe_power_up = "low";
defparam \LEDG[12]~I .oe_register_mode = "none";
defparam \LEDG[12]~I .oe_sync_reset = "none";
defparam \LEDG[12]~I .operation_mode = "output";
defparam \LEDG[12]~I .output_async_reset = "none";
defparam \LEDG[12]~I .output_power_up = "low";
defparam \LEDG[12]~I .output_register_mode = "none";
defparam \LEDG[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[13]));
// synopsys translate_off
defparam \LEDG[13]~I .input_async_reset = "none";
defparam \LEDG[13]~I .input_power_up = "low";
defparam \LEDG[13]~I .input_register_mode = "none";
defparam \LEDG[13]~I .input_sync_reset = "none";
defparam \LEDG[13]~I .oe_async_reset = "none";
defparam \LEDG[13]~I .oe_power_up = "low";
defparam \LEDG[13]~I .oe_register_mode = "none";
defparam \LEDG[13]~I .oe_sync_reset = "none";
defparam \LEDG[13]~I .operation_mode = "output";
defparam \LEDG[13]~I .output_async_reset = "none";
defparam \LEDG[13]~I .output_power_up = "low";
defparam \LEDG[13]~I .output_register_mode = "none";
defparam \LEDG[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[14]));
// synopsys translate_off
defparam \LEDG[14]~I .input_async_reset = "none";
defparam \LEDG[14]~I .input_power_up = "low";
defparam \LEDG[14]~I .input_register_mode = "none";
defparam \LEDG[14]~I .input_sync_reset = "none";
defparam \LEDG[14]~I .oe_async_reset = "none";
defparam \LEDG[14]~I .oe_power_up = "low";
defparam \LEDG[14]~I .oe_register_mode = "none";
defparam \LEDG[14]~I .oe_sync_reset = "none";
defparam \LEDG[14]~I .operation_mode = "output";
defparam \LEDG[14]~I .output_async_reset = "none";
defparam \LEDG[14]~I .output_power_up = "low";
defparam \LEDG[14]~I .output_register_mode = "none";
defparam \LEDG[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[15]));
// synopsys translate_off
defparam \LEDG[15]~I .input_async_reset = "none";
defparam \LEDG[15]~I .input_power_up = "low";
defparam \LEDG[15]~I .input_register_mode = "none";
defparam \LEDG[15]~I .input_sync_reset = "none";
defparam \LEDG[15]~I .oe_async_reset = "none";
defparam \LEDG[15]~I .oe_power_up = "low";
defparam \LEDG[15]~I .oe_register_mode = "none";
defparam \LEDG[15]~I .oe_sync_reset = "none";
defparam \LEDG[15]~I .operation_mode = "output";
defparam \LEDG[15]~I .output_async_reset = "none";
defparam \LEDG[15]~I .output_power_up = "low";
defparam \LEDG[15]~I .output_register_mode = "none";
defparam \LEDG[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[16]));
// synopsys translate_off
defparam \LEDG[16]~I .input_async_reset = "none";
defparam \LEDG[16]~I .input_power_up = "low";
defparam \LEDG[16]~I .input_register_mode = "none";
defparam \LEDG[16]~I .input_sync_reset = "none";
defparam \LEDG[16]~I .oe_async_reset = "none";
defparam \LEDG[16]~I .oe_power_up = "low";
defparam \LEDG[16]~I .oe_register_mode = "none";
defparam \LEDG[16]~I .oe_sync_reset = "none";
defparam \LEDG[16]~I .operation_mode = "output";
defparam \LEDG[16]~I .output_async_reset = "none";
defparam \LEDG[16]~I .output_power_up = "low";
defparam \LEDG[16]~I .output_register_mode = "none";
defparam \LEDG[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[17]));
// synopsys translate_off
defparam \LEDG[17]~I .input_async_reset = "none";
defparam \LEDG[17]~I .input_power_up = "low";
defparam \LEDG[17]~I .input_register_mode = "none";
defparam \LEDG[17]~I .input_sync_reset = "none";
defparam \LEDG[17]~I .oe_async_reset = "none";
defparam \LEDG[17]~I .oe_power_up = "low";
defparam \LEDG[17]~I .oe_register_mode = "none";
defparam \LEDG[17]~I .oe_sync_reset = "none";
defparam \LEDG[17]~I .operation_mode = "output";
defparam \LEDG[17]~I .output_async_reset = "none";
defparam \LEDG[17]~I .output_power_up = "low";
defparam \LEDG[17]~I .output_register_mode = "none";
defparam \LEDG[17]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
