{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697604271223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697604271223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 22:44:31 2023 " "Processing started: Tue Oct 17 22:44:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697604271223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604271223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BuscaMinas -c BuscaMinas " "Command: quartus_map --read_settings_files=on --write_settings_files=off BuscaMinas -c BuscaMinas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604271223 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697604271595 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697604271595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "listarandom_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file listarandom_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 listaRandom_tb " "Found entity 1: listaRandom_tb" {  } { { "listaRandom_tb.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/listaRandom_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697604277978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604277978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_testbench " "Found entity 1: VGA_testbench" {  } { { "VGA_testbench.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/VGA_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697604277980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604277980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_controller " "Found entity 1: video_controller" {  } { { "video_controller.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/video_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697604277982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604277982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_pll " "Found entity 1: VGA_pll" {  } { { "VGA_pll.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/VGA_pll.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697604277983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604277983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincronizador_vertical.sv 1 1 " "Found 1 design units, including 1 entities, in source file sincronizador_vertical.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sincronizador_vertical " "Found entity 1: sincronizador_vertical" {  } { { "sincronizador_vertical.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/sincronizador_vertical.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697604277984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604277984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincronizador_horizontal.sv 1 1 " "Found 1 design units, including 1 entities, in source file sincronizador_horizontal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sincronizador_horizontal " "Found entity 1: sincronizador_horizontal" {  } { { "sincronizador_horizontal.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/sincronizador_horizontal.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697604277986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604277986 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "switch_binary_encoder.sv(9) " "Verilog HDL information at switch_binary_encoder.sv(9): always construct contains both blocking and non-blocking assignments" {  } { { "switch_binary_encoder.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/switch_binary_encoder.sv" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697604277987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_binary_encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file switch_binary_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switch_binary_encoder " "Found entity 1: switch_binary_encoder" {  } { { "switch_binary_encoder.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/switch_binary_encoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697604277987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604277987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz.sv 1 1 " "Found 1 design units, including 1 entities, in source file matriz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matriz " "Found entity 1: matriz" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697604277989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604277989 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BuscarYAsignar.sv(19) " "Verilog HDL information at BuscarYAsignar.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "BuscarYAsignar.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscarYAsignar.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697604277990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buscaryasignar.sv 1 1 " "Found 1 design units, including 1 entities, in source file buscaryasignar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BuscarYAsignar " "Found entity 1: BuscarYAsignar" {  } { { "BuscarYAsignar.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscarYAsignar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697604277990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604277990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file matriz_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_tb " "Found entity 1: matriz_tb" {  } { { "matriz_tb.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697604277991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604277991 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "recibirMovimiento.sv(12) " "Verilog HDL information at recibirMovimiento.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "recibirMovimiento.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/recibirMovimiento.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697604277993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recibirmovimiento.sv 1 1 " "Found 1 design units, including 1 entities, in source file recibirmovimiento.sv" { { "Info" "ISGN_ENTITY_NAME" "1 recibirMovimiento " "Found entity 1: recibirMovimiento" {  } { { "recibirMovimiento.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/recibirMovimiento.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697604277993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604277993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recibirmovimiento_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file recibirmovimiento_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 recibirMovimiento_tb " "Found entity 1: recibirMovimiento_tb" {  } { { "recibirMovimiento_tb.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/recibirMovimiento_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697604277994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604277994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697604277996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604277996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkmatrixvalue.sv 1 1 " "Found 1 design units, including 1 entities, in source file checkmatrixvalue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CheckMatrixValue " "Found entity 1: CheckMatrixValue" {  } { { "CheckMatrixValue.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/CheckMatrixValue.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697604277997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604277997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkmatrixvalue_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file checkmatrixvalue_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CheckMatrixValue_tb " "Found entity 1: CheckMatrixValue_tb" {  } { { "CheckMatrixValue_tb.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/CheckMatrixValue_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697604277998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604277998 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "BuscaMinas.sv(103) " "Verilog HDL syntax warning at BuscaMinas.sv(103): extra block comment delimiter characters /* within block comment" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 103 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1697604278000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buscaminas.sv 1 1 " "Found 1 design units, including 1 entities, in source file buscaminas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BuscaMinas " "Found entity 1: BuscaMinas" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697604278000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278000 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "listaRandom.sv(20) " "Verilog HDL information at listaRandom.sv(20): always construct contains both blocking and non-blocking assignments" {  } { { "listaRandom.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/listaRandom.sv" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697604278001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "listarandom.sv 1 1 " "Found 1 design units, including 1 entities, in source file listarandom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 listaRandom " "Found entity 1: listaRandom" {  } { { "listaRandom.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/listaRandom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697604278001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buscaminas_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file buscaminas_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BuscaMinas_tb " "Found entity 1: BuscaMinas_tb" {  } { { "BuscaMinas_tb.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697604278003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buscaryasignar_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file buscaryasignar_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BuscarYAsignar_tb " "Found entity 1: BuscarYAsignar_tb" {  } { { "BuscarYAsignar_tb.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscarYAsignar_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697604278004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278004 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "switch_cantidad_bombas.sv(10) " "Verilog HDL information at switch_cantidad_bombas.sv(10): always construct contains both blocking and non-blocking assignments" {  } { { "switch_cantidad_bombas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/switch_cantidad_bombas.sv" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697604278005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_cantidad_bombas.sv 1 1 " "Found 1 design units, including 1 entities, in source file switch_cantidad_bombas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switch_cantidad_bombas " "Found entity 1: switch_cantidad_bombas" {  } { { "switch_cantidad_bombas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/switch_cantidad_bombas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697604278006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278006 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bombasAdyacentes.sv(17) " "Verilog HDL information at bombasAdyacentes.sv(17): always construct contains both blocking and non-blocking assignments" {  } { { "bombasAdyacentes.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/bombasAdyacentes.sv" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697604278007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bombasadyacentes.sv 1 1 " "Found 1 design units, including 1 entities, in source file bombasadyacentes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bombasAdyacentes " "Found entity 1: bombasAdyacentes" {  } { { "bombasAdyacentes.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/bombasAdyacentes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697604278007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bombasadyacentes_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file bombasadyacentes_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bombasAdyacentes_tb " "Found entity 1: bombasAdyacentes_tb" {  } { { "bombasAdyacentes_tb.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/bombasAdyacentes_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697604278009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/comparador.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697604278010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/seg7.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697604278011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278011 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BuscaMinas " "Elaborating entity \"BuscaMinas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697604278038 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "matrizResultante BuscaMinas.sv(17) " "Verilog HDL or VHDL warning at BuscaMinas.sv(17): object \"matrizResultante\" assigned a value but never read" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697604278041 "|BuscaMinas_tb|BuscaMinas:uut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "red BuscaMinas.sv(7) " "Output port \"red\" at BuscaMinas.sv(7) has no driver" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697604278041 "|BuscaMinas_tb|BuscaMinas:uut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "green BuscaMinas.sv(8) " "Output port \"green\" at BuscaMinas.sv(8) has no driver" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697604278041 "|BuscaMinas_tb|BuscaMinas:uut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "blue BuscaMinas.sv(9) " "Output port \"blue\" at BuscaMinas.sv(9) has no driver" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697604278041 "|BuscaMinas_tb|BuscaMinas:uut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "h_sync BuscaMinas.sv(5) " "Output port \"h_sync\" at BuscaMinas.sv(5) has no driver" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697604278041 "|BuscaMinas_tb|BuscaMinas:uut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "v_sync BuscaMinas.sv(6) " "Output port \"v_sync\" at BuscaMinas.sv(6) has no driver" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697604278041 "|BuscaMinas_tb|BuscaMinas:uut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk_25MHz BuscaMinas.sv(10) " "Output port \"clk_25MHz\" at BuscaMinas.sv(10) has no driver" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697604278041 "|BuscaMinas_tb|BuscaMinas:uut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sync_n BuscaMinas.sv(11) " "Output port \"sync_n\" at BuscaMinas.sv(11) has no driver" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697604278041 "|BuscaMinas_tb|BuscaMinas:uut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "blank_n BuscaMinas.sv(12) " "Output port \"blank_n\" at BuscaMinas.sv(12) has no driver" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697604278041 "|BuscaMinas_tb|BuscaMinas:uut"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrizResultante " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrizResultante\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697604278041 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrizPrincipal " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrizPrincipal\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697604278041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz matriz:moduloMatriz " "Elaborating entity \"matriz\" for hierarchy \"matriz:moduloMatriz\"" {  } { { "BuscaMinas.sv" "moduloMatriz" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697604278041 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[0\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[0\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278044 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[0\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[0\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278044 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[0\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[0\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278044 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[0\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[0\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278044 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[0\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[0\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278044 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[0\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[0\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278044 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[0\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[0\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278044 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[0\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[0\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278044 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[0\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[0\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278044 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[1\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[1\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278044 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[1\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[1\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278044 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[1\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[1\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278044 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[1\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[1\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278044 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[1\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[1\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278044 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[1\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[1\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278044 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[1\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[1\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278044 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[1\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[1\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278044 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[1\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[1\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278044 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[2\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[2\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278044 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[2\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[2\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278044 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[2\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[2\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278044 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[2\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[2\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278044 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[2\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[2\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278044 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[2\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[2\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278044 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[2\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[2\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278044 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[2\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[2\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[2\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[2\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[3\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[3\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[3\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[3\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[3\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[3\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[3\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[3\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[3\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[3\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[3\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[3\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[3\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[3\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[3\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[3\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[3\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[3\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[4\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[4\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[4\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[4\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[4\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[4\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[4\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[4\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[4\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[4\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[4\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[4\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[4\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[4\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[4\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[4\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[4\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[4\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[5\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[5\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[5\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[5\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[5\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[5\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[5\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[5\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[5\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[5\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[5\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[5\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[5\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[5\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[5\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[5\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[5\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[5\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[6\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[6\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[6\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[6\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[6\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[6\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[6\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[6\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[6\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[6\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[6\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[6\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[6\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[6\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[6\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[6\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[6\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[6\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[7\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[7\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[7\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[7\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[7\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[7\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[7\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[7\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[7\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[7\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[7\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[7\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[7\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[7\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[7\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[7\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[7\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[0\]\[7\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278045 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[0\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[0\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[0\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[0\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[0\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[0\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[0\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[0\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[0\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[0\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[0\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[0\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[0\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[0\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[0\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[0\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[0\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[0\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[1\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[1\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[1\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[1\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[1\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[1\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[1\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[1\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[1\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[1\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[1\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[1\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[1\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[1\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[1\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[1\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[1\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[1\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[2\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[2\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[2\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[2\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[2\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[2\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[2\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[2\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[2\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[2\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[2\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[2\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[2\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[2\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[2\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[2\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[2\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[2\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[3\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[3\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[3\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[3\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[3\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[3\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[3\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[3\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[3\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[3\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[3\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[3\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[3\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[3\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[3\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[3\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[3\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[3\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[4\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[4\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[4\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[4\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[4\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[4\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[4\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[4\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[4\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[4\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[4\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[4\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[4\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[4\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[4\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[4\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278046 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[4\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[4\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[5\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[5\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[5\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[5\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[5\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[5\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[5\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[5\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[5\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[5\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[5\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[5\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[5\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[5\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[5\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[5\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[5\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[5\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[6\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[6\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[6\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[6\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[6\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[6\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[6\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[6\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[6\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[6\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[6\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[6\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[6\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[6\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[6\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[6\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[6\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[6\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[7\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[7\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[7\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[7\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[7\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[7\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[7\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[7\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[7\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[7\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[7\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[7\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[7\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[7\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[7\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[7\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[7\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[1\]\[7\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[0\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[0\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[0\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[0\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[0\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[0\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[0\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[0\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[0\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[0\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[0\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[0\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[0\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[0\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[0\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[0\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[0\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[0\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[1\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[1\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[1\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[1\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[1\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[1\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[1\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[1\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[1\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[1\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[1\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[1\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278047 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[1\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[1\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[1\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[1\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[1\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[1\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[2\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[2\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[2\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[2\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[2\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[2\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[2\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[2\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[2\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[2\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[2\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[2\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[2\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[2\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[2\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[2\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[2\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[2\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[3\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[3\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[3\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[3\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[3\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[3\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[3\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[3\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[3\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[3\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[3\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[3\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[3\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[3\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[3\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[3\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[3\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[3\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[4\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[4\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[4\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[4\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[4\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[4\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[4\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[4\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[4\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[4\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[4\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[4\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[4\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[4\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[4\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[4\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[4\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[4\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[5\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[5\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[5\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[5\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[5\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[5\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[5\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[5\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[5\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[5\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[5\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[5\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[5\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[5\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[5\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[5\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[5\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[5\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[6\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[6\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[6\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[6\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[6\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[6\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[6\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[6\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[6\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[6\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[6\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[6\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[6\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[6\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[6\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[6\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278048 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[6\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[6\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[7\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[7\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[7\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[7\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[7\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[7\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[7\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[7\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[7\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[7\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[7\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[7\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[7\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[7\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[7\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[7\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[7\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[2\]\[7\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[0\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[0\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[0\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[0\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[0\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[0\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[0\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[0\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[0\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[0\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[0\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[0\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[0\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[0\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[0\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[0\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[0\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[0\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[1\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[1\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[1\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[1\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[1\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[1\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[1\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[1\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[1\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[1\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[1\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[1\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[1\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[1\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[1\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[1\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[1\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[1\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[2\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[2\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[2\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[2\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[2\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[2\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[2\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[2\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[2\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[2\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[2\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[2\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[2\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[2\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[2\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[2\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[2\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[2\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[3\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[3\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[3\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[3\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[3\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[3\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[3\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[3\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[3\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[3\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[3\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[3\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278049 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[3\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[3\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[3\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[3\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[3\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[3\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[4\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[4\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[4\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[4\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[4\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[4\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[4\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[4\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[4\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[4\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[4\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[4\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[4\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[4\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[4\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[4\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[4\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[4\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[5\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[5\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[5\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[5\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[5\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[5\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[5\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[5\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[5\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[5\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[5\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[5\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[5\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[5\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[5\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[5\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[5\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[5\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[6\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[6\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[6\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[6\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[6\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[6\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[6\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[6\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[6\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[6\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[6\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[6\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[6\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[6\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[6\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[6\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[6\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[6\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[7\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[7\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[7\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[7\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[7\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[7\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[7\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[7\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[7\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[7\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[7\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[7\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[7\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[7\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[7\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[7\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[7\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[3\]\[7\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[0\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[0\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[0\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[0\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[0\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[0\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[0\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[0\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[0\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[0\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[0\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[0\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278050 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[0\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[0\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[0\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[0\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[0\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[0\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[1\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[1\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[1\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[1\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[1\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[1\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[1\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[1\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[1\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[1\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[1\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[1\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[1\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[1\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[1\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[1\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[1\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[1\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[2\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[2\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[2\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[2\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[2\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[2\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[2\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[2\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[2\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[2\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[2\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[2\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[2\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[2\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[2\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[2\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[2\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[2\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[3\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[3\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[3\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[3\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[3\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[3\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[3\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[3\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[3\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[3\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[3\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[3\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[3\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[3\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[3\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[3\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[3\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[3\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[4\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[4\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[4\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[4\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[4\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[4\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[4\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[4\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[4\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[4\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[4\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[4\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[4\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[4\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[4\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[4\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[4\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[4\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[5\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[5\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[5\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[5\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[5\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[5\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[5\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[5\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[5\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[5\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[5\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[5\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[5\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[5\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[5\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[5\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278051 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[5\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[5\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[6\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[6\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[6\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[6\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[6\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[6\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[6\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[6\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[6\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[6\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[6\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[6\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[6\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[6\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[6\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[6\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[6\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[6\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[7\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[7\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[7\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[7\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[7\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[7\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[7\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[7\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[7\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[7\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[7\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[7\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[7\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[7\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[7\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[7\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[7\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[4\]\[7\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[0\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[0\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[0\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[0\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[0\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[0\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[0\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[0\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[0\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[0\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[0\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[0\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[0\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[0\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[0\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[0\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[0\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[0\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[1\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[1\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[1\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[1\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[1\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[1\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[1\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[1\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[1\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[1\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[1\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[1\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[1\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[1\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[1\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[1\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[1\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[1\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[2\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[2\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[2\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[2\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[2\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[2\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[2\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[2\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[2\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[2\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[2\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[2\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[2\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[2\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[2\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[2\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[2\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[2\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278052 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[3\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[3\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[3\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[3\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[3\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[3\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[3\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[3\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[3\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[3\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[3\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[3\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[3\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[3\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[3\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[3\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[3\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[3\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[4\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[4\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[4\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[4\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[4\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[4\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[4\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[4\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[4\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[4\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[4\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[4\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[4\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[4\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[4\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[4\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[4\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[4\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[5\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[5\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[5\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[5\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[5\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[5\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[5\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[5\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[5\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[5\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[5\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[5\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[5\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[5\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[5\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[5\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[5\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[5\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[6\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[6\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[6\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[6\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[6\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[6\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[6\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[6\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[6\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[6\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[6\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[6\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[6\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[6\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[6\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[6\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[6\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[6\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[7\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[7\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[7\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[7\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[7\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[7\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[7\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[7\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[7\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[7\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[7\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[7\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[7\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[7\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278053 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[7\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[7\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[7\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[5\]\[7\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[0\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[0\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[0\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[0\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[0\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[0\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[0\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[0\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[0\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[0\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[0\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[0\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[0\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[0\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[0\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[0\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[0\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[0\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[1\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[1\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[1\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[1\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[1\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[1\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[1\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[1\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[1\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[1\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[1\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[1\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[1\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[1\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[1\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[1\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[1\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[1\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[2\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[2\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[2\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[2\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[2\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[2\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[2\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[2\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[2\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[2\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[2\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[2\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[2\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[2\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[2\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[2\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[2\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[2\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[3\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[3\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[3\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[3\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[3\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[3\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[3\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[3\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[3\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[3\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[3\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[3\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[3\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[3\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[3\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[3\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[3\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[3\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[4\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[4\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[4\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[4\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[4\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[4\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[4\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[4\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[4\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[4\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[4\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[4\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[4\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[4\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278054 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[4\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[4\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[4\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[4\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[5\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[5\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[5\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[5\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[5\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[5\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[5\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[5\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[5\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[5\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[5\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[5\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[5\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[5\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[5\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[5\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[5\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[5\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[6\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[6\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[6\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[6\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[6\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[6\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[6\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[6\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[6\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[6\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[6\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[6\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[6\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[6\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[6\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[6\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[6\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[6\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[7\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[7\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[7\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[7\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[7\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[7\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[7\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[7\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[7\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[7\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[7\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[7\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[7\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[7\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[7\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[7\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[7\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[6\]\[7\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[0\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[0\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[0\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[0\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[0\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[0\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[0\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[0\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[0\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[0\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[0\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[0\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[0\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[0\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[0\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[0\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[0\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[0\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[1\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[1\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[1\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[1\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[1\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[1\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[1\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[1\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[1\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[1\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[1\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[1\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[1\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[1\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[1\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[1\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[1\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[1\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278055 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[2\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[2\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[2\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[2\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[2\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[2\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[2\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[2\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[2\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[2\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[2\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[2\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[2\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[2\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[2\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[2\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[2\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[2\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[3\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[3\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[3\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[3\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[3\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[3\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[3\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[3\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[3\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[3\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[3\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[3\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[3\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[3\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[3\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[3\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[3\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[3\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[4\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[4\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[4\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[4\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[4\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[4\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[4\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[4\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[4\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[4\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[4\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[4\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[4\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[4\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[4\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[4\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[4\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[4\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[5\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[5\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[5\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[5\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[5\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[5\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[5\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[5\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[5\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[5\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[5\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[5\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[5\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[5\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[5\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[5\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[5\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[5\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[6\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[6\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[6\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[6\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[6\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[6\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[6\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[6\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[6\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[6\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[6\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[6\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[6\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[6\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[6\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[6\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[6\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[6\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[7\]\[0\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[7\]\[0\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278056 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[7\]\[1\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[7\]\[1\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278057 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[7\]\[2\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[7\]\[2\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278057 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[7\]\[3\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[7\]\[3\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278057 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[7\]\[4\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[7\]\[4\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278057 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[7\]\[5\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[7\]\[5\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278057 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[7\]\[6\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[7\]\[6\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278057 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[7\]\[7\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[7\]\[7\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278057 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[7\]\[8\] matriz.sv(10) " "Inferred latch for \"matrix\[7\]\[7\]\[8\]\" at matriz.sv(10)" {  } { { "matriz.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278057 "|BuscaMinas|matriz:moduloMatriz"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697604278057 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697604278057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_cantidad_bombas switch_cantidad_bombas:switchBombas " "Elaborating entity \"switch_cantidad_bombas\" for hierarchy \"switch_cantidad_bombas:switchBombas\"" {  } { { "BuscaMinas.sv" "switchBombas" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697604278058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "listaRandom listaRandom:random " "Elaborating entity \"listaRandom\" for hierarchy \"listaRandom:random\"" {  } { { "BuscaMinas.sv" "random" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697604278058 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 listaRandom.sv(25) " "Verilog HDL assignment warning at listaRandom.sv(25): truncated value with size 32 to match size of target (16)" {  } { { "listaRandom.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/listaRandom.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697604278087 "|BuscaMinas|listaRandom:random"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrizPrincipal " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrizPrincipal\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697604278087 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrizResultado " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrizResultado\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697604278087 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrizPrincipal " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrizPrincipal\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697604278087 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrizResultado " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrizResultado\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697604278087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:displays " "Elaborating entity \"seg7\" for hierarchy \"seg7:displays\"" {  } { { "BuscaMinas.sv" "displays" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697604278089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:maquinita " "Elaborating entity \"FSM\" for hierarchy \"FSM:maquinita\"" {  } { { "BuscaMinas.sv" "maquinita" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697604278090 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "h_sync GND " "Pin \"h_sync\" is stuck at GND" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697604278670 "|BuscaMinas|h_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "v_sync GND " "Pin \"v_sync\" is stuck at GND" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697604278670 "|BuscaMinas|v_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697604278670 "|BuscaMinas|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[1\] GND " "Pin \"red\[1\]\" is stuck at GND" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697604278670 "|BuscaMinas|red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[2\] GND " "Pin \"red\[2\]\" is stuck at GND" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697604278670 "|BuscaMinas|red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[3\] GND " "Pin \"red\[3\]\" is stuck at GND" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697604278670 "|BuscaMinas|red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[4\] GND " "Pin \"red\[4\]\" is stuck at GND" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697604278670 "|BuscaMinas|red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[5\] GND " "Pin \"red\[5\]\" is stuck at GND" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697604278670 "|BuscaMinas|red[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[6\] GND " "Pin \"red\[6\]\" is stuck at GND" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697604278670 "|BuscaMinas|red[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[7\] GND " "Pin \"red\[7\]\" is stuck at GND" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697604278670 "|BuscaMinas|red[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697604278670 "|BuscaMinas|green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[1\] GND " "Pin \"green\[1\]\" is stuck at GND" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697604278670 "|BuscaMinas|green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[2\] GND " "Pin \"green\[2\]\" is stuck at GND" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697604278670 "|BuscaMinas|green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[3\] GND " "Pin \"green\[3\]\" is stuck at GND" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697604278670 "|BuscaMinas|green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[4\] GND " "Pin \"green\[4\]\" is stuck at GND" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697604278670 "|BuscaMinas|green[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[5\] GND " "Pin \"green\[5\]\" is stuck at GND" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697604278670 "|BuscaMinas|green[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[6\] GND " "Pin \"green\[6\]\" is stuck at GND" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697604278670 "|BuscaMinas|green[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[7\] GND " "Pin \"green\[7\]\" is stuck at GND" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697604278670 "|BuscaMinas|green[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[0\] GND " "Pin \"blue\[0\]\" is stuck at GND" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697604278670 "|BuscaMinas|blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[1\] GND " "Pin \"blue\[1\]\" is stuck at GND" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697604278670 "|BuscaMinas|blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[2\] GND " "Pin \"blue\[2\]\" is stuck at GND" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697604278670 "|BuscaMinas|blue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[3\] GND " "Pin \"blue\[3\]\" is stuck at GND" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697604278670 "|BuscaMinas|blue[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[4\] GND " "Pin \"blue\[4\]\" is stuck at GND" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697604278670 "|BuscaMinas|blue[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[5\] GND " "Pin \"blue\[5\]\" is stuck at GND" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697604278670 "|BuscaMinas|blue[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[6\] GND " "Pin \"blue\[6\]\" is stuck at GND" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697604278670 "|BuscaMinas|blue[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[7\] GND " "Pin \"blue\[7\]\" is stuck at GND" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697604278670 "|BuscaMinas|blue[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "clk_25MHz GND " "Pin \"clk_25MHz\" is stuck at GND" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697604278670 "|BuscaMinas|clk_25MHz"} { "Warning" "WMLS_MLS_STUCK_PIN" "sync_n GND " "Pin \"sync_n\" is stuck at GND" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697604278670 "|BuscaMinas|sync_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "blank_n GND " "Pin \"blank_n\" is stuck at GND" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697604278670 "|BuscaMinas|blank_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "siete_seg1\[1\] GND " "Pin \"siete_seg1\[1\]\" is stuck at GND" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697604278670 "|BuscaMinas|siete_seg1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1697604278670 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697604278728 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697604278865 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/output_files/BuscaMinas.map.smsg " "Generated suppressed messages file C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/output_files/BuscaMinas.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604278921 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697604279098 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697604279098 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697604279123 "|BuscaMinas|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "BuscaMinas.sv" "" { Text "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697604279123 "|BuscaMinas|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1697604279123 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697604279123 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697604279123 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697604279123 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697604279123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697604279156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 17 22:44:39 2023 " "Processing ended: Tue Oct 17 22:44:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697604279156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697604279156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697604279156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697604279156 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1697604280275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697604280276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 22:44:39 2023 " "Processing started: Tue Oct 17 22:44:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697604280276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1697604280276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BuscaMinas -c BuscaMinas " "Command: quartus_fit --read_settings_files=off --write_settings_files=off BuscaMinas -c BuscaMinas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1697604280276 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1697604280369 ""}
{ "Info" "0" "" "Project  = BuscaMinas" {  } {  } 0 0 "Project  = BuscaMinas" 0 0 "Fitter" 0 0 1697604280369 ""}
{ "Info" "0" "" "Revision = BuscaMinas" {  } {  } 0 0 "Revision = BuscaMinas" 0 0 "Fitter" 0 0 1697604280369 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1697604280467 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1697604280467 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BuscaMinas 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"BuscaMinas\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1697604280473 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1697604280513 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1697604280513 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1697604280830 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1697604280849 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1697604280967 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1697604289687 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697604289726 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1697604289728 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1697604289728 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1697604289729 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1697604289729 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1697604289729 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1697604289729 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1697604289729 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1697604289729 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1697604289729 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697604289762 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BuscaMinas.sdc " "Synopsys Design Constraints File file not found: 'BuscaMinas.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1697604294597 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1697604294597 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1697604294598 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1697604294598 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1697604294598 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1697604294598 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1697604294599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1697604294601 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1697604294688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:11 " "Fitter placement preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697604305279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1697604306842 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1697604307121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697604307121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1697604307860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1697604311100 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1697604311100 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1697604311297 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1697604311297 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1697604311297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697604311301 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1697604312434 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1697604312464 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1697604312787 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1697604312787 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1697604313095 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697604315316 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/output_files/BuscaMinas.fit.smsg " "Generated suppressed messages file C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/output_files/BuscaMinas.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1697604315644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6690 " "Peak virtual memory: 6690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697604316030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 17 22:45:16 2023 " "Processing ended: Tue Oct 17 22:45:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697604316030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697604316030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697604316030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1697604316030 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1697604316990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697604316990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 22:45:16 2023 " "Processing started: Tue Oct 17 22:45:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697604316990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1697604316990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BuscaMinas -c BuscaMinas " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BuscaMinas -c BuscaMinas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1697604316990 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1697604317575 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1697604321722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697604322090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 17 22:45:22 2023 " "Processing ended: Tue Oct 17 22:45:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697604322090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697604322090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697604322090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1697604322090 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1697604322701 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1697604323207 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697604323208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 22:45:22 2023 " "Processing started: Tue Oct 17 22:45:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697604323208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1697604323208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BuscaMinas -c BuscaMinas " "Command: quartus_sta BuscaMinas -c BuscaMinas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1697604323208 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1697604323306 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1697604323777 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1697604323777 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697604323813 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697604323814 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BuscaMinas.sdc " "Synopsys Design Constraints File file not found: 'BuscaMinas.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1697604324250 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1697604324250 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1697604324250 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1697604324250 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1697604324251 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1697604324251 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1697604324251 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1697604324257 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1697604324258 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697604324260 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697604324275 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697604324278 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697604324284 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697604324287 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697604324293 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1697604324296 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1697604324321 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1697604324843 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1697604324874 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1697604324874 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1697604324874 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1697604324875 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697604324876 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697604324885 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697604324888 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697604324896 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697604324898 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697604324906 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1697604324910 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1697604325033 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1697604325465 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1697604325495 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1697604325495 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1697604325495 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1697604325495 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697604325498 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697604325505 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697604325507 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697604325514 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697604325515 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1697604325525 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1697604325641 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1697604325641 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1697604325641 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1697604325642 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697604325644 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697604325651 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697604325653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697604325661 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697604325662 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697604327003 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697604327004 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5144 " "Peak virtual memory: 5144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697604327057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 17 22:45:27 2023 " "Processing ended: Tue Oct 17 22:45:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697604327057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697604327057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697604327057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1697604327057 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1697604328024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697604328024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 22:45:27 2023 " "Processing started: Tue Oct 17 22:45:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697604328024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1697604328024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off BuscaMinas -c BuscaMinas " "Command: quartus_eda --read_settings_files=off --write_settings_files=off BuscaMinas -c BuscaMinas" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1697604328024 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1697604328765 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BuscaMinas.svo C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/simulation/modelsim/ simulation " "Generated file BuscaMinas.svo in folder \"C:/Users/XPC/Documents/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1697604328799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697604328830 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 17 22:45:28 2023 " "Processing ended: Tue Oct 17 22:45:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697604328830 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697604328830 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697604328830 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1697604328830 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 59 s " "Quartus Prime Full Compilation was successful. 0 errors, 59 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1697604329478 ""}
