Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Mar 13 14:55:15 2023
| Host         : Ravi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  258         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (258)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1833)
5. checking no_input_delay (17)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (258)
--------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: SSG_DISP/CathMod/s_clk_500_reg/Q (HIGH)

 There are 245 register/latch pins with no clock driven by root clock pin: clk_50_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1833)
---------------------------------------------------
 There are 1833 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.231        0.000                      0                   42        0.265        0.000                      0                   42        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.231        0.000                      0                   42        0.265        0.000                      0                   42        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 2.087ns (40.264%)  route 3.096ns (59.736%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X50Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.645     6.256    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X51Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.836 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.836    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.950    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.064    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.398 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.832     8.230    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.303     8.533 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.354    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X52Y2          LUT5 (Prop_lut5_I2_O)        0.124     9.478 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.799    10.277    SSG_DISP/CathMod/clear
    SLICE_X50Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.452    14.793    SSG_DISP/CathMod/CLK
    SLICE_X50Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X50Y5          FDRE (Setup_fdre_C_R)       -0.524    14.508    SSG_DISP/CathMod/clk_div_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 2.087ns (40.264%)  route 3.096ns (59.736%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X50Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.645     6.256    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X51Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.836 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.836    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.950    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.064    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.398 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.832     8.230    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.303     8.533 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.354    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X52Y2          LUT5 (Prop_lut5_I2_O)        0.124     9.478 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.799    10.277    SSG_DISP/CathMod/clear
    SLICE_X50Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.452    14.793    SSG_DISP/CathMod/CLK
    SLICE_X50Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X50Y5          FDRE (Setup_fdre_C_R)       -0.524    14.508    SSG_DISP/CathMod/clk_div_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 2.087ns (40.264%)  route 3.096ns (59.736%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X50Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.645     6.256    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X51Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.836 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.836    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.950    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.064    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.398 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.832     8.230    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.303     8.533 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.354    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X52Y2          LUT5 (Prop_lut5_I2_O)        0.124     9.478 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.799    10.277    SSG_DISP/CathMod/clear
    SLICE_X50Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.452    14.793    SSG_DISP/CathMod/CLK
    SLICE_X50Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X50Y5          FDRE (Setup_fdre_C_R)       -0.524    14.508    SSG_DISP/CathMod/clk_div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 2.087ns (40.264%)  route 3.096ns (59.736%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X50Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.645     6.256    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X51Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.836 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.836    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.950    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.064    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.398 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.832     8.230    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.303     8.533 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.354    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X52Y2          LUT5 (Prop_lut5_I2_O)        0.124     9.478 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.799    10.277    SSG_DISP/CathMod/clear
    SLICE_X50Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.452    14.793    SSG_DISP/CathMod/CLK
    SLICE_X50Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X50Y5          FDRE (Setup_fdre_C_R)       -0.524    14.508    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 2.087ns (41.397%)  route 2.954ns (58.603%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X50Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.645     6.256    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X51Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.836 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.836    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.950    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.064    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.398 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.832     8.230    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.303     8.533 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.354    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X52Y2          LUT5 (Prop_lut5_I2_O)        0.124     9.478 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.657    10.135    SSG_DISP/CathMod/clear
    SLICE_X50Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.452    14.793    SSG_DISP/CathMod/CLK
    SLICE_X50Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X50Y4          FDRE (Setup_fdre_C_R)       -0.524    14.508    SSG_DISP/CathMod/clk_div_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -10.135    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 2.087ns (41.397%)  route 2.954ns (58.603%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X50Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.645     6.256    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X51Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.836 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.836    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.950    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.064    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.398 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.832     8.230    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.303     8.533 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.354    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X52Y2          LUT5 (Prop_lut5_I2_O)        0.124     9.478 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.657    10.135    SSG_DISP/CathMod/clear
    SLICE_X50Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.452    14.793    SSG_DISP/CathMod/CLK
    SLICE_X50Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X50Y4          FDRE (Setup_fdre_C_R)       -0.524    14.508    SSG_DISP/CathMod/clk_div_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -10.135    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 2.087ns (41.397%)  route 2.954ns (58.603%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X50Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.645     6.256    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X51Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.836 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.836    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.950    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.064    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.398 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.832     8.230    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.303     8.533 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.354    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X52Y2          LUT5 (Prop_lut5_I2_O)        0.124     9.478 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.657    10.135    SSG_DISP/CathMod/clear
    SLICE_X50Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.452    14.793    SSG_DISP/CathMod/CLK
    SLICE_X50Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X50Y4          FDRE (Setup_fdre_C_R)       -0.524    14.508    SSG_DISP/CathMod/clk_div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -10.135    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 2.087ns (41.397%)  route 2.954ns (58.603%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X50Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.645     6.256    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X51Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.836 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.836    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.950    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.064    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.398 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.832     8.230    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.303     8.533 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.354    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X52Y2          LUT5 (Prop_lut5_I2_O)        0.124     9.478 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.657    10.135    SSG_DISP/CathMod/clear
    SLICE_X50Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.452    14.793    SSG_DISP/CathMod/CLK
    SLICE_X50Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X50Y4          FDRE (Setup_fdre_C_R)       -0.524    14.508    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -10.135    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 2.087ns (42.531%)  route 2.820ns (57.469%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X50Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.645     6.256    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X51Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.836 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.836    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.950    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.064    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.398 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.832     8.230    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.303     8.533 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.354    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X52Y2          LUT5 (Prop_lut5_I2_O)        0.124     9.478 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.522    10.000    SSG_DISP/CathMod/clear
    SLICE_X50Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.453    14.794    SSG_DISP/CathMod/CLK
    SLICE_X50Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X50Y2          FDRE (Setup_fdre_C_R)       -0.524    14.509    SSG_DISP/CathMod/clk_div_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                         -10.000    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 2.087ns (42.531%)  route 2.820ns (57.469%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X50Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.645     6.256    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X51Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.836 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.836    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.950    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.064    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.398 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.832     8.230    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.303     8.533 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.354    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X52Y2          LUT5 (Prop_lut5_I2_O)        0.124     9.478 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.522    10.000    SSG_DISP/CathMod/clear
    SLICE_X50Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.453    14.794    SSG_DISP/CathMod/CLK
    SLICE_X50Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X50Y2          FDRE (Setup_fdre_C_R)       -0.524    14.509    SSG_DISP/CathMod/clk_div_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                         -10.000    
  -------------------------------------------------------------------
                         slack                                  4.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.566     1.449    SSG_DISP/CathMod/CLK
    SLICE_X50Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y3          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  SSG_DISP/CathMod/clk_div_counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.739    SSG_DISP/CathMod/clk_div_counter_reg[10]
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.849 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.849    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_5
    SLICE_X50Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.837     1.964    SSG_DISP/CathMod/CLK
    SLICE_X50Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X50Y3          FDRE (Hold_fdre_C_D)         0.134     1.583    SSG_DISP/CathMod/clk_div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.566     1.449    SSG_DISP/CathMod/CLK
    SLICE_X50Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  SSG_DISP/CathMod/clk_div_counter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.739    SSG_DISP/CathMod/clk_div_counter_reg[14]
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.849 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.849    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_5
    SLICE_X50Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.837     1.964    SSG_DISP/CathMod/CLK
    SLICE_X50Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X50Y4          FDRE (Hold_fdre_C_D)         0.134     1.583    SSG_DISP/CathMod/clk_div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.566     1.449    SSG_DISP/CathMod/CLK
    SLICE_X50Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  SSG_DISP/CathMod/clk_div_counter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.739    SSG_DISP/CathMod/clk_div_counter_reg[18]
    SLICE_X50Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.849 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.849    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_5
    SLICE_X50Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.837     1.964    SSG_DISP/CathMod/CLK
    SLICE_X50Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X50Y5          FDRE (Hold_fdre_C_D)         0.134     1.583    SSG_DISP/CathMod/clk_div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.567     1.450    SSG_DISP/CathMod/CLK
    SLICE_X50Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.740    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.850 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.850    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_5
    SLICE_X50Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.838     1.965    SSG_DISP/CathMod/CLK
    SLICE_X50Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X50Y1          FDRE (Hold_fdre_C_D)         0.134     1.584    SSG_DISP/CathMod/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_50_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_50_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_50_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clk_50_reg/Q
                         net (fo=2, routed)           0.185     1.772    clk_50
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.817 r  clk_50_i_1/O
                         net (fo=1, routed)           0.000     1.817    clk_50_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk_50_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_50_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    clk_50_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/s_clk_500_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/s_clk_500_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.876%)  route 0.202ns (49.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.567     1.450    SSG_DISP/CathMod/CLK
    SLICE_X52Y2          FDRE                                         r  SSG_DISP/CathMod/s_clk_500_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y2          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  SSG_DISP/CathMod/s_clk_500_reg/Q
                         net (fo=14, routed)          0.202     1.816    SSG_DISP/CathMod/s_clk_500
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  SSG_DISP/CathMod/s_clk_500_i_1/O
                         net (fo=1, routed)           0.000     1.861    SSG_DISP/CathMod/s_clk_500_i_1_n_0
    SLICE_X52Y2          FDRE                                         r  SSG_DISP/CathMod/s_clk_500_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.838     1.965    SSG_DISP/CathMod/CLK
    SLICE_X52Y2          FDRE                                         r  SSG_DISP/CathMod/s_clk_500_reg/C
                         clock pessimism             -0.515     1.450    
    SLICE_X52Y2          FDRE (Hold_fdre_C_D)         0.120     1.570    SSG_DISP/CathMod/s_clk_500_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.566     1.449    SSG_DISP/CathMod/CLK
    SLICE_X50Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y3          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  SSG_DISP/CathMod/clk_div_counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.739    SSG_DISP/CathMod/clk_div_counter_reg[10]
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.885 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_4
    SLICE_X50Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.837     1.964    SSG_DISP/CathMod/CLK
    SLICE_X50Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X50Y3          FDRE (Hold_fdre_C_D)         0.134     1.583    SSG_DISP/CathMod/clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.566     1.449    SSG_DISP/CathMod/CLK
    SLICE_X50Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  SSG_DISP/CathMod/clk_div_counter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.739    SSG_DISP/CathMod/clk_div_counter_reg[14]
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.885 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_4
    SLICE_X50Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.837     1.964    SSG_DISP/CathMod/CLK
    SLICE_X50Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X50Y4          FDRE (Hold_fdre_C_D)         0.134     1.583    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.566     1.449    SSG_DISP/CathMod/CLK
    SLICE_X50Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  SSG_DISP/CathMod/clk_div_counter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.739    SSG_DISP/CathMod/clk_div_counter_reg[18]
    SLICE_X50Y5          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.885 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_4
    SLICE_X50Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.837     1.964    SSG_DISP/CathMod/CLK
    SLICE_X50Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X50Y5          FDRE (Hold_fdre_C_D)         0.134     1.583    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.567     1.450    SSG_DISP/CathMod/CLK
    SLICE_X50Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.740    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.886 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.886    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_4
    SLICE_X50Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.838     1.965    SSG_DISP/CathMod/CLK
    SLICE_X50Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X50Y1          FDRE (Hold_fdre_C_D)         0.134     1.584    SSG_DISP/CathMod/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_50_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y1    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y3    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y3    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y4    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y4    SSG_DISP/CathMod/clk_div_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y4    SSG_DISP/CathMod/clk_div_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y4    SSG_DISP/CathMod/clk_div_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y5    SSG_DISP/CathMod/clk_div_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y1    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y1    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y3    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y3    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y3    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y3    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y4    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y4    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y1    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y1    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y3    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y3    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y3    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y3    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y4    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y4    SSG_DISP/CathMod/clk_div_counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1860 Endpoints
Min Delay          1860 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/memory/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/memory/memory_reg_bram_10/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.883ns  (logic 4.752ns (16.453%)  route 24.131ns (83.547%))
  Logic Levels:           12  (LUT2=2 LUT4=1 LUT5=2 LUT6=5 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1                     0.000     0.000 r  CPU/memory/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      2.454     2.454 r  CPU/memory/memory_reg_bram_3/DOBDO[24]
                         net (fo=1, routed)           2.333     4.787    CPU/memory/memory_reg_bram_3_n_43
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.911 r  CPU/memory/ram_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.982     5.892    CPU/memory/ram_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.016 r  CPU/memory/ram_reg_r2_0_31_0_5_i_1/O
                         net (fo=38, routed)          2.901     8.917    CPU/regfile/ram_reg_r2_0_31_0_5/ADDRA4
    SLICE_X34Y10         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.116     9.033 r  CPU/regfile/ram_reg_r2_0_31_0_5/RAMA/O
                         net (fo=27, routed)          1.167    10.200    CPU/memory/DIADI[0]
    SLICE_X40Y12         LUT6 (Prop_lut6_I2_O)        0.328    10.528 r  CPU/memory/ALU_Out0_carry_i_13/O
                         net (fo=63, routed)          2.678    13.206    CPU/memory/srcB[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.150    13.356 r  CPU/memory/memory_reg_bram_0_i_112/O
                         net (fo=15, routed)          2.521    15.877    CPU/memory/memory_reg_bram_0_i_112_n_0
    SLICE_X50Y7          LUT2 (Prop_lut2_I1_O)        0.354    16.231 f  CPU/memory/memory_mux_sel_a_pos_3_i_8/O
                         net (fo=31, routed)          2.748    18.979    CPU/memory/memory_mux_sel_a_pos_3_i_8_n_0
    SLICE_X54Y20         LUT5 (Prop_lut5_I0_O)        0.348    19.327 f  CPU/memory/ram_reg_r1_0_31_24_29_i_26/O
                         net (fo=1, routed)           0.835    20.162    CPU/memory/ram_reg_r1_0_31_24_29_i_26_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I0_O)        0.124    20.286 f  CPU/memory/ram_reg_r1_0_31_24_29_i_10/O
                         net (fo=3, routed)           1.881    22.167    CPU/memory/IOBUS_addr[24]
    SLICE_X35Y21         LUT4 (Prop_lut4_I0_O)        0.152    22.319 f  CPU/memory/memory_reg_bram_0_i_154/O
                         net (fo=31, routed)          2.069    24.388    CPU/memory/memory_reg_bram_0_i_154_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I4_O)        0.326    24.714 r  CPU/memory/memory_reg_bram_0_i_89/O
                         net (fo=16, routed)          2.902    27.616    CPU/memory/p_0_in_0[0]
    SLICE_X49Y26         LUT5 (Prop_lut5_I4_O)        0.152    27.768 r  CPU/memory/memory_reg_bram_10_i_6/O
                         net (fo=1, routed)           1.114    28.883    CPU/memory/memory_reg_bram_10_i_6_n_0
    RAMB36_X1Y2          RAMB36E1                                     r  CPU/memory/memory_reg_bram_10/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/memory/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/memory/memory_reg_bram_11/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.804ns  (logic 4.752ns (16.498%)  route 24.052ns (83.502%))
  Logic Levels:           12  (LUT2=2 LUT4=1 LUT5=2 LUT6=5 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1                     0.000     0.000 r  CPU/memory/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      2.454     2.454 r  CPU/memory/memory_reg_bram_3/DOBDO[24]
                         net (fo=1, routed)           2.333     4.787    CPU/memory/memory_reg_bram_3_n_43
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.911 r  CPU/memory/ram_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.982     5.892    CPU/memory/ram_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.016 r  CPU/memory/ram_reg_r2_0_31_0_5_i_1/O
                         net (fo=38, routed)          2.901     8.917    CPU/regfile/ram_reg_r2_0_31_0_5/ADDRA4
    SLICE_X34Y10         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.116     9.033 r  CPU/regfile/ram_reg_r2_0_31_0_5/RAMA/O
                         net (fo=27, routed)          1.167    10.200    CPU/memory/DIADI[0]
    SLICE_X40Y12         LUT6 (Prop_lut6_I2_O)        0.328    10.528 r  CPU/memory/ALU_Out0_carry_i_13/O
                         net (fo=63, routed)          2.678    13.206    CPU/memory/srcB[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.150    13.356 r  CPU/memory/memory_reg_bram_0_i_112/O
                         net (fo=15, routed)          2.521    15.877    CPU/memory/memory_reg_bram_0_i_112_n_0
    SLICE_X50Y7          LUT2 (Prop_lut2_I1_O)        0.354    16.231 f  CPU/memory/memory_mux_sel_a_pos_3_i_8/O
                         net (fo=31, routed)          2.748    18.979    CPU/memory/memory_mux_sel_a_pos_3_i_8_n_0
    SLICE_X54Y20         LUT5 (Prop_lut5_I0_O)        0.348    19.327 f  CPU/memory/ram_reg_r1_0_31_24_29_i_26/O
                         net (fo=1, routed)           0.835    20.162    CPU/memory/ram_reg_r1_0_31_24_29_i_26_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I0_O)        0.124    20.286 f  CPU/memory/ram_reg_r1_0_31_24_29_i_10/O
                         net (fo=3, routed)           1.881    22.167    CPU/memory/IOBUS_addr[24]
    SLICE_X35Y21         LUT4 (Prop_lut4_I0_O)        0.152    22.319 f  CPU/memory/memory_reg_bram_0_i_154/O
                         net (fo=31, routed)          1.620    23.939    CPU/memory/memory_reg_bram_0_i_154_n_0
    SLICE_X30Y11         LUT6 (Prop_lut6_I4_O)        0.326    24.265 r  CPU/memory/memory_reg_bram_0_i_86/O
                         net (fo=16, routed)          3.756    28.021    CPU/memory/p_0_in_0[24]
    SLICE_X58Y7          LUT5 (Prop_lut5_I4_O)        0.152    28.173 r  CPU/memory/memory_reg_bram_11_i_3/O
                         net (fo=1, routed)           0.631    28.804    CPU/memory/memory_reg_bram_11_i_3_n_0
    RAMB36_X2Y1          RAMB36E1                                     r  CPU/memory/memory_reg_bram_11/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/memory/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/memory/memory_reg_bram_1/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.708ns  (logic 4.752ns (16.553%)  route 23.956ns (83.447%))
  Logic Levels:           12  (LUT2=2 LUT4=2 LUT5=1 LUT6=5 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1                     0.000     0.000 r  CPU/memory/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      2.454     2.454 r  CPU/memory/memory_reg_bram_3/DOBDO[24]
                         net (fo=1, routed)           2.333     4.787    CPU/memory/memory_reg_bram_3_n_43
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.911 r  CPU/memory/ram_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.982     5.892    CPU/memory/ram_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.016 r  CPU/memory/ram_reg_r2_0_31_0_5_i_1/O
                         net (fo=38, routed)          2.901     8.917    CPU/regfile/ram_reg_r2_0_31_0_5/ADDRA4
    SLICE_X34Y10         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.116     9.033 r  CPU/regfile/ram_reg_r2_0_31_0_5/RAMA/O
                         net (fo=27, routed)          1.167    10.200    CPU/memory/DIADI[0]
    SLICE_X40Y12         LUT6 (Prop_lut6_I2_O)        0.328    10.528 r  CPU/memory/ALU_Out0_carry_i_13/O
                         net (fo=63, routed)          2.678    13.206    CPU/memory/srcB[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.150    13.356 r  CPU/memory/memory_reg_bram_0_i_112/O
                         net (fo=15, routed)          2.521    15.877    CPU/memory/memory_reg_bram_0_i_112_n_0
    SLICE_X50Y7          LUT2 (Prop_lut2_I1_O)        0.354    16.231 f  CPU/memory/memory_mux_sel_a_pos_3_i_8/O
                         net (fo=31, routed)          2.748    18.979    CPU/memory/memory_mux_sel_a_pos_3_i_8_n_0
    SLICE_X54Y20         LUT5 (Prop_lut5_I0_O)        0.348    19.327 f  CPU/memory/ram_reg_r1_0_31_24_29_i_26/O
                         net (fo=1, routed)           0.835    20.162    CPU/memory/ram_reg_r1_0_31_24_29_i_26_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I0_O)        0.124    20.286 f  CPU/memory/ram_reg_r1_0_31_24_29_i_10/O
                         net (fo=3, routed)           1.881    22.167    CPU/memory/IOBUS_addr[24]
    SLICE_X35Y21         LUT4 (Prop_lut4_I0_O)        0.152    22.319 f  CPU/memory/memory_reg_bram_0_i_154/O
                         net (fo=31, routed)          1.620    23.939    CPU/memory/memory_reg_bram_0_i_154_n_0
    SLICE_X30Y11         LUT6 (Prop_lut6_I4_O)        0.326    24.265 r  CPU/memory/memory_reg_bram_0_i_86/O
                         net (fo=16, routed)          3.464    27.729    CPU/memory/p_0_in_0[24]
    SLICE_X49Y26         LUT4 (Prop_lut4_I3_O)        0.152    27.881 r  CPU/memory/memory_reg_bram_1_i_3/O
                         net (fo=1, routed)           0.827    28.708    CPU/memory/memory_reg_bram_1_i_3_n_0
    RAMB36_X2Y5          RAMB36E1                                     r  CPU/memory/memory_reg_bram_1/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/memory/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/memory/memory_reg_bram_4/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.607ns  (logic 4.724ns (16.513%)  route 23.883ns (83.487%))
  Logic Levels:           12  (LUT2=2 LUT4=1 LUT5=2 LUT6=5 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1                     0.000     0.000 r  CPU/memory/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      2.454     2.454 r  CPU/memory/memory_reg_bram_3/DOBDO[24]
                         net (fo=1, routed)           2.333     4.787    CPU/memory/memory_reg_bram_3_n_43
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.911 r  CPU/memory/ram_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.982     5.892    CPU/memory/ram_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.016 r  CPU/memory/ram_reg_r2_0_31_0_5_i_1/O
                         net (fo=38, routed)          2.901     8.917    CPU/regfile/ram_reg_r2_0_31_0_5/ADDRA4
    SLICE_X34Y10         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.116     9.033 r  CPU/regfile/ram_reg_r2_0_31_0_5/RAMA/O
                         net (fo=27, routed)          1.167    10.200    CPU/memory/DIADI[0]
    SLICE_X40Y12         LUT6 (Prop_lut6_I2_O)        0.328    10.528 r  CPU/memory/ALU_Out0_carry_i_13/O
                         net (fo=63, routed)          2.678    13.206    CPU/memory/srcB[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.150    13.356 r  CPU/memory/memory_reg_bram_0_i_112/O
                         net (fo=15, routed)          2.521    15.877    CPU/memory/memory_reg_bram_0_i_112_n_0
    SLICE_X50Y7          LUT2 (Prop_lut2_I1_O)        0.354    16.231 f  CPU/memory/memory_mux_sel_a_pos_3_i_8/O
                         net (fo=31, routed)          2.748    18.979    CPU/memory/memory_mux_sel_a_pos_3_i_8_n_0
    SLICE_X54Y20         LUT5 (Prop_lut5_I0_O)        0.348    19.327 f  CPU/memory/ram_reg_r1_0_31_24_29_i_26/O
                         net (fo=1, routed)           0.835    20.162    CPU/memory/ram_reg_r1_0_31_24_29_i_26_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I0_O)        0.124    20.286 f  CPU/memory/ram_reg_r1_0_31_24_29_i_10/O
                         net (fo=3, routed)           1.881    22.167    CPU/memory/IOBUS_addr[24]
    SLICE_X35Y21         LUT4 (Prop_lut4_I0_O)        0.152    22.319 f  CPU/memory/memory_reg_bram_0_i_154/O
                         net (fo=31, routed)          2.069    24.388    CPU/memory/memory_reg_bram_0_i_154_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I4_O)        0.326    24.714 r  CPU/memory/memory_reg_bram_0_i_89/O
                         net (fo=16, routed)          2.855    27.569    CPU/memory/p_0_in_0[0]
    SLICE_X49Y28         LUT5 (Prop_lut5_I4_O)        0.124    27.693 r  CPU/memory/memory_reg_bram_4_i_6/O
                         net (fo=1, routed)           0.914    28.607    CPU/memory/memory_reg_bram_4_i_6_n_0
    RAMB36_X1Y6          RAMB36E1                                     r  CPU/memory/memory_reg_bram_4/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/memory/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/memory/memory_reg_bram_8/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.506ns  (logic 4.750ns (16.663%)  route 23.756ns (83.337%))
  Logic Levels:           12  (LUT2=2 LUT4=1 LUT5=2 LUT6=5 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1                     0.000     0.000 r  CPU/memory/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      2.454     2.454 r  CPU/memory/memory_reg_bram_3/DOBDO[24]
                         net (fo=1, routed)           2.333     4.787    CPU/memory/memory_reg_bram_3_n_43
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.911 r  CPU/memory/ram_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.982     5.892    CPU/memory/ram_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.016 r  CPU/memory/ram_reg_r2_0_31_0_5_i_1/O
                         net (fo=38, routed)          2.901     8.917    CPU/regfile/ram_reg_r2_0_31_0_5/ADDRA4
    SLICE_X34Y10         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.116     9.033 r  CPU/regfile/ram_reg_r2_0_31_0_5/RAMA/O
                         net (fo=27, routed)          1.167    10.200    CPU/memory/DIADI[0]
    SLICE_X40Y12         LUT6 (Prop_lut6_I2_O)        0.328    10.528 r  CPU/memory/ALU_Out0_carry_i_13/O
                         net (fo=63, routed)          2.678    13.206    CPU/memory/srcB[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.150    13.356 r  CPU/memory/memory_reg_bram_0_i_112/O
                         net (fo=15, routed)          2.521    15.877    CPU/memory/memory_reg_bram_0_i_112_n_0
    SLICE_X50Y7          LUT2 (Prop_lut2_I1_O)        0.354    16.231 f  CPU/memory/memory_mux_sel_a_pos_3_i_8/O
                         net (fo=31, routed)          2.748    18.979    CPU/memory/memory_mux_sel_a_pos_3_i_8_n_0
    SLICE_X54Y20         LUT5 (Prop_lut5_I0_O)        0.348    19.327 f  CPU/memory/ram_reg_r1_0_31_24_29_i_26/O
                         net (fo=1, routed)           0.835    20.162    CPU/memory/ram_reg_r1_0_31_24_29_i_26_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I0_O)        0.124    20.286 f  CPU/memory/ram_reg_r1_0_31_24_29_i_10/O
                         net (fo=3, routed)           1.881    22.167    CPU/memory/IOBUS_addr[24]
    SLICE_X35Y21         LUT4 (Prop_lut4_I0_O)        0.152    22.319 f  CPU/memory/memory_reg_bram_0_i_154/O
                         net (fo=31, routed)          1.620    23.939    CPU/memory/memory_reg_bram_0_i_154_n_0
    SLICE_X30Y11         LUT6 (Prop_lut6_I4_O)        0.326    24.265 r  CPU/memory/memory_reg_bram_0_i_86/O
                         net (fo=16, routed)          3.460    27.725    CPU/memory/p_0_in_0[24]
    SLICE_X58Y12         LUT5 (Prop_lut5_I4_O)        0.150    27.875 r  CPU/memory/memory_reg_bram_8_i_3/O
                         net (fo=1, routed)           0.631    28.506    CPU/memory/memory_reg_bram_8_i_3_n_0
    RAMB36_X2Y2          RAMB36E1                                     r  CPU/memory/memory_reg_bram_8/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/memory/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/memory/memory_reg_bram_1/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.490ns  (logic 4.752ns (16.680%)  route 23.738ns (83.320%))
  Logic Levels:           12  (LUT2=2 LUT4=2 LUT5=1 LUT6=5 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1                     0.000     0.000 r  CPU/memory/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      2.454     2.454 r  CPU/memory/memory_reg_bram_3/DOBDO[24]
                         net (fo=1, routed)           2.333     4.787    CPU/memory/memory_reg_bram_3_n_43
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.911 r  CPU/memory/ram_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.982     5.892    CPU/memory/ram_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.016 r  CPU/memory/ram_reg_r2_0_31_0_5_i_1/O
                         net (fo=38, routed)          2.901     8.917    CPU/regfile/ram_reg_r2_0_31_0_5/ADDRA4
    SLICE_X34Y10         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.116     9.033 r  CPU/regfile/ram_reg_r2_0_31_0_5/RAMA/O
                         net (fo=27, routed)          1.167    10.200    CPU/memory/DIADI[0]
    SLICE_X40Y12         LUT6 (Prop_lut6_I2_O)        0.328    10.528 r  CPU/memory/ALU_Out0_carry_i_13/O
                         net (fo=63, routed)          2.678    13.206    CPU/memory/srcB[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.150    13.356 r  CPU/memory/memory_reg_bram_0_i_112/O
                         net (fo=15, routed)          2.521    15.877    CPU/memory/memory_reg_bram_0_i_112_n_0
    SLICE_X50Y7          LUT2 (Prop_lut2_I1_O)        0.354    16.231 f  CPU/memory/memory_mux_sel_a_pos_3_i_8/O
                         net (fo=31, routed)          2.748    18.979    CPU/memory/memory_mux_sel_a_pos_3_i_8_n_0
    SLICE_X54Y20         LUT5 (Prop_lut5_I0_O)        0.348    19.327 f  CPU/memory/ram_reg_r1_0_31_24_29_i_26/O
                         net (fo=1, routed)           0.835    20.162    CPU/memory/ram_reg_r1_0_31_24_29_i_26_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I0_O)        0.124    20.286 f  CPU/memory/ram_reg_r1_0_31_24_29_i_10/O
                         net (fo=3, routed)           1.881    22.167    CPU/memory/IOBUS_addr[24]
    SLICE_X35Y21         LUT4 (Prop_lut4_I0_O)        0.152    22.319 f  CPU/memory/memory_reg_bram_0_i_154/O
                         net (fo=31, routed)          2.069    24.388    CPU/memory/memory_reg_bram_0_i_154_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I4_O)        0.326    24.714 r  CPU/memory/memory_reg_bram_0_i_89/O
                         net (fo=16, routed)          2.525    27.239    CPU/memory/p_0_in_0[0]
    SLICE_X49Y23         LUT4 (Prop_lut4_I3_O)        0.152    27.391 r  CPU/memory/memory_reg_bram_1_i_6/O
                         net (fo=1, routed)           1.098    28.490    CPU/memory/memory_reg_bram_1_i_6_n_0
    RAMB36_X2Y5          RAMB36E1                                     r  CPU/memory/memory_reg_bram_1/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/memory/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/memory/memory_reg_bram_5/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.452ns  (logic 4.718ns (16.582%)  route 23.734ns (83.418%))
  Logic Levels:           12  (LUT2=2 LUT4=1 LUT5=2 LUT6=5 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1                     0.000     0.000 r  CPU/memory/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      2.454     2.454 r  CPU/memory/memory_reg_bram_3/DOBDO[24]
                         net (fo=1, routed)           2.333     4.787    CPU/memory/memory_reg_bram_3_n_43
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.911 r  CPU/memory/ram_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.982     5.892    CPU/memory/ram_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.016 r  CPU/memory/ram_reg_r2_0_31_0_5_i_1/O
                         net (fo=38, routed)          2.901     8.917    CPU/regfile/ram_reg_r2_0_31_0_5/ADDRA4
    SLICE_X34Y10         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.116     9.033 r  CPU/regfile/ram_reg_r2_0_31_0_5/RAMA/O
                         net (fo=27, routed)          1.167    10.200    CPU/memory/DIADI[0]
    SLICE_X40Y12         LUT6 (Prop_lut6_I2_O)        0.328    10.528 r  CPU/memory/ALU_Out0_carry_i_13/O
                         net (fo=63, routed)          2.678    13.206    CPU/memory/srcB[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.150    13.356 r  CPU/memory/memory_reg_bram_0_i_112/O
                         net (fo=15, routed)          2.521    15.877    CPU/memory/memory_reg_bram_0_i_112_n_0
    SLICE_X50Y7          LUT2 (Prop_lut2_I1_O)        0.354    16.231 f  CPU/memory/memory_mux_sel_a_pos_3_i_8/O
                         net (fo=31, routed)          2.748    18.979    CPU/memory/memory_mux_sel_a_pos_3_i_8_n_0
    SLICE_X54Y20         LUT5 (Prop_lut5_I0_O)        0.348    19.327 f  CPU/memory/ram_reg_r1_0_31_24_29_i_26/O
                         net (fo=1, routed)           0.835    20.162    CPU/memory/ram_reg_r1_0_31_24_29_i_26_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I0_O)        0.124    20.286 f  CPU/memory/ram_reg_r1_0_31_24_29_i_10/O
                         net (fo=3, routed)           1.881    22.167    CPU/memory/IOBUS_addr[24]
    SLICE_X35Y21         LUT4 (Prop_lut4_I0_O)        0.152    22.319 f  CPU/memory/memory_reg_bram_0_i_154/O
                         net (fo=31, routed)          2.130    24.449    CPU/memory/memory_reg_bram_0_i_154_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I4_O)        0.326    24.775 r  CPU/memory/memory_reg_bram_0_i_88/O
                         net (fo=16, routed)          2.439    27.215    CPU/memory/p_0_in_0[8]
    SLICE_X49Y27         LUT5 (Prop_lut5_I4_O)        0.118    27.333 r  CPU/memory/memory_reg_bram_5_i_5/O
                         net (fo=1, routed)           1.119    28.452    CPU/memory/memory_reg_bram_5_i_5_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  CPU/memory/memory_reg_bram_5/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/memory/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/memory/memory_reg_bram_14/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.452ns  (logic 4.750ns (16.695%)  route 23.702ns (83.305%))
  Logic Levels:           12  (LUT2=2 LUT4=1 LUT5=2 LUT6=5 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1                     0.000     0.000 r  CPU/memory/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      2.454     2.454 r  CPU/memory/memory_reg_bram_3/DOBDO[24]
                         net (fo=1, routed)           2.333     4.787    CPU/memory/memory_reg_bram_3_n_43
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.911 r  CPU/memory/ram_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.982     5.892    CPU/memory/ram_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.016 r  CPU/memory/ram_reg_r2_0_31_0_5_i_1/O
                         net (fo=38, routed)          2.901     8.917    CPU/regfile/ram_reg_r2_0_31_0_5/ADDRA4
    SLICE_X34Y10         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.116     9.033 r  CPU/regfile/ram_reg_r2_0_31_0_5/RAMA/O
                         net (fo=27, routed)          1.167    10.200    CPU/memory/DIADI[0]
    SLICE_X40Y12         LUT6 (Prop_lut6_I2_O)        0.328    10.528 r  CPU/memory/ALU_Out0_carry_i_13/O
                         net (fo=63, routed)          2.678    13.206    CPU/memory/srcB[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.150    13.356 r  CPU/memory/memory_reg_bram_0_i_112/O
                         net (fo=15, routed)          2.521    15.877    CPU/memory/memory_reg_bram_0_i_112_n_0
    SLICE_X50Y7          LUT2 (Prop_lut2_I1_O)        0.354    16.231 f  CPU/memory/memory_mux_sel_a_pos_3_i_8/O
                         net (fo=31, routed)          2.748    18.979    CPU/memory/memory_mux_sel_a_pos_3_i_8_n_0
    SLICE_X54Y20         LUT5 (Prop_lut5_I0_O)        0.348    19.327 f  CPU/memory/ram_reg_r1_0_31_24_29_i_26/O
                         net (fo=1, routed)           0.835    20.162    CPU/memory/ram_reg_r1_0_31_24_29_i_26_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I0_O)        0.124    20.286 f  CPU/memory/ram_reg_r1_0_31_24_29_i_10/O
                         net (fo=3, routed)           1.881    22.167    CPU/memory/IOBUS_addr[24]
    SLICE_X35Y21         LUT4 (Prop_lut4_I0_O)        0.152    22.319 f  CPU/memory/memory_reg_bram_0_i_154/O
                         net (fo=31, routed)          1.620    23.939    CPU/memory/memory_reg_bram_0_i_154_n_0
    SLICE_X30Y11         LUT6 (Prop_lut6_I4_O)        0.326    24.265 r  CPU/memory/memory_reg_bram_0_i_86/O
                         net (fo=16, routed)          3.103    27.368    CPU/memory/p_0_in_0[24]
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.150    27.518 r  CPU/memory/memory_reg_bram_14_i_3/O
                         net (fo=1, routed)           0.934    28.452    CPU/memory/memory_reg_bram_14_i_3_n_0
    RAMB36_X2Y4          RAMB36E1                                     r  CPU/memory/memory_reg_bram_14/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/memory/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/memory/memory_reg_bram_14/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.417ns  (logic 4.730ns (16.645%)  route 23.687ns (83.355%))
  Logic Levels:           12  (LUT2=2 LUT4=1 LUT5=2 LUT6=5 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1                     0.000     0.000 r  CPU/memory/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      2.454     2.454 r  CPU/memory/memory_reg_bram_3/DOBDO[24]
                         net (fo=1, routed)           2.333     4.787    CPU/memory/memory_reg_bram_3_n_43
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.911 r  CPU/memory/ram_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.982     5.892    CPU/memory/ram_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.016 r  CPU/memory/ram_reg_r2_0_31_0_5_i_1/O
                         net (fo=38, routed)          2.901     8.917    CPU/regfile/ram_reg_r2_0_31_0_5/ADDRA4
    SLICE_X34Y10         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.116     9.033 r  CPU/regfile/ram_reg_r2_0_31_0_5/RAMA/O
                         net (fo=27, routed)          1.167    10.200    CPU/memory/DIADI[0]
    SLICE_X40Y12         LUT6 (Prop_lut6_I2_O)        0.328    10.528 r  CPU/memory/ALU_Out0_carry_i_13/O
                         net (fo=63, routed)          2.678    13.206    CPU/memory/srcB[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.150    13.356 r  CPU/memory/memory_reg_bram_0_i_112/O
                         net (fo=15, routed)          2.521    15.877    CPU/memory/memory_reg_bram_0_i_112_n_0
    SLICE_X50Y7          LUT2 (Prop_lut2_I1_O)        0.354    16.231 f  CPU/memory/memory_mux_sel_a_pos_3_i_8/O
                         net (fo=31, routed)          2.762    18.993    CPU/memory/memory_mux_sel_a_pos_3_i_8_n_0
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.348    19.341 f  CPU/memory/ram_reg_r1_0_31_24_29_i_21/O
                         net (fo=1, routed)           0.653    19.993    CPU/memory/ram_reg_r1_0_31_24_29_i_21_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I0_O)        0.124    20.117 f  CPU/memory/ram_reg_r1_0_31_24_29_i_8/O
                         net (fo=3, routed)           1.491    21.608    CPU/memory/IOBUS_addr[25]
    SLICE_X35Y20         LUT4 (Prop_lut4_I3_O)        0.152    21.760 f  CPU/memory/memory_reg_bram_0_i_151/O
                         net (fo=31, routed)          2.368    24.128    CPU/memory/memory_reg_bram_0_i_151_n_0
    SLICE_X28Y11         LUT6 (Prop_lut6_I1_O)        0.332    24.460 r  CPU/memory/memory_reg_bram_0_i_87/O
                         net (fo=16, routed)          3.059    27.519    CPU/memory/p_0_in_0[16]
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    27.643 r  CPU/memory/memory_reg_bram_14_i_4/O
                         net (fo=1, routed)           0.774    28.417    CPU/memory/memory_reg_bram_14_i_4_n_0
    RAMB36_X2Y4          RAMB36E1                                     r  CPU/memory/memory_reg_bram_14/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/memory/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/memory/memory_reg_bram_5/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.417ns  (logic 4.754ns (16.730%)  route 23.663ns (83.270%))
  Logic Levels:           12  (LUT2=2 LUT4=1 LUT5=2 LUT6=5 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1                     0.000     0.000 r  CPU/memory/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      2.454     2.454 r  CPU/memory/memory_reg_bram_3/DOBDO[24]
                         net (fo=1, routed)           2.333     4.787    CPU/memory/memory_reg_bram_3_n_43
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.911 r  CPU/memory/ram_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.982     5.892    CPU/memory/ram_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.016 r  CPU/memory/ram_reg_r2_0_31_0_5_i_1/O
                         net (fo=38, routed)          2.901     8.917    CPU/regfile/ram_reg_r2_0_31_0_5/ADDRA4
    SLICE_X34Y10         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.116     9.033 r  CPU/regfile/ram_reg_r2_0_31_0_5/RAMA/O
                         net (fo=27, routed)          1.167    10.200    CPU/memory/DIADI[0]
    SLICE_X40Y12         LUT6 (Prop_lut6_I2_O)        0.328    10.528 r  CPU/memory/ALU_Out0_carry_i_13/O
                         net (fo=63, routed)          2.678    13.206    CPU/memory/srcB[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.150    13.356 r  CPU/memory/memory_reg_bram_0_i_112/O
                         net (fo=15, routed)          2.521    15.877    CPU/memory/memory_reg_bram_0_i_112_n_0
    SLICE_X50Y7          LUT2 (Prop_lut2_I1_O)        0.354    16.231 f  CPU/memory/memory_mux_sel_a_pos_3_i_8/O
                         net (fo=31, routed)          2.748    18.979    CPU/memory/memory_mux_sel_a_pos_3_i_8_n_0
    SLICE_X54Y20         LUT5 (Prop_lut5_I0_O)        0.348    19.327 f  CPU/memory/ram_reg_r1_0_31_24_29_i_26/O
                         net (fo=1, routed)           0.835    20.162    CPU/memory/ram_reg_r1_0_31_24_29_i_26_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I0_O)        0.124    20.286 f  CPU/memory/ram_reg_r1_0_31_24_29_i_10/O
                         net (fo=3, routed)           1.881    22.167    CPU/memory/IOBUS_addr[24]
    SLICE_X35Y21         LUT4 (Prop_lut4_I0_O)        0.152    22.319 f  CPU/memory/memory_reg_bram_0_i_154/O
                         net (fo=31, routed)          2.069    24.388    CPU/memory/memory_reg_bram_0_i_154_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I4_O)        0.326    24.714 r  CPU/memory/memory_reg_bram_0_i_89/O
                         net (fo=16, routed)          2.855    27.569    CPU/memory/p_0_in_0[0]
    SLICE_X49Y28         LUT5 (Prop_lut5_I4_O)        0.154    27.723 r  CPU/memory/memory_reg_bram_5_i_6/O
                         net (fo=1, routed)           0.694    28.417    CPU/memory/memory_reg_bram_5_i_6_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  CPU/memory/memory_reg_bram_5/WEA[0]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/fsm/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/fsm/FSM_onehot_PS_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.141ns (63.116%)  route 0.082ns (36.884%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE                         0.000     0.000 r  CPU/fsm/FSM_onehot_PS_reg[1]/C
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/fsm/FSM_onehot_PS_reg[1]/Q
                         net (fo=21, routed)          0.082     0.223    CPU/fsm/Q[1]
    SLICE_X39Y12         FDRE                                         r  CPU/fsm/FSM_onehot_PS_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/r_disp_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSG_DISP/CathMod/ANODES_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.141ns (48.428%)  route 0.150ns (51.572%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE                         0.000     0.000 r  SSG_DISP/CathMod/r_disp_digit_reg[1]/C
    SLICE_X48Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SSG_DISP/CathMod/r_disp_digit_reg[1]/Q
                         net (fo=18, routed)          0.150     0.291    SSG_DISP/CathMod/r_disp_digit[1]
    SLICE_X49Y6          FDSE                                         r  SSG_DISP/CathMod/ANODES_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/r_disp_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSG_DISP/CathMod/r_disp_digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.446%)  route 0.132ns (41.554%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE                         0.000     0.000 r  SSG_DISP/CathMod/r_disp_digit_reg[0]/C
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SSG_DISP/CathMod/r_disp_digit_reg[0]/Q
                         net (fo=11, routed)          0.132     0.273    SSG_DISP/CathMod/r_disp_digit[0]
    SLICE_X48Y5          LUT2 (Prop_lut2_I0_O)        0.045     0.318 r  SSG_DISP/CathMod/r_disp_digit[1]_i_1/O
                         net (fo=1, routed)           0.000     0.318    SSG_DISP/CathMod/r_disp_digit[1]_i_1_n_0
    SLICE_X48Y5          FDRE                                         r  SSG_DISP/CathMod/r_disp_digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/fsm/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CPU/fsm/FSM_onehot_PS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.161%)  route 0.151ns (44.839%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDSE                         0.000     0.000 r  CPU/fsm/FSM_onehot_PS_reg[0]/C
    SLICE_X36Y11         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  CPU/fsm/FSM_onehot_PS_reg[0]/Q
                         net (fo=33, routed)          0.151     0.292    CPU/fsm/Q[0]
    SLICE_X39Y12         LUT6 (Prop_lut6_I1_O)        0.045     0.337 r  CPU/fsm/FSM_onehot_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     0.337    CPU/fsm/NS[1]
    SLICE_X39Y12         FDRE                                         r  CPU/fsm/FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/fsm/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CPU/pc/pc/PC_OUT_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.141ns (41.462%)  route 0.199ns (58.538%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDSE                         0.000     0.000 r  CPU/fsm/FSM_onehot_PS_reg[0]/C
    SLICE_X36Y11         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  CPU/fsm/FSM_onehot_PS_reg[0]/Q
                         net (fo=33, routed)          0.199     0.340    CPU/pc/pc/memory_reg_bram_12[0]
    SLICE_X37Y11         FDRE                                         r  CPU/pc/pc/PC_OUT_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_SSEG_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSG_DISP/CathMod/CATHODES_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.248ns (69.078%)  route 0.111ns (30.922%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE                         0.000     0.000 r  r_SSEG_reg[8]/C
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  r_SSEG_reg[8]/Q
                         net (fo=7, routed)           0.111     0.252    SSG_DISP/CathMod/CATHODES_reg[0]_0[8]
    SLICE_X33Y4          LUT6 (Prop_lut6_I1_O)        0.045     0.297 r  SSG_DISP/CathMod/CATHODES[4]_i_2/O
                         net (fo=1, routed)           0.000     0.297    SSG_DISP/CathMod/CATHODES[4]_i_2_n_0
    SLICE_X33Y4          MUXF7 (Prop_muxf7_I0_O)      0.062     0.359 r  SSG_DISP/CathMod/CATHODES_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.359    SSG_DISP/CathMod/CATHODES_reg[4]_i_1_n_0
    SLICE_X33Y4          FDRE                                         r  SSG_DISP/CathMod/CATHODES_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/pc/pc/PC_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/pc/pc/PC_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE                         0.000     0.000 r  CPU/pc/pc/PC_OUT_reg[0]/C
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/pc/pc/PC_OUT_reg[0]/Q
                         net (fo=3, routed)           0.180     0.321    CPU/memory/ALU_Out0_carry__6[0]
    SLICE_X37Y11         LUT4 (Prop_lut4_I2_O)        0.045     0.366 r  CPU/memory/PC_OUT[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    CPU/pc/pc/D[0]
    SLICE_X37Y11         FDRE                                         r  CPU/pc/pc/PC_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/r_disp_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSG_DISP/CathMod/r_disp_digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE                         0.000     0.000 r  SSG_DISP/CathMod/r_disp_digit_reg[0]/C
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  SSG_DISP/CathMod/r_disp_digit_reg[0]/Q
                         net (fo=11, routed)          0.191     0.332    SSG_DISP/CathMod/r_disp_digit[0]
    SLICE_X49Y5          LUT1 (Prop_lut1_I0_O)        0.045     0.377 r  SSG_DISP/CathMod/r_disp_digit[0]_i_1/O
                         net (fo=3, routed)           0.000     0.377    SSG_DISP/CathMod/r_disp_digit[0]_i_1_n_0
    SLICE_X49Y5          FDRE                                         r  SSG_DISP/CathMod/r_disp_digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/pc/pc/PC_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/pc/pc/PC_OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.186ns (47.598%)  route 0.205ns (52.402%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE                         0.000     0.000 r  CPU/pc/pc/PC_OUT_reg[1]/C
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/pc/pc/PC_OUT_reg[1]/Q
                         net (fo=8, routed)           0.205     0.346    CPU/pc/pc/Q[1]
    SLICE_X37Y12         LUT6 (Prop_lut6_I3_O)        0.045     0.391 r  CPU/pc/pc/PC_OUT[1]_i_1/O
                         net (fo=1, routed)           0.000     0.391    CPU/pc/pc/mux/MUX_Out[1]
    SLICE_X37Y12         FDRE                                         r  CPU/pc/pc/PC_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/fsm/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CPU/pc/pc/PC_OUT_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.141ns (35.702%)  route 0.254ns (64.298%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDSE                         0.000     0.000 r  CPU/fsm/FSM_onehot_PS_reg[0]/C
    SLICE_X36Y11         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  CPU/fsm/FSM_onehot_PS_reg[0]/Q
                         net (fo=33, routed)          0.254     0.395    CPU/pc/pc/memory_reg_bram_12[0]
    SLICE_X37Y12         FDRE                                         r  CPU/pc/pc/PC_OUT_reg[1]/R
  -------------------------------------------------------------------    -------------------





