#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Nov  3 15:58:15 2021
# Process ID: 17944
# Current directory: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4312 C:\Users\abrash\Desktop\ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER\IASM_LAB_2\IASM_LAB_2.xpr
# Log file: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/vivado.log
# Journal file: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/ABIOLA/Desktop/VHDL_READY/IASM_LAB_2' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/Nexis Contrs/Nexys4DDR_Master.xdc', nor could it be found using path 'C:/Users/ABIOLA/Desktop/VHDL_READY/Nexis Contrs/Nexys4DDR_Master.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Project 1-230] Project 'IASM_LAB_2.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1017.133 ; gain = 0.000
report_ip_status -name ip_status 
ruleName {xxv_Ethernet Connection} VLNV xilinx.com:ip:xxv_ethernet:3.2
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'two_bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/new/half_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'half_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/new/two_bit_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sim_1/new/two_bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim'
"xelab -wto 6abea42eaf3b43a8a7a6beaaa5162d94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot two_bit_tb_behav xil_defaultlib.two_bit_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6abea42eaf3b43a8a7a6beaaa5162d94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot two_bit_tb_behav xil_defaultlib.two_bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.half_adder [half_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.two_bit_adder [two_bit_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.two_bit_tb
Built simulation snapshot two_bit_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim/xsim.dir/two_bit_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim/xsim.dir/two_bit_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov  3 16:01:03 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 113.754 ; gain = 17.613
INFO: [Common 17-206] Exiting Webtalk at Wed Nov  3 16:01:03 2021...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 1017.133 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "two_bit_tb_behav -key {Behavioral:sim_1:Functional:two_bit_tb} -tclbatch {two_bit_tb.tcl} -protoinst "protoinst_files/two_bit_adder_block.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/two_bit_adder_block.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/two_bit_adder_block.protoinst for the following reason(s):
There are no instances of module "two_bit_adder_block" in the design.

Time resolution is 1 ps
source two_bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'two_bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:41 . Memory (MB): peak = 1017.133 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 1017.133 ; gain = 0.000
set_property top two_bit_adder_block_wrapper [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'two_bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_bit_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim'
"xelab -wto 6abea42eaf3b43a8a7a6beaaa5162d94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot two_bit_tb_behav xil_defaultlib.two_bit_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6abea42eaf3b43a8a7a6beaaa5162d94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot two_bit_tb_behav xil_defaultlib.two_bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "two_bit_tb_behav -key {Behavioral:sim_1:Functional:two_bit_tb} -tclbatch {two_bit_tb.tcl} -protoinst "protoinst_files/two_bit_adder_block.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/two_bit_adder_block.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/two_bit_adder_block.protoinst for the following reason(s):
There are no instances of module "two_bit_adder_block" in the design.

Time resolution is 1 ps
source two_bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'two_bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.133 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1077.781 ; gain = 0.000
open_bd_design {C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/two_bit_adder_block.bd}
Adding component instance block -- xilinx.com:module_ref:half_adder:1.0 - half_adder_0
Adding component instance block -- xilinx.com:module_ref:half_adder:1.0 - half_adder_1
Adding component instance block -- xilinx.com:module_ref:half_adder:1.0 - half_adder_2
Successfully read diagram <two_bit_adder_block> from BD file <C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/two_bit_adder_block.bd>
regenerate_bd_layout
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'two_bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_bit_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim'
"xelab -wto 6abea42eaf3b43a8a7a6beaaa5162d94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot two_bit_tb_behav xil_defaultlib.two_bit_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6abea42eaf3b43a8a7a6beaaa5162d94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot two_bit_tb_behav xil_defaultlib.two_bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "two_bit_tb_behav -key {Behavioral:sim_1:Functional:two_bit_tb} -tclbatch {two_bit_tb.tcl} -protoinst "protoinst_files/two_bit_adder_block.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/two_bit_adder_block.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/two_bit_adder_block.protoinst for the following reason(s):
There are no instances of module "two_bit_adder_block" in the design.

Time resolution is 1 ps
source two_bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'two_bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1112.195 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1112.195 ; gain = 0.000
regenerate_bd_layout
create_bd_cell -type module -reference half_adder half_adder_3
set_property location {3 477 -164} [get_bd_cells half_adder_3]
set_property location {2.5 578 -165} [get_bd_cells half_adder_3]
set_property location {1.5 358 -128} [get_bd_cells half_adder_3]
set_property location {2 259 -201} [get_bd_cells half_adder_3]
set_property location {1 173 -43} [get_bd_cells half_adder_1]
set_property location {2 374 147} [get_bd_cells half_adder_2]
set_property location {2.5 678 37} [get_bd_cells half_adder_0]
regenerate_bd_layout
set_property location {1.5 209 370} [get_bd_cells half_adder_3]
set_property location {1 18 -220} [get_bd_cells half_adder_3]
create_bd_cell -type module -reference half_adder half_adder_4
set_property location {3 336 -231} [get_bd_cells half_adder_4]
set_property location {1 -43 -235} [get_bd_cells half_adder_3]
regenerate_bd_layout
delete_bd_objs [get_bd_cells half_adder_4]
set_property location {1 154 249} [get_bd_cells half_adder_3]
delete_bd_objs [get_bd_nets b_0_1_1] [get_bd_ports carry_in]
delete_bd_objs [get_bd_nets half_adder_1_sum0]
delete_bd_objs [get_bd_nets half_adder_1_carry]
delete_bd_objs [get_bd_nets half_adder_2_sum0]
delete_bd_objs [get_bd_nets half_adder_2_carry]
delete_bd_objs [get_bd_nets half_adder_0_sum0] [get_bd_ports carry_out]
delete_bd_objs [get_bd_ports sum1]
startgroup
make_bd_pins_external  [get_bd_pins half_adder_3/a_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells half_adder_3]
make_bd_intf_pins_external  [get_bd_cells half_adder_3]
INFO: [BD 5-409] No interface pins to be made external for /half_adder_3
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external  [get_bd_cells half_adder_3]'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_cells half_adder_3]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
make_bd_pins_external  [get_bd_pins half_adder_3/b_0]
endgroup
set_property location {-139 63} [get_bd_ports a]
set_property location {-113 59} [get_bd_ports a]
regenerate_bd_layout
regenerate_bd_layout
set_property location {0.5 -284 107} [get_bd_cells half_adder_1]
set_property location {1 -311 255} [get_bd_cells half_adder_3]
set_property location {-411 227} [get_bd_ports a_0_0]
set_property location {1 -224 252} [get_bd_cells half_adder_3]
set_property location {1 -229 263} [get_bd_cells half_adder_3]
regenerate_bd_layout
set_property location {0.5 -241 258} [get_bd_cells half_adder_3]
set_property location {1 -206 89} [get_bd_cells half_adder_1]
set_property location {-426 272} [get_bd_ports b_0_0]
set_property location {-372 245} [get_bd_ports a_0_0]
set_property location {-385 241} [get_bd_ports a_0_0]
set_property location {-374 245} [get_bd_ports a_0_0]
set_property location {-373 219} [get_bd_ports a_0_0]
set_property location {-372 249} [get_bd_ports a_0_0]
set_property location {-369 261} [get_bd_ports b_0_0]
undo
INFO: [Common 17-17] undo 'set_property location {-369 261} [get_bd_ports b_0_0]'
undo
INFO: [Common 17-17] undo 'set_property location {-372 249} [get_bd_ports a_0_0]'
set_property location {-431 87} [get_bd_ports b]
set_property name a0 [get_bd_ports a]
set_property name b0 [get_bd_ports b]
set_property name a1 [get_bd_ports a_0_0]
set_property name b1 [get_bd_ports b_0_0]
set_property location {2 157 126} [get_bd_cells half_adder_0]
set_property location {2 127 314} [get_bd_cells half_adder_2]
set_property location {2 122 224} [get_bd_cells half_adder_0]
startgroup
make_bd_pins_external  [get_bd_pins half_adder_1/sum0]
endgroup
connect_bd_net [get_bd_pins half_adder_1/carry] [get_bd_pins half_adder_2/b_0]
connect_bd_net [get_bd_pins half_adder_3/sum0] [get_bd_pins half_adder_2/a_0]
connect_bd_net [get_bd_pins half_adder_3/carry] [get_bd_pins half_adder_0/a_0]
set_property location {2.5 270 224} [get_bd_cells half_adder_0]
connect_bd_net [get_bd_pins half_adder_0/b_0] [get_bd_pins half_adder_2/carry]
startgroup
make_bd_pins_external  [get_bd_pins half_adder_2/sum0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins half_adder_0/sum0]
endgroup
set_property name carry [get_bd_ports sum0_2]
set_property name sum0 [get_bd_ports sum0_0]
set_property name sum1 [get_bd_ports sum0_1]
regenerate_bd_layout
regenerate_bd_layout
set_property location {-120 137} [get_bd_ports a1]
set_property location {0.5 -139 188} [get_bd_cells half_adder_3]
regenerate_bd_layout
set_property location {-101 121} [get_bd_ports a1]
set_property location {-121 139} [get_bd_ports a1]
set_property location {-16 157} [get_bd_ports b1]
set_property location {-5 138} [get_bd_ports a1]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/two_bit_adder_block.bd] -top
Wrote  : <C:\Users\abrash\Desktop\ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER\IASM_LAB_2\IASM_LAB_2.srcs\sources_1\bd\two_bit_adder_block\two_bit_adder_block.bd> 
Wrote  : <C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/ui/bd_ddf3f397.ui> 
VHDL Output written to : C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/synth/two_bit_adder_block.vhd
VHDL Output written to : C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/sim/two_bit_adder_block.vhd
VHDL Output written to : C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/hdl/two_bit_adder_block_wrapper.vhd
make_wrapper: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1245.250 ; gain = 125.633
open_bd_design {C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/two_bit_adder_block.bd}
set_property top two_bit_adder [current_fileset]
update_compile_order -fileset sources_1
set_property top two_bit_adder_block_wrapper [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'two_bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sim_1/new/two_bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim'
"xelab -wto 6abea42eaf3b43a8a7a6beaaa5162d94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot two_bit_tb_behav xil_defaultlib.two_bit_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6abea42eaf3b43a8a7a6beaaa5162d94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot two_bit_tb_behav xil_defaultlib.two_bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.half_adder [half_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.two_bit_adder [two_bit_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.two_bit_tb
Built simulation snapshot two_bit_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1245.250 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "two_bit_tb_behav -key {Behavioral:sim_1:Functional:two_bit_tb} -tclbatch {two_bit_tb.tcl} -protoinst "protoinst_files/two_bit_adder_block.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/two_bit_adder_block.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/two_bit_adder_block.protoinst for the following reason(s):
There are no instances of module "two_bit_adder_block" in the design.

Time resolution is 1 ps
source two_bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'two_bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 1245.250 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1245.250 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -jobs 4
INFO: [BD 41-1662] The design 'two_bit_adder_block.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\abrash\Desktop\ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER\IASM_LAB_2\IASM_LAB_2.srcs\sources_1\bd\two_bit_adder_block\two_bit_adder_block.bd> 
Wrote  : <C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/ui/bd_ddf3f397.ui> 
VHDL Output written to : C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/synth/two_bit_adder_block.vhd
VHDL Output written to : C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/sim/two_bit_adder_block.vhd
VHDL Output written to : C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/hdl/two_bit_adder_block_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block half_adder_3 .
Exporting to file C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/hw_handoff/two_bit_adder_block.hwh
Generated Block Design Tcl file C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/hw_handoff/two_bit_adder_block_bd.tcl
Generated Hardware Definition File C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/synth/two_bit_adder_block.hwdef
[Wed Nov  3 16:55:50 2021] Launched two_bit_adder_block_half_adder_3_0_synth_1, synth_1...
Run output will be captured here:
two_bit_adder_block_half_adder_3_0_synth_1: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/two_bit_adder_block_half_adder_3_0_synth_1/runme.log
synth_1: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/synth_1/runme.log
[Wed Nov  3 16:55:50 2021] Launched impl_1...
Run output will be captured here: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1251.133 ; gain = 5.883
export_ip_user_files -of_objects  [get_files {{C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/Nexis Contrs/Nexys4DDR_Master.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/Nexis Contrs/Nexys4DDR_Master.xdc}}
add_files -fileset constrs_1 -norecurse C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/Nexys4DDR_Master.xdc
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Nov  3 16:58:26 2021] Launched synth_1...
Run output will be captured here: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Nov  3 17:00:36 2021] Launched impl_1...
Run output will be captured here: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov  3 17:02:45 2021] Launched impl_1...
Run output will be captured here: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Wed Nov  3 17:04:50 2021] Launched impl_1...
Run output will be captured here: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov  3 17:07:22 2021] Launched impl_1...
Run output will be captured here: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/impl_1/runme.log
set_property name a [get_bd_ports a1]
set_property location {-115 148} [get_bd_ports a]
set_property location {37 133} [get_bd_ports a]
set_property name a1 [get_bd_ports a]
save_bd_design
Wrote  : <C:\Users\abrash\Desktop\ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER\IASM_LAB_2\IASM_LAB_2.srcs\sources_1\bd\two_bit_adder_block\two_bit_adder_block.bd> 
Wrote  : <C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/ui/bd_ddf3f397.ui> 
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2178.535 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2305.219 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2305.219 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2305.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 2425.469 ; gain = 410.023
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_bd_design {C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/two_bit_adder_block.bd}
reset_target all [get_files  C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/two_bit_adder_block.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/two_bit_adder_block.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/two_bit_adder_block.bd]
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/two_bit_adder_block_half_adder_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/two_bit_adder_block_half_adder_1_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/two_bit_adder_block_half_adder_2_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/two_bit_adder_block_half_adder_3_0_synth_1

reset_run synth_1
launch_runs impl_1 -jobs 4
Wrote  : <C:\Users\abrash\Desktop\ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER\IASM_LAB_2\IASM_LAB_2.srcs\sources_1\bd\two_bit_adder_block\two_bit_adder_block.bd> 
VHDL Output written to : C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/synth/two_bit_adder_block.vhd
VHDL Output written to : C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/sim/two_bit_adder_block.vhd
VHDL Output written to : C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/hdl/two_bit_adder_block_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block half_adder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block half_adder_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block half_adder_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block half_adder_3 .
Exporting to file C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/hw_handoff/two_bit_adder_block.hwh
Generated Block Design Tcl file C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/hw_handoff/two_bit_adder_block_bd.tcl
Generated Hardware Definition File C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/synth/two_bit_adder_block.hwdef
[Wed Nov  3 17:15:09 2021] Launched two_bit_adder_block_half_adder_1_0_synth_1, two_bit_adder_block_half_adder_0_0_synth_1, two_bit_adder_block_half_adder_2_0_synth_1, two_bit_adder_block_half_adder_3_0_synth_1, synth_1...
Run output will be captured here:
two_bit_adder_block_half_adder_1_0_synth_1: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/two_bit_adder_block_half_adder_1_0_synth_1/runme.log
two_bit_adder_block_half_adder_0_0_synth_1: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/two_bit_adder_block_half_adder_0_0_synth_1/runme.log
two_bit_adder_block_half_adder_2_0_synth_1: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/two_bit_adder_block_half_adder_2_0_synth_1/runme.log
two_bit_adder_block_half_adder_3_0_synth_1: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/two_bit_adder_block_half_adder_3_0_synth_1/runme.log
synth_1: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/synth_1/runme.log
[Wed Nov  3 17:15:09 2021] Launched impl_1...
Run output will be captured here: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2535.406 ; gain = 5.746
regenerate_bd_layout
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov  3 17:20:00 2021] Launched impl_1...
Run output will be captured here: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/impl_1/runme.log
set_property top two_bit_adder [current_fileset]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/hdl/two_bit_adder_block_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/hdl/two_bit_adder_block_wrapper.vhd
make_wrapper -files [get_files C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/two_bit_adder_block.bd] -top
add_files -norecurse C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/hdl/two_bit_adder_block_wrapper.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/two_bit_adder_block.bd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/hdl/two_bit_adder_block_wrapper.vhd] -no_script -reset -force -quiet
remove_files  {C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/two_bit_adder_block.bd C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/hdl/two_bit_adder_block_wrapper.vhd}
Wrote  : <C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_adder_block/ui/bd_ddf3f397.ui> 
close_design
create_bd_design "two_bit_block"
Wrote  : <C:\Users\abrash\Desktop\ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER\IASM_LAB_2\IASM_LAB_2.srcs\sources_1\bd\two_bit_block\two_bit_block.bd> 
update_compile_order -fileset sources_1
create_bd_cell -type module -reference half_adder half_adder_0
set_property location {1 82 -369} [get_bd_cells half_adder_0]
create_bd_cell -type module -reference half_adder half_adder_1
set_property location {1 79 -566} [get_bd_cells half_adder_1]
create_bd_cell -type module -reference half_adder half_adder_2
create_bd_cell -type module -reference half_adder half_adder_3
set_property location {4 700 -648} [get_bd_cells half_adder_1]
regenerate_bd_layout
set_property location {0.5 -232 193} [get_bd_cells half_adder_0]
set_property location {1 -207 368} [get_bd_cells half_adder_1]
set_property location {2 98 371} [get_bd_cells half_adder_2]
set_property location {2 99 226} [get_bd_cells half_adder_2]
set_property location {2 100 411} [get_bd_cells half_adder_3]
startgroup
make_bd_pins_external  [get_bd_cells half_adder_0]
make_bd_intf_pins_external  [get_bd_cells half_adder_0]
INFO: [BD 5-409] No interface pins to be made external for /half_adder_0
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external  [get_bd_cells half_adder_0]'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_cells half_adder_0]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
make_bd_pins_external  [get_bd_pins half_adder_0/a_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins half_adder_0/b_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins half_adder_1/a_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins half_adder_1/b_0]
endgroup
set_property location {2 107 494} [get_bd_cells half_adder_3]
set_property location {2 96 320} [get_bd_cells half_adder_2]
startgroup
make_bd_pins_external  [get_bd_pins half_adder_0/sum0]
endgroup
set_property location {2.5 357 333} [get_bd_cells half_adder_3]
set_property location {2 55 429} [get_bd_cells half_adder_2]
set_property location {2.5 211 312} [get_bd_cells half_adder_3]
connect_bd_net [get_bd_pins half_adder_0/carry] [get_bd_pins half_adder_2/b_0]
connect_bd_net [get_bd_pins half_adder_1/sum0] [get_bd_pins half_adder_2/a_0]
connect_bd_net [get_bd_pins half_adder_1/carry] [get_bd_pins half_adder_3/a_0]
connect_bd_net [get_bd_pins half_adder_2/carry] [get_bd_pins half_adder_3/b_0]
startgroup
make_bd_pins_external  [get_bd_pins half_adder_2/sum0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins half_adder_3/carry]
endgroup
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_block/two_bit_block.bd] -top
Wrote  : <C:\Users\abrash\Desktop\ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER\IASM_LAB_2\IASM_LAB_2.srcs\sources_1\bd\two_bit_block\two_bit_block.bd> 
Wrote  : <C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_block/ui/bd_8c41c088.ui> 
VHDL Output written to : C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_block/synth/two_bit_block.vhd
VHDL Output written to : C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_block/sim/two_bit_block.vhd
VHDL Output written to : C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_block/hdl/two_bit_block_wrapper.vhd
add_files -norecurse C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_block/hdl/two_bit_block_wrapper.vhd
update_compile_order -fileset sources_1
set_property top two_bit_block_wrapper [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'two_bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_bit_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim'
"xelab -wto 6abea42eaf3b43a8a7a6beaaa5162d94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot two_bit_tb_behav xil_defaultlib.two_bit_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6abea42eaf3b43a8a7a6beaaa5162d94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot two_bit_tb_behav xil_defaultlib.two_bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "two_bit_tb_behav -key {Behavioral:sim_1:Functional:two_bit_tb} -tclbatch {two_bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source two_bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'two_bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2558.312 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2558.312 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'two_bit_block.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\abrash\Desktop\ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER\IASM_LAB_2\IASM_LAB_2.srcs\sources_1\bd\two_bit_block\two_bit_block.bd> 
VHDL Output written to : C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_block/synth/two_bit_block.vhd
VHDL Output written to : C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_block/sim/two_bit_block.vhd
VHDL Output written to : C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_block/hdl/two_bit_block_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block half_adder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block half_adder_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block half_adder_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block half_adder_3 .
Exporting to file C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_block/hw_handoff/two_bit_block.hwh
Generated Block Design Tcl file C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_block/hw_handoff/two_bit_block_bd.tcl
Generated Hardware Definition File C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_block/synth/two_bit_block.hwdef
[Wed Nov  3 17:34:03 2021] Launched two_bit_block_half_adder_0_0_synth_1, two_bit_block_half_adder_1_0_synth_1, two_bit_block_half_adder_3_0_synth_1, two_bit_block_half_adder_2_0_synth_1...
Run output will be captured here:
two_bit_block_half_adder_0_0_synth_1: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/two_bit_block_half_adder_0_0_synth_1/runme.log
two_bit_block_half_adder_1_0_synth_1: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/two_bit_block_half_adder_1_0_synth_1/runme.log
two_bit_block_half_adder_3_0_synth_1: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/two_bit_block_half_adder_3_0_synth_1/runme.log
two_bit_block_half_adder_2_0_synth_1: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/two_bit_block_half_adder_2_0_synth_1/runme.log
[Wed Nov  3 17:34:03 2021] Launched synth_1...
Run output will be captured here: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2558.312 ; gain = 0.000
launch_runs impl_1 -jobs 4
[Wed Nov  3 17:37:00 2021] Launched impl_1...
Run output will be captured here: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov  3 17:39:18 2021] Launched synth_1...
Run output will be captured here: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/synth_1/runme.log
[Wed Nov  3 17:39:18 2021] Launched impl_1...
Run output will be captured here: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov  3 17:43:22 2021] Launched synth_1...
Run output will be captured here: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/synth_1/runme.log
[Wed Nov  3 17:43:22 2021] Launched impl_1...
Run output will be captured here: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov  3 17:50:21 2021] Launched synth_1...
Run output will be captured here: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/synth_1/runme.log
[Wed Nov  3 17:50:22 2021] Launched impl_1...
Run output will be captured here: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov  3 17:51:05 2021] Launched synth_1...
Run output will be captured here: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/synth_1/runme.log
[Wed Nov  3 17:51:05 2021] Launched impl_1...
Run output will be captured here: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-04:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2803.453 ; gain = 1.543
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4B9E5A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4021.867 ; gain = 1218.414
set_property PROGRAM.FILE {C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/impl_1/two_bit_block_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/impl_1/two_bit_block_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
delete_bd_objs [get_bd_nets half_adder_3_carry] [get_bd_ports carry_0]
startgroup
make_bd_pins_external  [get_bd_pins half_adder_3/sum0]
endgroup
set_property name carry_0 [get_bd_ports sum0_2]
make_wrapper -files [get_files C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_block/two_bit_block.bd] -top
Wrote  : <C:\Users\abrash\Desktop\ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER\IASM_LAB_2\IASM_LAB_2.srcs\sources_1\bd\two_bit_block\two_bit_block.bd> 
Wrote  : <C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_block/ui/bd_8c41c088.ui> 
VHDL Output written to : C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_block/synth/two_bit_block.vhd
VHDL Output written to : C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_block/sim/two_bit_block.vhd
VHDL Output written to : C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_block/hdl/two_bit_block_wrapper.vhd
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'two_bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_bit_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim'
"xelab -wto 6abea42eaf3b43a8a7a6beaaa5162d94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot two_bit_tb_behav xil_defaultlib.two_bit_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6abea42eaf3b43a8a7a6beaaa5162d94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot two_bit_tb_behav xil_defaultlib.two_bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "two_bit_tb_behav -key {Behavioral:sim_1:Functional:two_bit_tb} -tclbatch {two_bit_tb.tcl} -protoinst "protoinst_files/two_bit_block.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/two_bit_block.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/two_bit_block.protoinst for the following reason(s):
There are no instances of module "two_bit_block" in the design.

Time resolution is 1 ps
source two_bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'two_bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 4056.004 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 4056.004 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'two_bit_block.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\abrash\Desktop\ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER\IASM_LAB_2\IASM_LAB_2.srcs\sources_1\bd\two_bit_block\two_bit_block.bd> 
Wrote  : <C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_block/ui/bd_8c41c088.ui> 
VHDL Output written to : C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_block/synth/two_bit_block.vhd
VHDL Output written to : C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_block/sim/two_bit_block.vhd
VHDL Output written to : C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_block/hdl/two_bit_block_wrapper.vhd
Exporting to file C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_block/hw_handoff/two_bit_block.hwh
Generated Block Design Tcl file C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_block/hw_handoff/two_bit_block_bd.tcl
Generated Hardware Definition File C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_block/synth/two_bit_block.hwdef
[Wed Nov  3 18:03:22 2021] Launched synth_1...
Run output will be captured here: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/synth_1/runme.log
[Wed Nov  3 18:03:22 2021] Launched impl_1...
Run output will be captured here: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4056.004 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-04:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 4056.004 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4B9E5A
set_property PROGRAM.FILE {C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/impl_1/two_bit_block_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/impl_1/two_bit_block_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210292A4B9E5A}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210292A4B9E5A
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Nov  3 18:16:08 2021] Launched synth_1...
Run output will be captured here: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Nov  3 18:17:37 2021] Launched impl_1...
Run output will be captured here: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov  3 18:19:47 2021] Launched impl_1...
Run output will be captured here: C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-04:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 4056.004 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4B9E5A
set_property PROGRAM.FILE {C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/impl_1/two_bit_block_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2/IASM_LAB_2.runs/impl_1/two_bit_block_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210292A4B9E5A}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210292A4B9E5A
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  3 18:29:13 2021...
