

================================================================
== Vitis HLS Report for 'compute_R_and_t_Pipeline_VITIS_LOOP_318_4_VITIS_LOOP_320_5'
================================================================
* Date:           Sun Feb  5 16:56:06 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  42.739 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       99|       99|  5.940 us|  5.940 us|   99|   99|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_318_4_VITIS_LOOP_320_5  |       97|       97|         9|          6|          1|    15|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     7|        -|       -|    -|
|Expression           |        -|     -|        0|   17877|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    19|        0|    1044|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     307|    -|
|Register             |        -|     -|     2387|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    26|     2387|   19228|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       4|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       2|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U1618  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U1619   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U1620   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    |mul_8ns_10ns_17_1_1_U1621             |mul_8ns_10ns_17_1_1             |        0|   0|  0|   62|    0|
    |mul_8ns_10ns_17_1_1_U1622             |mul_8ns_10ns_17_1_1             |        0|   0|  0|   62|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                 |                                |        0|  19|  0| 1044|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    +-------------------------------------+-------------------------------+----------------+
    |               Instance              |             Module            |   Expression   |
    +-------------------------------------+-------------------------------+----------------+
    |am_addmul_8ns_9ns_11ns_21_4_1_U1623  |am_addmul_8ns_9ns_11ns_21_4_1  |  (i0 + i1) * i2|
    |am_addmul_8ns_9ns_11ns_21_4_1_U1625  |am_addmul_8ns_9ns_11ns_21_4_1  |  (i0 + i1) * i2|
    |am_addmul_8ns_9ns_11ns_21_4_1_U1627  |am_addmul_8ns_9ns_11ns_21_4_1  |  (i0 + i1) * i2|
    |am_addmul_8ns_9ns_11ns_21_4_1_U1628  |am_addmul_8ns_9ns_11ns_21_4_1  |  (i0 + i1) * i2|
    |mul_mul_9ns_10ns_19_4_1_U1624        |mul_mul_9ns_10ns_19_4_1        |         i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U1626        |mul_mul_9ns_10ns_19_4_1        |         i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U1629        |mul_mul_9ns_10ns_19_4_1        |         i0 * i1|
    +-------------------------------------+-------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+------+------------+------------+
    |       Variable Name       | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+------+------------+------------+
    |add_ln318_1_fu_373_p2      |         +|   0|  0|    12|           4|           1|
    |add_ln318_fu_382_p2        |         +|   0|  0|    10|           3|           1|
    |add_ln320_fu_466_p2        |         +|   0|  0|     9|           2|           1|
    |add_ln321_1_fu_666_p2      |         +|   0|  0|    18|           9|           9|
    |add_ln321_2_fu_598_p2      |         +|   0|  0|    16|           9|           9|
    |add_ln321_3_fu_1207_p2     |         +|   0|  0|    16|           9|           9|
    |add_ln321_4_fu_1212_p2     |         +|   0|  0|    18|           9|           9|
    |add_ln321_5_fu_1217_p2     |         +|   0|  0|    16|           9|           8|
    |add_ln321_6_fu_1223_p2     |         +|   0|  0|    18|           9|           9|
    |add_ln321_7_fu_1032_p2     |         +|   0|  0|    18|           9|           8|
    |add_ln321_8_fu_793_p2      |         +|   0|  0|    18|           9|           9|
    |add_ln321_fu_862_p2        |         +|   0|  0|    18|           9|           8|
    |add_ln322_12_fu_856_p2     |         +|   0|  0|    18|           9|           9|
    |add_ln322_9_fu_445_p2      |         +|   0|  0|    13|           6|           5|
    |add_ln322_fu_729_p2        |         +|   0|  0|    18|           9|           9|
    |add_ln323_1_fu_963_p2      |         +|   0|  0|    16|           9|           9|
    |add_ln323_2_fu_543_p2      |         +|   0|  0|    14|           7|           6|
    |add_ln323_3_fu_953_p2      |         +|   0|  0|    19|           8|           8|
    |add_ln323_4_fu_1040_p2     |         +|   0|  0|    12|           4|           3|
    |add_ln323_5_fu_1081_p2     |         +|   0|  0|    19|           8|           8|
    |add_ln323_6_fu_1091_p2     |         +|   0|  0|    16|           9|           9|
    |add_ln323_fu_912_p2        |         +|   0|  0|    12|           4|           3|
    |add_ln324_1_fu_564_p2      |         +|   0|  0|    14|           7|           7|
    |add_ln324_2_fu_1154_p2     |         +|   0|  0|    18|           9|           9|
    |add_ln324_fu_1026_p2       |         +|   0|  0|    18|           9|           9|
    |empty_fu_337_p2            |         +|   0|  0|    16|           9|           9|
    |p_mid111_fu_418_p2         |         +|   0|  0|    16|           9|           9|
    |sub_ln321_1_fu_493_p2      |         -|   0|  0|    16|           9|           9|
    |sub_ln321_2_fu_1201_p2     |         -|   0|  0|    16|           9|           9|
    |sub_ln321_3_fu_787_p2      |         -|   0|  0|    18|           9|           9|
    |sub_ln321_4_fu_528_p2      |         -|   0|  0|    16|           9|           9|
    |sub_ln321_fu_660_p2        |         -|   0|  0|    18|           9|           9|
    |sub_ln322_3_fu_850_p2      |         -|   0|  0|    18|           9|           9|
    |sub_ln322_fu_723_p2        |         -|   0|  0|    18|           9|           9|
    |sub_ln323_1_fu_1075_p2     |         -|   0|  0|    19|           8|           8|
    |sub_ln323_fu_947_p2        |         -|   0|  0|    19|           8|           8|
    |sub_ln324_1_fu_1148_p2     |         -|   0|  0|    16|           9|           9|
    |sub_ln324_fu_1020_p2       |         -|   0|  0|    16|           9|           9|
    |ap_condition_1255          |       and|   0|  0|     2|           1|           1|
    |ap_condition_1259          |       and|   0|  0|     2|           1|           1|
    |ap_condition_1263          |       and|   0|  0|     2|           1|           1|
    |ap_condition_1267          |       and|   0|  0|     2|           1|           1|
    |icmp_ln318_fu_367_p2       |      icmp|   0|  0|     9|           4|           2|
    |icmp_ln320_fu_388_p2       |      icmp|   0|  0|     8|           2|           2|
    |lshr_ln321_1_fu_1244_p2    |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln321_fu_882_p2       |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln322_1_fu_1284_p2    |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln322_fu_903_p2       |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln323_1_fu_1363_p2    |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln323_fu_1342_p2      |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln324_2_fu_1429_p2    |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln324_fu_1408_p2      |      lshr|   0|  0|  1865|         448|         448|
    |select_ln318_1_fu_1257_p3  |    select|   0|  0|    63|           1|          64|
    |select_ln318_2_fu_1297_p3  |    select|   0|  0|    63|           1|          64|
    |select_ln318_3_fu_1377_p3  |    select|   0|  0|    63|           1|          64|
    |select_ln318_4_fu_1443_p3  |    select|   0|  0|    63|           1|          64|
    |select_ln318_5_fu_533_p3   |    select|   0|  0|     9|           1|           9|
    |select_ln318_6_fu_1309_p3  |    select|   0|  0|     3|           1|           3|
    |select_ln318_fu_394_p3     |    select|   0|  0|     2|           1|           1|
    |epnp_d0                    |       shl|   0|  0|  1865|         448|         448|
    |shl_ln321_fu_1474_p2       |       shl|   0|  0|   165|           8|          56|
    |ap_enable_pp0              |       xor|   0|  0|     2|           1|           2|
    |p_cast70_fu_608_p2         |       xor|   0|  0|     9|           8|           9|
    |p_cast70_mid1_fu_735_p2    |       xor|   0|  0|     9|           8|           9|
    +---------------------------+----------+----+---+------+------------+------------+
    |Total                      |          |   0|  0| 17877|        4377|        4675|
    +---------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  37|          7|    1|          7|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                    |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load               |   9|          2|    2|          4|
    |ccs_address0                          |  14|          3|    4|         12|
    |ccs_address1                          |  14|          3|    4|         12|
    |epnp_address0                         |  31|          6|    8|         48|
    |epnp_address1                         |  26|          5|    8|         40|
    |epnp_we0                              |   9|          2|   56|        112|
    |grp_fu_267_p0                         |  14|          3|   64|        192|
    |grp_fu_267_p1                         |  14|          3|   64|        192|
    |grp_fu_271_p0                         |  20|          4|   64|        256|
    |grp_fu_271_p1                         |  20|          4|   64|        256|
    |i_148_fu_138                          |   9|          2|    3|          6|
    |indvar_flatten_fu_142                 |   9|          2|    4|          8|
    |j_fu_134                              |   9|          2|    2|          4|
    |reg_279                               |   9|          2|  448|        896|
    |reg_284                               |   9|          2|  448|        896|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 307|         64| 1255|       2963|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |add_ln318_reg_1632                 |    3|   0|    3|          0|
    |add_ln321_1_reg_1752               |    6|   0|    9|          3|
    |add_ln321_2_reg_1727               |    6|   0|    9|          3|
    |add_ln321_3_reg_1842               |    6|   0|    9|          3|
    |add_ln321_6_reg_1847               |    6|   0|    9|          3|
    |add_ln321_8_reg_1772               |    6|   0|    9|          3|
    |add_ln322_12_reg_1782              |    9|   0|    9|          0|
    |add_ln322_reg_1762                 |    9|   0|    9|          0|
    |add_ln323_1_reg_1802               |    6|   0|    9|          3|
    |add_ln323_6_reg_1822               |    6|   0|    9|          3|
    |add_ln324_2_reg_1832               |    6|   0|    9|          3|
    |add_ln324_reg_1812                 |    6|   0|    9|          3|
    |ap_CS_fsm                          |    6|   0|    6|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |    1|   0|    1|          0|
    |ccs_load_1_reg_1712                |   64|   0|   64|          0|
    |ccs_load_2_reg_1737                |   64|   0|   64|          0|
    |ccs_load_3_reg_1742                |   64|   0|   64|          0|
    |ccs_load_reg_1707                  |   64|   0|   64|          0|
    |empty_reg_1613                     |    4|   0|    9|          5|
    |i_148_fu_138                       |    3|   0|    3|          0|
    |i_reg_1590                         |    3|   0|    3|          0|
    |icmp_ln318_reg_1628                |    1|   0|    1|          0|
    |icmp_ln318_reg_1628_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln320_reg_1638                |    1|   0|    1|          0|
    |icmp_ln320_reg_1638_pp0_iter1_reg  |    1|   0|    1|          0|
    |indvar_flatten_fu_142              |    4|   0|    4|          0|
    |j_fu_134                           |    2|   0|    2|          0|
    |lshr_ln321_reg_1787                |  448|   0|  448|          0|
    |lshr_ln322_reg_1792                |  448|   0|  448|          0|
    |mul55_reg_1852                     |   64|   0|   64|          0|
    |p_cast22_mid1_reg_1664             |    3|   0|    9|          6|
    |p_cast22_reg_1606                  |    3|   0|    9|          6|
    |p_cast23_mid1_reg_1659             |    3|   0|   10|          7|
    |p_cast23_reg_1601                  |    3|   0|   10|          7|
    |p_mid111_reg_1671                  |    4|   0|    9|          5|
    |p_mid1_reg_1653                    |    3|   0|    8|          5|
    |reg_279                            |  448|   0|  448|          0|
    |reg_284                            |  448|   0|  448|          0|
    |reg_289                            |   64|   0|   64|          0|
    |reg_295                            |   64|   0|   64|          0|
    |select_ln318_5_reg_1702            |    6|   0|    9|          3|
    |select_ln318_reg_1648              |    2|   0|    2|          0|
    |shl_ln321_7_reg_1681               |    2|   0|    5|          3|
    |tmp_1101_reg_1837                  |    4|   0|    4|          0|
    |tmp_s_reg_1596                     |    3|   0|    8|          5|
    |trunc_ln323_6_mid1_reg_1697        |    3|   0|    3|          0|
    |trunc_ln323_6_reg_1623             |    3|   0|    3|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              | 2387|   0| 2466|         79|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+---------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_318_4_VITIS_LOOP_320_5|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_318_4_VITIS_LOOP_320_5|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_318_4_VITIS_LOOP_320_5|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_318_4_VITIS_LOOP_320_5|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_318_4_VITIS_LOOP_320_5|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_318_4_VITIS_LOOP_320_5|  return value|
|epnp_address0  |  out|    8|   ap_memory|                                                        epnp|         array|
|epnp_ce0       |  out|    1|   ap_memory|                                                        epnp|         array|
|epnp_we0       |  out|   56|   ap_memory|                                                        epnp|         array|
|epnp_d0        |  out|  448|   ap_memory|                                                        epnp|         array|
|epnp_q0        |   in|  448|   ap_memory|                                                        epnp|         array|
|epnp_address1  |  out|    8|   ap_memory|                                                        epnp|         array|
|epnp_ce1       |  out|    1|   ap_memory|                                                        epnp|         array|
|epnp_q1        |   in|  448|   ap_memory|                                                        epnp|         array|
|ccs_address0   |  out|    4|   ap_memory|                                                         ccs|         array|
|ccs_ce0        |  out|    1|   ap_memory|                                                         ccs|         array|
|ccs_q0         |   in|   64|   ap_memory|                                                         ccs|         array|
|ccs_address1   |  out|    4|   ap_memory|                                                         ccs|         array|
|ccs_ce1        |  out|    1|   ap_memory|                                                         ccs|         array|
|ccs_q1         |   in|   64|   ap_memory|                                                         ccs|         array|
+---------------+-----+-----+------------+------------------------------------------------------------+--------------+

