; =============================================================================
; Name: Wu, Yi
; Login: ywu014 (ywu014@ucr.edu)
; Assignment: Lab 01
; Lab Section: 24
; TA: Wojtek Karas
;
; I hereby certify that the contents of this file are ENTIRELY my own original
; work.
; =============================================================================
; -----------------------------------------------------------------------------
; Subroutine: SUB_MAIN_30000
; Input: None.
; Postcondition: None.
; Return Value: None.
; -----------------------------------------------------------------------------
.ORIG x3000 ;start at memory address x3000
;------------------------------------------------------------------------------
;Instruction Block for SUB_MAIN_30000
;------------------------------------------------------------------------------
        LD R1, DEC_0
	LD R2, DEC_12
	LD R3, DEC_6

REPEAT  ADD R1, R1, R2
	ADD R3, R3, #-1
	BRp REPEAT

	HALT
  
;------------------------------------------------------------------------------
;Data Block for SUB_MAIN_3000
;------------------------------------------------------------------------------
DEC_0   .FILL #0
DEC_12  .FILL #12
DEC_6   .FILL #6
;------------------------------------------------------------------------------
;End Subroutine: SUB_MAIN_3000
;------------------------------------------------------------------------------
.END ;stop reading source code