Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Dec  8 02:25:43 2023
| Host         : vt_g14 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_vpong_control_sets_placed.rpt
| Design       : top_vpong
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   106 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              43 |           24 |
| No           | No                    | Yes                    |              46 |           21 |
| No           | Yes                   | No                     |              70 |           19 |
| Yes          | No                    | No                     |              17 |           14 |
| Yes          | No                    | Yes                    |              30 |           12 |
| Yes          | Yes                   | No                     |              16 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|               Clock Signal               |               Enable Signal              |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------+------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  baud_BUFG                               | usb_rs232_rx/dout[6]                     |                                          |                1 |              1 |         1.00 |
|  baud_BUFG                               | usb_rs232_rx/dout[0]                     |                                          |                1 |              1 |         1.00 |
|  baud_BUFG                               | usb_rs232_rx/dout[5]                     |                                          |                1 |              1 |         1.00 |
|  baud_BUFG                               | usb_rs232_rx/dout[2]                     |                                          |                1 |              1 |         1.00 |
|  baud_BUFG                               | usb_rs232_rx/dout[3]                     |                                          |                1 |              1 |         1.00 |
|  baud_BUFG                               | usb_rs232_rx/dout[1]                     |                                          |                1 |              1 |         1.00 |
|  baud_BUFG                               | usb_rs232_rx/dout[7]                     |                                          |                1 |              1 |         1.00 |
|  baud_BUFG                               | usb_rs232_rx/dout[4]                     |                                          |                1 |              1 |         1.00 |
|  baud_BUFG                               | usb_rs232_tx/dout                        |                                          |                1 |              1 |         1.00 |
|  clk_disp_div/clk_out                    |                                          |                                          |                1 |              2 |         2.00 |
|  n_0_367_BUFG                            |                                          |                                          |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG                           |                                          | btn_reset/genblk1[0].the_debouncer/clear |                3 |              6 |         2.00 |
|  baud_BUFG                               |                                          |                                          |                3 |              7 |         2.33 |
|  baud_BUFG                               | usb_rs232_rx/is_receiving                | usb_rs232_rx/count[7]_i_1__0_n_1         |                2 |              8 |         4.00 |
|  baud_BUFG                               | usb_rs232_rx/E[0]                        |                                          |                5 |              8 |         1.60 |
|  baud_BUFG                               | usb_rs232_tx/is_sending                  | usb_rs232_tx/count[7]_i_1_n_1            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                           | main_vga_sync/v_count_reg0               | btn_reset/genblk1[0].the_debouncer/AR[0] |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                           | n_0_367_BUFG                             | btn_reset/genblk1[0].the_debouncer/AR[0] |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG                           | graphics_renderer_inst/gpu_py[9]_i_1_n_1 | btn_reset/genblk1[0].the_debouncer/AR[0] |                3 |             10 |         3.33 |
|  game_logic_inst/cnt_ball_movement_x/CLK |                                          | btn_reset/genblk1[0].the_debouncer/AR[0] |                6 |             11 |         1.83 |
|  clk_IBUF_BUFG                           |                                          |                                          |               18 |             31 |         1.72 |
|  clk_IBUF_BUFG                           |                                          | main_uart_baudrate_generator/clear       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                           |                                          | clk_disp_div/clear                       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                           |                                          | btn_reset/genblk1[0].the_debouncer/AR[0] |               15 |             35 |         2.33 |
+------------------------------------------+------------------------------------------+------------------------------------------+------------------+----------------+--------------+


