=== Synapse Verification ===
CMOS excitatory synapse primitive
Date: Feb  3 15:31:59 2026

Test Parameters:
  cpost: 200fF
  rdecay: 80k ohm
  Input spikes: 2ns width, 20ns period

Waveform Analysis:
==================

Samples:
  Vpre @6ns:   1.800 V
  Vpost @4ns:  0.000 V (before first spike)
  Vpost @8ns:  1.327 V (after first spike)
  Vpost @16ns: 0.805 V (decay region)
  Vpost @24ns: 0.490 V (before second spike)
  Vpost @26ns: 1.228 V (second spike active)
  Vpost max:   1.418 V

OK: post node integrates first input spike
OK: post node decays after spike
OK: second spike re-charges post node
OK: synapse response amplitude is significant
Output pulse count (threshold 0.9V): 6
OK: buffered synapse output pulses detected

=== PASS: Synapse exhibits integrate + decay behavior ===
