INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Resultados/CORDIC/CORDIC_Arch3_Vivado/CORDIC_Arch3_Vivado.sim/tb_CORDIC_Arch3_single/synth/func/testbench_CORDIC_Arch3_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_Arch3
INFO: [VRFC 10-311] analyzing module CORDIC_FSM_v3
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-311] analyzing module FPU_PIPELINED_FPADDSUB
INFO: [VRFC 10-311] analyzing module FSM_INPUT_ENABLE
INFO: [VRFC 10-311] analyzing module MultiplexTxT
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-311] analyzing module RegisterAdd_1
INFO: [VRFC 10-311] analyzing module RegisterAdd_2
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized0
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized1
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized10
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized11
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized12
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized13
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized14
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized15
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized16
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized17
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized18
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized19
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized2
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized20
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized21
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized22
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized3
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized4
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized5
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized6
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized7
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized8
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized9
INFO: [VRFC 10-311] analyzing module ShiftRegister
INFO: [VRFC 10-311] analyzing module Simple_Subt
INFO: [VRFC 10-311] analyzing module Up_counter
INFO: [VRFC 10-311] analyzing module Up_counter__parameterized0
INFO: [VRFC 10-311] analyzing module d_ff_en
INFO: [VRFC 10-311] analyzing module d_ff_en_0
INFO: [VRFC 10-311] analyzing module d_ff_en__parameterized0
INFO: [VRFC 10-311] analyzing module d_ff_en__parameterized1
INFO: [VRFC 10-311] analyzing module d_ff_en__parameterized10
INFO: [VRFC 10-311] analyzing module d_ff_en__parameterized11
INFO: [VRFC 10-311] analyzing module d_ff_en__parameterized2
INFO: [VRFC 10-311] analyzing module d_ff_en__parameterized3
INFO: [VRFC 10-311] analyzing module d_ff_en__parameterized4
INFO: [VRFC 10-311] analyzing module d_ff_en__parameterized5
INFO: [VRFC 10-311] analyzing module d_ff_en__parameterized6
INFO: [VRFC 10-311] analyzing module d_ff_en__parameterized7
INFO: [VRFC 10-311] analyzing module d_ff_en__parameterized8
INFO: [VRFC 10-311] analyzing module d_ff_en__parameterized9
INFO: [VRFC 10-311] analyzing module sgn_result
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Resultados/CORDIC/CORDIC_Arch3_Vivado/CORDIC_Arch3_Vivado.srcs/tb_CORDIC_Arch3_single/imports/new/Testbench_FPU_Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Resultados/CORDIC/CORDIC_Arch3_Vivado/CORDIC_Arch3_Vivado.srcs/tb_CORDIC_Arch3_single/imports/cordic_jorge/tb_CORDIC_Arch3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_CORDIC_Arch3
