multiline_comment|/***********************************************************************&n; * Copyright 2001 MontaVista Software Inc.&n; * Author: Jun Sun, jsun@mvista.com or jsun@junsun.net&n; *&n; *  arch/mips/ddb5xxx/common/irq_cpu.c&n; *     This file define the irq handler for MIPS CPU interrupts.&n; *&n; * This program is free software; you can redistribute  it and/or modify it&n; * under  the terms of  the GNU General  Public License as published by the&n; * Free Software Foundation;  either version 2 of the  License, or (at your&n; * option) any later version.&n; ***********************************************************************&n; */
multiline_comment|/*&n; * Almost all MIPS CPUs define 8 interrupt sources.  They are typically&n; * level triggered (i.e., cannot be cleared from CPU; must be cleared from&n; * device).  The first two are software interrupts.  The last one is &n; * usually cpu timer interrupt if coutner register is present.&n; *&n; * This file exports one global function:&n; *&t;mips_cpu_irq_init(u32 irq_base);&n; */
macro_line|#include &lt;linux/irq.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;asm/mipsregs.h&gt;
multiline_comment|/* [jsun] sooner or later we should move this debug stuff to MIPS common */
macro_line|#include &lt;asm/ddb5xxx/debug.h&gt;
DECL|variable|mips_cpu_irq_base
r_static
r_int
id|mips_cpu_irq_base
op_assign
op_minus
l_int|1
suffix:semicolon
r_static
r_void
DECL|function|mips_cpu_irq_enable
id|mips_cpu_irq_enable
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|MIPS_ASSERT
c_func
(paren
id|mips_cpu_irq_base
op_ne
op_minus
l_int|1
)paren
suffix:semicolon
id|MIPS_ASSERT
c_func
(paren
id|irq
op_ge
id|mips_cpu_irq_base
)paren
suffix:semicolon
id|MIPS_ASSERT
c_func
(paren
id|irq
OL
id|mips_cpu_irq_base
op_plus
l_int|8
)paren
suffix:semicolon
id|clear_cp0_cause
c_func
(paren
l_int|1
op_lshift
(paren
id|irq
op_minus
id|mips_cpu_irq_base
op_plus
l_int|8
)paren
)paren
suffix:semicolon
id|set_cp0_status
c_func
(paren
l_int|1
op_lshift
(paren
id|irq
op_minus
id|mips_cpu_irq_base
op_plus
l_int|8
)paren
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|mips_cpu_irq_disable
id|mips_cpu_irq_disable
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|MIPS_ASSERT
c_func
(paren
id|mips_cpu_irq_base
op_ne
op_minus
l_int|1
)paren
suffix:semicolon
id|MIPS_ASSERT
c_func
(paren
id|irq
op_ge
id|mips_cpu_irq_base
)paren
suffix:semicolon
id|MIPS_ASSERT
c_func
(paren
id|irq
OL
id|mips_cpu_irq_base
op_plus
l_int|8
)paren
suffix:semicolon
id|clear_cp0_status
c_func
(paren
l_int|1
op_lshift
(paren
id|irq
op_minus
id|mips_cpu_irq_base
op_plus
l_int|8
)paren
)paren
suffix:semicolon
)brace
DECL|function|mips_cpu_irq_startup
r_static
r_int
r_int
id|mips_cpu_irq_startup
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|mips_cpu_irq_enable
c_func
(paren
id|irq
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|macro|mips_cpu_irq_shutdown
mdefine_line|#define&t;mips_cpu_irq_shutdown&t;mips_cpu_irq_disable
r_static
r_void
DECL|function|mips_cpu_irq_ack
id|mips_cpu_irq_ack
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|MIPS_ASSERT
c_func
(paren
id|mips_cpu_irq_base
op_ne
op_minus
l_int|1
)paren
suffix:semicolon
id|MIPS_ASSERT
c_func
(paren
id|irq
op_ge
id|mips_cpu_irq_base
)paren
suffix:semicolon
id|MIPS_ASSERT
c_func
(paren
id|irq
OL
id|mips_cpu_irq_base
op_plus
l_int|8
)paren
suffix:semicolon
multiline_comment|/* although we attemp to clear the IP bit in cause reigster, I think&n;&t; * usually it is cleared by device (irq source)&n;&t; */
id|clear_cp0_cause
c_func
(paren
l_int|1
op_lshift
(paren
id|irq
op_minus
id|mips_cpu_irq_base
op_plus
l_int|8
)paren
)paren
suffix:semicolon
multiline_comment|/* I am not fully convinced that I should disable irq here */
)brace
r_static
r_void
DECL|function|mips_cpu_irq_end
id|mips_cpu_irq_end
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|MIPS_ASSERT
c_func
(paren
id|mips_cpu_irq_base
op_ne
op_minus
l_int|1
)paren
suffix:semicolon
id|MIPS_ASSERT
c_func
(paren
id|irq
op_ge
id|mips_cpu_irq_base
)paren
suffix:semicolon
id|MIPS_ASSERT
c_func
(paren
id|irq
OL
id|mips_cpu_irq_base
op_plus
l_int|8
)paren
suffix:semicolon
multiline_comment|/* I am not fully convinced that I should enable irq here */
)brace
DECL|variable|mips_cpu_irq_controller
r_static
id|hw_irq_controller
id|mips_cpu_irq_controller
op_assign
(brace
l_string|&quot;CPU_irq&quot;
comma
id|mips_cpu_irq_startup
comma
id|mips_cpu_irq_shutdown
comma
id|mips_cpu_irq_enable
comma
id|mips_cpu_irq_disable
comma
id|mips_cpu_irq_ack
comma
id|mips_cpu_irq_end
comma
l_int|NULL
multiline_comment|/* no affinity stuff for UP */
)brace
suffix:semicolon
r_void
DECL|function|mips_cpu_irq_init
id|mips_cpu_irq_init
c_func
(paren
id|u32
id|irq_base
)paren
(brace
r_extern
id|irq_desc_t
id|irq_desc
(braket
)braket
suffix:semicolon
id|u32
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
id|irq_base
suffix:semicolon
id|i
OL
id|irq_base
op_plus
l_int|8
suffix:semicolon
id|i
op_increment
)paren
(brace
id|irq_desc
(braket
id|i
)braket
dot
id|status
op_assign
id|IRQ_DISABLED
suffix:semicolon
id|irq_desc
(braket
id|i
)braket
dot
id|action
op_assign
l_int|NULL
suffix:semicolon
id|irq_desc
(braket
id|i
)braket
dot
id|depth
op_assign
l_int|1
suffix:semicolon
id|irq_desc
(braket
id|i
)braket
dot
id|handler
op_assign
op_amp
id|mips_cpu_irq_controller
suffix:semicolon
)brace
id|mips_cpu_irq_base
op_assign
id|irq_base
suffix:semicolon
)brace
eof
