// Seed: 2245226402
module module_0 (
    output wor void id_0,
    output supply1 id_1,
    input wand id_2,
    output supply1 id_3,
    input supply0 id_4
    , id_17,
    input supply0 id_5,
    input wire id_6,
    output wand id_7,
    output uwire id_8,
    input tri id_9,
    input uwire id_10,
    output wor id_11,
    input wor id_12,
    output uwire id_13,
    output uwire id_14,
    input supply1 id_15
    , id_18 = 1'b0
);
  wire id_19;
  tri id_20, id_21, id_22, id_23;
  assign id_22 = id_4;
  id_24(
      (1), 1
  );
  wire id_25 = id_25;
  assign id_0 = 1;
  always id_22 = ~^"";
  wire id_26;
  assign id_11 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input  wand id_1
    , id_7,
    input  tri1 id_2,
    input  wand id_3
    , id_8,
    input  wand id_4,
    input  wire id_5
);
  always id_7 = id_3;
  module_0 modCall_1 (
      id_8,
      id_0,
      id_5,
      id_0,
      id_7,
      id_4,
      id_5,
      id_7,
      id_7,
      id_3,
      id_3,
      id_8,
      id_5,
      id_8,
      id_0,
      id_2
  );
  assign modCall_1.type_2 = 0;
  wire id_9;
endmodule
