#:C0     
#Xilinx FPGA Editor Command Log File
#Editor Version:
#:V   NT M2.1 M.81d
#Current Working Directory:
#:D   C:\PT8616\development_src\FPGA
#Date/Time:
#:T   Tue May 17 12:40:27 2011
#------------------------------
	#Reading FPGA_main_map.ncd...
	#Loading device for application Rf_Device from file '3s250e.nph' in environment C:\Xilinx\12.4\ISE_DS\ISE\.
	#   "FPGA_main" is an NCD, version 3.2, device xc3s250e, package vq100, speed -5
	#Design creation date: 2011.05.17.10.38.21
	#ERROR:Place:539 - The design has objects that are constrained to a set of sites. The number of objects constrained (39) of type SLICEL is too large for the number of available sites (that are not prohibited and not already taken by other locked components) of this type in this set (24) .
	#The following constraints are causing this issue:
	#  COMPGRP "pblock_f_gen_1.SLICE" LOCATE = SITE "SLICE_X28Y16:SLICE_X33Y19" LEVEL 4
	#Encountered an infeasibility when trying to place 39 components to 24 sites.
	#SLICEL ( 1)  Comps     39 Sites     24 AvailEmptySites     24. Reserved 39 sites for SLICEL comps.
	#
	#ERROR:Place:539 - The design has objects that are constrained to a set of sites. The number of objects constrained (39) of type SLICEL is too large for the number of available sites (that are not prohibited and not already taken by other locked components) of this type in this set (24) .
	#The following constraints are causing this issue:
	#  COMPGRP "pblock_h_gen_1.SLICE" LOCATE = SITE "SLICE_X28Y12:SLICE_X33Y15" LEVEL 4
	#Encountered an infeasibility when trying to place 39 components to 24 sites.
	#SLICEL ( 1)  Comps     39 Sites     24 AvailEmptySites     24. Reserved 39 sites for SLICEL comps.
	#
	#ERROR:Place:539 - The design has objects that are constrained to a set of sites. The number of objects constrained (78) of type SLICEL is too large for the number of available sites (that are not prohibited and not already taken by other locked components) of this type in this set (64) .
	#The following constraints are causing this issue:
	#  COMPGRP "pblock_VCXO_pll_1.SLICE" LOCATE = SITE "SLICE_X16Y20:SLICE_X23Y27" LEVEL 4
	#Encountered an infeasibility when trying to place 78 components to 64 sites.
	#SLICEL ( 1)  Comps     78 Sites     64 AvailEmptySites     64. Reserved 78 sites for SLICEL comps.
	#
	#ERROR:Place:539 - The design has objects that are constrained to a set of sites. The number of objects constrained (122) of type SLICEL is too large for the number of available sites (that are not prohibited and not already taken by other locked components) of this type in this set (112) .
	#The following constraints are causing this issue:
	#  COMPGRP "pblock_debug_1.SLICE" LOCATE = SITE "SLICE_X36Y10:SLICE_X39Y49" LEVEL 4
	#  MACRO "debug/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CDONE_MSET" LOCATE = SITE "SLICE_X36Y10:SLICE_X39Y49" LEVEL 1
	#  MACRO "debug/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CMPRESET_MSET" LOCATE = SITE "SLICE_X36Y10:SLICE_X39Y49" LEVEL 1
	#  MACRO "debug/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS0_MSET" LOCATE = SITE "SLICE_X36Y10:SLICE_X39Y49" LEVEL 1
	#  MACRO "debug/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS1_MSET" LOCATE = SITE "SLICE_X36Y10:SLICE_X39Y49" LEVEL 1
	#  MACRO "debug/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_SCMPCE_MSET" LOCATE = SITE "SLICE_X36Y10:SLICE_X39Y49" LEVEL 1
	#  MACRO "debug/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_SCRST_MSET" LOCATE = SITE "SLICE_X36Y10:SLICE_X39Y49" LEVEL 1
	#  MACRO "debug/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_WHCMPCE_MSET" LOCATE = SITE "SLICE_X36Y10:SLICE_X39Y49" LEVEL 1
	#  MACRO "debug/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_WLCMPCE_MSET" LOCATE = SITE "SLICE_X36Y10:SLICE_X39Y49" LEVEL 1
	#  MACRO "debug/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_SRL16.U_GAND_SRL16_MSET" LOCATE = SITE "SLICE_X36Y10:SLICE_X39Y49" LEVEL 1
	#  MACRO "debug/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_SRL16.U_GAND_SRL16_MSET" LOCATE = SITE "SLICE_X36Y10:SLICE_X39Y49" LEVEL 1
	#  MACRO "debug/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_SRL16.U_GAND_SRL16_MSET" LOCATE = SITE "SLICE_X36Y10:SLICE_X39Y49" LEVEL 1
	#  MACRO "debug/U0_I_YES_D.U_ILA_U_TRIG_U_TM_G_NMU[0].U_M_U_MU_I_MUT_GANDX.U_match_I_SRL16.U_GANDX_SRL16_MSET" LOCATE = SITE "SLICE_X36Y10:SLICE_X39Y49" LEVEL 1
	#Encountered an infeasibility when trying to place 170 components to 160 sites.
	#SLICEM ( 6)  Comps     48 Sites     80 AvailEmptySites     80. Reserved 48 sites for SLICEM comps.
	#SLICEL ( 1)  Comps    122 Sites    160 AvailEmptySites    112. Reserved 122 sites for SLICEL comps.
	#
	#Building chip graphics...
	#Loading speed info...
	#1
setattr main edit-mode no-logic-changes
