// special system registers

#define	CPUECTLR_EL1		S3_1_C15_C2_1
#define	CPUACTLR_EL1		S3_1_C15_C2_0

// bits for EL2 registers

#define	TCR_EL2_FIXEDBITS	0x80800000
#define	TCR_EL2_TBI		0x00100000
#define	TCR_EL2_PS_4G		0x00000000
#define	TCR_EL2_PS_64G		0x00010000
#define	TCR_EL2_PS_1T		0x00020000
#define	TCR_EL2_PS_4T		0x00030000
#define	TCR_EL2_PS_16T		0x00040000
#define	TCR_EL2_PS_256T		0x00050000
#define	TCR_EL2_TG_4K		0x00000000
#define	TCR_EL2_TG_64K		0x00004000
#define	TCR_EL2_TG_16K		0x00008000
#define	TCR_EL2_SH_NS		0x00000000
#define	TCR_EL2_SH_OS		0x00002000
#define	TCR_EL2_SH_IS		0x00003000
#define	TCR_EL2_OC_NC		0x00000000
#define	TCR_EL2_OC_WBWA		0x00000400
#define	TCR_EL2_OC_WT		0x00000800
#define	TCR_EL2_OC_WB		0x00000c00
#define	TCR_EL2_IC_NC		0x00000000
#define	TCR_EL2_IC_WBWA		0x00000100
#define	TCR_EL2_IC_WT		0x00000200
#define	TCR_EL2_SZ(n)		n

#define	VTCR_EL2_FIXEDBITS	0x80000000
// other defines equivalent to TCR_EL2_*
#define	VTCR_EL2_SL0(n)		n << 6

#define	MAIR_EL2_DEVICE(idx)		(0 << (idx << 3))
#define	MAIR_EL2_NORMAL_NTWBWA(idx)	(0xff << (idx << 3))

#define	SCTLR_EL2_FIXEDBITS	0x30c50830
#define	SCTLR_EL2_WXN		0x00080000
#define	SCTLR_EL2_I		0x00001000
#define	SCTLR_EL2_SA		0x00000008
#define	SCTLR_EL2_C		0x00000004
#define	SCTLR_EL2_A		0x00000002
#define	SCTLR_EL2_M		0x00000001

#define	HCR_EL2_RW		0x80000000
#define	HCR_EL2_TGE		0x08000000
#define	HCR_EL2_TSC		0x00080000
#define	HCR_EL2_TWE		0x00004000
#define	HCR_EL2_TWI		0x00002000
#define	HCR_EL2_DC		0x00001000
#define	HCR_EL2_AMO		0x00000020
#define	HCR_EL2_IMO		0x00000010
#define	HCR_EL2_FMO		0x00000008
#define	HCR_EL2_VM		0x00000001

#define	ESR_ELX_PABORT_FSCMASK	0x0000003f

#define	ESR_ELX_DABORT_WNR	0x00000040
#define	ESR_ELX_DABORT_FSCMASK	0x0000003f

// bits for EL1 registers

#define	SCTLR_EL1_FIXEDBITS	0x30d00800
