# vlog -work work -sv -stats=none C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q5.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module q5
# 
# Top level modules:
# 	q5
# 
# 
# vlog -work work -sv -stats=none C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q5_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling package q5_tb_sv_unit
# -- Importing package uop_utils
# -- Compiling module q5_tb
# 
# Top level modules:
# 	q5_tb
# 
# 
vsim -gui q5_tb
# vsim -gui q5_tb 
# Start time: 13:34:57 on Oct 21,2021
# Loading sv_std.std
# Loading work.uop_utils
# Loading work.q5_tb_sv_unit
# Loading work.q5_tb
# Loading work.q5
run -all
# term | 3 2 1 0 | 0 
#    0 | 1 1 0 1 0 0 | 1 
#    1 | 1 1 0 1 1 0 | 1 
#    2 | 1 1 0 1 0 1 | 0 
#    3 | 1 1 0 1 1 1 | 1 
quit -sim
# End time: 13:36:02 on Oct 21,2021, Elapsed time: 0:01:05
# Errors: 0, Warnings: 3
# vlog -work work -sv -stats=none C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q5_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling package q5_tb_sv_unit
# -- Importing package uop_utils
# -- Compiling module q5_tb
# 
# Top level modules:
# 	q5_tb
# 
# 
vsim work.q5_tb
# vsim work.q5_tb 
# Start time: 13:36:53 on Oct 21,2021
# Loading sv_std.std
# Loading work.uop_utils
# Loading work.q5_tb_sv_unit
# Loading work.q5_tb
# Loading work.q5
run -all
# term | 5 4 3 2 1 0 | 0 
#    0 | 1 1 0 1 0 0 | 1 
#    1 | 1 1 0 1 1 0 | 1 
#    2 | 1 1 0 1 0 1 | 0 
#    3 | 1 1 0 1 1 1 | 1 
quit -sim
# End time: 13:39:26 on Oct 21,2021, Elapsed time: 0:02:33
# Errors: 0, Warnings: 2
# vlog -work work -sv -stats=none C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q5_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Error: C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q5_tb.sv(17): (vlog-2730) Undefined variable: 'uu'.
# 
# 
# vlog -work work -sv -stats=none C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q5_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling package q5_tb_sv_unit
# -- Importing package uop_utils
# -- Compiling module q5_tb
# 
# Top level modules:
# 	q5_tb
# 
# 
vsim work.q5_tb
# vsim work.q5_tb 
# Start time: 13:55:18 on Oct 21,2021
# Loading sv_std.std
# Loading work.uop_utils
# Loading work.q5_tb_sv_unit
# Loading work.q5_tb
# Loading work.q5
run -all
# term | 5 4 3 2 1 0 | 0 
#    0 | 1 1 0 1 | 1 
#    0 | 1 1 0 1 0 0 | 1 
#    1 | 1 1 0 1 1 0 | 1 
#    2 | 1 1 0 1 0 1 | 0 
#    3 | 1 1 0 1 1 1 | 1 
quit -sim
# End time: 13:56:34 on Oct 21,2021, Elapsed time: 0:01:16
# Errors: 0, Warnings: 3
vlog -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/uop_utils.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:56:39 on Oct 21,2021
# vlog -reportprogress 300 -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/uop_utils.sv 
# -- Compiling package uop_utils
# 
# Top level modules:
# 	--none--
# End time: 13:56:40 on Oct 21,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q5_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:56:46 on Oct 21,2021
# vlog -reportprogress 300 -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q5_tb.sv 
# -- Compiling package q5_tb_sv_unit
# -- Importing package uop_utils
# -- Compiling module q5_tb
# 
# Top level modules:
# 	q5_tb
# End time: 13:56:46 on Oct 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q5_tb
# vsim work.q5_tb 
# Start time: 13:56:47 on Oct 21,2021
# Loading sv_std.std
# Loading work.uop_utils
# Loading work.q5_tb_sv_unit
# Loading work.q5_tb
# Loading work.q5
run -all
# term | 5 4 3 2 1 0 | 0 
#    0 | 1 0 1 1 | 1 
#    0 | 0 0 1 0 1 1 | 1 
#    1 | 0 1 1 0 1 1 | 1 
#    2 | 1 0 1 0 1 1 | 0 
#    3 | 1 1 1 0 1 1 | 1 
quit -sim
# End time: 13:57:27 on Oct 21,2021, Elapsed time: 0:00:40
# Errors: 0, Warnings: 1
vlog -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q5_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:01:33 on Oct 21,2021
# vlog -reportprogress 300 -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q5_tb.sv 
# -- Compiling package q5_tb_sv_unit
# -- Importing package uop_utils
# -- Compiling module q5_tb
# 
# Top level modules:
# 	q5_tb
# End time: 14:01:34 on Oct 21,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.q5_tb
# vsim work.q5_tb 
# Start time: 14:01:34 on Oct 21,2021
# Loading sv_std.std
# Loading work.uop_utils
# Loading work.q5_tb_sv_unit
# Loading work.q5_tb
# Loading work.q5
run -all
# term | 5 4 3 2 1 0 | 0 
#    0 | 0 0 1 0 1 1 | 1 
#    1 | 0 1 1 0 1 1 | 1 
#    2 | 1 0 1 0 1 1 | 0 
#    3 | 1 1 1 0 1 1 | 1 
quit -sim
# End time: 14:01:59 on Oct 21,2021, Elapsed time: 0:00:25
# Errors: 0, Warnings: 1
vsim work.q1
# vsim work.q1 
# Start time: 14:02:06 on Oct 21,2021
# Loading sv_std.std
# Loading work.q1
quit -sim
# End time: 14:02:17 on Oct 21,2021, Elapsed time: 0:00:11
# Errors: 0, Warnings: 1
vsim work.q1
# vsim work.q1 
# Start time: 14:08:43 on Oct 21,2021
# Loading sv_std.std
# Loading work.q1
quit -sim
# End time: 14:08:50 on Oct 21,2021, Elapsed time: 0:00:07
# Errors: 0, Warnings: 1
vsim work.q1_tb
# vsim work.q1_tb 
# Start time: 14:09:28 on Oct 21,2021
# ** Error: (vsim-13) Recompile work.q1_tb_sv_unit because work.uop_utils has changed.
# ** Error (suppressible): (vsim-12) Recompile work.q1_tb after work.q1_tb_sv_unit is recompiled.
# ** Error: (vsim-13) Recompile work.q1_tb because work.uop_utils has changed.
# Error loading design
# End time: 14:09:28 on Oct 21,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 1
vlog -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:35 on Oct 21,2021
# vlog -reportprogress 300 -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q1.sv 
# -- Compiling module q1
# 
# Top level modules:
# 	q1
# End time: 14:09:36 on Oct 21,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q1_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:38 on Oct 21,2021
# vlog -reportprogress 300 -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q1_tb.sv 
# -- Compiling package q1_tb_sv_unit
# -- Importing package uop_utils
# -- Compiling module q1_tb
# 
# Top level modules:
# 	q1_tb
# End time: 14:09:38 on Oct 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q1_tb
# vsim work.q1_tb 
# Start time: 14:09:40 on Oct 21,2021
# Loading sv_std.std
# Loading work.uop_utils
# Loading work.q1_tb_sv_unit
# Loading work.q1_tb
# Loading work.q1
run -all
# term | 1 0 | 0 
#    0 | 0 0 | 1 
#    1 | 0 1 | 0 
#    2 | 1 0 | 0 
#    3 | 1 1 | 1 
quit -sim
# End time: 14:10:05 on Oct 21,2021, Elapsed time: 0:00:25
# Errors: 0, Warnings: 1
vsim work.q1_tb
# vsim work.q1_tb 
# Start time: 14:10:49 on Oct 21,2021
# Loading sv_std.std
# Loading work.uop_utils
# Loading work.q1_tb_sv_unit
# Loading work.q1_tb
# Loading work.q1
run -all
# term | 1 0 | 0 
#    0 | 0 0 | 1 
#    1 | 0 1 | 0 
#    2 | 1 0 | 0 
#    3 | 1 1 | 1 
quit -sim
# End time: 14:11:11 on Oct 21,2021, Elapsed time: 0:00:22
# Errors: 0, Warnings: 1
vsim work.q2_tb
# vsim work.q2_tb 
# Start time: 14:11:12 on Oct 21,2021
# ** Error: (vsim-13) Recompile work.q2_tb_sv_unit because work.uop_utils has changed.
# ** Error (suppressible): (vsim-12) Recompile work.q2_tb after work.q2_tb_sv_unit is recompiled.
# ** Error: (vsim-13) Recompile work.q2_tb because work.uop_utils has changed.
# Error loading design
# End time: 14:11:13 on Oct 21,2021, Elapsed time: 0:00:01
# Errors: 3, Warnings: 1
vlog -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:11:19 on Oct 21,2021
# vlog -reportprogress 300 -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q2.sv 
# -- Compiling module q2
# 
# Top level modules:
# 	q2
# End time: 14:11:19 on Oct 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q2_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:11:22 on Oct 21,2021
# vlog -reportprogress 300 -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q2_tb.sv 
# -- Compiling package q2_tb_sv_unit
# -- Importing package uop_utils
# -- Compiling module q2_tb
# 
# Top level modules:
# 	q2_tb
# End time: 14:11:22 on Oct 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q2_tb
# vsim work.q2_tb 
# Start time: 14:11:24 on Oct 21,2021
# Loading sv_std.std
# Loading work.uop_utils
# Loading work.q2_tb_sv_unit
# Loading work.q2_tb
# Loading work.q2
run -all
# term | 7 6 5 4 3 2 1 0 | 7 6 5 4 3 2 1 0 
#    0 | 0 0 0 0 0 0 0 0 | 0 0 0 0 0 0 0 0 
#    1 | 0 0 0 0 0 0 0 1 | 0 0 0 1 0 0 0 0 
#    2 | 0 0 0 0 0 0 1 0 | 0 0 1 0 0 0 0 0 
#    3 | 0 0 0 0 0 0 1 1 | 0 0 1 1 0 0 0 0 
run -all
quit -sim
# End time: 14:12:35 on Oct 21,2021, Elapsed time: 0:01:11
# Errors: 0, Warnings: 1
vsim work.q2_tb
# vsim work.q2_tb 
# Start time: 14:14:24 on Oct 21,2021
# Loading sv_std.std
# Loading work.uop_utils
# Loading work.q2_tb_sv_unit
# Loading work.q2_tb
# Loading work.q2
quit -sim
# End time: 14:14:35 on Oct 21,2021, Elapsed time: 0:00:11
# Errors: 0, Warnings: 1
vlog -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q2_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:13 on Oct 21,2021
# vlog -reportprogress 300 -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q2_tb.sv 
# -- Compiling package q2_tb_sv_unit
# -- Importing package uop_utils
# -- Compiling module q2_tb
# 
# Top level modules:
# 	q2_tb
# End time: 14:15:13 on Oct 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q2_tb
# vsim work.q2_tb 
# Start time: 14:15:17 on Oct 21,2021
# Loading sv_std.std
# Loading work.uop_utils
# Loading work.q2_tb_sv_unit
# Loading work.q2_tb
# Loading work.q2
run -all
# term | 7 6 5 4 3 2 1 0 | 7 6 5 4 3 2 1 0 
#    0 | 0 0 0 0 0 0 0 0 | 0 0 0 0 0 0 0 0 
#    1 | 0 0 0 0 0 0 0 1 | 0 0 0 1 0 0 0 0 
#    2 | 0 0 0 0 0 0 1 0 | 0 0 1 0 0 0 0 0 
#    3 | 0 0 0 0 0 0 1 1 | 0 0 1 1 0 0 0 0 
#    4 | 0 0 0 0 0 1 0 0 | 0 1 0 0 0 0 0 0 
#    5 | 0 0 0 0 0 1 0 1 | 0 1 0 1 0 0 0 0 
#    6 | 0 0 0 0 0 1 1 0 | 0 1 1 0 0 0 0 0 
#    7 | 0 0 0 0 0 1 1 1 | 0 1 1 1 0 0 0 0 
#    8 | 0 0 0 0 1 0 0 0 | 1 0 0 0 0 0 0 0 
#    9 | 0 0 0 0 1 0 0 1 | 1 0 0 1 0 0 0 0 
#   10 | 0 0 0 0 1 0 1 0 | 1 0 1 0 0 0 0 0 
#   11 | 0 0 0 0 1 0 1 1 | 1 0 1 1 0 0 0 0 
#   12 | 0 0 0 0 1 1 0 0 | 1 1 0 0 0 0 0 0 
#   13 | 0 0 0 0 1 1 0 1 | 1 1 0 1 0 0 0 0 
#   14 | 0 0 0 0 1 1 1 0 | 1 1 1 0 0 0 0 0 
#   15 | 0 0 0 0 1 1 1 1 | 1 1 1 1 0 0 0 0 
#   16 | 0 0 0 1 0 0 0 0 | 0 0 0 0 0 0 0 1 
#   17 | 0 0 0 1 0 0 0 1 | 0 0 0 1 0 0 0 1 
#   18 | 0 0 0 1 0 0 1 0 | 0 0 1 0 0 0 0 1 
#   19 | 0 0 0 1 0 0 1 1 | 0 0 1 1 0 0 0 1 
#   20 | 0 0 0 1 0 1 0 0 | 0 1 0 0 0 0 0 1 
#   21 | 0 0 0 1 0 1 0 1 | 0 1 0 1 0 0 0 1 
#   22 | 0 0 0 1 0 1 1 0 | 0 1 1 0 0 0 0 1 
#   23 | 0 0 0 1 0 1 1 1 | 0 1 1 1 0 0 0 1 
#   24 | 0 0 0 1 1 0 0 0 | 1 0 0 0 0 0 0 1 
#   25 | 0 0 0 1 1 0 0 1 | 1 0 0 1 0 0 0 1 
#   26 | 0 0 0 1 1 0 1 0 | 1 0 1 0 0 0 0 1 
#   27 | 0 0 0 1 1 0 1 1 | 1 0 1 1 0 0 0 1 
#   28 | 0 0 0 1 1 1 0 0 | 1 1 0 0 0 0 0 1 
#   29 | 0 0 0 1 1 1 0 1 | 1 1 0 1 0 0 0 1 
#   30 | 0 0 0 1 1 1 1 0 | 1 1 1 0 0 0 0 1 
#   31 | 0 0 0 1 1 1 1 1 | 1 1 1 1 0 0 0 1 
#   32 | 0 0 1 0 0 0 0 0 | 0 0 0 0 0 0 1 0 
#   33 | 0 0 1 0 0 0 0 1 | 0 0 0 1 0 0 1 0 
#   34 | 0 0 1 0 0 0 1 0 | 0 0 1 0 0 0 1 0 
#   35 | 0 0 1 0 0 0 1 1 | 0 0 1 1 0 0 1 0 
#   36 | 0 0 1 0 0 1 0 0 | 0 1 0 0 0 0 1 0 
#   37 | 0 0 1 0 0 1 0 1 | 0 1 0 1 0 0 1 0 
#   38 | 0 0 1 0 0 1 1 0 | 0 1 1 0 0 0 1 0 
#   39 | 0 0 1 0 0 1 1 1 | 0 1 1 1 0 0 1 0 
#   40 | 0 0 1 0 1 0 0 0 | 1 0 0 0 0 0 1 0 
#   41 | 0 0 1 0 1 0 0 1 | 1 0 0 1 0 0 1 0 
#   42 | 0 0 1 0 1 0 1 0 | 1 0 1 0 0 0 1 0 
#   43 | 0 0 1 0 1 0 1 1 | 1 0 1 1 0 0 1 0 
#   44 | 0 0 1 0 1 1 0 0 | 1 1 0 0 0 0 1 0 
#   45 | 0 0 1 0 1 1 0 1 | 1 1 0 1 0 0 1 0 
#   46 | 0 0 1 0 1 1 1 0 | 1 1 1 0 0 0 1 0 
#   47 | 0 0 1 0 1 1 1 1 | 1 1 1 1 0 0 1 0 
#   48 | 0 0 1 1 0 0 0 0 | 0 0 0 0 0 0 1 1 
#   49 | 0 0 1 1 0 0 0 1 | 0 0 0 1 0 0 1 1 
#   50 | 0 0 1 1 0 0 1 0 | 0 0 1 0 0 0 1 1 
#   51 | 0 0 1 1 0 0 1 1 | 0 0 1 1 0 0 1 1 
#   52 | 0 0 1 1 0 1 0 0 | 0 1 0 0 0 0 1 1 
#   53 | 0 0 1 1 0 1 0 1 | 0 1 0 1 0 0 1 1 
#   54 | 0 0 1 1 0 1 1 0 | 0 1 1 0 0 0 1 1 
#   55 | 0 0 1 1 0 1 1 1 | 0 1 1 1 0 0 1 1 
#   56 | 0 0 1 1 1 0 0 0 | 1 0 0 0 0 0 1 1 
#   57 | 0 0 1 1 1 0 0 1 | 1 0 0 1 0 0 1 1 
#   58 | 0 0 1 1 1 0 1 0 | 1 0 1 0 0 0 1 1 
#   59 | 0 0 1 1 1 0 1 1 | 1 0 1 1 0 0 1 1 
#   60 | 0 0 1 1 1 1 0 0 | 1 1 0 0 0 0 1 1 
#   61 | 0 0 1 1 1 1 0 1 | 1 1 0 1 0 0 1 1 
#   62 | 0 0 1 1 1 1 1 0 | 1 1 1 0 0 0 1 1 
#   63 | 0 0 1 1 1 1 1 1 | 1 1 1 1 0 0 1 1 
#   64 | 0 1 0 0 0 0 0 0 | 0 0 0 0 0 1 0 0 
#   65 | 0 1 0 0 0 0 0 1 | 0 0 0 1 0 1 0 0 
#   66 | 0 1 0 0 0 0 1 0 | 0 0 1 0 0 1 0 0 
#   67 | 0 1 0 0 0 0 1 1 | 0 0 1 1 0 1 0 0 
#   68 | 0 1 0 0 0 1 0 0 | 0 1 0 0 0 1 0 0 
#   69 | 0 1 0 0 0 1 0 1 | 0 1 0 1 0 1 0 0 
#   70 | 0 1 0 0 0 1 1 0 | 0 1 1 0 0 1 0 0 
#   71 | 0 1 0 0 0 1 1 1 | 0 1 1 1 0 1 0 0 
#   72 | 0 1 0 0 1 0 0 0 | 1 0 0 0 0 1 0 0 
#   73 | 0 1 0 0 1 0 0 1 | 1 0 0 1 0 1 0 0 
#   74 | 0 1 0 0 1 0 1 0 | 1 0 1 0 0 1 0 0 
#   75 | 0 1 0 0 1 0 1 1 | 1 0 1 1 0 1 0 0 
#   76 | 0 1 0 0 1 1 0 0 | 1 1 0 0 0 1 0 0 
#   77 | 0 1 0 0 1 1 0 1 | 1 1 0 1 0 1 0 0 
#   78 | 0 1 0 0 1 1 1 0 | 1 1 1 0 0 1 0 0 
#   79 | 0 1 0 0 1 1 1 1 | 1 1 1 1 0 1 0 0 
#   80 | 0 1 0 1 0 0 0 0 | 0 0 0 0 0 1 0 1 
#   81 | 0 1 0 1 0 0 0 1 | 0 0 0 1 0 1 0 1 
#   82 | 0 1 0 1 0 0 1 0 | 0 0 1 0 0 1 0 1 
#   83 | 0 1 0 1 0 0 1 1 | 0 0 1 1 0 1 0 1 
#   84 | 0 1 0 1 0 1 0 0 | 0 1 0 0 0 1 0 1 
#   85 | 0 1 0 1 0 1 0 1 | 0 1 0 1 0 1 0 1 
#   86 | 0 1 0 1 0 1 1 0 | 0 1 1 0 0 1 0 1 
#   87 | 0 1 0 1 0 1 1 1 | 0 1 1 1 0 1 0 1 
#   88 | 0 1 0 1 1 0 0 0 | 1 0 0 0 0 1 0 1 
#   89 | 0 1 0 1 1 0 0 1 | 1 0 0 1 0 1 0 1 
#   90 | 0 1 0 1 1 0 1 0 | 1 0 1 0 0 1 0 1 
#   91 | 0 1 0 1 1 0 1 1 | 1 0 1 1 0 1 0 1 
#   92 | 0 1 0 1 1 1 0 0 | 1 1 0 0 0 1 0 1 
#   93 | 0 1 0 1 1 1 0 1 | 1 1 0 1 0 1 0 1 
#   94 | 0 1 0 1 1 1 1 0 | 1 1 1 0 0 1 0 1 
#   95 | 0 1 0 1 1 1 1 1 | 1 1 1 1 0 1 0 1 
#   96 | 0 1 1 0 0 0 0 0 | 0 0 0 0 0 1 1 0 
#   97 | 0 1 1 0 0 0 0 1 | 0 0 0 1 0 1 1 0 
#   98 | 0 1 1 0 0 0 1 0 | 0 0 1 0 0 1 1 0 
#   99 | 0 1 1 0 0 0 1 1 | 0 0 1 1 0 1 1 0 
#  100 | 0 1 1 0 0 1 0 0 | 0 1 0 0 0 1 1 0 
#  101 | 0 1 1 0 0 1 0 1 | 0 1 0 1 0 1 1 0 
#  102 | 0 1 1 0 0 1 1 0 | 0 1 1 0 0 1 1 0 
#  103 | 0 1 1 0 0 1 1 1 | 0 1 1 1 0 1 1 0 
#  104 | 0 1 1 0 1 0 0 0 | 1 0 0 0 0 1 1 0 
#  105 | 0 1 1 0 1 0 0 1 | 1 0 0 1 0 1 1 0 
#  106 | 0 1 1 0 1 0 1 0 | 1 0 1 0 0 1 1 0 
#  107 | 0 1 1 0 1 0 1 1 | 1 0 1 1 0 1 1 0 
#  108 | 0 1 1 0 1 1 0 0 | 1 1 0 0 0 1 1 0 
#  109 | 0 1 1 0 1 1 0 1 | 1 1 0 1 0 1 1 0 
#  110 | 0 1 1 0 1 1 1 0 | 1 1 1 0 0 1 1 0 
#  111 | 0 1 1 0 1 1 1 1 | 1 1 1 1 0 1 1 0 
#  112 | 0 1 1 1 0 0 0 0 | 0 0 0 0 0 1 1 1 
#  113 | 0 1 1 1 0 0 0 1 | 0 0 0 1 0 1 1 1 
#  114 | 0 1 1 1 0 0 1 0 | 0 0 1 0 0 1 1 1 
#  115 | 0 1 1 1 0 0 1 1 | 0 0 1 1 0 1 1 1 
#  116 | 0 1 1 1 0 1 0 0 | 0 1 0 0 0 1 1 1 
#  117 | 0 1 1 1 0 1 0 1 | 0 1 0 1 0 1 1 1 
#  118 | 0 1 1 1 0 1 1 0 | 0 1 1 0 0 1 1 1 
#  119 | 0 1 1 1 0 1 1 1 | 0 1 1 1 0 1 1 1 
#  120 | 0 1 1 1 1 0 0 0 | 1 0 0 0 0 1 1 1 
#  121 | 0 1 1 1 1 0 0 1 | 1 0 0 1 0 1 1 1 
#  122 | 0 1 1 1 1 0 1 0 | 1 0 1 0 0 1 1 1 
#  123 | 0 1 1 1 1 0 1 1 | 1 0 1 1 0 1 1 1 
#  124 | 0 1 1 1 1 1 0 0 | 1 1 0 0 0 1 1 1 
#  125 | 0 1 1 1 1 1 0 1 | 1 1 0 1 0 1 1 1 
#  126 | 0 1 1 1 1 1 1 0 | 1 1 1 0 0 1 1 1 
#  127 | 0 1 1 1 1 1 1 1 | 1 1 1 1 0 1 1 1 
#  128 | 1 0 0 0 0 0 0 0 | 0 0 0 0 1 0 0 0 
#  129 | 1 0 0 0 0 0 0 1 | 0 0 0 1 1 0 0 0 
#  130 | 1 0 0 0 0 0 1 0 | 0 0 1 0 1 0 0 0 
#  131 | 1 0 0 0 0 0 1 1 | 0 0 1 1 1 0 0 0 
#  132 | 1 0 0 0 0 1 0 0 | 0 1 0 0 1 0 0 0 
#  133 | 1 0 0 0 0 1 0 1 | 0 1 0 1 1 0 0 0 
#  134 | 1 0 0 0 0 1 1 0 | 0 1 1 0 1 0 0 0 
#  135 | 1 0 0 0 0 1 1 1 | 0 1 1 1 1 0 0 0 
#  136 | 1 0 0 0 1 0 0 0 | 1 0 0 0 1 0 0 0 
#  137 | 1 0 0 0 1 0 0 1 | 1 0 0 1 1 0 0 0 
#  138 | 1 0 0 0 1 0 1 0 | 1 0 1 0 1 0 0 0 
#  139 | 1 0 0 0 1 0 1 1 | 1 0 1 1 1 0 0 0 
#  140 | 1 0 0 0 1 1 0 0 | 1 1 0 0 1 0 0 0 
#  141 | 1 0 0 0 1 1 0 1 | 1 1 0 1 1 0 0 0 
#  142 | 1 0 0 0 1 1 1 0 | 1 1 1 0 1 0 0 0 
#  143 | 1 0 0 0 1 1 1 1 | 1 1 1 1 1 0 0 0 
#  144 | 1 0 0 1 0 0 0 0 | 0 0 0 0 1 0 0 1 
#  145 | 1 0 0 1 0 0 0 1 | 0 0 0 1 1 0 0 1 
#  146 | 1 0 0 1 0 0 1 0 | 0 0 1 0 1 0 0 1 
#  147 | 1 0 0 1 0 0 1 1 | 0 0 1 1 1 0 0 1 
#  148 | 1 0 0 1 0 1 0 0 | 0 1 0 0 1 0 0 1 
#  149 | 1 0 0 1 0 1 0 1 | 0 1 0 1 1 0 0 1 
#  150 | 1 0 0 1 0 1 1 0 | 0 1 1 0 1 0 0 1 
#  151 | 1 0 0 1 0 1 1 1 | 0 1 1 1 1 0 0 1 
#  152 | 1 0 0 1 1 0 0 0 | 1 0 0 0 1 0 0 1 
#  153 | 1 0 0 1 1 0 0 1 | 1 0 0 1 1 0 0 1 
#  154 | 1 0 0 1 1 0 1 0 | 1 0 1 0 1 0 0 1 
#  155 | 1 0 0 1 1 0 1 1 | 1 0 1 1 1 0 0 1 
#  156 | 1 0 0 1 1 1 0 0 | 1 1 0 0 1 0 0 1 
#  157 | 1 0 0 1 1 1 0 1 | 1 1 0 1 1 0 0 1 
#  158 | 1 0 0 1 1 1 1 0 | 1 1 1 0 1 0 0 1 
#  159 | 1 0 0 1 1 1 1 1 | 1 1 1 1 1 0 0 1 
#  160 | 1 0 1 0 0 0 0 0 | 0 0 0 0 1 0 1 0 
#  161 | 1 0 1 0 0 0 0 1 | 0 0 0 1 1 0 1 0 
#  162 | 1 0 1 0 0 0 1 0 | 0 0 1 0 1 0 1 0 
#  163 | 1 0 1 0 0 0 1 1 | 0 0 1 1 1 0 1 0 
#  164 | 1 0 1 0 0 1 0 0 | 0 1 0 0 1 0 1 0 
#  165 | 1 0 1 0 0 1 0 1 | 0 1 0 1 1 0 1 0 
#  166 | 1 0 1 0 0 1 1 0 | 0 1 1 0 1 0 1 0 
#  167 | 1 0 1 0 0 1 1 1 | 0 1 1 1 1 0 1 0 
#  168 | 1 0 1 0 1 0 0 0 | 1 0 0 0 1 0 1 0 
#  169 | 1 0 1 0 1 0 0 1 | 1 0 0 1 1 0 1 0 
#  170 | 1 0 1 0 1 0 1 0 | 1 0 1 0 1 0 1 0 
#  171 | 1 0 1 0 1 0 1 1 | 1 0 1 1 1 0 1 0 
#  172 | 1 0 1 0 1 1 0 0 | 1 1 0 0 1 0 1 0 
#  173 | 1 0 1 0 1 1 0 1 | 1 1 0 1 1 0 1 0 
#  174 | 1 0 1 0 1 1 1 0 | 1 1 1 0 1 0 1 0 
#  175 | 1 0 1 0 1 1 1 1 | 1 1 1 1 1 0 1 0 
#  176 | 1 0 1 1 0 0 0 0 | 0 0 0 0 1 0 1 1 
#  177 | 1 0 1 1 0 0 0 1 | 0 0 0 1 1 0 1 1 
#  178 | 1 0 1 1 0 0 1 0 | 0 0 1 0 1 0 1 1 
#  179 | 1 0 1 1 0 0 1 1 | 0 0 1 1 1 0 1 1 
#  180 | 1 0 1 1 0 1 0 0 | 0 1 0 0 1 0 1 1 
#  181 | 1 0 1 1 0 1 0 1 | 0 1 0 1 1 0 1 1 
#  182 | 1 0 1 1 0 1 1 0 | 0 1 1 0 1 0 1 1 
#  183 | 1 0 1 1 0 1 1 1 | 0 1 1 1 1 0 1 1 
#  184 | 1 0 1 1 1 0 0 0 | 1 0 0 0 1 0 1 1 
#  185 | 1 0 1 1 1 0 0 1 | 1 0 0 1 1 0 1 1 
#  186 | 1 0 1 1 1 0 1 0 | 1 0 1 0 1 0 1 1 
#  187 | 1 0 1 1 1 0 1 1 | 1 0 1 1 1 0 1 1 
#  188 | 1 0 1 1 1 1 0 0 | 1 1 0 0 1 0 1 1 
#  189 | 1 0 1 1 1 1 0 1 | 1 1 0 1 1 0 1 1 
#  190 | 1 0 1 1 1 1 1 0 | 1 1 1 0 1 0 1 1 
#  191 | 1 0 1 1 1 1 1 1 | 1 1 1 1 1 0 1 1 
#  192 | 1 1 0 0 0 0 0 0 | 0 0 0 0 1 1 0 0 
#  193 | 1 1 0 0 0 0 0 1 | 0 0 0 1 1 1 0 0 
#  194 | 1 1 0 0 0 0 1 0 | 0 0 1 0 1 1 0 0 
#  195 | 1 1 0 0 0 0 1 1 | 0 0 1 1 1 1 0 0 
#  196 | 1 1 0 0 0 1 0 0 | 0 1 0 0 1 1 0 0 
#  197 | 1 1 0 0 0 1 0 1 | 0 1 0 1 1 1 0 0 
#  198 | 1 1 0 0 0 1 1 0 | 0 1 1 0 1 1 0 0 
#  199 | 1 1 0 0 0 1 1 1 | 0 1 1 1 1 1 0 0 
#  200 | 1 1 0 0 1 0 0 0 | 1 0 0 0 1 1 0 0 
#  201 | 1 1 0 0 1 0 0 1 | 1 0 0 1 1 1 0 0 
#  202 | 1 1 0 0 1 0 1 0 | 1 0 1 0 1 1 0 0 
#  203 | 1 1 0 0 1 0 1 1 | 1 0 1 1 1 1 0 0 
#  204 | 1 1 0 0 1 1 0 0 | 1 1 0 0 1 1 0 0 
#  205 | 1 1 0 0 1 1 0 1 | 1 1 0 1 1 1 0 0 
#  206 | 1 1 0 0 1 1 1 0 | 1 1 1 0 1 1 0 0 
#  207 | 1 1 0 0 1 1 1 1 | 1 1 1 1 1 1 0 0 
#  208 | 1 1 0 1 0 0 0 0 | 0 0 0 0 1 1 0 1 
#  209 | 1 1 0 1 0 0 0 1 | 0 0 0 1 1 1 0 1 
#  210 | 1 1 0 1 0 0 1 0 | 0 0 1 0 1 1 0 1 
#  211 | 1 1 0 1 0 0 1 1 | 0 0 1 1 1 1 0 1 
#  212 | 1 1 0 1 0 1 0 0 | 0 1 0 0 1 1 0 1 
#  213 | 1 1 0 1 0 1 0 1 | 0 1 0 1 1 1 0 1 
#  214 | 1 1 0 1 0 1 1 0 | 0 1 1 0 1 1 0 1 
#  215 | 1 1 0 1 0 1 1 1 | 0 1 1 1 1 1 0 1 
#  216 | 1 1 0 1 1 0 0 0 | 1 0 0 0 1 1 0 1 
#  217 | 1 1 0 1 1 0 0 1 | 1 0 0 1 1 1 0 1 
#  218 | 1 1 0 1 1 0 1 0 | 1 0 1 0 1 1 0 1 
#  219 | 1 1 0 1 1 0 1 1 | 1 0 1 1 1 1 0 1 
#  220 | 1 1 0 1 1 1 0 0 | 1 1 0 0 1 1 0 1 
#  221 | 1 1 0 1 1 1 0 1 | 1 1 0 1 1 1 0 1 
#  222 | 1 1 0 1 1 1 1 0 | 1 1 1 0 1 1 0 1 
#  223 | 1 1 0 1 1 1 1 1 | 1 1 1 1 1 1 0 1 
#  224 | 1 1 1 0 0 0 0 0 | 0 0 0 0 1 1 1 0 
#  225 | 1 1 1 0 0 0 0 1 | 0 0 0 1 1 1 1 0 
#  226 | 1 1 1 0 0 0 1 0 | 0 0 1 0 1 1 1 0 
#  227 | 1 1 1 0 0 0 1 1 | 0 0 1 1 1 1 1 0 
#  228 | 1 1 1 0 0 1 0 0 | 0 1 0 0 1 1 1 0 
#  229 | 1 1 1 0 0 1 0 1 | 0 1 0 1 1 1 1 0 
#  230 | 1 1 1 0 0 1 1 0 | 0 1 1 0 1 1 1 0 
#  231 | 1 1 1 0 0 1 1 1 | 0 1 1 1 1 1 1 0 
#  232 | 1 1 1 0 1 0 0 0 | 1 0 0 0 1 1 1 0 
#  233 | 1 1 1 0 1 0 0 1 | 1 0 0 1 1 1 1 0 
#  234 | 1 1 1 0 1 0 1 0 | 1 0 1 0 1 1 1 0 
#  235 | 1 1 1 0 1 0 1 1 | 1 0 1 1 1 1 1 0 
#  236 | 1 1 1 0 1 1 0 0 | 1 1 0 0 1 1 1 0 
#  237 | 1 1 1 0 1 1 0 1 | 1 1 0 1 1 1 1 0 
#  238 | 1 1 1 0 1 1 1 0 | 1 1 1 0 1 1 1 0 
#  239 | 1 1 1 0 1 1 1 1 | 1 1 1 1 1 1 1 0 
#  240 | 1 1 1 1 0 0 0 0 | 0 0 0 0 1 1 1 1 
#  241 | 1 1 1 1 0 0 0 1 | 0 0 0 1 1 1 1 1 
#  242 | 1 1 1 1 0 0 1 0 | 0 0 1 0 1 1 1 1 
#  243 | 1 1 1 1 0 0 1 1 | 0 0 1 1 1 1 1 1 
#  244 | 1 1 1 1 0 1 0 0 | 0 1 0 0 1 1 1 1 
#  245 | 1 1 1 1 0 1 0 1 | 0 1 0 1 1 1 1 1 
#  246 | 1 1 1 1 0 1 1 0 | 0 1 1 0 1 1 1 1 
#  247 | 1 1 1 1 0 1 1 1 | 0 1 1 1 1 1 1 1 
#  248 | 1 1 1 1 1 0 0 0 | 1 0 0 0 1 1 1 1 
#  249 | 1 1 1 1 1 0 0 1 | 1 0 0 1 1 1 1 1 
#  250 | 1 1 1 1 1 0 1 0 | 1 0 1 0 1 1 1 1 
#  251 | 1 1 1 1 1 0 1 1 | 1 0 1 1 1 1 1 1 
#  252 | 1 1 1 1 1 1 0 0 | 1 1 0 0 1 1 1 1 
#  253 | 1 1 1 1 1 1 0 1 | 1 1 0 1 1 1 1 1 
#  254 | 1 1 1 1 1 1 1 0 | 1 1 1 0 1 1 1 1 
#  255 | 1 1 1 1 1 1 1 1 | 1 1 1 1 1 1 1 1 
quit -sim
# End time: 14:15:55 on Oct 21,2021, Elapsed time: 0:00:38
# Errors: 0, Warnings: 1
vsim work.q3
# vsim work.q3 
# Start time: 14:16:06 on Oct 21,2021
# Loading sv_std.std
# Loading work.q3
quit -sim
# End time: 14:16:17 on Oct 21,2021, Elapsed time: 0:00:11
# Errors: 0, Warnings: 1
vlog -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q3.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:30 on Oct 21,2021
# vlog -reportprogress 300 -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q3.sv 
# -- Compiling module q3
# 
# Top level modules:
# 	q3
# End time: 14:16:30 on Oct 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q3_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:33 on Oct 21,2021
# vlog -reportprogress 300 -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q3_tb.sv 
# -- Compiling package q3_tb_sv_unit
# -- Importing package uop_utils
# -- Compiling module q3_tb
# 
# Top level modules:
# 	q3_tb
# End time: 14:16:33 on Oct 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q3_tb
# vsim work.q3_tb 
# Start time: 14:16:36 on Oct 21,2021
# Loading sv_std.std
# Loading work.uop_utils
# Loading work.q3_tb_sv_unit
# Loading work.q3_tb
# Loading work.q3
run -all
# term | 7 6 5 4 3 2 1 0 | 3 2 1 0 
#    0 | 0 0 0 0 0 0 0 0 | 1 1 1 1 
#    1 | 0 0 0 0 0 0 0 1 | 1 1 1 0 
#    2 | 0 0 0 0 0 0 1 0 | 1 1 0 1 
#    3 | 0 0 0 0 0 0 1 1 | 1 1 0 0 
#    4 | 0 0 0 0 0 1 0 0 | 1 0 1 1 
#    5 | 0 0 0 0 0 1 0 1 | 1 0 1 0 
#    6 | 0 0 0 0 0 1 1 0 | 1 0 0 1 
#    7 | 0 0 0 0 0 1 1 1 | 1 0 0 0 
#    8 | 0 0 0 0 1 0 0 0 | 0 1 1 1 
#    9 | 0 0 0 0 1 0 0 1 | 0 1 1 0 
#   10 | 0 0 0 0 1 0 1 0 | 0 1 0 1 
#   11 | 0 0 0 0 1 0 1 1 | 0 1 0 0 
#   12 | 0 0 0 0 1 1 0 0 | 0 0 1 1 
#   13 | 0 0 0 0 1 1 0 1 | 0 0 1 0 
#   14 | 0 0 0 0 1 1 1 0 | 0 0 0 1 
#   15 | 0 0 0 0 1 1 1 1 | 0 0 0 0 
#   16 | 0 0 0 1 0 0 0 0 | 1 1 1 0 
#   17 | 0 0 0 1 0 0 0 1 | 1 1 1 0 
#   18 | 0 0 0 1 0 0 1 0 | 1 1 0 0 
#   19 | 0 0 0 1 0 0 1 1 | 1 1 0 0 
#   20 | 0 0 0 1 0 1 0 0 | 1 0 1 0 
#   21 | 0 0 0 1 0 1 0 1 | 1 0 1 0 
#   22 | 0 0 0 1 0 1 1 0 | 1 0 0 0 
#   23 | 0 0 0 1 0 1 1 1 | 1 0 0 0 
#   24 | 0 0 0 1 1 0 0 0 | 0 1 1 0 
#   25 | 0 0 0 1 1 0 0 1 | 0 1 1 0 
#   26 | 0 0 0 1 1 0 1 0 | 0 1 0 0 
#   27 | 0 0 0 1 1 0 1 1 | 0 1 0 0 
#   28 | 0 0 0 1 1 1 0 0 | 0 0 1 0 
#   29 | 0 0 0 1 1 1 0 1 | 0 0 1 0 
#   30 | 0 0 0 1 1 1 1 0 | 0 0 0 0 
#   31 | 0 0 0 1 1 1 1 1 | 0 0 0 0 
#   32 | 0 0 1 0 0 0 0 0 | 1 1 0 1 
#   33 | 0 0 1 0 0 0 0 1 | 1 1 0 0 
#   34 | 0 0 1 0 0 0 1 0 | 1 1 0 1 
#   35 | 0 0 1 0 0 0 1 1 | 1 1 0 0 
#   36 | 0 0 1 0 0 1 0 0 | 1 0 0 1 
#   37 | 0 0 1 0 0 1 0 1 | 1 0 0 0 
#   38 | 0 0 1 0 0 1 1 0 | 1 0 0 1 
#   39 | 0 0 1 0 0 1 1 1 | 1 0 0 0 
#   40 | 0 0 1 0 1 0 0 0 | 0 1 0 1 
#   41 | 0 0 1 0 1 0 0 1 | 0 1 0 0 
#   42 | 0 0 1 0 1 0 1 0 | 0 1 0 1 
#   43 | 0 0 1 0 1 0 1 1 | 0 1 0 0 
#   44 | 0 0 1 0 1 1 0 0 | 0 0 0 1 
#   45 | 0 0 1 0 1 1 0 1 | 0 0 0 0 
#   46 | 0 0 1 0 1 1 1 0 | 0 0 0 1 
#   47 | 0 0 1 0 1 1 1 1 | 0 0 0 0 
#   48 | 0 0 1 1 0 0 0 0 | 1 1 0 0 
#   49 | 0 0 1 1 0 0 0 1 | 1 1 0 0 
#   50 | 0 0 1 1 0 0 1 0 | 1 1 0 0 
#   51 | 0 0 1 1 0 0 1 1 | 1 1 0 0 
#   52 | 0 0 1 1 0 1 0 0 | 1 0 0 0 
#   53 | 0 0 1 1 0 1 0 1 | 1 0 0 0 
#   54 | 0 0 1 1 0 1 1 0 | 1 0 0 0 
#   55 | 0 0 1 1 0 1 1 1 | 1 0 0 0 
#   56 | 0 0 1 1 1 0 0 0 | 0 1 0 0 
#   57 | 0 0 1 1 1 0 0 1 | 0 1 0 0 
#   58 | 0 0 1 1 1 0 1 0 | 0 1 0 0 
#   59 | 0 0 1 1 1 0 1 1 | 0 1 0 0 
#   60 | 0 0 1 1 1 1 0 0 | 0 0 0 0 
#   61 | 0 0 1 1 1 1 0 1 | 0 0 0 0 
#   62 | 0 0 1 1 1 1 1 0 | 0 0 0 0 
#   63 | 0 0 1 1 1 1 1 1 | 0 0 0 0 
#   64 | 0 1 0 0 0 0 0 0 | 1 0 1 1 
#   65 | 0 1 0 0 0 0 0 1 | 1 0 1 0 
#   66 | 0 1 0 0 0 0 1 0 | 1 0 0 1 
#   67 | 0 1 0 0 0 0 1 1 | 1 0 0 0 
#   68 | 0 1 0 0 0 1 0 0 | 1 0 1 1 
#   69 | 0 1 0 0 0 1 0 1 | 1 0 1 0 
#   70 | 0 1 0 0 0 1 1 0 | 1 0 0 1 
#   71 | 0 1 0 0 0 1 1 1 | 1 0 0 0 
#   72 | 0 1 0 0 1 0 0 0 | 0 0 1 1 
#   73 | 0 1 0 0 1 0 0 1 | 0 0 1 0 
#   74 | 0 1 0 0 1 0 1 0 | 0 0 0 1 
#   75 | 0 1 0 0 1 0 1 1 | 0 0 0 0 
#   76 | 0 1 0 0 1 1 0 0 | 0 0 1 1 
#   77 | 0 1 0 0 1 1 0 1 | 0 0 1 0 
#   78 | 0 1 0 0 1 1 1 0 | 0 0 0 1 
#   79 | 0 1 0 0 1 1 1 1 | 0 0 0 0 
#   80 | 0 1 0 1 0 0 0 0 | 1 0 1 0 
#   81 | 0 1 0 1 0 0 0 1 | 1 0 1 0 
#   82 | 0 1 0 1 0 0 1 0 | 1 0 0 0 
#   83 | 0 1 0 1 0 0 1 1 | 1 0 0 0 
#   84 | 0 1 0 1 0 1 0 0 | 1 0 1 0 
#   85 | 0 1 0 1 0 1 0 1 | 1 0 1 0 
#   86 | 0 1 0 1 0 1 1 0 | 1 0 0 0 
#   87 | 0 1 0 1 0 1 1 1 | 1 0 0 0 
#   88 | 0 1 0 1 1 0 0 0 | 0 0 1 0 
#   89 | 0 1 0 1 1 0 0 1 | 0 0 1 0 
#   90 | 0 1 0 1 1 0 1 0 | 0 0 0 0 
#   91 | 0 1 0 1 1 0 1 1 | 0 0 0 0 
#   92 | 0 1 0 1 1 1 0 0 | 0 0 1 0 
#   93 | 0 1 0 1 1 1 0 1 | 0 0 1 0 
#   94 | 0 1 0 1 1 1 1 0 | 0 0 0 0 
#   95 | 0 1 0 1 1 1 1 1 | 0 0 0 0 
#   96 | 0 1 1 0 0 0 0 0 | 1 0 0 1 
#   97 | 0 1 1 0 0 0 0 1 | 1 0 0 0 
#   98 | 0 1 1 0 0 0 1 0 | 1 0 0 1 
#   99 | 0 1 1 0 0 0 1 1 | 1 0 0 0 
#  100 | 0 1 1 0 0 1 0 0 | 1 0 0 1 
#  101 | 0 1 1 0 0 1 0 1 | 1 0 0 0 
#  102 | 0 1 1 0 0 1 1 0 | 1 0 0 1 
#  103 | 0 1 1 0 0 1 1 1 | 1 0 0 0 
#  104 | 0 1 1 0 1 0 0 0 | 0 0 0 1 
#  105 | 0 1 1 0 1 0 0 1 | 0 0 0 0 
#  106 | 0 1 1 0 1 0 1 0 | 0 0 0 1 
#  107 | 0 1 1 0 1 0 1 1 | 0 0 0 0 
#  108 | 0 1 1 0 1 1 0 0 | 0 0 0 1 
#  109 | 0 1 1 0 1 1 0 1 | 0 0 0 0 
#  110 | 0 1 1 0 1 1 1 0 | 0 0 0 1 
#  111 | 0 1 1 0 1 1 1 1 | 0 0 0 0 
#  112 | 0 1 1 1 0 0 0 0 | 1 0 0 0 
#  113 | 0 1 1 1 0 0 0 1 | 1 0 0 0 
#  114 | 0 1 1 1 0 0 1 0 | 1 0 0 0 
#  115 | 0 1 1 1 0 0 1 1 | 1 0 0 0 
#  116 | 0 1 1 1 0 1 0 0 | 1 0 0 0 
#  117 | 0 1 1 1 0 1 0 1 | 1 0 0 0 
#  118 | 0 1 1 1 0 1 1 0 | 1 0 0 0 
#  119 | 0 1 1 1 0 1 1 1 | 1 0 0 0 
#  120 | 0 1 1 1 1 0 0 0 | 0 0 0 0 
#  121 | 0 1 1 1 1 0 0 1 | 0 0 0 0 
#  122 | 0 1 1 1 1 0 1 0 | 0 0 0 0 
#  123 | 0 1 1 1 1 0 1 1 | 0 0 0 0 
#  124 | 0 1 1 1 1 1 0 0 | 0 0 0 0 
#  125 | 0 1 1 1 1 1 0 1 | 0 0 0 0 
#  126 | 0 1 1 1 1 1 1 0 | 0 0 0 0 
#  127 | 0 1 1 1 1 1 1 1 | 0 0 0 0 
#  128 | 1 0 0 0 0 0 0 0 | 0 1 1 1 
#  129 | 1 0 0 0 0 0 0 1 | 0 1 1 0 
#  130 | 1 0 0 0 0 0 1 0 | 0 1 0 1 
#  131 | 1 0 0 0 0 0 1 1 | 0 1 0 0 
#  132 | 1 0 0 0 0 1 0 0 | 0 0 1 1 
#  133 | 1 0 0 0 0 1 0 1 | 0 0 1 0 
#  134 | 1 0 0 0 0 1 1 0 | 0 0 0 1 
#  135 | 1 0 0 0 0 1 1 1 | 0 0 0 0 
#  136 | 1 0 0 0 1 0 0 0 | 0 1 1 1 
#  137 | 1 0 0 0 1 0 0 1 | 0 1 1 0 
#  138 | 1 0 0 0 1 0 1 0 | 0 1 0 1 
#  139 | 1 0 0 0 1 0 1 1 | 0 1 0 0 
#  140 | 1 0 0 0 1 1 0 0 | 0 0 1 1 
#  141 | 1 0 0 0 1 1 0 1 | 0 0 1 0 
#  142 | 1 0 0 0 1 1 1 0 | 0 0 0 1 
#  143 | 1 0 0 0 1 1 1 1 | 0 0 0 0 
#  144 | 1 0 0 1 0 0 0 0 | 0 1 1 0 
#  145 | 1 0 0 1 0 0 0 1 | 0 1 1 0 
#  146 | 1 0 0 1 0 0 1 0 | 0 1 0 0 
#  147 | 1 0 0 1 0 0 1 1 | 0 1 0 0 
#  148 | 1 0 0 1 0 1 0 0 | 0 0 1 0 
#  149 | 1 0 0 1 0 1 0 1 | 0 0 1 0 
#  150 | 1 0 0 1 0 1 1 0 | 0 0 0 0 
#  151 | 1 0 0 1 0 1 1 1 | 0 0 0 0 
#  152 | 1 0 0 1 1 0 0 0 | 0 1 1 0 
#  153 | 1 0 0 1 1 0 0 1 | 0 1 1 0 
#  154 | 1 0 0 1 1 0 1 0 | 0 1 0 0 
#  155 | 1 0 0 1 1 0 1 1 | 0 1 0 0 
#  156 | 1 0 0 1 1 1 0 0 | 0 0 1 0 
#  157 | 1 0 0 1 1 1 0 1 | 0 0 1 0 
#  158 | 1 0 0 1 1 1 1 0 | 0 0 0 0 
#  159 | 1 0 0 1 1 1 1 1 | 0 0 0 0 
#  160 | 1 0 1 0 0 0 0 0 | 0 1 0 1 
#  161 | 1 0 1 0 0 0 0 1 | 0 1 0 0 
#  162 | 1 0 1 0 0 0 1 0 | 0 1 0 1 
#  163 | 1 0 1 0 0 0 1 1 | 0 1 0 0 
#  164 | 1 0 1 0 0 1 0 0 | 0 0 0 1 
#  165 | 1 0 1 0 0 1 0 1 | 0 0 0 0 
#  166 | 1 0 1 0 0 1 1 0 | 0 0 0 1 
#  167 | 1 0 1 0 0 1 1 1 | 0 0 0 0 
#  168 | 1 0 1 0 1 0 0 0 | 0 1 0 1 
#  169 | 1 0 1 0 1 0 0 1 | 0 1 0 0 
#  170 | 1 0 1 0 1 0 1 0 | 0 1 0 1 
#  171 | 1 0 1 0 1 0 1 1 | 0 1 0 0 
#  172 | 1 0 1 0 1 1 0 0 | 0 0 0 1 
#  173 | 1 0 1 0 1 1 0 1 | 0 0 0 0 
#  174 | 1 0 1 0 1 1 1 0 | 0 0 0 1 
#  175 | 1 0 1 0 1 1 1 1 | 0 0 0 0 
#  176 | 1 0 1 1 0 0 0 0 | 0 1 0 0 
#  177 | 1 0 1 1 0 0 0 1 | 0 1 0 0 
#  178 | 1 0 1 1 0 0 1 0 | 0 1 0 0 
#  179 | 1 0 1 1 0 0 1 1 | 0 1 0 0 
#  180 | 1 0 1 1 0 1 0 0 | 0 0 0 0 
#  181 | 1 0 1 1 0 1 0 1 | 0 0 0 0 
#  182 | 1 0 1 1 0 1 1 0 | 0 0 0 0 
#  183 | 1 0 1 1 0 1 1 1 | 0 0 0 0 
#  184 | 1 0 1 1 1 0 0 0 | 0 1 0 0 
#  185 | 1 0 1 1 1 0 0 1 | 0 1 0 0 
#  186 | 1 0 1 1 1 0 1 0 | 0 1 0 0 
#  187 | 1 0 1 1 1 0 1 1 | 0 1 0 0 
#  188 | 1 0 1 1 1 1 0 0 | 0 0 0 0 
#  189 | 1 0 1 1 1 1 0 1 | 0 0 0 0 
#  190 | 1 0 1 1 1 1 1 0 | 0 0 0 0 
#  191 | 1 0 1 1 1 1 1 1 | 0 0 0 0 
#  192 | 1 1 0 0 0 0 0 0 | 0 0 1 1 
#  193 | 1 1 0 0 0 0 0 1 | 0 0 1 0 
#  194 | 1 1 0 0 0 0 1 0 | 0 0 0 1 
#  195 | 1 1 0 0 0 0 1 1 | 0 0 0 0 
#  196 | 1 1 0 0 0 1 0 0 | 0 0 1 1 
#  197 | 1 1 0 0 0 1 0 1 | 0 0 1 0 
#  198 | 1 1 0 0 0 1 1 0 | 0 0 0 1 
#  199 | 1 1 0 0 0 1 1 1 | 0 0 0 0 
#  200 | 1 1 0 0 1 0 0 0 | 0 0 1 1 
#  201 | 1 1 0 0 1 0 0 1 | 0 0 1 0 
#  202 | 1 1 0 0 1 0 1 0 | 0 0 0 1 
#  203 | 1 1 0 0 1 0 1 1 | 0 0 0 0 
#  204 | 1 1 0 0 1 1 0 0 | 0 0 1 1 
#  205 | 1 1 0 0 1 1 0 1 | 0 0 1 0 
#  206 | 1 1 0 0 1 1 1 0 | 0 0 0 1 
#  207 | 1 1 0 0 1 1 1 1 | 0 0 0 0 
#  208 | 1 1 0 1 0 0 0 0 | 0 0 1 0 
#  209 | 1 1 0 1 0 0 0 1 | 0 0 1 0 
#  210 | 1 1 0 1 0 0 1 0 | 0 0 0 0 
#  211 | 1 1 0 1 0 0 1 1 | 0 0 0 0 
#  212 | 1 1 0 1 0 1 0 0 | 0 0 1 0 
#  213 | 1 1 0 1 0 1 0 1 | 0 0 1 0 
#  214 | 1 1 0 1 0 1 1 0 | 0 0 0 0 
#  215 | 1 1 0 1 0 1 1 1 | 0 0 0 0 
#  216 | 1 1 0 1 1 0 0 0 | 0 0 1 0 
#  217 | 1 1 0 1 1 0 0 1 | 0 0 1 0 
#  218 | 1 1 0 1 1 0 1 0 | 0 0 0 0 
#  219 | 1 1 0 1 1 0 1 1 | 0 0 0 0 
#  220 | 1 1 0 1 1 1 0 0 | 0 0 1 0 
#  221 | 1 1 0 1 1 1 0 1 | 0 0 1 0 
#  222 | 1 1 0 1 1 1 1 0 | 0 0 0 0 
#  223 | 1 1 0 1 1 1 1 1 | 0 0 0 0 
#  224 | 1 1 1 0 0 0 0 0 | 0 0 0 1 
#  225 | 1 1 1 0 0 0 0 1 | 0 0 0 0 
#  226 | 1 1 1 0 0 0 1 0 | 0 0 0 1 
#  227 | 1 1 1 0 0 0 1 1 | 0 0 0 0 
#  228 | 1 1 1 0 0 1 0 0 | 0 0 0 1 
#  229 | 1 1 1 0 0 1 0 1 | 0 0 0 0 
#  230 | 1 1 1 0 0 1 1 0 | 0 0 0 1 
#  231 | 1 1 1 0 0 1 1 1 | 0 0 0 0 
#  232 | 1 1 1 0 1 0 0 0 | 0 0 0 1 
#  233 | 1 1 1 0 1 0 0 1 | 0 0 0 0 
#  234 | 1 1 1 0 1 0 1 0 | 0 0 0 1 
#  235 | 1 1 1 0 1 0 1 1 | 0 0 0 0 
#  236 | 1 1 1 0 1 1 0 0 | 0 0 0 1 
#  237 | 1 1 1 0 1 1 0 1 | 0 0 0 0 
#  238 | 1 1 1 0 1 1 1 0 | 0 0 0 1 
#  239 | 1 1 1 0 1 1 1 1 | 0 0 0 0 
#  240 | 1 1 1 1 0 0 0 0 | 0 0 0 0 
#  241 | 1 1 1 1 0 0 0 1 | 0 0 0 0 
#  242 | 1 1 1 1 0 0 1 0 | 0 0 0 0 
#  243 | 1 1 1 1 0 0 1 1 | 0 0 0 0 
#  244 | 1 1 1 1 0 1 0 0 | 0 0 0 0 
#  245 | 1 1 1 1 0 1 0 1 | 0 0 0 0 
#  246 | 1 1 1 1 0 1 1 0 | 0 0 0 0 
#  247 | 1 1 1 1 0 1 1 1 | 0 0 0 0 
#  248 | 1 1 1 1 1 0 0 0 | 0 0 0 0 
#  249 | 1 1 1 1 1 0 0 1 | 0 0 0 0 
#  250 | 1 1 1 1 1 0 1 0 | 0 0 0 0 
#  251 | 1 1 1 1 1 0 1 1 | 0 0 0 0 
#  252 | 1 1 1 1 1 1 0 0 | 0 0 0 0 
#  253 | 1 1 1 1 1 1 0 1 | 0 0 0 0 
#  254 | 1 1 1 1 1 1 1 0 | 0 0 0 0 
#  255 | 1 1 1 1 1 1 1 1 | 0 0 0 0 
quit -sim
# End time: 14:17:39 on Oct 21,2021, Elapsed time: 0:01:03
# Errors: 0, Warnings: 1
vlog -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q4.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:53 on Oct 21,2021
# vlog -reportprogress 300 -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q4.sv 
# -- Compiling module q4
# 
# Top level modules:
# 	q4
# End time: 14:17:54 on Oct 21,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q4_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:56 on Oct 21,2021
# vlog -reportprogress 300 -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q4_tb.sv 
# -- Compiling package q4_tb_sv_unit
# -- Importing package uop_utils
# -- Compiling module q4_tb
# 
# Top level modules:
# 	q4_tb
# End time: 14:17:56 on Oct 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q4_tb
# vsim work.q4_tb 
# Start time: 14:18:18 on Oct 21,2021
# Loading sv_std.std
# Loading work.uop_utils
# Loading work.q4_tb_sv_unit
# Loading work.q4_tb
# Loading work.q4
run -all
# term | 3 2 1 0 | 0 
#    0 | 0 0 0 0 | 1 
#    1 | 0 0 0 1 | 0 
#    2 | 0 0 1 0 | 1 
#    3 | 0 0 1 1 | 0 
#    4 | 0 1 0 0 | 0 
#    5 | 0 1 0 1 | 0 
#    6 | 0 1 1 0 | 0 
#    7 | 0 1 1 1 | 0 
#    8 | 1 0 0 0 | 1 
#    9 | 1 0 0 1 | 0 
#   10 | 1 0 1 0 | 1 
#   11 | 1 0 1 1 | 1 
#   12 | 1 1 0 0 | 0 
#   13 | 1 1 0 1 | 0 
#   14 | 1 1 1 0 | 1 
#   15 | 1 1 1 1 | 1 
quit -sim
# End time: 14:19:09 on Oct 21,2021, Elapsed time: 0:00:51
# Errors: 0, Warnings: 1
vlog -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q4.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:22:07 on Oct 21,2021
# vlog -reportprogress 300 -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q4.sv 
# -- Compiling module q4
# 
# Top level modules:
# 	q4
# End time: 14:22:07 on Oct 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q4_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:22:11 on Oct 21,2021
# vlog -reportprogress 300 -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q4_tb.sv 
# -- Compiling package q4_tb_sv_unit
# -- Importing package uop_utils
# -- Compiling module q4_tb
# 
# Top level modules:
# 	q4_tb
# End time: 14:22:11 on Oct 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q4_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:22:59 on Oct 21,2021
# vlog -reportprogress 300 -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q4_tb.sv 
# -- Compiling package q4_tb_sv_unit
# -- Importing package uop_utils
# -- Compiling module q4_tb
# 
# Top level modules:
# 	q4_tb
# End time: 14:23:00 on Oct 21,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q4_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:23:42 on Oct 21,2021
# vlog -reportprogress 300 -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q4_tb.sv 
# -- Compiling package q4_tb_sv_unit
# -- Importing package uop_utils
# -- Compiling module q4_tb
# 
# Top level modules:
# 	q4_tb
# End time: 14:23:42 on Oct 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q4_tb
# vsim work.q4_tb 
# Start time: 14:23:47 on Oct 21,2021
# Loading sv_std.std
# Loading work.uop_utils
# Loading work.q4_tb_sv_unit
# Loading work.q4_tb
# Loading work.q4
run -all
# term | 3 2 1 0 | 0 
#    0 | 0 0 0 0 | 1 
#    1 | 0 0 0 1 | 0 
#    2 | 0 0 1 0 | 1 
#    3 | 0 0 1 1 | 0 
#    4 | 0 1 0 0 | 0 
#    5 | 0 1 0 1 | 0 
#    6 | 0 1 1 0 | 0 
#    7 | 0 1 1 1 | 0 
#    8 | 1 0 0 0 | 1 
#    9 | 1 0 0 1 | 0 
#   10 | 1 0 1 0 | 1 
#   11 | 1 0 1 1 | 1 
#   12 | 1 1 0 0 | 0 
#   13 | 1 1 0 1 | 0 
#   14 | 1 1 1 0 | 1 
#   15 | 1 1 1 1 | 1 
quit -sim
# End time: 14:27:55 on Oct 21,2021, Elapsed time: 0:04:08
# Errors: 0, Warnings: 1
vsim work.q4_tb
# vsim work.q4_tb 
# Start time: 14:27:57 on Oct 21,2021
# Loading sv_std.std
# Loading work.uop_utils
# Loading work.q4_tb_sv_unit
# Loading work.q4_tb
# Loading work.q4
add wave -position insertpoint  \
sim:/q4_tb/xx \
sim:/q4_tb/yy
run -all
# term | 3 2 1 0 | 0 
#    0 | 0 0 0 0 | 1 
#    1 | 0 0 0 1 | 0 
#    2 | 0 0 1 0 | 1 
#    3 | 0 0 1 1 | 0 
#    4 | 0 1 0 0 | 0 
#    5 | 0 1 0 1 | 0 
#    6 | 0 1 1 0 | 0 
#    7 | 0 1 1 1 | 0 
#    8 | 1 0 0 0 | 1 
#    9 | 1 0 0 1 | 0 
#   10 | 1 0 1 0 | 1 
#   11 | 1 0 1 1 | 1 
#   12 | 1 1 0 0 | 0 
#   13 | 1 1 0 1 | 0 
#   14 | 1 1 1 0 | 1 
#   15 | 1 1 1 1 | 1 
quit -sim
# End time: 14:28:54 on Oct 21,2021, Elapsed time: 0:00:57
# Errors: 0, Warnings: 1
vlog -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q4_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:49 on Oct 21,2021
# vlog -reportprogress 300 -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q4_tb.sv 
# -- Compiling package q4_tb_sv_unit
# -- Importing package uop_utils
# -- Compiling module q4_tb
# 
# Top level modules:
# 	q4_tb
# End time: 14:29:49 on Oct 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q4_tb
# vsim work.q4_tb 
# Start time: 14:29:51 on Oct 21,2021
# Loading sv_std.std
# Loading work.uop_utils
# Loading work.q4_tb_sv_unit
# Loading work.q4_tb
# Loading work.q4
add wave -position insertpoint  \
sim:/q4_tb/xx \
sim:/q4_tb/yy
run -all
# term | 3 2 1 0 | 0 
#    0 | 0 0 0 0 | 1 
#    1 | 0 0 0 1 | 0 
#    2 | 0 0 1 0 | 1 
#    3 | 0 0 1 1 | 0 
#    4 | 0 1 0 0 | 0 
#    5 | 0 1 0 1 | 0 
#    6 | 0 1 1 0 | 0 
#    7 | 0 1 1 1 | 0 
#    8 | 1 0 0 0 | 1 
#    9 | 1 0 0 1 | 0 
#   10 | 1 0 1 0 | 1 
#   11 | 1 0 1 1 | 1 
#   12 | 1 1 0 0 | 0 
#   13 | 1 1 0 1 | 0 
#   14 | 1 1 1 0 | 1 
#   15 | 1 1 1 1 | 1 
quit -sim
# End time: 14:30:56 on Oct 21,2021, Elapsed time: 0:01:05
# Errors: 0, Warnings: 1
vlog -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q4_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:57:40 on Oct 21,2021
# vlog -reportprogress 300 -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q4_tb.sv 
# -- Compiling package q4_tb_sv_unit
# -- Importing package uop_utils
# -- Compiling module q4_tb
# 
# Top level modules:
# 	q4_tb
# End time: 14:57:40 on Oct 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q4_tb
# vsim work.q4_tb 
# Start time: 14:57:44 on Oct 21,2021
# Loading sv_std.std
# Loading work.uop_utils
# Loading work.q4_tb_sv_unit
# Loading work.q4_tb
# Loading work.q4
add wave -position insertpoint  \
sim:/q4_tb/xx \
sim:/q4_tb/yy
run -all
# term | 3 2 1 0 | 0 
#    0 | 0 0 0 0 | 1 
#    1 | 0 0 0 1 | 0 
#    2 | 0 0 1 0 | 1 
#    3 | 0 0 1 1 | 0 
#    4 | 0 1 0 0 | 0 
#    5 | 0 1 0 1 | 0 
#    6 | 0 1 1 0 | 0 
#    7 | 0 1 1 1 | 0 
#    8 | 1 0 0 0 | 1 
#    9 | 1 0 0 1 | 0 
#   10 | 1 0 1 0 | 1 
#   11 | 1 0 1 1 | 1 
#   12 | 1 1 0 0 | 0 
#   13 | 1 1 0 1 | 0 
#   14 | 1 1 1 0 | 1 
#   15 | 1 1 1 1 | 1 
quit -sim
# End time: 16:59:39 on Oct 21,2021, Elapsed time: 2:01:55
# Errors: 0, Warnings: 1
