; NOTE: Assertions have been autogenerated by test/update_tpde_llc_test_checks.py UTC_ARGS: --version 5
; SPDX-FileCopyrightText: 2025 Contributors to TPDE <https://tpde.org>
;
; SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception

; RUN: tpde-llc --target=x86_64 %s | %objdump | FileCheck %s -check-prefixes=X64
; RUN: tpde-llc --target=aarch64 %s | %objdump | FileCheck %s -check-prefixes=ARM64
; XFAIL: llvm19.1

; TODO(ts): datalayout depending on arch?
; target datalayout = "e-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128"

define void @store_i8(ptr %a, i8 %b) {
; X64-LABEL: <store_i8>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov byte ptr [rdi], sil
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_i8>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    strb w1, [x0]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store i8 %b, ptr %a
  ret void
}

define void @store_i8_const(ptr %a) {
; X64-LABEL: <store_i8_const>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov byte ptr [rdi], 0xd
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_i8_const>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov x1, #0xd // =13
; ARM64-NEXT:    strb w1, [x0]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store i8 13, ptr %a
  ret void
}


define void @store_i16(ptr %a, i16 %b) {
; X64-LABEL: <store_i16>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov word ptr [rdi], si
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_i16>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    strh w1, [x0]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store i16 %b, ptr %a
  ret void
}

define void @store_i16_const(ptr %a) {
; X64-LABEL: <store_i16_const>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov word ptr [rdi], 0x1337
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_i16_const>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov x1, #0x1337 // =4919
; ARM64-NEXT:    strh w1, [x0]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store i16 u0x1337, ptr %a
  ret void
}


define void @store_i32(ptr %a, i32 %b) {
; X64-LABEL: <store_i32>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov dword ptr [rdi], esi
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_i32>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    str w1, [x0]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store i32 %b, ptr %a
  ret void
}

define void @store_i32_alloca(i32 %b) {
; X64-LABEL: <store_i32_alloca>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov dword ptr [rbp - 0x2c], edi
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_i32_alloca>:
; ARM64:         sub sp, sp, #0xb0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    str w0, [x29, #0xa0]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xb0
; ARM64-NEXT:    ret
entry:
  %a = alloca i32
  store i32 %b, ptr %a
  ret void
}

define void @store_i32_const(ptr %a) {
; X64-LABEL: <store_i32_const>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov dword ptr [rdi], 0x13371337
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_i32_const>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov x1, #0x1337 // =4919
; ARM64-NEXT:    movk x1, #0x1337, lsl #16
; ARM64-NEXT:    str w1, [x0]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store i32 u0x13371337, ptr %a
  ret void
}


define void @store_i64(ptr %a, i64 %b) {
; X64-LABEL: <store_i64>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov qword ptr [rdi], rsi
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_i64>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    str x1, [x0]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store i64 %b, ptr %a
  ret void
}

define void @store_i64_alloca(i64 %b) {
; X64-LABEL: <store_i64_alloca>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov qword ptr [rbp - 0x30], rdi
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_i64_alloca>:
; ARM64:         sub sp, sp, #0xb0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    str x0, [x29, #0xa0]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xb0
; ARM64-NEXT:    ret
entry:
  %a = alloca i64
  store i64 %b, ptr %a
  ret void
}

define void @store_i64_const1(ptr %a) {
; X64-LABEL: <store_i64_const1>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov qword ptr [rdi], 0x13371337
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_i64_const1>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov x1, #0x1337 // =4919
; ARM64-NEXT:    movk x1, #0x1337, lsl #16
; ARM64-NEXT:    str x1, [x0]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store i64 u0x13371337, ptr %a
  ret void
}

define void @store_i64_const2(ptr %a) {
; X64-LABEL: <store_i64_const2>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    movabs rax, 0xf3371337
; X64-NEXT:    mov qword ptr [rdi], rax
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_i64_const2>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov x1, #0x1337 // =4919
; ARM64-NEXT:    movk x1, #0xf337, lsl #16
; ARM64-NEXT:    str x1, [x0]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store i64 u0xF3371337, ptr %a
  ret void
}

define void @store_i64_const3(ptr %a) {
; X64-LABEL: <store_i64_const3>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov qword ptr [rdi], -0x2
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_i64_const3>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov x1, #-0x2 // =-2
; ARM64-NEXT:    str x1, [x0]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store i64 -2, ptr %a
  ret void
}


define void @store_i128(ptr %a, i128 %b) {
; X64-LABEL: <store_i128>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov qword ptr [rdi + 0x8], rdx
; X64-NEXT:    mov qword ptr [rdi], rsi
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_i128>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    stp x2, x3, [x0]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store i128 %b, ptr %a
  ret void
}

define void @store_i128_alloca(i128 %b) {
; X64-LABEL: <store_i128_alloca>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x40
; X64-NEXT:    mov qword ptr [rbp - 0x38], rsi
; X64-NEXT:    mov qword ptr [rbp - 0x40], rdi
; X64-NEXT:    add rsp, 0x40
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_i128_alloca>:
; ARM64:         sub sp, sp, #0xb0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    add x2, x29, #0xa0
; ARM64-NEXT:    stp x0, x1, [x2]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xb0
; ARM64-NEXT:    ret
entry:
  %a = alloca i128
  store i128 %b, ptr %a
  ret void
}

define void @store_i128_const1(ptr %a) {
; X64-LABEL: <store_i128_const1>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    movabs rax, 0x1337133713371337
; X64-NEXT:    mov qword ptr [rdi + 0x8], rax
; X64-NEXT:    movabs rax, 0x1337133713371337
; X64-NEXT:    mov qword ptr [rdi], rax
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_i128_const1>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov x1, #0x1337 // =4919
; ARM64-NEXT:    movk x1, #0x1337, lsl #16
; ARM64-NEXT:    movk x1, #0x1337, lsl #32
; ARM64-NEXT:    movk x1, #0x1337, lsl #48
; ARM64-NEXT:    mov x2, #0x1337 // =4919
; ARM64-NEXT:    movk x2, #0x1337, lsl #16
; ARM64-NEXT:    movk x2, #0x1337, lsl #32
; ARM64-NEXT:    movk x2, #0x1337, lsl #48
; ARM64-NEXT:    stp x1, x2, [x0]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store i128 u0x13371337133713371337133713371337, ptr %a
  ret void
}

define void @store_i128_const2(ptr %a) {
; X64-LABEL: <store_i128_const2>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    movabs rax, 0xf3371337
; X64-NEXT:    mov qword ptr [rdi + 0x8], rax
; X64-NEXT:    movabs rax, 0xf3371337
; X64-NEXT:    mov qword ptr [rdi], rax
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_i128_const2>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov x1, #0x1337 // =4919
; ARM64-NEXT:    movk x1, #0xf337, lsl #16
; ARM64-NEXT:    mov x2, #0x1337 // =4919
; ARM64-NEXT:    movk x2, #0xf337, lsl #16
; ARM64-NEXT:    stp x1, x2, [x0]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store i128 u0xF337133700000000F3371337, ptr %a
  ret void
}

define void @store_i128_const3(ptr %a) {
; X64-LABEL: <store_i128_const3>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov qword ptr [rdi + 0x8], -0x1
; X64-NEXT:    mov qword ptr [rdi], -0x2
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_i128_const3>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov x1, #-0x2 // =-2
; ARM64-NEXT:    mov x2, #-0x1 // =-1
; ARM64-NEXT:    stp x1, x2, [x0]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store i128 -2, ptr %a
  ret void
}


define void @store_f32(ptr %a, float %b) {
; X64-LABEL: <store_f32>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    movss dword ptr [rdi], xmm0
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_f32>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    str s0, [x0]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store float %b, ptr %a
  ret void
}

define void @store_float_alloca(float %b) {
; X64-LABEL: <store_float_alloca>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    movss dword ptr [rbp - 0x2c], xmm0
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_float_alloca>:
; ARM64:         sub sp, sp, #0xb0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    str s0, [x29, #0xa0]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xb0
; ARM64-NEXT:    ret
entry:
  %a = alloca float
  store float %b, ptr %a
  ret void
}

define void @store_f32_const(ptr %a) {
; X64-LABEL: <store_f32_const>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov eax, 0x3f800000
; X64-NEXT:    movd xmm0, eax
; X64-NEXT:    movss dword ptr [rdi], xmm0
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_f32_const>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    fmov s0, #1.00000000
; ARM64-NEXT:    str s0, [x0]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store float 1.0, ptr %a
  ret void
}

define void @store_f32_const0(ptr %a) {
; X64-LABEL: <store_f32_const0>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    pxor xmm0, xmm0
; X64-NEXT:    movss dword ptr [rdi], xmm0
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_f32_const0>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    movi v0.8b, #0x0
; ARM64-NEXT:    str s0, [x0]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store float 0.0, ptr %a
  ret void
}

define void @store_f64(ptr %a, double %b) {
; X64-LABEL: <store_f64>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    movsd qword ptr [rdi], xmm0
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_f64>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    str d0, [x0]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store double %b, ptr %a
  ret void
}

define void @store_f64_const(ptr %a) {
; X64-LABEL: <store_f64_const>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    movabs rax, 0x3ff0000000000000
; X64-NEXT:    movq xmm0, rax
; X64-NEXT:    movsd qword ptr [rdi], xmm0
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_f64_const>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    fmov d0, #1.00000000
; ARM64-NEXT:    str d0, [x0]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store double 1.0, ptr %a
  ret void
}

define void @store_f64_const0(ptr %a) {
; X64-LABEL: <store_f64_const0>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    pxor xmm0, xmm0
; X64-NEXT:    movsd qword ptr [rdi], xmm0
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_f64_const0>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    movi v0.8b, #0x0
; ARM64-NEXT:    str d0, [x0]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store double 0.0, ptr %a
  ret void
}

define void @store_i24(ptr %a, i24 %b) {
; X64-LABEL: <store_i24>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov word ptr [rdi], si
; X64-NEXT:    shr esi, 0x10
; X64-NEXT:    mov byte ptr [rdi + 0x2], sil
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_i24>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    lsr w2, w1, #16
; ARM64-NEXT:    strh w1, [x0]
; ARM64-NEXT:    strb w2, [x0, #0x2]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store i24 %b, ptr %a
  ret void
}

define void @store_i24_alloca(i24 %b) {
; X64-LABEL: <store_i24_alloca>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov word ptr [rbp - 0x2c], di
; X64-NEXT:    shr edi, 0x10
; X64-NEXT:    mov byte ptr [rbp - 0x2a], dil
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_i24_alloca>:
; ARM64:         sub sp, sp, #0xb0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    lsr w1, w0, #16
; ARM64-NEXT:    strh w0, [x29, #0xa0]
; ARM64-NEXT:    strb w1, [x29, #0xa2]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xb0
; ARM64-NEXT:    ret
entry:
  %a = alloca i24
  store i24 %b, ptr %a
  ret void
}

define void @store_i24_const(ptr %a) {
; X64-LABEL: <store_i24_const>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov word ptr [rdi], 0x1337
; X64-NEXT:    mov eax, 0x371337
; X64-NEXT:    shr eax, 0x10
; X64-NEXT:    mov byte ptr [rdi + 0x2], al
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_i24_const>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov x1, #0x1337 // =4919
; ARM64-NEXT:    movk x1, #0x37, lsl #16
; ARM64-NEXT:    lsr w2, w1, #16
; ARM64-NEXT:    strh w1, [x0]
; ARM64-NEXT:    strb w2, [x0, #0x2]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store i24 u0x371337, ptr %a
  ret void
}


define void @store_i40(ptr %a, i40 %b) {
; X64-LABEL: <store_i40>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov dword ptr [rdi], esi
; X64-NEXT:    shr rsi, 0x20
; X64-NEXT:    mov byte ptr [rdi + 0x4], sil
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_i40>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    lsr x2, x1, #32
; ARM64-NEXT:    str w1, [x0]
; ARM64-NEXT:    strb w2, [x0, #0x4]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store i40 %b, ptr %a
  ret void
}

define void @store_i40_const(ptr %a) {
; X64-LABEL: <store_i40_const>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    movabs rax, 0x3713371337
; X64-NEXT:    mov dword ptr [rdi], eax
; X64-NEXT:    shr rax, 0x20
; X64-NEXT:    mov byte ptr [rdi + 0x4], al
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_i40_const>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov x1, #0x1337 // =4919
; ARM64-NEXT:    movk x1, #0x1337, lsl #16
; ARM64-NEXT:    movk x1, #0x37, lsl #32
; ARM64-NEXT:    lsr x2, x1, #32
; ARM64-NEXT:    str w1, [x0]
; ARM64-NEXT:    strb w2, [x0, #0x4]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store i40 u0x3713371337, ptr %a
  ret void
}


define void @store_i48(ptr %a, i48 %b) {
; X64-LABEL: <store_i48>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov dword ptr [rdi], esi
; X64-NEXT:    shr rsi, 0x20
; X64-NEXT:    mov word ptr [rdi + 0x4], si
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_i48>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    lsr x2, x1, #32
; ARM64-NEXT:    str w1, [x0]
; ARM64-NEXT:    strh w2, [x0, #0x4]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store i48 %b, ptr %a
  ret void
}

define void @store_i48_alloca(i48 %b) {
; X64-LABEL: <store_i48_alloca>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov dword ptr [rbp - 0x30], edi
; X64-NEXT:    shr rdi, 0x20
; X64-NEXT:    mov word ptr [rbp - 0x2c], di
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_i48_alloca>:
; ARM64:         sub sp, sp, #0xb0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    lsr x1, x0, #32
; ARM64-NEXT:    str w0, [x29, #0xa0]
; ARM64-NEXT:    strh w1, [x29, #0xa4]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xb0
; ARM64-NEXT:    ret
entry:
  %a = alloca i48
  store i48 %b, ptr %a
  ret void
}

define void @store_i48_const(ptr %a) {
; X64-LABEL: <store_i48_const>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    movabs rax, 0x133713371337
; X64-NEXT:    mov dword ptr [rdi], eax
; X64-NEXT:    shr rax, 0x20
; X64-NEXT:    mov word ptr [rdi + 0x4], ax
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_i48_const>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov x1, #0x1337 // =4919
; ARM64-NEXT:    movk x1, #0x1337, lsl #16
; ARM64-NEXT:    movk x1, #0x1337, lsl #32
; ARM64-NEXT:    lsr x2, x1, #32
; ARM64-NEXT:    str w1, [x0]
; ARM64-NEXT:    strh w2, [x0, #0x4]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store i48 u0x133713371337, ptr %a
  ret void
}


define void @store_i56(ptr %a, i56 %b) {
; X64-LABEL: <store_i56>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov dword ptr [rdi], esi
; X64-NEXT:    mov rax, rsi
; X64-NEXT:    shr rax, 0x30
; X64-NEXT:    mov byte ptr [rdi + 0x6], al
; X64-NEXT:    shr rsi, 0x20
; X64-NEXT:    mov word ptr [rdi + 0x4], si
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_i56>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    lsr x2, x1, #48
; ARM64-NEXT:    lsr x3, x1, #32
; ARM64-NEXT:    str w1, [x0]
; ARM64-NEXT:    strb w2, [x0, #0x6]
; ARM64-NEXT:    strh w3, [x0, #0x4]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store i56 %b, ptr %a
  ret void
}

define void @store_i56_const(ptr %a) {
; X64-LABEL: <store_i56_const>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    movabs rax, 0x37133713371337
; X64-NEXT:    mov dword ptr [rdi], eax
; X64-NEXT:    mov rcx, rax
; X64-NEXT:    shr rcx, 0x30
; X64-NEXT:    mov byte ptr [rdi + 0x6], cl
; X64-NEXT:    shr rax, 0x20
; X64-NEXT:    mov word ptr [rdi + 0x4], ax
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_i56_const>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov x1, #0x1337 // =4919
; ARM64-NEXT:    movk x1, #0x1337, lsl #16
; ARM64-NEXT:    movk x1, #0x1337, lsl #32
; ARM64-NEXT:    movk x1, #0x37, lsl #48
; ARM64-NEXT:    lsr x2, x1, #48
; ARM64-NEXT:    lsr x3, x1, #32
; ARM64-NEXT:    str w1, [x0]
; ARM64-NEXT:    strb w2, [x0, #0x6]
; ARM64-NEXT:    strh w3, [x0, #0x4]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store i56 u0x37133713371337, ptr %a
  ret void
}


define void @store_4f(ptr %a, <4 x float> %b) {
; X64-LABEL: <store_4f>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    movups xmmword ptr [rdi], xmm0
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_4f>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    str q0, [x0]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store <4 x float> %b, ptr %a
  ret void
}


%struct.i8_i1 = type { i8, i1 }
%struct.i8_i8 = type { i8, i8 }
%struct.i8_i16 = type { i8, i16 }
%struct.i8_i32 = type { i8, i32 }
%struct.i8_i64 = type { i8, i64 }

%struct.i1_i32 = type { i1, i32 }
%struct.i16_i32 = type { i16, i32 }
%struct.i32_i32 = type { i32, i32 }
%struct.i64_i32 = type { i64, i32 }

%struct.ptr_i32 = type { ptr, i32 }
%struct.i32_ptr = type { i32, ptr }

%struct.f32_ptr = type { float, ptr }
%struct.i128_i1 = type { i128, i1 }

%struct.i32_i32_i32_i32_i32_i32 = type { i32, i32, i32, i32, i32, i32 }

define void @store_struct_i8_i1(ptr %a, %struct.i8_i1 %b) {
; X64-LABEL: <store_struct_i8_i1>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov byte ptr [rdi], sil
; X64-NEXT:    mov byte ptr [rdi + 0x1], dl
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_struct_i8_i1>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    strb w1, [x0]
; ARM64-NEXT:    strb w2, [x0, #0x1]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store %struct.i8_i1 %b, ptr %a
  ret void
}

define void @store_struct_i8_i8(ptr %a, %struct.i8_i8 %b) {
; X64-LABEL: <store_struct_i8_i8>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov byte ptr [rdi], sil
; X64-NEXT:    mov byte ptr [rdi + 0x1], dl
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_struct_i8_i8>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    strb w1, [x0]
; ARM64-NEXT:    strb w2, [x0, #0x1]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store %struct.i8_i8 %b, ptr %a
  ret void
}

define void @store_struct_i8_i16(ptr %a, %struct.i8_i16 %b) {
; X64-LABEL: <store_struct_i8_i16>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov byte ptr [rdi], sil
; X64-NEXT:    mov word ptr [rdi + 0x2], dx
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_struct_i8_i16>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    strb w1, [x0]
; ARM64-NEXT:    strh w2, [x0, #0x2]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store %struct.i8_i16 %b, ptr %a
  ret void
}

define void @store_struct_i8_i32(ptr %a, %struct.i8_i32 %b) {
; X64-LABEL: <store_struct_i8_i32>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov byte ptr [rdi], sil
; X64-NEXT:    mov dword ptr [rdi + 0x4], edx
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_struct_i8_i32>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    strb w1, [x0]
; ARM64-NEXT:    str w2, [x0, #0x4]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store %struct.i8_i32 %b, ptr %a
  ret void
}

define void @store_struct_i8_i64(ptr %a, %struct.i8_i64 %b) {
; X64-LABEL: <store_struct_i8_i64>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov byte ptr [rdi], sil
; X64-NEXT:    mov qword ptr [rdi + 0x8], rdx
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_struct_i8_i64>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    strb w1, [x0]
; ARM64-NEXT:    str x2, [x0, #0x8]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store %struct.i8_i64 %b, ptr %a
  ret void
}


define void @store_struct_i1_i32(ptr %a, %struct.i1_i32 %b) {
; X64-LABEL: <store_struct_i1_i32>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov byte ptr [rdi], sil
; X64-NEXT:    mov dword ptr [rdi + 0x4], edx
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_struct_i1_i32>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    strb w1, [x0]
; ARM64-NEXT:    str w2, [x0, #0x4]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store %struct.i1_i32 %b, ptr %a
  ret void
}

define void @store_struct_i16_i32(ptr %a, %struct.i16_i32 %b) {
; X64-LABEL: <store_struct_i16_i32>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov word ptr [rdi], si
; X64-NEXT:    mov dword ptr [rdi + 0x4], edx
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_struct_i16_i32>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    strh w1, [x0]
; ARM64-NEXT:    str w2, [x0, #0x4]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store %struct.i16_i32 %b, ptr %a
  ret void
}

define void @store_struct_i32_i32(ptr %a, %struct.i32_i32 %b) {
; X64-LABEL: <store_struct_i32_i32>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov dword ptr [rdi], esi
; X64-NEXT:    mov dword ptr [rdi + 0x4], edx
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_struct_i32_i32>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    str w1, [x0]
; ARM64-NEXT:    str w2, [x0, #0x4]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store %struct.i32_i32 %b, ptr %a
  ret void
}

define void @store_struct_i64_i32(ptr %a, %struct.i64_i32 %b) {
; X64-LABEL: <store_struct_i64_i32>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov qword ptr [rdi], rsi
; X64-NEXT:    mov dword ptr [rdi + 0x8], edx
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_struct_i64_i32>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    str x1, [x0]
; ARM64-NEXT:    str w2, [x0, #0x8]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store %struct.i64_i32 %b, ptr %a
  ret void
}

define void @store_struct_ptr_i32(ptr %a, %struct.ptr_i32 %b) {
; X64-LABEL: <store_struct_ptr_i32>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov qword ptr [rdi], rsi
; X64-NEXT:    mov dword ptr [rdi + 0x8], edx
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_struct_ptr_i32>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    str x1, [x0]
; ARM64-NEXT:    str w2, [x0, #0x8]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store %struct.ptr_i32 %b, ptr %a
  ret void
}

define void @store_struct_i32_ptr(ptr %a, %struct.i32_ptr %b) {
; X64-LABEL: <store_struct_i32_ptr>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov dword ptr [rdi], esi
; X64-NEXT:    mov qword ptr [rdi + 0x8], rdx
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_struct_i32_ptr>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    str w1, [x0]
; ARM64-NEXT:    str x2, [x0, #0x8]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store %struct.i32_ptr %b, ptr %a
  ret void
}

define void @store_struct_f32_ptr(ptr %a, %struct.f32_ptr %b) {
; X64-LABEL: <store_struct_f32_ptr>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    movss dword ptr [rdi], xmm0
; X64-NEXT:    mov qword ptr [rdi + 0x8], rsi
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_struct_f32_ptr>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    str s0, [x0]
; ARM64-NEXT:    str x1, [x0, #0x8]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store %struct.f32_ptr %b, ptr %a
  ret void
}

define void @store_struct_i128_i1(ptr %a) {
; X64-LABEL: <store_struct_i128_i1>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov rax, qword ptr [rdi]
; X64-NEXT:    mov rcx, qword ptr [rdi + 0x8]
; X64-NEXT:    movzx edx, byte ptr [rdi + 0x10]
; X64-NEXT:    mov qword ptr [rdi], rax
; X64-NEXT:    mov qword ptr [rdi + 0x8], rcx
; X64-NEXT:    mov byte ptr [rdi + 0x10], dl
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_struct_i128_i1>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    ldr x1, [x0]
; ARM64-NEXT:    ldr x2, [x0, #0x8]
; ARM64-NEXT:    ldrb w3, [x0, #0x10]
; ARM64-NEXT:    str x1, [x0]
; ARM64-NEXT:    str x2, [x0, #0x8]
; ARM64-NEXT:    strb w3, [x0, #0x10]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  %b = load %struct.i128_i1, ptr %a
  store %struct.i128_i1 %b, ptr %a
  ret void
}

define void @store_const_struct_i128_i128(ptr %a) {
; X64-LABEL: <store_const_struct_i128_i128>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov qword ptr [rdi], 0x7b
; X64-NEXT:    mov qword ptr [rdi + 0x8], 0x0
; X64-NEXT:    mov qword ptr [rdi + 0x10], 0x1c8
; X64-NEXT:    mov qword ptr [rdi + 0x18], 0x0
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_const_struct_i128_i128>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov x1, #0x7b // =123
; ARM64-NEXT:    str x1, [x0]
; ARM64-NEXT:    mov w1, #0x0 // =0
; ARM64-NEXT:    str x1, [x0, #0x8]
; ARM64-NEXT:    mov x1, #0x1c8 // =456
; ARM64-NEXT:    str x1, [x0, #0x10]
; ARM64-NEXT:    mov w1, #0x0 // =0
; ARM64-NEXT:    str x1, [x0, #0x18]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
  store { i128, i128 } { i128 123, i128 456 }, ptr %a
  ret void
}

define void @store_struct_i32_i32_i32_i32_i32_i32(ptr %a, %struct.i32_i32_i32_i32_i32_i32 %b) {
; X64-LABEL: <store_struct_i32_i32_i32_i32_i32_i32>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov eax, dword ptr [rbp + 0x10]
; X64-NEXT:    mov dword ptr [rdi], esi
; X64-NEXT:    mov dword ptr [rdi + 0x4], edx
; X64-NEXT:    mov dword ptr [rdi + 0x8], ecx
; X64-NEXT:    mov dword ptr [rdi + 0xc], r8d
; X64-NEXT:    mov dword ptr [rdi + 0x10], r9d
; X64-NEXT:    mov dword ptr [rdi + 0x14], eax
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_struct_i32_i32_i32_i32_i32_i32>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    str w1, [x0]
; ARM64-NEXT:    str w2, [x0, #0x4]
; ARM64-NEXT:    str w3, [x0, #0x8]
; ARM64-NEXT:    str w4, [x0, #0xc]
; ARM64-NEXT:    str w5, [x0, #0x10]
; ARM64-NEXT:    str w6, [x0, #0x14]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
entry:
  store %struct.i32_i32_i32_i32_i32_i32 %b, ptr %a
  ret void
}

%struct_i16_i32_packed = type <{ i16, i32 }>

define void @store_packed(ptr %0) {
; X64-LABEL: <store_packed>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov word ptr [rdi], 0x1
; X64-NEXT:    mov dword ptr [rdi + 0x2], 0x2
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_packed>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov x1, #0x1 // =1
; ARM64-NEXT:    strh w1, [x0]
; ARM64-NEXT:    mov x1, #0x2 // =2
; ARM64-NEXT:    add x2, x0, #0x2
; ARM64-NEXT:    str w1, [x2]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
  store %struct_i16_i32_packed <{i16 1, i32 2}>, ptr %0
  ret void
}

define void @store_mult_const(ptr %p) {
; X64-LABEL: <store_mult_const>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    mov qword ptr [rdi], 0x0
; X64-NEXT:    mov qword ptr [rdi + 0x8], 0x0
; X64-NEXT:    mov qword ptr [rdi], 0x0
; X64-NEXT:    mov qword ptr [rdi + 0x8], 0x0
; X64-NEXT:    mov qword ptr [rdi], 0x0
; X64-NEXT:    mov qword ptr [rdi + 0x8], 0x0
; X64-NEXT:    mov qword ptr [rdi], 0x0
; X64-NEXT:    mov qword ptr [rdi + 0x8], 0x0
; X64-NEXT:    mov qword ptr [rdi], 0x0
; X64-NEXT:    mov qword ptr [rdi + 0x8], 0x0
; X64-NEXT:    mov qword ptr [rdi], 0x0
; X64-NEXT:    mov qword ptr [rdi + 0x8], 0x0
; X64-NEXT:    mov qword ptr [rdi], 0x0
; X64-NEXT:    mov qword ptr [rdi + 0x8], 0x0
; X64-NEXT:    mov qword ptr [rdi], 0x0
; X64-NEXT:    mov qword ptr [rdi + 0x8], 0x0
; X64-NEXT:    mov qword ptr [rdi], 0x0
; X64-NEXT:    mov qword ptr [rdi + 0x8], 0x0
; X64-NEXT:    mov qword ptr [rdi], 0x0
; X64-NEXT:    mov qword ptr [rdi + 0x8], 0x0
; X64-NEXT:    mov qword ptr [rdi], 0x0
; X64-NEXT:    mov qword ptr [rdi + 0x8], 0x0
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <store_mult_const>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov w1, #0x0 // =0
; ARM64-NEXT:    str x1, [x0]
; ARM64-NEXT:    mov w1, #0x0 // =0
; ARM64-NEXT:    str x1, [x0, #0x8]
; ARM64-NEXT:    mov w1, #0x0 // =0
; ARM64-NEXT:    str x1, [x0]
; ARM64-NEXT:    mov w1, #0x0 // =0
; ARM64-NEXT:    str x1, [x0, #0x8]
; ARM64-NEXT:    mov w1, #0x0 // =0
; ARM64-NEXT:    str x1, [x0]
; ARM64-NEXT:    mov w1, #0x0 // =0
; ARM64-NEXT:    str x1, [x0, #0x8]
; ARM64-NEXT:    mov w1, #0x0 // =0
; ARM64-NEXT:    str x1, [x0]
; ARM64-NEXT:    mov w1, #0x0 // =0
; ARM64-NEXT:    str x1, [x0, #0x8]
; ARM64-NEXT:    mov w1, #0x0 // =0
; ARM64-NEXT:    str x1, [x0]
; ARM64-NEXT:    mov w1, #0x0 // =0
; ARM64-NEXT:    str x1, [x0, #0x8]
; ARM64-NEXT:    mov w1, #0x0 // =0
; ARM64-NEXT:    str x1, [x0]
; ARM64-NEXT:    mov w1, #0x0 // =0
; ARM64-NEXT:    str x1, [x0, #0x8]
; ARM64-NEXT:    mov w1, #0x0 // =0
; ARM64-NEXT:    str x1, [x0]
; ARM64-NEXT:    mov w1, #0x0 // =0
; ARM64-NEXT:    str x1, [x0, #0x8]
; ARM64-NEXT:    mov w1, #0x0 // =0
; ARM64-NEXT:    str x1, [x0]
; ARM64-NEXT:    mov w1, #0x0 // =0
; ARM64-NEXT:    str x1, [x0, #0x8]
; ARM64-NEXT:    mov w1, #0x0 // =0
; ARM64-NEXT:    str x1, [x0]
; ARM64-NEXT:    mov w1, #0x0 // =0
; ARM64-NEXT:    str x1, [x0, #0x8]
; ARM64-NEXT:    mov w1, #0x0 // =0
; ARM64-NEXT:    str x1, [x0]
; ARM64-NEXT:    mov w1, #0x0 // =0
; ARM64-NEXT:    str x1, [x0, #0x8]
; ARM64-NEXT:    mov w1, #0x0 // =0
; ARM64-NEXT:    str x1, [x0]
; ARM64-NEXT:    mov w1, #0x0 // =0
; ARM64-NEXT:    str x1, [x0, #0x8]
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
  store { i64, i64 } zeroinitializer, ptr %p, align 8
  store { i64, i64 } zeroinitializer, ptr %p, align 8
  store { i64, i64 } zeroinitializer, ptr %p, align 8
  store { i64, i64 } zeroinitializer, ptr %p, align 8
  store { i64, i64 } zeroinitializer, ptr %p, align 8
  store { i64, i64 } zeroinitializer, ptr %p, align 8
  store { i64, i64 } zeroinitializer, ptr %p, align 8
  store { i64, i64 } zeroinitializer, ptr %p, align 8
  store { i64, i64 } zeroinitializer, ptr %p, align 8
  store { i64, i64 } zeroinitializer, ptr %p, align 8
  store { i64, i64 } zeroinitializer, ptr %p, align 8
  ret void
}
