// Seed: 2658382001
module module_0;
  id_1(
      .id_0(1'd0 != 1)
  );
endmodule : id_2
module module_1 (
    output wor id_0,
    input wor id_1,
    output uwire id_2,
    output tri1 id_3,
    output supply1 id_4,
    input wor id_5,
    input wor id_6,
    output tri1 id_7,
    output tri1 id_8
);
  assign id_3 = id_6 ? id_6 ^ 1 == 1 : id_1;
  module_0();
  assign id_0 = 1;
  wire id_10;
  wire id_11;
  rtran (1'h0, id_6 == 1'b0 + 1'b0, id_2, id_8, 1);
endmodule
