/home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/run001/k6_frac_N10_tileable_I_O_IO_40nm/and2/MIN_ROUTE_CHAN_WIDTH /home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/run001/k6_frac_N10_tileable_I_O_IO_40nm/and2/MIN_ROUTE_CHAN_WIDTH