

================================================================
== Vitis HLS Report for 'object_detect_nnbw_Pipeline_1'
================================================================
* Date:           Thu May  1 18:22:50 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        object_detect_nnbw
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+----------------------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |          Interval          |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min |          max         |                      Type                      |
    +---------+---------+-----------+----------+-----+----------------------+------------------------------------------------+
    |        3|        ?|  30.000 ns|         ?|    1|  -9223372036854775808|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+----------------------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------------------------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |           Trip          |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |          Count          | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------------------------+----------+
        |- Loop 1  |        1|        ?|         2|          1|          1|  1 ~ 9223372036854775807|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------------------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     55|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      43|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      43|    100|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |empty_fu_103_p2            |         +|   0|  0|  12|          11|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |exitcond18_fu_113_p2       |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  55|          45|          36|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg     |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index135_load  |   9|          2|   11|         22|
    |gmem_blk_n_R                         |   9|          2|    1|          2|
    |loop_index135_fu_50                  |   9|          2|   11|         22|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  45|         10|   25|         50|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |gmem_addr_read_reg_140                     |  16|   0|   16|          0|
    |loop_index135_fu_50                        |  11|   0|   11|          0|
    |loop_index135_load_reg_135                 |  11|   0|   11|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  43|   0|   43|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  object_detect_nnbw_Pipeline_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  object_detect_nnbw_Pipeline_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  object_detect_nnbw_Pipeline_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  object_detect_nnbw_Pipeline_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  object_detect_nnbw_Pipeline_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  object_detect_nnbw_Pipeline_1|  return value|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|   16|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|   16|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|   10|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|                           gmem|       pointer|
|p_cast_cast            |   in|   63|     ap_none|                    p_cast_cast|        scalar|
|local_input_address0   |  out|   10|   ap_memory|                    local_input|         array|
|local_input_ce0        |  out|    1|   ap_memory|                    local_input|         array|
|local_input_we0        |  out|    1|   ap_memory|                    local_input|         array|
|local_input_d0         |  out|   16|   ap_memory|                    local_input|         array|
|length_r               |   in|   32|     ap_none|                       length_r|        scalar|
+-----------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%loop_index135 = alloca i32 1"   --->   Operation 5 'alloca' 'loop_index135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%length_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %length_r"   --->   Operation 6 'read' 'length_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_cast_cast_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %p_cast_cast"   --->   Operation 7 'read' 'p_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_cast_cast_cast = sext i63 %p_cast_cast_read"   --->   Operation 8 'sext' 'p_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_9, i32 0, i32 0, void @empty_8, i32 0, i32 1024, void @empty_11, void @empty_12, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %loop_index135"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%loop_index135_load = load i11 %loop_index135"   --->   Operation 12 'load' 'loop_index135_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %p_cast_cast_cast"   --->   Operation 13 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i64 %gmem_addr"   --->   Operation 14 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 15 [1/1] (1.63ns)   --->   "%empty = add i11 %loop_index135_load, i11 1"   --->   Operation 15 'add' 'empty' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_cast7 = zext i11 %empty"   --->   Operation 16 'zext' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.55ns)   --->   "%exitcond18 = icmp_eq  i32 %p_cast7, i32 %length_r_read"   --->   Operation 17 'icmp' 'exitcond18' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 %empty, i11 %loop_index135"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond18, void %loop-memcpy-expansion, void %VITIS_LOOP_38_1.loopexit.exitStub"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%loop_index135_cast = zext i11 %loop_index135_load"   --->   Operation 21 'zext' 'loop_index135_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%local_input_addr = getelementptr i16 %local_input, i64 0, i64 %loop_index135_cast"   --->   Operation 23 'getelementptr' 'local_input_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i16 %gmem_addr_read, i10 %local_input_addr"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 9223372036854775807, i64 0"   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (exitcond18)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ p_cast_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ length_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index135         (alloca           ) [ 010]
length_r_read         (read             ) [ 000]
p_cast_cast_read      (read             ) [ 000]
p_cast_cast_cast      (sext             ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
loop_index135_load    (load             ) [ 011]
gmem_addr             (getelementptr    ) [ 000]
gmem_addr_read        (read             ) [ 011]
empty                 (add              ) [ 000]
p_cast7               (zext             ) [ 000]
exitcond18            (icmp             ) [ 011]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
specbitsmap_ln0       (specbitsmap      ) [ 000]
loop_index135_cast    (zext             ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
local_input_addr      (getelementptr    ) [ 000]
store_ln0             (store            ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_cast_cast">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="local_input">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_input"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="length_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="loop_index135_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index135/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="length_r_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="length_r_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_cast_cast_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="63" slack="0"/>
<pin id="62" dir="0" index="1" bw="63" slack="0"/>
<pin id="63" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_cast_cast_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="gmem_addr_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="local_input_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="16" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="11" slack="0"/>
<pin id="75" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_input_addr/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln0_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="10" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="1"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_cast_cast_cast_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="63" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln0_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="11" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="loop_index135_load_load_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="11" slack="0"/>
<pin id="95" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index135_load/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="gmem_addr_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="empty_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="11" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="p_cast7_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="11" slack="0"/>
<pin id="111" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast7/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="exitcond18_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond18/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln0_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="11" slack="0"/>
<pin id="121" dir="0" index="1" bw="11" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="loop_index135_cast_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="1"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index135_cast/2 "/>
</bind>
</comp>

<comp id="128" class="1005" name="loop_index135_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="11" slack="0"/>
<pin id="130" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="loop_index135 "/>
</bind>
</comp>

<comp id="135" class="1005" name="loop_index135_load_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="11" slack="1"/>
<pin id="137" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="loop_index135_load "/>
</bind>
</comp>

<comp id="140" class="1005" name="gmem_addr_read_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="1"/>
<pin id="142" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="145" class="1005" name="exitcond18_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="34" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="42" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="60" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="84" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="102"><net_src comp="96" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="107"><net_src comp="93" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="112"><net_src comp="103" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="54" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="103" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="124" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="131"><net_src comp="50" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="133"><net_src comp="128" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="134"><net_src comp="128" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="138"><net_src comp="93" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="143"><net_src comp="66" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="148"><net_src comp="113" pin="2"/><net_sink comp="145" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: local_input | {2 }
 - Input state : 
	Port: object_detect_nnbw_Pipeline_1 : gmem | {1 }
	Port: object_detect_nnbw_Pipeline_1 : p_cast_cast | {1 }
	Port: object_detect_nnbw_Pipeline_1 : length_r | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		loop_index135_load : 1
		gmem_addr : 1
		gmem_addr_read : 2
		empty : 2
		p_cast7 : 3
		exitcond18 : 4
		store_ln0 : 3
		br_ln0 : 5
	State 2
		local_input_addr : 1
		store_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   icmp   |      exitcond18_fu_113      |    0    |    39   |
|----------|-----------------------------|---------|---------|
|    add   |         empty_fu_103        |    0    |    12   |
|----------|-----------------------------|---------|---------|
|          |   length_r_read_read_fu_54  |    0    |    0    |
|   read   | p_cast_cast_read_read_fu_60 |    0    |    0    |
|          |  gmem_addr_read_read_fu_66  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    p_cast_cast_cast_fu_84   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |        p_cast7_fu_109       |    0    |    0    |
|          |  loop_index135_cast_fu_124  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    51   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    exitcond18_reg_145    |    1   |
|  gmem_addr_read_reg_140  |   16   |
|loop_index135_load_reg_135|   11   |
|   loop_index135_reg_128  |   11   |
+--------------------------+--------+
|           Total          |   39   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   51   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   39   |    -   |
+-----------+--------+--------+
|   Total   |   39   |   51   |
+-----------+--------+--------+
