<dec f='llvm/build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc' l='36211' type='const llvm::TargetRegisterClass'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='96' u='a' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1805' u='a' c='_ZN4llvm14SIRegisterInfo23getSGPRClassForBitWidthEj'/>
