Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Tue May 24 15:45:04 2022
| Host         : ajit7 running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_timing_summary -file timing.rpt -nworst 10 -verbose
| Design       : fpga_top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.795        0.000                      0                21475        0.056        0.000                      0                21475        1.100        0.000                       0                  7171  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 8.333}        16.667          60.000          
  clkfbout_clk_wiz_0  {0.000 12.500}       25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        1.795        0.000                      0                21475        0.056        0.000                      0                21475        7.691        0.000                       0                  7167  
  clkfbout_clk_wiz_0                                                                                                                                                   23.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y1  clocking/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  clocking/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  clocking/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  clocking/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 ahir_inst/convTranspose_instance/x__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.698ns  (logic 10.358ns (70.473%)  route 4.340ns (29.527%))
  Logic Levels:           21  (CARRY4=12 DSP48E1=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.162ns = ( 14.505 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     1.930    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.128 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -4.000    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.907 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        1.459    -2.449    ahir_inst/convTranspose_instance/clk_out1
    DSP48_X4Y50          DSP48E1                                      r  ahir_inst/convTranspose_instance/x__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y50          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      2.860     0.411 r  ahir_inst/convTranspose_instance/x__5/P[13]
                         net (fo=1, routed)           0.573     0.985    ahir_inst/convTranspose_instance/x__5_n_92
    DSP48_X4Y48          DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      2.737     3.722 r  ahir_inst/convTranspose_instance/x__7/P[16]
                         net (fo=1, routed)           0.595     4.316    ahir_inst/convTranspose_instance/x__7_n_89
    SLICE_X118Y119       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     4.605 r  ahir_inst/convTranspose_instance/x__8_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.605    ahir_inst/convTranspose_instance/x__8_i_4_n_0
    SLICE_X118Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.659 r  ahir_inst/convTranspose_instance/x__8_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.659    ahir_inst/convTranspose_instance/x__8_i_3_n_0
    SLICE_X118Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.713 r  ahir_inst/convTranspose_instance/x__8_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.713    ahir_inst/convTranspose_instance/x__8_i_2_n_0
    SLICE_X118Y122       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     4.825 r  ahir_inst/convTranspose_instance/x__8_i_1/O[2]
                         net (fo=1, routed)           0.472     5.297    ahir_inst/convTranspose_instance/x__8_i_1_n_5
    DSP48_X4Y47          DSP48E1 (Prop_dsp48e1_A[13]_P[4])
                                                      2.821     8.118 r  ahir_inst/convTranspose_instance/x__8/P[4]
                         net (fo=1, routed)           0.446     8.564    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__8[4]
    SLICE_X118Y116       LUT2 (Prop_lut2_I1_O)        0.043     8.607 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[24]_i_9__1/O
                         net (fo=1, routed)           0.000     8.607    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[24]_i_9__1_n_0
    SLICE_X118Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.863 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.863    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]_i_2__1_n_0
    SLICE_X118Y117       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.028 f  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[28]_i_2__1/O[1]
                         net (fo=3, routed)           0.283     9.311    ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/x__9_0[1]
    SLICE_X120Y116       LUT6 (Prop_lut6_I1_O)        0.125     9.436 f  ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_7__0/O
                         net (fo=1, routed)           0.281     9.717    ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_7__0_n_0
    SLICE_X117Y116       LUT6 (Prop_lut6_I0_O)        0.043     9.760 f  ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_5__0/O
                         net (fo=1, routed)           0.232     9.992    ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_5__0_n_0
    SLICE_X117Y116       LUT6 (Prop_lut6_I5_O)        0.043    10.035 r  ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_2__0/O
                         net (fo=24, routed)          0.395    10.430    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__9
    SLICE_X113Y113       LUT5 (Prop_lut5_I3_O)        0.043    10.473 f  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_56__0/O
                         net (fo=1, routed)           0.444    10.917    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_56__0_n_0
    SLICE_X113Y118       LUT5 (Prop_lut5_I4_O)        0.043    10.960 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_35__0/O
                         net (fo=1, routed)           0.000    10.960    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_35__0_n_0
    SLICE_X113Y118       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.219 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    11.219    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_22__0_n_0
    SLICE_X113Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.272 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    11.272    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_17__0_n_0
    SLICE_X113Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.325 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_12__0/CO[3]
                         net (fo=1, routed)           0.000    11.325    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_12__0_n_0
    SLICE_X113Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.378 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    11.378    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_7__0_n_0
    SLICE_X113Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.431 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    11.431    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0_n_0
    SLICE_X113Y123       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.508 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_2__1/CO[1]
                         net (fo=2, routed)           0.620    12.127    ahir_inst/convTranspose_instance/data_path.StoreGroup1.StoreComplete/odemux/CO[0]
    SLICE_X105Y112       LUT6 (Prop_lut6_I0_O)        0.122    12.249 r  ahir_inst/convTranspose_instance/data_path.StoreGroup1.StoreComplete/odemux/noBypass.ack1_i_1__0/O
                         net (fo=1, routed)           0.000    12.249    ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/CapEqOne.non_zero_reg
    SLICE_X105Y112       FDRE                                         r  ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AD12                                              0.000    16.667 r  clk_p (IN)
                         net (fo=0)                   0.000    16.667    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    17.402 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    18.403    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    11.142 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.145    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.228 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        1.277    14.505    ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/clk_out1
    SLICE_X105Y112       FDRE                                         r  ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg/C
                         clock pessimism             -0.381    14.124    
                         clock uncertainty           -0.114    14.010    
    SLICE_X105Y112       FDRE (Setup_fdre_C_D)        0.034    14.044    ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                         -12.249    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 ahir_inst/convTranspose_instance/x__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.698ns  (logic 10.358ns (70.473%)  route 4.340ns (29.527%))
  Logic Levels:           21  (CARRY4=12 DSP48E1=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.162ns = ( 14.505 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     1.930    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.128 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -4.000    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.907 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        1.459    -2.449    ahir_inst/convTranspose_instance/clk_out1
    DSP48_X4Y50          DSP48E1                                      r  ahir_inst/convTranspose_instance/x__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y50          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      2.860     0.411 f  ahir_inst/convTranspose_instance/x__5/P[13]
                         net (fo=1, routed)           0.573     0.985    ahir_inst/convTranspose_instance/x__5_n_92
    DSP48_X4Y48          DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      2.737     3.722 r  ahir_inst/convTranspose_instance/x__7/P[16]
                         net (fo=1, routed)           0.595     4.316    ahir_inst/convTranspose_instance/x__7_n_89
    SLICE_X118Y119       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     4.605 r  ahir_inst/convTranspose_instance/x__8_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.605    ahir_inst/convTranspose_instance/x__8_i_4_n_0
    SLICE_X118Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.659 r  ahir_inst/convTranspose_instance/x__8_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.659    ahir_inst/convTranspose_instance/x__8_i_3_n_0
    SLICE_X118Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.713 r  ahir_inst/convTranspose_instance/x__8_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.713    ahir_inst/convTranspose_instance/x__8_i_2_n_0
    SLICE_X118Y122       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     4.825 r  ahir_inst/convTranspose_instance/x__8_i_1/O[2]
                         net (fo=1, routed)           0.472     5.297    ahir_inst/convTranspose_instance/x__8_i_1_n_5
    DSP48_X4Y47          DSP48E1 (Prop_dsp48e1_A[13]_P[4])
                                                      2.821     8.118 r  ahir_inst/convTranspose_instance/x__8/P[4]
                         net (fo=1, routed)           0.446     8.564    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__8[4]
    SLICE_X118Y116       LUT2 (Prop_lut2_I1_O)        0.043     8.607 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[24]_i_9__1/O
                         net (fo=1, routed)           0.000     8.607    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[24]_i_9__1_n_0
    SLICE_X118Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.863 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.863    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]_i_2__1_n_0
    SLICE_X118Y117       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.028 f  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[28]_i_2__1/O[1]
                         net (fo=3, routed)           0.283     9.311    ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/x__9_0[1]
    SLICE_X120Y116       LUT6 (Prop_lut6_I1_O)        0.125     9.436 f  ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_7__0/O
                         net (fo=1, routed)           0.281     9.717    ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_7__0_n_0
    SLICE_X117Y116       LUT6 (Prop_lut6_I0_O)        0.043     9.760 f  ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_5__0/O
                         net (fo=1, routed)           0.232     9.992    ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_5__0_n_0
    SLICE_X117Y116       LUT6 (Prop_lut6_I5_O)        0.043    10.035 r  ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_2__0/O
                         net (fo=24, routed)          0.395    10.430    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__9
    SLICE_X113Y113       LUT5 (Prop_lut5_I3_O)        0.043    10.473 f  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_56__0/O
                         net (fo=1, routed)           0.444    10.917    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_56__0_n_0
    SLICE_X113Y118       LUT5 (Prop_lut5_I4_O)        0.043    10.960 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_35__0/O
                         net (fo=1, routed)           0.000    10.960    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_35__0_n_0
    SLICE_X113Y118       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.219 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    11.219    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_22__0_n_0
    SLICE_X113Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.272 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    11.272    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_17__0_n_0
    SLICE_X113Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.325 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_12__0/CO[3]
                         net (fo=1, routed)           0.000    11.325    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_12__0_n_0
    SLICE_X113Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.378 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    11.378    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_7__0_n_0
    SLICE_X113Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.431 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    11.431    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0_n_0
    SLICE_X113Y123       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.508 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_2__1/CO[1]
                         net (fo=2, routed)           0.620    12.127    ahir_inst/convTranspose_instance/data_path.StoreGroup1.StoreComplete/odemux/CO[0]
    SLICE_X105Y112       LUT6 (Prop_lut6_I0_O)        0.122    12.249 r  ahir_inst/convTranspose_instance/data_path.StoreGroup1.StoreComplete/odemux/noBypass.ack1_i_1__0/O
                         net (fo=1, routed)           0.000    12.249    ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/CapEqOne.non_zero_reg
    SLICE_X105Y112       FDRE                                         r  ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AD12                                              0.000    16.667 r  clk_p (IN)
                         net (fo=0)                   0.000    16.667    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    17.402 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    18.403    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    11.142 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.145    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.228 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        1.277    14.505    ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/clk_out1
    SLICE_X105Y112       FDRE                                         r  ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg/C
                         clock pessimism             -0.381    14.124    
                         clock uncertainty           -0.114    14.010    
    SLICE_X105Y112       FDRE (Setup_fdre_C_D)        0.034    14.044    ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                         -12.249    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 ahir_inst/convTranspose_instance/x__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.698ns  (logic 10.358ns (70.473%)  route 4.340ns (29.527%))
  Logic Levels:           21  (CARRY4=12 DSP48E1=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.162ns = ( 14.505 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     1.930    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.128 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -4.000    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.907 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        1.459    -2.449    ahir_inst/convTranspose_instance/clk_out1
    DSP48_X4Y50          DSP48E1                                      r  ahir_inst/convTranspose_instance/x__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y50          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      2.860     0.411 r  ahir_inst/convTranspose_instance/x__5/P[13]
                         net (fo=1, routed)           0.573     0.985    ahir_inst/convTranspose_instance/x__5_n_92
    DSP48_X4Y48          DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      2.737     3.722 r  ahir_inst/convTranspose_instance/x__7/P[16]
                         net (fo=1, routed)           0.595     4.316    ahir_inst/convTranspose_instance/x__7_n_89
    SLICE_X118Y119       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     4.605 r  ahir_inst/convTranspose_instance/x__8_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.605    ahir_inst/convTranspose_instance/x__8_i_4_n_0
    SLICE_X118Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.659 f  ahir_inst/convTranspose_instance/x__8_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.659    ahir_inst/convTranspose_instance/x__8_i_3_n_0
    SLICE_X118Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.713 r  ahir_inst/convTranspose_instance/x__8_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.713    ahir_inst/convTranspose_instance/x__8_i_2_n_0
    SLICE_X118Y122       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     4.825 r  ahir_inst/convTranspose_instance/x__8_i_1/O[2]
                         net (fo=1, routed)           0.472     5.297    ahir_inst/convTranspose_instance/x__8_i_1_n_5
    DSP48_X4Y47          DSP48E1 (Prop_dsp48e1_A[13]_P[4])
                                                      2.821     8.118 r  ahir_inst/convTranspose_instance/x__8/P[4]
                         net (fo=1, routed)           0.446     8.564    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__8[4]
    SLICE_X118Y116       LUT2 (Prop_lut2_I1_O)        0.043     8.607 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[24]_i_9__1/O
                         net (fo=1, routed)           0.000     8.607    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[24]_i_9__1_n_0
    SLICE_X118Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.863 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.863    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]_i_2__1_n_0
    SLICE_X118Y117       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.028 f  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[28]_i_2__1/O[1]
                         net (fo=3, routed)           0.283     9.311    ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/x__9_0[1]
    SLICE_X120Y116       LUT6 (Prop_lut6_I1_O)        0.125     9.436 f  ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_7__0/O
                         net (fo=1, routed)           0.281     9.717    ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_7__0_n_0
    SLICE_X117Y116       LUT6 (Prop_lut6_I0_O)        0.043     9.760 f  ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_5__0/O
                         net (fo=1, routed)           0.232     9.992    ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_5__0_n_0
    SLICE_X117Y116       LUT6 (Prop_lut6_I5_O)        0.043    10.035 r  ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_2__0/O
                         net (fo=24, routed)          0.395    10.430    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__9
    SLICE_X113Y113       LUT5 (Prop_lut5_I3_O)        0.043    10.473 f  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_56__0/O
                         net (fo=1, routed)           0.444    10.917    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_56__0_n_0
    SLICE_X113Y118       LUT5 (Prop_lut5_I4_O)        0.043    10.960 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_35__0/O
                         net (fo=1, routed)           0.000    10.960    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_35__0_n_0
    SLICE_X113Y118       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.219 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    11.219    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_22__0_n_0
    SLICE_X113Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.272 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    11.272    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_17__0_n_0
    SLICE_X113Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.325 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_12__0/CO[3]
                         net (fo=1, routed)           0.000    11.325    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_12__0_n_0
    SLICE_X113Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.378 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    11.378    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_7__0_n_0
    SLICE_X113Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.431 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    11.431    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0_n_0
    SLICE_X113Y123       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.508 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_2__1/CO[1]
                         net (fo=2, routed)           0.620    12.127    ahir_inst/convTranspose_instance/data_path.StoreGroup1.StoreComplete/odemux/CO[0]
    SLICE_X105Y112       LUT6 (Prop_lut6_I0_O)        0.122    12.249 r  ahir_inst/convTranspose_instance/data_path.StoreGroup1.StoreComplete/odemux/noBypass.ack1_i_1__0/O
                         net (fo=1, routed)           0.000    12.249    ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/CapEqOne.non_zero_reg
    SLICE_X105Y112       FDRE                                         r  ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AD12                                              0.000    16.667 r  clk_p (IN)
                         net (fo=0)                   0.000    16.667    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    17.402 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    18.403    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    11.142 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.145    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.228 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        1.277    14.505    ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/clk_out1
    SLICE_X105Y112       FDRE                                         r  ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg/C
                         clock pessimism             -0.381    14.124    
                         clock uncertainty           -0.114    14.010    
    SLICE_X105Y112       FDRE (Setup_fdre_C_D)        0.034    14.044    ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                         -12.249    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 ahir_inst/convTranspose_instance/x__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.698ns  (logic 10.358ns (70.473%)  route 4.340ns (29.527%))
  Logic Levels:           21  (CARRY4=12 DSP48E1=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.162ns = ( 14.505 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     1.930    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.128 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -4.000    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.907 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        1.459    -2.449    ahir_inst/convTranspose_instance/clk_out1
    DSP48_X4Y50          DSP48E1                                      r  ahir_inst/convTranspose_instance/x__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y50          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      2.860     0.411 f  ahir_inst/convTranspose_instance/x__5/P[13]
                         net (fo=1, routed)           0.573     0.985    ahir_inst/convTranspose_instance/x__5_n_92
    DSP48_X4Y48          DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      2.737     3.722 r  ahir_inst/convTranspose_instance/x__7/P[16]
                         net (fo=1, routed)           0.595     4.316    ahir_inst/convTranspose_instance/x__7_n_89
    SLICE_X118Y119       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     4.605 r  ahir_inst/convTranspose_instance/x__8_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.605    ahir_inst/convTranspose_instance/x__8_i_4_n_0
    SLICE_X118Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.659 f  ahir_inst/convTranspose_instance/x__8_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.659    ahir_inst/convTranspose_instance/x__8_i_3_n_0
    SLICE_X118Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.713 r  ahir_inst/convTranspose_instance/x__8_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.713    ahir_inst/convTranspose_instance/x__8_i_2_n_0
    SLICE_X118Y122       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     4.825 r  ahir_inst/convTranspose_instance/x__8_i_1/O[2]
                         net (fo=1, routed)           0.472     5.297    ahir_inst/convTranspose_instance/x__8_i_1_n_5
    DSP48_X4Y47          DSP48E1 (Prop_dsp48e1_A[13]_P[4])
                                                      2.821     8.118 r  ahir_inst/convTranspose_instance/x__8/P[4]
                         net (fo=1, routed)           0.446     8.564    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__8[4]
    SLICE_X118Y116       LUT2 (Prop_lut2_I1_O)        0.043     8.607 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[24]_i_9__1/O
                         net (fo=1, routed)           0.000     8.607    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[24]_i_9__1_n_0
    SLICE_X118Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.863 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.863    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]_i_2__1_n_0
    SLICE_X118Y117       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.028 f  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[28]_i_2__1/O[1]
                         net (fo=3, routed)           0.283     9.311    ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/x__9_0[1]
    SLICE_X120Y116       LUT6 (Prop_lut6_I1_O)        0.125     9.436 f  ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_7__0/O
                         net (fo=1, routed)           0.281     9.717    ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_7__0_n_0
    SLICE_X117Y116       LUT6 (Prop_lut6_I0_O)        0.043     9.760 f  ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_5__0/O
                         net (fo=1, routed)           0.232     9.992    ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_5__0_n_0
    SLICE_X117Y116       LUT6 (Prop_lut6_I5_O)        0.043    10.035 r  ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_2__0/O
                         net (fo=24, routed)          0.395    10.430    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__9
    SLICE_X113Y113       LUT5 (Prop_lut5_I3_O)        0.043    10.473 f  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_56__0/O
                         net (fo=1, routed)           0.444    10.917    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_56__0_n_0
    SLICE_X113Y118       LUT5 (Prop_lut5_I4_O)        0.043    10.960 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_35__0/O
                         net (fo=1, routed)           0.000    10.960    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_35__0_n_0
    SLICE_X113Y118       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.219 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    11.219    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_22__0_n_0
    SLICE_X113Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.272 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    11.272    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_17__0_n_0
    SLICE_X113Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.325 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_12__0/CO[3]
                         net (fo=1, routed)           0.000    11.325    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_12__0_n_0
    SLICE_X113Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.378 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    11.378    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_7__0_n_0
    SLICE_X113Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.431 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    11.431    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0_n_0
    SLICE_X113Y123       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.508 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_2__1/CO[1]
                         net (fo=2, routed)           0.620    12.127    ahir_inst/convTranspose_instance/data_path.StoreGroup1.StoreComplete/odemux/CO[0]
    SLICE_X105Y112       LUT6 (Prop_lut6_I0_O)        0.122    12.249 r  ahir_inst/convTranspose_instance/data_path.StoreGroup1.StoreComplete/odemux/noBypass.ack1_i_1__0/O
                         net (fo=1, routed)           0.000    12.249    ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/CapEqOne.non_zero_reg
    SLICE_X105Y112       FDRE                                         r  ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AD12                                              0.000    16.667 r  clk_p (IN)
                         net (fo=0)                   0.000    16.667    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    17.402 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    18.403    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    11.142 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.145    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.228 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        1.277    14.505    ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/clk_out1
    SLICE_X105Y112       FDRE                                         r  ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg/C
                         clock pessimism             -0.381    14.124    
                         clock uncertainty           -0.114    14.010    
    SLICE_X105Y112       FDRE (Setup_fdre_C_D)        0.034    14.044    ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                         -12.249    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 ahir_inst/convTranspose_instance/x__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.698ns  (logic 10.358ns (70.473%)  route 4.340ns (29.527%))
  Logic Levels:           21  (CARRY4=12 DSP48E1=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.162ns = ( 14.505 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     1.930    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.128 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -4.000    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.907 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        1.459    -2.449    ahir_inst/convTranspose_instance/clk_out1
    DSP48_X4Y50          DSP48E1                                      r  ahir_inst/convTranspose_instance/x__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y50          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      2.860     0.411 r  ahir_inst/convTranspose_instance/x__5/P[13]
                         net (fo=1, routed)           0.573     0.985    ahir_inst/convTranspose_instance/x__5_n_92
    DSP48_X4Y48          DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      2.737     3.722 r  ahir_inst/convTranspose_instance/x__7/P[16]
                         net (fo=1, routed)           0.595     4.316    ahir_inst/convTranspose_instance/x__7_n_89
    SLICE_X118Y119       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     4.605 r  ahir_inst/convTranspose_instance/x__8_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.605    ahir_inst/convTranspose_instance/x__8_i_4_n_0
    SLICE_X118Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.659 r  ahir_inst/convTranspose_instance/x__8_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.659    ahir_inst/convTranspose_instance/x__8_i_3_n_0
    SLICE_X118Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.713 f  ahir_inst/convTranspose_instance/x__8_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.713    ahir_inst/convTranspose_instance/x__8_i_2_n_0
    SLICE_X118Y122       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     4.825 r  ahir_inst/convTranspose_instance/x__8_i_1/O[2]
                         net (fo=1, routed)           0.472     5.297    ahir_inst/convTranspose_instance/x__8_i_1_n_5
    DSP48_X4Y47          DSP48E1 (Prop_dsp48e1_A[13]_P[4])
                                                      2.821     8.118 r  ahir_inst/convTranspose_instance/x__8/P[4]
                         net (fo=1, routed)           0.446     8.564    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__8[4]
    SLICE_X118Y116       LUT2 (Prop_lut2_I1_O)        0.043     8.607 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[24]_i_9__1/O
                         net (fo=1, routed)           0.000     8.607    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[24]_i_9__1_n_0
    SLICE_X118Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.863 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.863    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]_i_2__1_n_0
    SLICE_X118Y117       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.028 f  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[28]_i_2__1/O[1]
                         net (fo=3, routed)           0.283     9.311    ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/x__9_0[1]
    SLICE_X120Y116       LUT6 (Prop_lut6_I1_O)        0.125     9.436 f  ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_7__0/O
                         net (fo=1, routed)           0.281     9.717    ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_7__0_n_0
    SLICE_X117Y116       LUT6 (Prop_lut6_I0_O)        0.043     9.760 f  ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_5__0/O
                         net (fo=1, routed)           0.232     9.992    ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_5__0_n_0
    SLICE_X117Y116       LUT6 (Prop_lut6_I5_O)        0.043    10.035 r  ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_2__0/O
                         net (fo=24, routed)          0.395    10.430    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__9
    SLICE_X113Y113       LUT5 (Prop_lut5_I3_O)        0.043    10.473 f  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_56__0/O
                         net (fo=1, routed)           0.444    10.917    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_56__0_n_0
    SLICE_X113Y118       LUT5 (Prop_lut5_I4_O)        0.043    10.960 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_35__0/O
                         net (fo=1, routed)           0.000    10.960    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_35__0_n_0
    SLICE_X113Y118       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.219 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    11.219    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_22__0_n_0
    SLICE_X113Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.272 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    11.272    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_17__0_n_0
    SLICE_X113Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.325 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_12__0/CO[3]
                         net (fo=1, routed)           0.000    11.325    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_12__0_n_0
    SLICE_X113Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.378 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    11.378    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_7__0_n_0
    SLICE_X113Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.431 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    11.431    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0_n_0
    SLICE_X113Y123       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.508 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_2__1/CO[1]
                         net (fo=2, routed)           0.620    12.127    ahir_inst/convTranspose_instance/data_path.StoreGroup1.StoreComplete/odemux/CO[0]
    SLICE_X105Y112       LUT6 (Prop_lut6_I0_O)        0.122    12.249 r  ahir_inst/convTranspose_instance/data_path.StoreGroup1.StoreComplete/odemux/noBypass.ack1_i_1__0/O
                         net (fo=1, routed)           0.000    12.249    ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/CapEqOne.non_zero_reg
    SLICE_X105Y112       FDRE                                         r  ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AD12                                              0.000    16.667 r  clk_p (IN)
                         net (fo=0)                   0.000    16.667    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    17.402 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    18.403    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    11.142 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.145    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.228 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        1.277    14.505    ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/clk_out1
    SLICE_X105Y112       FDRE                                         r  ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg/C
                         clock pessimism             -0.381    14.124    
                         clock uncertainty           -0.114    14.010    
    SLICE_X105Y112       FDRE (Setup_fdre_C_D)        0.034    14.044    ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                         -12.249    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 ahir_inst/convTranspose_instance/x__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.698ns  (logic 10.358ns (70.473%)  route 4.340ns (29.527%))
  Logic Levels:           21  (CARRY4=12 DSP48E1=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.162ns = ( 14.505 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     1.930    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.128 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -4.000    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.907 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        1.459    -2.449    ahir_inst/convTranspose_instance/clk_out1
    DSP48_X4Y50          DSP48E1                                      r  ahir_inst/convTranspose_instance/x__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y50          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      2.860     0.411 f  ahir_inst/convTranspose_instance/x__5/P[13]
                         net (fo=1, routed)           0.573     0.985    ahir_inst/convTranspose_instance/x__5_n_92
    DSP48_X4Y48          DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      2.737     3.722 r  ahir_inst/convTranspose_instance/x__7/P[16]
                         net (fo=1, routed)           0.595     4.316    ahir_inst/convTranspose_instance/x__7_n_89
    SLICE_X118Y119       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     4.605 r  ahir_inst/convTranspose_instance/x__8_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.605    ahir_inst/convTranspose_instance/x__8_i_4_n_0
    SLICE_X118Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.659 r  ahir_inst/convTranspose_instance/x__8_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.659    ahir_inst/convTranspose_instance/x__8_i_3_n_0
    SLICE_X118Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.713 f  ahir_inst/convTranspose_instance/x__8_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.713    ahir_inst/convTranspose_instance/x__8_i_2_n_0
    SLICE_X118Y122       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     4.825 r  ahir_inst/convTranspose_instance/x__8_i_1/O[2]
                         net (fo=1, routed)           0.472     5.297    ahir_inst/convTranspose_instance/x__8_i_1_n_5
    DSP48_X4Y47          DSP48E1 (Prop_dsp48e1_A[13]_P[4])
                                                      2.821     8.118 r  ahir_inst/convTranspose_instance/x__8/P[4]
                         net (fo=1, routed)           0.446     8.564    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__8[4]
    SLICE_X118Y116       LUT2 (Prop_lut2_I1_O)        0.043     8.607 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[24]_i_9__1/O
                         net (fo=1, routed)           0.000     8.607    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[24]_i_9__1_n_0
    SLICE_X118Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.863 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.863    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]_i_2__1_n_0
    SLICE_X118Y117       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.028 f  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[28]_i_2__1/O[1]
                         net (fo=3, routed)           0.283     9.311    ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/x__9_0[1]
    SLICE_X120Y116       LUT6 (Prop_lut6_I1_O)        0.125     9.436 f  ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_7__0/O
                         net (fo=1, routed)           0.281     9.717    ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_7__0_n_0
    SLICE_X117Y116       LUT6 (Prop_lut6_I0_O)        0.043     9.760 f  ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_5__0/O
                         net (fo=1, routed)           0.232     9.992    ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_5__0_n_0
    SLICE_X117Y116       LUT6 (Prop_lut6_I5_O)        0.043    10.035 r  ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_2__0/O
                         net (fo=24, routed)          0.395    10.430    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__9
    SLICE_X113Y113       LUT5 (Prop_lut5_I3_O)        0.043    10.473 f  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_56__0/O
                         net (fo=1, routed)           0.444    10.917    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_56__0_n_0
    SLICE_X113Y118       LUT5 (Prop_lut5_I4_O)        0.043    10.960 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_35__0/O
                         net (fo=1, routed)           0.000    10.960    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_35__0_n_0
    SLICE_X113Y118       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.219 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    11.219    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_22__0_n_0
    SLICE_X113Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.272 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    11.272    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_17__0_n_0
    SLICE_X113Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.325 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_12__0/CO[3]
                         net (fo=1, routed)           0.000    11.325    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_12__0_n_0
    SLICE_X113Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.378 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    11.378    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_7__0_n_0
    SLICE_X113Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.431 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    11.431    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0_n_0
    SLICE_X113Y123       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.508 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_2__1/CO[1]
                         net (fo=2, routed)           0.620    12.127    ahir_inst/convTranspose_instance/data_path.StoreGroup1.StoreComplete/odemux/CO[0]
    SLICE_X105Y112       LUT6 (Prop_lut6_I0_O)        0.122    12.249 r  ahir_inst/convTranspose_instance/data_path.StoreGroup1.StoreComplete/odemux/noBypass.ack1_i_1__0/O
                         net (fo=1, routed)           0.000    12.249    ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/CapEqOne.non_zero_reg
    SLICE_X105Y112       FDRE                                         r  ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AD12                                              0.000    16.667 r  clk_p (IN)
                         net (fo=0)                   0.000    16.667    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    17.402 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    18.403    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    11.142 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.145    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.228 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        1.277    14.505    ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/clk_out1
    SLICE_X105Y112       FDRE                                         r  ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg/C
                         clock pessimism             -0.381    14.124    
                         clock uncertainty           -0.114    14.010    
    SLICE_X105Y112       FDRE (Setup_fdre_C_D)        0.034    14.044    ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                         -12.249    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 ahir_inst/convTranspose_instance/x__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.698ns  (logic 10.358ns (70.473%)  route 4.340ns (29.527%))
  Logic Levels:           21  (CARRY4=12 DSP48E1=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.162ns = ( 14.505 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     1.930    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.128 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -4.000    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.907 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        1.459    -2.449    ahir_inst/convTranspose_instance/clk_out1
    DSP48_X4Y50          DSP48E1                                      r  ahir_inst/convTranspose_instance/x__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y50          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      2.860     0.411 r  ahir_inst/convTranspose_instance/x__5/P[13]
                         net (fo=1, routed)           0.573     0.985    ahir_inst/convTranspose_instance/x__5_n_92
    DSP48_X4Y48          DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      2.737     3.722 r  ahir_inst/convTranspose_instance/x__7/P[16]
                         net (fo=1, routed)           0.595     4.316    ahir_inst/convTranspose_instance/x__7_n_89
    SLICE_X118Y119       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     4.605 r  ahir_inst/convTranspose_instance/x__8_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.605    ahir_inst/convTranspose_instance/x__8_i_4_n_0
    SLICE_X118Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.659 r  ahir_inst/convTranspose_instance/x__8_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.659    ahir_inst/convTranspose_instance/x__8_i_3_n_0
    SLICE_X118Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.713 r  ahir_inst/convTranspose_instance/x__8_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.713    ahir_inst/convTranspose_instance/x__8_i_2_n_0
    SLICE_X118Y122       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     4.825 f  ahir_inst/convTranspose_instance/x__8_i_1/O[2]
                         net (fo=1, routed)           0.472     5.297    ahir_inst/convTranspose_instance/x__8_i_1_n_5
    DSP48_X4Y47          DSP48E1 (Prop_dsp48e1_A[13]_P[4])
                                                      2.821     8.118 r  ahir_inst/convTranspose_instance/x__8/P[4]
                         net (fo=1, routed)           0.446     8.564    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__8[4]
    SLICE_X118Y116       LUT2 (Prop_lut2_I1_O)        0.043     8.607 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[24]_i_9__1/O
                         net (fo=1, routed)           0.000     8.607    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[24]_i_9__1_n_0
    SLICE_X118Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.863 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.863    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]_i_2__1_n_0
    SLICE_X118Y117       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.028 f  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[28]_i_2__1/O[1]
                         net (fo=3, routed)           0.283     9.311    ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/x__9_0[1]
    SLICE_X120Y116       LUT6 (Prop_lut6_I1_O)        0.125     9.436 f  ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_7__0/O
                         net (fo=1, routed)           0.281     9.717    ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_7__0_n_0
    SLICE_X117Y116       LUT6 (Prop_lut6_I0_O)        0.043     9.760 f  ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_5__0/O
                         net (fo=1, routed)           0.232     9.992    ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_5__0_n_0
    SLICE_X117Y116       LUT6 (Prop_lut6_I5_O)        0.043    10.035 r  ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_2__0/O
                         net (fo=24, routed)          0.395    10.430    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__9
    SLICE_X113Y113       LUT5 (Prop_lut5_I3_O)        0.043    10.473 f  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_56__0/O
                         net (fo=1, routed)           0.444    10.917    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_56__0_n_0
    SLICE_X113Y118       LUT5 (Prop_lut5_I4_O)        0.043    10.960 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_35__0/O
                         net (fo=1, routed)           0.000    10.960    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_35__0_n_0
    SLICE_X113Y118       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.219 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    11.219    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_22__0_n_0
    SLICE_X113Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.272 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    11.272    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_17__0_n_0
    SLICE_X113Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.325 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_12__0/CO[3]
                         net (fo=1, routed)           0.000    11.325    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_12__0_n_0
    SLICE_X113Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.378 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    11.378    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_7__0_n_0
    SLICE_X113Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.431 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    11.431    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0_n_0
    SLICE_X113Y123       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.508 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_2__1/CO[1]
                         net (fo=2, routed)           0.620    12.127    ahir_inst/convTranspose_instance/data_path.StoreGroup1.StoreComplete/odemux/CO[0]
    SLICE_X105Y112       LUT6 (Prop_lut6_I0_O)        0.122    12.249 r  ahir_inst/convTranspose_instance/data_path.StoreGroup1.StoreComplete/odemux/noBypass.ack1_i_1__0/O
                         net (fo=1, routed)           0.000    12.249    ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/CapEqOne.non_zero_reg
    SLICE_X105Y112       FDRE                                         r  ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AD12                                              0.000    16.667 r  clk_p (IN)
                         net (fo=0)                   0.000    16.667    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    17.402 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    18.403    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    11.142 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.145    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.228 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        1.277    14.505    ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/clk_out1
    SLICE_X105Y112       FDRE                                         r  ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg/C
                         clock pessimism             -0.381    14.124    
                         clock uncertainty           -0.114    14.010    
    SLICE_X105Y112       FDRE (Setup_fdre_C_D)        0.034    14.044    ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                         -12.249    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 ahir_inst/convTranspose_instance/x__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.698ns  (logic 10.358ns (70.473%)  route 4.340ns (29.527%))
  Logic Levels:           21  (CARRY4=12 DSP48E1=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.162ns = ( 14.505 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     1.930    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.128 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -4.000    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.907 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        1.459    -2.449    ahir_inst/convTranspose_instance/clk_out1
    DSP48_X4Y50          DSP48E1                                      r  ahir_inst/convTranspose_instance/x__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y50          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      2.860     0.411 f  ahir_inst/convTranspose_instance/x__5/P[13]
                         net (fo=1, routed)           0.573     0.985    ahir_inst/convTranspose_instance/x__5_n_92
    DSP48_X4Y48          DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      2.737     3.722 r  ahir_inst/convTranspose_instance/x__7/P[16]
                         net (fo=1, routed)           0.595     4.316    ahir_inst/convTranspose_instance/x__7_n_89
    SLICE_X118Y119       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     4.605 r  ahir_inst/convTranspose_instance/x__8_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.605    ahir_inst/convTranspose_instance/x__8_i_4_n_0
    SLICE_X118Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.659 r  ahir_inst/convTranspose_instance/x__8_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.659    ahir_inst/convTranspose_instance/x__8_i_3_n_0
    SLICE_X118Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.713 r  ahir_inst/convTranspose_instance/x__8_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.713    ahir_inst/convTranspose_instance/x__8_i_2_n_0
    SLICE_X118Y122       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     4.825 f  ahir_inst/convTranspose_instance/x__8_i_1/O[2]
                         net (fo=1, routed)           0.472     5.297    ahir_inst/convTranspose_instance/x__8_i_1_n_5
    DSP48_X4Y47          DSP48E1 (Prop_dsp48e1_A[13]_P[4])
                                                      2.821     8.118 r  ahir_inst/convTranspose_instance/x__8/P[4]
                         net (fo=1, routed)           0.446     8.564    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__8[4]
    SLICE_X118Y116       LUT2 (Prop_lut2_I1_O)        0.043     8.607 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[24]_i_9__1/O
                         net (fo=1, routed)           0.000     8.607    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[24]_i_9__1_n_0
    SLICE_X118Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.863 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.863    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]_i_2__1_n_0
    SLICE_X118Y117       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.028 f  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[28]_i_2__1/O[1]
                         net (fo=3, routed)           0.283     9.311    ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/x__9_0[1]
    SLICE_X120Y116       LUT6 (Prop_lut6_I1_O)        0.125     9.436 f  ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_7__0/O
                         net (fo=1, routed)           0.281     9.717    ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_7__0_n_0
    SLICE_X117Y116       LUT6 (Prop_lut6_I0_O)        0.043     9.760 f  ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_5__0/O
                         net (fo=1, routed)           0.232     9.992    ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_5__0_n_0
    SLICE_X117Y116       LUT6 (Prop_lut6_I5_O)        0.043    10.035 r  ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_2__0/O
                         net (fo=24, routed)          0.395    10.430    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__9
    SLICE_X113Y113       LUT5 (Prop_lut5_I3_O)        0.043    10.473 f  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_56__0/O
                         net (fo=1, routed)           0.444    10.917    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_56__0_n_0
    SLICE_X113Y118       LUT5 (Prop_lut5_I4_O)        0.043    10.960 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_35__0/O
                         net (fo=1, routed)           0.000    10.960    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_35__0_n_0
    SLICE_X113Y118       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.219 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    11.219    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_22__0_n_0
    SLICE_X113Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.272 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    11.272    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_17__0_n_0
    SLICE_X113Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.325 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_12__0/CO[3]
                         net (fo=1, routed)           0.000    11.325    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_12__0_n_0
    SLICE_X113Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.378 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    11.378    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_7__0_n_0
    SLICE_X113Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.431 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    11.431    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0_n_0
    SLICE_X113Y123       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.508 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_2__1/CO[1]
                         net (fo=2, routed)           0.620    12.127    ahir_inst/convTranspose_instance/data_path.StoreGroup1.StoreComplete/odemux/CO[0]
    SLICE_X105Y112       LUT6 (Prop_lut6_I0_O)        0.122    12.249 r  ahir_inst/convTranspose_instance/data_path.StoreGroup1.StoreComplete/odemux/noBypass.ack1_i_1__0/O
                         net (fo=1, routed)           0.000    12.249    ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/CapEqOne.non_zero_reg
    SLICE_X105Y112       FDRE                                         r  ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AD12                                              0.000    16.667 r  clk_p (IN)
                         net (fo=0)                   0.000    16.667    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    17.402 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    18.403    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    11.142 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.145    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.228 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        1.277    14.505    ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/clk_out1
    SLICE_X105Y112       FDRE                                         r  ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg/C
                         clock pessimism             -0.381    14.124    
                         clock uncertainty           -0.114    14.010    
    SLICE_X105Y112       FDRE (Setup_fdre_C_D)        0.034    14.044    ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                         -12.249    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 ahir_inst/convTranspose_instance/x__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.698ns  (logic 10.358ns (70.473%)  route 4.340ns (29.527%))
  Logic Levels:           21  (CARRY4=12 DSP48E1=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.162ns = ( 14.505 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     1.930    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.128 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -4.000    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.907 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        1.459    -2.449    ahir_inst/convTranspose_instance/clk_out1
    DSP48_X4Y50          DSP48E1                                      r  ahir_inst/convTranspose_instance/x__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y50          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      2.860     0.411 r  ahir_inst/convTranspose_instance/x__5/P[13]
                         net (fo=1, routed)           0.573     0.985    ahir_inst/convTranspose_instance/x__5_n_92
    DSP48_X4Y48          DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      2.737     3.722 r  ahir_inst/convTranspose_instance/x__7/P[16]
                         net (fo=1, routed)           0.595     4.316    ahir_inst/convTranspose_instance/x__7_n_89
    SLICE_X118Y119       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     4.605 r  ahir_inst/convTranspose_instance/x__8_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.605    ahir_inst/convTranspose_instance/x__8_i_4_n_0
    SLICE_X118Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.659 r  ahir_inst/convTranspose_instance/x__8_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.659    ahir_inst/convTranspose_instance/x__8_i_3_n_0
    SLICE_X118Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.713 f  ahir_inst/convTranspose_instance/x__8_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.713    ahir_inst/convTranspose_instance/x__8_i_2_n_0
    SLICE_X118Y122       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     4.825 f  ahir_inst/convTranspose_instance/x__8_i_1/O[2]
                         net (fo=1, routed)           0.472     5.297    ahir_inst/convTranspose_instance/x__8_i_1_n_5
    DSP48_X4Y47          DSP48E1 (Prop_dsp48e1_A[13]_P[4])
                                                      2.821     8.118 r  ahir_inst/convTranspose_instance/x__8/P[4]
                         net (fo=1, routed)           0.446     8.564    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__8[4]
    SLICE_X118Y116       LUT2 (Prop_lut2_I1_O)        0.043     8.607 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[24]_i_9__1/O
                         net (fo=1, routed)           0.000     8.607    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[24]_i_9__1_n_0
    SLICE_X118Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.863 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.863    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]_i_2__1_n_0
    SLICE_X118Y117       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.028 f  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[28]_i_2__1/O[1]
                         net (fo=3, routed)           0.283     9.311    ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/x__9_0[1]
    SLICE_X120Y116       LUT6 (Prop_lut6_I1_O)        0.125     9.436 f  ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_7__0/O
                         net (fo=1, routed)           0.281     9.717    ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_7__0_n_0
    SLICE_X117Y116       LUT6 (Prop_lut6_I0_O)        0.043     9.760 f  ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_5__0/O
                         net (fo=1, routed)           0.232     9.992    ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_5__0_n_0
    SLICE_X117Y116       LUT6 (Prop_lut6_I5_O)        0.043    10.035 r  ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_2__0/O
                         net (fo=24, routed)          0.395    10.430    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__9
    SLICE_X113Y113       LUT5 (Prop_lut5_I3_O)        0.043    10.473 f  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_56__0/O
                         net (fo=1, routed)           0.444    10.917    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_56__0_n_0
    SLICE_X113Y118       LUT5 (Prop_lut5_I4_O)        0.043    10.960 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_35__0/O
                         net (fo=1, routed)           0.000    10.960    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_35__0_n_0
    SLICE_X113Y118       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.219 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    11.219    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_22__0_n_0
    SLICE_X113Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.272 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    11.272    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_17__0_n_0
    SLICE_X113Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.325 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_12__0/CO[3]
                         net (fo=1, routed)           0.000    11.325    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_12__0_n_0
    SLICE_X113Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.378 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    11.378    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_7__0_n_0
    SLICE_X113Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.431 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    11.431    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0_n_0
    SLICE_X113Y123       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.508 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_2__1/CO[1]
                         net (fo=2, routed)           0.620    12.127    ahir_inst/convTranspose_instance/data_path.StoreGroup1.StoreComplete/odemux/CO[0]
    SLICE_X105Y112       LUT6 (Prop_lut6_I0_O)        0.122    12.249 r  ahir_inst/convTranspose_instance/data_path.StoreGroup1.StoreComplete/odemux/noBypass.ack1_i_1__0/O
                         net (fo=1, routed)           0.000    12.249    ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/CapEqOne.non_zero_reg
    SLICE_X105Y112       FDRE                                         r  ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AD12                                              0.000    16.667 r  clk_p (IN)
                         net (fo=0)                   0.000    16.667    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    17.402 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    18.403    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    11.142 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.145    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.228 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        1.277    14.505    ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/clk_out1
    SLICE_X105Y112       FDRE                                         r  ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg/C
                         clock pessimism             -0.381    14.124    
                         clock uncertainty           -0.114    14.010    
    SLICE_X105Y112       FDRE (Setup_fdre_C_D)        0.034    14.044    ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                         -12.249    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 ahir_inst/convTranspose_instance/x__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.698ns  (logic 10.358ns (70.473%)  route 4.340ns (29.527%))
  Logic Levels:           21  (CARRY4=12 DSP48E1=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.162ns = ( 14.505 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     1.930    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.128 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -4.000    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.907 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        1.459    -2.449    ahir_inst/convTranspose_instance/clk_out1
    DSP48_X4Y50          DSP48E1                                      r  ahir_inst/convTranspose_instance/x__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y50          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      2.860     0.411 f  ahir_inst/convTranspose_instance/x__5/P[13]
                         net (fo=1, routed)           0.573     0.985    ahir_inst/convTranspose_instance/x__5_n_92
    DSP48_X4Y48          DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      2.737     3.722 r  ahir_inst/convTranspose_instance/x__7/P[16]
                         net (fo=1, routed)           0.595     4.316    ahir_inst/convTranspose_instance/x__7_n_89
    SLICE_X118Y119       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     4.605 r  ahir_inst/convTranspose_instance/x__8_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.605    ahir_inst/convTranspose_instance/x__8_i_4_n_0
    SLICE_X118Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.659 r  ahir_inst/convTranspose_instance/x__8_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.659    ahir_inst/convTranspose_instance/x__8_i_3_n_0
    SLICE_X118Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.713 f  ahir_inst/convTranspose_instance/x__8_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.713    ahir_inst/convTranspose_instance/x__8_i_2_n_0
    SLICE_X118Y122       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     4.825 f  ahir_inst/convTranspose_instance/x__8_i_1/O[2]
                         net (fo=1, routed)           0.472     5.297    ahir_inst/convTranspose_instance/x__8_i_1_n_5
    DSP48_X4Y47          DSP48E1 (Prop_dsp48e1_A[13]_P[4])
                                                      2.821     8.118 r  ahir_inst/convTranspose_instance/x__8/P[4]
                         net (fo=1, routed)           0.446     8.564    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__8[4]
    SLICE_X118Y116       LUT2 (Prop_lut2_I1_O)        0.043     8.607 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[24]_i_9__1/O
                         net (fo=1, routed)           0.000     8.607    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[24]_i_9__1_n_0
    SLICE_X118Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.863 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.863    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]_i_2__1_n_0
    SLICE_X118Y117       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.028 f  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[28]_i_2__1/O[1]
                         net (fo=3, routed)           0.283     9.311    ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/x__9_0[1]
    SLICE_X120Y116       LUT6 (Prop_lut6_I1_O)        0.125     9.436 f  ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_7__0/O
                         net (fo=1, routed)           0.281     9.717    ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_7__0_n_0
    SLICE_X117Y116       LUT6 (Prop_lut6_I0_O)        0.043     9.760 f  ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_5__0/O
                         net (fo=1, routed)           0.232     9.992    ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_5__0_n_0
    SLICE_X117Y116       LUT6 (Prop_lut6_I5_O)        0.043    10.035 r  ahir_inst/convTranspose_instance/data_path.if_stmt_437_branch.branch_instance/noBypass.ack1_i_2__0/O
                         net (fo=24, routed)          0.395    10.430    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/x__9
    SLICE_X113Y113       LUT5 (Prop_lut5_I3_O)        0.043    10.473 f  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_56__0/O
                         net (fo=1, routed)           0.444    10.917    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_56__0_n_0
    SLICE_X113Y118       LUT5 (Prop_lut5_I4_O)        0.043    10.960 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_35__0/O
                         net (fo=1, routed)           0.000    10.960    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_i_35__0_n_0
    SLICE_X113Y118       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.219 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    11.219    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_22__0_n_0
    SLICE_X113Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.272 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    11.272    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_17__0_n_0
    SLICE_X113Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.325 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_12__0/CO[3]
                         net (fo=1, routed)           0.000    11.325    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_12__0_n_0
    SLICE_X113Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.378 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    11.378    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_7__0_n_0
    SLICE_X113Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.431 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    11.431    ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_4__0_n_0
    SLICE_X113Y123       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.508 r  ahir_inst/convTranspose_instance/data_path.type_cast_665_inst_block.type_cast_665_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack1_reg_i_2__1/CO[1]
                         net (fo=2, routed)           0.620    12.127    ahir_inst/convTranspose_instance/data_path.StoreGroup1.StoreComplete/odemux/CO[0]
    SLICE_X105Y112       LUT6 (Prop_lut6_I0_O)        0.122    12.249 r  ahir_inst/convTranspose_instance/data_path.StoreGroup1.StoreComplete/odemux/noBypass.ack1_i_1__0/O
                         net (fo=1, routed)           0.000    12.249    ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/CapEqOne.non_zero_reg
    SLICE_X105Y112       FDRE                                         r  ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AD12                                              0.000    16.667 r  clk_p (IN)
                         net (fo=0)                   0.000    16.667    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    17.402 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    18.403    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    11.142 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    13.145    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.228 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        1.277    14.505    ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/clk_out1
    SLICE_X105Y112       FDRE                                         r  ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg/C
                         clock pessimism             -0.381    14.124    
                         clock uncertainty           -0.114    14.010    
    SLICE_X105Y112       FDRE (Setup_fdre_C_D)        0.034    14.044    ahir_inst/convTranspose_instance/data_path.if_stmt_845_branch.branch_instance/noBypass.ack1_reg
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                         -12.249    
  -------------------------------------------------------------------
                         slack                                  1.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ahir_inst/convTransposeD_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/convTransposeD_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.733%)  route 0.108ns (54.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.653ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    -0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.038 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.080    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.054 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        0.647    -0.407    ahir_inst/convTransposeD_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X63Y98         FDRE                                         r  ahir_inst/convTransposeD_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.091    -0.316 r  ahir_inst/convTransposeD_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[57]/Q
                         net (fo=2, routed)           0.108    -0.208    ahir_inst/convTransposeD_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/D[75]
    SLICE_X62Y100        FDRE                                         r  ahir_inst/convTransposeD_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.000    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.524 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.497    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.467 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        0.814    -0.653    ahir_inst/convTransposeD_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X62Y100        FDRE                                         r  ahir_inst/convTransposeD_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][76]/C
                         clock pessimism              0.386    -0.268    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.004    -0.264    ahir_inst/convTransposeD_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][76]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ahir_inst/convTransposeD_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/convTransposeD_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.733%)  route 0.108ns (54.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.653ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    -0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.038 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.080    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.054 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        0.647    -0.407    ahir_inst/convTransposeD_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X63Y98         FDRE                                         r  ahir_inst/convTransposeD_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.091    -0.316 f  ahir_inst/convTransposeD_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[57]/Q
                         net (fo=2, routed)           0.108    -0.208    ahir_inst/convTransposeD_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/D[75]
    SLICE_X62Y100        FDRE                                         f  ahir_inst/convTransposeD_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.000    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.524 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.497    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.467 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        0.814    -0.653    ahir_inst/convTransposeD_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X62Y100        FDRE                                         r  ahir_inst/convTransposeD_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][76]/C
                         clock pessimism              0.386    -0.268    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.004    -0.264    ahir_inst/convTransposeD_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][76]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ahir_inst/convTransposeB_instance/data_path.ApIntAdd_group_29.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/convTransposeB_instance/data_path.addr_of_2079_final_reg_block.addr_of_2079_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.397%)  route 0.154ns (60.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    -0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.038 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.080    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.054 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        0.644    -0.410    ahir_inst/convTransposeB_instance/data_path.ApIntAdd_group_29.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X75Y99         FDRE                                         r  ahir_inst/convTransposeB_instance/data_path.ApIntAdd_group_29.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.100    -0.310 r  ahir_inst/convTransposeB_instance/data_path.ApIntAdd_group_29.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]/Q
                         net (fo=1, routed)           0.154    -0.156    ahir_inst/convTransposeB_instance/data_path.addr_of_2079_final_reg_block.addr_of_2079_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[5]
    SLICE_X74Y100        FDRE                                         r  ahir_inst/convTransposeB_instance/data_path.addr_of_2079_final_reg_block.addr_of_2079_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.000    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.524 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.497    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.467 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        0.812    -0.655    ahir_inst/convTransposeB_instance/data_path.addr_of_2079_final_reg_block.addr_of_2079_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X74Y100        FDRE                                         r  ahir_inst/convTransposeB_instance/data_path.addr_of_2079_final_reg_block.addr_of_2079_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]/C
                         clock pessimism              0.386    -0.270    
    SLICE_X74Y100        FDRE (Hold_fdre_C_D)         0.038    -0.232    ahir_inst/convTransposeB_instance/data_path.addr_of_2079_final_reg_block.addr_of_2079_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ahir_inst/convTransposeB_instance/data_path.ApIntAdd_group_29.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/convTransposeB_instance/data_path.addr_of_2079_final_reg_block.addr_of_2079_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.397%)  route 0.154ns (60.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    -0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.038 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.080    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.054 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        0.644    -0.410    ahir_inst/convTransposeB_instance/data_path.ApIntAdd_group_29.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X75Y99         FDRE                                         r  ahir_inst/convTransposeB_instance/data_path.ApIntAdd_group_29.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.100    -0.310 f  ahir_inst/convTransposeB_instance/data_path.ApIntAdd_group_29.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]/Q
                         net (fo=1, routed)           0.154    -0.156    ahir_inst/convTransposeB_instance/data_path.addr_of_2079_final_reg_block.addr_of_2079_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[5]
    SLICE_X74Y100        FDRE                                         f  ahir_inst/convTransposeB_instance/data_path.addr_of_2079_final_reg_block.addr_of_2079_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.000    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.524 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.497    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.467 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        0.812    -0.655    ahir_inst/convTransposeB_instance/data_path.addr_of_2079_final_reg_block.addr_of_2079_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X74Y100        FDRE                                         r  ahir_inst/convTransposeB_instance/data_path.addr_of_2079_final_reg_block.addr_of_2079_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]/C
                         clock pessimism              0.386    -0.270    
    SLICE_X74Y100        FDRE (Hold_fdre_C_D)         0.038    -0.232    ahir_inst/convTransposeB_instance/data_path.addr_of_2079_final_reg_block.addr_of_2079_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ahir_inst/convTranspose_instance/data_path.type_cast_929_inst_block.type_cast_929_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/convTranspose_instance/data_path.ApIntAdd_group_110.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.285%)  route 0.139ns (48.715%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.038 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.080    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.054 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        0.657    -0.397    ahir_inst/convTranspose_instance/data_path.type_cast_929_inst_block.type_cast_929_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X102Y99        FDRE                                         r  ahir_inst/convTranspose_instance/data_path.type_cast_929_inst_block.type_cast_929_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y99        FDRE (Prop_fdre_C_Q)         0.118    -0.279 r  ahir_inst/convTranspose_instance/data_path.type_cast_929_inst_block.type_cast_929_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]/Q
                         net (fo=2, routed)           0.139    -0.140    ahir_inst/convTranspose_instance/data_path.phi_stmt_926.phi/Q[1]
    SLICE_X100Y100       LUT2 (Prop_lut2_I1_O)        0.028    -0.112 r  ahir_inst/convTranspose_instance/data_path.phi_stmt_926.phi/noBypass.read_data[1]_i_1__17/O
                         net (fo=1, routed)           0.000    -0.112    ahir_inst/convTranspose_instance/data_path.ApIntAdd_group_110.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[1]
    SLICE_X100Y100       FDRE                                         r  ahir_inst/convTranspose_instance/data_path.ApIntAdd_group_110.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.000    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.524 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.497    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.467 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        0.825    -0.642    ahir_inst/convTranspose_instance/data_path.ApIntAdd_group_110.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X100Y100       FDRE                                         r  ahir_inst/convTranspose_instance/data_path.ApIntAdd_group_110.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]/C
                         clock pessimism              0.386    -0.257    
    SLICE_X100Y100       FDRE (Hold_fdre_C_D)         0.060    -0.197    ahir_inst/convTranspose_instance/data_path.ApIntAdd_group_110.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ahir_inst/convTranspose_instance/data_path.type_cast_929_inst_block.type_cast_929_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/convTranspose_instance/data_path.ApIntAdd_group_110.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.285%)  route 0.139ns (48.715%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.038 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.080    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.054 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        0.657    -0.397    ahir_inst/convTranspose_instance/data_path.type_cast_929_inst_block.type_cast_929_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X102Y99        FDRE                                         r  ahir_inst/convTranspose_instance/data_path.type_cast_929_inst_block.type_cast_929_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y99        FDRE (Prop_fdre_C_Q)         0.118    -0.279 f  ahir_inst/convTranspose_instance/data_path.type_cast_929_inst_block.type_cast_929_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]/Q
                         net (fo=2, routed)           0.139    -0.140    ahir_inst/convTranspose_instance/data_path.phi_stmt_926.phi/Q[1]
    SLICE_X100Y100       LUT2 (Prop_lut2_I1_O)        0.028    -0.112 f  ahir_inst/convTranspose_instance/data_path.phi_stmt_926.phi/noBypass.read_data[1]_i_1__17/O
                         net (fo=1, routed)           0.000    -0.112    ahir_inst/convTranspose_instance/data_path.ApIntAdd_group_110.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[1]
    SLICE_X100Y100       FDRE                                         f  ahir_inst/convTranspose_instance/data_path.ApIntAdd_group_110.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.000    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.524 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.497    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.467 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        0.825    -0.642    ahir_inst/convTranspose_instance/data_path.ApIntAdd_group_110.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X100Y100       FDRE                                         r  ahir_inst/convTranspose_instance/data_path.ApIntAdd_group_110.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]/C
                         clock pessimism              0.386    -0.257    
    SLICE_X100Y100       FDRE (Hold_fdre_C_D)         0.060    -0.197    ahir_inst/convTranspose_instance/data_path.ApIntAdd_group_110.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ahir_inst/convTranspose_instance/data_path.type_cast_359_inst_block.type_cast_359_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/convTranspose_instance/x__2/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.598%)  route 0.146ns (59.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.584ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.038 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.080    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.054 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        0.609    -0.445    ahir_inst/convTranspose_instance/data_path.type_cast_359_inst_block.type_cast_359_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X109Y106       FDRE                                         r  ahir_inst/convTranspose_instance/data_path.type_cast_359_inst_block.type_cast_359_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.100    -0.345 r  ahir_inst/convTranspose_instance/data_path.type_cast_359_inst_block.type_cast_359_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]/Q
                         net (fo=1, routed)           0.146    -0.198    ahir_inst/convTranspose_instance/conv116_360[1]
    DSP48_X3Y43          DSP48E1                                      r  ahir_inst/convTranspose_instance/x__2/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.000    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.524 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.497    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.467 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        0.884    -0.584    ahir_inst/convTranspose_instance/clk_out1
    DSP48_X3Y43          DSP48E1                                      r  ahir_inst/convTranspose_instance/x__2/CLK
                         clock pessimism              0.226    -0.358    
    DSP48_X3Y43          DSP48E1 (Hold_dsp48e1_CLK_B[1])
                                                      0.070    -0.288    ahir_inst/convTranspose_instance/x__2
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ahir_inst/convTranspose_instance/data_path.type_cast_359_inst_block.type_cast_359_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/convTranspose_instance/x__2/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.598%)  route 0.146ns (59.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.584ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.038 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.080    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.054 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        0.609    -0.445    ahir_inst/convTranspose_instance/data_path.type_cast_359_inst_block.type_cast_359_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X109Y106       FDRE                                         r  ahir_inst/convTranspose_instance/data_path.type_cast_359_inst_block.type_cast_359_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.100    -0.345 f  ahir_inst/convTranspose_instance/data_path.type_cast_359_inst_block.type_cast_359_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]/Q
                         net (fo=1, routed)           0.146    -0.198    ahir_inst/convTranspose_instance/conv116_360[1]
    DSP48_X3Y43          DSP48E1                                      f  ahir_inst/convTranspose_instance/x__2/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.000    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.524 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.497    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.467 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        0.884    -0.584    ahir_inst/convTranspose_instance/clk_out1
    DSP48_X3Y43          DSP48E1                                      r  ahir_inst/convTranspose_instance/x__2/CLK
                         clock pessimism              0.226    -0.358    
    DSP48_X3Y43          DSP48E1 (Hold_dsp48e1_CLK_B[1])
                                                      0.070    -0.288    ahir_inst/convTranspose_instance/x__2
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ahir_inst/convTranspose_instance/data_path.type_cast_359_inst_block.type_cast_359_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/convTranspose_instance/x__2/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.598%)  route 0.146ns (59.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.584ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.038 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.080    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.054 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        0.609    -0.445    ahir_inst/convTranspose_instance/data_path.type_cast_359_inst_block.type_cast_359_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X109Y106       FDRE                                         r  ahir_inst/convTranspose_instance/data_path.type_cast_359_inst_block.type_cast_359_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.100    -0.345 r  ahir_inst/convTranspose_instance/data_path.type_cast_359_inst_block.type_cast_359_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/Q
                         net (fo=1, routed)           0.146    -0.198    ahir_inst/convTranspose_instance/conv116_360[2]
    DSP48_X3Y43          DSP48E1                                      r  ahir_inst/convTranspose_instance/x__2/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.000    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.524 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.497    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.467 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        0.884    -0.584    ahir_inst/convTranspose_instance/clk_out1
    DSP48_X3Y43          DSP48E1                                      r  ahir_inst/convTranspose_instance/x__2/CLK
                         clock pessimism              0.226    -0.358    
    DSP48_X3Y43          DSP48E1 (Hold_dsp48e1_CLK_B[2])
                                                      0.070    -0.288    ahir_inst/convTranspose_instance/x__2
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ahir_inst/convTranspose_instance/data_path.type_cast_359_inst_block.type_cast_359_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/convTranspose_instance/x__2/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.598%)  route 0.146ns (59.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.584ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.038 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.080    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.054 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        0.609    -0.445    ahir_inst/convTranspose_instance/data_path.type_cast_359_inst_block.type_cast_359_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X109Y106       FDRE                                         r  ahir_inst/convTranspose_instance/data_path.type_cast_359_inst_block.type_cast_359_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.100    -0.345 f  ahir_inst/convTranspose_instance/data_path.type_cast_359_inst_block.type_cast_359_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/Q
                         net (fo=1, routed)           0.146    -0.198    ahir_inst/convTranspose_instance/conv116_360[2]
    DSP48_X3Y43          DSP48E1                                      f  ahir_inst/convTranspose_instance/x__2/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.000    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.524 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.497    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.467 r  clocking/inst/clkout1_buf/O
                         net (fo=7184, routed)        0.884    -0.584    ahir_inst/convTranspose_instance/clk_out1
    DSP48_X3Y43          DSP48E1                                      r  ahir_inst/convTranspose_instance/x__2/CLK
                         clock pessimism              0.226    -0.358    
    DSP48_X3Y43          DSP48E1 (Hold_dsp48e1_CLK_B[2])
                                                      0.070    -0.288    ahir_inst/convTranspose_instance/x__2
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { clocking/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         16.667      14.828     RAMB36_X5Y15    ahir_inst/MemorySpace_memory_space_2/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_6/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       16.667      143.333    PLLE2_ADV_X1Y1  clocking/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         8.333       7.691      SLICE_X130Y128  reset2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         8.333       7.691      SLICE_X130Y128  reset2_reg_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clocking/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.409         25.000      23.592     BUFGCTRL_X0Y1   clocking/inst/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y1  clocking/inst/plle2_adv_inst/CLKFBIN



