
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000084c  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000a10  08000a18  00010a18  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000a10  08000a10  00010a18  2**0
                  CONTENTS
  4 .ARM          00000000  08000a10  08000a10  00010a18  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000a10  08000a18  00010a18  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000a10  08000a10  00010a10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000a14  08000a14  00010a14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010a18  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000a18  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000a18  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010a18  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000950  00000000  00000000  00010a48  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000240  00000000  00000000  00011398  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000000c8  00000000  00000000  000115d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000000a0  00000000  00000000  000116a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00001569  00000000  00000000  00011740  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00000b5e  00000000  00000000  00012ca9  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00005dc3  00000000  00000000  00013807  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000195ca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000268  00000000  00000000  00019648  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	080009f8 	.word	0x080009f8

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	080009f8 	.word	0x080009f8

08000204 <delay>:
 *      Author: Andre Moura
 */

#include "stm32f446xx.h"

void delay(void){
 8000204:	b480      	push	{r7}
 8000206:	b083      	sub	sp, #12
 8000208:	af00      	add	r7, sp, #0

	for (uint32_t i = 0; i < 500000; i++);
 800020a:	2300      	movs	r3, #0
 800020c:	607b      	str	r3, [r7, #4]
 800020e:	e002      	b.n	8000216 <delay+0x12>
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	3301      	adds	r3, #1
 8000214:	607b      	str	r3, [r7, #4]
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	4a04      	ldr	r2, [pc, #16]	; (800022c <delay+0x28>)
 800021a:	4293      	cmp	r3, r2
 800021c:	d9f8      	bls.n	8000210 <delay+0xc>
}
 800021e:	bf00      	nop
 8000220:	370c      	adds	r7, #12
 8000222:	46bd      	mov	sp, r7
 8000224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000228:	4770      	bx	lr
 800022a:	bf00      	nop
 800022c:	0007a11f 	.word	0x0007a11f

08000230 <main>:

int main(void)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	b086      	sub	sp, #24
 8000234:	af00      	add	r7, sp, #0

	// 1. Set the PC 0 configurations

	GPIO_Handle_t GpioLed;

	GpioLed.pGPIOx = GPIOC;
 8000236:	4b15      	ldr	r3, [pc, #84]	; (800028c <main+0x5c>)
 8000238:	60fb      	str	r3, [r7, #12]
	GpioLed.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_0;
 800023a:	2300      	movs	r3, #0
 800023c:	743b      	strb	r3, [r7, #16]
	GpioLed.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 800023e:	2301      	movs	r3, #1
 8000240:	747b      	strb	r3, [r7, #17]
	GpioLed.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000242:	2300      	movs	r3, #0
 8000244:	753b      	strb	r3, [r7, #20]
	GpioLed.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000246:	2302      	movs	r3, #2
 8000248:	74bb      	strb	r3, [r7, #18]
	GpioLed.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 800024a:	2300      	movs	r3, #0
 800024c:	74fb      	strb	r3, [r7, #19]

	GPIO_PeriClockControl(GPIOC, ENABLE);
 800024e:	2101      	movs	r1, #1
 8000250:	480e      	ldr	r0, [pc, #56]	; (800028c <main+0x5c>)
 8000252:	f000 f857 	bl	8000304 <GPIO_PeriClockControl>
	GPIO_Init(&GpioLed);
 8000256:	f107 030c 	add.w	r3, r7, #12
 800025a:	4618      	mov	r0, r3
 800025c:	f000 f920 	bl	80004a0 <GPIO_Init>

	// 2. Set the PC 1 configurations

	GPIO_Handle_t GpioButton;

	GpioButton.pGPIOx = GPIOC;
 8000260:	4b0a      	ldr	r3, [pc, #40]	; (800028c <main+0x5c>)
 8000262:	603b      	str	r3, [r7, #0]
	GpioButton.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_1;
 8000264:	2301      	movs	r3, #1
 8000266:	713b      	strb	r3, [r7, #4]
	GpioButton.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IT_FT;
 8000268:	2304      	movs	r3, #4
 800026a:	717b      	strb	r3, [r7, #5]
	GpioButton.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PU;
 800026c:	2301      	movs	r3, #1
 800026e:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(&GpioButton);
 8000270:	463b      	mov	r3, r7
 8000272:	4618      	mov	r0, r3
 8000274:	f000 f914 	bl	80004a0 <GPIO_Init>


	//3. IRQ configurations

	GPIO_IRQPriorityConfig(IRQ_NO_EXTI1, NVIC_IRQ_PRI15);	// Set the priority
 8000278:	210f      	movs	r1, #15
 800027a:	2007      	movs	r0, #7
 800027c:	f000 fb4a 	bl	8000914 <GPIO_IRQPriorityConfig>
	GPIO_IRQInterruptConfig(IRQ_NO_EXTI1, ENABLE);			// Enable the interruption
 8000280:	2101      	movs	r1, #1
 8000282:	2007      	movs	r0, #7
 8000284:	f000 fac0 	bl	8000808 <GPIO_IRQInterruptConfig>

	while(1);
 8000288:	e7fe      	b.n	8000288 <main+0x58>
 800028a:	bf00      	nop
 800028c:	40020800 	.word	0x40020800

08000290 <EXTI1_IRQHandler>:

}

void EXTI1_IRQHandler (void)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	af00      	add	r7, sp, #0
	delay();
 8000294:	f7ff ffb6 	bl	8000204 <delay>
	GPIO_IRQHandling(GPIO_PIN_NO_1);
 8000298:	2001      	movs	r0, #1
 800029a:	f000 fb69 	bl	8000970 <GPIO_IRQHandling>
	GPIO_ToggleOutputPin(GPIOC,GPIO_PIN_NO_0);
 800029e:	2100      	movs	r1, #0
 80002a0:	4802      	ldr	r0, [pc, #8]	; (80002ac <EXTI1_IRQHandler+0x1c>)
 80002a2:	f000 fa9b 	bl	80007dc <GPIO_ToggleOutputPin>


}
 80002a6:	bf00      	nop
 80002a8:	bd80      	pop	{r7, pc}
 80002aa:	bf00      	nop
 80002ac:	40020800 	.word	0x40020800

080002b0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002b0:	480d      	ldr	r0, [pc, #52]	; (80002e8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002b2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002b4:	480d      	ldr	r0, [pc, #52]	; (80002ec <LoopForever+0x6>)
  ldr r1, =_edata
 80002b6:	490e      	ldr	r1, [pc, #56]	; (80002f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002b8:	4a0e      	ldr	r2, [pc, #56]	; (80002f4 <LoopForever+0xe>)
  movs r3, #0
 80002ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002bc:	e002      	b.n	80002c4 <LoopCopyDataInit>

080002be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002c2:	3304      	adds	r3, #4

080002c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002c8:	d3f9      	bcc.n	80002be <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002ca:	4a0b      	ldr	r2, [pc, #44]	; (80002f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002cc:	4c0b      	ldr	r4, [pc, #44]	; (80002fc <LoopForever+0x16>)
  movs r3, #0
 80002ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002d0:	e001      	b.n	80002d6 <LoopFillZerobss>

080002d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002d4:	3204      	adds	r2, #4

080002d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002d8:	d3fb      	bcc.n	80002d2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80002da:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 80002de:	f000 fb67 	bl	80009b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002e2:	f7ff ffa5 	bl	8000230 <main>

080002e6 <LoopForever>:

LoopForever:
    b LoopForever
 80002e6:	e7fe      	b.n	80002e6 <LoopForever>
  ldr   r0, =_estack
 80002e8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002f0:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002f4:	08000a18 	.word	0x08000a18
  ldr r2, =_sbss
 80002f8:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002fc:	2000001c 	.word	0x2000001c

08000300 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000300:	e7fe      	b.n	8000300 <ADC_IRQHandler>
	...

08000304 <GPIO_PeriClockControl>:
 * @note			-
 *
 */

void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 8000304:	b480      	push	{r7}
 8000306:	b083      	sub	sp, #12
 8000308:	af00      	add	r7, sp, #0
 800030a:	6078      	str	r0, [r7, #4]
 800030c:	460b      	mov	r3, r1
 800030e:	70fb      	strb	r3, [r7, #3]
	if (EnorDi == ENABLE){
 8000310:	78fb      	ldrb	r3, [r7, #3]
 8000312:	2b01      	cmp	r3, #1
 8000314:	d157      	bne.n	80003c6 <GPIO_PeriClockControl+0xc2>
		if (pGPIOx == GPIOA)
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	4a59      	ldr	r2, [pc, #356]	; (8000480 <GPIO_PeriClockControl+0x17c>)
 800031a:	4293      	cmp	r3, r2
 800031c:	d106      	bne.n	800032c <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 800031e:	4b59      	ldr	r3, [pc, #356]	; (8000484 <GPIO_PeriClockControl+0x180>)
 8000320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000322:	4a58      	ldr	r2, [pc, #352]	; (8000484 <GPIO_PeriClockControl+0x180>)
 8000324:	f043 0301 	orr.w	r3, r3, #1
 8000328:	6313      	str	r3, [r2, #48]	; 0x30
		{
			GPIOH_PCLK_DI();
		}

	}
}
 800032a:	e0a3      	b.n	8000474 <GPIO_PeriClockControl+0x170>
		} else if (pGPIOx == GPIOB)
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	4a56      	ldr	r2, [pc, #344]	; (8000488 <GPIO_PeriClockControl+0x184>)
 8000330:	4293      	cmp	r3, r2
 8000332:	d106      	bne.n	8000342 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000334:	4b53      	ldr	r3, [pc, #332]	; (8000484 <GPIO_PeriClockControl+0x180>)
 8000336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000338:	4a52      	ldr	r2, [pc, #328]	; (8000484 <GPIO_PeriClockControl+0x180>)
 800033a:	f043 0302 	orr.w	r3, r3, #2
 800033e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000340:	e098      	b.n	8000474 <GPIO_PeriClockControl+0x170>
		} else if (pGPIOx == GPIOC)
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	4a51      	ldr	r2, [pc, #324]	; (800048c <GPIO_PeriClockControl+0x188>)
 8000346:	4293      	cmp	r3, r2
 8000348:	d106      	bne.n	8000358 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 800034a:	4b4e      	ldr	r3, [pc, #312]	; (8000484 <GPIO_PeriClockControl+0x180>)
 800034c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800034e:	4a4d      	ldr	r2, [pc, #308]	; (8000484 <GPIO_PeriClockControl+0x180>)
 8000350:	f043 0304 	orr.w	r3, r3, #4
 8000354:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000356:	e08d      	b.n	8000474 <GPIO_PeriClockControl+0x170>
		} else if (pGPIOx == GPIOD)
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	4a4d      	ldr	r2, [pc, #308]	; (8000490 <GPIO_PeriClockControl+0x18c>)
 800035c:	4293      	cmp	r3, r2
 800035e:	d106      	bne.n	800036e <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000360:	4b48      	ldr	r3, [pc, #288]	; (8000484 <GPIO_PeriClockControl+0x180>)
 8000362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000364:	4a47      	ldr	r2, [pc, #284]	; (8000484 <GPIO_PeriClockControl+0x180>)
 8000366:	f043 0308 	orr.w	r3, r3, #8
 800036a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800036c:	e082      	b.n	8000474 <GPIO_PeriClockControl+0x170>
		} else if (pGPIOx == GPIOE)
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	4a48      	ldr	r2, [pc, #288]	; (8000494 <GPIO_PeriClockControl+0x190>)
 8000372:	4293      	cmp	r3, r2
 8000374:	d106      	bne.n	8000384 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 8000376:	4b43      	ldr	r3, [pc, #268]	; (8000484 <GPIO_PeriClockControl+0x180>)
 8000378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800037a:	4a42      	ldr	r2, [pc, #264]	; (8000484 <GPIO_PeriClockControl+0x180>)
 800037c:	f043 0310 	orr.w	r3, r3, #16
 8000380:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000382:	e077      	b.n	8000474 <GPIO_PeriClockControl+0x170>
		} else if (pGPIOx == GPIOF)
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	4a44      	ldr	r2, [pc, #272]	; (8000498 <GPIO_PeriClockControl+0x194>)
 8000388:	4293      	cmp	r3, r2
 800038a:	d106      	bne.n	800039a <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 800038c:	4b3d      	ldr	r3, [pc, #244]	; (8000484 <GPIO_PeriClockControl+0x180>)
 800038e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000390:	4a3c      	ldr	r2, [pc, #240]	; (8000484 <GPIO_PeriClockControl+0x180>)
 8000392:	f043 0320 	orr.w	r3, r3, #32
 8000396:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000398:	e06c      	b.n	8000474 <GPIO_PeriClockControl+0x170>
		} else if (pGPIOx == GPIOG)
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	4a3f      	ldr	r2, [pc, #252]	; (800049c <GPIO_PeriClockControl+0x198>)
 800039e:	4293      	cmp	r3, r2
 80003a0:	d106      	bne.n	80003b0 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 80003a2:	4b38      	ldr	r3, [pc, #224]	; (8000484 <GPIO_PeriClockControl+0x180>)
 80003a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003a6:	4a37      	ldr	r2, [pc, #220]	; (8000484 <GPIO_PeriClockControl+0x180>)
 80003a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80003ac:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003ae:	e061      	b.n	8000474 <GPIO_PeriClockControl+0x170>
		} else if (pGPIOx == GPIOH)
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	4a34      	ldr	r2, [pc, #208]	; (8000484 <GPIO_PeriClockControl+0x180>)
 80003b4:	4293      	cmp	r3, r2
 80003b6:	d15d      	bne.n	8000474 <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_EN();
 80003b8:	4b32      	ldr	r3, [pc, #200]	; (8000484 <GPIO_PeriClockControl+0x180>)
 80003ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003bc:	4a31      	ldr	r2, [pc, #196]	; (8000484 <GPIO_PeriClockControl+0x180>)
 80003be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80003c2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003c4:	e056      	b.n	8000474 <GPIO_PeriClockControl+0x170>
		if (pGPIOx == GPIOA)
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	4a2d      	ldr	r2, [pc, #180]	; (8000480 <GPIO_PeriClockControl+0x17c>)
 80003ca:	4293      	cmp	r3, r2
 80003cc:	d106      	bne.n	80003dc <GPIO_PeriClockControl+0xd8>
			GPIOA_PCLK_DI();
 80003ce:	4b2d      	ldr	r3, [pc, #180]	; (8000484 <GPIO_PeriClockControl+0x180>)
 80003d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003d2:	4a2c      	ldr	r2, [pc, #176]	; (8000484 <GPIO_PeriClockControl+0x180>)
 80003d4:	f023 0301 	bic.w	r3, r3, #1
 80003d8:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003da:	e04b      	b.n	8000474 <GPIO_PeriClockControl+0x170>
		} else if (pGPIOx == GPIOB)
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	4a2a      	ldr	r2, [pc, #168]	; (8000488 <GPIO_PeriClockControl+0x184>)
 80003e0:	4293      	cmp	r3, r2
 80003e2:	d106      	bne.n	80003f2 <GPIO_PeriClockControl+0xee>
			GPIOB_PCLK_DI();
 80003e4:	4b27      	ldr	r3, [pc, #156]	; (8000484 <GPIO_PeriClockControl+0x180>)
 80003e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003e8:	4a26      	ldr	r2, [pc, #152]	; (8000484 <GPIO_PeriClockControl+0x180>)
 80003ea:	f023 0302 	bic.w	r3, r3, #2
 80003ee:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003f0:	e040      	b.n	8000474 <GPIO_PeriClockControl+0x170>
		} else if (pGPIOx == GPIOC)
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	4a25      	ldr	r2, [pc, #148]	; (800048c <GPIO_PeriClockControl+0x188>)
 80003f6:	4293      	cmp	r3, r2
 80003f8:	d106      	bne.n	8000408 <GPIO_PeriClockControl+0x104>
			GPIOC_PCLK_DI();
 80003fa:	4b22      	ldr	r3, [pc, #136]	; (8000484 <GPIO_PeriClockControl+0x180>)
 80003fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003fe:	4a21      	ldr	r2, [pc, #132]	; (8000484 <GPIO_PeriClockControl+0x180>)
 8000400:	f023 0304 	bic.w	r3, r3, #4
 8000404:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000406:	e035      	b.n	8000474 <GPIO_PeriClockControl+0x170>
		} else if (pGPIOx == GPIOD)
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	4a21      	ldr	r2, [pc, #132]	; (8000490 <GPIO_PeriClockControl+0x18c>)
 800040c:	4293      	cmp	r3, r2
 800040e:	d106      	bne.n	800041e <GPIO_PeriClockControl+0x11a>
			GPIOD_PCLK_DI();
 8000410:	4b1c      	ldr	r3, [pc, #112]	; (8000484 <GPIO_PeriClockControl+0x180>)
 8000412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000414:	4a1b      	ldr	r2, [pc, #108]	; (8000484 <GPIO_PeriClockControl+0x180>)
 8000416:	f023 0308 	bic.w	r3, r3, #8
 800041a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800041c:	e02a      	b.n	8000474 <GPIO_PeriClockControl+0x170>
		} else if (pGPIOx == GPIOE)
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	4a1c      	ldr	r2, [pc, #112]	; (8000494 <GPIO_PeriClockControl+0x190>)
 8000422:	4293      	cmp	r3, r2
 8000424:	d106      	bne.n	8000434 <GPIO_PeriClockControl+0x130>
			GPIOE_PCLK_DI();
 8000426:	4b17      	ldr	r3, [pc, #92]	; (8000484 <GPIO_PeriClockControl+0x180>)
 8000428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800042a:	4a16      	ldr	r2, [pc, #88]	; (8000484 <GPIO_PeriClockControl+0x180>)
 800042c:	f023 0310 	bic.w	r3, r3, #16
 8000430:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000432:	e01f      	b.n	8000474 <GPIO_PeriClockControl+0x170>
		} else if (pGPIOx == GPIOF)
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	4a18      	ldr	r2, [pc, #96]	; (8000498 <GPIO_PeriClockControl+0x194>)
 8000438:	4293      	cmp	r3, r2
 800043a:	d106      	bne.n	800044a <GPIO_PeriClockControl+0x146>
			GPIOF_PCLK_DI();
 800043c:	4b11      	ldr	r3, [pc, #68]	; (8000484 <GPIO_PeriClockControl+0x180>)
 800043e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000440:	4a10      	ldr	r2, [pc, #64]	; (8000484 <GPIO_PeriClockControl+0x180>)
 8000442:	f023 0320 	bic.w	r3, r3, #32
 8000446:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000448:	e014      	b.n	8000474 <GPIO_PeriClockControl+0x170>
		} else if (pGPIOx == GPIOG)
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	4a13      	ldr	r2, [pc, #76]	; (800049c <GPIO_PeriClockControl+0x198>)
 800044e:	4293      	cmp	r3, r2
 8000450:	d106      	bne.n	8000460 <GPIO_PeriClockControl+0x15c>
			GPIOG_PCLK_DI();
 8000452:	4b0c      	ldr	r3, [pc, #48]	; (8000484 <GPIO_PeriClockControl+0x180>)
 8000454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000456:	4a0b      	ldr	r2, [pc, #44]	; (8000484 <GPIO_PeriClockControl+0x180>)
 8000458:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800045c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800045e:	e009      	b.n	8000474 <GPIO_PeriClockControl+0x170>
		} else if (pGPIOx == GPIOH)
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	4a08      	ldr	r2, [pc, #32]	; (8000484 <GPIO_PeriClockControl+0x180>)
 8000464:	4293      	cmp	r3, r2
 8000466:	d105      	bne.n	8000474 <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_DI();
 8000468:	4b06      	ldr	r3, [pc, #24]	; (8000484 <GPIO_PeriClockControl+0x180>)
 800046a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800046c:	4a05      	ldr	r2, [pc, #20]	; (8000484 <GPIO_PeriClockControl+0x180>)
 800046e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000472:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000474:	bf00      	nop
 8000476:	370c      	adds	r7, #12
 8000478:	46bd      	mov	sp, r7
 800047a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047e:	4770      	bx	lr
 8000480:	40020000 	.word	0x40020000
 8000484:	40023800 	.word	0x40023800
 8000488:	40020400 	.word	0x40020400
 800048c:	40020800 	.word	0x40020800
 8000490:	40020c00 	.word	0x40020c00
 8000494:	40021000 	.word	0x40021000
 8000498:	40021400 	.word	0x40021400
 800049c:	40021800 	.word	0x40021800

080004a0 <GPIO_Init>:
 *
 */


void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 80004a0:	b480      	push	{r7}
 80004a2:	b085      	sub	sp, #20
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0; //Temporary register
 80004a8:	2300      	movs	r3, #0
 80004aa:	60fb      	str	r3, [r7, #12]

	//1. Configure the mode of GPIO pin
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG) 											// Compare if is a Non-Interrupt Mode
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	795b      	ldrb	r3, [r3, #5]
 80004b0:	2b03      	cmp	r3, #3
 80004b2:	d820      	bhi.n	80004f6 <GPIO_Init+0x56>
	{
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); 	// Shift the value of "PinMode" to the right position and store at "temp"
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	795b      	ldrb	r3, [r3, #5]
 80004b8:	461a      	mov	r2, r3
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	791b      	ldrb	r3, [r3, #4]
 80004be:	005b      	lsls	r3, r3, #1
 80004c0:	fa02 f303 	lsl.w	r3, r2, r3
 80004c4:	60fb      	str	r3, [r7, #12]
		pGPIOHandle->pGPIOx->MODER &= ~(3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));					// Cleaning the bits
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	681b      	ldr	r3, [r3, #0]
 80004ca:	681a      	ldr	r2, [r3, #0]
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	791b      	ldrb	r3, [r3, #4]
 80004d0:	005b      	lsls	r3, r3, #1
 80004d2:	2103      	movs	r1, #3
 80004d4:	fa01 f303 	lsl.w	r3, r1, r3
 80004d8:	43db      	mvns	r3, r3
 80004da:	4619      	mov	r1, r3
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	400a      	ands	r2, r1
 80004e2:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;																		// Set the pin mode on the board
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	6819      	ldr	r1, [r3, #0]
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	68fa      	ldr	r2, [r7, #12]
 80004f0:	430a      	orrs	r2, r1
 80004f2:	601a      	str	r2, [r3, #0]
 80004f4:	e0b2      	b.n	800065c <GPIO_Init+0x1bc>

	} else
	{
		if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	795b      	ldrb	r3, [r3, #5]
 80004fa:	2b04      	cmp	r3, #4
 80004fc:	d117      	bne.n	800052e <GPIO_Init+0x8e>
		{
			// 1. Configure the FTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004fe:	4b9b      	ldr	r3, [pc, #620]	; (800076c <GPIO_Init+0x2cc>)
 8000500:	68db      	ldr	r3, [r3, #12]
 8000502:	687a      	ldr	r2, [r7, #4]
 8000504:	7912      	ldrb	r2, [r2, #4]
 8000506:	4611      	mov	r1, r2
 8000508:	2201      	movs	r2, #1
 800050a:	408a      	lsls	r2, r1
 800050c:	4611      	mov	r1, r2
 800050e:	4a97      	ldr	r2, [pc, #604]	; (800076c <GPIO_Init+0x2cc>)
 8000510:	430b      	orrs	r3, r1
 8000512:	60d3      	str	r3, [r2, #12]
			// 2. Clear the RTSR
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000514:	4b95      	ldr	r3, [pc, #596]	; (800076c <GPIO_Init+0x2cc>)
 8000516:	689b      	ldr	r3, [r3, #8]
 8000518:	687a      	ldr	r2, [r7, #4]
 800051a:	7912      	ldrb	r2, [r2, #4]
 800051c:	4611      	mov	r1, r2
 800051e:	2201      	movs	r2, #1
 8000520:	408a      	lsls	r2, r1
 8000522:	43d2      	mvns	r2, r2
 8000524:	4611      	mov	r1, r2
 8000526:	4a91      	ldr	r2, [pc, #580]	; (800076c <GPIO_Init+0x2cc>)
 8000528:	400b      	ands	r3, r1
 800052a:	6093      	str	r3, [r2, #8]
 800052c:	e035      	b.n	800059a <GPIO_Init+0xfa>

		} else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	795b      	ldrb	r3, [r3, #5]
 8000532:	2b05      	cmp	r3, #5
 8000534:	d117      	bne.n	8000566 <GPIO_Init+0xc6>
		{
			// 1. Configure the RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000536:	4b8d      	ldr	r3, [pc, #564]	; (800076c <GPIO_Init+0x2cc>)
 8000538:	689b      	ldr	r3, [r3, #8]
 800053a:	687a      	ldr	r2, [r7, #4]
 800053c:	7912      	ldrb	r2, [r2, #4]
 800053e:	4611      	mov	r1, r2
 8000540:	2201      	movs	r2, #1
 8000542:	408a      	lsls	r2, r1
 8000544:	4611      	mov	r1, r2
 8000546:	4a89      	ldr	r2, [pc, #548]	; (800076c <GPIO_Init+0x2cc>)
 8000548:	430b      	orrs	r3, r1
 800054a:	6093      	str	r3, [r2, #8]
			// 2. Clear the FTSR
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800054c:	4b87      	ldr	r3, [pc, #540]	; (800076c <GPIO_Init+0x2cc>)
 800054e:	68db      	ldr	r3, [r3, #12]
 8000550:	687a      	ldr	r2, [r7, #4]
 8000552:	7912      	ldrb	r2, [r2, #4]
 8000554:	4611      	mov	r1, r2
 8000556:	2201      	movs	r2, #1
 8000558:	408a      	lsls	r2, r1
 800055a:	43d2      	mvns	r2, r2
 800055c:	4611      	mov	r1, r2
 800055e:	4a83      	ldr	r2, [pc, #524]	; (800076c <GPIO_Init+0x2cc>)
 8000560:	400b      	ands	r3, r1
 8000562:	60d3      	str	r3, [r2, #12]
 8000564:	e019      	b.n	800059a <GPIO_Init+0xfa>

		} else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	795b      	ldrb	r3, [r3, #5]
 800056a:	2b06      	cmp	r3, #6
 800056c:	d115      	bne.n	800059a <GPIO_Init+0xfa>
		{
			// 1. Configure the FTSR and RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800056e:	4b7f      	ldr	r3, [pc, #508]	; (800076c <GPIO_Init+0x2cc>)
 8000570:	689b      	ldr	r3, [r3, #8]
 8000572:	687a      	ldr	r2, [r7, #4]
 8000574:	7912      	ldrb	r2, [r2, #4]
 8000576:	4611      	mov	r1, r2
 8000578:	2201      	movs	r2, #1
 800057a:	408a      	lsls	r2, r1
 800057c:	4611      	mov	r1, r2
 800057e:	4a7b      	ldr	r2, [pc, #492]	; (800076c <GPIO_Init+0x2cc>)
 8000580:	430b      	orrs	r3, r1
 8000582:	6093      	str	r3, [r2, #8]
			// 2. Clear the FTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000584:	4b79      	ldr	r3, [pc, #484]	; (800076c <GPIO_Init+0x2cc>)
 8000586:	68db      	ldr	r3, [r3, #12]
 8000588:	687a      	ldr	r2, [r7, #4]
 800058a:	7912      	ldrb	r2, [r2, #4]
 800058c:	4611      	mov	r1, r2
 800058e:	2201      	movs	r2, #1
 8000590:	408a      	lsls	r2, r1
 8000592:	4611      	mov	r1, r2
 8000594:	4a75      	ldr	r2, [pc, #468]	; (800076c <GPIO_Init+0x2cc>)
 8000596:	430b      	orrs	r3, r1
 8000598:	60d3      	str	r3, [r2, #12]
		}

		//2. Configure the GPIO port selection in SYSCFG_EXTICR

		SYSCFG_PCLK_EN(); // Enable the SYSCFG clock
 800059a:	4b75      	ldr	r3, [pc, #468]	; (8000770 <GPIO_Init+0x2d0>)
 800059c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800059e:	4a74      	ldr	r2, [pc, #464]	; (8000770 <GPIO_Init+0x2d0>)
 80005a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005a4:	6453      	str	r3, [r2, #68]	; 0x44

		uint8_t GpioCode; //Create a variable to store the value of the GPIO used in the interruption

		GpioCode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx); //Use a macro to use the right 4 bits value in the register
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	4a72      	ldr	r2, [pc, #456]	; (8000774 <GPIO_Init+0x2d4>)
 80005ac:	4293      	cmp	r3, r2
 80005ae:	d032      	beq.n	8000616 <GPIO_Init+0x176>
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	4a70      	ldr	r2, [pc, #448]	; (8000778 <GPIO_Init+0x2d8>)
 80005b6:	4293      	cmp	r3, r2
 80005b8:	d02b      	beq.n	8000612 <GPIO_Init+0x172>
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	4a6f      	ldr	r2, [pc, #444]	; (800077c <GPIO_Init+0x2dc>)
 80005c0:	4293      	cmp	r3, r2
 80005c2:	d024      	beq.n	800060e <GPIO_Init+0x16e>
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	4a6d      	ldr	r2, [pc, #436]	; (8000780 <GPIO_Init+0x2e0>)
 80005ca:	4293      	cmp	r3, r2
 80005cc:	d01d      	beq.n	800060a <GPIO_Init+0x16a>
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	4a6c      	ldr	r2, [pc, #432]	; (8000784 <GPIO_Init+0x2e4>)
 80005d4:	4293      	cmp	r3, r2
 80005d6:	d016      	beq.n	8000606 <GPIO_Init+0x166>
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	4a6a      	ldr	r2, [pc, #424]	; (8000788 <GPIO_Init+0x2e8>)
 80005de:	4293      	cmp	r3, r2
 80005e0:	d00f      	beq.n	8000602 <GPIO_Init+0x162>
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	4a69      	ldr	r2, [pc, #420]	; (800078c <GPIO_Init+0x2ec>)
 80005e8:	4293      	cmp	r3, r2
 80005ea:	d008      	beq.n	80005fe <GPIO_Init+0x15e>
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	4a5f      	ldr	r2, [pc, #380]	; (8000770 <GPIO_Init+0x2d0>)
 80005f2:	4293      	cmp	r3, r2
 80005f4:	d101      	bne.n	80005fa <GPIO_Init+0x15a>
 80005f6:	2307      	movs	r3, #7
 80005f8:	e00e      	b.n	8000618 <GPIO_Init+0x178>
 80005fa:	2300      	movs	r3, #0
 80005fc:	e00c      	b.n	8000618 <GPIO_Init+0x178>
 80005fe:	2306      	movs	r3, #6
 8000600:	e00a      	b.n	8000618 <GPIO_Init+0x178>
 8000602:	2305      	movs	r3, #5
 8000604:	e008      	b.n	8000618 <GPIO_Init+0x178>
 8000606:	2304      	movs	r3, #4
 8000608:	e006      	b.n	8000618 <GPIO_Init+0x178>
 800060a:	2303      	movs	r3, #3
 800060c:	e004      	b.n	8000618 <GPIO_Init+0x178>
 800060e:	2302      	movs	r3, #2
 8000610:	e002      	b.n	8000618 <GPIO_Init+0x178>
 8000612:	2301      	movs	r3, #1
 8000614:	e000      	b.n	8000618 <GPIO_Init+0x178>
 8000616:	2300      	movs	r3, #0
 8000618:	72fb      	strb	r3, [r7, #11]

		SYSCFG->EXTICR[(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber/4)] |= (GpioCode << (4*(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4)));
 800061a:	4a5d      	ldr	r2, [pc, #372]	; (8000790 <GPIO_Init+0x2f0>)
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	791b      	ldrb	r3, [r3, #4]
 8000620:	089b      	lsrs	r3, r3, #2
 8000622:	b2d8      	uxtb	r0, r3
 8000624:	4603      	mov	r3, r0
 8000626:	3302      	adds	r3, #2
 8000628:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800062c:	7af9      	ldrb	r1, [r7, #11]
 800062e:	687a      	ldr	r2, [r7, #4]
 8000630:	7912      	ldrb	r2, [r2, #4]
 8000632:	f002 0203 	and.w	r2, r2, #3
 8000636:	0092      	lsls	r2, r2, #2
 8000638:	fa01 f202 	lsl.w	r2, r1, r2
 800063c:	4954      	ldr	r1, [pc, #336]	; (8000790 <GPIO_Init+0x2f0>)
 800063e:	431a      	orrs	r2, r3
 8000640:	1c83      	adds	r3, r0, #2
 8000642:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		//3. Enable the EXTI interrupt delivery using IMR
		EXTI->IMR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000646:	4b49      	ldr	r3, [pc, #292]	; (800076c <GPIO_Init+0x2cc>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	687a      	ldr	r2, [r7, #4]
 800064c:	7912      	ldrb	r2, [r2, #4]
 800064e:	4611      	mov	r1, r2
 8000650:	2201      	movs	r2, #1
 8000652:	408a      	lsls	r2, r1
 8000654:	4611      	mov	r1, r2
 8000656:	4a45      	ldr	r2, [pc, #276]	; (800076c <GPIO_Init+0x2cc>)
 8000658:	430b      	orrs	r3, r1
 800065a:	6013      	str	r3, [r2, #0]

	}

	temp = 0;																									// Reset the "temp" variable
 800065c:	2300      	movs	r3, #0
 800065e:	60fb      	str	r3, [r7, #12]

	//2. Configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2* pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); 		// Shift the value of "PinSpeed" to the right position and store at "temp"
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	799b      	ldrb	r3, [r3, #6]
 8000664:	461a      	mov	r2, r3
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	791b      	ldrb	r3, [r3, #4]
 800066a:	005b      	lsls	r3, r3, #1
 800066c:	fa02 f303 	lsl.w	r3, r2, r3
 8000670:	60fb      	str	r3, [r7, #12]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));					// Cleaning the bits
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	689a      	ldr	r2, [r3, #8]
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	791b      	ldrb	r3, [r3, #4]
 800067c:	005b      	lsls	r3, r3, #1
 800067e:	2103      	movs	r1, #3
 8000680:	fa01 f303 	lsl.w	r3, r1, r3
 8000684:	43db      	mvns	r3, r3
 8000686:	4619      	mov	r1, r3
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	400a      	ands	r2, r1
 800068e:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;																		// Set the pin speed on the board
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	6899      	ldr	r1, [r3, #8]
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	68fa      	ldr	r2, [r7, #12]
 800069c:	430a      	orrs	r2, r1
 800069e:	609a      	str	r2, [r3, #8]

	temp = 0;																									// Reset the "temp" variable
 80006a0:	2300      	movs	r3, #0
 80006a2:	60fb      	str	r3, [r7, #12]

	//3. Configure the PuPd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2* pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));// Shift the value of "PinPuPd" to the right position and store at "temp"
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	79db      	ldrb	r3, [r3, #7]
 80006a8:	461a      	mov	r2, r3
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	791b      	ldrb	r3, [r3, #4]
 80006ae:	005b      	lsls	r3, r3, #1
 80006b0:	fa02 f303 	lsl.w	r3, r2, r3
 80006b4:	60fb      	str	r3, [r7, #12]
	pGPIOHandle->pGPIOx->PUPDR &= ~(3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));						// Cleaning the bits
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	68da      	ldr	r2, [r3, #12]
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	791b      	ldrb	r3, [r3, #4]
 80006c0:	005b      	lsls	r3, r3, #1
 80006c2:	2103      	movs	r1, #3
 80006c4:	fa01 f303 	lsl.w	r3, r1, r3
 80006c8:	43db      	mvns	r3, r3
 80006ca:	4619      	mov	r1, r3
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	400a      	ands	r2, r1
 80006d2:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;																			// Set the pin PUPD on the board
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	68d9      	ldr	r1, [r3, #12]
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	68fa      	ldr	r2, [r7, #12]
 80006e0:	430a      	orrs	r2, r1
 80006e2:	60da      	str	r2, [r3, #12]

	temp = 0;
 80006e4:	2300      	movs	r3, #0
 80006e6:	60fb      	str	r3, [r7, #12]

	//4. Configure the OutType
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);			// Shift the value of "PinOPType" to the right position and store at "temp"
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	7a1b      	ldrb	r3, [r3, #8]
 80006ec:	461a      	mov	r2, r3
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	791b      	ldrb	r3, [r3, #4]
 80006f2:	fa02 f303 	lsl.w	r3, r2, r3
 80006f6:	60fb      	str	r3, [r7, #12]
	pGPIOHandle->pGPIOx->OTYPER &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);							// Cleaning the bits
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	685a      	ldr	r2, [r3, #4]
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	791b      	ldrb	r3, [r3, #4]
 8000702:	4619      	mov	r1, r3
 8000704:	2301      	movs	r3, #1
 8000706:	408b      	lsls	r3, r1
 8000708:	43db      	mvns	r3, r3
 800070a:	4619      	mov	r1, r3
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	400a      	ands	r2, r1
 8000712:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER = temp;																			// Set the pin output type on the board
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	68fa      	ldr	r2, [r7, #12]
 800071a:	605a      	str	r2, [r3, #4]

	temp = 0;																									// Reset the "temp" variable
 800071c:	2300      	movs	r3, #0
 800071e:	60fb      	str	r3, [r7, #12]

	//5. Configure the Alternate funcionality

	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	795b      	ldrb	r3, [r3, #5]
 8000724:	2b02      	cmp	r3, #2
 8000726:	d153      	bne.n	80007d0 <GPIO_Init+0x330>
		{
			if (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber <= GPIO_PIN_NO_7)												// Compare if the pin number is equal or below 7
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	791b      	ldrb	r3, [r3, #4]
 800072c:	2b07      	cmp	r3, #7
 800072e:	d831      	bhi.n	8000794 <GPIO_Init+0x2f4>
			{
				temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4* pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));	//Shift the value of "PinAltFunMode" to the right position and store at "temp"
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	7a5b      	ldrb	r3, [r3, #9]
 8000734:	461a      	mov	r2, r3
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	791b      	ldrb	r3, [r3, #4]
 800073a:	009b      	lsls	r3, r3, #2
 800073c:	fa02 f303 	lsl.w	r3, r2, r3
 8000740:	60fb      	str	r3, [r7, #12]
				pGPIOHandle->pGPIOx->AFR[0] &= ~(15 << (4 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); 		// Cleaning the bits
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	6a1a      	ldr	r2, [r3, #32]
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	791b      	ldrb	r3, [r3, #4]
 800074c:	009b      	lsls	r3, r3, #2
 800074e:	210f      	movs	r1, #15
 8000750:	fa01 f303 	lsl.w	r3, r1, r3
 8000754:	43db      	mvns	r3, r3
 8000756:	4619      	mov	r1, r3
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	400a      	ands	r2, r1
 800075e:	621a      	str	r2, [r3, #32]
				pGPIOHandle->pGPIOx->AFR[0] = temp;																// Set the Af on the board
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	68fa      	ldr	r2, [r7, #12]
 8000766:	621a      	str	r2, [r3, #32]
				pGPIOHandle->pGPIOx->AFR[1] &= ~(15 << (4 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber - 8));	// Cleaning the bits
				pGPIOHandle->pGPIOx->AFR[1] = temp;																// Set the Af on the board
			}
		}

}
 8000768:	e032      	b.n	80007d0 <GPIO_Init+0x330>
 800076a:	bf00      	nop
 800076c:	40013c00 	.word	0x40013c00
 8000770:	40023800 	.word	0x40023800
 8000774:	40020000 	.word	0x40020000
 8000778:	40020400 	.word	0x40020400
 800077c:	40020800 	.word	0x40020800
 8000780:	40020c00 	.word	0x40020c00
 8000784:	40021000 	.word	0x40021000
 8000788:	40021400 	.word	0x40021400
 800078c:	40021800 	.word	0x40021800
 8000790:	40013800 	.word	0x40013800
				temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4* (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber - 8))); //Shift the value of "PinAltFunMode" to the right position and store at "temp"
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	7a5b      	ldrb	r3, [r3, #9]
 8000798:	461a      	mov	r2, r3
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	791b      	ldrb	r3, [r3, #4]
 800079e:	3b08      	subs	r3, #8
 80007a0:	009b      	lsls	r3, r3, #2
 80007a2:	fa02 f303 	lsl.w	r3, r2, r3
 80007a6:	60fb      	str	r3, [r7, #12]
				pGPIOHandle->pGPIOx->AFR[1] &= ~(15 << (4 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber - 8));	// Cleaning the bits
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	791b      	ldrb	r3, [r3, #4]
 80007b2:	3b02      	subs	r3, #2
 80007b4:	009b      	lsls	r3, r3, #2
 80007b6:	210f      	movs	r1, #15
 80007b8:	fa01 f303 	lsl.w	r3, r1, r3
 80007bc:	43db      	mvns	r3, r3
 80007be:	4619      	mov	r1, r3
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	400a      	ands	r2, r1
 80007c6:	625a      	str	r2, [r3, #36]	; 0x24
				pGPIOHandle->pGPIOx->AFR[1] = temp;																// Set the Af on the board
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	68fa      	ldr	r2, [r7, #12]
 80007ce:	625a      	str	r2, [r3, #36]	; 0x24
}
 80007d0:	bf00      	nop
 80007d2:	3714      	adds	r7, #20
 80007d4:	46bd      	mov	sp, r7
 80007d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007da:	4770      	bx	lr

080007dc <GPIO_ToggleOutputPin>:
 * @note			- none
 *
 */

void GPIO_ToggleOutputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber)
{
 80007dc:	b480      	push	{r7}
 80007de:	b083      	sub	sp, #12
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
 80007e4:	460b      	mov	r3, r1
 80007e6:	70fb      	strb	r3, [r7, #3]
	pGPIOx->ODR ^= (1 << PinNumber);
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	695b      	ldr	r3, [r3, #20]
 80007ec:	78fa      	ldrb	r2, [r7, #3]
 80007ee:	2101      	movs	r1, #1
 80007f0:	fa01 f202 	lsl.w	r2, r1, r2
 80007f4:	405a      	eors	r2, r3
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	615a      	str	r2, [r3, #20]
}
 80007fa:	bf00      	nop
 80007fc:	370c      	adds	r7, #12
 80007fe:	46bd      	mov	sp, r7
 8000800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000804:	4770      	bx	lr
	...

08000808 <GPIO_IRQInterruptConfig>:
 * @note			- none
 *
 */

void GPIO_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
 8000808:	b480      	push	{r7}
 800080a:	b083      	sub	sp, #12
 800080c:	af00      	add	r7, sp, #0
 800080e:	4603      	mov	r3, r0
 8000810:	460a      	mov	r2, r1
 8000812:	71fb      	strb	r3, [r7, #7]
 8000814:	4613      	mov	r3, r2
 8000816:	71bb      	strb	r3, [r7, #6]
	if(EnorDi == ENABLE)
 8000818:	79bb      	ldrb	r3, [r7, #6]
 800081a:	2b01      	cmp	r3, #1
 800081c:	d133      	bne.n	8000886 <GPIO_IRQInterruptConfig+0x7e>
	{
		if(IRQNumber <= 31)
 800081e:	79fb      	ldrb	r3, [r7, #7]
 8000820:	2b1f      	cmp	r3, #31
 8000822:	d80a      	bhi.n	800083a <GPIO_IRQInterruptConfig+0x32>
		{
			//Program ISER0 Register
			*NVIC_ISER0 |= (1 << IRQNumber);
 8000824:	4b35      	ldr	r3, [pc, #212]	; (80008fc <GPIO_IRQInterruptConfig+0xf4>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	79fa      	ldrb	r2, [r7, #7]
 800082a:	2101      	movs	r1, #1
 800082c:	fa01 f202 	lsl.w	r2, r1, r2
 8000830:	4611      	mov	r1, r2
 8000832:	4a32      	ldr	r2, [pc, #200]	; (80008fc <GPIO_IRQInterruptConfig+0xf4>)
 8000834:	430b      	orrs	r3, r1
 8000836:	6013      	str	r3, [r2, #0]

		}

	}

}
 8000838:	e059      	b.n	80008ee <GPIO_IRQInterruptConfig+0xe6>
		} else if(IRQNumber > 31 && IRQNumber <= 63)
 800083a:	79fb      	ldrb	r3, [r7, #7]
 800083c:	2b1f      	cmp	r3, #31
 800083e:	d90f      	bls.n	8000860 <GPIO_IRQInterruptConfig+0x58>
 8000840:	79fb      	ldrb	r3, [r7, #7]
 8000842:	2b3f      	cmp	r3, #63	; 0x3f
 8000844:	d80c      	bhi.n	8000860 <GPIO_IRQInterruptConfig+0x58>
			*NVIC_ISER1 |= (1 << (IRQNumber % 32));
 8000846:	4b2e      	ldr	r3, [pc, #184]	; (8000900 <GPIO_IRQInterruptConfig+0xf8>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	79fa      	ldrb	r2, [r7, #7]
 800084c:	f002 021f 	and.w	r2, r2, #31
 8000850:	2101      	movs	r1, #1
 8000852:	fa01 f202 	lsl.w	r2, r1, r2
 8000856:	4611      	mov	r1, r2
 8000858:	4a29      	ldr	r2, [pc, #164]	; (8000900 <GPIO_IRQInterruptConfig+0xf8>)
 800085a:	430b      	orrs	r3, r1
 800085c:	6013      	str	r3, [r2, #0]
 800085e:	e046      	b.n	80008ee <GPIO_IRQInterruptConfig+0xe6>
		} else if(IRQNumber > 63 && IRQNumber <= 95)
 8000860:	79fb      	ldrb	r3, [r7, #7]
 8000862:	2b3f      	cmp	r3, #63	; 0x3f
 8000864:	d943      	bls.n	80008ee <GPIO_IRQInterruptConfig+0xe6>
 8000866:	79fb      	ldrb	r3, [r7, #7]
 8000868:	2b5f      	cmp	r3, #95	; 0x5f
 800086a:	d840      	bhi.n	80008ee <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ISER2 |= (1 << (IRQNumber % 32));
 800086c:	4b25      	ldr	r3, [pc, #148]	; (8000904 <GPIO_IRQInterruptConfig+0xfc>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	79fa      	ldrb	r2, [r7, #7]
 8000872:	f002 021f 	and.w	r2, r2, #31
 8000876:	2101      	movs	r1, #1
 8000878:	fa01 f202 	lsl.w	r2, r1, r2
 800087c:	4611      	mov	r1, r2
 800087e:	4a21      	ldr	r2, [pc, #132]	; (8000904 <GPIO_IRQInterruptConfig+0xfc>)
 8000880:	430b      	orrs	r3, r1
 8000882:	6013      	str	r3, [r2, #0]
}
 8000884:	e033      	b.n	80008ee <GPIO_IRQInterruptConfig+0xe6>
		if(IRQNumber <= 31)
 8000886:	79fb      	ldrb	r3, [r7, #7]
 8000888:	2b1f      	cmp	r3, #31
 800088a:	d80a      	bhi.n	80008a2 <GPIO_IRQInterruptConfig+0x9a>
			*NVIC_ICER0 |= (1 << IRQNumber);
 800088c:	4b1e      	ldr	r3, [pc, #120]	; (8000908 <GPIO_IRQInterruptConfig+0x100>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	79fa      	ldrb	r2, [r7, #7]
 8000892:	2101      	movs	r1, #1
 8000894:	fa01 f202 	lsl.w	r2, r1, r2
 8000898:	4611      	mov	r1, r2
 800089a:	4a1b      	ldr	r2, [pc, #108]	; (8000908 <GPIO_IRQInterruptConfig+0x100>)
 800089c:	430b      	orrs	r3, r1
 800089e:	6013      	str	r3, [r2, #0]
}
 80008a0:	e025      	b.n	80008ee <GPIO_IRQInterruptConfig+0xe6>
		} else if(IRQNumber > 31 && IRQNumber <= 63)
 80008a2:	79fb      	ldrb	r3, [r7, #7]
 80008a4:	2b1f      	cmp	r3, #31
 80008a6:	d90f      	bls.n	80008c8 <GPIO_IRQInterruptConfig+0xc0>
 80008a8:	79fb      	ldrb	r3, [r7, #7]
 80008aa:	2b3f      	cmp	r3, #63	; 0x3f
 80008ac:	d80c      	bhi.n	80008c8 <GPIO_IRQInterruptConfig+0xc0>
			*NVIC_ICER1 |= (1 << (IRQNumber % 32));
 80008ae:	4b17      	ldr	r3, [pc, #92]	; (800090c <GPIO_IRQInterruptConfig+0x104>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	79fa      	ldrb	r2, [r7, #7]
 80008b4:	f002 021f 	and.w	r2, r2, #31
 80008b8:	2101      	movs	r1, #1
 80008ba:	fa01 f202 	lsl.w	r2, r1, r2
 80008be:	4611      	mov	r1, r2
 80008c0:	4a12      	ldr	r2, [pc, #72]	; (800090c <GPIO_IRQInterruptConfig+0x104>)
 80008c2:	430b      	orrs	r3, r1
 80008c4:	6013      	str	r3, [r2, #0]
 80008c6:	e012      	b.n	80008ee <GPIO_IRQInterruptConfig+0xe6>
		} else if(IRQNumber > 63 && IRQNumber <= 95)
 80008c8:	79fb      	ldrb	r3, [r7, #7]
 80008ca:	2b3f      	cmp	r3, #63	; 0x3f
 80008cc:	d90f      	bls.n	80008ee <GPIO_IRQInterruptConfig+0xe6>
 80008ce:	79fb      	ldrb	r3, [r7, #7]
 80008d0:	2b5f      	cmp	r3, #95	; 0x5f
 80008d2:	d80c      	bhi.n	80008ee <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ICER2 |= (1 << (IRQNumber % 32));
 80008d4:	4b0e      	ldr	r3, [pc, #56]	; (8000910 <GPIO_IRQInterruptConfig+0x108>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	79fa      	ldrb	r2, [r7, #7]
 80008da:	f002 021f 	and.w	r2, r2, #31
 80008de:	2101      	movs	r1, #1
 80008e0:	fa01 f202 	lsl.w	r2, r1, r2
 80008e4:	4611      	mov	r1, r2
 80008e6:	4a0a      	ldr	r2, [pc, #40]	; (8000910 <GPIO_IRQInterruptConfig+0x108>)
 80008e8:	430b      	orrs	r3, r1
 80008ea:	6013      	str	r3, [r2, #0]
}
 80008ec:	e7ff      	b.n	80008ee <GPIO_IRQInterruptConfig+0xe6>
 80008ee:	bf00      	nop
 80008f0:	370c      	adds	r7, #12
 80008f2:	46bd      	mov	sp, r7
 80008f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop
 80008fc:	e000e100 	.word	0xe000e100
 8000900:	e000e104 	.word	0xe000e104
 8000904:	e000e108 	.word	0xe000e108
 8000908:	e000e180 	.word	0xe000e180
 800090c:	e000e184 	.word	0xe000e184
 8000910:	e000e188 	.word	0xe000e188

08000914 <GPIO_IRQPriorityConfig>:
 * @note			- none
 *
 */

void GPIO_IRQPriorityConfig (uint8_t IRQNumber, uint8_t IRQPriority)
{
 8000914:	b480      	push	{r7}
 8000916:	b085      	sub	sp, #20
 8000918:	af00      	add	r7, sp, #0
 800091a:	4603      	mov	r3, r0
 800091c:	460a      	mov	r2, r1
 800091e:	71fb      	strb	r3, [r7, #7]
 8000920:	4613      	mov	r3, r2
 8000922:	71bb      	strb	r3, [r7, #6]
	//1.
	uint8_t iprx;
	uint8_t iprx_section;

	iprx = IRQNumber / 4;;
 8000924:	79fb      	ldrb	r3, [r7, #7]
 8000926:	089b      	lsrs	r3, r3, #2
 8000928:	73fb      	strb	r3, [r7, #15]
	iprx_section = IRQNumber % 4;
 800092a:	79fb      	ldrb	r3, [r7, #7]
 800092c:	f003 0303 	and.w	r3, r3, #3
 8000930:	73bb      	strb	r3, [r7, #14]

	uint8_t shift_amount = (8* iprx_section) + (8 - NO_PR_BITS_IMPLEMENTED);
 8000932:	7bbb      	ldrb	r3, [r7, #14]
 8000934:	00db      	lsls	r3, r3, #3
 8000936:	b2db      	uxtb	r3, r3
 8000938:	3304      	adds	r3, #4
 800093a:	737b      	strb	r3, [r7, #13]

	*(NVIC_PR_BASE_ADDR + iprx) |= (IRQPriority << shift_amount);
 800093c:	7bfb      	ldrb	r3, [r7, #15]
 800093e:	009b      	lsls	r3, r3, #2
 8000940:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000944:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8000948:	681a      	ldr	r2, [r3, #0]
 800094a:	79b9      	ldrb	r1, [r7, #6]
 800094c:	7b7b      	ldrb	r3, [r7, #13]
 800094e:	fa01 f303 	lsl.w	r3, r1, r3
 8000952:	4619      	mov	r1, r3
 8000954:	7bfb      	ldrb	r3, [r7, #15]
 8000956:	009b      	lsls	r3, r3, #2
 8000958:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 800095c:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8000960:	430a      	orrs	r2, r1
 8000962:	601a      	str	r2, [r3, #0]

}
 8000964:	bf00      	nop
 8000966:	3714      	adds	r7, #20
 8000968:	46bd      	mov	sp, r7
 800096a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096e:	4770      	bx	lr

08000970 <GPIO_IRQHandling>:
 * @note			- none
 *
 */

void GPIO_IRQHandling(uint8_t PinNumber)
{
 8000970:	b480      	push	{r7}
 8000972:	b083      	sub	sp, #12
 8000974:	af00      	add	r7, sp, #0
 8000976:	4603      	mov	r3, r0
 8000978:	71fb      	strb	r3, [r7, #7]
	//check if the PR corresponding to the pin number is set
	if (EXTI->PR & 1 << PinNumber)
 800097a:	4b0c      	ldr	r3, [pc, #48]	; (80009ac <GPIO_IRQHandling+0x3c>)
 800097c:	695b      	ldr	r3, [r3, #20]
 800097e:	79fa      	ldrb	r2, [r7, #7]
 8000980:	2101      	movs	r1, #1
 8000982:	fa01 f202 	lsl.w	r2, r1, r2
 8000986:	4013      	ands	r3, r2
 8000988:	2b00      	cmp	r3, #0
 800098a:	d009      	beq.n	80009a0 <GPIO_IRQHandling+0x30>
	{
		//clear the EXTI PR register corresponding to the pin number
		EXTI->PR |= 1 << PinNumber;
 800098c:	4b07      	ldr	r3, [pc, #28]	; (80009ac <GPIO_IRQHandling+0x3c>)
 800098e:	695b      	ldr	r3, [r3, #20]
 8000990:	79fa      	ldrb	r2, [r7, #7]
 8000992:	2101      	movs	r1, #1
 8000994:	fa01 f202 	lsl.w	r2, r1, r2
 8000998:	4611      	mov	r1, r2
 800099a:	4a04      	ldr	r2, [pc, #16]	; (80009ac <GPIO_IRQHandling+0x3c>)
 800099c:	430b      	orrs	r3, r1
 800099e:	6153      	str	r3, [r2, #20]
	}
}
 80009a0:	bf00      	nop
 80009a2:	370c      	adds	r7, #12
 80009a4:	46bd      	mov	sp, r7
 80009a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009aa:	4770      	bx	lr
 80009ac:	40013c00 	.word	0x40013c00

080009b0 <__libc_init_array>:
 80009b0:	b570      	push	{r4, r5, r6, lr}
 80009b2:	4e0d      	ldr	r6, [pc, #52]	; (80009e8 <__libc_init_array+0x38>)
 80009b4:	4c0d      	ldr	r4, [pc, #52]	; (80009ec <__libc_init_array+0x3c>)
 80009b6:	1ba4      	subs	r4, r4, r6
 80009b8:	10a4      	asrs	r4, r4, #2
 80009ba:	2500      	movs	r5, #0
 80009bc:	42a5      	cmp	r5, r4
 80009be:	d109      	bne.n	80009d4 <__libc_init_array+0x24>
 80009c0:	4e0b      	ldr	r6, [pc, #44]	; (80009f0 <__libc_init_array+0x40>)
 80009c2:	4c0c      	ldr	r4, [pc, #48]	; (80009f4 <__libc_init_array+0x44>)
 80009c4:	f000 f818 	bl	80009f8 <_init>
 80009c8:	1ba4      	subs	r4, r4, r6
 80009ca:	10a4      	asrs	r4, r4, #2
 80009cc:	2500      	movs	r5, #0
 80009ce:	42a5      	cmp	r5, r4
 80009d0:	d105      	bne.n	80009de <__libc_init_array+0x2e>
 80009d2:	bd70      	pop	{r4, r5, r6, pc}
 80009d4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80009d8:	4798      	blx	r3
 80009da:	3501      	adds	r5, #1
 80009dc:	e7ee      	b.n	80009bc <__libc_init_array+0xc>
 80009de:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80009e2:	4798      	blx	r3
 80009e4:	3501      	adds	r5, #1
 80009e6:	e7f2      	b.n	80009ce <__libc_init_array+0x1e>
 80009e8:	08000a10 	.word	0x08000a10
 80009ec:	08000a10 	.word	0x08000a10
 80009f0:	08000a10 	.word	0x08000a10
 80009f4:	08000a14 	.word	0x08000a14

080009f8 <_init>:
 80009f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80009fa:	bf00      	nop
 80009fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80009fe:	bc08      	pop	{r3}
 8000a00:	469e      	mov	lr, r3
 8000a02:	4770      	bx	lr

08000a04 <_fini>:
 8000a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a06:	bf00      	nop
 8000a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a0a:	bc08      	pop	{r3}
 8000a0c:	469e      	mov	lr, r3
 8000a0e:	4770      	bx	lr
