module memory_32bit(
input clk,
input [19:0] ad,
input [31:0] wd,
output reg [31:0] rd,
input w_en,
input r_en
);
reg [31:0] m_ar [0:1048575];
always @(posedge clk) begin
  if (w_en) m_ar[ad] <= wd;
  if (r_en) rd <= m_ar[ad];
end
endmodule
