----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 09/04/2022 04:25:30 PM
-- Design Name: 
-- Module Name: spi_tb - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity spi_tb is
end spi_tb;

architecture Behavioral of spi_tb is

	constant CLK_FREQ			: integer := 10_000_000;
	--constant CLK_PERIOD			: time := (1 / CLK_FREQ)*1 sec;
	--constant CLK_HALF_PERIOD	: time := CLK_PERIOD/2;

	constant C_CLOCKS_PER_HALF_BIT : integer := 1; 
  constant C_SLAVES : integer := 4;
  
  signal return_word : std_logic_vector(15 downto 0) := x"BEEF";

	-- Global signals:
	signal clk_in 	: std_logic := '0';
    signal rstn 	: std_logic;
	-- AXI GPIO signals:
    signal axi_gpio_in 	: std_logic_vector(31 downto 0);
    signal axi_gpio_out : std_logic_vector(31 downto 0);
	-- SPI signals:
    signal sclk : std_logic;
    signal csn 	: std_logic_vector(3 downto 0);
    signal mosi : std_logic;
    signal miso : std_logic;
    

begin

	spi : entity work.spi(rtl)
	generic map ( 
    C_CLOCKS_PER_HALF_BIT => C_CLOCKS_PER_HALF_BIT,
    C_SLAVES => C_SLAVES 
  )
	port map(
		clk_in 			=> clk_in, 	
		rstn 	        => rstn, 	
		axi_gpio_in 	=> axi_gpio_in, 
		axi_gpio_out    => axi_gpio_out, 
		sclk            => sclk, 
		csn 	        => csn, 	
		mosi            => mosi, 
		miso 		    => miso
	);
	
	clk_in <= not clk_in after 100 ns;
	
	stim_p : process
	begin
	rstn <= '0';
  miso <= '0';
	wait for 1 us;
	rstn <= '1';
	
	axi_gpio_in <= (others => '0');
	
	wait for 2 us;
	
	--axi_gpio_in <= x"000080A5";
	axi_gpio_in <= x"FFFFF0A5";
	
	wait for 2 us;
	
	axi_gpio_in <= (others => '0');
	
	wait for 10 us;
	
	-- Now test read:
	
	axi_gpio_in <= x"FFFFFFA5";
	
	wait for 2 us;
	
	axi_gpio_in <= (others => '0');
  
  wait for 6100 ns;
  
  for shift_counter in 15 downto 0 loop
    miso <= return_word(shift_counter);
    wait for 200 ns;
  end loop;
  
  miso <= '0';
	
	wait;
  end process;
	
	

end Behavioral;
