

================================================================
== Vitis HLS Report for 'float64_mul'
================================================================
* Date:           Tue Jun 18 22:35:58 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        dfsin_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.517 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        1|       14|  5.000 ns|  70.000 ns|    1|   14|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 4 2 19 20 16 33 35 34 
2 --> 3 
3 --> 4 
4 --> 8 5 18 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 15 17 13 14 
13 --> 15 
14 --> 15 
15 --> 16 
16 --> 
17 --> 16 
18 --> 16 
19 --> 16 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 16 
33 --> 16 
34 --> 16 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.81>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %b" [benchmarks/chstone/dfsin/src/softfloat.c:468]   --->   Operation 48 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a" [benchmarks/chstone/dfsin/src/softfloat.c:468]   --->   Operation 49 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln468 = trunc i64 %b_read" [benchmarks/chstone/dfsin/src/softfloat.c:468]   --->   Operation 50 'trunc' 'trunc_ln468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln468_1 = trunc i64 %a_read" [benchmarks/chstone/dfsin/src/softfloat.c:468]   --->   Operation 51 'trunc' 'trunc_ln468_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln468_2 = trunc i64 %b_read" [benchmarks/chstone/dfsin/src/softfloat.c:468]   --->   Operation 52 'trunc' 'trunc_ln468_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln468_3 = trunc i64 %a_read" [benchmarks/chstone/dfsin/src/softfloat.c:468]   --->   Operation 53 'trunc' 'trunc_ln468_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%bSig_6 = trunc i64 %b_read" [benchmarks/chstone/dfsin/src/softfloat.c:468]   --->   Operation 54 'trunc' 'bSig_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%aSig_6 = trunc i64 %a_read" [benchmarks/chstone/dfsin/src/softfloat.c:468]   --->   Operation 55 'trunc' 'aSig_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln472 = zext i52 %aSig_6" [benchmarks/chstone/dfsin/src/softfloat.c:472]   --->   Operation 56 'zext' 'zext_ln472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln472_1 = zext i52 %aSig_6" [benchmarks/chstone/dfsin/src/softfloat.c:472]   --->   Operation 57 'zext' 'zext_ln472_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%aExp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %a_read, i32 52, i32 62" [benchmarks/chstone/dfsin/src/softfloat.c:97->benchmarks/chstone/dfsin/src/softfloat.c:475]   --->   Operation 58 'partselect' 'aExp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln471 = zext i11 %aExp" [benchmarks/chstone/dfsin/src/softfloat.c:471]   --->   Operation 59 'zext' 'zext_ln471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %a_read, i32 63" [benchmarks/chstone/dfsin/src/softfloat.c:470]   --->   Operation 60 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln472_2 = zext i52 %bSig_6" [benchmarks/chstone/dfsin/src/softfloat.c:472]   --->   Operation 61 'zext' 'zext_ln472_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln472_3 = zext i52 %bSig_6" [benchmarks/chstone/dfsin/src/softfloat.c:472]   --->   Operation 62 'zext' 'zext_ln472_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%bExp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %b_read, i32 52, i32 62" [benchmarks/chstone/dfsin/src/softfloat.c:97->benchmarks/chstone/dfsin/src/softfloat.c:478]   --->   Operation 63 'partselect' 'bExp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln471_1 = zext i11 %bExp" [benchmarks/chstone/dfsin/src/softfloat.c:471]   --->   Operation 64 'zext' 'zext_ln471_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %b_read, i32 63" [benchmarks/chstone/dfsin/src/softfloat.c:470]   --->   Operation 65 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.14ns)   --->   "%zSign = xor i1 %tmp_25, i1 %tmp_23" [benchmarks/chstone/dfsin/src/softfloat.c:480]   --->   Operation 66 'xor' 'zSign' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.96ns)   --->   "%icmp_ln481 = icmp_eq  i11 %aExp, i11 2047" [benchmarks/chstone/dfsin/src/softfloat.c:481]   --->   Operation 67 'icmp' 'icmp_ln481' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%float_exception_flags_load = load i32 %float_exception_flags" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat-specialize:122->benchmarks/chstone/dfsin/src/softfloat.c:484]   --->   Operation 68 'load' 'float_exception_flags_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%or_ln69 = or i32 %float_exception_flags_load, i32 16" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat-specialize:122->benchmarks/chstone/dfsin/src/softfloat.c:484]   --->   Operation 69 'or' 'or_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln481 = br i1 %icmp_ln481, void %if.end14, void %if.then" [benchmarks/chstone/dfsin/src/softfloat.c:481]   --->   Operation 70 'br' 'br_ln481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.96ns)   --->   "%icmp_ln492 = icmp_eq  i11 %bExp, i11 2047" [benchmarks/chstone/dfsin/src/softfloat.c:492]   --->   Operation 71 'icmp' 'icmp_ln492' <Predicate = (!icmp_ln481)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln492 = br i1 %icmp_ln492, void %if.end27, void %if.then16" [benchmarks/chstone/dfsin/src/softfloat.c:492]   --->   Operation 72 'br' 'br_ln492' <Predicate = (!icmp_ln481)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.96ns)   --->   "%icmp_ln503 = icmp_eq  i11 %aExp, i11 0" [benchmarks/chstone/dfsin/src/softfloat.c:503]   --->   Operation 73 'icmp' 'icmp_ln503' <Predicate = (!icmp_ln481 & !icmp_ln492)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.46ns)   --->   "%br_ln503 = br i1 %icmp_ln503, void %if.end34, void %if.then29" [benchmarks/chstone/dfsin/src/softfloat.c:503]   --->   Operation 74 'br' 'br_ln503' <Predicate = (!icmp_ln481 & !icmp_ln492)> <Delay = 0.46>
ST_1 : Operation 75 [1/1] (1.31ns)   --->   "%icmp_ln505 = icmp_eq  i52 %aSig_6, i52 0" [benchmarks/chstone/dfsin/src/softfloat.c:505]   --->   Operation 75 'icmp' 'icmp_ln505' <Predicate = (!icmp_ln481 & !icmp_ln492 & icmp_ln503)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln505 = br i1 %icmp_ln505, void %if.end33, void %if.then31" [benchmarks/chstone/dfsin/src/softfloat.c:505]   --->   Operation 76 'br' 'br_ln505' <Predicate = (!icmp_ln481 & !icmp_ln492 & icmp_ln503)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %a_read, i32 32, i32 51" [benchmarks/chstone/dfsin/src/softfloat-macros:291->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507]   --->   Operation 77 'partselect' 'tmp_26' <Predicate = (!icmp_ln481 & !icmp_ln492 & icmp_ln503 & !icmp_ln505)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.12ns)   --->   "%icmp_ln291 = icmp_eq  i20 %tmp_26, i20 0" [benchmarks/chstone/dfsin/src/softfloat-macros:291->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507]   --->   Operation 78 'icmp' 'icmp_ln291' <Predicate = (!icmp_ln481 & !icmp_ln492 & icmp_ln503 & !icmp_ln505)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln286 = zext i20 %tmp_26" [benchmarks/chstone/dfsin/src/softfloat-macros:286->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507]   --->   Operation 79 'zext' 'zext_ln286' <Predicate = (!icmp_ln481 & !icmp_ln492 & icmp_ln503 & !icmp_ln505)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.28ns)   --->   "%select_ln291 = select i1 %icmp_ln291, i32 %trunc_ln468_1, i32 %zext_ln286" [benchmarks/chstone/dfsin/src/softfloat-macros:291->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507]   --->   Operation 80 'select' 'select_ln291' <Predicate = (!icmp_ln481 & !icmp_ln492 & icmp_ln503 & !icmp_ln505)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %select_ln291, i32 16, i32 31" [benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507]   --->   Operation 81 'partselect' 'tmp_27' <Predicate = (!icmp_ln481 & !icmp_ln492 & icmp_ln503 & !icmp_ln505)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.12ns)   --->   "%icmp_ln265 = icmp_eq  i16 %tmp_27, i16 0" [benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507]   --->   Operation 82 'icmp' 'icmp_ln265' <Predicate = (!icmp_ln481 & !icmp_ln492 & icmp_ln503 & !icmp_ln505)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln265_3)   --->   "%shl_ln268 = shl i32 %select_ln291, i32 16" [benchmarks/chstone/dfsin/src/softfloat-macros:268->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507]   --->   Operation 83 'shl' 'shl_ln268' <Predicate = (!icmp_ln481 & !icmp_ln492 & icmp_ln503 & !icmp_ln505)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln265_3 = select i1 %icmp_ln265, i32 %shl_ln268, i32 %select_ln291" [benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507]   --->   Operation 84 'select' 'select_ln265_3' <Predicate = (!icmp_ln481 & !icmp_ln492 & icmp_ln503 & !icmp_ln505)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %select_ln265_3, i32 24, i32 31" [benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507]   --->   Operation 85 'partselect' 'tmp_28' <Predicate = (!icmp_ln481 & !icmp_ln492 & icmp_ln503 & !icmp_ln505)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %select_ln265_3, i32 16, i32 23" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507]   --->   Operation 86 'partselect' 'tmp_19' <Predicate = (!icmp_ln481 & !icmp_ln492 & icmp_ln503 & !icmp_ln505)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.31ns)   --->   "%icmp_ln494 = icmp_eq  i52 %bSig_6, i52 0" [benchmarks/chstone/dfsin/src/softfloat.c:494]   --->   Operation 87 'icmp' 'icmp_ln494' <Predicate = (!icmp_ln481 & icmp_ln492)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln494 = br i1 %icmp_ln494, void %if.then18, void %if.end20" [benchmarks/chstone/dfsin/src/softfloat.c:494]   --->   Operation 88 'br' 'br_ln494' <Predicate = (!icmp_ln481 & icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.31ns)   --->   "%icmp_ln100_16 = icmp_ne  i51 %trunc_ln468_3, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:495]   --->   Operation 89 'icmp' 'icmp_ln100_16' <Predicate = (!icmp_ln481 & icmp_ln492 & !icmp_ln494)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (1.31ns)   --->   "%icmp_ln100_18 = icmp_ne  i51 %trunc_ln468_2, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:495]   --->   Operation 90 'icmp' 'icmp_ln100_18' <Predicate = (!icmp_ln481 & icmp_ln492 & !icmp_ln494)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln496)   --->   "%trunc_ln496 = trunc i64 %a_read" [benchmarks/chstone/dfsin/src/softfloat.c:496]   --->   Operation 91 'trunc' 'trunc_ln496' <Predicate = (!icmp_ln481 & icmp_ln492 & icmp_ln494)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln496)   --->   "%or_ln496 = or i11 %trunc_ln496, i11 %aExp" [benchmarks/chstone/dfsin/src/softfloat.c:496]   --->   Operation 92 'or' 'or_ln496' <Predicate = (!icmp_ln481 & icmp_ln492 & icmp_ln494)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln496)   --->   "%tmp_4 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %a_read, i32 11, i32 51" [benchmarks/chstone/dfsin/src/softfloat.c:496]   --->   Operation 93 'partselect' 'tmp_4' <Predicate = (!icmp_ln481 & icmp_ln492 & icmp_ln494)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln496)   --->   "%tmp_5 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i41.i11, i41 %tmp_4, i11 %or_ln496" [benchmarks/chstone/dfsin/src/softfloat.c:496]   --->   Operation 94 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln481 & icmp_ln492 & icmp_ln494)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.31ns) (out node of the LUT)   --->   "%icmp_ln496 = icmp_eq  i52 %tmp_5, i52 0" [benchmarks/chstone/dfsin/src/softfloat.c:496]   --->   Operation 95 'icmp' 'icmp_ln496' <Predicate = (!icmp_ln481 & icmp_ln492 & icmp_ln494)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.75ns)   --->   "%br_ln496 = br i1 %icmp_ln496, void %if.end25, void %cleanup" [benchmarks/chstone/dfsin/src/softfloat.c:496]   --->   Operation 96 'br' 'br_ln496' <Predicate = (!icmp_ln481 & icmp_ln492 & icmp_ln494)> <Delay = 0.75>
ST_1 : Operation 97 [1/1] (1.31ns)   --->   "%icmp_ln483 = icmp_eq  i52 %aSig_6, i52 0" [benchmarks/chstone/dfsin/src/softfloat.c:483]   --->   Operation 97 'icmp' 'icmp_ln483' <Predicate = (icmp_ln481)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln483 = br i1 %icmp_ln483, void %if.then8, void %lor.lhs.false" [benchmarks/chstone/dfsin/src/softfloat.c:483]   --->   Operation 98 'br' 'br_ln483' <Predicate = (icmp_ln481)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.96ns)   --->   "%icmp_ln483_1 = icmp_eq  i11 %bExp, i11 2047" [benchmarks/chstone/dfsin/src/softfloat.c:483]   --->   Operation 99 'icmp' 'icmp_ln483_1' <Predicate = (icmp_ln481 & icmp_ln483)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (1.31ns)   --->   "%icmp_ln483_2 = icmp_ne  i52 %bSig_6, i52 0" [benchmarks/chstone/dfsin/src/softfloat.c:483]   --->   Operation 100 'icmp' 'icmp_ln483_2' <Predicate = (icmp_ln481 & icmp_ln483)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.14ns)   --->   "%and_ln483 = and i1 %icmp_ln483_1, i1 %icmp_ln483_2" [benchmarks/chstone/dfsin/src/softfloat.c:483]   --->   Operation 101 'and' 'and_ln483' <Predicate = (icmp_ln481 & icmp_ln483)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln483 = br i1 %and_ln483, void %if.end, void %if.then8" [benchmarks/chstone/dfsin/src/softfloat.c:483]   --->   Operation 102 'br' 'br_ln483' <Predicate = (icmp_ln481 & icmp_ln483)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln485)   --->   "%trunc_ln485 = trunc i64 %b_read" [benchmarks/chstone/dfsin/src/softfloat.c:485]   --->   Operation 103 'trunc' 'trunc_ln485' <Predicate = (icmp_ln481 & icmp_ln483 & !and_ln483)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln485)   --->   "%or_ln485 = or i11 %trunc_ln485, i11 %bExp" [benchmarks/chstone/dfsin/src/softfloat.c:485]   --->   Operation 104 'or' 'or_ln485' <Predicate = (icmp_ln481 & icmp_ln483 & !and_ln483)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln485)   --->   "%tmp = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %b_read, i32 11, i32 51" [benchmarks/chstone/dfsin/src/softfloat.c:485]   --->   Operation 105 'partselect' 'tmp' <Predicate = (icmp_ln481 & icmp_ln483 & !and_ln483)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln485)   --->   "%tmp_3 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i41.i11, i41 %tmp, i11 %or_ln485" [benchmarks/chstone/dfsin/src/softfloat.c:485]   --->   Operation 106 'bitconcatenate' 'tmp_3' <Predicate = (icmp_ln481 & icmp_ln483 & !and_ln483)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (1.31ns) (out node of the LUT)   --->   "%icmp_ln485 = icmp_eq  i52 %tmp_3, i52 0" [benchmarks/chstone/dfsin/src/softfloat.c:485]   --->   Operation 107 'icmp' 'icmp_ln485' <Predicate = (icmp_ln481 & icmp_ln483 & !and_ln483)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.75ns)   --->   "%br_ln485 = br i1 %icmp_ln485, void %if.end12, void %cleanup" [benchmarks/chstone/dfsin/src/softfloat.c:485]   --->   Operation 108 'br' 'br_ln485' <Predicate = (icmp_ln481 & icmp_ln483 & !and_ln483)> <Delay = 0.75>
ST_1 : Operation 109 [1/1] (1.31ns)   --->   "%icmp_ln100_12 = icmp_ne  i51 %trunc_ln468_3, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:484]   --->   Operation 109 'icmp' 'icmp_ln100_12' <Predicate = (icmp_ln481 & and_ln483) | (icmp_ln481 & !icmp_ln483)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (1.31ns)   --->   "%icmp_ln100_14 = icmp_ne  i51 %trunc_ln468_2, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:484]   --->   Operation 110 'icmp' 'icmp_ln100_14' <Predicate = (icmp_ln481 & and_ln483) | (icmp_ln481 & !icmp_ln483)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.56>
ST_2 : Operation 111 [1/1] (0.87ns)   --->   "%icmp_ln270 = icmp_eq  i8 %tmp_28, i8 0" [benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507]   --->   Operation 111 'icmp' 'icmp_ln270' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.40ns)   --->   "%select_ln270 = select i1 %icmp_ln270, i8 %tmp_19, i8 %tmp_28" [benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507]   --->   Operation 112 'select' 'select_ln270' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln275 = zext i8 %select_ln270" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507]   --->   Operation 113 'zext' 'zext_ln275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%countLeadingZerosHigh_addr = getelementptr i4 %countLeadingZerosHigh, i64 0, i64 %zext_ln275" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507]   --->   Operation 114 'getelementptr' 'countLeadingZerosHigh_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [2/2] (1.29ns)   --->   "%countLeadingZerosHigh_load = load i8 %countLeadingZerosHigh_addr" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507]   --->   Operation 115 'load' 'countLeadingZerosHigh_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 116 [1/2] (1.29ns)   --->   "%countLeadingZerosHigh_load = load i8 %countLeadingZerosHigh_addr" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507]   --->   Operation 116 'load' 'countLeadingZerosHigh_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>

State 4 <SV = 3> <Delay = 3.51>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node shiftCount_11)   --->   "%shiftCount = select i1 %icmp_ln265, i5 16, i5 0" [benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507]   --->   Operation 117 'select' 'shiftCount' <Predicate = (icmp_ln503 & !icmp_ln270)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node shiftCount_11)   --->   "%shiftCount_8 = select i1 %icmp_ln265, i5 24, i5 8" [benchmarks/chstone/dfsin/src/softfloat-macros:272->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507]   --->   Operation 118 'select' 'shiftCount_8' <Predicate = (icmp_ln503 & icmp_ln270)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node shiftCount_11)   --->   "%shiftCount_9 = select i1 %icmp_ln270, i5 %shiftCount_8, i5 %shiftCount" [benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507]   --->   Operation 119 'select' 'shiftCount_9' <Predicate = (icmp_ln503)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node shiftCount_11)   --->   "%zext_ln262 = zext i4 %countLeadingZerosHigh_load" [benchmarks/chstone/dfsin/src/softfloat-macros:262->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507]   --->   Operation 120 'zext' 'zext_ln262' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node shiftCount_11)   --->   "%shiftCount_18 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %icmp_ln291, i5 %shiftCount_9" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507]   --->   Operation 121 'bitconcatenate' 'shiftCount_18' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node shiftCount_11)   --->   "%zext_ln299 = zext i6 %shiftCount_18" [benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507]   --->   Operation 122 'zext' 'zext_ln299' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.84ns) (out node of the LUT)   --->   "%shiftCount_11 = add i7 %zext_ln262, i7 %zext_ln299" [benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507]   --->   Operation 123 'add' 'shiftCount_11' <Predicate = (icmp_ln503)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.85ns)   --->   "%shiftCount_12 = add i7 %shiftCount_11, i7 117" [benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507]   --->   Operation 124 'add' 'shiftCount_12' <Predicate = (icmp_ln503)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i7 %shiftCount_12" [benchmarks/chstone/dfsin/src/softfloat.c:126->benchmarks/chstone/dfsin/src/softfloat.c:507]   --->   Operation 125 'sext' 'sext_ln126' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i32 %sext_ln126" [benchmarks/chstone/dfsin/src/softfloat.c:126->benchmarks/chstone/dfsin/src/softfloat.c:507]   --->   Operation 126 'zext' 'zext_ln126' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (1.36ns)   --->   "%aSig = shl i64 %zext_ln472, i64 %zext_ln126" [benchmarks/chstone/dfsin/src/softfloat.c:126->benchmarks/chstone/dfsin/src/softfloat.c:507]   --->   Operation 127 'shl' 'aSig' <Predicate = (icmp_ln503)> <Delay = 1.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln472 = trunc i64 %aSig" [benchmarks/chstone/dfsin/src/softfloat.c:472]   --->   Operation 128 'trunc' 'trunc_ln472' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.85ns)   --->   "%aExp_4 = sub i7 12, i7 %shiftCount_11" [benchmarks/chstone/dfsin/src/softfloat.c:127->benchmarks/chstone/dfsin/src/softfloat.c:507]   --->   Operation 129 'sub' 'aExp_4' <Predicate = (icmp_ln503)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln471 = sext i7 %aExp_4" [benchmarks/chstone/dfsin/src/softfloat.c:471]   --->   Operation 130 'sext' 'sext_ln471' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.46ns)   --->   "%br_ln508 = br void %if.end34" [benchmarks/chstone/dfsin/src/softfloat.c:508]   --->   Operation 131 'br' 'br_ln508' <Predicate = (icmp_ln503)> <Delay = 0.46>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%aSig_5 = phi i54 %trunc_ln472, void %if.end33, i54 %zext_ln472_1, void %if.end27" [benchmarks/chstone/dfsin/src/softfloat.c:472]   --->   Operation 132 'phi' 'aSig_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%aExp_5 = phi i12 %sext_ln471, void %if.end33, i12 %zext_ln471, void %if.end27" [benchmarks/chstone/dfsin/src/softfloat.c:471]   --->   Operation 133 'phi' 'aExp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.96ns)   --->   "%icmp_ln509 = icmp_eq  i11 %bExp, i11 0" [benchmarks/chstone/dfsin/src/softfloat.c:509]   --->   Operation 134 'icmp' 'icmp_ln509' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.46ns)   --->   "%br_ln509 = br i1 %icmp_ln509, void %if.end41, void %if.then36" [benchmarks/chstone/dfsin/src/softfloat.c:509]   --->   Operation 135 'br' 'br_ln509' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 136 [1/1] (1.31ns)   --->   "%icmp_ln511 = icmp_eq  i52 %bSig_6, i52 0" [benchmarks/chstone/dfsin/src/softfloat.c:511]   --->   Operation 136 'icmp' 'icmp_ln511' <Predicate = (icmp_ln509)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln511 = br i1 %icmp_ln511, void %if.end40, void %if.then38" [benchmarks/chstone/dfsin/src/softfloat.c:511]   --->   Operation 137 'br' 'br_ln511' <Predicate = (icmp_ln509)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %b_read, i32 32, i32 51" [benchmarks/chstone/dfsin/src/softfloat-macros:291->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513]   --->   Operation 138 'partselect' 'tmp_29' <Predicate = (icmp_ln509 & !icmp_ln511)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (1.12ns)   --->   "%icmp_ln291_1 = icmp_eq  i20 %tmp_29, i20 0" [benchmarks/chstone/dfsin/src/softfloat-macros:291->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513]   --->   Operation 139 'icmp' 'icmp_ln291_1' <Predicate = (icmp_ln509 & !icmp_ln511)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln286_1 = zext i20 %tmp_29" [benchmarks/chstone/dfsin/src/softfloat-macros:286->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513]   --->   Operation 140 'zext' 'zext_ln286_1' <Predicate = (icmp_ln509 & !icmp_ln511)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.28ns)   --->   "%select_ln291_1 = select i1 %icmp_ln291_1, i32 %trunc_ln468, i32 %zext_ln286_1" [benchmarks/chstone/dfsin/src/softfloat-macros:291->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513]   --->   Operation 141 'select' 'select_ln291_1' <Predicate = (icmp_ln509 & !icmp_ln511)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %select_ln291_1, i32 16, i32 31" [benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513]   --->   Operation 142 'partselect' 'tmp_30' <Predicate = (icmp_ln509 & !icmp_ln511)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (1.12ns)   --->   "%icmp_ln265_1 = icmp_eq  i16 %tmp_30, i16 0" [benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513]   --->   Operation 143 'icmp' 'icmp_ln265_1' <Predicate = (icmp_ln509 & !icmp_ln511)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln265_4)   --->   "%shl_ln268_1 = shl i32 %select_ln291_1, i32 16" [benchmarks/chstone/dfsin/src/softfloat-macros:268->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513]   --->   Operation 144 'shl' 'shl_ln268_1' <Predicate = (icmp_ln509 & !icmp_ln511)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln265_4 = select i1 %icmp_ln265_1, i32 %shl_ln268_1, i32 %select_ln291_1" [benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513]   --->   Operation 145 'select' 'select_ln265_4' <Predicate = (icmp_ln509 & !icmp_ln511)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %select_ln265_4, i32 24, i32 31" [benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513]   --->   Operation 146 'partselect' 'tmp_31' <Predicate = (icmp_ln509 & !icmp_ln511)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %select_ln265_4, i32 16, i32 23" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513]   --->   Operation 147 'partselect' 'tmp_20' <Predicate = (icmp_ln509 & !icmp_ln511)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.56>
ST_5 : Operation 148 [1/1] (0.87ns)   --->   "%icmp_ln270_1 = icmp_eq  i8 %tmp_31, i8 0" [benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513]   --->   Operation 148 'icmp' 'icmp_ln270_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.40ns)   --->   "%select_ln270_2 = select i1 %icmp_ln270_1, i8 %tmp_20, i8 %tmp_31" [benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513]   --->   Operation 149 'select' 'select_ln270_2' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln275_1 = zext i8 %select_ln270_2" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513]   --->   Operation 150 'zext' 'zext_ln275_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%countLeadingZerosHigh_addr_1 = getelementptr i4 %countLeadingZerosHigh, i64 0, i64 %zext_ln275_1" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513]   --->   Operation 151 'getelementptr' 'countLeadingZerosHigh_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [2/2] (1.29ns)   --->   "%countLeadingZerosHigh_load_1 = load i8 %countLeadingZerosHigh_addr_1" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513]   --->   Operation 152 'load' 'countLeadingZerosHigh_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 153 [1/2] (1.29ns)   --->   "%countLeadingZerosHigh_load_1 = load i8 %countLeadingZerosHigh_addr_1" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513]   --->   Operation 153 'load' 'countLeadingZerosHigh_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>

State 7 <SV = 6> <Delay = 3.51>
ST_7 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node shiftCount_16)   --->   "%shiftCount_13 = select i1 %icmp_ln265_1, i5 16, i5 0" [benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513]   --->   Operation 154 'select' 'shiftCount_13' <Predicate = (!icmp_ln270_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node shiftCount_16)   --->   "%shiftCount_14 = select i1 %icmp_ln265_1, i5 24, i5 8" [benchmarks/chstone/dfsin/src/softfloat-macros:272->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513]   --->   Operation 155 'select' 'shiftCount_14' <Predicate = (icmp_ln270_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node shiftCount_16)   --->   "%shiftCount_15 = select i1 %icmp_ln270_1, i5 %shiftCount_14, i5 %shiftCount_13" [benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513]   --->   Operation 156 'select' 'shiftCount_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node shiftCount_16)   --->   "%zext_ln262_1 = zext i4 %countLeadingZerosHigh_load_1" [benchmarks/chstone/dfsin/src/softfloat-macros:262->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513]   --->   Operation 157 'zext' 'zext_ln262_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node shiftCount_16)   --->   "%shiftCount_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %icmp_ln291_1, i5 %shiftCount_15" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513]   --->   Operation 158 'bitconcatenate' 'shiftCount_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node shiftCount_16)   --->   "%zext_ln299_1 = zext i6 %shiftCount_1" [benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513]   --->   Operation 159 'zext' 'zext_ln299_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.84ns) (out node of the LUT)   --->   "%shiftCount_16 = add i7 %zext_ln262_1, i7 %zext_ln299_1" [benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513]   --->   Operation 160 'add' 'shiftCount_16' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.85ns)   --->   "%shiftCount_17 = add i7 %shiftCount_16, i7 117" [benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513]   --->   Operation 161 'add' 'shiftCount_17' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln126_1 = sext i7 %shiftCount_17" [benchmarks/chstone/dfsin/src/softfloat.c:126->benchmarks/chstone/dfsin/src/softfloat.c:513]   --->   Operation 162 'sext' 'sext_ln126_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i32 %sext_ln126_1" [benchmarks/chstone/dfsin/src/softfloat.c:126->benchmarks/chstone/dfsin/src/softfloat.c:513]   --->   Operation 163 'zext' 'zext_ln126_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (1.36ns)   --->   "%bSig = shl i64 %zext_ln472_2, i64 %zext_ln126_1" [benchmarks/chstone/dfsin/src/softfloat.c:126->benchmarks/chstone/dfsin/src/softfloat.c:513]   --->   Operation 164 'shl' 'bSig' <Predicate = true> <Delay = 1.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln472_1 = trunc i64 %bSig" [benchmarks/chstone/dfsin/src/softfloat.c:472]   --->   Operation 165 'trunc' 'trunc_ln472_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.85ns)   --->   "%bExp_4 = sub i7 12, i7 %shiftCount_16" [benchmarks/chstone/dfsin/src/softfloat.c:127->benchmarks/chstone/dfsin/src/softfloat.c:513]   --->   Operation 166 'sub' 'bExp_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln471_1 = sext i7 %bExp_4" [benchmarks/chstone/dfsin/src/softfloat.c:471]   --->   Operation 167 'sext' 'sext_ln471_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.46ns)   --->   "%br_ln514 = br void %if.end41" [benchmarks/chstone/dfsin/src/softfloat.c:514]   --->   Operation 168 'br' 'br_ln514' <Predicate = true> <Delay = 0.46>

State 8 <SV = 7> <Delay = 2.89>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%bSig_5 = phi i53 %trunc_ln472_1, void %if.end40, i53 %zext_ln472_3, void %if.end34" [benchmarks/chstone/dfsin/src/softfloat.c:472]   --->   Operation 169 'phi' 'bSig_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%bExp_5 = phi i12 %sext_ln471_1, void %if.end40, i12 %zext_ln471_1, void %if.end34" [benchmarks/chstone/dfsin/src/softfloat.c:471]   --->   Operation 170 'phi' 'bExp_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i54 %aSig_5" [benchmarks/chstone/dfsin/src/softfloat-macros:184->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 171 'trunc' 'trunc_ln184' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%aLow = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln184, i10 0" [benchmarks/chstone/dfsin/src/softfloat-macros:184->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 172 'bitconcatenate' 'aLow' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %aSig_5, i32 22, i32 53" [benchmarks/chstone/dfsin/src/softfloat-macros:185->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 173 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%aHigh = or i32 %trunc_ln, i32 1073741824" [benchmarks/chstone/dfsin/src/softfloat-macros:185->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 174 'or' 'aHigh' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i53 %bSig_5" [benchmarks/chstone/dfsin/src/softfloat-macros:186->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 175 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%bLow = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i11, i21 %trunc_ln186, i11 0" [benchmarks/chstone/dfsin/src/softfloat-macros:186->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 176 'bitconcatenate' 'bLow' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i53.i32.i32, i53 %bSig_5, i32 21, i32 52" [benchmarks/chstone/dfsin/src/softfloat-macros:187->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 177 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%bHigh = or i32 %trunc_ln1, i32 2147483648" [benchmarks/chstone/dfsin/src/softfloat-macros:187->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 178 'or' 'bHigh' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i32 %aLow" [benchmarks/chstone/dfsin/src/softfloat-macros:188->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 179 'zext' 'zext_ln188' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln188_1 = zext i32 %bLow" [benchmarks/chstone/dfsin/src/softfloat-macros:188->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 180 'zext' 'zext_ln188_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 181 [2/2] (2.89ns)   --->   "%z1 = mul i64 %zext_ln188_1, i64 %zext_ln188" [benchmarks/chstone/dfsin/src/softfloat-macros:188->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 181 'mul' 'z1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i32 %bHigh" [benchmarks/chstone/dfsin/src/softfloat-macros:189->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 182 'zext' 'zext_ln189' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 183 [2/2] (2.89ns)   --->   "%zMiddleA = mul i64 %zext_ln189, i64 %zext_ln188" [benchmarks/chstone/dfsin/src/softfloat-macros:189->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 183 'mul' 'zMiddleA' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln190 = zext i32 %aHigh" [benchmarks/chstone/dfsin/src/softfloat-macros:190->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 184 'zext' 'zext_ln190' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [2/2] (2.89ns)   --->   "%zMiddleB = mul i64 %zext_ln188_1, i64 %zext_ln190" [benchmarks/chstone/dfsin/src/softfloat-macros:190->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 185 'mul' 'zMiddleB' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [2/2] (2.89ns)   --->   "%z0 = mul i64 %zext_ln189, i64 %zext_ln190" [benchmarks/chstone/dfsin/src/softfloat-macros:191->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 186 'mul' 'z0' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.89>
ST_9 : Operation 187 [1/2] (2.89ns)   --->   "%z1 = mul i64 %zext_ln188_1, i64 %zext_ln188" [benchmarks/chstone/dfsin/src/softfloat-macros:188->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 187 'mul' 'z1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [1/2] (2.89ns)   --->   "%zMiddleA = mul i64 %zext_ln189, i64 %zext_ln188" [benchmarks/chstone/dfsin/src/softfloat-macros:189->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 188 'mul' 'zMiddleA' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [1/2] (2.89ns)   --->   "%zMiddleB = mul i64 %zext_ln188_1, i64 %zext_ln190" [benchmarks/chstone/dfsin/src/softfloat-macros:190->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 189 'mul' 'zMiddleB' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [1/2] (2.89ns)   --->   "%z0 = mul i64 %zext_ln189, i64 %zext_ln190" [benchmarks/chstone/dfsin/src/softfloat-macros:191->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 190 'mul' 'z0' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.72>
ST_10 : Operation 191 [1/1] (1.36ns)   --->   "%zMiddleA_1 = add i64 %zMiddleA, i64 %zMiddleB" [benchmarks/chstone/dfsin/src/softfloat-macros:192->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 191 'add' 'zMiddleA_1' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [1/1] (1.36ns)   --->   "%icmp_ln193 = icmp_ult  i64 %zMiddleA_1, i64 %zMiddleB" [benchmarks/chstone/dfsin/src/softfloat-macros:193->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 192 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %zMiddleA_1, i32 32, i32 63" [benchmarks/chstone/dfsin/src/softfloat-macros:193->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 193 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%zMiddleA_2 = shl i64 %zMiddleA_1, i64 32" [benchmarks/chstone/dfsin/src/softfloat-macros:194->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 194 'shl' 'zMiddleA_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (1.36ns)   --->   "%z1_2 = add i64 %zMiddleA_2, i64 %z1" [benchmarks/chstone/dfsin/src/softfloat-macros:195->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 195 'add' 'z1_2' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.41>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 %icmp_ln193, i32 %tmp_21" [benchmarks/chstone/dfsin/src/softfloat-macros:193->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 196 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i33 %or_ln" [benchmarks/chstone/dfsin/src/softfloat-macros:194->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 197 'zext' 'zext_ln194' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (1.36ns)   --->   "%icmp_ln196 = icmp_ult  i64 %z1_2, i64 %zMiddleA_2" [benchmarks/chstone/dfsin/src/softfloat-macros:196->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 198 'icmp' 'icmp_ln196' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i1 %icmp_ln196" [benchmarks/chstone/dfsin/src/softfloat-macros:196->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 199 'zext' 'zext_ln196' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196 = add i64 %z0, i64 %zext_ln196" [benchmarks/chstone/dfsin/src/softfloat-macros:196->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 200 'add' 'add_ln196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 201 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%z0_2 = add i64 %add_ln196, i64 %zext_ln194" [benchmarks/chstone/dfsin/src/softfloat-macros:196->benchmarks/chstone/dfsin/src/softfloat.c:518]   --->   Operation 201 'add' 'z0_2' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 202 [1/1] (1.36ns)   --->   "%icmp_ln519 = icmp_ne  i64 %z1_2, i64 0" [benchmarks/chstone/dfsin/src/softfloat.c:519]   --->   Operation 202 'icmp' 'icmp_ln519' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln519 = trunc i64 %z0_2" [benchmarks/chstone/dfsin/src/softfloat.c:519]   --->   Operation 203 'trunc' 'trunc_ln519' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.14ns)   --->   "%or_ln519 = or i1 %trunc_ln519, i1 %icmp_ln519" [benchmarks/chstone/dfsin/src/softfloat.c:519]   --->   Operation 204 'or' 'or_ln519' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %z0_2, i32 1, i32 63" [benchmarks/chstone/dfsin/src/softfloat.c:519]   --->   Operation 205 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%zSig0_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_6, i1 %or_ln519" [benchmarks/chstone/dfsin/src/softfloat.c:519]   --->   Operation 206 'bitconcatenate' 'zSig0_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %z0_2, i32 1, i32 62" [benchmarks/chstone/dfsin/src/softfloat.c:520]   --->   Operation 207 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i1.i1, i62 %tmp_22, i1 %or_ln519, i1 0" [benchmarks/chstone/dfsin/src/softfloat.c:520]   --->   Operation 208 'bitconcatenate' 'shl_ln7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %z0_2, i32 62" [benchmarks/chstone/dfsin/src/softfloat.c:520]   --->   Operation 209 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.43ns)   --->   "%select_ln520 = select i1 %tmp_32, i64 %zSig0_1, i64 %shl_ln7" [benchmarks/chstone/dfsin/src/softfloat.c:520]   --->   Operation 210 'select' 'select_ln520' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node add_ln520)   --->   "%select_ln520_1 = select i1 %tmp_32, i12 3073, i12 3072" [benchmarks/chstone/dfsin/src/softfloat.c:520]   --->   Operation 211 'select' 'select_ln520_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 212 [1/1] (0.99ns) (out node of the LUT)   --->   "%add_ln520 = add i12 %aExp_5, i12 %select_ln520_1" [benchmarks/chstone/dfsin/src/softfloat.c:520]   --->   Operation 212 'add' 'add_ln520' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%roundBits = trunc i64 %select_ln520" [benchmarks/chstone/dfsin/src/softfloat.c:203->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 213 'trunc' 'roundBits' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.86>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln471_2 = sext i12 %bExp_5" [benchmarks/chstone/dfsin/src/softfloat.c:471]   --->   Operation 214 'sext' 'sext_ln471_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln520 = sext i12 %add_ln520" [benchmarks/chstone/dfsin/src/softfloat.c:520]   --->   Operation 215 'sext' 'sext_ln520' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.99ns)   --->   "%add_ln520_1 = add i12 %add_ln520, i12 %bExp_5" [benchmarks/chstone/dfsin/src/softfloat.c:520]   --->   Operation 216 'add' 'add_ln520_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 217 [1/1] (0.99ns)   --->   "%zExp = add i13 %sext_ln520, i13 %sext_ln471_2" [benchmarks/chstone/dfsin/src/softfloat.c:520]   --->   Operation 217 'add' 'zExp' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln471 = trunc i12 %add_ln520_1" [benchmarks/chstone/dfsin/src/softfloat.c:471]   --->   Operation 218 'trunc' 'trunc_ln471' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 219 [1/1] (1.02ns)   --->   "%icmp_ln204 = icmp_ugt  i13 %zExp, i13 2044" [benchmarks/chstone/dfsin/src/softfloat.c:204->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 219 'icmp' 'icmp_ln204' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 220 [1/1] (0.46ns)   --->   "%br_ln204 = br i1 %icmp_ln204, void %if.end41.i, void %if.then18.i" [benchmarks/chstone/dfsin/src/softfloat.c:204->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 220 'br' 'br_ln204' <Predicate = true> <Delay = 0.46>
ST_12 : Operation 221 [1/1] (1.02ns)   --->   "%icmp_ln206 = icmp_sgt  i13 %zExp, i13 2045" [benchmarks/chstone/dfsin/src/softfloat.c:206->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 221 'icmp' 'icmp_ln206' <Predicate = (icmp_ln204)> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %icmp_ln206, void %lor.lhs.false.i, void %if.then26.i" [benchmarks/chstone/dfsin/src/softfloat.c:207->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 222 'br' 'br_ln207' <Predicate = (icmp_ln204)> <Delay = 0.00>
ST_12 : Operation 223 [1/1] (1.02ns)   --->   "%icmp_ln207 = icmp_eq  i13 %zExp, i13 2045" [benchmarks/chstone/dfsin/src/softfloat.c:207->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 223 'icmp' 'icmp_ln207' <Predicate = (icmp_ln204 & !icmp_ln206)> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 224 [1/1] (1.36ns)   --->   "%add_ln207 = add i64 %select_ln520, i64 512" [benchmarks/chstone/dfsin/src/softfloat.c:207->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 224 'add' 'add_ln207' <Predicate = (icmp_ln204 & !icmp_ln206)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln207, i32 63" [benchmarks/chstone/dfsin/src/softfloat.c:207->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 225 'bitselect' 'tmp_33' <Predicate = (icmp_ln204 & !icmp_ln206)> <Delay = 0.00>
ST_12 : Operation 226 [1/1] (0.14ns)   --->   "%and_ln207 = and i1 %icmp_ln207, i1 %tmp_33" [benchmarks/chstone/dfsin/src/softfloat.c:207->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 226 'and' 'and_ln207' <Predicate = (icmp_ln204 & !icmp_ln206)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %and_ln207, void %if.end29.i, void %if.then26.i" [benchmarks/chstone/dfsin/src/softfloat.c:207->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 227 'br' 'br_ln207' <Predicate = (icmp_ln204 & !icmp_ln206)> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %zExp, i32 12" [benchmarks/chstone/dfsin/src/softfloat.c:212->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 228 'bitselect' 'tmp_34' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207)> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (0.46ns)   --->   "%br_ln212 = br i1 %tmp_34, void %if.end41.i, void %if.then31.i" [benchmarks/chstone/dfsin/src/softfloat.c:212->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 229 'br' 'br_ln212' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207)> <Delay = 0.46>
ST_12 : Operation 230 [1/1] (1.02ns)   --->   "%sub_ln217 = sub i13 0, i13 %zExp" [benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 230 'sub' 'sub_ln217' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_34)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i6 @_ssdm_op_PartSelect.i6.i13.i32.i32, i13 %sub_ln217, i32 6, i32 11" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 231 'partselect' 'tmp_35' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_34)> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (0.84ns)   --->   "%icmp_ln71 = icmp_slt  i6 %tmp_35, i6 1" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 232 'icmp' 'icmp_ln71' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_34)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %if.else5.i.i, void %if.then2.i.i" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 233 'br' 'br_ln71' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_34)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.82>
ST_13 : Operation 234 [1/1] (1.36ns)   --->   "%z_11 = icmp_ne  i64 %select_ln520, i64 0" [benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 234 'icmp' 'z_11' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i1 %z_11" [benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 235 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 236 [1/1] (0.46ns)   --->   "%br_ln0 = br void %shift64RightJamming.exit.i"   --->   Operation 236 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 14 <SV = 12> <Delay = 3.27>
ST_14 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i13 %sub_ln217" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 237 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 238 [1/1] (1.30ns)   --->   "%lshr_ln73 = lshr i64 %select_ln520, i64 %zext_ln73" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 238 'lshr' 'lshr_ln73' <Predicate = true> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln73_6 = zext i6 %trunc_ln471" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 239 'zext' 'zext_ln73_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 240 [1/1] (1.30ns)   --->   "%shl_ln73 = shl i64 %select_ln520, i64 %zext_ln73_6" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 240 'shl' 'shl_ln73' <Predicate = true> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [1/1] (1.36ns)   --->   "%icmp_ln73 = icmp_ne  i64 %shl_ln73, i64 0" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 241 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i64 %lshr_ln73" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 242 'trunc' 'trunc_ln73' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 243 [1/1] (0.14ns)   --->   "%or_ln73 = or i1 %trunc_ln73, i1 %icmp_ln73" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 243 'or' 'or_ln73' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %lshr_ln73, i32 1, i32 63" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 244 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 245 [1/1] (0.00ns)   --->   "%z = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_7, i1 %or_ln73" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 245 'bitconcatenate' 'z' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 246 [1/1] (0.46ns)   --->   "%br_ln74 = br void %shift64RightJamming.exit.i" [benchmarks/chstone/dfsin/src/softfloat-macros:74->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 246 'br' 'br_ln74' <Predicate = true> <Delay = 0.46>

State 15 <SV = 13> <Delay = 3.41>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%z_12 = phi i64 %z, void %if.then2.i.i, i64 %zext_ln77, void %if.else5.i.i"   --->   Operation 247 'phi' 'z_12' <Predicate = (icmp_ln204 & tmp_34)> <Delay = 0.00>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "%roundBits_3 = trunc i64 %z_12" [benchmarks/chstone/dfsin/src/softfloat.c:219->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 248 'trunc' 'roundBits_3' <Predicate = (icmp_ln204 & tmp_34)> <Delay = 0.00>
ST_15 : Operation 249 [1/1] (0.93ns)   --->   "%icmp_ln220 = icmp_eq  i10 %roundBits_3, i10 0" [benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 249 'icmp' 'icmp_ln220' <Predicate = (icmp_ln204 & tmp_34)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln220)   --->   "%or_ln69_4 = or i32 %float_exception_flags_load, i32 4" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat.c:221->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 250 'or' 'or_ln69_4' <Predicate = (icmp_ln204 & tmp_34)> <Delay = 0.00>
ST_15 : Operation 251 [1/1] (0.14ns)   --->   "%xor_ln220 = xor i1 %icmp_ln220, i1 1" [benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 251 'xor' 'xor_ln220' <Predicate = (icmp_ln204 & tmp_34)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 252 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln220 = select i1 %icmp_ln220, i32 %float_exception_flags_load, i32 %or_ln69_4" [benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 252 'select' 'select_ln220' <Predicate = (icmp_ln204 & tmp_34)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 253 [1/1] (0.46ns)   --->   "%br_ln222 = br void %if.end41.i" [benchmarks/chstone/dfsin/src/softfloat.c:222->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 253 'br' 'br_ln222' <Predicate = (icmp_ln204 & tmp_34)> <Delay = 0.46>
ST_15 : Operation 254 [1/1] (0.00ns)   --->   "%empty = phi i64 %z_12, void %shift64RightJamming.exit.i, i64 %select_ln520, void %if.end29.i, i64 %select_ln520, void %if.end41"   --->   Operation 254 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%roundBits_4 = phi i10 %roundBits_3, void %shift64RightJamming.exit.i, i10 %roundBits, void %if.end29.i, i10 %roundBits, void %if.end41"   --->   Operation 255 'phi' 'roundBits_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 256 [1/1] (0.93ns)   --->   "%icmp_ln224 = icmp_ne  i10 %roundBits_4, i10 0" [benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 256 'icmp' 'icmp_ln224' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 257 [1/1] (1.36ns)   --->   "%add_ln226 = add i64 %empty, i64 512" [benchmarks/chstone/dfsin/src/softfloat.c:226->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 257 'add' 'add_ln226' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node and_ln227)   --->   "%trunc_ln2 = partselect i54 @_ssdm_op_PartSelect.i54.i64.i32.i32, i64 %add_ln226, i32 10, i32 63" [benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 258 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 259 [1/1] (0.93ns)   --->   "%icmp_ln227 = icmp_eq  i10 %roundBits_4, i10 512" [benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 259 'icmp' 'icmp_ln227' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node and_ln227)   --->   "%zext_ln227 = zext i1 %icmp_ln227" [benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 260 'zext' 'zext_ln227' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node and_ln227)   --->   "%xor_ln227 = xor i2 %zext_ln227, i2 3" [benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 261 'xor' 'xor_ln227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node and_ln227)   --->   "%sext_ln227 = sext i2 %xor_ln227" [benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 262 'sext' 'sext_ln227' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 263 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln227 = and i54 %trunc_ln2, i54 %sext_ln227" [benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 263 'and' 'and_ln227' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 3.44>
ST_16 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node or_ln224)   --->   "%float_exception_flags_flag_3 = phi i1 %xor_ln220, void %shift64RightJamming.exit.i, i1 0, void %if.end29.i, i1 0, void %if.end41" [benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 264 'phi' 'float_exception_flags_flag_3' <Predicate = (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln511 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln511 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln509 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln509 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln511 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln511 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln509 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln509 & !icmp_ln204)> <Delay = 0.00>
ST_16 : Operation 265 [1/1] (0.00ns)   --->   "%float_exception_flags_loc_1 = phi i32 %select_ln220, void %shift64RightJamming.exit.i, i32 %float_exception_flags_load, void %if.end29.i, i32 %float_exception_flags_load, void %if.end41" [benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 265 'phi' 'float_exception_flags_loc_1' <Predicate = (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln511 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln511 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln509 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln509 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln511 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln511 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln509 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln509 & !icmp_ln204)> <Delay = 0.00>
ST_16 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node add_ln146)   --->   "%zExp_assign_4 = phi i12 0, void %shift64RightJamming.exit.i, i12 %add_ln520_1, void %if.end29.i, i12 %add_ln520_1, void %if.end41" [benchmarks/chstone/dfsin/src/softfloat.c:520]   --->   Operation 266 'phi' 'zExp_assign_4' <Predicate = (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln511 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln511 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln509 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln509 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln511 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln511 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln509 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln509 & !icmp_ln204)> <Delay = 0.00>
ST_16 : Operation 267 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln224 = or i1 %float_exception_flags_flag_3, i1 %icmp_ln224" [benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 267 'or' 'or_ln224' <Predicate = (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln511 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln511 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln509 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln509 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln511 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln511 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln509 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln509 & !icmp_ln204)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i32 %float_exception_flags_loc_1" [benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 268 'trunc' 'trunc_ln224' <Predicate = (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln511 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln511 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln509 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln509 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln511 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln511 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln509 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln509 & !icmp_ln204)> <Delay = 0.00>
ST_16 : Operation 269 [1/1] (0.14ns)   --->   "%or_ln224_3 = or i1 %trunc_ln224, i1 %icmp_ln224" [benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 269 'or' 'or_ln224_3' <Predicate = (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln511 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln511 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln509 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln509 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln511 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln511 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln509 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln509 & !icmp_ln204)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %float_exception_flags_loc_1, i32 1, i32 31" [benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 270 'partselect' 'tmp_8' <Predicate = (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln511 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln511 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln509 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln509 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln511 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln511 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln509 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln509 & !icmp_ln204)> <Delay = 0.00>
ST_16 : Operation 271 [1/1] (0.00ns)   --->   "%or_ln224_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_8, i1 %or_ln224_3" [benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 271 'bitconcatenate' 'or_ln224_2' <Predicate = (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln511 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln511 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln509 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln509 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln511 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln511 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln509 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln509 & !icmp_ln204)> <Delay = 0.00>
ST_16 : Operation 272 [1/1] (1.32ns)   --->   "%icmp_ln228 = icmp_eq  i54 %and_ln227, i54 0" [benchmarks/chstone/dfsin/src/softfloat.c:228->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 272 'icmp' 'icmp_ln228' <Predicate = (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln511 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln511 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln509 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln509 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln511 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln511 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln509 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln509 & !icmp_ln204)> <Delay = 1.32> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node add_ln146)   --->   "%select_ln228 = select i1 %icmp_ln228, i12 0, i12 %zExp_assign_4" [benchmarks/chstone/dfsin/src/softfloat.c:228->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 273 'select' 'select_ln228' <Predicate = (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln511 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln511 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln509 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln509 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln511 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln511 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln509 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln509 & !icmp_ln204)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node add_ln146)   --->   "%shl_ln146_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i12.i52, i12 %select_ln228, i52 0" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:230->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 274 'bitconcatenate' 'shl_ln146_7' <Predicate = (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln511 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln511 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln509 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln509 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln511 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln511 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln509 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln509 & !icmp_ln204)> <Delay = 0.00>
ST_16 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln146)   --->   "%or_ln146_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i9.i54, i1 %zSign, i9 0, i54 %and_ln227" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:230->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 275 'bitconcatenate' 'or_ln146_5' <Predicate = (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln511 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln511 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln509 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln509 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln511 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln511 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln509 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln509 & !icmp_ln204)> <Delay = 0.00>
ST_16 : Operation 276 [1/1] (1.36ns) (out node of the LUT)   --->   "%add_ln146 = add i64 %shl_ln146_7, i64 %or_ln146_5" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:230->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 276 'add' 'add_ln146' <Predicate = (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln511 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln511 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln509 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln509 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln511 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln511 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln509 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln509 & !icmp_ln204)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 277 [1/1] (0.75ns)   --->   "%br_ln230 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat.c:230->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 277 'br' 'br_ln230' <Predicate = (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln511 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln511 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln509 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln505 & !icmp_ln509 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln511 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln511 & !icmp_ln204) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln509 & !icmp_ln206 & !and_ln207) | (!icmp_ln481 & !icmp_ln492 & !icmp_ln503 & !icmp_ln509 & !icmp_ln204)> <Delay = 0.75>
ST_16 : Operation 278 [1/1] (0.00ns)   --->   "%float_exception_flags_flag_5 = phi i1 %or_ln121, void %if.then8, i1 %or_ln121, void %cond.false.i, i1 0, void %if.end12, i1 0, void %if.end25, i1 %or_ln121_3, void %if.then18, i1 %or_ln121_3, void %cond.false.i34, i1 0, void %if.then31, i1 0, void %if.then38, i1 1, void %if.then26.i, i1 %or_ln224, void %if.end41.i, i1 1, void %if.end, i1 1, void %if.end20" [benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:484]   --->   Operation 278 'phi' 'float_exception_flags_flag_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 279 [1/1] (0.00ns)   --->   "%float_exception_flags_new_5 = phi i32 %or_ln69, void %if.then8, i32 %or_ln69, void %cond.false.i, i32 0, void %if.end12, i32 0, void %if.end25, i32 %or_ln69, void %if.then18, i32 %or_ln69, void %cond.false.i34, i32 0, void %if.then31, i32 0, void %if.then38, i32 %or_ln69_3, void %if.then26.i, i32 %or_ln224_2, void %if.end41.i, i32 %or_ln69, void %if.end, i32 %or_ln69, void %if.end20" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat-specialize:122->benchmarks/chstone/dfsin/src/softfloat.c:484]   --->   Operation 279 'phi' 'float_exception_flags_new_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 280 [1/1] (0.00ns)   --->   "%retval_0 = phi i64 %or_ln120, void %if.then8, i64 %select_ln123_6, void %cond.false.i, i64 %or_ln146, void %if.end12, i64 %or_ln146_2, void %if.end25, i64 %or_ln120_3, void %if.then18, i64 %select_ln123_8, void %cond.false.i34, i64 %shl_ln146_4, void %if.then31, i64 %shl_ln146_5, void %if.then38, i64 %or_ln146_3, void %if.then26.i, i64 %add_ln146, void %if.end41.i, i64 9223372036854775807, void %if.end, i64 9223372036854775807, void %if.end20" [benchmarks/chstone/dfsin/src/softfloat-specialize:120->benchmarks/chstone/dfsin/src/softfloat.c:484]   --->   Operation 280 'phi' 'retval_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %float_exception_flags_flag_5, void %cleanup.new, void %mergeST" [benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:484]   --->   Operation 281 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 282 [1/1] (0.00ns)   --->   "%store_ln69 = store i32 %float_exception_flags_new_5, i32 %float_exception_flags" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat-specialize:122->benchmarks/chstone/dfsin/src/softfloat.c:484]   --->   Operation 282 'store' 'store_ln69' <Predicate = (float_exception_flags_flag_5)> <Delay = 0.00>
ST_16 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup.new"   --->   Operation 283 'br' 'br_ln0' <Predicate = (float_exception_flags_flag_5)> <Delay = 0.00>
ST_16 : Operation 284 [1/1] (0.00ns)   --->   "%ret_ln527 = ret i64 %retval_0" [benchmarks/chstone/dfsin/src/softfloat.c:527]   --->   Operation 284 'ret' 'ret_ln527' <Predicate = true> <Delay = 0.00>

State 17 <SV = 13> <Delay = 0.75>
ST_17 : Operation 285 [1/1] (0.00ns)   --->   "%or_ln69_3 = or i32 %float_exception_flags_load, i32 9" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat.c:209->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 285 'or' 'or_ln69_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 286 [1/1] (0.00ns)   --->   "%shl_ln146_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %zSign, i63 0" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:210->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 286 'bitconcatenate' 'shl_ln146_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 287 [1/1] (0.00ns)   --->   "%or_ln146_3 = or i64 %shl_ln146_6, i64 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:210->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 287 'or' 'or_ln146_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 288 [1/1] (0.75ns)   --->   "%br_ln210 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat.c:210->benchmarks/chstone/dfsin/src/softfloat.c:525]   --->   Operation 288 'br' 'br_ln210' <Predicate = true> <Delay = 0.75>

State 18 <SV = 13> <Delay = 0.75>
ST_18 : Operation 289 [1/1] (0.00ns)   --->   "%shl_ln146_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %zSign, i63 0" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:512]   --->   Operation 289 'bitconcatenate' 'shl_ln146_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 290 [1/1] (0.75ns)   --->   "%br_ln512 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat.c:512]   --->   Operation 290 'br' 'br_ln512' <Predicate = true> <Delay = 0.75>

State 19 <SV = 13> <Delay = 0.75>
ST_19 : Operation 291 [1/1] (0.00ns)   --->   "%shl_ln146_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %zSign, i63 0" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:506]   --->   Operation 291 'bitconcatenate' 'shl_ln146_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 292 [1/1] (0.75ns)   --->   "%br_ln506 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat.c:506]   --->   Operation 292 'br' 'br_ln506' <Predicate = true> <Delay = 0.75>

State 20 <SV = 1> <Delay = 0.00>

State 21 <SV = 2> <Delay = 0.00>

State 22 <SV = 3> <Delay = 0.00>

State 23 <SV = 4> <Delay = 0.00>

State 24 <SV = 5> <Delay = 0.00>

State 25 <SV = 6> <Delay = 0.00>

State 26 <SV = 7> <Delay = 0.00>

State 27 <SV = 8> <Delay = 0.00>

State 28 <SV = 9> <Delay = 0.00>

State 29 <SV = 10> <Delay = 0.00>

State 30 <SV = 11> <Delay = 0.00>

State 31 <SV = 12> <Delay = 0.00>

State 32 <SV = 13> <Delay = 2.69>
ST_32 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %a_read, i32 51, i32 62" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:495]   --->   Operation 293 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 294 [1/1] (0.00ns)   --->   "%and_ln100_1 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_17, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:495]   --->   Operation 294 'bitconcatenate' 'and_ln100_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 295 [1/1] (1.35ns)   --->   "%icmp_ln100_15 = icmp_eq  i63 %and_ln100_1, i63 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:495]   --->   Operation 295 'icmp' 'icmp_ln100_15' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 296 [1/1] (0.14ns)   --->   "%and_ln100_11 = and i1 %icmp_ln100_15, i1 %icmp_ln100_16" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:495]   --->   Operation 296 'and' 'and_ln100_11' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln87_3)   --->   "%shl_ln87_3 = shl i64 %b_read, i64 1" [benchmarks/chstone/dfsin/src/softfloat-specialize:87->benchmarks/chstone/dfsin/src/softfloat-specialize:117->benchmarks/chstone/dfsin/src/softfloat.c:495]   --->   Operation 297 'shl' 'shl_ln87_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 298 [1/1] (1.36ns) (out node of the LUT)   --->   "%icmp_ln87_3 = icmp_ugt  i64 %shl_ln87_3, i64 18437736874454810624" [benchmarks/chstone/dfsin/src/softfloat-specialize:87->benchmarks/chstone/dfsin/src/softfloat-specialize:117->benchmarks/chstone/dfsin/src/softfloat.c:495]   --->   Operation 298 'icmp' 'icmp_ln87_3' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %b_read, i32 51, i32 62" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:495]   --->   Operation 299 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 300 [1/1] (0.00ns)   --->   "%and_ln100_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_18, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:495]   --->   Operation 300 'bitconcatenate' 'and_ln100_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 301 [1/1] (1.35ns)   --->   "%icmp_ln100_17 = icmp_eq  i63 %and_ln100_2, i63 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:495]   --->   Operation 301 'icmp' 'icmp_ln100_17' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 302 [1/1] (0.14ns)   --->   "%and_ln100_12 = and i1 %icmp_ln100_17, i1 %icmp_ln100_18" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:495]   --->   Operation 302 'and' 'and_ln100_12' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 303 [1/1] (0.00ns)   --->   "%or_ln119_3 = or i64 %a_read, i64 2251799813685248" [benchmarks/chstone/dfsin/src/softfloat-specialize:119->benchmarks/chstone/dfsin/src/softfloat.c:495]   --->   Operation 303 'or' 'or_ln119_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 304 [1/1] (0.00ns)   --->   "%or_ln120_3 = or i64 %b_read, i64 2251799813685248" [benchmarks/chstone/dfsin/src/softfloat-specialize:120->benchmarks/chstone/dfsin/src/softfloat.c:495]   --->   Operation 304 'or' 'or_ln120_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 305 [1/1] (0.14ns)   --->   "%or_ln121_3 = or i1 %and_ln100_11, i1 %and_ln100_12" [benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:495]   --->   Operation 305 'or' 'or_ln121_3' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 306 [1/1] (0.75ns)   --->   "%br_ln123 = br i1 %and_ln100_12, void %cond.false.i34, void %cleanup" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:495]   --->   Operation 306 'br' 'br_ln123' <Predicate = true> <Delay = 0.75>
ST_32 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln123_8)   --->   "%select_ln123_7 = select i1 %icmp_ln87_3, i64 %or_ln120_3, i64 %or_ln119_3" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:495]   --->   Operation 307 'select' 'select_ln123_7' <Predicate = (!and_ln100_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 308 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln123_8 = select i1 %and_ln100_11, i64 %or_ln119_3, i64 %select_ln123_7" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:495]   --->   Operation 308 'select' 'select_ln123_8' <Predicate = (!and_ln100_12)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 309 [1/1] (0.75ns)   --->   "%br_ln123 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:495]   --->   Operation 309 'br' 'br_ln123' <Predicate = (!and_ln100_12)> <Delay = 0.75>

State 33 <SV = 13> <Delay = 0.75>
ST_33 : Operation 310 [1/1] (0.00ns)   --->   "%shl_ln146_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %zSign, i63 0" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:501]   --->   Operation 310 'bitconcatenate' 'shl_ln146_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 311 [1/1] (0.00ns)   --->   "%or_ln146_2 = or i64 %shl_ln146_3, i64 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:501]   --->   Operation 311 'or' 'or_ln146_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 312 [1/1] (0.75ns)   --->   "%br_ln501 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat.c:501]   --->   Operation 312 'br' 'br_ln501' <Predicate = true> <Delay = 0.75>

State 34 <SV = 13> <Delay = 0.75>
ST_34 : Operation 313 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %zSign, i63 0" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:490]   --->   Operation 313 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 314 [1/1] (0.00ns)   --->   "%or_ln146 = or i64 %shl_ln5, i64 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:490]   --->   Operation 314 'or' 'or_ln146' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 315 [1/1] (0.75ns)   --->   "%br_ln490 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat.c:490]   --->   Operation 315 'br' 'br_ln490' <Predicate = true> <Delay = 0.75>

State 35 <SV = 1> <Delay = 0.00>

State 36 <SV = 2> <Delay = 0.00>

State 37 <SV = 3> <Delay = 0.00>

State 38 <SV = 4> <Delay = 0.00>

State 39 <SV = 5> <Delay = 0.00>

State 40 <SV = 6> <Delay = 0.00>

State 41 <SV = 7> <Delay = 0.00>

State 42 <SV = 8> <Delay = 0.00>

State 43 <SV = 9> <Delay = 0.00>

State 44 <SV = 10> <Delay = 0.00>

State 45 <SV = 11> <Delay = 0.00>

State 46 <SV = 12> <Delay = 0.00>

State 47 <SV = 13> <Delay = 2.69>
ST_47 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_s = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %a_read, i32 51, i32 62" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:484]   --->   Operation 316 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 317 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_s, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:484]   --->   Operation 317 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 318 [1/1] (1.35ns)   --->   "%icmp_ln100 = icmp_eq  i63 %and_ln, i63 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:484]   --->   Operation 318 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 319 [1/1] (0.14ns)   --->   "%and_ln100 = and i1 %icmp_ln100, i1 %icmp_ln100_12" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:484]   --->   Operation 319 'and' 'and_ln100' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln87)   --->   "%shl_ln87 = shl i64 %b_read, i64 1" [benchmarks/chstone/dfsin/src/softfloat-specialize:87->benchmarks/chstone/dfsin/src/softfloat-specialize:117->benchmarks/chstone/dfsin/src/softfloat.c:484]   --->   Operation 320 'shl' 'shl_ln87' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 321 [1/1] (1.36ns) (out node of the LUT)   --->   "%icmp_ln87 = icmp_ugt  i64 %shl_ln87, i64 18437736874454810624" [benchmarks/chstone/dfsin/src/softfloat-specialize:87->benchmarks/chstone/dfsin/src/softfloat-specialize:117->benchmarks/chstone/dfsin/src/softfloat.c:484]   --->   Operation 321 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %b_read, i32 51, i32 62" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:484]   --->   Operation 322 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 323 [1/1] (0.00ns)   --->   "%and_ln100_s = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_16, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:484]   --->   Operation 323 'bitconcatenate' 'and_ln100_s' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 324 [1/1] (1.35ns)   --->   "%icmp_ln100_13 = icmp_eq  i63 %and_ln100_s, i63 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:484]   --->   Operation 324 'icmp' 'icmp_ln100_13' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 325 [1/1] (0.14ns)   --->   "%and_ln100_10 = and i1 %icmp_ln100_13, i1 %icmp_ln100_14" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:484]   --->   Operation 325 'and' 'and_ln100_10' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 326 [1/1] (0.00ns)   --->   "%or_ln119 = or i64 %a_read, i64 2251799813685248" [benchmarks/chstone/dfsin/src/softfloat-specialize:119->benchmarks/chstone/dfsin/src/softfloat.c:484]   --->   Operation 326 'or' 'or_ln119' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 327 [1/1] (0.00ns)   --->   "%or_ln120 = or i64 %b_read, i64 2251799813685248" [benchmarks/chstone/dfsin/src/softfloat-specialize:120->benchmarks/chstone/dfsin/src/softfloat.c:484]   --->   Operation 327 'or' 'or_ln120' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 328 [1/1] (0.14ns)   --->   "%or_ln121 = or i1 %and_ln100, i1 %and_ln100_10" [benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:484]   --->   Operation 328 'or' 'or_ln121' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 329 [1/1] (0.75ns)   --->   "%br_ln123 = br i1 %and_ln100_10, void %cond.false.i, void %cleanup" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:484]   --->   Operation 329 'br' 'br_ln123' <Predicate = true> <Delay = 0.75>
ST_47 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln123_6)   --->   "%select_ln123 = select i1 %icmp_ln87, i64 %or_ln120, i64 %or_ln119" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:484]   --->   Operation 330 'select' 'select_ln123' <Predicate = (!and_ln100_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 331 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln123_6 = select i1 %and_ln100, i64 %or_ln119, i64 %select_ln123" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:484]   --->   Operation 331 'select' 'select_ln123_6' <Predicate = (!and_ln100_10)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 332 [1/1] (0.75ns)   --->   "%br_ln123 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:484]   --->   Operation 332 'br' 'br_ln123' <Predicate = (!and_ln100_10)> <Delay = 0.75>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.819ns
The critical path consists of the following:
	wire read operation ('a', benchmarks/chstone/dfsin/src/softfloat.c:468) on port 'a' (benchmarks/chstone/dfsin/src/softfloat.c:468) [6]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln291', benchmarks/chstone/dfsin/src/softfloat-macros:291->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507) [39]  (1.126 ns)
	'select' operation 32 bit ('a', benchmarks/chstone/dfsin/src/softfloat-macros:291->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507) [41]  (0.286 ns)
	'icmp' operation 1 bit ('icmp_ln265', benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507) [43]  (1.121 ns)
	'select' operation 32 bit ('a', benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507) [46]  (0.286 ns)

 <State 2>: 2.568ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln270', benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507) [48]  (0.871 ns)
	'select' operation 8 bit ('select_ln270', benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507) [52]  (0.400 ns)
	'getelementptr' operation 8 bit ('countLeadingZerosHigh_addr', benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507) [54]  (0.000 ns)
	'load' operation 4 bit ('countLeadingZerosHigh_load', benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507) on array 'countLeadingZerosHigh' [55]  (1.297 ns)

 <State 3>: 1.297ns
The critical path consists of the following:
	'load' operation 4 bit ('countLeadingZerosHigh_load', benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507) on array 'countLeadingZerosHigh' [55]  (1.297 ns)

 <State 4>: 3.517ns
The critical path consists of the following:
	'select' operation 5 bit ('shiftCount', benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507) [45]  (0.000 ns)
	'select' operation 5 bit ('shiftCount', benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507) [50]  (0.000 ns)
	'add' operation 7 bit ('shiftCount', benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507) [59]  (0.840 ns)
	'add' operation 7 bit ('shiftCount', benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:507) [60]  (0.856 ns)
	'shl' operation 64 bit ('aSig', benchmarks/chstone/dfsin/src/softfloat.c:126->benchmarks/chstone/dfsin/src/softfloat.c:507) [63]  (1.361 ns)
	multiplexor before 'phi' operation 54 bit ('aSig', benchmarks/chstone/dfsin/src/softfloat.c:472) with incoming values : ('zext_ln472_1', benchmarks/chstone/dfsin/src/softfloat.c:472) ('trunc_ln472', benchmarks/chstone/dfsin/src/softfloat.c:472) [69]  (0.460 ns)
	'phi' operation 54 bit ('aSig', benchmarks/chstone/dfsin/src/softfloat.c:472) with incoming values : ('zext_ln472_1', benchmarks/chstone/dfsin/src/softfloat.c:472) ('trunc_ln472', benchmarks/chstone/dfsin/src/softfloat.c:472) [69]  (0.000 ns)

 <State 5>: 2.568ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln270_1', benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513) [87]  (0.871 ns)
	'select' operation 8 bit ('select_ln270_2', benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513) [91]  (0.400 ns)
	'getelementptr' operation 8 bit ('countLeadingZerosHigh_addr_1', benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513) [93]  (0.000 ns)
	'load' operation 4 bit ('countLeadingZerosHigh_load_1', benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513) on array 'countLeadingZerosHigh' [94]  (1.297 ns)

 <State 6>: 1.297ns
The critical path consists of the following:
	'load' operation 4 bit ('countLeadingZerosHigh_load_1', benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513) on array 'countLeadingZerosHigh' [94]  (1.297 ns)

 <State 7>: 3.517ns
The critical path consists of the following:
	'select' operation 5 bit ('shiftCount', benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513) [84]  (0.000 ns)
	'select' operation 5 bit ('shiftCount', benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513) [89]  (0.000 ns)
	'add' operation 7 bit ('shiftCount', benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513) [98]  (0.840 ns)
	'add' operation 7 bit ('shiftCount', benchmarks/chstone/dfsin/src/softfloat.c:125->benchmarks/chstone/dfsin/src/softfloat.c:513) [99]  (0.856 ns)
	'shl' operation 64 bit ('bSig', benchmarks/chstone/dfsin/src/softfloat.c:126->benchmarks/chstone/dfsin/src/softfloat.c:513) [102]  (1.361 ns)
	blocking operation 0.46 ns on control path)

 <State 8>: 2.893ns
The critical path consists of the following:
	'phi' operation 53 bit ('bSig', benchmarks/chstone/dfsin/src/softfloat.c:472) with incoming values : ('zext_ln472_3', benchmarks/chstone/dfsin/src/softfloat.c:472) ('trunc_ln472_1', benchmarks/chstone/dfsin/src/softfloat.c:472) [108]  (0.000 ns)
	'mul' operation 64 bit ('z1', benchmarks/chstone/dfsin/src/softfloat-macros:188->benchmarks/chstone/dfsin/src/softfloat.c:518) [121]  (2.893 ns)

 <State 9>: 2.893ns
The critical path consists of the following:
	'mul' operation 64 bit ('z1', benchmarks/chstone/dfsin/src/softfloat-macros:188->benchmarks/chstone/dfsin/src/softfloat.c:518) [121]  (2.893 ns)

 <State 10>: 2.724ns
The critical path consists of the following:
	'add' operation 64 bit ('zMiddleA', benchmarks/chstone/dfsin/src/softfloat-macros:192->benchmarks/chstone/dfsin/src/softfloat.c:518) [127]  (1.362 ns)
	'icmp' operation 1 bit ('icmp_ln193', benchmarks/chstone/dfsin/src/softfloat-macros:193->benchmarks/chstone/dfsin/src/softfloat.c:518) [128]  (1.362 ns)

 <State 11>: 3.413ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln196', benchmarks/chstone/dfsin/src/softfloat-macros:196->benchmarks/chstone/dfsin/src/softfloat.c:518) [134]  (1.362 ns)
	'add' operation 64 bit ('add_ln196', benchmarks/chstone/dfsin/src/softfloat-macros:196->benchmarks/chstone/dfsin/src/softfloat.c:518) [136]  (0.000 ns)
	'add' operation 64 bit ('z0', benchmarks/chstone/dfsin/src/softfloat-macros:196->benchmarks/chstone/dfsin/src/softfloat.c:518) [137]  (1.055 ns)
	'select' operation 12 bit ('select_ln520_1', benchmarks/chstone/dfsin/src/softfloat.c:520) [147]  (0.000 ns)
	'add' operation 12 bit ('add_ln520', benchmarks/chstone/dfsin/src/softfloat.c:520) [148]  (0.996 ns)

 <State 12>: 2.863ns
The critical path consists of the following:
	'add' operation 13 bit ('zExp', benchmarks/chstone/dfsin/src/softfloat.c:520) [151]  (0.996 ns)
	'sub' operation 13 bit ('count', benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:525) [169]  (1.027 ns)
	'icmp' operation 1 bit ('icmp_ln71', benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:525) [171]  (0.840 ns)

 <State 13>: 1.822ns
The critical path consists of the following:
	'icmp' operation 1 bit ('z', benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:525) [174]  (1.362 ns)
	blocking operation 0.46 ns on control path)

 <State 14>: 3.278ns
The critical path consists of the following:
	'shl' operation 64 bit ('shl_ln73', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:525) [181]  (1.308 ns)
	'icmp' operation 1 bit ('icmp_ln73', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:525) [182]  (1.362 ns)
	'or' operation 1 bit ('or_ln73', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:525) [184]  (0.148 ns)
	blocking operation 0.46 ns on control path)

 <State 15>: 3.412ns
The critical path consists of the following:
	'phi' operation 64 bit ('z') with incoming values : ('zext_ln77', benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:525) ('z', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:525) [189]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln220', benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:525) [191]  (0.933 ns)
	'select' operation 32 bit ('select_ln220', benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:525) [194]  (0.286 ns)
	multiplexor before 'phi' operation 64 bit ('z') with incoming values : ('zSig', benchmarks/chstone/dfsin/src/softfloat.c:520) ('zext_ln77', benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:525) ('z', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:525) [199]  (0.460 ns)
	'phi' operation 64 bit ('z') with incoming values : ('zSig', benchmarks/chstone/dfsin/src/softfloat.c:520) ('zext_ln77', benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:525) ('z', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:525) [199]  (0.000 ns)
	'add' operation 64 bit ('add_ln226', benchmarks/chstone/dfsin/src/softfloat.c:226->benchmarks/chstone/dfsin/src/softfloat.c:525) [208]  (1.362 ns)
	'and' operation 54 bit ('zSig', benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:525) [214]  (0.370 ns)

 <State 16>: 3.440ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln228', benchmarks/chstone/dfsin/src/softfloat.c:228->benchmarks/chstone/dfsin/src/softfloat.c:525) [215]  (1.323 ns)
	'select' operation 12 bit ('select_ln228', benchmarks/chstone/dfsin/src/softfloat.c:228->benchmarks/chstone/dfsin/src/softfloat.c:525) [216]  (0.000 ns)
	'add' operation 64 bit ('add_ln146', benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:230->benchmarks/chstone/dfsin/src/softfloat.c:525) [219]  (1.362 ns)
	multiplexor before 'phi' operation 1 bit ('float_exception_flags_flag_5', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:484) with incoming values : ('or_ln224', benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:525) ('or_ln121_3', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:495) ('or_ln121', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:484) [308]  (0.755 ns)
	'phi' operation 1 bit ('float_exception_flags_flag_5', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:484) with incoming values : ('or_ln224', benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:525) ('or_ln121_3', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:495) ('or_ln121', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:484) [308]  (0.000 ns)

 <State 17>: 0.755ns
The critical path consists of the following:
	'or' operation 32 bit ('or_ln69_3', benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat.c:209->benchmarks/chstone/dfsin/src/softfloat.c:525) [222]  (0.000 ns)
	multiplexor before 'phi' operation 1 bit ('float_exception_flags_flag_5', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:484) with incoming values : ('or_ln224', benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:525) ('or_ln121_3', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:495) ('or_ln121', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:484) [308]  (0.755 ns)

 <State 18>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('float_exception_flags_flag_5', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:484) with incoming values : ('or_ln224', benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:525) ('or_ln121_3', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:495) ('or_ln121', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:484) [308]  (0.755 ns)

 <State 19>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('float_exception_flags_flag_5', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:484) with incoming values : ('or_ln224', benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:525) ('or_ln121_3', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:495) ('or_ln121', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:484) [308]  (0.755 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 0.000ns
The critical path consists of the following:

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 0.000ns
The critical path consists of the following:

 <State 26>: 0.000ns
The critical path consists of the following:

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 0.000ns
The critical path consists of the following:

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 2.699ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln100_15', benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:495) [238]  (1.358 ns)
	'and' operation 1 bit ('and_ln100_11', benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:495) [240]  (0.148 ns)
	'or' operation 1 bit ('or_ln121_3', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:495) [250]  (0.148 ns)
	multiplexor before 'phi' operation 1 bit ('float_exception_flags_flag_5', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:484) with incoming values : ('or_ln224', benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:525) ('or_ln121_3', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:495) ('or_ln121', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:484) [308]  (0.755 ns)
	blocking operation 0.29 ns on control path)

 <State 33>: 0.755ns
The critical path consists of the following:
	'or' operation 64 bit ('or_ln146_2', benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:501) [265]  (0.000 ns)
	multiplexor before 'phi' operation 1 bit ('float_exception_flags_flag_5', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:484) with incoming values : ('or_ln224', benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:525) ('or_ln121_3', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:495) ('or_ln121', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:484) [308]  (0.755 ns)

 <State 34>: 0.755ns
The critical path consists of the following:
	'or' operation 64 bit ('or_ln146', benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:490) [284]  (0.000 ns)
	multiplexor before 'phi' operation 1 bit ('float_exception_flags_flag_5', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:484) with incoming values : ('or_ln224', benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:525) ('or_ln121_3', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:495) ('or_ln121', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:484) [308]  (0.755 ns)

 <State 35>: 0.000ns
The critical path consists of the following:

 <State 36>: 0.000ns
The critical path consists of the following:

 <State 37>: 0.000ns
The critical path consists of the following:

 <State 38>: 0.000ns
The critical path consists of the following:

 <State 39>: 0.000ns
The critical path consists of the following:

 <State 40>: 0.000ns
The critical path consists of the following:

 <State 41>: 0.000ns
The critical path consists of the following:

 <State 42>: 0.000ns
The critical path consists of the following:

 <State 43>: 0.000ns
The critical path consists of the following:

 <State 44>: 0.000ns
The critical path consists of the following:

 <State 45>: 0.000ns
The critical path consists of the following:

 <State 46>: 0.000ns
The critical path consists of the following:

 <State 47>: 2.699ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln100', benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:484) [289]  (1.358 ns)
	'and' operation 1 bit ('and_ln100', benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:484) [291]  (0.148 ns)
	'or' operation 1 bit ('or_ln121', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:484) [301]  (0.148 ns)
	multiplexor before 'phi' operation 1 bit ('float_exception_flags_flag_5', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:484) with incoming values : ('or_ln224', benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:525) ('or_ln121_3', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:495) ('or_ln121', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:484) [308]  (0.755 ns)
	blocking operation 0.29 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
