{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417138435947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417138435948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 27 19:33:55 2014 " "Processing started: Thu Nov 27 19:33:55 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417138435948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417138435948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controllerV2 -c controllerV2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off controllerV2 -c controllerV2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417138435948 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417138436549 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 controllerV2.v(52) " "Verilog HDL Expression warning at controllerV2.v(52): truncated literal to match 3 bits" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1417138436623 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 controllerV2.v(75) " "Verilog HDL Expression warning at controllerV2.v(75): truncated literal to match 3 bits" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 75 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1417138436623 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 controllerV2.v(77) " "Verilog HDL Expression warning at controllerV2.v(77): truncated literal to match 3 bits" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 77 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1417138436623 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 controllerV2.v(85) " "Verilog HDL Expression warning at controllerV2.v(85): truncated literal to match 3 bits" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 85 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1417138436623 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 controllerV2.v(87) " "Verilog HDL Expression warning at controllerV2.v(87): truncated literal to match 3 bits" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 87 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1417138436623 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 controllerV2.v(91) " "Verilog HDL Expression warning at controllerV2.v(91): truncated literal to match 3 bits" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 91 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1417138436623 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 controllerV2.v(93) " "Verilog HDL Expression warning at controllerV2.v(93): truncated literal to match 3 bits" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 93 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1417138436623 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 controllerV2.v(97) " "Verilog HDL Expression warning at controllerV2.v(97): truncated literal to match 3 bits" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 97 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1417138436624 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 controllerV2.v(99) " "Verilog HDL Expression warning at controllerV2.v(99): truncated literal to match 3 bits" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 99 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1417138436624 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 controllerV2.v(103) " "Verilog HDL Expression warning at controllerV2.v(103): truncated literal to match 3 bits" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 103 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1417138436624 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 controllerV2.v(109) " "Verilog HDL Expression warning at controllerV2.v(109): truncated literal to match 3 bits" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 109 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1417138436624 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 controllerV2.v(115) " "Verilog HDL Expression warning at controllerV2.v(115): truncated literal to match 3 bits" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 115 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1417138436624 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 controllerV2.v(117) " "Verilog HDL Expression warning at controllerV2.v(117): truncated literal to match 3 bits" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 117 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1417138436624 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 controllerV2.v(121) " "Verilog HDL Expression warning at controllerV2.v(121): truncated literal to match 3 bits" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 121 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1417138436624 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 controllerV2.v(135) " "Verilog HDL Expression warning at controllerV2.v(135): truncated literal to match 8 bits" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 135 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1417138436624 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 controllerV2.v(137) " "Verilog HDL Expression warning at controllerV2.v(137): truncated literal to match 8 bits" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 137 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1417138436624 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 controllerV2.v(138) " "Verilog HDL Expression warning at controllerV2.v(138): truncated literal to match 8 bits" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 138 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1417138436625 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 controllerV2.v(139) " "Verilog HDL Expression warning at controllerV2.v(139): truncated literal to match 8 bits" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 139 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1417138436625 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 controllerV2.v(143) " "Verilog HDL Expression warning at controllerV2.v(143): truncated literal to match 8 bits" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 143 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1417138436625 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 controllerV2.v(144) " "Verilog HDL Expression warning at controllerV2.v(144): truncated literal to match 8 bits" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 144 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1417138436625 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 controllerV2.v(145) " "Verilog HDL Expression warning at controllerV2.v(145): truncated literal to match 8 bits" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 145 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1417138436625 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 controllerV2.v(148) " "Verilog HDL Expression warning at controllerV2.v(148): truncated literal to match 8 bits" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 148 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1417138436625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllerv2.v 1 1 " "Found 1 design units, including 1 entities, in source file controllerv2.v" { { "Info" "ISGN_ENTITY_NAME" "1 controllerV2 " "Found entity 1: controllerV2" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417138436627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417138436627 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerV2.v(18) " "Verilog HDL or VHDL warning at controllerV2.v(18): conditional expression evaluates to a constant" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 18 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417138436628 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerV2.v(24) " "Verilog HDL or VHDL warning at controllerV2.v(24): conditional expression evaluates to a constant" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 24 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417138436628 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerV2.v(30) " "Verilog HDL or VHDL warning at controllerV2.v(30): conditional expression evaluates to a constant" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 30 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417138436628 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerV2.v(36) " "Verilog HDL or VHDL warning at controllerV2.v(36): conditional expression evaluates to a constant" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 36 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417138436628 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerV2.v(62) " "Verilog HDL or VHDL warning at controllerV2.v(62): conditional expression evaluates to a constant" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 62 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417138436628 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerV2.v(68) " "Verilog HDL or VHDL warning at controllerV2.v(68): conditional expression evaluates to a constant" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 68 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417138436628 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerV2.v(87) " "Verilog HDL or VHDL warning at controllerV2.v(87): conditional expression evaluates to a constant" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 87 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417138436629 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerV2.v(93) " "Verilog HDL or VHDL warning at controllerV2.v(93): conditional expression evaluates to a constant" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 93 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417138436629 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerV2.v(99) " "Verilog HDL or VHDL warning at controllerV2.v(99): conditional expression evaluates to a constant" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 99 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417138436629 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerV2.v(105) " "Verilog HDL or VHDL warning at controllerV2.v(105): conditional expression evaluates to a constant" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 105 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417138436629 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerV2.v(111) " "Verilog HDL or VHDL warning at controllerV2.v(111): conditional expression evaluates to a constant" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 111 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417138436629 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerV2.v(117) " "Verilog HDL or VHDL warning at controllerV2.v(117): conditional expression evaluates to a constant" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 117 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417138436629 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerV2.v(123) " "Verilog HDL or VHDL warning at controllerV2.v(123): conditional expression evaluates to a constant" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 123 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417138436629 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controllerV2 " "Elaborating entity \"controllerV2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1417138436669 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controllerV2.v(85) " "Verilog HDL Case Statement warning at controllerV2.v(85): case item expression covers a value already covered by a previous case item" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 85 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1417138436671 "|controllerV2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controllerV2.v(91) " "Verilog HDL Case Statement warning at controllerV2.v(91): case item expression covers a value already covered by a previous case item" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 91 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1417138436671 "|controllerV2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controllerV2.v(97) " "Verilog HDL Case Statement warning at controllerV2.v(97): case item expression covers a value already covered by a previous case item" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 97 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1417138436671 "|controllerV2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controllerV2.v(103) " "Verilog HDL Case Statement warning at controllerV2.v(103): case item expression covers a value already covered by a previous case item" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 103 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1417138436671 "|controllerV2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controllerV2.v(109) " "Verilog HDL Case Statement warning at controllerV2.v(109): case item expression covers a value already covered by a previous case item" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 109 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1417138436671 "|controllerV2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controllerV2.v(115) " "Verilog HDL Case Statement warning at controllerV2.v(115): case item expression covers a value already covered by a previous case item" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 115 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1417138436671 "|controllerV2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controllerV2.v(121) " "Verilog HDL Case Statement warning at controllerV2.v(121): case item expression covers a value already covered by a previous case item" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 121 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1417138436672 "|controllerV2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controllerV2.v(143) " "Verilog HDL Case Statement warning at controllerV2.v(143): case item expression covers a value already covered by a previous case item" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 143 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1417138436673 "|controllerV2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controllerV2.v(144) " "Verilog HDL Case Statement warning at controllerV2.v(144): case item expression covers a value already covered by a previous case item" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 144 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1417138436673 "|controllerV2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controllerV2.v(145) " "Verilog HDL Case Statement warning at controllerV2.v(145): case item expression covers a value already covered by a previous case item" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 145 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1417138436673 "|controllerV2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controllerV2.v(146) " "Verilog HDL Case Statement warning at controllerV2.v(146): case item expression covers a value already covered by a previous case item" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 146 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1417138436673 "|controllerV2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controllerV2.v(147) " "Verilog HDL Case Statement warning at controllerV2.v(147): case item expression covers a value already covered by a previous case item" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 147 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1417138436673 "|controllerV2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controllerV2.v(148) " "Verilog HDL Case Statement warning at controllerV2.v(148): case item expression covers a value already covered by a previous case item" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 148 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1417138436673 "|controllerV2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controllerV2.v(149) " "Verilog HDL Case Statement warning at controllerV2.v(149): case item expression covers a value already covered by a previous case item" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 149 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1417138436673 "|controllerV2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controllerV2.v(150) " "Verilog HDL Case Statement warning at controllerV2.v(150): case item expression covers a value already covered by a previous case item" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 150 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1417138436673 "|controllerV2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controllerV2.v(134) " "Verilog HDL Case Statement warning at controllerV2.v(134): incomplete case statement has no default case item" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 134 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1417138436674 "|controllerV2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controllerV2.v(134) " "Verilog HDL Case Statement information at controllerV2.v(134): all case item expressions in this case statement are onehot" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 134 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1417138436674 "|controllerV2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C0 controllerV2.v(133) " "Verilog HDL Always Construct warning at controllerV2.v(133): inferring latch(es) for variable \"C0\", which holds its previous value in one or more paths through the always construct" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 133 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417138436674 "|controllerV2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C2 controllerV2.v(133) " "Verilog HDL Always Construct warning at controllerV2.v(133): inferring latch(es) for variable \"C2\", which holds its previous value in one or more paths through the always construct" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 133 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417138436674 "|controllerV2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C3 controllerV2.v(133) " "Verilog HDL Always Construct warning at controllerV2.v(133): inferring latch(es) for variable \"C3\", which holds its previous value in one or more paths through the always construct" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 133 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417138436674 "|controllerV2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C4 controllerV2.v(133) " "Verilog HDL Always Construct warning at controllerV2.v(133): inferring latch(es) for variable \"C4\", which holds its previous value in one or more paths through the always construct" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 133 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417138436675 "|controllerV2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C42 controllerV2.v(133) " "Verilog HDL Always Construct warning at controllerV2.v(133): inferring latch(es) for variable \"C42\", which holds its previous value in one or more paths through the always construct" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 133 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417138436675 "|controllerV2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C7 controllerV2.v(133) " "Verilog HDL Always Construct warning at controllerV2.v(133): inferring latch(es) for variable \"C7\", which holds its previous value in one or more paths through the always construct" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 133 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417138436675 "|controllerV2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C8 controllerV2.v(133) " "Verilog HDL Always Construct warning at controllerV2.v(133): inferring latch(es) for variable \"C8\", which holds its previous value in one or more paths through the always construct" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 133 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417138436675 "|controllerV2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C9 controllerV2.v(133) " "Verilog HDL Always Construct warning at controllerV2.v(133): inferring latch(es) for variable \"C9\", which holds its previous value in one or more paths through the always construct" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 133 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417138436675 "|controllerV2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C1 controllerV2.v(133) " "Verilog HDL Always Construct warning at controllerV2.v(133): inferring latch(es) for variable \"C1\", which holds its previous value in one or more paths through the always construct" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 133 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417138436675 "|controllerV2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C5 controllerV2.v(133) " "Verilog HDL Always Construct warning at controllerV2.v(133): inferring latch(es) for variable \"C5\", which holds its previous value in one or more paths through the always construct" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 133 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417138436675 "|controllerV2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C6 controllerV2.v(133) " "Verilog HDL Always Construct warning at controllerV2.v(133): inferring latch(es) for variable \"C6\", which holds its previous value in one or more paths through the always construct" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 133 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417138436676 "|controllerV2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C10 controllerV2.v(133) " "Verilog HDL Always Construct warning at controllerV2.v(133): inferring latch(es) for variable \"C10\", which holds its previous value in one or more paths through the always construct" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 133 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417138436676 "|controllerV2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C11 controllerV2.v(133) " "Verilog HDL Always Construct warning at controllerV2.v(133): inferring latch(es) for variable \"C11\", which holds its previous value in one or more paths through the always construct" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 133 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417138436676 "|controllerV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C11 controllerV2.v(133) " "Inferred latch for \"C11\" at controllerV2.v(133)" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417138436677 "|controllerV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C10 controllerV2.v(133) " "Inferred latch for \"C10\" at controllerV2.v(133)" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417138436677 "|controllerV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C6 controllerV2.v(133) " "Inferred latch for \"C6\" at controllerV2.v(133)" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417138436677 "|controllerV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C5 controllerV2.v(133) " "Inferred latch for \"C5\" at controllerV2.v(133)" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417138436677 "|controllerV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C1 controllerV2.v(133) " "Inferred latch for \"C1\" at controllerV2.v(133)" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417138436677 "|controllerV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C9 controllerV2.v(133) " "Inferred latch for \"C9\" at controllerV2.v(133)" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417138436678 "|controllerV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C8 controllerV2.v(133) " "Inferred latch for \"C8\" at controllerV2.v(133)" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417138436678 "|controllerV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C7 controllerV2.v(133) " "Inferred latch for \"C7\" at controllerV2.v(133)" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417138436678 "|controllerV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C42 controllerV2.v(133) " "Inferred latch for \"C42\" at controllerV2.v(133)" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417138436678 "|controllerV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C4 controllerV2.v(133) " "Inferred latch for \"C4\" at controllerV2.v(133)" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417138436678 "|controllerV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C3 controllerV2.v(133) " "Inferred latch for \"C3\" at controllerV2.v(133)" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417138436678 "|controllerV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C2 controllerV2.v(133) " "Inferred latch for \"C2\" at controllerV2.v(133)" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417138436678 "|controllerV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C0 controllerV2.v(133) " "Inferred latch for \"C0\" at controllerV2.v(133)" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417138436678 "|controllerV2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C7\$latch " "Latch C7\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0100 " "Ports D and ENA on the latch are fed by the same signal state.0100" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417138437015 ""}  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 133 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417138437015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C8\$latch " "Latch C8\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0101 " "Ports D and ENA on the latch are fed by the same signal state.0101" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417138437015 ""}  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 133 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417138437015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C9\$latch " "Latch C9\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.0110 " "Ports D and ENA on the latch are fed by the same signal state.0110" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417138437015 ""}  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 133 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417138437015 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "C0 GND " "Pin \"C0\" is stuck at GND" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417138437032 "|controllerV2|C0"} { "Warning" "WMLS_MLS_STUCK_PIN" "C2 GND " "Pin \"C2\" is stuck at GND" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417138437032 "|controllerV2|C2"} { "Warning" "WMLS_MLS_STUCK_PIN" "C3 GND " "Pin \"C3\" is stuck at GND" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417138437032 "|controllerV2|C3"} { "Warning" "WMLS_MLS_STUCK_PIN" "C4 GND " "Pin \"C4\" is stuck at GND" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417138437032 "|controllerV2|C4"} { "Warning" "WMLS_MLS_STUCK_PIN" "C42 GND " "Pin \"C42\" is stuck at GND" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417138437032 "|controllerV2|C42"} { "Warning" "WMLS_MLS_STUCK_PIN" "C1 GND " "Pin \"C1\" is stuck at GND" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417138437032 "|controllerV2|C1"} { "Warning" "WMLS_MLS_STUCK_PIN" "C5 GND " "Pin \"C5\" is stuck at GND" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417138437032 "|controllerV2|C5"} { "Warning" "WMLS_MLS_STUCK_PIN" "C6 GND " "Pin \"C6\" is stuck at GND" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417138437032 "|controllerV2|C6"} { "Warning" "WMLS_MLS_STUCK_PIN" "C10 GND " "Pin \"C10\" is stuck at GND" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417138437032 "|controllerV2|C10"} { "Warning" "WMLS_MLS_STUCK_PIN" "C11 GND " "Pin \"C11\" is stuck at GND" {  } { { "controllerV2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/controllerV2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417138437032 "|controllerV2|C11"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1417138437032 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1417138437073 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1417138437197 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417138437197 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1417138437231 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1417138437231 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1417138437231 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1417138437231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "452 " "Peak virtual memory: 452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417138437255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 27 19:33:57 2014 " "Processing ended: Thu Nov 27 19:33:57 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417138437255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417138437255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417138437255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417138437255 ""}
