Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6d001d4169c74aa09ac333465b1cc5eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.srcs/sources_1/new/adder8.v" Line 1. Module adder8_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.srcs/sources_1/new/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.srcs/sources_1/new/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.srcs/sources_1/new/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.srcs/sources_1/new/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.srcs/sources_1/new/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.srcs/sources_1/new/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.srcs/sources_1/new/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.srcs/sources_1/new/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.srcs/sources_1/new/binary2bcd.v" Line 1. Module binary2bcd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.srcs/sources_1/new/dpy.v" Line 1. Module dpy doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.srcs/sources_1/new/dpy.v" Line 1. Module dpy doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.srcs/sources_1/new/binary2bcd.v" Line 1. Module binary2bcd doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.adder8_default
Compiling module xil_defaultlib.binary2bcd
Compiling module xil_defaultlib.dpy
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
