Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Sep 13 20:45:30 2020
| Host         : Huang running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.719        0.000                      0                  298        0.121        0.000                      0                  298        1.102        0.000                       0                   195  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
sys_clk                      {0.000 10.000}       20.000          50.000          
  clk_out_371_25_clk_wiz_0   {0.000 1.347}        2.695           371.094         
  clk_out_74_25_clk_wiz_0    {0.000 6.737}        13.474          74.219          
    u0_rgb2dvi/U0/SerialClk  {0.000 1.347}        2.695           371.094         
  clkfbout_clk_wiz_0         {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                        7.000        0.000                       0                     1  
  clk_out_371_25_clk_wiz_0                                                                                                                                                     1.102        0.000                       0                     2  
  clk_out_74_25_clk_wiz_0          9.719        0.000                      0                  298        0.121        0.000                      0                  298        6.237        0.000                       0                   181  
    u0_rgb2dvi/U0/SerialClk                                                                                                                                                    1.224        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                          20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u0_video_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u0_video_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u0_video_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u0_video_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u0_video_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u0_video_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_371_25_clk_wiz_0
  To Clock:  clk_out_371_25_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_371_25_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.695
Sources:            { u0_video_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.695       1.102      BUFGCTRL_X0Y17   u0_video_clk/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.695       1.446      MMCME2_ADV_X1Y1  u0_video_clk/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.695       210.665    MMCME2_ADV_X1Y1  u0_video_clk/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_74_25_clk_wiz_0
  To Clock:  clk_out_74_25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.719ns  (required time - arrival time)
  Source:                 u0_hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_hdmi_color_bar/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out_74_25_clk_wiz_0 rise@13.474ns - clk_out_74_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.797ns (26.198%)  route 2.245ns (73.802%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 12.470 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.562    -0.464    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X106Y68        FDRE                                         r  u0_hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDRE (Prop_fdre_C_Q)         0.348    -0.116 r  u0_hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=7, routed)           0.700     0.585    u0_hdmi_color_bar/h_cnt[0]
    SLICE_X107Y69        LUT5 (Prop_lut5_I3_O)        0.239     0.824 f  u0_hdmi_color_bar/v_cnt[11]_i_8/O
                         net (fo=1, routed)           0.313     1.137    u0_hdmi_color_bar/v_cnt[11]_i_8_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I1_O)        0.105     1.242 r  u0_hdmi_color_bar/v_cnt[11]_i_6/O
                         net (fo=15, routed)          0.478     1.720    u0_hdmi_color_bar/v_cnt_0
    SLICE_X104Y69        LUT6 (Prop_lut6_I5_O)        0.105     1.825 r  u0_hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.754     2.579    u0_hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X105Y70        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.339    12.470    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X105Y70        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[10]/C
                         clock pessimism              0.413    12.883    
                         clock uncertainty           -0.234    12.649    
    SLICE_X105Y70        FDRE (Setup_fdre_C_R)       -0.352    12.297    u0_hdmi_color_bar/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                          -2.579    
  -------------------------------------------------------------------
                         slack                                  9.719    

Slack (MET) :             9.719ns  (required time - arrival time)
  Source:                 u0_hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_hdmi_color_bar/v_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out_74_25_clk_wiz_0 rise@13.474ns - clk_out_74_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.797ns (26.198%)  route 2.245ns (73.802%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 12.470 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.562    -0.464    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X106Y68        FDRE                                         r  u0_hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDRE (Prop_fdre_C_Q)         0.348    -0.116 r  u0_hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=7, routed)           0.700     0.585    u0_hdmi_color_bar/h_cnt[0]
    SLICE_X107Y69        LUT5 (Prop_lut5_I3_O)        0.239     0.824 f  u0_hdmi_color_bar/v_cnt[11]_i_8/O
                         net (fo=1, routed)           0.313     1.137    u0_hdmi_color_bar/v_cnt[11]_i_8_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I1_O)        0.105     1.242 r  u0_hdmi_color_bar/v_cnt[11]_i_6/O
                         net (fo=15, routed)          0.478     1.720    u0_hdmi_color_bar/v_cnt_0
    SLICE_X104Y69        LUT6 (Prop_lut6_I5_O)        0.105     1.825 r  u0_hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.754     2.579    u0_hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X105Y70        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.339    12.470    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X105Y70        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[11]/C
                         clock pessimism              0.413    12.883    
                         clock uncertainty           -0.234    12.649    
    SLICE_X105Y70        FDRE (Setup_fdre_C_R)       -0.352    12.297    u0_hdmi_color_bar/v_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                          -2.579    
  -------------------------------------------------------------------
                         slack                                  9.719    

Slack (MET) :             9.719ns  (required time - arrival time)
  Source:                 u0_hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_hdmi_color_bar/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out_74_25_clk_wiz_0 rise@13.474ns - clk_out_74_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.797ns (26.198%)  route 2.245ns (73.802%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 12.470 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.562    -0.464    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X106Y68        FDRE                                         r  u0_hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDRE (Prop_fdre_C_Q)         0.348    -0.116 r  u0_hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=7, routed)           0.700     0.585    u0_hdmi_color_bar/h_cnt[0]
    SLICE_X107Y69        LUT5 (Prop_lut5_I3_O)        0.239     0.824 f  u0_hdmi_color_bar/v_cnt[11]_i_8/O
                         net (fo=1, routed)           0.313     1.137    u0_hdmi_color_bar/v_cnt[11]_i_8_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I1_O)        0.105     1.242 r  u0_hdmi_color_bar/v_cnt[11]_i_6/O
                         net (fo=15, routed)          0.478     1.720    u0_hdmi_color_bar/v_cnt_0
    SLICE_X104Y69        LUT6 (Prop_lut6_I5_O)        0.105     1.825 r  u0_hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.754     2.579    u0_hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X105Y70        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.339    12.470    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X105Y70        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[9]/C
                         clock pessimism              0.413    12.883    
                         clock uncertainty           -0.234    12.649    
    SLICE_X105Y70        FDRE (Setup_fdre_C_R)       -0.352    12.297    u0_hdmi_color_bar/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                          -2.579    
  -------------------------------------------------------------------
                         slack                                  9.719    

Slack (MET) :             9.828ns  (required time - arrival time)
  Source:                 u0_hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_hdmi_color_bar/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out_74_25_clk_wiz_0 rise@13.474ns - clk_out_74_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.934ns  (logic 0.797ns (27.167%)  route 2.137ns (72.833%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 12.471 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.562    -0.464    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X106Y68        FDRE                                         r  u0_hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDRE (Prop_fdre_C_Q)         0.348    -0.116 r  u0_hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=7, routed)           0.700     0.585    u0_hdmi_color_bar/h_cnt[0]
    SLICE_X107Y69        LUT5 (Prop_lut5_I3_O)        0.239     0.824 f  u0_hdmi_color_bar/v_cnt[11]_i_8/O
                         net (fo=1, routed)           0.313     1.137    u0_hdmi_color_bar/v_cnt[11]_i_8_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I1_O)        0.105     1.242 r  u0_hdmi_color_bar/v_cnt[11]_i_6/O
                         net (fo=15, routed)          0.478     1.720    u0_hdmi_color_bar/v_cnt_0
    SLICE_X104Y69        LUT6 (Prop_lut6_I5_O)        0.105     1.825 r  u0_hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.646     2.470    u0_hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X105Y69        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.340    12.471    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X105Y69        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[5]/C
                         clock pessimism              0.413    12.884    
                         clock uncertainty           -0.234    12.650    
    SLICE_X105Y69        FDRE (Setup_fdre_C_R)       -0.352    12.298    u0_hdmi_color_bar/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.298    
                         arrival time                          -2.470    
  -------------------------------------------------------------------
                         slack                                  9.828    

Slack (MET) :             9.828ns  (required time - arrival time)
  Source:                 u0_hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_hdmi_color_bar/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out_74_25_clk_wiz_0 rise@13.474ns - clk_out_74_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.934ns  (logic 0.797ns (27.167%)  route 2.137ns (72.833%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 12.471 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.562    -0.464    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X106Y68        FDRE                                         r  u0_hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDRE (Prop_fdre_C_Q)         0.348    -0.116 r  u0_hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=7, routed)           0.700     0.585    u0_hdmi_color_bar/h_cnt[0]
    SLICE_X107Y69        LUT5 (Prop_lut5_I3_O)        0.239     0.824 f  u0_hdmi_color_bar/v_cnt[11]_i_8/O
                         net (fo=1, routed)           0.313     1.137    u0_hdmi_color_bar/v_cnt[11]_i_8_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I1_O)        0.105     1.242 r  u0_hdmi_color_bar/v_cnt[11]_i_6/O
                         net (fo=15, routed)          0.478     1.720    u0_hdmi_color_bar/v_cnt_0
    SLICE_X104Y69        LUT6 (Prop_lut6_I5_O)        0.105     1.825 r  u0_hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.646     2.470    u0_hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X105Y69        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.340    12.471    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X105Y69        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[6]/C
                         clock pessimism              0.413    12.884    
                         clock uncertainty           -0.234    12.650    
    SLICE_X105Y69        FDRE (Setup_fdre_C_R)       -0.352    12.298    u0_hdmi_color_bar/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.298    
                         arrival time                          -2.470    
  -------------------------------------------------------------------
                         slack                                  9.828    

Slack (MET) :             9.828ns  (required time - arrival time)
  Source:                 u0_hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_hdmi_color_bar/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out_74_25_clk_wiz_0 rise@13.474ns - clk_out_74_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.934ns  (logic 0.797ns (27.167%)  route 2.137ns (72.833%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 12.471 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.562    -0.464    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X106Y68        FDRE                                         r  u0_hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDRE (Prop_fdre_C_Q)         0.348    -0.116 r  u0_hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=7, routed)           0.700     0.585    u0_hdmi_color_bar/h_cnt[0]
    SLICE_X107Y69        LUT5 (Prop_lut5_I3_O)        0.239     0.824 f  u0_hdmi_color_bar/v_cnt[11]_i_8/O
                         net (fo=1, routed)           0.313     1.137    u0_hdmi_color_bar/v_cnt[11]_i_8_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I1_O)        0.105     1.242 r  u0_hdmi_color_bar/v_cnt[11]_i_6/O
                         net (fo=15, routed)          0.478     1.720    u0_hdmi_color_bar/v_cnt_0
    SLICE_X104Y69        LUT6 (Prop_lut6_I5_O)        0.105     1.825 r  u0_hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.646     2.470    u0_hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X105Y69        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.340    12.471    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X105Y69        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[7]/C
                         clock pessimism              0.413    12.884    
                         clock uncertainty           -0.234    12.650    
    SLICE_X105Y69        FDRE (Setup_fdre_C_R)       -0.352    12.298    u0_hdmi_color_bar/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.298    
                         arrival time                          -2.470    
  -------------------------------------------------------------------
                         slack                                  9.828    

Slack (MET) :             9.828ns  (required time - arrival time)
  Source:                 u0_hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_hdmi_color_bar/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out_74_25_clk_wiz_0 rise@13.474ns - clk_out_74_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.934ns  (logic 0.797ns (27.167%)  route 2.137ns (72.833%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 12.471 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.562    -0.464    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X106Y68        FDRE                                         r  u0_hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDRE (Prop_fdre_C_Q)         0.348    -0.116 r  u0_hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=7, routed)           0.700     0.585    u0_hdmi_color_bar/h_cnt[0]
    SLICE_X107Y69        LUT5 (Prop_lut5_I3_O)        0.239     0.824 f  u0_hdmi_color_bar/v_cnt[11]_i_8/O
                         net (fo=1, routed)           0.313     1.137    u0_hdmi_color_bar/v_cnt[11]_i_8_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I1_O)        0.105     1.242 r  u0_hdmi_color_bar/v_cnt[11]_i_6/O
                         net (fo=15, routed)          0.478     1.720    u0_hdmi_color_bar/v_cnt_0
    SLICE_X104Y69        LUT6 (Prop_lut6_I5_O)        0.105     1.825 r  u0_hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.646     2.470    u0_hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X105Y69        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.340    12.471    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X105Y69        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[8]/C
                         clock pessimism              0.413    12.884    
                         clock uncertainty           -0.234    12.650    
    SLICE_X105Y69        FDRE (Setup_fdre_C_R)       -0.352    12.298    u0_hdmi_color_bar/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.298    
                         arrival time                          -2.470    
  -------------------------------------------------------------------
                         slack                                  9.828    

Slack (MET) :             9.876ns  (required time - arrival time)
  Source:                 u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out_74_25_clk_wiz_0 rise@13.474ns - clk_out_74_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 0.694ns (20.810%)  route 2.641ns (79.190%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.937ns = ( 12.537 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.561    -0.465    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X109Y69        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDRE (Prop_fdre_C_Q)         0.379    -0.086 r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]/Q
                         net (fo=9, routed)           1.040     0.955    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_[2]
    SLICE_X110Y69        LUT6 (Prop_lut6_I3_O)        0.105     1.060 r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_9__0/O
                         net (fo=4, routed)           0.784     1.844    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_9__0_n_0
    SLICE_X111Y69        LUT2 (Prop_lut2_I1_O)        0.105     1.949 r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_2__1/O
                         net (fo=1, routed)           0.817     2.765    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_2__1_n_0
    SLICE_X110Y69        LUT6 (Prop_lut6_I0_O)        0.105     2.870 r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.870    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_2[3]
    SLICE_X110Y69        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.406    12.537    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y69        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.413    12.950    
                         clock uncertainty           -0.234    12.716    
    SLICE_X110Y69        FDRE (Setup_fdre_C_D)        0.030    12.746    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                          -2.870    
  -------------------------------------------------------------------
                         slack                                  9.876    

Slack (MET) :             9.946ns  (required time - arrival time)
  Source:                 u0_hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_hdmi_color_bar/v_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out_74_25_clk_wiz_0 rise@13.474ns - clk_out_74_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.797ns (28.298%)  route 2.019ns (71.702%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.002ns = ( 12.472 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.562    -0.464    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X106Y68        FDRE                                         r  u0_hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDRE (Prop_fdre_C_Q)         0.348    -0.116 r  u0_hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=7, routed)           0.700     0.585    u0_hdmi_color_bar/h_cnt[0]
    SLICE_X107Y69        LUT5 (Prop_lut5_I3_O)        0.239     0.824 f  u0_hdmi_color_bar/v_cnt[11]_i_8/O
                         net (fo=1, routed)           0.313     1.137    u0_hdmi_color_bar/v_cnt[11]_i_8_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I1_O)        0.105     1.242 r  u0_hdmi_color_bar/v_cnt[11]_i_6/O
                         net (fo=15, routed)          0.478     1.720    u0_hdmi_color_bar/v_cnt_0
    SLICE_X104Y69        LUT6 (Prop_lut6_I5_O)        0.105     1.825 r  u0_hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.528     2.353    u0_hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X105Y68        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.341    12.472    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X105Y68        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[0]/C
                         clock pessimism              0.413    12.885    
                         clock uncertainty           -0.234    12.651    
    SLICE_X105Y68        FDRE (Setup_fdre_C_R)       -0.352    12.299    u0_hdmi_color_bar/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.299    
                         arrival time                          -2.353    
  -------------------------------------------------------------------
                         slack                                  9.946    

Slack (MET) :             9.946ns  (required time - arrival time)
  Source:                 u0_hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_hdmi_color_bar/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out_74_25_clk_wiz_0 rise@13.474ns - clk_out_74_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.797ns (28.298%)  route 2.019ns (71.702%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.002ns = ( 12.472 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.562    -0.464    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X106Y68        FDRE                                         r  u0_hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDRE (Prop_fdre_C_Q)         0.348    -0.116 r  u0_hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=7, routed)           0.700     0.585    u0_hdmi_color_bar/h_cnt[0]
    SLICE_X107Y69        LUT5 (Prop_lut5_I3_O)        0.239     0.824 f  u0_hdmi_color_bar/v_cnt[11]_i_8/O
                         net (fo=1, routed)           0.313     1.137    u0_hdmi_color_bar/v_cnt[11]_i_8_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I1_O)        0.105     1.242 r  u0_hdmi_color_bar/v_cnt[11]_i_6/O
                         net (fo=15, routed)          0.478     1.720    u0_hdmi_color_bar/v_cnt_0
    SLICE_X104Y69        LUT6 (Prop_lut6_I5_O)        0.105     1.825 r  u0_hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.528     2.353    u0_hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X105Y68        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         1.341    12.472    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X105Y68        FDRE                                         r  u0_hdmi_color_bar/v_cnt_reg[1]/C
                         clock pessimism              0.413    12.885    
                         clock uncertainty           -0.234    12.651    
    SLICE_X105Y68        FDRE (Setup_fdre_C_R)       -0.352    12.299    u0_hdmi_color_bar/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.299    
                         arrival time                          -2.353    
  -------------------------------------------------------------------
                         slack                                  9.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u0_rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25_clk_wiz_0 rise@0.000ns - clk_out_74_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.628    -0.555    u0_rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y69        FDPE                                         r  u0_rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        FDPE (Prop_fdpe_C_Q)         0.141    -0.414 r  u0_rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.358    u0_rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y69        FDPE                                         r  u0_rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.898    -0.794    u0_rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y69        FDPE                                         r  u0_rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.239    -0.555    
    SLICE_X113Y69        FDPE (Hold_fdpe_C_D)         0.075    -0.480    u0_rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u0_hdmi_color_bar/video_active_d0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25_clk_wiz_0 rise@0.000ns - clk_out_74_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.236%)  route 0.057ns (27.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.628    -0.555    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X108Y68        FDRE                                         r  u0_hdmi_color_bar/video_active_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDRE (Prop_fdre_C_Q)         0.148    -0.407 r  u0_hdmi_color_bar/video_active_d0_reg/Q
                         net (fo=1, routed)           0.057    -0.350    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pVDE
    SLICE_X109Y68        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.896    -0.796    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X109Y68        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism              0.254    -0.542    
    SLICE_X109Y68        FDRE (Hold_fdre_C_D)         0.017    -0.525    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u0_rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25_clk_wiz_0 rise@0.000ns - clk_out_74_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.827%)  route 0.097ns (34.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.626    -0.557    u0_rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y72        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  u0_rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/Q
                         net (fo=10, routed)          0.097    -0.319    u0_rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[3]
    SLICE_X111Y72        LUT3 (Prop_lut3_I1_O)        0.045    -0.274 r  u0_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    u0_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1_n_0
    SLICE_X111Y72        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.895    -0.797    u0_rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y72        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.253    -0.544    
    SLICE_X111Y72        FDRE (Hold_fdre_C_D)         0.091    -0.453    u0_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25_clk_wiz_0 rise@0.000ns - clk_out_74_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.506%)  route 0.137ns (42.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.627    -0.556    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y70        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.137    -0.277    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X112Y70        LUT2 (Prop_lut2_I0_O)        0.045    -0.232 r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.232    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0_n_0
    SLICE_X112Y70        FDSE                                         r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.897    -0.795    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y70        FDSE                                         r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.252    -0.543    
    SLICE_X112Y70        FDSE (Hold_fdse_C_D)         0.121    -0.422    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u0_rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25_clk_wiz_0 rise@0.000ns - clk_out_74_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.128ns (17.584%)  route 0.600ns (82.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.628    -0.555    u0_rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y69        FDPE                                         r  u0_rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        FDPE (Prop_fdpe_C_Q)         0.128    -0.427 r  u0_rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.600     0.173    u0_rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y69         OSERDESE2                                    r  u0_rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.894    -0.798    u0_rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y69         OSERDESE2                                    r  u0_rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.275    -0.523    
    OLOGIC_X1Y69         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505    -0.018    u0_rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25_clk_wiz_0 rise@0.000ns - clk_out_74_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.595%)  route 0.111ns (37.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.627    -0.556    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y70        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           0.111    -0.304    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in0_in
    SLICE_X113Y70        LUT3 (Prop_lut3_I2_O)        0.045    -0.259 r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.259    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0_n_0
    SLICE_X113Y70        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.897    -0.795    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y70        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism              0.253    -0.542    
    SLICE_X113Y70        FDRE (Hold_fdre_C_D)         0.092    -0.450    u0_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u0_hdmi_color_bar/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_hdmi_color_bar/hs_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25_clk_wiz_0 rise@0.000ns - clk_out_74_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.923%)  route 0.141ns (43.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.628    -0.555    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X106Y68        FDRE                                         r  u0_hdmi_color_bar/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  u0_hdmi_color_bar/h_cnt_reg[3]/Q
                         net (fo=7, routed)           0.141    -0.273    u0_hdmi_color_bar/h_cnt[3]
    SLICE_X108Y67        LUT6 (Prop_lut6_I3_O)        0.045    -0.228 r  u0_hdmi_color_bar/hs_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.228    u0_hdmi_color_bar/hs_reg_i_1_n_0
    SLICE_X108Y67        FDRE                                         r  u0_hdmi_color_bar/hs_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.897    -0.795    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X108Y67        FDRE                                         r  u0_hdmi_color_bar/hs_reg_reg/C
                         clock pessimism              0.255    -0.540    
    SLICE_X108Y67        FDRE (Hold_fdre_C_D)         0.120    -0.420    u0_hdmi_color_bar/hs_reg_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u0_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25_clk_wiz_0 rise@0.000ns - clk_out_74_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.895%)  route 0.146ns (47.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.623    -0.560    u0_rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X108Y73        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y73        FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  u0_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=15, routed)          0.146    -0.250    u0_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X111Y72        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.895    -0.797    u0_rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y72        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
                         clock pessimism              0.275    -0.522    
    SLICE_X111Y72        FDRE (Hold_fdre_C_D)         0.075    -0.447    u0_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u0_hdmi_color_bar/rgb_b_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25_clk_wiz_0 rise@0.000ns - clk_out_74_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.566%)  route 0.142ns (46.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.629    -0.554    u0_hdmi_color_bar/clk_out_74_25
    SLICE_X108Y67        FDRE                                         r  u0_hdmi_color_bar/rgb_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y67        FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  u0_hdmi_color_bar/rgb_b_reg_reg[7]/Q
                         net (fo=10, routed)          0.142    -0.248    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X113Y67        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.900    -0.792    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y67        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
                         clock pessimism              0.275    -0.517    
    SLICE_X113Y67        FDRE (Hold_fdre_C_D)         0.071    -0.446    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_74_25_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out_74_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25_clk_wiz_0 rise@0.000ns - clk_out_74_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.503%)  route 0.149ns (44.497%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.630    -0.553    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y67        FDRE                                         r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.149    -0.263    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X112Y67        LUT4 (Prop_lut4_I3_O)        0.045    -0.218 r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[8]
    SLICE_X112Y67        FDSE                                         r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_video_clk/inst/clk_in
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u0_video_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u0_video_clk/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u0_video_clk/inst/clk_out_74_25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u0_video_clk/inst/clkout1_buf/O
                         net (fo=179, routed)         0.900    -0.792    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y67        FDSE                                         r  u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.252    -0.540    
    SLICE_X112Y67        FDSE (Hold_fdse_C_D)         0.121    -0.419    u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_74_25_clk_wiz_0
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { u0_video_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         13.474      11.881     BUFGCTRL_X0Y16   u0_video_clk/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y74     u0_rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y73     u0_rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y68     u0_rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y67     u0_rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y70     u0_rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y69     u0_rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y72     u0_rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y71     u0_rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.474      12.225     MMCME2_ADV_X1Y1  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.474      199.886    MMCME2_ADV_X1Y1  u0_video_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X107Y68    u0_hdmi_color_bar/active_x_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X107Y68    u0_hdmi_color_bar/active_x_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X107Y68    u0_hdmi_color_bar/active_x_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X107Y68    u0_hdmi_color_bar/active_x_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X107Y68    u0_hdmi_color_bar/active_x_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X107Y68    u0_hdmi_color_bar/active_x_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X108Y68    u0_hdmi_color_bar/h_active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X108Y68    u0_hdmi_color_bar/h_active_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X106Y68    u0_hdmi_color_bar/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X106Y68    u0_hdmi_color_bar/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X106Y67    u0_hdmi_color_bar/active_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X106Y67    u0_hdmi_color_bar/active_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X107Y68    u0_hdmi_color_bar/active_x_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X107Y68    u0_hdmi_color_bar/active_x_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X106Y67    u0_hdmi_color_bar/active_x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X106Y67    u0_hdmi_color_bar/active_x_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X107Y66    u0_hdmi_color_bar/active_x_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X107Y66    u0_hdmi_color_bar/active_x_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X107Y66    u0_hdmi_color_bar/active_x_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X107Y68    u0_hdmi_color_bar/active_x_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  u0_rgb2dvi/U0/SerialClk
  To Clock:  u0_rgb2dvi/U0/SerialClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u0_rgb2dvi/U0/SerialClk
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.695
Sources:            { u0_rgb2dvi/U0/SerialClk }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y74  u0_rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y73  u0_rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y68  u0_rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y67  u0_rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y70  u0_rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y69  u0_rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y72  u0_rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y71  u0_rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { u0_video_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         80.000      78.408     BUFGCTRL_X0Y18   u0_video_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y1  u0_video_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y1  u0_video_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X1Y1  u0_video_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y1  u0_video_clk/inst/mmcm_adv_inst/CLKFBOUT



