$date
	Tue Nov 21 22:24:41 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module qer_tb $end
$var wire 1 ! up_down $end
$var wire 4 " q [3:0] $end
$var reg 1 # clk $end
$var reg 4 $ d [3:0] $end
$var reg 1 % load $end
$var reg 1 & reset $end
$var reg 1 ' ud $end
$scope module ct_1 $end
$var wire 1 # clk $end
$var wire 4 ( d [3:0] $end
$var wire 1 % load $end
$var wire 1 & reset $end
$var wire 1 ! up_down $end
$var reg 4 ) q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1111 )
bx (
x'
1&
x%
bx $
0#
b1111 "
z!
$end
#10
1#
#20
0&
0#
#30
b1110 "
b1110 )
1#
#40
0#
#50
b1101 "
b1101 )
1#
#60
0#
#70
b1100 "
b1100 )
1#
#80
0#
#90
b1011 "
b1011 )
1#
#100
0#
#110
b1010 "
b1010 )
1#
#120
0#
#130
b1001 "
b1001 )
1#
#140
0#
#150
b1000 "
b1000 )
1#
#160
0#
#170
b111 "
b111 )
1#
#180
0#
#190
b110 "
b110 )
1#
#200
0#
#210
b101 "
b101 )
1#
#220
0#
#230
b100 "
b100 )
1#
#240
0#
#250
b11 "
b11 )
1#
#260
0#
#270
b10 "
b10 )
1#
#280
0#
#290
b1 "
b1 )
1#
#300
0#
#310
b0 "
b0 )
1#
#320
0#
#330
b1111 "
b1111 )
1#
#340
0#
