Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Nov  9 14:14:59 2022
| Host         : LAPTOP-NVLKKFTU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file c906_top_timing_summary_routed.rpt -pb c906_top_timing_summary_routed.pb -rpx c906_top_timing_summary_routed.rpx -warn_on_violation
| Design       : c906_top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1018)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2612)
5. checking no_input_delay (13)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1018)
---------------------------
 There are 115 register/latch pins with no clock driven by root clock pin: jtg_clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[32]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[33]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[34]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[35]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[36]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[37]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[38]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[39]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_psel_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_pwrite_reg/Q (HIGH)

 There are 813 register/latch pins with no clock driven by root clock pin: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/sys_apb_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2612)
---------------------------------------------------
 There are 2612 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.541        0.000                      0                77020        0.051        0.000                      0                77020        1.100        0.000                       0                 29716  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
nolabel_line65/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0         {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0         {0.000 2.500}        5.000           200.000         
sys_clk_pin                  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
nolabel_line65/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0               3.541        0.000                      0                64150        0.051        0.000                      0                64150        9.232        0.000                       0                 29712  
  clkfbout_clk_wiz_0                                                                                                                                                           3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        9.786        0.000                      0                12870        0.243        0.000                      0                12870  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line65/inst/clk_in1
  To Clock:  nolabel_line65/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line65/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line65/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  nolabel_line65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  nolabel_line65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  nolabel_line65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  nolabel_line65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  nolabel_line65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  nolabel_line65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.307ns  (logic 1.970ns (12.081%)  route 14.337ns (87.919%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 17.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.851ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.631    -2.851    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/clk_out1
    SLICE_X38Y99         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.259    -2.592 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[12]/Q
                         net (fo=8, routed)           1.605    -0.987    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/Q[12]
    SLICE_X85Y104        LUT3 (Prop_lut3_I0_O)        0.043    -0.944 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/exe0_greater_than_tdata2_carry__2_i_18/O
                         net (fo=29, routed)          1.373     0.429    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/ifu_dtu_exe_data0[26]
    SLICE_X128Y96        LUT5 (Prop_lut5_I0_O)        0.043     0.472 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_i_11__5/O
                         net (fo=4, routed)           0.438     0.910    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/p_0_in6_out__0__0[28]
    SLICE_X128Y93        LUT6 (Prop_lut6_I4_O)        0.043     0.953 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_i_2__5/O
                         net (fo=1, routed)           0.205     1.158    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_i_2__5_n_0
    SLICE_X129Y93        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     1.355 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.355    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_n_0
    SLICE_X129Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.408 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.408    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__3_n_0
    SLICE_X129Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.461 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.461    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__4_n_0
    SLICE_X129Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.514 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.514    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__5_n_0
    SLICE_X129Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.567 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__6/CO[3]
                         net (fo=1, routed)           0.371     1.937    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_match_greater__0
    SLICE_X127Y97        LUT4 (Prop_lut4_I3_O)        0.043     1.980 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_match_i_4__5/O
                         net (fo=2, routed)           0.297     2.277    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_match_i_4__5_n_0
    SLICE_X127Y98        LUT6 (Prop_lut6_I5_O)        0.043     2.320 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/i___178_i_16/O
                         net (fo=1, routed)           0.671     2.992    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/mcontrol6_exe0_may_hit
    SLICE_X117Y100       LUT4 (Prop_lut4_I2_O)        0.043     3.035 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___178_i_13/O
                         net (fo=1, routed)           0.424     3.459    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/i___178_i_5_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I2_O)        0.043     3.502 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/i___178_i_9/O
                         net (fo=1, routed)           0.363     3.865    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/exe_cycle2_cannot_hit_reg_3
    SLICE_X105Y102       LUT6 (Prop_lut6_I4_O)        0.043     3.908 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___178_i_5/O
                         net (fo=3, routed)           0.799     4.708    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_2
    SLICE_X75Y97         LUT6 (Prop_lut6_I0_O)        0.043     4.751 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_5__0/O
                         net (fo=1, routed)           0.369     5.120    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/chgflw_pc_ff_reg[0]_2
    SLICE_X74Y97         LUT6 (Prop_lut6_I5_O)        0.043     5.163 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/i___23_i_2/O
                         net (fo=14, routed)          0.620     5.784    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/entry_pgflt_reg
    SLICE_X84Y111        LUT3 (Prop_lut3_I2_O)        0.043     5.827 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i___270_i_1/O
                         net (fo=13, routed)          0.784     6.611    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_pgflt_reg_2
    SLICE_X72Y96         LUT5 (Prop_lut5_I4_O)        0.043     6.654 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_acc_err_i_3__0/O
                         net (fo=10, routed)          0.252     6.906    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/ipack_ibuf_inst_vld
    SLICE_X75Y97         LUT4 (Prop_lut4_I2_O)        0.049     6.955 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___178_i_3/O
                         net (fo=19, routed)          1.804     8.759    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ifu_idu_id_inst_vld
    SLICE_X105Y153       LUT2 (Prop_lut2_I1_O)        0.142     8.901 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___189/O
                         net (fo=1, routed)           0.180     9.081    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___189_n_0
    SLICE_X105Y152       LUT6 (Prop_lut6_I1_O)        0.136     9.217 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_2/O
                         net (fo=1, routed)           0.243     9.461    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_2_n_0
    SLICE_X104Y152       LUT6 (Prop_lut6_I0_O)        0.043     9.504 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_1/O
                         net (fo=1, routed)           0.521    10.025    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_1_n_0
    SLICE_X102Y146       LUT5 (Prop_lut5_I3_O)        0.043    10.068 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267/O
                         net (fo=33, routed)          1.594    11.662    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/D[0]
    SLICE_X74Y86         LUT3 (Prop_lut3_I1_O)        0.047    11.709 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_halt_info[13]_i_4/O
                         net (fo=27, routed)          0.586    12.295    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_vld_reg_4
    SLICE_X69Y91         LUT2 (Prop_lut2_I0_O)        0.146    12.441 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst[1]_i_4__1/O
                         net (fo=16, routed)          0.515    12.956    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst[1]_i_4__1_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.137    13.093 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst[10]_i_3__1/O
                         net (fo=1, routed)           0.320    13.413    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_inst_reg[10]_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.043    13.456 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_inst[10]_i_1__5/O
                         net (fo=1, routed)           0.000    13.456    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[15]_8[8]
    SLICE_X60Y93         FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                 IBUFDS                       0.000    20.000 r  get_clk/O
                         net (fo=1, routed)           0.986    20.986    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    14.227 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.232    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.315 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.430    17.745    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/clk_out1
    SLICE_X60Y93         FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[10]/C
                         clock pessimism             -0.707    17.038    
                         clock uncertainty           -0.075    16.963    
    SLICE_X60Y93         FDRE (Setup_fdre_C_D)        0.034    16.997    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[10]
  -------------------------------------------------------------------
                         required time                         16.997    
                         arrival time                         -13.456    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_halt_info_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.991ns  (logic 1.726ns (10.793%)  route 14.265ns (89.207%))
  Logic Levels:           25  (CARRY4=5 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 17.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.851ns
    Clock Pessimism Removal (CPR):    -0.780ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.631    -2.851    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/clk_out1
    SLICE_X38Y99         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.259    -2.592 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[12]/Q
                         net (fo=8, routed)           1.605    -0.987    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/Q[12]
    SLICE_X85Y104        LUT3 (Prop_lut3_I0_O)        0.043    -0.944 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/exe0_greater_than_tdata2_carry__2_i_18/O
                         net (fo=29, routed)          1.373     0.429    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/ifu_dtu_exe_data0[26]
    SLICE_X128Y96        LUT5 (Prop_lut5_I0_O)        0.043     0.472 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_i_11__5/O
                         net (fo=4, routed)           0.438     0.910    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/p_0_in6_out__0__0[28]
    SLICE_X128Y93        LUT6 (Prop_lut6_I4_O)        0.043     0.953 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_i_2__5/O
                         net (fo=1, routed)           0.205     1.158    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_i_2__5_n_0
    SLICE_X129Y93        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     1.355 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.355    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_n_0
    SLICE_X129Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.408 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.408    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__3_n_0
    SLICE_X129Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.461 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.461    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__4_n_0
    SLICE_X129Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.514 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.514    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__5_n_0
    SLICE_X129Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.567 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__6/CO[3]
                         net (fo=1, routed)           0.371     1.937    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_match_greater__0
    SLICE_X127Y97        LUT4 (Prop_lut4_I3_O)        0.043     1.980 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_match_i_4__5/O
                         net (fo=2, routed)           0.297     2.277    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_match_i_4__5_n_0
    SLICE_X127Y98        LUT6 (Prop_lut6_I5_O)        0.043     2.320 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/i___178_i_16/O
                         net (fo=1, routed)           0.671     2.992    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/mcontrol6_exe0_may_hit
    SLICE_X117Y100       LUT4 (Prop_lut4_I2_O)        0.043     3.035 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___178_i_13/O
                         net (fo=1, routed)           0.424     3.459    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/i___178_i_5_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I2_O)        0.043     3.502 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/i___178_i_9/O
                         net (fo=1, routed)           0.363     3.865    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/exe_cycle2_cannot_hit_reg_3
    SLICE_X105Y102       LUT6 (Prop_lut6_I4_O)        0.043     3.908 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___178_i_5/O
                         net (fo=3, routed)           0.799     4.708    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_2
    SLICE_X75Y97         LUT6 (Prop_lut6_I0_O)        0.043     4.751 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_5__0/O
                         net (fo=1, routed)           0.369     5.120    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/chgflw_pc_ff_reg[0]_2
    SLICE_X74Y97         LUT6 (Prop_lut6_I5_O)        0.043     5.163 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/i___23_i_2/O
                         net (fo=14, routed)          0.620     5.784    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/entry_pgflt_reg
    SLICE_X84Y111        LUT3 (Prop_lut3_I2_O)        0.043     5.827 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i___270_i_1/O
                         net (fo=13, routed)          0.784     6.611    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_pgflt_reg_2
    SLICE_X72Y96         LUT5 (Prop_lut5_I4_O)        0.043     6.654 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_acc_err_i_3__0/O
                         net (fo=10, routed)          0.252     6.906    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/ipack_ibuf_inst_vld
    SLICE_X75Y97         LUT4 (Prop_lut4_I2_O)        0.049     6.955 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___178_i_3/O
                         net (fo=19, routed)          1.804     8.759    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ifu_idu_id_inst_vld
    SLICE_X105Y153       LUT2 (Prop_lut2_I1_O)        0.142     8.901 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___189/O
                         net (fo=1, routed)           0.180     9.081    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___189_n_0
    SLICE_X105Y152       LUT6 (Prop_lut6_I1_O)        0.136     9.217 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_2/O
                         net (fo=1, routed)           0.243     9.461    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_2_n_0
    SLICE_X104Y152       LUT6 (Prop_lut6_I0_O)        0.043     9.504 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_1/O
                         net (fo=1, routed)           0.521    10.025    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_1_n_0
    SLICE_X102Y146       LUT5 (Prop_lut5_I3_O)        0.043    10.068 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267/O
                         net (fo=33, routed)          1.698    11.766    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/D[0]
    SLICE_X73Y88         LUT6 (Prop_lut6_I2_O)        0.043    11.809 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_11/O
                         net (fo=7, routed)           0.281    12.090    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_11_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.043    12.133 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_3__1/O
                         net (fo=13, routed)          0.343    12.476    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[1]_0
    SLICE_X73Y86         LUT6 (Prop_lut6_I1_O)        0.043    12.519 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_1__6/O
                         net (fo=25, routed)          0.621    13.140    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/E[0]
    SLICE_X83Y82         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_halt_info_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                 IBUFDS                       0.000    20.000 r  get_clk/O
                         net (fo=1, routed)           0.986    20.986    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    14.227 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.232    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.315 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.430    17.745    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/clk_out1
    SLICE_X83Y82         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_halt_info_reg[15]/C
                         clock pessimism             -0.780    16.965    
                         clock uncertainty           -0.075    16.890    
    SLICE_X83Y82         FDCE (Setup_fdce_C_CE)      -0.201    16.689    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_halt_info_reg[15]
  -------------------------------------------------------------------
                         required time                         16.689    
                         arrival time                         -13.140    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.569ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.311ns  (logic 1.970ns (12.078%)  route 14.341ns (87.922%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 17.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.851ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.631    -2.851    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/clk_out1
    SLICE_X38Y99         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.259    -2.592 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[12]/Q
                         net (fo=8, routed)           1.605    -0.987    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/Q[12]
    SLICE_X85Y104        LUT3 (Prop_lut3_I0_O)        0.043    -0.944 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/exe0_greater_than_tdata2_carry__2_i_18/O
                         net (fo=29, routed)          1.373     0.429    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/ifu_dtu_exe_data0[26]
    SLICE_X128Y96        LUT5 (Prop_lut5_I0_O)        0.043     0.472 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_i_11__5/O
                         net (fo=4, routed)           0.438     0.910    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/p_0_in6_out__0__0[28]
    SLICE_X128Y93        LUT6 (Prop_lut6_I4_O)        0.043     0.953 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_i_2__5/O
                         net (fo=1, routed)           0.205     1.158    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_i_2__5_n_0
    SLICE_X129Y93        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     1.355 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.355    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_n_0
    SLICE_X129Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.408 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.408    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__3_n_0
    SLICE_X129Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.461 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.461    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__4_n_0
    SLICE_X129Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.514 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.514    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__5_n_0
    SLICE_X129Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.567 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__6/CO[3]
                         net (fo=1, routed)           0.371     1.937    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_match_greater__0
    SLICE_X127Y97        LUT4 (Prop_lut4_I3_O)        0.043     1.980 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_match_i_4__5/O
                         net (fo=2, routed)           0.297     2.277    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_match_i_4__5_n_0
    SLICE_X127Y98        LUT6 (Prop_lut6_I5_O)        0.043     2.320 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/i___178_i_16/O
                         net (fo=1, routed)           0.671     2.992    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/mcontrol6_exe0_may_hit
    SLICE_X117Y100       LUT4 (Prop_lut4_I2_O)        0.043     3.035 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___178_i_13/O
                         net (fo=1, routed)           0.424     3.459    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/i___178_i_5_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I2_O)        0.043     3.502 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/i___178_i_9/O
                         net (fo=1, routed)           0.363     3.865    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/exe_cycle2_cannot_hit_reg_3
    SLICE_X105Y102       LUT6 (Prop_lut6_I4_O)        0.043     3.908 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___178_i_5/O
                         net (fo=3, routed)           0.799     4.708    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_2
    SLICE_X75Y97         LUT6 (Prop_lut6_I0_O)        0.043     4.751 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_5__0/O
                         net (fo=1, routed)           0.369     5.120    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/chgflw_pc_ff_reg[0]_2
    SLICE_X74Y97         LUT6 (Prop_lut6_I5_O)        0.043     5.163 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/i___23_i_2/O
                         net (fo=14, routed)          0.620     5.784    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/entry_pgflt_reg
    SLICE_X84Y111        LUT3 (Prop_lut3_I2_O)        0.043     5.827 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i___270_i_1/O
                         net (fo=13, routed)          0.784     6.611    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_pgflt_reg_2
    SLICE_X72Y96         LUT5 (Prop_lut5_I4_O)        0.043     6.654 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_acc_err_i_3__0/O
                         net (fo=10, routed)          0.252     6.906    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/ipack_ibuf_inst_vld
    SLICE_X75Y97         LUT4 (Prop_lut4_I2_O)        0.049     6.955 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___178_i_3/O
                         net (fo=19, routed)          1.804     8.759    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ifu_idu_id_inst_vld
    SLICE_X105Y153       LUT2 (Prop_lut2_I1_O)        0.142     8.901 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___189/O
                         net (fo=1, routed)           0.180     9.081    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___189_n_0
    SLICE_X105Y152       LUT6 (Prop_lut6_I1_O)        0.136     9.217 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_2/O
                         net (fo=1, routed)           0.243     9.461    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_2_n_0
    SLICE_X104Y152       LUT6 (Prop_lut6_I0_O)        0.043     9.504 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_1/O
                         net (fo=1, routed)           0.521    10.025    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_1_n_0
    SLICE_X102Y146       LUT5 (Prop_lut5_I3_O)        0.043    10.068 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267/O
                         net (fo=33, routed)          1.594    11.662    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/D[0]
    SLICE_X74Y86         LUT3 (Prop_lut3_I1_O)        0.047    11.709 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_halt_info[13]_i_4/O
                         net (fo=27, routed)          0.586    12.295    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_vld_reg_4
    SLICE_X69Y91         LUT2 (Prop_lut2_I0_O)        0.146    12.441 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst[1]_i_4__1/O
                         net (fo=16, routed)          0.477    12.919    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst[1]_i_4__1_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I5_O)        0.137    13.056 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst[3]_i_3__1/O
                         net (fo=1, routed)           0.361    13.417    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_inst_reg[3]_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I5_O)        0.043    13.460 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_inst[3]_i_1__5/O
                         net (fo=1, routed)           0.000    13.460    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[15]_8[1]
    SLICE_X62Y94         FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                 IBUFDS                       0.000    20.000 r  get_clk/O
                         net (fo=1, routed)           0.986    20.986    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    14.227 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.232    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.315 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.430    17.745    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/clk_out1
    SLICE_X62Y94         FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[3]/C
                         clock pessimism             -0.707    17.038    
                         clock uncertainty           -0.075    16.963    
    SLICE_X62Y94         FDRE (Setup_fdre_C_D)        0.065    17.028    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[3]
  -------------------------------------------------------------------
                         required time                         17.028    
                         arrival time                         -13.460    
  -------------------------------------------------------------------
                         slack                                  3.569    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/entry_inst_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.908ns  (logic 1.731ns (10.881%)  route 14.177ns (89.119%))
  Logic Levels:           25  (CARRY4=5 LUT2=1 LUT3=2 LUT4=5 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.254ns = ( 17.746 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.851ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.631    -2.851    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/clk_out1
    SLICE_X38Y99         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.259    -2.592 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[12]/Q
                         net (fo=8, routed)           1.605    -0.987    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/Q[12]
    SLICE_X85Y104        LUT3 (Prop_lut3_I0_O)        0.043    -0.944 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/exe0_greater_than_tdata2_carry__2_i_18/O
                         net (fo=29, routed)          1.373     0.429    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/ifu_dtu_exe_data0[26]
    SLICE_X128Y96        LUT5 (Prop_lut5_I0_O)        0.043     0.472 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_i_11__5/O
                         net (fo=4, routed)           0.438     0.910    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/p_0_in6_out__0__0[28]
    SLICE_X128Y93        LUT6 (Prop_lut6_I4_O)        0.043     0.953 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_i_2__5/O
                         net (fo=1, routed)           0.205     1.158    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_i_2__5_n_0
    SLICE_X129Y93        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     1.355 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.355    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_n_0
    SLICE_X129Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.408 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.408    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__3_n_0
    SLICE_X129Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.461 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.461    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__4_n_0
    SLICE_X129Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.514 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.514    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__5_n_0
    SLICE_X129Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.567 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__6/CO[3]
                         net (fo=1, routed)           0.371     1.937    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_match_greater__0
    SLICE_X127Y97        LUT4 (Prop_lut4_I3_O)        0.043     1.980 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_match_i_4__5/O
                         net (fo=2, routed)           0.297     2.277    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_match_i_4__5_n_0
    SLICE_X127Y98        LUT6 (Prop_lut6_I5_O)        0.043     2.320 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/i___178_i_16/O
                         net (fo=1, routed)           0.671     2.992    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/mcontrol6_exe0_may_hit
    SLICE_X117Y100       LUT4 (Prop_lut4_I2_O)        0.043     3.035 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___178_i_13/O
                         net (fo=1, routed)           0.424     3.459    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/i___178_i_5_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I2_O)        0.043     3.502 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/i___178_i_9/O
                         net (fo=1, routed)           0.363     3.865    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/exe_cycle2_cannot_hit_reg_3
    SLICE_X105Y102       LUT6 (Prop_lut6_I4_O)        0.043     3.908 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___178_i_5/O
                         net (fo=3, routed)           0.799     4.708    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_2
    SLICE_X75Y97         LUT6 (Prop_lut6_I0_O)        0.043     4.751 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_5__0/O
                         net (fo=1, routed)           0.369     5.120    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/chgflw_pc_ff_reg[0]_2
    SLICE_X74Y97         LUT6 (Prop_lut6_I5_O)        0.043     5.163 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/i___23_i_2/O
                         net (fo=14, routed)          0.620     5.784    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/entry_pgflt_reg
    SLICE_X84Y111        LUT3 (Prop_lut3_I2_O)        0.043     5.827 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i___270_i_1/O
                         net (fo=13, routed)          0.784     6.611    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_pgflt_reg_2
    SLICE_X72Y96         LUT5 (Prop_lut5_I4_O)        0.043     6.654 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_acc_err_i_3__0/O
                         net (fo=10, routed)          0.252     6.906    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/ipack_ibuf_inst_vld
    SLICE_X75Y97         LUT4 (Prop_lut4_I2_O)        0.049     6.955 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___178_i_3/O
                         net (fo=19, routed)          1.804     8.759    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ifu_idu_id_inst_vld
    SLICE_X105Y153       LUT2 (Prop_lut2_I1_O)        0.142     8.901 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___189/O
                         net (fo=1, routed)           0.180     9.081    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___189_n_0
    SLICE_X105Y152       LUT6 (Prop_lut6_I1_O)        0.136     9.217 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_2/O
                         net (fo=1, routed)           0.243     9.461    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_2_n_0
    SLICE_X104Y152       LUT6 (Prop_lut6_I0_O)        0.043     9.504 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_1/O
                         net (fo=1, routed)           0.521    10.025    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_1_n_0
    SLICE_X102Y146       LUT5 (Prop_lut5_I3_O)        0.043    10.068 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267/O
                         net (fo=33, routed)          1.695    11.763    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/D[0]
    SLICE_X68Y89         LUT4 (Prop_lut4_I3_O)        0.043    11.806 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/i___267/O
                         net (fo=7, routed)           0.300    12.106    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_vld_reg_18
    SLICE_X71Y91         LUT6 (Prop_lut6_I5_O)        0.043    12.149 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_vld_i_2__3/O
                         net (fo=4, routed)           0.330    12.480    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_vec/pop_entry1_create_en
    SLICE_X71Y92         LUT4 (Prop_lut4_I0_O)        0.048    12.528 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_vec/entry_inst[15]_i_1__7/O
                         net (fo=16, routed)          0.529    13.057    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/entry_inst_reg[0]_0[0]
    SLICE_X61Y95         FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/entry_inst_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                 IBUFDS                       0.000    20.000 r  get_clk/O
                         net (fo=1, routed)           0.986    20.986    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    14.227 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.232    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.315 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.431    17.746    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/clk_out1
    SLICE_X61Y95         FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/entry_inst_reg[13]/C
                         clock pessimism             -0.707    17.039    
                         clock uncertainty           -0.075    16.964    
    SLICE_X61Y95         FDRE (Setup_fdre_C_CE)      -0.290    16.674    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/entry_inst_reg[13]
  -------------------------------------------------------------------
                         required time                         16.674    
                         arrival time                         -13.057    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/entry_inst_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.908ns  (logic 1.731ns (10.881%)  route 14.177ns (89.119%))
  Logic Levels:           25  (CARRY4=5 LUT2=1 LUT3=2 LUT4=5 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.254ns = ( 17.746 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.851ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.631    -2.851    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/clk_out1
    SLICE_X38Y99         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.259    -2.592 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[12]/Q
                         net (fo=8, routed)           1.605    -0.987    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/Q[12]
    SLICE_X85Y104        LUT3 (Prop_lut3_I0_O)        0.043    -0.944 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/exe0_greater_than_tdata2_carry__2_i_18/O
                         net (fo=29, routed)          1.373     0.429    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/ifu_dtu_exe_data0[26]
    SLICE_X128Y96        LUT5 (Prop_lut5_I0_O)        0.043     0.472 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_i_11__5/O
                         net (fo=4, routed)           0.438     0.910    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/p_0_in6_out__0__0[28]
    SLICE_X128Y93        LUT6 (Prop_lut6_I4_O)        0.043     0.953 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_i_2__5/O
                         net (fo=1, routed)           0.205     1.158    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_i_2__5_n_0
    SLICE_X129Y93        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     1.355 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.355    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_n_0
    SLICE_X129Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.408 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.408    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__3_n_0
    SLICE_X129Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.461 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.461    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__4_n_0
    SLICE_X129Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.514 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.514    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__5_n_0
    SLICE_X129Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.567 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__6/CO[3]
                         net (fo=1, routed)           0.371     1.937    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_match_greater__0
    SLICE_X127Y97        LUT4 (Prop_lut4_I3_O)        0.043     1.980 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_match_i_4__5/O
                         net (fo=2, routed)           0.297     2.277    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_match_i_4__5_n_0
    SLICE_X127Y98        LUT6 (Prop_lut6_I5_O)        0.043     2.320 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/i___178_i_16/O
                         net (fo=1, routed)           0.671     2.992    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/mcontrol6_exe0_may_hit
    SLICE_X117Y100       LUT4 (Prop_lut4_I2_O)        0.043     3.035 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___178_i_13/O
                         net (fo=1, routed)           0.424     3.459    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/i___178_i_5_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I2_O)        0.043     3.502 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/i___178_i_9/O
                         net (fo=1, routed)           0.363     3.865    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/exe_cycle2_cannot_hit_reg_3
    SLICE_X105Y102       LUT6 (Prop_lut6_I4_O)        0.043     3.908 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___178_i_5/O
                         net (fo=3, routed)           0.799     4.708    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_2
    SLICE_X75Y97         LUT6 (Prop_lut6_I0_O)        0.043     4.751 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_5__0/O
                         net (fo=1, routed)           0.369     5.120    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/chgflw_pc_ff_reg[0]_2
    SLICE_X74Y97         LUT6 (Prop_lut6_I5_O)        0.043     5.163 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/i___23_i_2/O
                         net (fo=14, routed)          0.620     5.784    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/entry_pgflt_reg
    SLICE_X84Y111        LUT3 (Prop_lut3_I2_O)        0.043     5.827 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i___270_i_1/O
                         net (fo=13, routed)          0.784     6.611    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_pgflt_reg_2
    SLICE_X72Y96         LUT5 (Prop_lut5_I4_O)        0.043     6.654 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_acc_err_i_3__0/O
                         net (fo=10, routed)          0.252     6.906    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/ipack_ibuf_inst_vld
    SLICE_X75Y97         LUT4 (Prop_lut4_I2_O)        0.049     6.955 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___178_i_3/O
                         net (fo=19, routed)          1.804     8.759    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ifu_idu_id_inst_vld
    SLICE_X105Y153       LUT2 (Prop_lut2_I1_O)        0.142     8.901 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___189/O
                         net (fo=1, routed)           0.180     9.081    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___189_n_0
    SLICE_X105Y152       LUT6 (Prop_lut6_I1_O)        0.136     9.217 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_2/O
                         net (fo=1, routed)           0.243     9.461    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_2_n_0
    SLICE_X104Y152       LUT6 (Prop_lut6_I0_O)        0.043     9.504 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_1/O
                         net (fo=1, routed)           0.521    10.025    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_1_n_0
    SLICE_X102Y146       LUT5 (Prop_lut5_I3_O)        0.043    10.068 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267/O
                         net (fo=33, routed)          1.695    11.763    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/D[0]
    SLICE_X68Y89         LUT4 (Prop_lut4_I3_O)        0.043    11.806 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/i___267/O
                         net (fo=7, routed)           0.300    12.106    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_vld_reg_18
    SLICE_X71Y91         LUT6 (Prop_lut6_I5_O)        0.043    12.149 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_vld_i_2__3/O
                         net (fo=4, routed)           0.330    12.480    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_vec/pop_entry1_create_en
    SLICE_X71Y92         LUT4 (Prop_lut4_I0_O)        0.048    12.528 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_vec/entry_inst[15]_i_1__7/O
                         net (fo=16, routed)          0.529    13.057    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/entry_inst_reg[0]_0[0]
    SLICE_X61Y95         FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/entry_inst_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                 IBUFDS                       0.000    20.000 r  get_clk/O
                         net (fo=1, routed)           0.986    20.986    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    14.227 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.232    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.315 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.431    17.746    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/clk_out1
    SLICE_X61Y95         FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/entry_inst_reg[3]/C
                         clock pessimism             -0.707    17.039    
                         clock uncertainty           -0.075    16.964    
    SLICE_X61Y95         FDRE (Setup_fdre_C_CE)      -0.290    16.674    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/entry_inst_reg[3]
  -------------------------------------------------------------------
                         required time                         16.674    
                         arrival time                         -13.057    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_halt_info_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.943ns  (logic 1.726ns (10.826%)  route 14.217ns (89.174%))
  Logic Levels:           25  (CARRY4=5 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 17.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.851ns
    Clock Pessimism Removal (CPR):    -0.780ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.631    -2.851    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/clk_out1
    SLICE_X38Y99         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.259    -2.592 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[12]/Q
                         net (fo=8, routed)           1.605    -0.987    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/Q[12]
    SLICE_X85Y104        LUT3 (Prop_lut3_I0_O)        0.043    -0.944 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/exe0_greater_than_tdata2_carry__2_i_18/O
                         net (fo=29, routed)          1.373     0.429    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/ifu_dtu_exe_data0[26]
    SLICE_X128Y96        LUT5 (Prop_lut5_I0_O)        0.043     0.472 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_i_11__5/O
                         net (fo=4, routed)           0.438     0.910    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/p_0_in6_out__0__0[28]
    SLICE_X128Y93        LUT6 (Prop_lut6_I4_O)        0.043     0.953 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_i_2__5/O
                         net (fo=1, routed)           0.205     1.158    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_i_2__5_n_0
    SLICE_X129Y93        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     1.355 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.355    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_n_0
    SLICE_X129Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.408 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.408    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__3_n_0
    SLICE_X129Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.461 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.461    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__4_n_0
    SLICE_X129Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.514 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.514    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__5_n_0
    SLICE_X129Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.567 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__6/CO[3]
                         net (fo=1, routed)           0.371     1.937    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_match_greater__0
    SLICE_X127Y97        LUT4 (Prop_lut4_I3_O)        0.043     1.980 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_match_i_4__5/O
                         net (fo=2, routed)           0.297     2.277    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_match_i_4__5_n_0
    SLICE_X127Y98        LUT6 (Prop_lut6_I5_O)        0.043     2.320 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/i___178_i_16/O
                         net (fo=1, routed)           0.671     2.992    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/mcontrol6_exe0_may_hit
    SLICE_X117Y100       LUT4 (Prop_lut4_I2_O)        0.043     3.035 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___178_i_13/O
                         net (fo=1, routed)           0.424     3.459    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/i___178_i_5_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I2_O)        0.043     3.502 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/i___178_i_9/O
                         net (fo=1, routed)           0.363     3.865    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/exe_cycle2_cannot_hit_reg_3
    SLICE_X105Y102       LUT6 (Prop_lut6_I4_O)        0.043     3.908 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___178_i_5/O
                         net (fo=3, routed)           0.799     4.708    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_2
    SLICE_X75Y97         LUT6 (Prop_lut6_I0_O)        0.043     4.751 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_5__0/O
                         net (fo=1, routed)           0.369     5.120    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/chgflw_pc_ff_reg[0]_2
    SLICE_X74Y97         LUT6 (Prop_lut6_I5_O)        0.043     5.163 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/i___23_i_2/O
                         net (fo=14, routed)          0.620     5.784    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/entry_pgflt_reg
    SLICE_X84Y111        LUT3 (Prop_lut3_I2_O)        0.043     5.827 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i___270_i_1/O
                         net (fo=13, routed)          0.784     6.611    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_pgflt_reg_2
    SLICE_X72Y96         LUT5 (Prop_lut5_I4_O)        0.043     6.654 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_acc_err_i_3__0/O
                         net (fo=10, routed)          0.252     6.906    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/ipack_ibuf_inst_vld
    SLICE_X75Y97         LUT4 (Prop_lut4_I2_O)        0.049     6.955 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___178_i_3/O
                         net (fo=19, routed)          1.804     8.759    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ifu_idu_id_inst_vld
    SLICE_X105Y153       LUT2 (Prop_lut2_I1_O)        0.142     8.901 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___189/O
                         net (fo=1, routed)           0.180     9.081    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___189_n_0
    SLICE_X105Y152       LUT6 (Prop_lut6_I1_O)        0.136     9.217 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_2/O
                         net (fo=1, routed)           0.243     9.461    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_2_n_0
    SLICE_X104Y152       LUT6 (Prop_lut6_I0_O)        0.043     9.504 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_1/O
                         net (fo=1, routed)           0.521    10.025    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_1_n_0
    SLICE_X102Y146       LUT5 (Prop_lut5_I3_O)        0.043    10.068 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267/O
                         net (fo=33, routed)          1.698    11.766    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/D[0]
    SLICE_X73Y88         LUT6 (Prop_lut6_I2_O)        0.043    11.809 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_11/O
                         net (fo=7, routed)           0.281    12.090    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_11_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.043    12.133 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_3__1/O
                         net (fo=13, routed)          0.342    12.475    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[1]_0
    SLICE_X71Y87         LUT6 (Prop_lut6_I1_O)        0.043    12.518 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_1__5/O
                         net (fo=25, routed)          0.574    13.092    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/E[0]
    SLICE_X82Y81         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_halt_info_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                 IBUFDS                       0.000    20.000 r  get_clk/O
                         net (fo=1, routed)           0.986    20.986    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    14.227 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.232    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.315 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.429    17.744    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/clk_out1
    SLICE_X82Y81         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_halt_info_reg[17]/C
                         clock pessimism             -0.780    16.964    
                         clock uncertainty           -0.075    16.889    
    SLICE_X82Y81         FDCE (Setup_fdce_C_CE)      -0.178    16.711    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_halt_info_reg[17]
  -------------------------------------------------------------------
                         required time                         16.711    
                         arrival time                         -13.092    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/entry_inst_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.904ns  (logic 1.731ns (10.884%)  route 14.173ns (89.116%))
  Logic Levels:           25  (CARRY4=5 LUT2=1 LUT3=2 LUT4=5 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 17.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.851ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.631    -2.851    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/clk_out1
    SLICE_X38Y99         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.259    -2.592 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[12]/Q
                         net (fo=8, routed)           1.605    -0.987    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/Q[12]
    SLICE_X85Y104        LUT3 (Prop_lut3_I0_O)        0.043    -0.944 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/exe0_greater_than_tdata2_carry__2_i_18/O
                         net (fo=29, routed)          1.373     0.429    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/ifu_dtu_exe_data0[26]
    SLICE_X128Y96        LUT5 (Prop_lut5_I0_O)        0.043     0.472 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_i_11__5/O
                         net (fo=4, routed)           0.438     0.910    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/p_0_in6_out__0__0[28]
    SLICE_X128Y93        LUT6 (Prop_lut6_I4_O)        0.043     0.953 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_i_2__5/O
                         net (fo=1, routed)           0.205     1.158    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_i_2__5_n_0
    SLICE_X129Y93        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     1.355 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.355    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_n_0
    SLICE_X129Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.408 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.408    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__3_n_0
    SLICE_X129Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.461 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.461    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__4_n_0
    SLICE_X129Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.514 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.514    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__5_n_0
    SLICE_X129Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.567 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__6/CO[3]
                         net (fo=1, routed)           0.371     1.937    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_match_greater__0
    SLICE_X127Y97        LUT4 (Prop_lut4_I3_O)        0.043     1.980 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_match_i_4__5/O
                         net (fo=2, routed)           0.297     2.277    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_match_i_4__5_n_0
    SLICE_X127Y98        LUT6 (Prop_lut6_I5_O)        0.043     2.320 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/i___178_i_16/O
                         net (fo=1, routed)           0.671     2.992    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/mcontrol6_exe0_may_hit
    SLICE_X117Y100       LUT4 (Prop_lut4_I2_O)        0.043     3.035 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___178_i_13/O
                         net (fo=1, routed)           0.424     3.459    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/i___178_i_5_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I2_O)        0.043     3.502 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/i___178_i_9/O
                         net (fo=1, routed)           0.363     3.865    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/exe_cycle2_cannot_hit_reg_3
    SLICE_X105Y102       LUT6 (Prop_lut6_I4_O)        0.043     3.908 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___178_i_5/O
                         net (fo=3, routed)           0.799     4.708    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_2
    SLICE_X75Y97         LUT6 (Prop_lut6_I0_O)        0.043     4.751 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_5__0/O
                         net (fo=1, routed)           0.369     5.120    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/chgflw_pc_ff_reg[0]_2
    SLICE_X74Y97         LUT6 (Prop_lut6_I5_O)        0.043     5.163 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/i___23_i_2/O
                         net (fo=14, routed)          0.620     5.784    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/entry_pgflt_reg
    SLICE_X84Y111        LUT3 (Prop_lut3_I2_O)        0.043     5.827 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i___270_i_1/O
                         net (fo=13, routed)          0.784     6.611    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_pgflt_reg_2
    SLICE_X72Y96         LUT5 (Prop_lut5_I4_O)        0.043     6.654 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_acc_err_i_3__0/O
                         net (fo=10, routed)          0.252     6.906    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/ipack_ibuf_inst_vld
    SLICE_X75Y97         LUT4 (Prop_lut4_I2_O)        0.049     6.955 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___178_i_3/O
                         net (fo=19, routed)          1.804     8.759    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ifu_idu_id_inst_vld
    SLICE_X105Y153       LUT2 (Prop_lut2_I1_O)        0.142     8.901 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___189/O
                         net (fo=1, routed)           0.180     9.081    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___189_n_0
    SLICE_X105Y152       LUT6 (Prop_lut6_I1_O)        0.136     9.217 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_2/O
                         net (fo=1, routed)           0.243     9.461    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_2_n_0
    SLICE_X104Y152       LUT6 (Prop_lut6_I0_O)        0.043     9.504 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_1/O
                         net (fo=1, routed)           0.521    10.025    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_1_n_0
    SLICE_X102Y146       LUT5 (Prop_lut5_I3_O)        0.043    10.068 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267/O
                         net (fo=33, routed)          1.695    11.763    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/D[0]
    SLICE_X68Y89         LUT4 (Prop_lut4_I3_O)        0.043    11.806 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/i___267/O
                         net (fo=7, routed)           0.300    12.106    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_vld_reg_18
    SLICE_X71Y91         LUT6 (Prop_lut6_I5_O)        0.043    12.149 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_vld_i_2__3/O
                         net (fo=4, routed)           0.330    12.480    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_vec/pop_entry1_create_en
    SLICE_X71Y92         LUT4 (Prop_lut4_I0_O)        0.048    12.528 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_vec/entry_inst[15]_i_1__7/O
                         net (fo=16, routed)          0.525    13.053    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/entry_inst_reg[0]_0[0]
    SLICE_X60Y90         FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/entry_inst_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                 IBUFDS                       0.000    20.000 r  get_clk/O
                         net (fo=1, routed)           0.986    20.986    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    14.227 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.232    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.315 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.429    17.744    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/clk_out1
    SLICE_X60Y90         FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/entry_inst_reg[5]/C
                         clock pessimism             -0.707    17.037    
                         clock uncertainty           -0.075    16.962    
    SLICE_X60Y90         FDRE (Setup_fdre_C_CE)      -0.290    16.672    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/entry_inst_reg[5]
  -------------------------------------------------------------------
                         required time                         16.672    
                         arrival time                         -13.053    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/entry_inst_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.904ns  (logic 1.731ns (10.884%)  route 14.173ns (89.116%))
  Logic Levels:           25  (CARRY4=5 LUT2=1 LUT3=2 LUT4=5 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 17.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.851ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.631    -2.851    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/clk_out1
    SLICE_X38Y99         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.259    -2.592 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[12]/Q
                         net (fo=8, routed)           1.605    -0.987    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/Q[12]
    SLICE_X85Y104        LUT3 (Prop_lut3_I0_O)        0.043    -0.944 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/exe0_greater_than_tdata2_carry__2_i_18/O
                         net (fo=29, routed)          1.373     0.429    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/ifu_dtu_exe_data0[26]
    SLICE_X128Y96        LUT5 (Prop_lut5_I0_O)        0.043     0.472 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_i_11__5/O
                         net (fo=4, routed)           0.438     0.910    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/p_0_in6_out__0__0[28]
    SLICE_X128Y93        LUT6 (Prop_lut6_I4_O)        0.043     0.953 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_i_2__5/O
                         net (fo=1, routed)           0.205     1.158    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_i_2__5_n_0
    SLICE_X129Y93        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     1.355 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.355    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_n_0
    SLICE_X129Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.408 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.408    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__3_n_0
    SLICE_X129Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.461 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.461    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__4_n_0
    SLICE_X129Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.514 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.514    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__5_n_0
    SLICE_X129Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.567 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__6/CO[3]
                         net (fo=1, routed)           0.371     1.937    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_match_greater__0
    SLICE_X127Y97        LUT4 (Prop_lut4_I3_O)        0.043     1.980 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_match_i_4__5/O
                         net (fo=2, routed)           0.297     2.277    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_match_i_4__5_n_0
    SLICE_X127Y98        LUT6 (Prop_lut6_I5_O)        0.043     2.320 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/i___178_i_16/O
                         net (fo=1, routed)           0.671     2.992    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/mcontrol6_exe0_may_hit
    SLICE_X117Y100       LUT4 (Prop_lut4_I2_O)        0.043     3.035 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___178_i_13/O
                         net (fo=1, routed)           0.424     3.459    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/i___178_i_5_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I2_O)        0.043     3.502 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/i___178_i_9/O
                         net (fo=1, routed)           0.363     3.865    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/exe_cycle2_cannot_hit_reg_3
    SLICE_X105Y102       LUT6 (Prop_lut6_I4_O)        0.043     3.908 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___178_i_5/O
                         net (fo=3, routed)           0.799     4.708    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_2
    SLICE_X75Y97         LUT6 (Prop_lut6_I0_O)        0.043     4.751 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_5__0/O
                         net (fo=1, routed)           0.369     5.120    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/chgflw_pc_ff_reg[0]_2
    SLICE_X74Y97         LUT6 (Prop_lut6_I5_O)        0.043     5.163 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/i___23_i_2/O
                         net (fo=14, routed)          0.620     5.784    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/entry_pgflt_reg
    SLICE_X84Y111        LUT3 (Prop_lut3_I2_O)        0.043     5.827 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i___270_i_1/O
                         net (fo=13, routed)          0.784     6.611    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_pgflt_reg_2
    SLICE_X72Y96         LUT5 (Prop_lut5_I4_O)        0.043     6.654 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_acc_err_i_3__0/O
                         net (fo=10, routed)          0.252     6.906    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/ipack_ibuf_inst_vld
    SLICE_X75Y97         LUT4 (Prop_lut4_I2_O)        0.049     6.955 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___178_i_3/O
                         net (fo=19, routed)          1.804     8.759    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ifu_idu_id_inst_vld
    SLICE_X105Y153       LUT2 (Prop_lut2_I1_O)        0.142     8.901 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___189/O
                         net (fo=1, routed)           0.180     9.081    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___189_n_0
    SLICE_X105Y152       LUT6 (Prop_lut6_I1_O)        0.136     9.217 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_2/O
                         net (fo=1, routed)           0.243     9.461    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_2_n_0
    SLICE_X104Y152       LUT6 (Prop_lut6_I0_O)        0.043     9.504 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_1/O
                         net (fo=1, routed)           0.521    10.025    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_1_n_0
    SLICE_X102Y146       LUT5 (Prop_lut5_I3_O)        0.043    10.068 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267/O
                         net (fo=33, routed)          1.695    11.763    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/D[0]
    SLICE_X68Y89         LUT4 (Prop_lut4_I3_O)        0.043    11.806 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/i___267/O
                         net (fo=7, routed)           0.300    12.106    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_vld_reg_18
    SLICE_X71Y91         LUT6 (Prop_lut6_I5_O)        0.043    12.149 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_vld_i_2__3/O
                         net (fo=4, routed)           0.330    12.480    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_vec/pop_entry1_create_en
    SLICE_X71Y92         LUT4 (Prop_lut4_I0_O)        0.048    12.528 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_vec/entry_inst[15]_i_1__7/O
                         net (fo=16, routed)          0.525    13.053    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/entry_inst_reg[0]_0[0]
    SLICE_X60Y90         FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/entry_inst_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                 IBUFDS                       0.000    20.000 r  get_clk/O
                         net (fo=1, routed)           0.986    20.986    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    14.227 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.232    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.315 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.429    17.744    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/clk_out1
    SLICE_X60Y90         FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/entry_inst_reg[7]/C
                         clock pessimism             -0.707    17.037    
                         clock uncertainty           -0.075    16.962    
    SLICE_X60Y90         FDRE (Setup_fdre_C_CE)      -0.290    16.672    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/entry_inst_reg[7]
  -------------------------------------------------------------------
                         required time                         16.672    
                         arrival time                         -13.053    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.637ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/entry_inst_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.886ns  (logic 1.731ns (10.897%)  route 14.155ns (89.103%))
  Logic Levels:           25  (CARRY4=5 LUT2=1 LUT3=2 LUT4=5 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 17.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.851ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.631    -2.851    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/clk_out1
    SLICE_X38Y99         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.259    -2.592 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[12]/Q
                         net (fo=8, routed)           1.605    -0.987    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/Q[12]
    SLICE_X85Y104        LUT3 (Prop_lut3_I0_O)        0.043    -0.944 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/exe0_greater_than_tdata2_carry__2_i_18/O
                         net (fo=29, routed)          1.373     0.429    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/ifu_dtu_exe_data0[26]
    SLICE_X128Y96        LUT5 (Prop_lut5_I0_O)        0.043     0.472 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_i_11__5/O
                         net (fo=4, routed)           0.438     0.910    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/p_0_in6_out__0__0[28]
    SLICE_X128Y93        LUT6 (Prop_lut6_I4_O)        0.043     0.953 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_i_2__5/O
                         net (fo=1, routed)           0.205     1.158    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_i_2__5_n_0
    SLICE_X129Y93        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     1.355 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.355    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_n_0
    SLICE_X129Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.408 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.408    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__3_n_0
    SLICE_X129Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.461 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.461    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__4_n_0
    SLICE_X129Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.514 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.514    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__5_n_0
    SLICE_X129Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.567 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__6/CO[3]
                         net (fo=1, routed)           0.371     1.937    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_match_greater__0
    SLICE_X127Y97        LUT4 (Prop_lut4_I3_O)        0.043     1.980 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_match_i_4__5/O
                         net (fo=2, routed)           0.297     2.277    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_match_i_4__5_n_0
    SLICE_X127Y98        LUT6 (Prop_lut6_I5_O)        0.043     2.320 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/i___178_i_16/O
                         net (fo=1, routed)           0.671     2.992    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/mcontrol6_exe0_may_hit
    SLICE_X117Y100       LUT4 (Prop_lut4_I2_O)        0.043     3.035 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___178_i_13/O
                         net (fo=1, routed)           0.424     3.459    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/i___178_i_5_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I2_O)        0.043     3.502 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/i___178_i_9/O
                         net (fo=1, routed)           0.363     3.865    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/exe_cycle2_cannot_hit_reg_3
    SLICE_X105Y102       LUT6 (Prop_lut6_I4_O)        0.043     3.908 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___178_i_5/O
                         net (fo=3, routed)           0.799     4.708    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_2
    SLICE_X75Y97         LUT6 (Prop_lut6_I0_O)        0.043     4.751 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_5__0/O
                         net (fo=1, routed)           0.369     5.120    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/chgflw_pc_ff_reg[0]_2
    SLICE_X74Y97         LUT6 (Prop_lut6_I5_O)        0.043     5.163 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/i___23_i_2/O
                         net (fo=14, routed)          0.620     5.784    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/entry_pgflt_reg
    SLICE_X84Y111        LUT3 (Prop_lut3_I2_O)        0.043     5.827 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i___270_i_1/O
                         net (fo=13, routed)          0.784     6.611    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_pgflt_reg_2
    SLICE_X72Y96         LUT5 (Prop_lut5_I4_O)        0.043     6.654 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_acc_err_i_3__0/O
                         net (fo=10, routed)          0.252     6.906    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/ipack_ibuf_inst_vld
    SLICE_X75Y97         LUT4 (Prop_lut4_I2_O)        0.049     6.955 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___178_i_3/O
                         net (fo=19, routed)          1.804     8.759    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ifu_idu_id_inst_vld
    SLICE_X105Y153       LUT2 (Prop_lut2_I1_O)        0.142     8.901 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___189/O
                         net (fo=1, routed)           0.180     9.081    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___189_n_0
    SLICE_X105Y152       LUT6 (Prop_lut6_I1_O)        0.136     9.217 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_2/O
                         net (fo=1, routed)           0.243     9.461    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_2_n_0
    SLICE_X104Y152       LUT6 (Prop_lut6_I0_O)        0.043     9.504 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_1/O
                         net (fo=1, routed)           0.521    10.025    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_1_n_0
    SLICE_X102Y146       LUT5 (Prop_lut5_I3_O)        0.043    10.068 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267/O
                         net (fo=33, routed)          1.695    11.763    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/D[0]
    SLICE_X68Y89         LUT4 (Prop_lut4_I3_O)        0.043    11.806 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/i___267/O
                         net (fo=7, routed)           0.300    12.106    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_vld_reg_18
    SLICE_X71Y91         LUT6 (Prop_lut6_I5_O)        0.043    12.149 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_vld_i_2__3/O
                         net (fo=4, routed)           0.330    12.480    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_vec/pop_entry1_create_en
    SLICE_X71Y92         LUT4 (Prop_lut4_I0_O)        0.048    12.528 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_vec/entry_inst[15]_i_1__7/O
                         net (fo=16, routed)          0.507    13.035    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/entry_inst_reg[0]_0[0]
    SLICE_X64Y93         FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/entry_inst_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                 IBUFDS                       0.000    20.000 r  get_clk/O
                         net (fo=1, routed)           0.986    20.986    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    14.227 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.232    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.315 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.429    17.744    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/clk_out1
    SLICE_X64Y93         FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/entry_inst_reg[12]/C
                         clock pessimism             -0.707    17.037    
                         clock uncertainty           -0.075    16.962    
    SLICE_X64Y93         FDRE (Setup_fdre_C_CE)      -0.290    16.672    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/entry_inst_reg[12]
  -------------------------------------------------------------------
                         required time                         16.672    
                         arrival time                         -13.035    
  -------------------------------------------------------------------
                         slack                                  3.637    

Slack (MET) :             3.637ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/entry_inst_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.886ns  (logic 1.731ns (10.897%)  route 14.155ns (89.103%))
  Logic Levels:           25  (CARRY4=5 LUT2=1 LUT3=2 LUT4=5 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 17.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.851ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.631    -2.851    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/clk_out1
    SLICE_X38Y99         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.259    -2.592 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[12]/Q
                         net (fo=8, routed)           1.605    -0.987    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/Q[12]
    SLICE_X85Y104        LUT3 (Prop_lut3_I0_O)        0.043    -0.944 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/exe0_greater_than_tdata2_carry__2_i_18/O
                         net (fo=29, routed)          1.373     0.429    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/ifu_dtu_exe_data0[26]
    SLICE_X128Y96        LUT5 (Prop_lut5_I0_O)        0.043     0.472 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_i_11__5/O
                         net (fo=4, routed)           0.438     0.910    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/p_0_in6_out__0__0[28]
    SLICE_X128Y93        LUT6 (Prop_lut6_I4_O)        0.043     0.953 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_i_2__5/O
                         net (fo=1, routed)           0.205     1.158    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_i_2__5_n_0
    SLICE_X129Y93        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     1.355 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.355    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__2_n_0
    SLICE_X129Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.408 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.408    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__3_n_0
    SLICE_X129Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.461 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.461    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__4_n_0
    SLICE_X129Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.514 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.514    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__5_n_0
    SLICE_X129Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.567 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_greater_than_tdata2_carry__6/CO[3]
                         net (fo=1, routed)           0.371     1.937    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_match_greater__0
    SLICE_X127Y97        LUT4 (Prop_lut4_I3_O)        0.043     1.980 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_match_i_4__5/O
                         net (fo=2, routed)           0.297     2.277    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/exe0_match_i_4__5_n_0
    SLICE_X127Y98        LUT6 (Prop_lut6_I5_O)        0.043     2.320 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_6/i___178_i_16/O
                         net (fo=1, routed)           0.671     2.992    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/mcontrol6_exe0_may_hit
    SLICE_X117Y100       LUT4 (Prop_lut4_I2_O)        0.043     3.035 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___178_i_13/O
                         net (fo=1, routed)           0.424     3.459    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/i___178_i_5_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I2_O)        0.043     3.502 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/i___178_i_9/O
                         net (fo=1, routed)           0.363     3.865    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/exe_cycle2_cannot_hit_reg_3
    SLICE_X105Y102       LUT6 (Prop_lut6_I4_O)        0.043     3.908 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___178_i_5/O
                         net (fo=3, routed)           0.799     4.708    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_2
    SLICE_X75Y97         LUT6 (Prop_lut6_I0_O)        0.043     4.751 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_5__0/O
                         net (fo=1, routed)           0.369     5.120    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/chgflw_pc_ff_reg[0]_2
    SLICE_X74Y97         LUT6 (Prop_lut6_I5_O)        0.043     5.163 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/i___23_i_2/O
                         net (fo=14, routed)          0.620     5.784    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/entry_pgflt_reg
    SLICE_X84Y111        LUT3 (Prop_lut3_I2_O)        0.043     5.827 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i___270_i_1/O
                         net (fo=13, routed)          0.784     6.611    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_pgflt_reg_2
    SLICE_X72Y96         LUT5 (Prop_lut5_I4_O)        0.043     6.654 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_acc_err_i_3__0/O
                         net (fo=10, routed)          0.252     6.906    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/ipack_ibuf_inst_vld
    SLICE_X75Y97         LUT4 (Prop_lut4_I2_O)        0.049     6.955 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___178_i_3/O
                         net (fo=19, routed)          1.804     8.759    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ifu_idu_id_inst_vld
    SLICE_X105Y153       LUT2 (Prop_lut2_I1_O)        0.142     8.901 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___189/O
                         net (fo=1, routed)           0.180     9.081    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___189_n_0
    SLICE_X105Y152       LUT6 (Prop_lut6_I1_O)        0.136     9.217 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_2/O
                         net (fo=1, routed)           0.243     9.461    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_2_n_0
    SLICE_X104Y152       LUT6 (Prop_lut6_I0_O)        0.043     9.504 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_1/O
                         net (fo=1, routed)           0.521    10.025    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267_i_1_n_0
    SLICE_X102Y146       LUT5 (Prop_lut5_I3_O)        0.043    10.068 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___267/O
                         net (fo=33, routed)          1.695    11.763    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/D[0]
    SLICE_X68Y89         LUT4 (Prop_lut4_I3_O)        0.043    11.806 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/i___267/O
                         net (fo=7, routed)           0.300    12.106    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_vld_reg_18
    SLICE_X71Y91         LUT6 (Prop_lut6_I5_O)        0.043    12.149 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_vld_i_2__3/O
                         net (fo=4, routed)           0.330    12.480    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_vec/pop_entry1_create_en
    SLICE_X71Y92         LUT4 (Prop_lut4_I0_O)        0.048    12.528 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_vec/entry_inst[15]_i_1__7/O
                         net (fo=16, routed)          0.507    13.035    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/entry_inst_reg[0]_0[0]
    SLICE_X64Y93         FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/entry_inst_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                 IBUFDS                       0.000    20.000 r  get_clk/O
                         net (fo=1, routed)           0.986    20.986    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    14.227 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.232    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.315 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.429    17.744    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/clk_out1
    SLICE_X64Y93         FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/entry_inst_reg[8]/C
                         clock pessimism             -0.707    17.037    
                         clock uncertainty           -0.075    16.962    
    SLICE_X64Y93         FDRE (Setup_fdre_C_CE)      -0.290    16.672    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry1/entry_inst_reg[8]
  -------------------------------------------------------------------
                         required time                         16.672    
                         arrival time                         -13.035    
  -------------------------------------------------------------------
                         slack                                  3.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_addr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_csky_apb_1tox_matrix/MST_FLOP[0].mst_paddr_flop_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 0.178ns (7.011%)  route 2.361ns (92.989%))
  Logic Levels:           0  
  Clock Path Skew:        2.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.995ns
    Source Clock Delay      (SCD):    -2.530ns
    Clock Pessimism Removal (CPR):    -0.797ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.986     0.986    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -5.773 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -3.768    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.685 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.155    -2.530    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/clk_out1
    SLICE_X36Y157        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y157        FDCE (Prop_fdce_C_Q)         0.178    -2.352 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_addr_reg[12]/Q
                         net (fo=44, routed)          2.361     0.009    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_csky_apb_1tox_matrix/MST_FLOP[0].mst_paddr_flop_reg[17]_0[12]
    SLICE_X38Y232        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_csky_apb_1tox_matrix/MST_FLOP[0].mst_paddr_flop_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.577    -2.905    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/clk_out1
    SLICE_X79Y196        LUT2 (Prop_lut2_I0_O)        0.043    -2.862 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_onehot_arb_state[3]_i_4/O
                         net (fo=1, routed)           0.507    -2.356    u_soc_n_19
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.263 r  FSM_onehot_arb_state_reg[3]_i_2/O
                         net (fo=2961, routed)        1.268    -0.995    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_csky_apb_1tox_matrix/apb_clk
    SLICE_X38Y232        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_csky_apb_1tox_matrix/MST_FLOP[0].mst_paddr_flop_reg[12]/C
                         clock pessimism              0.797    -0.198    
    SLICE_X38Y232        FDCE (Hold_fdce_C_D)         0.155    -0.043    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_csky_apb_1tox_matrix/MST_FLOP[0].mst_paddr_flop_reg[12]
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vpu_fwd_wb_rbus/fpr_wb_data_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_gpr_fp/x_aq_vidu_vid_gpr_reg_fp_26/reg_dout_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.100ns (35.056%)  route 0.185ns (64.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.128ns
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    -0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.503     0.503    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       0.581    -0.990    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vpu_fwd_wb_rbus/clk_out1
    SLICE_X37Y198        FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vpu_fwd_wb_rbus/fpr_wb_data_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y198        FDRE (Prop_fdre_C_Q)         0.100    -0.890 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vpu_fwd_wb_rbus/fpr_wb_data_reg[36]/Q
                         net (fo=94, routed)          0.185    -0.705    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_gpr_fp/x_aq_vidu_vid_gpr_reg_fp_26/reg_dout_reg[63]_0[36]
    SLICE_X32Y202        FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_gpr_fp/x_aq_vidu_vid_gpr_reg_fp_26/reg_dout_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.553     0.553    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       0.775    -1.128    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_gpr_fp/x_aq_vidu_vid_gpr_reg_fp_26/clk_out1
    SLICE_X32Y202        FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_gpr_fp/x_aq_vidu_vid_gpr_reg_fp_26/reg_dout_reg[36]/C
                         clock pessimism              0.332    -0.796    
    SLICE_X32Y202        FDRE (Hold_fdre_C_D)         0.038    -0.758    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_gpr_fp/x_aq_vidu_vid_gpr_reg_fp_26/reg_dout_reg[36]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_clint_top/x_clint_func/stimecmp0_reg_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.178ns (7.071%)  route 2.339ns (92.929%))
  Logic Levels:           0  
  Clock Path Skew:        2.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -2.533ns
    Clock Pessimism Removal (CPR):    -0.797ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.986     0.986    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -5.773 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -3.768    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.685 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.152    -2.533    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/clk_out1
    SLICE_X36Y162        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y162        FDCE (Prop_fdce_C_Q)         0.178    -2.355 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_data_reg[13]/Q
                         net (fo=5, routed)           2.339    -0.016    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_clint_top/x_clint_func/D[13]
    SLICE_X47Y162        FDPE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_clint_top/x_clint_func/stimecmp0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.577    -2.905    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/clk_out1
    SLICE_X79Y196        LUT2 (Prop_lut2_I0_O)        0.043    -2.862 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_onehot_arb_state[3]_i_4/O
                         net (fo=1, routed)           0.507    -2.356    u_soc_n_19
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.263 r  FSM_onehot_arb_state_reg[3]_i_2/O
                         net (fo=2961, routed)        1.278    -0.985    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_clint_top/x_clint_func/apb_clk
    SLICE_X47Y162        FDPE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_clint_top/x_clint_func/stimecmp0_reg_reg[13]/C
                         clock pessimism              0.797    -0.188    
    SLICE_X47Y162        FDPE (Hold_fdpe_C_D)         0.118    -0.070    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_clint_top/x_clint_func/stimecmp0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_clint_top/x_clint_func/mtimecmp0_reg_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.178ns (7.018%)  route 2.358ns (92.982%))
  Logic Levels:           0  
  Clock Path Skew:        2.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -2.533ns
    Clock Pessimism Removal (CPR):    -0.797ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.986     0.986    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -5.773 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -3.768    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.685 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.152    -2.533    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/clk_out1
    SLICE_X36Y162        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y162        FDCE (Prop_fdce_C_Q)         0.178    -2.355 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_data_reg[13]/Q
                         net (fo=5, routed)           2.358     0.003    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_clint_top/x_clint_func/D[13]
    SLICE_X46Y161        FDPE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_clint_top/x_clint_func/mtimecmp0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.577    -2.905    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/clk_out1
    SLICE_X79Y196        LUT2 (Prop_lut2_I0_O)        0.043    -2.862 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_onehot_arb_state[3]_i_4/O
                         net (fo=1, routed)           0.507    -2.356    u_soc_n_19
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.263 r  FSM_onehot_arb_state_reg[3]_i_2/O
                         net (fo=2961, routed)        1.278    -0.985    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_clint_top/x_clint_func/apb_clk
    SLICE_X46Y161        FDPE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_clint_top/x_clint_func/mtimecmp0_reg_reg[13]/C
                         clock pessimism              0.797    -0.188    
    SLICE_X46Y161        FDPE (Hold_fdpe_C_D)         0.136    -0.052    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_clint_top/x_clint_func/mtimecmp0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/x_aq_vfmau_special_judge_double/ex2_special_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/x_aq_vfmau_special_judge_double/ex3_special_result_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.301%)  route 0.215ns (62.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.175ns
    Source Clock Delay      (SCD):    -1.050ns
    Clock Pessimism Removal (CPR):    -0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.503     0.503    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       0.521    -1.050    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/x_aq_vfmau_special_judge_double/clk_out1
    SLICE_X79Y212        FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/x_aq_vfmau_special_judge_double/ex2_special_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y212        FDRE (Prop_fdre_C_Q)         0.100    -0.950 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/x_aq_vfmau_special_judge_double/ex2_special_data_reg[11]/Q
                         net (fo=1, routed)           0.215    -0.735    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/x_aq_vfmau_special_judge_double/ex2_special_data[11]
    SLICE_X82Y213        LUT6 (Prop_lut6_I5_O)        0.028    -0.707 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/x_aq_vfmau_special_judge_double/ex3_special_result[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.707    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/x_aq_vfmau_special_judge_double/ex3_special_result[11]_i_1_n_0
    SLICE_X82Y213        FDSE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/x_aq_vfmau_special_judge_double/ex3_special_result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.553     0.553    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       0.728    -1.175    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/x_aq_vfmau_special_judge_double/clk_out1
    SLICE_X82Y213        FDSE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/x_aq_vfmau_special_judge_double/ex3_special_result_reg[11]/C
                         clock pessimism              0.324    -0.851    
    SLICE_X82Y213        FDSE (Hold_fdse_C_D)         0.087    -0.764    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/x_aq_vfmau_special_judge_double/ex3_special_result_reg[11]
  -------------------------------------------------------------------
                         required time                          0.764    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_mul/mul_ex2_src2_reg[32]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_mul/mul_ex3_acc_rst_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.715%)  route 0.203ns (61.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.175ns
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    -0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.503     0.503    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       0.535    -1.036    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_mul/clk_out1
    SLICE_X81Y180        FDSE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_mul/mul_ex2_src2_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y180        FDSE (Prop_fdse_C_Q)         0.100    -0.936 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_mul/mul_ex2_src2_reg[32]/Q
                         net (fo=1, routed)           0.203    -0.733    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_mul/mul_ex2_src2[32]
    SLICE_X78Y180        LUT6 (Prop_lut6_I5_O)        0.028    -0.705 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_mul/mul_ex3_acc_rst[32]_i_1/O
                         net (fo=1, routed)           0.000    -0.705    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_mul/mul_ex2_accumulate_rst[32]
    SLICE_X78Y180        FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_mul/mul_ex3_acc_rst_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.553     0.553    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       0.728    -1.175    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_mul/clk_out1
    SLICE_X78Y180        FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_mul/mul_ex3_acc_rst_reg[32]/C
                         clock pessimism              0.324    -0.851    
    SLICE_X78Y180        FDRE (Hold_fdre_C_D)         0.087    -0.764    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_mul/mul_ex3_acc_rst_reg[32]
  -------------------------------------------------------------------
                         required time                          0.764    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_clint_top/x_clint_func/perr_clint_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.250ns (9.615%)  route 2.350ns (90.385%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        2.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.983ns
    Source Clock Delay      (SCD):    -2.535ns
    Clock Pessimism Removal (CPR):    -0.797ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.986     0.986    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -5.773 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -3.768    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.685 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.150    -2.535    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/clk_out1
    SLICE_X41Y162        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y162        FDCE (Prop_fdce_C_Q)         0.178    -2.357 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_addr_reg[1]/Q
                         net (fo=7, routed)           1.500    -0.857    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/Q[1]
    SLICE_X42Y162        LUT6 (Prop_lut6_I1_O)        0.036    -0.821 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/perr_clint_i_3/O
                         net (fo=1, routed)           0.850     0.029    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/perr_clint_i_3_n_0
    SLICE_X42Y162        LUT6 (Prop_lut6_I2_O)        0.036     0.065 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/perr_clint_i_1/O
                         net (fo=1, routed)           0.000     0.065    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_clint_top/x_clint_func/perr_clint0
    SLICE_X42Y162        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_clint_top/x_clint_func/perr_clint_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.577    -2.905    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/clk_out1
    SLICE_X79Y196        LUT2 (Prop_lut2_I0_O)        0.043    -2.862 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_onehot_arb_state[3]_i_4/O
                         net (fo=1, routed)           0.507    -2.356    u_soc_n_19
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.263 r  FSM_onehot_arb_state_reg[3]_i_2/O
                         net (fo=2961, routed)        1.280    -0.983    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_clint_top/x_clint_func/apb_clk
    SLICE_X42Y162        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_clint_top/x_clint_func/perr_clint_reg/C
                         clock pessimism              0.797    -0.186    
    SLICE_X42Y162        FDCE (Hold_fdce_C_D)         0.188     0.002    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_clint_top/x_clint_func/perr_clint_reg
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_clint_top/x_clint_func/msip0_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.250ns (9.745%)  route 2.315ns (90.255%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -2.535ns
    Clock Pessimism Removal (CPR):    -0.797ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.986     0.986    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -5.773 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -3.768    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.685 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.150    -2.535    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/clk_out1
    SLICE_X41Y162        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y162        FDCE (Prop_fdce_C_Q)         0.178    -2.357 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/apbif_addr_reg[1]/Q
                         net (fo=7, routed)           1.194    -1.163    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/Q[1]
    SLICE_X43Y163        LUT5 (Prop_lut5_I1_O)        0.036    -1.127 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/msip0_reg_i_2/O
                         net (fo=1, routed)           1.121    -0.006    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/msip0_reg_i_2_n_0
    SLICE_X43Y163        LUT6 (Prop_lut6_I2_O)        0.036     0.030 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_apbif/msip0_reg_i_1/O
                         net (fo=1, routed)           0.000     0.030    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_clint_top/x_clint_func/msip0_reg_reg_0
    SLICE_X43Y163        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_clint_top/x_clint_func/msip0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.577    -2.905    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/clk_out1
    SLICE_X79Y196        LUT2 (Prop_lut2_I0_O)        0.043    -2.862 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_onehot_arb_state[3]_i_4/O
                         net (fo=1, routed)           0.507    -2.356    u_soc_n_19
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.263 r  FSM_onehot_arb_state_reg[3]_i_2/O
                         net (fo=2961, routed)        1.279    -0.984    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_clint_top/x_clint_func/apb_clk
    SLICE_X43Y163        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_clint_top/x_clint_func/msip0_reg_reg/C
                         clock pessimism              0.797    -0.187    
    SLICE_X43Y163        FDCE (Hold_fdce_C_D)         0.154    -0.033    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_clint_top/x_clint_func/msip0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_pfb_top/x_aq_lsu_ppfb_3/pfb_ld_addr_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_pfb_top/x_aq_lsu_ppfb_3/stride_val_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.272ns (65.051%)  route 0.146ns (34.949%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.006ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    -0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.503     0.503    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       0.625    -0.946    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_pfb_top/x_aq_lsu_ppfb_3/clk_out1
    SLICE_X1Y150         FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_pfb_top/x_aq_lsu_ppfb_3/pfb_ld_addr_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y150         FDRE (Prop_fdre_C_Q)         0.100    -0.846 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_pfb_top/x_aq_lsu_ppfb_3/pfb_ld_addr_reg[35]/Q
                         net (fo=2, routed)           0.146    -0.700    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_pfb_top/x_aq_lsu_ppfb_3/pfb_ld_addr_reg_n_0_[35]
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.028    -0.672 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_pfb_top/x_aq_lsu_ppfb_3/stride_cal0_carry__7_i_5__2/O
                         net (fo=1, routed)           0.000    -0.672    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_pfb_top/x_aq_lsu_ppfb_3/stride_cal0_carry__7_i_5__2_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.595 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_pfb_top/x_aq_lsu_ppfb_3/stride_cal0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    -0.595    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_pfb_top/x_aq_lsu_ppfb_3/stride_cal0_carry__7_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067    -0.528 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_pfb_top/x_aq_lsu_ppfb_3/stride_cal0_carry__8/O[3]
                         net (fo=4, routed)           0.000    -0.528    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_pfb_top/x_aq_lsu_ppfb_3/stride_cal0_carry__8_n_4
    SLICE_X2Y149         FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_pfb_top/x_aq_lsu_ppfb_3/stride_val_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.553     0.553    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       0.897    -1.006    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_pfb_top/x_aq_lsu_ppfb_3/clk_out1
    SLICE_X2Y149         FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_pfb_top/x_aq_lsu_ppfb_3/stride_val_reg[10]/C
                         clock pessimism              0.324    -0.682    
    SLICE_X2Y149         FDRE (Hold_fdre_C_D)         0.090    -0.592    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_pfb_top/x_aq_lsu_ppfb_3/stride_val_reg[10]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_mul/mul_ex2_src2_reg[34]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_mul/mul_ex3_acc_rst_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.890%)  route 0.210ns (62.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.175ns
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    -0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.503     0.503    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       0.535    -1.036    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_mul/clk_out1
    SLICE_X80Y180        FDSE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_mul/mul_ex2_src2_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y180        FDSE (Prop_fdse_C_Q)         0.100    -0.936 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_mul/mul_ex2_src2_reg[34]/Q
                         net (fo=1, routed)           0.210    -0.726    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_mul/mul_ex2_src2[34]
    SLICE_X78Y180        LUT6 (Prop_lut6_I5_O)        0.028    -0.698 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_mul/mul_ex3_acc_rst[34]_i_1/O
                         net (fo=1, routed)           0.000    -0.698    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_mul/mul_ex2_accumulate_rst[34]
    SLICE_X78Y180        FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_mul/mul_ex3_acc_rst_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.553     0.553    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       0.728    -1.175    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_mul/clk_out1
    SLICE_X78Y180        FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_mul/mul_ex3_acc_rst_reg[34]/C
                         clock pessimism              0.324    -0.851    
    SLICE_X78Y180        FDRE (Hold_fdre_C_D)         0.087    -0.764    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_mul/mul_ex3_acc_rst_reg[34]
  -------------------------------------------------------------------
                         required time                          0.764    
                         arrival time                          -0.698    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { nolabel_line65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         20.000      17.905     RAMB36_X1Y41     u_soc/x_axi2ahb/entry_data_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         20.000      17.905     RAMB36_X1Y41     u_soc/x_axi2ahb/entry_data_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         20.000      17.905     RAMB36_X2Y42     u_soc/x_axi2ahb/entry_data_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         20.000      17.905     RAMB36_X2Y42     u_soc/x_axi2ahb/entry_data_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB18_X1Y25     u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[33].ram_instance/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB18_X0Y16     u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[42].ram_instance/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X2Y33     u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram10/mem_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X0Y48     u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram4/mem_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X2Y29     u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram9/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB18_X0Y46     u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[34].ram_instance/mem_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X38Y109    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_tag_array/x_aq_spsram_256x59/x_aq_f_spsram_256x59/ram0/mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X38Y109    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_tag_array/x_aq_spsram_256x59/x_aq_f_spsram_256x59/ram0/mem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X38Y109    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_tag_array/x_aq_spsram_256x59/x_aq_f_spsram_256x59/ram0/mem_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X38Y109    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_tag_array/x_aq_spsram_256x59/x_aq_f_spsram_256x59/ram0/mem_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X56Y140    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[0].ram_instance/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X56Y140    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[0].ram_instance/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X54Y139    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[1].ram_instance/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X54Y139    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[1].ram_instance/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X54Y140    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[2].ram_instance/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X54Y140    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[2].ram_instance/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X52Y150    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[17].ram_instance/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X52Y150    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[18].ram_instance/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X52Y150    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[19].ram_instance/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X52Y150    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[1].ram_instance/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X52Y152    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[20].ram_instance/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X52Y152    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[21].ram_instance/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X52Y152    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[22].ram_instance/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X52Y152    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[23].ram_instance/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X50Y152    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[13].ram_instance/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X50Y152    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[14].ram_instance/mem_reg_0_63_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y4    nolabel_line65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  nolabel_line65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  nolabel_line65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  nolabel_line65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  nolabel_line65/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.786ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_bypass_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.382ns  (logic 0.302ns (2.909%)  route 10.080ns (97.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 17.981 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.271ns
    Clock Pessimism Removal (CPR):    -0.797ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.211    -3.271    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_out1
    SLICE_X62Y243        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y243        FDCE (Prop_fdce_C_Q)         0.259    -3.012 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.901    -1.111    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X62Y243        LUT1 (Prop_lut1_I0_O)        0.043    -1.068 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12870, routed)       8.179     7.111    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[15]_0
    SLICE_X19Y20         FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_bypass_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                 IBUFDS                       0.000    20.000 r  get_clk/O
                         net (fo=1, routed)           0.986    20.986    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    14.227 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.232    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.315 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.666    17.981    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/clk_out1
    SLICE_X19Y20         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_bypass_reg[11]/C
                         clock pessimism             -0.797    17.184    
                         clock uncertainty           -0.075    17.109    
    SLICE_X19Y20         FDCE (Recov_fdce_C_CLR)     -0.212    16.897    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_bypass_reg[11]
  -------------------------------------------------------------------
                         required time                         16.897    
                         arrival time                          -7.111    
  -------------------------------------------------------------------
                         slack                                  9.786    

Slack (MET) :             9.786ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_bypass_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.382ns  (logic 0.302ns (2.909%)  route 10.080ns (97.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 17.981 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.271ns
    Clock Pessimism Removal (CPR):    -0.797ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.211    -3.271    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_out1
    SLICE_X62Y243        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y243        FDCE (Prop_fdce_C_Q)         0.259    -3.012 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.901    -1.111    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X62Y243        LUT1 (Prop_lut1_I0_O)        0.043    -1.068 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12870, routed)       8.179     7.111    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[15]_0
    SLICE_X19Y20         FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_bypass_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                 IBUFDS                       0.000    20.000 r  get_clk/O
                         net (fo=1, routed)           0.986    20.986    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    14.227 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.232    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.315 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.666    17.981    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/clk_out1
    SLICE_X19Y20         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_bypass_reg[13]/C
                         clock pessimism             -0.797    17.184    
                         clock uncertainty           -0.075    17.109    
    SLICE_X19Y20         FDCE (Recov_fdce_C_CLR)     -0.212    16.897    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_bypass_reg[13]
  -------------------------------------------------------------------
                         required time                         16.897    
                         arrival time                          -7.111    
  -------------------------------------------------------------------
                         slack                                  9.786    

Slack (MET) :             9.831ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_bypass_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.340ns  (logic 0.302ns (2.921%)  route 10.038ns (97.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.271ns
    Clock Pessimism Removal (CPR):    -0.797ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.211    -3.271    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_out1
    SLICE_X62Y243        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y243        FDCE (Prop_fdce_C_Q)         0.259    -3.012 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.901    -1.111    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X62Y243        LUT1 (Prop_lut1_I0_O)        0.043    -1.068 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12870, routed)       8.136     7.069    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[15]_0
    SLICE_X19Y17         FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_bypass_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                 IBUFDS                       0.000    20.000 r  get_clk/O
                         net (fo=1, routed)           0.986    20.986    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    14.227 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.232    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.315 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.668    17.983    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/clk_out1
    SLICE_X19Y17         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_bypass_reg[4]/C
                         clock pessimism             -0.797    17.186    
                         clock uncertainty           -0.075    17.111    
    SLICE_X19Y17         FDCE (Recov_fdce_C_CLR)     -0.212    16.899    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_bypass_reg[4]
  -------------------------------------------------------------------
                         required time                         16.899    
                         arrival time                          -7.069    
  -------------------------------------------------------------------
                         slack                                  9.831    

Slack (MET) :             9.844ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.382ns  (logic 0.302ns (2.909%)  route 10.080ns (97.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 17.981 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.271ns
    Clock Pessimism Removal (CPR):    -0.797ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.211    -3.271    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_out1
    SLICE_X62Y243        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y243        FDCE (Prop_fdce_C_Q)         0.259    -3.012 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.901    -1.111    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X62Y243        LUT1 (Prop_lut1_I0_O)        0.043    -1.068 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12870, routed)       8.179     7.111    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[15]_0
    SLICE_X18Y20         FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                 IBUFDS                       0.000    20.000 r  get_clk/O
                         net (fo=1, routed)           0.986    20.986    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    14.227 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.232    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.315 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.666    17.981    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/clk_out1
    SLICE_X18Y20         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[12]/C
                         clock pessimism             -0.797    17.184    
                         clock uncertainty           -0.075    17.109    
    SLICE_X18Y20         FDCE (Recov_fdce_C_CLR)     -0.154    16.955    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[12]
  -------------------------------------------------------------------
                         required time                         16.955    
                         arrival time                          -7.111    
  -------------------------------------------------------------------
                         slack                                  9.844    

Slack (MET) :             9.844ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.382ns  (logic 0.302ns (2.909%)  route 10.080ns (97.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 17.981 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.271ns
    Clock Pessimism Removal (CPR):    -0.797ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.211    -3.271    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_out1
    SLICE_X62Y243        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y243        FDCE (Prop_fdce_C_Q)         0.259    -3.012 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.901    -1.111    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X62Y243        LUT1 (Prop_lut1_I0_O)        0.043    -1.068 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12870, routed)       8.179     7.111    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[15]_0
    SLICE_X18Y20         FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                 IBUFDS                       0.000    20.000 r  get_clk/O
                         net (fo=1, routed)           0.986    20.986    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    14.227 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.232    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.315 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.666    17.981    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/clk_out1
    SLICE_X18Y20         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[13]/C
                         clock pessimism             -0.797    17.184    
                         clock uncertainty           -0.075    17.109    
    SLICE_X18Y20         FDCE (Recov_fdce_C_CLR)     -0.154    16.955    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         16.955    
                         arrival time                          -7.111    
  -------------------------------------------------------------------
                         slack                                  9.844    

Slack (MET) :             9.844ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.382ns  (logic 0.302ns (2.909%)  route 10.080ns (97.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 17.981 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.271ns
    Clock Pessimism Removal (CPR):    -0.797ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.211    -3.271    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_out1
    SLICE_X62Y243        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y243        FDCE (Prop_fdce_C_Q)         0.259    -3.012 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.901    -1.111    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X62Y243        LUT1 (Prop_lut1_I0_O)        0.043    -1.068 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12870, routed)       8.179     7.111    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[15]_0
    SLICE_X18Y20         FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                 IBUFDS                       0.000    20.000 r  get_clk/O
                         net (fo=1, routed)           0.986    20.986    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    14.227 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.232    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.315 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.666    17.981    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/clk_out1
    SLICE_X18Y20         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[14]/C
                         clock pessimism             -0.797    17.184    
                         clock uncertainty           -0.075    17.109    
    SLICE_X18Y20         FDCE (Recov_fdce_C_CLR)     -0.154    16.955    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[14]
  -------------------------------------------------------------------
                         required time                         16.955    
                         arrival time                          -7.111    
  -------------------------------------------------------------------
                         slack                                  9.844    

Slack (MET) :             9.844ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.382ns  (logic 0.302ns (2.909%)  route 10.080ns (97.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 17.981 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.271ns
    Clock Pessimism Removal (CPR):    -0.797ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.211    -3.271    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_out1
    SLICE_X62Y243        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y243        FDCE (Prop_fdce_C_Q)         0.259    -3.012 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.901    -1.111    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X62Y243        LUT1 (Prop_lut1_I0_O)        0.043    -1.068 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12870, routed)       8.179     7.111    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[15]_0
    SLICE_X18Y20         FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                 IBUFDS                       0.000    20.000 r  get_clk/O
                         net (fo=1, routed)           0.986    20.986    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    14.227 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.232    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.315 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.666    17.981    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/clk_out1
    SLICE_X18Y20         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[15]/C
                         clock pessimism             -0.797    17.184    
                         clock uncertainty           -0.075    17.109    
    SLICE_X18Y20         FDCE (Recov_fdce_C_CLR)     -0.154    16.955    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[15]
  -------------------------------------------------------------------
                         required time                         16.955    
                         arrival time                          -7.111    
  -------------------------------------------------------------------
                         slack                                  9.844    

Slack (MET) :             9.889ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.340ns  (logic 0.302ns (2.921%)  route 10.038ns (97.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.271ns
    Clock Pessimism Removal (CPR):    -0.797ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.211    -3.271    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_out1
    SLICE_X62Y243        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y243        FDCE (Prop_fdce_C_Q)         0.259    -3.012 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.901    -1.111    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X62Y243        LUT1 (Prop_lut1_I0_O)        0.043    -1.068 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12870, routed)       8.136     7.069    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[15]_0
    SLICE_X18Y17         FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                 IBUFDS                       0.000    20.000 r  get_clk/O
                         net (fo=1, routed)           0.986    20.986    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    14.227 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.232    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.315 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.668    17.983    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/clk_out1
    SLICE_X18Y17         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[0]/C
                         clock pessimism             -0.797    17.186    
                         clock uncertainty           -0.075    17.111    
    SLICE_X18Y17         FDCE (Recov_fdce_C_CLR)     -0.154    16.957    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         16.957    
                         arrival time                          -7.069    
  -------------------------------------------------------------------
                         slack                                  9.889    

Slack (MET) :             9.889ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.340ns  (logic 0.302ns (2.921%)  route 10.038ns (97.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.271ns
    Clock Pessimism Removal (CPR):    -0.797ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.211    -3.271    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_out1
    SLICE_X62Y243        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y243        FDCE (Prop_fdce_C_Q)         0.259    -3.012 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.901    -1.111    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X62Y243        LUT1 (Prop_lut1_I0_O)        0.043    -1.068 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12870, routed)       8.136     7.069    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[15]_0
    SLICE_X18Y17         FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                 IBUFDS                       0.000    20.000 r  get_clk/O
                         net (fo=1, routed)           0.986    20.986    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    14.227 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.232    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.315 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.668    17.983    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/clk_out1
    SLICE_X18Y17         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[4]/C
                         clock pessimism             -0.797    17.186    
                         clock uncertainty           -0.075    17.111    
    SLICE_X18Y17         FDCE (Recov_fdce_C_CLR)     -0.154    16.957    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         16.957    
                         arrival time                          -7.069    
  -------------------------------------------------------------------
                         slack                                  9.889    

Slack (MET) :             9.889ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.340ns  (logic 0.302ns (2.921%)  route 10.038ns (97.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.271ns
    Clock Pessimism Removal (CPR):    -0.797ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           1.081     1.081    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.211    -3.271    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_out1
    SLICE_X62Y243        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y243        FDCE (Prop_fdce_C_Q)         0.259    -3.012 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           1.901    -1.111    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X62Y243        LUT1 (Prop_lut1_I0_O)        0.043    -1.068 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12870, routed)       8.136     7.069    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[15]_0
    SLICE_X18Y17         FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                 IBUFDS                       0.000    20.000 r  get_clk/O
                         net (fo=1, routed)           0.986    20.986    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    14.227 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.232    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.315 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       1.668    17.983    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/clk_out1
    SLICE_X18Y17         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[7]/C
                         clock pessimism             -0.797    17.186    
                         clock uncertainty           -0.075    17.111    
    SLICE_X18Y17         FDCE (Recov_fdce_C_CLR)     -0.154    16.957    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         16.957    
                         arrival time                          -7.069    
  -------------------------------------------------------------------
                         slack                                  9.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/x_prio_1tox_matrix/MST_FLOP[0].mst_pwdata_flop_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.146ns (8.644%)  route 1.543ns (91.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.121ns
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    -0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.503     0.503    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       0.528    -1.043    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_out1
    SLICE_X62Y243        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y243        FDCE (Prop_fdce_C_Q)         0.118    -0.925 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.990     0.065    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X62Y243        LUT1 (Prop_lut1_I0_O)        0.028     0.093 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12870, routed)       0.553     0.646    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/x_prio_1tox_matrix/slv_pslverr_flop_reg_0
    SLICE_X62Y242        FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/x_prio_1tox_matrix/MST_FLOP[0].mst_pwdata_flop_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.553     0.553    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       0.962    -0.941    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/clk_out1
    SLICE_X79Y196        LUT2 (Prop_lut2_I0_O)        0.035    -0.906 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_onehot_arb_state[3]_i_4/O
                         net (fo=1, routed)           0.267    -0.640    u_soc_n_19
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.610 r  FSM_onehot_arb_state_reg[3]_i_2/O
                         net (fo=2961, routed)        0.731     0.121    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/x_prio_1tox_matrix/apb_clk
    SLICE_X62Y242        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/x_prio_1tox_matrix/MST_FLOP[0].mst_pwdata_flop_reg[1]/C
                         clock pessimism              0.332     0.453    
    SLICE_X62Y242        FDCE (Remov_fdce_C_CLR)     -0.050     0.403    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/x_prio_1tox_matrix/MST_FLOP[0].mst_pwdata_flop_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.403    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[150].x_plic_int_kid/int_active_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.146ns (8.644%)  route 1.543ns (91.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.121ns
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    -0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.503     0.503    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       0.528    -1.043    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_out1
    SLICE_X62Y243        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y243        FDCE (Prop_fdce_C_Q)         0.118    -0.925 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.990     0.065    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X62Y243        LUT1 (Prop_lut1_I0_O)        0.028     0.093 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12870, routed)       0.553     0.646    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[150].x_plic_int_kid/int_active_reg_1
    SLICE_X62Y242        FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[150].x_plic_int_kid/int_active_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.553     0.553    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       0.962    -0.941    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/clk_out1
    SLICE_X79Y196        LUT2 (Prop_lut2_I0_O)        0.035    -0.906 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_onehot_arb_state[3]_i_4/O
                         net (fo=1, routed)           0.267    -0.640    u_soc_n_19
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.610 r  FSM_onehot_arb_state_reg[3]_i_2/O
                         net (fo=2961, routed)        0.731     0.121    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[150].x_plic_int_kid/apb_clk
    SLICE_X62Y242        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[150].x_plic_int_kid/int_active_reg/C
                         clock pessimism              0.332     0.453    
    SLICE_X62Y242        FDCE (Remov_fdce_C_CLR)     -0.050     0.403    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[150].x_plic_int_kid/int_active_reg
  -------------------------------------------------------------------
                         required time                         -0.403    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[182].x_plic_int_kid/int_active_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.146ns (8.644%)  route 1.543ns (91.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.121ns
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    -0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.503     0.503    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       0.528    -1.043    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_out1
    SLICE_X62Y243        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y243        FDCE (Prop_fdce_C_Q)         0.118    -0.925 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.990     0.065    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X62Y243        LUT1 (Prop_lut1_I0_O)        0.028     0.093 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12870, routed)       0.553     0.646    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[182].x_plic_int_kid/int_active_reg_1
    SLICE_X62Y242        FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[182].x_plic_int_kid/int_active_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.553     0.553    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       0.962    -0.941    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/clk_out1
    SLICE_X79Y196        LUT2 (Prop_lut2_I0_O)        0.035    -0.906 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_onehot_arb_state[3]_i_4/O
                         net (fo=1, routed)           0.267    -0.640    u_soc_n_19
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.610 r  FSM_onehot_arb_state_reg[3]_i_2/O
                         net (fo=2961, routed)        0.731     0.121    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[182].x_plic_int_kid/apb_clk
    SLICE_X62Y242        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[182].x_plic_int_kid/int_active_reg/C
                         clock pessimism              0.332     0.453    
    SLICE_X62Y242        FDCE (Remov_fdce_C_CLR)     -0.050     0.403    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[182].x_plic_int_kid/int_active_reg
  -------------------------------------------------------------------
                         required time                         -0.403    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[182].x_plic_int_kid/int_pending_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.146ns (8.644%)  route 1.543ns (91.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.121ns
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    -0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.503     0.503    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       0.528    -1.043    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_out1
    SLICE_X62Y243        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y243        FDCE (Prop_fdce_C_Q)         0.118    -0.925 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.990     0.065    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X62Y243        LUT1 (Prop_lut1_I0_O)        0.028     0.093 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12870, routed)       0.553     0.646    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[182].x_plic_int_kid/int_active_reg_1
    SLICE_X62Y242        FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[182].x_plic_int_kid/int_pending_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.553     0.553    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       0.962    -0.941    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/clk_out1
    SLICE_X79Y196        LUT2 (Prop_lut2_I0_O)        0.035    -0.906 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_onehot_arb_state[3]_i_4/O
                         net (fo=1, routed)           0.267    -0.640    u_soc_n_19
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.610 r  FSM_onehot_arb_state_reg[3]_i_2/O
                         net (fo=2961, routed)        0.731     0.121    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[182].x_plic_int_kid/apb_clk
    SLICE_X62Y242        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[182].x_plic_int_kid/int_pending_reg/C
                         clock pessimism              0.332     0.453    
    SLICE_X62Y242        FDCE (Remov_fdce_C_CLR)     -0.050     0.403    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[182].x_plic_int_kid/int_pending_reg
  -------------------------------------------------------------------
                         required time                         -0.403    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[0].x_hart_sie_ff/data_flop_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.146ns (8.442%)  route 1.583ns (91.558%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.122ns
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    -0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.503     0.503    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       0.528    -1.043    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_out1
    SLICE_X62Y243        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y243        FDCE (Prop_fdce_C_Q)         0.118    -0.925 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.990     0.065    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X62Y243        LUT1 (Prop_lut1_I0_O)        0.028     0.093 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12870, routed)       0.593     0.686    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[0].x_hart_sie_ff/data_flop_reg[1]_0
    SLICE_X54Y240        FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[0].x_hart_sie_ff/data_flop_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.553     0.553    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       0.962    -0.941    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/clk_out1
    SLICE_X79Y196        LUT2 (Prop_lut2_I0_O)        0.035    -0.906 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_onehot_arb_state[3]_i_4/O
                         net (fo=1, routed)           0.267    -0.640    u_soc_n_19
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.610 r  FSM_onehot_arb_state_reg[3]_i_2/O
                         net (fo=2961, routed)        0.732     0.122    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[0].x_hart_sie_ff/apb_clk
    SLICE_X54Y240        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[0].x_hart_sie_ff/data_flop_reg[1]/C
                         clock pessimism              0.332     0.454    
    SLICE_X54Y240        FDCE (Remov_fdce_C_CLR)     -0.050     0.404    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[0].x_hart_sie_ff/data_flop_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.404    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[0].x_hart_sie_ff/data_flop_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.146ns (8.442%)  route 1.583ns (91.558%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.122ns
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    -0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.503     0.503    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       0.528    -1.043    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_out1
    SLICE_X62Y243        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y243        FDCE (Prop_fdce_C_Q)         0.118    -0.925 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.990     0.065    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X62Y243        LUT1 (Prop_lut1_I0_O)        0.028     0.093 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12870, routed)       0.593     0.686    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[0].x_hart_sie_ff/data_flop_reg[1]_0
    SLICE_X54Y240        FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[0].x_hart_sie_ff/data_flop_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.553     0.553    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       0.962    -0.941    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/clk_out1
    SLICE_X79Y196        LUT2 (Prop_lut2_I0_O)        0.035    -0.906 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_onehot_arb_state[3]_i_4/O
                         net (fo=1, routed)           0.267    -0.640    u_soc_n_19
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.610 r  FSM_onehot_arb_state_reg[3]_i_2/O
                         net (fo=2961, routed)        0.732     0.122    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[0].x_hart_sie_ff/apb_clk
    SLICE_X54Y240        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[0].x_hart_sie_ff/data_flop_reg[4]/C
                         clock pessimism              0.332     0.454    
    SLICE_X54Y240        FDCE (Remov_fdce_C_CLR)     -0.050     0.404    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[0].x_hart_sie_ff/data_flop_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.404    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[7].x_hart_mie_ff/data_flop_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.146ns (8.356%)  route 1.601ns (91.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.121ns
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    -0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.503     0.503    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       0.528    -1.043    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_out1
    SLICE_X62Y243        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y243        FDCE (Prop_fdce_C_Q)         0.118    -0.925 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.990     0.065    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X62Y243        LUT1 (Prop_lut1_I0_O)        0.028     0.093 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12870, routed)       0.611     0.704    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[7].x_hart_mie_ff/data_flop_reg[0]_1
    SLICE_X62Y241        FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[7].x_hart_mie_ff/data_flop_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.553     0.553    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       0.962    -0.941    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/clk_out1
    SLICE_X79Y196        LUT2 (Prop_lut2_I0_O)        0.035    -0.906 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_onehot_arb_state[3]_i_4/O
                         net (fo=1, routed)           0.267    -0.640    u_soc_n_19
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.610 r  FSM_onehot_arb_state_reg[3]_i_2/O
                         net (fo=2961, routed)        0.731     0.121    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[7].x_hart_mie_ff/apb_clk
    SLICE_X62Y241        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[7].x_hart_mie_ff/data_flop_reg[18]/C
                         clock pessimism              0.332     0.453    
    SLICE_X62Y241        FDCE (Remov_fdce_C_CLR)     -0.050     0.403    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[7].x_hart_mie_ff/data_flop_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.403    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[6].x_hart_mie_ff/data_flop_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.146ns (8.432%)  route 1.585ns (91.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.124ns
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    -0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.503     0.503    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       0.528    -1.043    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_out1
    SLICE_X62Y243        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y243        FDCE (Prop_fdce_C_Q)         0.118    -0.925 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.990     0.065    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X62Y243        LUT1 (Prop_lut1_I0_O)        0.028     0.093 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12870, routed)       0.595     0.688    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[6].x_hart_mie_ff/data_flop_reg[0]_1
    SLICE_X53Y244        FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[6].x_hart_mie_ff/data_flop_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.553     0.553    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       0.962    -0.941    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/clk_out1
    SLICE_X79Y196        LUT2 (Prop_lut2_I0_O)        0.035    -0.906 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_onehot_arb_state[3]_i_4/O
                         net (fo=1, routed)           0.267    -0.640    u_soc_n_19
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.610 r  FSM_onehot_arb_state_reg[3]_i_2/O
                         net (fo=2961, routed)        0.734     0.124    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[6].x_hart_mie_ff/apb_clk
    SLICE_X53Y244        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[6].x_hart_mie_ff/data_flop_reg[4]/C
                         clock pessimism              0.332     0.456    
    SLICE_X53Y244        FDCE (Remov_fdce_C_CLR)     -0.069     0.387    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[6].x_hart_mie_ff/data_flop_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.387    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_csky_apb_1tox_matrix/slv_prdata_flop_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.146ns (8.304%)  route 1.612ns (91.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.117ns
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    -0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.503     0.503    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       0.528    -1.043    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_out1
    SLICE_X62Y243        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y243        FDCE (Prop_fdce_C_Q)         0.118    -0.925 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.990     0.065    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X62Y243        LUT1 (Prop_lut1_I0_O)        0.028     0.093 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12870, routed)       0.622     0.715    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_csky_apb_1tox_matrix/slv_pslverr_flop_reg_0
    SLICE_X54Y234        FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_csky_apb_1tox_matrix/slv_prdata_flop_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.553     0.553    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       0.962    -0.941    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/clk_out1
    SLICE_X79Y196        LUT2 (Prop_lut2_I0_O)        0.035    -0.906 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_onehot_arb_state[3]_i_4/O
                         net (fo=1, routed)           0.267    -0.640    u_soc_n_19
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.610 r  FSM_onehot_arb_state_reg[3]_i_2/O
                         net (fo=2961, routed)        0.727     0.117    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_csky_apb_1tox_matrix/apb_clk
    SLICE_X54Y234        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_csky_apb_1tox_matrix/slv_prdata_flop_reg[17]/C
                         clock pessimism              0.332     0.449    
    SLICE_X54Y234        FDCE (Remov_fdce_C_CLR)     -0.050     0.399    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_csky_apb_1tox_matrix/slv_prdata_flop_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.399    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_csky_apb_1tox_matrix/slv_prdata_flop_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.146ns (8.304%)  route 1.612ns (91.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.117ns
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    -0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.503     0.503    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       0.528    -1.043    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_out1
    SLICE_X62Y243        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y243        FDCE (Prop_fdce_C_Q)         0.118    -0.925 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.990     0.065    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X62Y243        LUT1 (Prop_lut1_I0_O)        0.028     0.093 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12870, routed)       0.622     0.715    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_csky_apb_1tox_matrix/slv_pslverr_flop_reg_0
    SLICE_X54Y234        FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_csky_apb_1tox_matrix/slv_prdata_flop_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  get_clk/O
                         net (fo=1, routed)           0.553     0.553    nolabel_line65/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  nolabel_line65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    nolabel_line65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  nolabel_line65/inst/clkout1_buf/O
                         net (fo=26749, routed)       0.962    -0.941    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/clk_out1
    SLICE_X79Y196        LUT2 (Prop_lut2_I0_O)        0.035    -0.906 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_onehot_arb_state[3]_i_4/O
                         net (fo=1, routed)           0.267    -0.640    u_soc_n_19
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.610 r  FSM_onehot_arb_state_reg[3]_i_2/O
                         net (fo=2961, routed)        0.727     0.117    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_csky_apb_1tox_matrix/apb_clk
    SLICE_X54Y234        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_csky_apb_1tox_matrix/slv_prdata_flop_reg[18]/C
                         clock pessimism              0.332     0.449    
    SLICE_X54Y234        FDCE (Remov_fdce_C_CLR)     -0.050     0.399    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_csky_apb_1tox_matrix/slv_prdata_flop_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.399    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.316    





