# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FSM.srcs/sources_1/new/cnu6ib_control_unit.v" \
"../../../../FSM.srcs/sim_1/new/cnu6_ram_write_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
