# verilog-and-enable-latch
A Verilog implementation and simulation of an enable-controlled AND latch. This project demonstrates latch inference due to missing else in always @(*), power-up unknown state behavior, and waveform analysis using GTKWave.
