Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr  2 10:28:31 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_counter_up_down_timing_summary_routed.rpt -pb top_counter_up_down_timing_summary_routed.pb -rpx top_counter_up_down_timing_summary_routed.rpx -warn_on_violation
| Design       : top_counter_up_down
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.164        0.000                      0                   73        0.207        0.000                      0                   73        4.500        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.164        0.000                      0                   73        0.207        0.000                      0                   73        4.500        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Clk_Div_10Hz/div_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 1.211ns (25.209%)  route 3.593ns (74.791%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.569     5.090    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X55Y10         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.419     5.509 f  U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/Q
                         net (fo=2, routed)           0.814     6.323    U_Counter/U_Clk_Div_10Hz/div_counter[20]
    SLICE_X55Y11         LUT4 (Prop_lut4_I0_O)        0.296     6.619 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_7/O
                         net (fo=1, routed)           0.290     6.909    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_7_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I4_O)        0.124     7.033 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.605    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_6_n_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.729 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.304    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_3_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.428 f  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_2/O
                         net (fo=24, routed)          1.342     9.770    U_Counter/U_Clk_Div_10Hz/tick
    SLICE_X55Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.894 r  U_Counter/U_Clk_Div_10Hz/div_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.894    U_Counter/U_Clk_Div_10Hz/div_counter_0[22]
    SLICE_X55Y11         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.449    14.790    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X55Y11         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[22]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X55Y11         FDCE (Setup_fdce_C_D)        0.029    15.058    U_Counter/U_Clk_Div_10Hz/div_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Clk_Div_10Hz/div_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.832ns  (logic 1.239ns (25.642%)  route 3.593ns (74.358%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.569     5.090    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X55Y10         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.419     5.509 f  U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/Q
                         net (fo=2, routed)           0.814     6.323    U_Counter/U_Clk_Div_10Hz/div_counter[20]
    SLICE_X55Y11         LUT4 (Prop_lut4_I0_O)        0.296     6.619 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_7/O
                         net (fo=1, routed)           0.290     6.909    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_7_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I4_O)        0.124     7.033 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.605    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_6_n_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.729 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.304    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_3_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.428 f  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_2/O
                         net (fo=24, routed)          1.342     9.770    U_Counter/U_Clk_Div_10Hz/tick
    SLICE_X55Y11         LUT2 (Prop_lut2_I0_O)        0.152     9.922 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.922    U_Counter/U_Clk_Div_10Hz/div_counter_0[23]
    SLICE_X55Y11         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.449    14.790    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X55Y11         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[23]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X55Y11         FDCE (Setup_fdce_C_D)        0.075    15.104    U_Counter/U_Clk_Div_10Hz/div_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Clk_Div_10Hz/div_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.211ns (25.955%)  route 3.455ns (74.045%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.569     5.090    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X55Y10         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.419     5.509 f  U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/Q
                         net (fo=2, routed)           0.814     6.323    U_Counter/U_Clk_Div_10Hz/div_counter[20]
    SLICE_X55Y11         LUT4 (Prop_lut4_I0_O)        0.296     6.619 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_7/O
                         net (fo=1, routed)           0.290     6.909    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_7_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I4_O)        0.124     7.033 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.605    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_6_n_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.729 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.304    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_3_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.428 f  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_2/O
                         net (fo=24, routed)          1.204     9.632    U_Counter/U_Clk_Div_10Hz/tick
    SLICE_X55Y10         LUT2 (Prop_lut2_I0_O)        0.124     9.756 r  U_Counter/U_Clk_Div_10Hz/div_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.756    U_Counter/U_Clk_Div_10Hz/div_counter_0[19]
    SLICE_X55Y10         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.450    14.791    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X55Y10         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[19]/C
                         clock pessimism              0.299    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X55Y10         FDCE (Setup_fdce_C_D)        0.031    15.086    U_Counter/U_Clk_Div_10Hz/div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Clk_Div_10Hz/div_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.211ns (25.966%)  route 3.453ns (74.034%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.569     5.090    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X55Y10         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.419     5.509 f  U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/Q
                         net (fo=2, routed)           0.814     6.323    U_Counter/U_Clk_Div_10Hz/div_counter[20]
    SLICE_X55Y11         LUT4 (Prop_lut4_I0_O)        0.296     6.619 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_7/O
                         net (fo=1, routed)           0.290     6.909    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_7_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I4_O)        0.124     7.033 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.605    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_6_n_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.729 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.304    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_3_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.428 f  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_2/O
                         net (fo=24, routed)          1.202     9.630    U_Counter/U_Clk_Div_10Hz/tick
    SLICE_X55Y10         LUT2 (Prop_lut2_I0_O)        0.124     9.754 r  U_Counter/U_Clk_Div_10Hz/div_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.754    U_Counter/U_Clk_Div_10Hz/div_counter_0[18]
    SLICE_X55Y10         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.450    14.791    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X55Y10         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[18]/C
                         clock pessimism              0.299    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X55Y10         FDCE (Setup_fdce_C_D)        0.029    15.084    U_Counter/U_Clk_Div_10Hz/div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.239ns (26.396%)  route 3.455ns (73.604%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.569     5.090    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X55Y10         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.419     5.509 f  U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/Q
                         net (fo=2, routed)           0.814     6.323    U_Counter/U_Clk_Div_10Hz/div_counter[20]
    SLICE_X55Y11         LUT4 (Prop_lut4_I0_O)        0.296     6.619 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_7/O
                         net (fo=1, routed)           0.290     6.909    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_7_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I4_O)        0.124     7.033 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.605    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_6_n_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.729 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.304    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_3_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.428 f  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_2/O
                         net (fo=24, routed)          1.204     9.632    U_Counter/U_Clk_Div_10Hz/tick
    SLICE_X55Y10         LUT2 (Prop_lut2_I0_O)        0.152     9.784 r  U_Counter/U_Clk_Div_10Hz/div_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.784    U_Counter/U_Clk_Div_10Hz/div_counter_0[20]
    SLICE_X55Y10         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.450    14.791    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X55Y10         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/C
                         clock pessimism              0.299    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X55Y10         FDCE (Setup_fdce_C_D)        0.075    15.130    U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.784    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Clk_Div_10Hz/div_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 1.239ns (26.408%)  route 3.453ns (73.592%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.569     5.090    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X55Y10         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.419     5.509 f  U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/Q
                         net (fo=2, routed)           0.814     6.323    U_Counter/U_Clk_Div_10Hz/div_counter[20]
    SLICE_X55Y11         LUT4 (Prop_lut4_I0_O)        0.296     6.619 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_7/O
                         net (fo=1, routed)           0.290     6.909    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_7_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I4_O)        0.124     7.033 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.605    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_6_n_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.729 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.304    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_3_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.428 f  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_2/O
                         net (fo=24, routed)          1.202     9.630    U_Counter/U_Clk_Div_10Hz/tick
    SLICE_X55Y10         LUT2 (Prop_lut2_I0_O)        0.152     9.782 r  U_Counter/U_Clk_Div_10Hz/div_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.782    U_Counter/U_Clk_Div_10Hz/div_counter_0[21]
    SLICE_X55Y10         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.450    14.791    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X55Y10         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[21]/C
                         clock pessimism              0.299    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X55Y10         FDCE (Setup_fdce_C_D)        0.075    15.130    U_Counter/U_Clk_Div_10Hz/div_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Clk_Div_10Hz/div_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 1.211ns (26.870%)  route 3.296ns (73.130%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.569     5.090    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X55Y10         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.419     5.509 f  U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/Q
                         net (fo=2, routed)           0.814     6.323    U_Counter/U_Clk_Div_10Hz/div_counter[20]
    SLICE_X55Y11         LUT4 (Prop_lut4_I0_O)        0.296     6.619 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_7/O
                         net (fo=1, routed)           0.290     6.909    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_7_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I4_O)        0.124     7.033 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.605    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_6_n_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.729 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.304    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_3_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.428 f  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_2/O
                         net (fo=24, routed)          1.045     9.473    U_Counter/U_Clk_Div_10Hz/tick
    SLICE_X55Y9          LUT2 (Prop_lut2_I0_O)        0.124     9.597 r  U_Counter/U_Clk_Div_10Hz/div_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.597    U_Counter/U_Clk_Div_10Hz/div_counter_0[15]
    SLICE_X55Y9          FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.450    14.791    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X55Y9          FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[15]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X55Y9          FDCE (Setup_fdce_C_D)        0.031    15.061    U_Counter/U_Clk_Div_10Hz/div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Clk_Div_10Hz/div_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 1.211ns (26.882%)  route 3.294ns (73.118%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.569     5.090    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X55Y10         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.419     5.509 f  U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/Q
                         net (fo=2, routed)           0.814     6.323    U_Counter/U_Clk_Div_10Hz/div_counter[20]
    SLICE_X55Y11         LUT4 (Prop_lut4_I0_O)        0.296     6.619 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_7/O
                         net (fo=1, routed)           0.290     6.909    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_7_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I4_O)        0.124     7.033 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.605    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_6_n_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.729 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.304    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_3_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.428 f  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_2/O
                         net (fo=24, routed)          1.043     9.471    U_Counter/U_Clk_Div_10Hz/tick
    SLICE_X55Y9          LUT2 (Prop_lut2_I0_O)        0.124     9.595 r  U_Counter/U_Clk_Div_10Hz/div_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.595    U_Counter/U_Clk_Div_10Hz/div_counter_0[14]
    SLICE_X55Y9          FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.450    14.791    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X55Y9          FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[14]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X55Y9          FDCE (Setup_fdce_C_D)        0.029    15.059    U_Counter/U_Clk_Div_10Hz/div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Clk_Div_10Hz/div_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.239ns (27.322%)  route 3.296ns (72.678%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.569     5.090    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X55Y10         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.419     5.509 f  U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/Q
                         net (fo=2, routed)           0.814     6.323    U_Counter/U_Clk_Div_10Hz/div_counter[20]
    SLICE_X55Y11         LUT4 (Prop_lut4_I0_O)        0.296     6.619 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_7/O
                         net (fo=1, routed)           0.290     6.909    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_7_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I4_O)        0.124     7.033 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.605    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_6_n_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.729 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.304    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_3_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.428 f  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_2/O
                         net (fo=24, routed)          1.045     9.473    U_Counter/U_Clk_Div_10Hz/tick
    SLICE_X55Y9          LUT2 (Prop_lut2_I0_O)        0.152     9.625 r  U_Counter/U_Clk_Div_10Hz/div_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.625    U_Counter/U_Clk_Div_10Hz/div_counter_0[16]
    SLICE_X55Y9          FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.450    14.791    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X55Y9          FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[16]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X55Y9          FDCE (Setup_fdce_C_D)        0.075    15.105    U_Counter/U_Clk_Div_10Hz/div_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Clk_Div_10Hz/div_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 1.239ns (27.334%)  route 3.294ns (72.666%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.569     5.090    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X55Y10         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.419     5.509 f  U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/Q
                         net (fo=2, routed)           0.814     6.323    U_Counter/U_Clk_Div_10Hz/div_counter[20]
    SLICE_X55Y11         LUT4 (Prop_lut4_I0_O)        0.296     6.619 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_7/O
                         net (fo=1, routed)           0.290     6.909    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_7_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I4_O)        0.124     7.033 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.605    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_6_n_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.729 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.304    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_3_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.428 f  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_2/O
                         net (fo=24, routed)          1.043     9.471    U_Counter/U_Clk_Div_10Hz/tick
    SLICE_X55Y9          LUT2 (Prop_lut2_I0_O)        0.152     9.623 r  U_Counter/U_Clk_Div_10Hz/div_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.623    U_Counter/U_Clk_Div_10Hz/div_counter_0[17]
    SLICE_X55Y9          FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.450    14.791    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X55Y9          FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[17]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X55Y9          FDCE (Setup_fdce_C_D)        0.075    15.105    U_Counter/U_Clk_Div_10Hz/div_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -9.623    
  -------------------------------------------------------------------
                         slack                                  5.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 U_FndController/U_Clk_Div_1Khz/tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_Conter_2big/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.189ns (57.491%)  route 0.140ns (42.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.590     1.473    U_FndController/U_Clk_Div_1Khz/CLK
    SLICE_X58Y14         FDCE                                         r  U_FndController/U_Clk_Div_1Khz/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_FndController/U_Clk_Div_1Khz/tick_reg/Q
                         net (fo=2, routed)           0.140     1.754    U_FndController/U_Conter_2big/count_reg[1]_4
    SLICE_X59Y13         LUT3 (Prop_lut3_I1_O)        0.048     1.802 r  U_FndController/U_Conter_2big/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.802    U_FndController/U_Conter_2big/count[1]_i_1_n_0
    SLICE_X59Y13         FDCE                                         r  U_FndController/U_Conter_2big/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.859     1.986    U_FndController/U_Conter_2big/CLK
    SLICE_X59Y13         FDCE                                         r  U_FndController/U_Conter_2big/count_reg[1]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X59Y13         FDCE (Hold_fdce_C_D)         0.107     1.595    U_FndController/U_Conter_2big/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 U_FndController/U_Clk_Div_1Khz/tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_Conter_2big/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.099%)  route 0.140ns (42.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.590     1.473    U_FndController/U_Clk_Div_1Khz/CLK
    SLICE_X58Y14         FDCE                                         r  U_FndController/U_Clk_Div_1Khz/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_FndController/U_Clk_Div_1Khz/tick_reg/Q
                         net (fo=2, routed)           0.140     1.754    U_FndController/U_Conter_2big/count_reg[1]_4
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.045     1.799 r  U_FndController/U_Conter_2big/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    U_FndController/U_Conter_2big/count[0]_i_1_n_0
    SLICE_X59Y13         FDCE                                         r  U_FndController/U_Conter_2big/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.859     1.986    U_FndController/U_Conter_2big/CLK
    SLICE_X59Y13         FDCE                                         r  U_FndController/U_Conter_2big/count_reg[0]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X59Y13         FDCE (Hold_fdce_C_D)         0.091     1.579    U_FndController/U_Conter_2big/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.597%)  route 0.197ns (51.403%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.594     1.477    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X61Y4          FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  U_Counter/U_Counter_Up_Down/counter_reg[0]/Q
                         net (fo=16, routed)          0.197     1.815    U_Counter/U_Counter_Up_Down/Q[0]
    SLICE_X61Y4          LUT4 (Prop_lut4_I2_O)        0.045     1.860 r  U_Counter/U_Counter_Up_Down/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.860    U_Counter/U_Counter_Up_Down/p_0_in[0]
    SLICE_X61Y4          FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.864     1.991    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X61Y4          FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[0]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y4          FDCE (Hold_fdce_C_D)         0.092     1.569    U_Counter/U_Counter_Up_Down/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 U_Counter/U_Clk_Div_10Hz/tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.611%)  route 0.198ns (58.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.594     1.477    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X58Y6          FDCE                                         r  U_Counter/U_Clk_Div_10Hz/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y6          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_Counter/U_Clk_Div_10Hz/tick_reg/Q
                         net (fo=14, routed)          0.198     1.816    U_Counter/U_Counter_Up_Down/E[0]
    SLICE_X64Y6          FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.866     1.993    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X64Y6          FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[13]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X64Y6          FDCE (Hold_fdce_C_CE)       -0.016     1.499    U_Counter/U_Counter_Up_Down/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 U_Counter/U_Clk_Div_10Hz/div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Clk_Div_10Hz/div_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.604%)  route 0.231ns (55.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.566     1.449    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X55Y6          FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDCE (Prop_fdce_C_Q)         0.141     1.590 f  U_Counter/U_Clk_Div_10Hz/div_counter_reg[0]/Q
                         net (fo=3, routed)           0.231     1.821    U_Counter/U_Clk_Div_10Hz/div_counter[0]
    SLICE_X55Y6          LUT1 (Prop_lut1_I0_O)        0.045     1.866 r  U_Counter/U_Clk_Div_10Hz/div_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.866    U_Counter/U_Clk_Div_10Hz/div_counter_0[0]
    SLICE_X55Y6          FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.837     1.964    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X55Y6          FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[0]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X55Y6          FDCE (Hold_fdce_C_D)         0.092     1.541    U_Counter/U_Clk_Div_10Hz/div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 U_Counter/U_Clk_Div_10Hz/tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.710%)  route 0.182ns (56.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.594     1.477    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X58Y6          FDCE                                         r  U_Counter/U_Clk_Div_10Hz/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y6          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_Counter/U_Clk_Div_10Hz/tick_reg/Q
                         net (fo=14, routed)          0.182     1.800    U_Counter/U_Counter_Up_Down/E[0]
    SLICE_X61Y5          FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.864     1.991    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X61Y5          FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[10]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X61Y5          FDCE (Hold_fdce_C_CE)       -0.039     1.454    U_Counter/U_Counter_Up_Down/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 U_Counter/U_Clk_Div_10Hz/tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.710%)  route 0.182ns (56.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.594     1.477    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X58Y6          FDCE                                         r  U_Counter/U_Clk_Div_10Hz/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y6          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_Counter/U_Clk_Div_10Hz/tick_reg/Q
                         net (fo=14, routed)          0.182     1.800    U_Counter/U_Counter_Up_Down/E[0]
    SLICE_X61Y5          FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.864     1.991    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X61Y5          FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[11]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X61Y5          FDCE (Hold_fdce_C_CE)       -0.039     1.454    U_Counter/U_Counter_Up_Down/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 U_Counter/U_Clk_Div_10Hz/tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.710%)  route 0.182ns (56.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.594     1.477    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X58Y6          FDCE                                         r  U_Counter/U_Clk_Div_10Hz/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y6          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_Counter/U_Clk_Div_10Hz/tick_reg/Q
                         net (fo=14, routed)          0.182     1.800    U_Counter/U_Counter_Up_Down/E[0]
    SLICE_X61Y5          FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.864     1.991    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X61Y5          FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[12]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X61Y5          FDCE (Hold_fdce_C_CE)       -0.039     1.454    U_Counter/U_Counter_Up_Down/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 U_Counter/U_Clk_Div_10Hz/tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.614%)  route 0.198ns (58.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.594     1.477    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X58Y6          FDCE                                         r  U_Counter/U_Clk_Div_10Hz/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y6          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_Counter/U_Clk_Div_10Hz/tick_reg/Q
                         net (fo=14, routed)          0.198     1.816    U_Counter/U_Counter_Up_Down/E[0]
    SLICE_X61Y4          FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.864     1.991    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X61Y4          FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[0]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X61Y4          FDCE (Hold_fdce_C_CE)       -0.039     1.454    U_Counter/U_Counter_Up_Down/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 U_Counter/U_Clk_Div_10Hz/tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.614%)  route 0.198ns (58.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.594     1.477    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X58Y6          FDCE                                         r  U_Counter/U_Clk_Div_10Hz/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y6          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_Counter/U_Clk_Div_10Hz/tick_reg/Q
                         net (fo=14, routed)          0.198     1.816    U_Counter/U_Counter_Up_Down/E[0]
    SLICE_X61Y4          FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.864     1.991    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X61Y4          FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[6]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X61Y4          FDCE (Hold_fdce_C_CE)       -0.039     1.454    U_Counter/U_Counter_Up_Down/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.362    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y10   U_Counter/U_Clk_Div_10Hz/div_counter_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y11   U_Counter/U_Clk_Div_10Hz/div_counter_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y11   U_Counter/U_Clk_Div_10Hz/div_counter_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y6    U_Counter/U_Clk_Div_10Hz/div_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y6    U_Counter/U_Clk_Div_10Hz/div_counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y6    U_Counter/U_Clk_Div_10Hz/div_counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y7    U_Counter/U_Clk_Div_10Hz/div_counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y7    U_Counter/U_Clk_Div_10Hz/div_counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y7    U_Counter/U_Clk_Div_10Hz/div_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_FndController/U_Clk_Div_1Khz/div_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_FndController/U_Clk_Div_1Khz/div_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_FndController/U_Clk_Div_1Khz/div_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_FndController/U_Clk_Div_1Khz/div_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_FndController/U_Clk_Div_1Khz/div_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_FndController/U_Clk_Div_1Khz/div_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_FndController/U_Clk_Div_1Khz/div_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   U_FndController/U_Clk_Div_1Khz/div_counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   U_FndController/U_Clk_Div_1Khz/div_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   U_FndController/U_Clk_Div_1Khz/div_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y10   U_Counter/U_Clk_Div_10Hz/div_counter_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y11   U_Counter/U_Clk_Div_10Hz/div_counter_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y11   U_Counter/U_Clk_Div_10Hz/div_counter_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y6    U_Counter/U_Clk_Div_10Hz/tick_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y5    U_Counter/U_Counter_Up_Down/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y5    U_Counter/U_Counter_Up_Down/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y6    U_Counter/U_Counter_Up_Down/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y3    U_Counter/U_Counter_Up_Down/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y3    U_Counter/U_Counter_Up_Down/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y3    U_Counter/U_Counter_Up_Down/counter_reg[3]/C



