ARM GAS  C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.Error_Handler,"ax",%progbits
  19              		.align	1
  20              		.global	Error_Handler
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	Error_Handler:
  26              	.LFB67:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "adc.h"
  22:Core/Src/main.c **** #include "dma.h"
  23:Core/Src/main.c **** #include "spi.h"
  24:Core/Src/main.c **** #include "tim.h"
  25:Core/Src/main.c **** #include "usart.h"
  26:Core/Src/main.c **** #include "gpio.h"
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  30:Core/Src/main.c **** #include "drv8106.h"
  31:Core/Src/main.c **** #include "IQmathLib.h"
  32:Core/Src/main.c **** #include "main_init.h"
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s 			page 2


  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* USER CODE END Includes */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PTD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PD */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE END PD */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  47:Core/Src/main.c **** /* USER CODE BEGIN PM */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE END PM */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE BEGIN PV */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** // uint16_t duty1, duty2, dir1, dir2;
  56:Core/Src/main.c **** _iq18 test_iq;
  57:Core/Src/main.c **** servo_iq18_t servo1_g, servo2_g;
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE END PV */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  62:Core/Src/main.c **** void SystemClock_Config(void);
  63:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* USER CODE END PFP */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  68:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* USER CODE END 0 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /**
  73:Core/Src/main.c ****   * @brief  The application entry point.
  74:Core/Src/main.c ****   * @retval int
  75:Core/Src/main.c ****   */
  76:Core/Src/main.c **** int main(void)
  77:Core/Src/main.c **** {
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE END 1 */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  86:Core/Src/main.c ****   HAL_Init();
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  89:Core/Src/main.c **** 
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s 			page 3


  90:Core/Src/main.c ****   /* USER CODE END Init */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* Configure the system clock */
  93:Core/Src/main.c ****   SystemClock_Config();
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE END SysInit */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* Initialize all configured peripherals */
 100:Core/Src/main.c ****   MX_GPIO_Init();
 101:Core/Src/main.c ****   MX_DMA_Init();
 102:Core/Src/main.c ****   MX_ADC1_Init();
 103:Core/Src/main.c ****   MX_SPI1_Init();
 104:Core/Src/main.c ****   MX_TIM1_Init();
 105:Core/Src/main.c ****   MX_TIM2_Init();
 106:Core/Src/main.c ****   MX_TIM3_Init();
 107:Core/Src/main.c ****   MX_TIM4_Init();
 108:Core/Src/main.c ****   MX_USART1_UART_Init();
 109:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   // Pull down all CS pins of drivers
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_SS1_GPIO_Port, SPI1_SS1_Pin, GPIO_PIN_SET);
 114:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_SS2_GPIO_Port, SPI1_SS2_Pin, GPIO_PIN_SET);
 115:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_SS3_GPIO_Port, SPI1_SS3_Pin, GPIO_PIN_SET);
 116:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_SS4_GPIO_Port, SPI1_SS4_Pin, GPIO_PIN_SET);
 117:Core/Src/main.c ****   HAL_Delay(1);
 118:Core/Src/main.c ****   HAL_GPIO_WritePin(BRIDGESLEEP1_GPIO_Port, BRIDGESLEEP1_Pin, GPIO_PIN_SET);
 119:Core/Src/main.c ****   HAL_GPIO_WritePin(BRIDGESLEEP2_GPIO_Port, BRIDGESLEEP2_Pin, GPIO_PIN_SET);
 120:Core/Src/main.c ****   HAL_GPIO_WritePin(HIZ1_GPIO_Port, HIZ1_Pin, GPIO_PIN_SET);
 121:Core/Src/main.c ****   HAL_GPIO_WritePin(HIZ2_GPIO_Port, HIZ2_Pin, GPIO_PIN_SET);
 122:Core/Src/main.c ****   HAL_Delay(1);
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   drv8106_reset_blocking(&drv_l1_dd6);
 125:Core/Src/main.c ****   drv8106_reset_blocking(&drv_r1_dd7);
 126:Core/Src/main.c ****   drv8106_reset_blocking(&drv_l2_dd8);
 127:Core/Src/main.c ****   drv8106_reset_blocking(&drv_r2_dd9);
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   drv8106_clear_fault_blocking(&drv_l1_dd6);
 130:Core/Src/main.c ****   drv8106_clear_fault_blocking(&drv_r1_dd7);
 131:Core/Src/main.c ****   drv8106_clear_fault_blocking(&drv_l2_dd8);
 132:Core/Src/main.c ****   drv8106_clear_fault_blocking(&drv_r2_dd9);
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****   drv8106_read_all_blocking(&drv_l1_dd6);
 135:Core/Src/main.c ****   drv8106_read_all_blocking(&drv_r1_dd7);
 136:Core/Src/main.c ****   drv8106_read_all_blocking(&drv_l2_dd8);
 137:Core/Src/main.c ****   drv8106_read_all_blocking(&drv_r2_dd9);
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   drv8106_CSA_enable_g10_blocking(&drv_l1_dd6);
 140:Core/Src/main.c ****   drv8106_CSA_enable_g10_blocking(&drv_r1_dd7);
 141:Core/Src/main.c ****   drv8106_CSA_enable_g10_blocking(&drv_l2_dd8);
 142:Core/Src/main.c ****   drv8106_CSA_enable_g10_blocking(&drv_r2_dd9);
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   drv8106_Enable_blocking(&drv_l1_dd6);
 145:Core/Src/main.c ****   drv8106_Enable_blocking(&drv_r1_dd7);
 146:Core/Src/main.c ****   drv8106_Enable_blocking(&drv_l2_dd8);
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s 			page 4


 147:Core/Src/main.c ****   drv8106_Enable_blocking(&drv_r2_dd9);
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****   HAL_Delay(1);
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   test_iq = _IQ18(0.2 * (int8_t)(-1));
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****   init_mtr_ctrl();
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   // // __HAL_TIM_CLEAR_IT(&htim3, TIM_IT_UPDATE);
 156:Core/Src/main.c ****   // HAL_TIM_Base_Start_IT(&htim3);
 157:Core/Src/main.c ****   // // __HAL_TIM_ENABLE_IT(&htim3, TIM_IT_UPDATE);
 158:Core/Src/main.c ****   // // __HAL_TIM_ENABLE(&htim3);
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   // HAL_Delay(1);
 161:Core/Src/main.c ****   // HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 162:Core/Src/main.c ****   // HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 163:Core/Src/main.c ****   
 164:Core/Src/main.c ****   // HAL_ADC_Start_DMA(&hadc1, (uint32_t *)&adc, 2);
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /* USER CODE END 2 */
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   /* Infinite loop */
 169:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 170:Core/Src/main.c ****   while (1)
 171:Core/Src/main.c ****   {
 172:Core/Src/main.c ****     /* USER CODE END WHILE */
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 175:Core/Src/main.c ****   }
 176:Core/Src/main.c ****   /* USER CODE END 3 */
 177:Core/Src/main.c **** }
 178:Core/Src/main.c **** 
 179:Core/Src/main.c **** /**
 180:Core/Src/main.c ****   * @brief System Clock Configuration
 181:Core/Src/main.c ****   * @retval None
 182:Core/Src/main.c ****   */
 183:Core/Src/main.c **** void SystemClock_Config(void)
 184:Core/Src/main.c **** {
 185:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 186:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 187:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 188:Core/Src/main.c **** 
 189:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 190:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 191:Core/Src/main.c ****   */
 192:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 193:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 194:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 195:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 196:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 197:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 198:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 199:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 200:Core/Src/main.c ****   {
 201:Core/Src/main.c ****     Error_Handler();
 202:Core/Src/main.c ****   }
 203:Core/Src/main.c **** 
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s 			page 5


 204:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 205:Core/Src/main.c ****   */
 206:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 207:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 208:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 209:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 210:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 211:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 214:Core/Src/main.c ****   {
 215:Core/Src/main.c ****     Error_Handler();
 216:Core/Src/main.c ****   }
 217:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 218:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 219:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 220:Core/Src/main.c ****   {
 221:Core/Src/main.c ****     Error_Handler();
 222:Core/Src/main.c ****   }
 223:Core/Src/main.c **** }
 224:Core/Src/main.c **** 
 225:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 226:Core/Src/main.c **** 
 227:Core/Src/main.c **** // void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 228:Core/Src/main.c **** // {
 229:Core/Src/main.c **** //   if(htim == &htim3){
 230:Core/Src/main.c **** //     static uint16_t cntr = 0;
 231:Core/Src/main.c **** //     cntr++;
 232:Core/Src/main.c **** //     if (cntr >= 3600){
 233:Core/Src/main.c **** //       HAL_GPIO_TogglePin(IND_LED_GPIO_Port, IND_LED_Pin);
 234:Core/Src/main.c **** //       cntr = 0;
 235:Core/Src/main.c **** //     }
 236:Core/Src/main.c **** 
 237:Core/Src/main.c **** //     fault1 = HAL_GPIO_ReadPin(nFAULT_L1_GPIO_Port, nFAULT_L1_Pin);
 238:Core/Src/main.c **** //     fault2 = HAL_GPIO_ReadPin(nFAULT_R1_GPIO_Port, nFAULT_R1_Pin);
 239:Core/Src/main.c **** //     fault3 = HAL_GPIO_ReadPin(nFAULT_L2_GPIO_Port, nFAULT_L2_Pin);
 240:Core/Src/main.c **** //     fault4 = HAL_GPIO_ReadPin(nFAULT_R2_GPIO_Port, nFAULT_R2_Pin);
 241:Core/Src/main.c **** 
 242:Core/Src/main.c **** //     TIM3->CCR1 = duty1;
 243:Core/Src/main.c **** //     TIM3->CCR2 = duty2;
 244:Core/Src/main.c **** //     HAL_GPIO_WritePin(DIR1_1_GPIO_Port, DIR1_1_Pin, dir1);   
 245:Core/Src/main.c **** //     HAL_GPIO_WritePin(DIR2_1_GPIO_Port, DIR2_1_Pin, dir2);   
 246:Core/Src/main.c **** 
 247:Core/Src/main.c **** //   }
 248:Core/Src/main.c ****   
 249:Core/Src/main.c **** // }
 250:Core/Src/main.c **** 
 251:Core/Src/main.c **** /* USER CODE END 4 */
 252:Core/Src/main.c **** 
 253:Core/Src/main.c **** /**
 254:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 255:Core/Src/main.c ****   * @retval None
 256:Core/Src/main.c ****   */
 257:Core/Src/main.c **** void Error_Handler(void)
 258:Core/Src/main.c **** {
  27              		.loc 1 258 1 view -0
  28              		.cfi_startproc
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s 			page 6


  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 259:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 260:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 261:Core/Src/main.c ****   __disable_irq();
  33              		.loc 1 261 3 view .LVU1
  34              	.LBB4:
  35              	.LBI4:
  36              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s 			page 7


  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s 			page 8


 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  37              		.loc 2 140 27 view .LVU2
  38              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  39              		.loc 2 142 3 view .LVU3
  40              		.syntax unified
  41              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  42 0000 72B6     		cpsid i
  43              	@ 0 "" 2
  44              		.thumb
  45              		.syntax unified
  46              	.L2:
  47              	.LBE5:
  48              	.LBE4:
 262:Core/Src/main.c ****   while (1)
  49              		.loc 1 262 3 view .LVU4
 263:Core/Src/main.c ****   {
 264:Core/Src/main.c ****   }
  50              		.loc 1 264 3 view .LVU5
 262:Core/Src/main.c ****   while (1)
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s 			page 9


  51              		.loc 1 262 9 view .LVU6
  52 0002 FEE7     		b	.L2
  53              		.cfi_endproc
  54              	.LFE67:
  56              		.section	.text.SystemClock_Config,"ax",%progbits
  57              		.align	1
  58              		.global	SystemClock_Config
  59              		.syntax unified
  60              		.thumb
  61              		.thumb_func
  63              	SystemClock_Config:
  64              	.LFB66:
 184:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  65              		.loc 1 184 1 view -0
  66              		.cfi_startproc
  67              		@ args = 0, pretend = 0, frame = 80
  68              		@ frame_needed = 0, uses_anonymous_args = 0
  69 0000 00B5     		push	{lr}
  70              		.cfi_def_cfa_offset 4
  71              		.cfi_offset 14, -4
  72 0002 95B0     		sub	sp, sp, #84
  73              		.cfi_def_cfa_offset 88
 185:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  74              		.loc 1 185 3 view .LVU8
 185:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  75              		.loc 1 185 22 is_stmt 0 view .LVU9
  76 0004 2822     		movs	r2, #40
  77 0006 0021     		movs	r1, #0
  78 0008 0DEB0200 		add	r0, sp, r2
  79 000c FFF7FEFF 		bl	memset
  80              	.LVL0:
 186:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
  81              		.loc 1 186 3 is_stmt 1 view .LVU10
 186:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
  82              		.loc 1 186 22 is_stmt 0 view .LVU11
  83 0010 0023     		movs	r3, #0
  84 0012 0593     		str	r3, [sp, #20]
  85 0014 0693     		str	r3, [sp, #24]
  86 0016 0793     		str	r3, [sp, #28]
  87 0018 0893     		str	r3, [sp, #32]
  88 001a 0993     		str	r3, [sp, #36]
 187:Core/Src/main.c **** 
  89              		.loc 1 187 3 is_stmt 1 view .LVU12
 187:Core/Src/main.c **** 
  90              		.loc 1 187 28 is_stmt 0 view .LVU13
  91 001c 0193     		str	r3, [sp, #4]
  92 001e 0293     		str	r3, [sp, #8]
  93 0020 0393     		str	r3, [sp, #12]
  94 0022 0493     		str	r3, [sp, #16]
 192:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  95              		.loc 1 192 3 is_stmt 1 view .LVU14
 192:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  96              		.loc 1 192 36 is_stmt 0 view .LVU15
  97 0024 0122     		movs	r2, #1
  98 0026 0A92     		str	r2, [sp, #40]
 193:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  99              		.loc 1 193 3 is_stmt 1 view .LVU16
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s 			page 10


 193:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 100              		.loc 1 193 30 is_stmt 0 view .LVU17
 101 0028 4FF48033 		mov	r3, #65536
 102 002c 0B93     		str	r3, [sp, #44]
 194:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 103              		.loc 1 194 3 is_stmt 1 view .LVU18
 195:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 104              		.loc 1 195 3 view .LVU19
 195:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 105              		.loc 1 195 30 is_stmt 0 view .LVU20
 106 002e 0E92     		str	r2, [sp, #56]
 196:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 107              		.loc 1 196 3 is_stmt 1 view .LVU21
 196:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 108              		.loc 1 196 34 is_stmt 0 view .LVU22
 109 0030 0222     		movs	r2, #2
 110 0032 1192     		str	r2, [sp, #68]
 197:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 111              		.loc 1 197 3 is_stmt 1 view .LVU23
 197:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 112              		.loc 1 197 35 is_stmt 0 view .LVU24
 113 0034 1293     		str	r3, [sp, #72]
 198:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 114              		.loc 1 198 3 is_stmt 1 view .LVU25
 198:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 115              		.loc 1 198 32 is_stmt 0 view .LVU26
 116 0036 4FF4E013 		mov	r3, #1835008
 117 003a 1393     		str	r3, [sp, #76]
 199:Core/Src/main.c ****   {
 118              		.loc 1 199 3 is_stmt 1 view .LVU27
 199:Core/Src/main.c ****   {
 119              		.loc 1 199 7 is_stmt 0 view .LVU28
 120 003c 0AA8     		add	r0, sp, #40
 121 003e FFF7FEFF 		bl	HAL_RCC_OscConfig
 122              	.LVL1:
 199:Core/Src/main.c ****   {
 123              		.loc 1 199 6 discriminator 1 view .LVU29
 124 0042 C8B9     		cbnz	r0, .L8
 206:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 125              		.loc 1 206 3 is_stmt 1 view .LVU30
 206:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 126              		.loc 1 206 31 is_stmt 0 view .LVU31
 127 0044 0F23     		movs	r3, #15
 128 0046 0593     		str	r3, [sp, #20]
 208:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 129              		.loc 1 208 3 is_stmt 1 view .LVU32
 208:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 130              		.loc 1 208 34 is_stmt 0 view .LVU33
 131 0048 0221     		movs	r1, #2
 132 004a 0691     		str	r1, [sp, #24]
 209:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 133              		.loc 1 209 3 is_stmt 1 view .LVU34
 209:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 134              		.loc 1 209 35 is_stmt 0 view .LVU35
 135 004c 0023     		movs	r3, #0
 136 004e 0793     		str	r3, [sp, #28]
 210:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s 			page 11


 137              		.loc 1 210 3 is_stmt 1 view .LVU36
 210:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 138              		.loc 1 210 36 is_stmt 0 view .LVU37
 139 0050 4FF48062 		mov	r2, #1024
 140 0054 0892     		str	r2, [sp, #32]
 211:Core/Src/main.c **** 
 141              		.loc 1 211 3 is_stmt 1 view .LVU38
 211:Core/Src/main.c **** 
 142              		.loc 1 211 36 is_stmt 0 view .LVU39
 143 0056 0993     		str	r3, [sp, #36]
 213:Core/Src/main.c ****   {
 144              		.loc 1 213 3 is_stmt 1 view .LVU40
 213:Core/Src/main.c ****   {
 145              		.loc 1 213 7 is_stmt 0 view .LVU41
 146 0058 05A8     		add	r0, sp, #20
 147 005a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 148              	.LVL2:
 213:Core/Src/main.c ****   {
 149              		.loc 1 213 6 discriminator 1 view .LVU42
 150 005e 68B9     		cbnz	r0, .L9
 217:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 151              		.loc 1 217 3 is_stmt 1 view .LVU43
 217:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 152              		.loc 1 217 38 is_stmt 0 view .LVU44
 153 0060 0223     		movs	r3, #2
 154 0062 0193     		str	r3, [sp, #4]
 218:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 155              		.loc 1 218 3 is_stmt 1 view .LVU45
 218:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 156              		.loc 1 218 35 is_stmt 0 view .LVU46
 157 0064 4FF40043 		mov	r3, #32768
 158 0068 0393     		str	r3, [sp, #12]
 219:Core/Src/main.c ****   {
 159              		.loc 1 219 3 is_stmt 1 view .LVU47
 219:Core/Src/main.c ****   {
 160              		.loc 1 219 7 is_stmt 0 view .LVU48
 161 006a 01A8     		add	r0, sp, #4
 162 006c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 163              	.LVL3:
 219:Core/Src/main.c ****   {
 164              		.loc 1 219 6 discriminator 1 view .LVU49
 165 0070 30B9     		cbnz	r0, .L10
 223:Core/Src/main.c **** 
 166              		.loc 1 223 1 view .LVU50
 167 0072 15B0     		add	sp, sp, #84
 168              		.cfi_remember_state
 169              		.cfi_def_cfa_offset 4
 170              		@ sp needed
 171 0074 5DF804FB 		ldr	pc, [sp], #4
 172              	.L8:
 173              		.cfi_restore_state
 201:Core/Src/main.c ****   }
 174              		.loc 1 201 5 is_stmt 1 view .LVU51
 175 0078 FFF7FEFF 		bl	Error_Handler
 176              	.LVL4:
 177              	.L9:
 215:Core/Src/main.c ****   }
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s 			page 12


 178              		.loc 1 215 5 view .LVU52
 179 007c FFF7FEFF 		bl	Error_Handler
 180              	.LVL5:
 181              	.L10:
 221:Core/Src/main.c ****   }
 182              		.loc 1 221 5 view .LVU53
 183 0080 FFF7FEFF 		bl	Error_Handler
 184              	.LVL6:
 185              		.cfi_endproc
 186              	.LFE66:
 188              		.section	.text.main,"ax",%progbits
 189              		.align	1
 190              		.global	main
 191              		.syntax unified
 192              		.thumb
 193              		.thumb_func
 195              	main:
 196              	.LFB65:
  77:Core/Src/main.c **** 
 197              		.loc 1 77 1 view -0
 198              		.cfi_startproc
 199              		@ Volatile: function does not return.
 200              		@ args = 0, pretend = 0, frame = 0
 201              		@ frame_needed = 0, uses_anonymous_args = 0
 202 0000 80B5     		push	{r7, lr}
 203              		.cfi_def_cfa_offset 8
 204              		.cfi_offset 7, -8
 205              		.cfi_offset 14, -4
  86:Core/Src/main.c **** 
 206              		.loc 1 86 3 view .LVU55
 207 0002 FFF7FEFF 		bl	HAL_Init
 208              	.LVL7:
  93:Core/Src/main.c **** 
 209              		.loc 1 93 3 view .LVU56
 210 0006 FFF7FEFF 		bl	SystemClock_Config
 211              	.LVL8:
 100:Core/Src/main.c ****   MX_DMA_Init();
 212              		.loc 1 100 3 view .LVU57
 213 000a FFF7FEFF 		bl	MX_GPIO_Init
 214              	.LVL9:
 101:Core/Src/main.c ****   MX_ADC1_Init();
 215              		.loc 1 101 3 view .LVU58
 216 000e FFF7FEFF 		bl	MX_DMA_Init
 217              	.LVL10:
 102:Core/Src/main.c ****   MX_SPI1_Init();
 218              		.loc 1 102 3 view .LVU59
 219 0012 FFF7FEFF 		bl	MX_ADC1_Init
 220              	.LVL11:
 103:Core/Src/main.c ****   MX_TIM1_Init();
 221              		.loc 1 103 3 view .LVU60
 222 0016 FFF7FEFF 		bl	MX_SPI1_Init
 223              	.LVL12:
 104:Core/Src/main.c ****   MX_TIM2_Init();
 224              		.loc 1 104 3 view .LVU61
 225 001a FFF7FEFF 		bl	MX_TIM1_Init
 226              	.LVL13:
 105:Core/Src/main.c ****   MX_TIM3_Init();
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s 			page 13


 227              		.loc 1 105 3 view .LVU62
 228 001e FFF7FEFF 		bl	MX_TIM2_Init
 229              	.LVL14:
 106:Core/Src/main.c ****   MX_TIM4_Init();
 230              		.loc 1 106 3 view .LVU63
 231 0022 FFF7FEFF 		bl	MX_TIM3_Init
 232              	.LVL15:
 107:Core/Src/main.c ****   MX_USART1_UART_Init();
 233              		.loc 1 107 3 view .LVU64
 234 0026 FFF7FEFF 		bl	MX_TIM4_Init
 235              	.LVL16:
 108:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 236              		.loc 1 108 3 view .LVU65
 237 002a FFF7FEFF 		bl	MX_USART1_UART_Init
 238              	.LVL17:
 113:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_SS2_GPIO_Port, SPI1_SS2_Pin, GPIO_PIN_SET);
 239              		.loc 1 113 3 view .LVU66
 240 002e 0122     		movs	r2, #1
 241 0030 1021     		movs	r1, #16
 242 0032 3C48     		ldr	r0, .L14
 243 0034 FFF7FEFF 		bl	HAL_GPIO_WritePin
 244              	.LVL18:
 114:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_SS3_GPIO_Port, SPI1_SS3_Pin, GPIO_PIN_SET);
 245              		.loc 1 114 3 view .LVU67
 246 0038 3B4D     		ldr	r5, .L14+4
 247 003a 0122     		movs	r2, #1
 248 003c 1021     		movs	r1, #16
 249 003e 2846     		mov	r0, r5
 250 0040 FFF7FEFF 		bl	HAL_GPIO_WritePin
 251              	.LVL19:
 115:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_SS4_GPIO_Port, SPI1_SS4_Pin, GPIO_PIN_SET);
 252              		.loc 1 115 3 view .LVU68
 253 0044 0122     		movs	r2, #1
 254 0046 2021     		movs	r1, #32
 255 0048 2846     		mov	r0, r5
 256 004a FFF7FEFF 		bl	HAL_GPIO_WritePin
 257              	.LVL20:
 116:Core/Src/main.c ****   HAL_Delay(1);
 258              		.loc 1 116 3 view .LVU69
 259 004e 374C     		ldr	r4, .L14+8
 260 0050 0122     		movs	r2, #1
 261 0052 1146     		mov	r1, r2
 262 0054 2046     		mov	r0, r4
 263 0056 FFF7FEFF 		bl	HAL_GPIO_WritePin
 264              	.LVL21:
 117:Core/Src/main.c ****   HAL_GPIO_WritePin(BRIDGESLEEP1_GPIO_Port, BRIDGESLEEP1_Pin, GPIO_PIN_SET);
 265              		.loc 1 117 3 view .LVU70
 266 005a 0120     		movs	r0, #1
 267 005c FFF7FEFF 		bl	HAL_Delay
 268              	.LVL22:
 118:Core/Src/main.c ****   HAL_GPIO_WritePin(BRIDGESLEEP2_GPIO_Port, BRIDGESLEEP2_Pin, GPIO_PIN_SET);
 269              		.loc 1 118 3 view .LVU71
 270 0060 0122     		movs	r2, #1
 271 0062 0421     		movs	r1, #4
 272 0064 2846     		mov	r0, r5
 273 0066 FFF7FEFF 		bl	HAL_GPIO_WritePin
 274              	.LVL23:
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s 			page 14


 119:Core/Src/main.c ****   HAL_GPIO_WritePin(HIZ1_GPIO_Port, HIZ1_Pin, GPIO_PIN_SET);
 275              		.loc 1 119 3 view .LVU72
 276 006a 0122     		movs	r2, #1
 277 006c 4FF40051 		mov	r1, #8192
 278 0070 2046     		mov	r0, r4
 279 0072 FFF7FEFF 		bl	HAL_GPIO_WritePin
 280              	.LVL24:
 120:Core/Src/main.c ****   HAL_GPIO_WritePin(HIZ2_GPIO_Port, HIZ2_Pin, GPIO_PIN_SET);
 281              		.loc 1 120 3 view .LVU73
 282 0076 0122     		movs	r2, #1
 283 0078 0421     		movs	r1, #4
 284 007a 2046     		mov	r0, r4
 285 007c FFF7FEFF 		bl	HAL_GPIO_WritePin
 286              	.LVL25:
 121:Core/Src/main.c ****   HAL_Delay(1);
 287              		.loc 1 121 3 view .LVU74
 288 0080 0122     		movs	r2, #1
 289 0082 4FF40061 		mov	r1, #2048
 290 0086 2046     		mov	r0, r4
 291 0088 FFF7FEFF 		bl	HAL_GPIO_WritePin
 292              	.LVL26:
 122:Core/Src/main.c **** 
 293              		.loc 1 122 3 view .LVU75
 294 008c 0120     		movs	r0, #1
 295 008e FFF7FEFF 		bl	HAL_Delay
 296              	.LVL27:
 124:Core/Src/main.c ****   drv8106_reset_blocking(&drv_r1_dd7);
 297              		.loc 1 124 3 view .LVU76
 298 0092 274F     		ldr	r7, .L14+12
 299 0094 3846     		mov	r0, r7
 300 0096 FFF7FEFF 		bl	drv8106_reset_blocking
 301              	.LVL28:
 125:Core/Src/main.c ****   drv8106_reset_blocking(&drv_l2_dd8);
 302              		.loc 1 125 3 view .LVU77
 303 009a 264E     		ldr	r6, .L14+16
 304 009c 3046     		mov	r0, r6
 305 009e FFF7FEFF 		bl	drv8106_reset_blocking
 306              	.LVL29:
 126:Core/Src/main.c ****   drv8106_reset_blocking(&drv_r2_dd9);
 307              		.loc 1 126 3 view .LVU78
 308 00a2 254D     		ldr	r5, .L14+20
 309 00a4 2846     		mov	r0, r5
 310 00a6 FFF7FEFF 		bl	drv8106_reset_blocking
 311              	.LVL30:
 127:Core/Src/main.c **** 
 312              		.loc 1 127 3 view .LVU79
 313 00aa 244C     		ldr	r4, .L14+24
 314 00ac 2046     		mov	r0, r4
 315 00ae FFF7FEFF 		bl	drv8106_reset_blocking
 316              	.LVL31:
 129:Core/Src/main.c ****   drv8106_clear_fault_blocking(&drv_r1_dd7);
 317              		.loc 1 129 3 view .LVU80
 318 00b2 3846     		mov	r0, r7
 319 00b4 FFF7FEFF 		bl	drv8106_clear_fault_blocking
 320              	.LVL32:
 130:Core/Src/main.c ****   drv8106_clear_fault_blocking(&drv_l2_dd8);
 321              		.loc 1 130 3 view .LVU81
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s 			page 15


 322 00b8 3046     		mov	r0, r6
 323 00ba FFF7FEFF 		bl	drv8106_clear_fault_blocking
 324              	.LVL33:
 131:Core/Src/main.c ****   drv8106_clear_fault_blocking(&drv_r2_dd9);
 325              		.loc 1 131 3 view .LVU82
 326 00be 2846     		mov	r0, r5
 327 00c0 FFF7FEFF 		bl	drv8106_clear_fault_blocking
 328              	.LVL34:
 132:Core/Src/main.c **** 
 329              		.loc 1 132 3 view .LVU83
 330 00c4 2046     		mov	r0, r4
 331 00c6 FFF7FEFF 		bl	drv8106_clear_fault_blocking
 332              	.LVL35:
 134:Core/Src/main.c ****   drv8106_read_all_blocking(&drv_r1_dd7);
 333              		.loc 1 134 3 view .LVU84
 334 00ca 3846     		mov	r0, r7
 335 00cc FFF7FEFF 		bl	drv8106_read_all_blocking
 336              	.LVL36:
 135:Core/Src/main.c ****   drv8106_read_all_blocking(&drv_l2_dd8);
 337              		.loc 1 135 3 view .LVU85
 338 00d0 3046     		mov	r0, r6
 339 00d2 FFF7FEFF 		bl	drv8106_read_all_blocking
 340              	.LVL37:
 136:Core/Src/main.c ****   drv8106_read_all_blocking(&drv_r2_dd9);
 341              		.loc 1 136 3 view .LVU86
 342 00d6 2846     		mov	r0, r5
 343 00d8 FFF7FEFF 		bl	drv8106_read_all_blocking
 344              	.LVL38:
 137:Core/Src/main.c **** 
 345              		.loc 1 137 3 view .LVU87
 346 00dc 2046     		mov	r0, r4
 347 00de FFF7FEFF 		bl	drv8106_read_all_blocking
 348              	.LVL39:
 139:Core/Src/main.c ****   drv8106_CSA_enable_g10_blocking(&drv_r1_dd7);
 349              		.loc 1 139 3 view .LVU88
 350 00e2 3846     		mov	r0, r7
 351 00e4 FFF7FEFF 		bl	drv8106_CSA_enable_g10_blocking
 352              	.LVL40:
 140:Core/Src/main.c ****   drv8106_CSA_enable_g10_blocking(&drv_l2_dd8);
 353              		.loc 1 140 3 view .LVU89
 354 00e8 3046     		mov	r0, r6
 355 00ea FFF7FEFF 		bl	drv8106_CSA_enable_g10_blocking
 356              	.LVL41:
 141:Core/Src/main.c ****   drv8106_CSA_enable_g10_blocking(&drv_r2_dd9);
 357              		.loc 1 141 3 view .LVU90
 358 00ee 2846     		mov	r0, r5
 359 00f0 FFF7FEFF 		bl	drv8106_CSA_enable_g10_blocking
 360              	.LVL42:
 142:Core/Src/main.c **** 
 361              		.loc 1 142 3 view .LVU91
 362 00f4 2046     		mov	r0, r4
 363 00f6 FFF7FEFF 		bl	drv8106_CSA_enable_g10_blocking
 364              	.LVL43:
 144:Core/Src/main.c ****   drv8106_Enable_blocking(&drv_r1_dd7);
 365              		.loc 1 144 3 view .LVU92
 366 00fa 3846     		mov	r0, r7
 367 00fc FFF7FEFF 		bl	drv8106_Enable_blocking
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s 			page 16


 368              	.LVL44:
 145:Core/Src/main.c ****   drv8106_Enable_blocking(&drv_l2_dd8);
 369              		.loc 1 145 3 view .LVU93
 370 0100 3046     		mov	r0, r6
 371 0102 FFF7FEFF 		bl	drv8106_Enable_blocking
 372              	.LVL45:
 146:Core/Src/main.c ****   drv8106_Enable_blocking(&drv_r2_dd9);
 373              		.loc 1 146 3 view .LVU94
 374 0106 2846     		mov	r0, r5
 375 0108 FFF7FEFF 		bl	drv8106_Enable_blocking
 376              	.LVL46:
 147:Core/Src/main.c **** 
 377              		.loc 1 147 3 view .LVU95
 378 010c 2046     		mov	r0, r4
 379 010e FFF7FEFF 		bl	drv8106_Enable_blocking
 380              	.LVL47:
 149:Core/Src/main.c **** 
 381              		.loc 1 149 3 view .LVU96
 382 0112 0120     		movs	r0, #1
 383 0114 FFF7FEFF 		bl	HAL_Delay
 384              	.LVL48:
 151:Core/Src/main.c **** 
 385              		.loc 1 151 3 view .LVU97
 151:Core/Src/main.c **** 
 386              		.loc 1 151 11 is_stmt 0 view .LVU98
 387 0118 094B     		ldr	r3, .L14+28
 388 011a 0A4A     		ldr	r2, .L14+32
 389 011c 1A60     		str	r2, [r3]
 153:Core/Src/main.c **** 
 390              		.loc 1 153 3 is_stmt 1 view .LVU99
 391 011e FFF7FEFF 		bl	init_mtr_ctrl
 392              	.LVL49:
 393              	.L12:
 170:Core/Src/main.c ****   {
 394              		.loc 1 170 3 view .LVU100
 175:Core/Src/main.c ****   /* USER CODE END 3 */
 395              		.loc 1 175 3 view .LVU101
 170:Core/Src/main.c ****   {
 396              		.loc 1 170 9 view .LVU102
 397 0122 FEE7     		b	.L12
 398              	.L15:
 399              		.align	2
 400              	.L14:
 401 0124 00080140 		.word	1073809408
 402 0128 00100140 		.word	1073811456
 403 012c 000C0140 		.word	1073810432
 404 0130 00000000 		.word	drv_l1_dd6
 405 0134 00000000 		.word	drv_r1_dd7
 406 0138 00000000 		.word	drv_l2_dd8
 407 013c 00000000 		.word	drv_r2_dd9
 408 0140 00000000 		.word	test_iq
 409 0144 3433FFFF 		.word	-52428
 410              		.cfi_endproc
 411              	.LFE65:
 413              		.global	servo2_g
 414              		.section	.bss.servo2_g,"aw",%nobits
 415              		.align	2
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s 			page 17


 418              	servo2_g:
 419 0000 00000000 		.space	276
 419      00000000 
 419      00000000 
 419      00000000 
 419      00000000 
 420              		.global	servo1_g
 421              		.section	.bss.servo1_g,"aw",%nobits
 422              		.align	2
 425              	servo1_g:
 426 0000 00000000 		.space	276
 426      00000000 
 426      00000000 
 426      00000000 
 426      00000000 
 427              		.global	test_iq
 428              		.section	.bss.test_iq,"aw",%nobits
 429              		.align	2
 432              	test_iq:
 433 0000 00000000 		.space	4
 434              		.text
 435              	.Letext0:
 436              		.file 3 "C:/Users/zhmis/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 437              		.file 4 "C:/Users/zhmis/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 438              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 439              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 440              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 441              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 442              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 443              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 444              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 445              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 446              		.file 13 "Core/Inc/drv8106.h"
 447              		.file 14 "Core/Inc/IQmathLib.h"
 448              		.file 15 "Core/Inc/ema_iq18.h"
 449              		.file 16 "Core/Inc/encoder_iq18.h"
 450              		.file 17 "Core/Inc/pid_iq18.h"
 451              		.file 18 "Core/Inc/pwm.h"
 452              		.file 19 "Core/Inc/servo_iq18.h"
 453              		.file 20 "Core/Inc/servo_init.h"
 454              		.file 21 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 455              		.file 22 "Core/Inc/usart.h"
 456              		.file 23 "Core/Inc/tim.h"
 457              		.file 24 "Core/Inc/spi.h"
 458              		.file 25 "Core/Inc/adc.h"
 459              		.file 26 "Core/Inc/dma.h"
 460              		.file 27 "Core/Inc/gpio.h"
 461              		.file 28 "Core/Inc/main_init.h"
 462              		.file 29 "<built-in>"
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s 			page 18


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s:19     .text.Error_Handler:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s:25     .text.Error_Handler:00000000 Error_Handler
C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s:57     .text.SystemClock_Config:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s:63     .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s:189    .text.main:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s:195    .text.main:00000000 main
C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s:401    .text.main:00000124 $d
C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s:432    .bss.test_iq:00000000 test_iq
C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s:418    .bss.servo2_g:00000000 servo2_g
C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s:415    .bss.servo2_g:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s:425    .bss.servo1_g:00000000 servo1_g
C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s:422    .bss.servo1_g:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\cc4cjSfk.s:429    .bss.test_iq:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_GPIO_Init
MX_DMA_Init
MX_ADC1_Init
MX_SPI1_Init
MX_TIM1_Init
MX_TIM2_Init
MX_TIM3_Init
MX_TIM4_Init
MX_USART1_UART_Init
HAL_GPIO_WritePin
HAL_Delay
drv8106_reset_blocking
drv8106_clear_fault_blocking
drv8106_read_all_blocking
drv8106_CSA_enable_g10_blocking
drv8106_Enable_blocking
init_mtr_ctrl
drv_l1_dd6
drv_r1_dd7
drv_l2_dd8
drv_r2_dd9
