Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Apr  5 01:13:58 2020
| Host         : ZM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 136 register/latch pins with no clock driven by root clock pin: fncall_20khz/slowed_clk_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: fncall_6p25mhz/slowed_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: fncall_AC/sclk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: fncall_btn/slowed_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: fncall_mainmenu/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: fncall_mainmenu/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: fncall_mainmenu/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: fncall_mainmenu/FSM_sequential_current_state_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: fncall_mainmenu/FSM_sequential_current_state_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: fncall_mainmenu/FSM_sequential_current_state_reg[5]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: fncall_oled/slowed_clk_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fncall_rng/slowed_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: fncall_string/slowed_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 672 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.946        0.000                      0                  419        0.099        0.000                      0                  419        4.500        0.000                       0                   217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.946        0.000                      0                  419        0.099        0.000                      0                  419        4.500        0.000                       0                   217  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 fncall_btn/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fncall_btn/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.930ns (20.856%)  route 3.529ns (79.144%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.570     5.091    fncall_btn/basys_clk_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  fncall_btn/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  fncall_btn/count_reg[0]/Q
                         net (fo=3, routed)           1.144     6.691    fncall_btn/count_reg[0]
    SLICE_X12Y47         LUT2 (Prop_lut2_I0_O)        0.146     6.837 r  fncall_btn/count[0]_i_3/O
                         net (fo=1, routed)           0.966     7.803    fncall_btn/count[0]_i_3_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I0_O)        0.328     8.131 r  fncall_btn/count[0]_i_1__0/O
                         net (fo=32, routed)          1.420     9.550    fncall_btn/count[0]_i_1__0_n_0
    SLICE_X13Y54         FDRE                                         r  fncall_btn/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.440    14.781    fncall_btn/basys_clk_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  fncall_btn/count_reg[28]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X13Y54         FDRE (Setup_fdre_C_R)       -0.429    14.496    fncall_btn/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 fncall_btn/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fncall_btn/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.930ns (20.856%)  route 3.529ns (79.144%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.570     5.091    fncall_btn/basys_clk_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  fncall_btn/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  fncall_btn/count_reg[0]/Q
                         net (fo=3, routed)           1.144     6.691    fncall_btn/count_reg[0]
    SLICE_X12Y47         LUT2 (Prop_lut2_I0_O)        0.146     6.837 r  fncall_btn/count[0]_i_3/O
                         net (fo=1, routed)           0.966     7.803    fncall_btn/count[0]_i_3_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I0_O)        0.328     8.131 r  fncall_btn/count[0]_i_1__0/O
                         net (fo=32, routed)          1.420     9.550    fncall_btn/count[0]_i_1__0_n_0
    SLICE_X13Y54         FDRE                                         r  fncall_btn/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.440    14.781    fncall_btn/basys_clk_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  fncall_btn/count_reg[29]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X13Y54         FDRE (Setup_fdre_C_R)       -0.429    14.496    fncall_btn/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 fncall_btn/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fncall_btn/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.930ns (20.856%)  route 3.529ns (79.144%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.570     5.091    fncall_btn/basys_clk_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  fncall_btn/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  fncall_btn/count_reg[0]/Q
                         net (fo=3, routed)           1.144     6.691    fncall_btn/count_reg[0]
    SLICE_X12Y47         LUT2 (Prop_lut2_I0_O)        0.146     6.837 r  fncall_btn/count[0]_i_3/O
                         net (fo=1, routed)           0.966     7.803    fncall_btn/count[0]_i_3_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I0_O)        0.328     8.131 r  fncall_btn/count[0]_i_1__0/O
                         net (fo=32, routed)          1.420     9.550    fncall_btn/count[0]_i_1__0_n_0
    SLICE_X13Y54         FDRE                                         r  fncall_btn/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.440    14.781    fncall_btn/basys_clk_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  fncall_btn/count_reg[30]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X13Y54         FDRE (Setup_fdre_C_R)       -0.429    14.496    fncall_btn/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 fncall_btn/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fncall_btn/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.930ns (20.856%)  route 3.529ns (79.144%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.570     5.091    fncall_btn/basys_clk_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  fncall_btn/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  fncall_btn/count_reg[0]/Q
                         net (fo=3, routed)           1.144     6.691    fncall_btn/count_reg[0]
    SLICE_X12Y47         LUT2 (Prop_lut2_I0_O)        0.146     6.837 r  fncall_btn/count[0]_i_3/O
                         net (fo=1, routed)           0.966     7.803    fncall_btn/count[0]_i_3_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I0_O)        0.328     8.131 r  fncall_btn/count[0]_i_1__0/O
                         net (fo=32, routed)          1.420     9.550    fncall_btn/count[0]_i_1__0_n_0
    SLICE_X13Y54         FDRE                                         r  fncall_btn/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.440    14.781    fncall_btn/basys_clk_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  fncall_btn/count_reg[31]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X13Y54         FDRE (Setup_fdre_C_R)       -0.429    14.496    fncall_btn/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 fncall_btn/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fncall_btn/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 0.930ns (21.524%)  route 3.391ns (78.476%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.570     5.091    fncall_btn/basys_clk_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  fncall_btn/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  fncall_btn/count_reg[0]/Q
                         net (fo=3, routed)           1.144     6.691    fncall_btn/count_reg[0]
    SLICE_X12Y47         LUT2 (Prop_lut2_I0_O)        0.146     6.837 r  fncall_btn/count[0]_i_3/O
                         net (fo=1, routed)           0.966     7.803    fncall_btn/count[0]_i_3_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I0_O)        0.328     8.131 r  fncall_btn/count[0]_i_1__0/O
                         net (fo=32, routed)          1.281     9.412    fncall_btn/count[0]_i_1__0_n_0
    SLICE_X13Y53         FDRE                                         r  fncall_btn/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.440    14.781    fncall_btn/basys_clk_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  fncall_btn/count_reg[24]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X13Y53         FDRE (Setup_fdre_C_R)       -0.429    14.496    fncall_btn/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 fncall_btn/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fncall_btn/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 0.930ns (21.524%)  route 3.391ns (78.476%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.570     5.091    fncall_btn/basys_clk_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  fncall_btn/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  fncall_btn/count_reg[0]/Q
                         net (fo=3, routed)           1.144     6.691    fncall_btn/count_reg[0]
    SLICE_X12Y47         LUT2 (Prop_lut2_I0_O)        0.146     6.837 r  fncall_btn/count[0]_i_3/O
                         net (fo=1, routed)           0.966     7.803    fncall_btn/count[0]_i_3_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I0_O)        0.328     8.131 r  fncall_btn/count[0]_i_1__0/O
                         net (fo=32, routed)          1.281     9.412    fncall_btn/count[0]_i_1__0_n_0
    SLICE_X13Y53         FDRE                                         r  fncall_btn/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.440    14.781    fncall_btn/basys_clk_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  fncall_btn/count_reg[25]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X13Y53         FDRE (Setup_fdre_C_R)       -0.429    14.496    fncall_btn/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 fncall_btn/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fncall_btn/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 0.930ns (21.524%)  route 3.391ns (78.476%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.570     5.091    fncall_btn/basys_clk_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  fncall_btn/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  fncall_btn/count_reg[0]/Q
                         net (fo=3, routed)           1.144     6.691    fncall_btn/count_reg[0]
    SLICE_X12Y47         LUT2 (Prop_lut2_I0_O)        0.146     6.837 r  fncall_btn/count[0]_i_3/O
                         net (fo=1, routed)           0.966     7.803    fncall_btn/count[0]_i_3_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I0_O)        0.328     8.131 r  fncall_btn/count[0]_i_1__0/O
                         net (fo=32, routed)          1.281     9.412    fncall_btn/count[0]_i_1__0_n_0
    SLICE_X13Y53         FDRE                                         r  fncall_btn/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.440    14.781    fncall_btn/basys_clk_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  fncall_btn/count_reg[26]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X13Y53         FDRE (Setup_fdre_C_R)       -0.429    14.496    fncall_btn/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 fncall_btn/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fncall_btn/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 0.930ns (21.524%)  route 3.391ns (78.476%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.570     5.091    fncall_btn/basys_clk_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  fncall_btn/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  fncall_btn/count_reg[0]/Q
                         net (fo=3, routed)           1.144     6.691    fncall_btn/count_reg[0]
    SLICE_X12Y47         LUT2 (Prop_lut2_I0_O)        0.146     6.837 r  fncall_btn/count[0]_i_3/O
                         net (fo=1, routed)           0.966     7.803    fncall_btn/count[0]_i_3_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I0_O)        0.328     8.131 r  fncall_btn/count[0]_i_1__0/O
                         net (fo=32, routed)          1.281     9.412    fncall_btn/count[0]_i_1__0_n_0
    SLICE_X13Y53         FDRE                                         r  fncall_btn/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.440    14.781    fncall_btn/basys_clk_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  fncall_btn/count_reg[27]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X13Y53         FDRE (Setup_fdre_C_R)       -0.429    14.496    fncall_btn/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.090ns  (required time - arrival time)
  Source:                 fncall_btn/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fncall_btn/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.930ns (21.547%)  route 3.386ns (78.453%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.570     5.091    fncall_btn/basys_clk_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  fncall_btn/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  fncall_btn/count_reg[0]/Q
                         net (fo=3, routed)           1.144     6.691    fncall_btn/count_reg[0]
    SLICE_X12Y47         LUT2 (Prop_lut2_I0_O)        0.146     6.837 r  fncall_btn/count[0]_i_3/O
                         net (fo=1, routed)           0.966     7.803    fncall_btn/count[0]_i_3_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I0_O)        0.328     8.131 r  fncall_btn/count[0]_i_1__0/O
                         net (fo=32, routed)          1.277     9.407    fncall_btn/count[0]_i_1__0_n_0
    SLICE_X13Y52         FDRE                                         r  fncall_btn/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.441    14.782    fncall_btn/basys_clk_IBUF_BUFG
    SLICE_X13Y52         FDRE                                         r  fncall_btn/count_reg[20]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X13Y52         FDRE (Setup_fdre_C_R)       -0.429    14.497    fncall_btn/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                  5.090    

Slack (MET) :             5.090ns  (required time - arrival time)
  Source:                 fncall_btn/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fncall_btn/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.930ns (21.547%)  route 3.386ns (78.453%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.570     5.091    fncall_btn/basys_clk_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  fncall_btn/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  fncall_btn/count_reg[0]/Q
                         net (fo=3, routed)           1.144     6.691    fncall_btn/count_reg[0]
    SLICE_X12Y47         LUT2 (Prop_lut2_I0_O)        0.146     6.837 r  fncall_btn/count[0]_i_3/O
                         net (fo=1, routed)           0.966     7.803    fncall_btn/count[0]_i_3_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I0_O)        0.328     8.131 r  fncall_btn/count[0]_i_1__0/O
                         net (fo=32, routed)          1.277     9.407    fncall_btn/count[0]_i_1__0_n_0
    SLICE_X13Y52         FDRE                                         r  fncall_btn/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.441    14.782    fncall_btn/basys_clk_IBUF_BUFG
    SLICE_X13Y52         FDRE                                         r  fncall_btn/count_reg[21]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X13Y52         FDRE (Setup_fdre_C_R)       -0.429    14.497    fncall_btn/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                  5.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 fncall_oled/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fncall_oled/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.564     1.447    fncall_oled/basys_clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  fncall_oled/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  fncall_oled/count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.738    fncall_oled/count_reg[18]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  fncall_oled/count_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.894    fncall_oled/count_reg[16]_i_1__3_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.947 r  fncall_oled/count_reg[20]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.947    fncall_oled/count_reg[20]_i_1__3_n_7
    SLICE_X38Y50         FDRE                                         r  fncall_oled/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.830     1.958    fncall_oled/basys_clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  fncall_oled/count_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    fncall_oled/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 fncall_20khz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fncall_20khz/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.564     1.447    fncall_20khz/basys_clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  fncall_20khz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  fncall_20khz/count_reg[19]/Q
                         net (fo=2, routed)           0.120     1.708    fncall_20khz/count_reg[19]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  fncall_20khz/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    fncall_20khz/count_reg[16]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  fncall_20khz/count_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.923    fncall_20khz/count_reg[20]_i_1__0_n_7
    SLICE_X39Y50         FDRE                                         r  fncall_20khz/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.830     1.958    fncall_20khz/basys_clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  fncall_20khz/count_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    fncall_20khz/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 fncall_btn/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fncall_btn/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.355ns (73.661%)  route 0.127ns (26.339%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.567     1.450    fncall_btn/basys_clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  fncall_btn/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  fncall_btn/count_reg[11]/Q
                         net (fo=3, routed)           0.126     1.717    fncall_btn/count_reg[11]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.877 r  fncall_btn/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.878    fncall_btn/count_reg[8]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.932 r  fncall_btn/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.932    fncall_btn/count_reg[12]_i_1_n_7
    SLICE_X13Y50         FDRE                                         r  fncall_btn/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.834     1.962    fncall_btn/basys_clk_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  fncall_btn/count_reg[12]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    fncall_btn/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 fncall_oled/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fncall_oled/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.564     1.447    fncall_oled/basys_clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  fncall_oled/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  fncall_oled/count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.738    fncall_oled/count_reg[18]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  fncall_oled/count_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.894    fncall_oled/count_reg[16]_i_1__3_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.960 r  fncall_oled/count_reg[20]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     1.960    fncall_oled/count_reg[20]_i_1__3_n_5
    SLICE_X38Y50         FDRE                                         r  fncall_oled/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.830     1.958    fncall_oled/basys_clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  fncall_oled/count_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    fncall_oled/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 fncall_20khz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fncall_20khz/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.564     1.447    fncall_20khz/basys_clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  fncall_20khz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  fncall_20khz/count_reg[19]/Q
                         net (fo=2, routed)           0.120     1.708    fncall_20khz/count_reg[19]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  fncall_20khz/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    fncall_20khz/count_reg[16]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  fncall_20khz/count_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.934    fncall_20khz/count_reg[20]_i_1__0_n_5
    SLICE_X39Y50         FDRE                                         r  fncall_20khz/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.830     1.958    fncall_20khz/basys_clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  fncall_20khz/count_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    fncall_20khz/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 fncall_btn/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fncall_btn/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.366ns (74.248%)  route 0.127ns (25.752%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.567     1.450    fncall_btn/basys_clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  fncall_btn/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  fncall_btn/count_reg[11]/Q
                         net (fo=3, routed)           0.126     1.717    fncall_btn/count_reg[11]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.877 r  fncall_btn/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.878    fncall_btn/count_reg[8]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.943 r  fncall_btn/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.943    fncall_btn/count_reg[12]_i_1_n_5
    SLICE_X13Y50         FDRE                                         r  fncall_btn/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.834     1.962    fncall_btn/basys_clk_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  fncall_btn/count_reg[14]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    fncall_btn/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 fncall_oled/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fncall_oled/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.564     1.447    fncall_oled/basys_clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  fncall_oled/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  fncall_oled/count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.738    fncall_oled/count_reg[18]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  fncall_oled/count_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.894    fncall_oled/count_reg[16]_i_1__3_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.983 r  fncall_oled/count_reg[20]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     1.983    fncall_oled/count_reg[20]_i_1__3_n_6
    SLICE_X38Y50         FDRE                                         r  fncall_oled/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.830     1.958    fncall_oled/basys_clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  fncall_oled/count_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    fncall_oled/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 fncall_oled/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fncall_oled/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.365%)  route 0.127ns (23.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.564     1.447    fncall_oled/basys_clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  fncall_oled/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  fncall_oled/count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.738    fncall_oled/count_reg[18]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  fncall_oled/count_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.894    fncall_oled/count_reg[16]_i_1__3_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.985 r  fncall_oled/count_reg[20]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.985    fncall_oled/count_reg[20]_i_1__3_n_4
    SLICE_X38Y50         FDRE                                         r  fncall_oled/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.830     1.958    fncall_oled/basys_clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  fncall_oled/count_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    fncall_oled/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 fncall_oled/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fncall_oled/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.564     1.447    fncall_oled/basys_clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  fncall_oled/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  fncall_oled/count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.738    fncall_oled/count_reg[18]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  fncall_oled/count_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.894    fncall_oled/count_reg[16]_i_1__3_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  fncall_oled/count_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     1.934    fncall_oled/count_reg[20]_i_1__3_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.987 r  fncall_oled/count_reg[24]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.987    fncall_oled/count_reg[24]_i_1__3_n_7
    SLICE_X38Y51         FDRE                                         r  fncall_oled/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.830     1.958    fncall_oled/basys_clk_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  fncall_oled/count_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    fncall_oled/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fncall_20khz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fncall_20khz/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.564     1.447    fncall_20khz/basys_clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  fncall_20khz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  fncall_20khz/count_reg[19]/Q
                         net (fo=2, routed)           0.120     1.708    fncall_20khz/count_reg[19]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  fncall_20khz/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    fncall_20khz/count_reg[16]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  fncall_20khz/count_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.959    fncall_20khz/count_reg[20]_i_1__0_n_6
    SLICE_X39Y50         FDRE                                         r  fncall_20khz/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.830     1.958    fncall_20khz/basys_clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  fncall_20khz/count_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    fncall_20khz/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { basys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  basys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y45   fncall_20khz/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y51   fncall_btn/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y51   fncall_btn/count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y51   fncall_btn/count_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y47   fncall_btn/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y52   fncall_btn/count_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y52   fncall_btn/count_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y52   fncall_btn/count_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y52   fncall_btn/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   fncall_20khz/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   fncall_20khz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   fncall_20khz/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   fncall_20khz/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   fncall_20khz/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   fncall_20khz/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   fncall_20khz/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   fncall_20khz/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   fncall_20khz/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   fncall_20khz/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y53   fncall_btn/count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y53   fncall_btn/count_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y53   fncall_btn/count_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y53   fncall_btn/count_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y54   fncall_btn/count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y50   fncall_20khz/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y54   fncall_btn/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y54   fncall_btn/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y54   fncall_btn/count_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y50   fncall_20khz/count_reg[21]/C



