
---------- Begin Simulation Statistics ----------
final_tick                                 3796211000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 185608                       # Simulator instruction rate (inst/s)
host_mem_usage                                 892336                       # Number of bytes of host memory used
host_op_rate                                   211180                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    53.88                       # Real time elapsed on the host
host_tick_rate                               70460568                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000007                       # Number of instructions simulated
sim_ops                                      11377760                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003796                       # Number of seconds simulated
sim_ticks                                  3796211000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.819674                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1039572                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1041450                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             33674                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1512561                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 90                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             440                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              350                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1884407                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  156998                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           94                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2994003                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3000523                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             33230                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1493731                       # Number of branches committed
system.cpu.commit.bw_lim_events                923084                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             162                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1947942                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10030363                       # Number of instructions committed
system.cpu.commit.committedOps               11408116                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      7264759                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.570336                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.764707                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4644332     63.93%     63.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       811716     11.17%     75.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       245910      3.38%     78.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       227003      3.12%     81.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       193050      2.66%     84.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        98885      1.36%     85.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        73179      1.01%     86.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        47600      0.66%     87.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       923084     12.71%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7264759                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               109864                       # Number of function calls committed.
system.cpu.commit.int_insts                  10459677                       # Number of committed integer instructions.
system.cpu.commit.loads                       2765064                       # Number of loads committed
system.cpu.commit.membars                          71                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6770582     59.35%     59.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          207714      1.82%     61.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     61.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          20205      0.18%     61.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     61.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          37098      0.33%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            10      0.00%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc           17      0.00%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           3316      0.03%     61.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         20209      0.18%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              18      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              18      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               4      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             16      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2765064     24.24%     86.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1583821     13.88%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11408116                       # Class of committed instruction
system.cpu.commit.refs                        4348885                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     81296                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000007                       # Number of Instructions Simulated
system.cpu.committedOps                      11377760                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.759242                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.759242                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               4391164                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   463                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1006540                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               13759810                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   860830                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2000678                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  36102                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1616                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                236473                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1884407                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1192507                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       6243110                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 10979                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       12398622                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   73092                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.248196                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1245591                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1196660                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.633026                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            7525247                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.879151                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.983902                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4801200     63.80%     63.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   244267      3.25%     67.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   483079      6.42%     73.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   273227      3.63%     77.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   211094      2.81%     79.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   177718      2.36%     82.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    95251      1.27%     83.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   108793      1.45%     84.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1130618     15.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7525247                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           67176                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                35465                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1636217                       # Number of branches executed
system.cpu.iew.exec_nop                         38484                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.670481                       # Inst execution rate
system.cpu.iew.exec_refs                      4900691                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1738404                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  335653                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3257859                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                203                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1075                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1836989                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13397989                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3162287                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             57329                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12683002                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2264                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                287542                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  36102                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                290097                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2746                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            37104                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          172                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       166110                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       492787                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       253165                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            172                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        16795                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          18670                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  13048034                       # num instructions consuming a value
system.cpu.iew.wb_count                      12456555                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.600269                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7832334                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.640656                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12497135                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 16528233                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9624599                       # number of integer regfile writes
system.cpu.ipc                               1.317104                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.317104                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 6      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7454240     58.51%     58.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               244227      1.92%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               26589      0.21%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               44816      0.35%     60.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 10      0.00%     60.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc              17      0.00%     60.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                4704      0.04%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              32802      0.26%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   24      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   22      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   23      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    4      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  18      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3185643     25.00%     86.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1747186     13.71%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12740335                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      217206                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017049                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   52861     24.34%     24.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    108      0.05%     24.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     24.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     24.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     24.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     24.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   16      0.01%     24.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     24.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    22      0.01%     24.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   92      0.04%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     24.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 116432     53.60%     78.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 47672     21.95%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               12847715                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           33020629                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12349121                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          15162621                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13359302                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12740335                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 203                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1981705                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17086                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             41                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1660881                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7525247                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.693012                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.381651                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4180699     55.56%     55.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              555195      7.38%     62.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              596341      7.92%     70.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              555506      7.38%     78.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              426915      5.67%     83.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              397301      5.28%     89.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              309520      4.11%     93.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              255505      3.40%     96.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              248265      3.30%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7525247                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.678033                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 109820                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             219576                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       107434                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            178756                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             44530                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            97536                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3257859                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1836989                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9400642                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  60935                       # number of misc regfile writes
system.cpu.numCycles                          7592423                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  680653                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11629682                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  76637                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   996321                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 767641                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1547                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              22102117                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               13596992                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13925886                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2091591                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 846054                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  36102                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1778730                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2296149                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         17838619                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        1941850                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              47392                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1173465                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            205                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           110103                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     19661905                       # The number of ROB reads
system.cpu.rob.rob_writes                    26972822                       # The number of ROB writes
system.cpu.timesIdled                             951                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    82698                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   85748                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    90                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          171                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         93725                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       120095                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            8                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       241470                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              8                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               8784                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          127                       # Transaction distribution
system.membus.trans_dist::CleanEvict               44                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27416                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27416                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8784                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         57354                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       129925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 129925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2324928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2324928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             93554                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   93554    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               93554                       # Request fanout histogram
system.membus.reqLayer0.occupancy           101608000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          189936500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3796211000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             25953                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       113206                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1488                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5580                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38067                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38067                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1744                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24209                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        57355                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        57355                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4976                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       357869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                362845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       206848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     11222720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11429568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             179                       # Total snoops (count)
system.tol2bus.snoopTraffic                      8128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           121554                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000074                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008604                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 121545     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      9      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             121554                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          235302000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         122091500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2617497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3796211000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  928                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                26892                       # number of demand (read+write) hits
system.l2.demand_hits::total                    27820                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 928                       # number of overall hits
system.l2.overall_hits::.cpu.data               26892                       # number of overall hits
system.l2.overall_hits::total                   27820                       # number of overall hits
system.l2.demand_misses::.cpu.inst                816                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              35384                       # number of demand (read+write) misses
system.l2.demand_misses::total                  36200                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               816                       # number of overall misses
system.l2.overall_misses::.cpu.data             35384                       # number of overall misses
system.l2.overall_misses::total                 36200                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     64959500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2740594000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2805553500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64959500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2740594000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2805553500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1744                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            62276                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                64020                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1744                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           62276                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               64020                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.467890                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.568180                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.565448                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.467890                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.568180                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.565448                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79607.230392                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77452.916572                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77501.477901                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79607.230392                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77452.916572                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77501.477901                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 127                       # number of writebacks
system.l2.writebacks::total                       127                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           816                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         35384                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             36200                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          816                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        35384                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            36200                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     56799001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2386754000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2443553001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     56799001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2386754000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2443553001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.467890                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.568180                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.565448                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.467890                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.568180                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.565448                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69606.618873                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67452.916572                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67501.464116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69606.618873                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67452.916572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67501.464116                       # average overall mshr miss latency
system.l2.replacements                            179                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       113079                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           113079                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       113079                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       113079                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1487                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1487                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1487                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1487                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10651                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10651                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           27416                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27416                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2128253500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2128253500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38067                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38067                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.720204                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.720204                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77628.155092                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77628.155092                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        27416                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27416                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1854093500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1854093500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.720204                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.720204                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67628.155092                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67628.155092                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            928                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                928                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          816                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              816                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64959500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64959500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1744                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1744                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.467890                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.467890                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79607.230392                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79607.230392                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          816                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          816                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     56799001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     56799001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.467890                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.467890                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69606.618873                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69606.618873                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16241                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16241                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7968                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7968                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    612340500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    612340500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        24209                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24209                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.329134                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.329134                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76849.962349                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76849.962349                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7968                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7968                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    532660500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    532660500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.329134                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.329134                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66849.962349                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66849.962349                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data        57354                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           57354                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        57355                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         57355                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999983                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999983                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        57354                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        57354                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data   1429644000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total   1429644000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999983                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999983                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 24926.665969                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 24926.665969                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3796211000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 67909.013640                       # Cycle average of tags in use
system.l2.tags.total_refs                      184115                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     93555                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.967987                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   50619.804645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       779.537625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16509.671370                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.386198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.125959                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.518105                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         93375                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          760                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10006                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        82524                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.712395                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2025307                       # Number of tag accesses
system.l2.tags.data_accesses                  2025307                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3796211000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          52224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2264576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2316800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         8128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            8128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           35384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               36200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          127                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                127                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          13756875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         596535862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             610292737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     13756875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13756875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2141082                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2141082                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2141082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         13756875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        596535862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            612433819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       127.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     35384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001797464500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            6                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            6                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               72714                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 98                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       36200                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        127                       # Number of write requests accepted
system.mem_ctrls.readBursts                     36200                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      127                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                2                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       5.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    278571250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  181000000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               957321250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7695.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26445.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    31364                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      69                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 36200                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  127                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   24606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4865                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    477.086125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   295.517605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   393.438997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1076     22.12%     22.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1039     21.36%     43.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          444      9.13%     52.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          333      6.84%     59.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          179      3.68%     63.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          151      3.10%     66.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          157      3.23%     69.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          217      4.46%     73.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1269     26.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4865                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    5929.166667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    442.680866                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  13729.776130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047            5     83.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.333333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.306995                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.032796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2     33.33%     33.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4     66.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2316800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2316800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 8128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       610.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    610.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3796087500                       # Total gap between requests
system.mem_ctrls.avgGap                     104497.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        52224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2264576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         6656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 13756874.947151253000                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 596535861.678921461105                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1753327.199146728264                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        35384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          127                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23210750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    934110500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15873847000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28444.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26399.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 124990921.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             18592560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              9874590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           127191960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             292320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     299329680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1413097830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        267768000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2136146940                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        562.705008                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    681475500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    126620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2988115500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             16186380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              8588085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           131276040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             250560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     299329680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1401143790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        277834560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2134609095                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        562.299908                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    707717250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    126620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2961873750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3796211000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1190484                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1190484                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1190484                       # number of overall hits
system.cpu.icache.overall_hits::total         1190484                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2023                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2023                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2023                       # number of overall misses
system.cpu.icache.overall_misses::total          2023                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     93702000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     93702000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     93702000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     93702000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1192507                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1192507                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1192507                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1192507                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001696                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001696                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001696                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001696                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46318.339100                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46318.339100                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46318.339100                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46318.339100                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1488                       # number of writebacks
system.cpu.icache.writebacks::total              1488                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          279                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          279                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          279                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          279                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1744                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1744                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1744                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1744                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     77543500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     77543500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     77543500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     77543500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001462                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001462                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001462                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001462                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 44463.016055                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44463.016055                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 44463.016055                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44463.016055                       # average overall mshr miss latency
system.cpu.icache.replacements                   1488                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1190484                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1190484                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2023                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2023                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     93702000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     93702000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1192507                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1192507                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001696                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001696                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46318.339100                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46318.339100                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          279                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          279                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1744                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1744                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     77543500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     77543500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001462                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001462                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 44463.016055                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44463.016055                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3796211000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.229672                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1192228                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1744                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            683.616972                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.229672                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996991                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996991                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          240                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2386758                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2386758                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3796211000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3796211000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3796211000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3796211000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3796211000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4178808                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4178808                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4178852                       # number of overall hits
system.cpu.dcache.overall_hits::total         4178852                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       363319                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         363319                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       363332                       # number of overall misses
system.cpu.dcache.overall_misses::total        363332                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  16238489301                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16238489301                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16238489301                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16238489301                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4542127                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4542127                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4542184                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4542184                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.079989                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.079989                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.079991                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.079991                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44694.853011                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44694.853011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44693.253831                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44693.253831                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27510                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          600                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1875                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              19                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.672000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    31.578947                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       113079                       # number of writebacks
system.cpu.dcache.writebacks::total            113079                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       243703                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       243703                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       243703                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       243703                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       119616                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       119616                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       119629                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       119629                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5532519802                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5532519802                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5532839302                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5532839302                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026335                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026335                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026337                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026337                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46252.339169                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46252.339169                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46249.983716                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46249.983716                       # average overall mshr miss latency
system.cpu.dcache.replacements                 118607                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2882750                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2882750                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        75624                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         75624                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3533733000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3533733000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2958374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2958374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025563                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025563                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46727.665820                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46727.665820                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        51428                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        51428                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24196                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24196                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    820472500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    820472500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008179                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008179                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33909.427178                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33909.427178                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1296058                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1296058                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       230353                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       230353                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  10279274456                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10279274456                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1526411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1526411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.150912                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.150912                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44624.009481                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44624.009481                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       192275                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       192275                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38078                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38078                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2343907457                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2343907457                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024946                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024946                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61555.424576                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61555.424576                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           44                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            44                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.228070                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.228070                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       319500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       319500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.228070                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.228070                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 24576.923077                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 24576.923077                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data        57342                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        57342                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data   2425481845                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   2425481845                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        57342                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        57342                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 42298.521939                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 42298.521939                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        57342                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        57342                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data   2368139845                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   2368139845                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 41298.521939                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 41298.521939                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           86                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       173000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       173000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.033708                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.033708                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 57666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 57666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        84500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        84500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.022472                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.022472                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        42250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        42250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           71                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           71                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           71                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3796211000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1013.413774                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4298640                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            119631                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.932492                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1013.413774                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989662                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989662                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          716                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          190                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9204319                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9204319                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3796211000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3796211000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
