================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sat Jun 21 17:08:50 +0800 2025
    * Version:         2022.2 (Build 3670227 on Oct 13 2022)
    * Project:         Fl-pailler_fpga
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg484-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              334
FF:               841
DSP:              0
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 10.000      |
| Post-Route | 6.520       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+--------------------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                         | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+--------------------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                         | 334 | 841 |     |      |      |     |        |      |         |          |        |
|   (inst)                                                     |     | 37  |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                                            | 112 | 118 |     |      |      |     |        |      |         |          |        |
|   grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52     | 76  | 164 |     |      |      |     |        |      |         |          |        |
|     (grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52) | 2   | 162 |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                 | 74  | 2   |     |      |      |     |        |      |         |          |        |
|   regslice_both_data_in_U                                    | 73  | 260 |     |      |      |     |        |      |         |          |        |
|   regslice_both_data_out_U                                   | 71  | 260 |     |      |      |     |        |      |         |          |        |
|   regslice_both_grad_stream_U                                | 2   | 2   |     |      |      |     |        |      |         |          |        |
+--------------------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.63%  | OK     |
| FD                                                        | 50%       | 0.79%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 13     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+---------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                            | ENDPOINT PIN                                                             | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                           |                                                                          |              |            |                |          DELAY |        DELAY |
+-------+-------+---------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 3.480 | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/C | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[0]/R  |            7 |         76 |          5.912 |          1.932 |        3.980 |
| Path2 | 3.480 | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/C | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[10]/R |            7 |         76 |          5.912 |          1.932 |        3.980 |
| Path3 | 3.480 | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/C | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[11]/R |            7 |         76 |          5.912 |          1.932 |        3.980 |
| Path4 | 3.480 | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/C | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[12]/R |            7 |         76 |          5.912 |          1.932 |        3.980 |
| Path5 | 3.480 | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/C | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[13]/R |            7 |         76 |          5.912 |          1.932 |        3.980 |
+-------+-------+---------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                                                   | Primitive Type       |
    +-------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg                                                       | FLOP_LATCH.flop.FDRE |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/icmp_ln178_fu_88_p2_carry_i_3 | LUT.others.LUT6      |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry                                              | CARRY.others.CARRY4  |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__0                                           | CARRY.others.CARRY4  |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__1                                           | CARRY.others.CARRY4  |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__2                                           | CARRY.others.CARRY4  |
    | regslice_both_data_in_U/i_fu_44[30]_i_4                                                                                       | LUT.others.LUT6      |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/i_fu_44[30]_i_1               | LUT.others.LUT2      |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[0]                                                         | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                                                   | Primitive Type       |
    +-------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg                                                       | FLOP_LATCH.flop.FDRE |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/icmp_ln178_fu_88_p2_carry_i_3 | LUT.others.LUT6      |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry                                              | CARRY.others.CARRY4  |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__0                                           | CARRY.others.CARRY4  |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__1                                           | CARRY.others.CARRY4  |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__2                                           | CARRY.others.CARRY4  |
    | regslice_both_data_in_U/i_fu_44[30]_i_4                                                                                       | LUT.others.LUT6      |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/i_fu_44[30]_i_1               | LUT.others.LUT2      |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[10]                                                        | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                                                   | Primitive Type       |
    +-------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg                                                       | FLOP_LATCH.flop.FDRE |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/icmp_ln178_fu_88_p2_carry_i_3 | LUT.others.LUT6      |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry                                              | CARRY.others.CARRY4  |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__0                                           | CARRY.others.CARRY4  |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__1                                           | CARRY.others.CARRY4  |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__2                                           | CARRY.others.CARRY4  |
    | regslice_both_data_in_U/i_fu_44[30]_i_4                                                                                       | LUT.others.LUT6      |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/i_fu_44[30]_i_1               | LUT.others.LUT2      |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[11]                                                        | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                                                   | Primitive Type       |
    +-------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg                                                       | FLOP_LATCH.flop.FDRE |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/icmp_ln178_fu_88_p2_carry_i_3 | LUT.others.LUT6      |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry                                              | CARRY.others.CARRY4  |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__0                                           | CARRY.others.CARRY4  |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__1                                           | CARRY.others.CARRY4  |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__2                                           | CARRY.others.CARRY4  |
    | regslice_both_data_in_U/i_fu_44[30]_i_4                                                                                       | LUT.others.LUT6      |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/i_fu_44[30]_i_1               | LUT.others.LUT2      |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[12]                                                        | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                                                   | Primitive Type       |
    +-------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg                                                       | FLOP_LATCH.flop.FDRE |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/icmp_ln178_fu_88_p2_carry_i_3 | LUT.others.LUT6      |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry                                              | CARRY.others.CARRY4  |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__0                                           | CARRY.others.CARRY4  |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__1                                           | CARRY.others.CARRY4  |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__2                                           | CARRY.others.CARRY4  |
    | regslice_both_data_in_U/i_fu_44[30]_i_4                                                                                       | LUT.others.LUT6      |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/i_fu_44[30]_i_1               | LUT.others.LUT2      |
    | grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[13]                                                        | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+---------------------------------------------------------------------------+
| Report Type              | Report Location                                                           |
+--------------------------+---------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/paillier_fl_kernel_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/paillier_fl_kernel_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/paillier_fl_kernel_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/paillier_fl_kernel_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/paillier_fl_kernel_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/paillier_fl_kernel_utilization_hierarchical_synth.rpt |
+--------------------------+---------------------------------------------------------------------------+


