

================================================================
== Vivado HLS Report for 'load_points_buffer'
================================================================
* Date:           Sat Jun 21 11:37:56 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        kernel
* Solution:       kernel
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   89|   89|   89|   89|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   54|   54|         8|          1|          1|    48|    yes   |
        |- Loop 2  |   32|   32|         3|          2|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     83|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     34|
|Register         |        -|      -|     112|      -|
|ShiftMemory      |        -|      -|       0|      7|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      0|     112|    124|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +--------------+-------------------------------+---------+------+-----+------+-------------+
    |    Memory    |             Module            | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------------------+---------+------+-----+------+-------------+
    |int_buffer_U  |load_points_buffer_int_buffer  |        1|    48|   32|     1|         1536|
    +--------------+-------------------------------+---------+------+-----+------+-------------+
    |Total         |                               |        1|    48|   32|     1|         1536|
    +--------------+-------------------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |exitcond2_reg_350  |  0|   1|    1|          0|
    |indvar_reg_188     |  0|   6|    6|          0|
    +-------------------+---+----+-----+-----------+
    |Total              |  0|   7|    7|          0|
    +-------------------+---+----+-----+-----------+

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_268_p2          |     +    |      0|  0|   5|           5|           1|
    |indvar_next_fu_245_p2  |     +    |      0|  0|   6|           6|           1|
    |tmp_1_fu_213_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp_8_1_fu_309_p2      |     +    |      0|  0|   7|           7|           1|
    |tmp_8_2_fu_330_p2      |     +    |      0|  0|   7|           7|           2|
    |tmp_5_fu_294_p2        |     -    |      0|  0|   7|           7|           7|
    |ap_sig_bdd_79          |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_262_p2    |   icmp   |      0|  0|   6|           5|           6|
    |exitcond2_fu_239_p2    |   icmp   |      0|  0|   6|           6|           6|
    |isIter0_fu_251_p2      |   icmp   |      0|  0|   6|           6|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  83|          82|          58|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |i_phi_fu_204_p4       |   5|          2|    5|         10|
    |i_reg_200             |   5|          2|    5|         10|
    |indvar_phi_fu_192_p4  |   6|          2|    6|         12|
    |indvar_reg_188        |   6|          2|    6|         12|
    |int_buffer_address0   |   6|          3|    6|         18|
    |int_buffer_address1   |   6|          3|    6|         18|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  34|         14|   34|         80|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+-----+-----------+
    |          Name         | FF | Bits| Const Bits|
    +-----------------------+----+-----+-----------+
    |ap_CS_fsm              |   3|    3|          0|
    |ap_reg_ppiten_pp0_it0  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it1  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it2  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it3  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it4  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it5  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it6  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it7  |   1|    1|          0|
    |ap_reg_ppiten_pp1_it0  |   1|    1|          0|
    |ap_reg_ppiten_pp1_it1  |   1|    1|          0|
    |bus_addr_read_reg_363  |  32|   32|          0|
    |bus_addr_reg_344       |  30|   32|          2|
    |exitcond1_reg_368      |   1|    1|          0|
    |exitcond2_reg_350      |   1|    1|          0|
    |i_1_reg_372            |   5|    5|          0|
    |i_reg_200              |   5|    5|          0|
    |indvar_next_reg_354    |   6|    6|          0|
    |indvar_reg_188         |   6|    6|          0|
    |isIter0_reg_359        |   1|    1|          0|
    |tmp_5_reg_377          |   7|    7|          0|
    |tmp_6_reg_392          |   5|   64|         59|
    +-----------------------+----+-----+-----------+
    |Total                  | 112|  173|         61|
    +-----------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | load_points_buffer | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | load_points_buffer | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | load_points_buffer | return value |
|ap_done                  | out |    1| ap_ctrl_hs | load_points_buffer | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | load_points_buffer | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | load_points_buffer | return value |
|offset                   |  in |   32|   ap_none  |       offset       |    scalar    |
|address                  |  in |   32|   ap_none  |       address      |    scalar    |
|bus_r_req_din            | out |    1|   ap_bus   |        bus_r       |    pointer   |
|bus_r_req_full_n         |  in |    1|   ap_bus   |        bus_r       |    pointer   |
|bus_r_req_write          | out |    1|   ap_bus   |        bus_r       |    pointer   |
|bus_r_rsp_empty_n        |  in |    1|   ap_bus   |        bus_r       |    pointer   |
|bus_r_rsp_read           | out |    1|   ap_bus   |        bus_r       |    pointer   |
|bus_r_address            | out |   32|   ap_bus   |        bus_r       |    pointer   |
|bus_r_datain             |  in |   32|   ap_bus   |        bus_r       |    pointer   |
|bus_r_dataout            | out |   32|   ap_bus   |        bus_r       |    pointer   |
|bus_r_size               | out |   32|   ap_bus   |        bus_r       |    pointer   |
|buffer_0_value_address0  | out |    4|  ap_memory |   buffer_0_value   |     array    |
|buffer_0_value_ce0       | out |    1|  ap_memory |   buffer_0_value   |     array    |
|buffer_0_value_we0       | out |    1|  ap_memory |   buffer_0_value   |     array    |
|buffer_0_value_d0        | out |   32|  ap_memory |   buffer_0_value   |     array    |
|buffer_1_value_address0  | out |    4|  ap_memory |   buffer_1_value   |     array    |
|buffer_1_value_ce0       | out |    1|  ap_memory |   buffer_1_value   |     array    |
|buffer_1_value_we0       | out |    1|  ap_memory |   buffer_1_value   |     array    |
|buffer_1_value_d0        | out |   32|  ap_memory |   buffer_1_value   |     array    |
|buffer_2_value_address0  | out |    4|  ap_memory |   buffer_2_value   |     array    |
|buffer_2_value_ce0       | out |    1|  ap_memory |   buffer_2_value   |     array    |
|buffer_2_value_we0       | out |    1|  ap_memory |   buffer_2_value   |     array    |
|buffer_2_value_d0        | out |   32|  ap_memory |   buffer_2_value   |     array    |
+-------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8
  * Pipeline-1: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 2
  Pipeline-0: II = 1, D = 8, States = { 2 3 4 5 6 7 8 9 }
  Pipeline-1: II = 2, D = 3, States = { 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	10  / (exitcond2)
	3  / (!exitcond2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	2  / true
10 --> 
	13  / (exitcond1)
	11  / (!exitcond1)
11 --> 
	12  / true
12 --> 
	10  / true
13 --> 
* FSM state operations: 

 <State 1>: 2.44ns
ST_1: stg_14 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecIFCore(i32 %offset, [1 x i8]* @p_str19, [10 x i8]* @p_str816, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [23 x i8]* @p_str9)

ST_1: stg_15 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecIFCore(i32* %bus_r, [1 x i8]* @p_str19, [6 x i8]* @p_str614, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19)

ST_1: stg_16 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBus(i32* %bus_r, [7 x i8]* @p_str513, i32 0, i32 0, i32 0, [1 x i8]* @p_str19) nounwind

ST_1: address_read [1/1] 0.00ns
:3  %address_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %address)

ST_1: offset_read [1/1] 0.00ns
:4  %offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %offset)

ST_1: int_buffer [1/1] 2.39ns
:5  %int_buffer = alloca [48 x i32], align 16

ST_1: tmp_1 [1/1] 2.44ns
:6  %tmp_1 = add i32 %address_read, %offset_read

ST_1: tmp_3 [1/1] 0.00ns
:7  %tmp_3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_1, i32 2, i32 31)

ST_1: tmp_3_cast [1/1] 0.00ns
:8  %tmp_3_cast = zext i30 %tmp_3 to i64

ST_1: bus_addr [1/1] 0.00ns
:9  %bus_addr = getelementptr inbounds i32* %bus_r, i64 %tmp_3_cast

ST_1: stg_24 [1/1] 1.30ns
:10  br label %burst.rd.header


 <State 2>: 3.19ns
ST_2: indvar [1/1] 0.00ns
burst.rd.header:0  %indvar = phi i6 [ %indvar_next, %burst.rd.body3 ], [ 0, %0 ]

ST_2: exitcond2 [1/1] 1.94ns
burst.rd.header:1  %exitcond2 = icmp eq i6 %indvar, -16

ST_2: indvar_next [1/1] 1.72ns
burst.rd.header:2  %indvar_next = add i6 %indvar, 1

ST_2: stg_28 [1/1] 1.26ns
burst.rd.header:3  br i1 %exitcond2, label %burst.rd.end, label %burst.rd.body1

ST_2: isIter0 [1/1] 1.94ns
burst.rd.body1:3  %isIter0 = icmp eq i6 %indvar, 0

ST_2: stg_30 [1/1] 0.00ns
burst.rd.body1:4  br i1 %isIter0, label %burst.rd.body2, label %burst.rd.body3


 <State 3>: 8.75ns
ST_3: bus_addr_req [5/5] 8.75ns
burst.rd.body2:0  %bus_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %bus_addr, i32 48)


 <State 4>: 8.75ns
ST_4: bus_addr_req [4/5] 8.75ns
burst.rd.body2:0  %bus_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %bus_addr, i32 48)


 <State 5>: 8.75ns
ST_5: bus_addr_req [3/5] 8.75ns
burst.rd.body2:0  %bus_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %bus_addr, i32 48)


 <State 6>: 8.75ns
ST_6: bus_addr_req [2/5] 8.75ns
burst.rd.body2:0  %bus_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %bus_addr, i32 48)


 <State 7>: 8.75ns
ST_7: bus_addr_req [1/5] 8.75ns
burst.rd.body2:0  %bus_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %bus_addr, i32 48)


 <State 8>: 8.75ns
ST_8: bus_addr_read [1/1] 8.75ns
burst.rd.body3:0  %bus_addr_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %bus_addr)


 <State 9>: 2.39ns
ST_9: empty [1/1] 0.00ns
burst.rd.body1:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_9: burstread_rbegin [1/1] 0.00ns
burst.rd.body1:1  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str541)

ST_9: stg_39 [1/1] 0.00ns
burst.rd.body1:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @str540)

ST_9: stg_40 [1/1] 0.00ns
burst.rd.body2:1  br label %burst.rd.body3

ST_9: tmp_s [1/1] 0.00ns
burst.rd.body3:1  %tmp_s = zext i6 %indvar to i64

ST_9: int_buffer_addr_6 [1/1] 0.00ns
burst.rd.body3:2  %int_buffer_addr_6 = getelementptr [48 x i32]* %int_buffer, i64 0, i64 %tmp_s

ST_9: stg_43 [1/1] 2.39ns
burst.rd.body3:3  store i32 %bus_addr_read, i32* %int_buffer_addr_6, align 4

ST_9: burstread_rend [1/1] 0.00ns
burst.rd.body3:4  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str541, i32 %burstread_rbegin)

ST_9: stg_45 [1/1] 0.00ns
burst.rd.body3:5  br label %burst.rd.header


 <State 10>: 5.83ns
ST_10: i [1/1] 0.00ns
burst.rd.end:0  %i = phi i5 [ %i_1, %1 ], [ 0, %burst.rd.header ]

ST_10: exitcond1 [1/1] 1.91ns
burst.rd.end:1  %exitcond1 = icmp eq i5 %i, -16

ST_10: i_1 [1/1] 1.72ns
burst.rd.end:2  %i_1 = add i5 %i, 1

ST_10: stg_49 [1/1] 0.00ns
burst.rd.end:3  br i1 %exitcond1, label %2, label %1

ST_10: i_cast1 [1/1] 0.00ns
:0  %i_cast1 = zext i5 %i to i7

ST_10: tmp_24 [1/1] 0.00ns
:4  %tmp_24 = trunc i5 %i to i4

ST_10: p_shl [1/1] 0.00ns
:5  %p_shl = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_24, i2 0)

ST_10: p_shl_cast [1/1] 0.00ns
:6  %p_shl_cast = zext i6 %p_shl to i7

ST_10: tmp_5 [1/1] 1.72ns
:7  %tmp_5 = sub i7 %p_shl_cast, %i_cast1

ST_10: tmp_5_cast [1/1] 0.00ns
:8  %tmp_5_cast = sext i7 %tmp_5 to i32

ST_10: tmp_9 [1/1] 0.00ns
:10  %tmp_9 = zext i32 %tmp_5_cast to i64

ST_10: int_buffer_addr [1/1] 0.00ns
:11  %int_buffer_addr = getelementptr inbounds [48 x i32]* %int_buffer, i64 0, i64 %tmp_9

ST_10: int_buffer_load [2/2] 2.39ns
:12  %int_buffer_load = load i32* %int_buffer_addr, align 4

ST_10: tmp_8_1 [1/1] 1.72ns
:15  %tmp_8_1 = add i7 %tmp_5, 1

ST_10: tmp_8_1_cast [1/1] 0.00ns
:16  %tmp_8_1_cast = sext i7 %tmp_8_1 to i32

ST_10: tmp_9_1 [1/1] 0.00ns
:17  %tmp_9_1 = zext i32 %tmp_8_1_cast to i64

ST_10: int_buffer_addr_1 [1/1] 0.00ns
:18  %int_buffer_addr_1 = getelementptr inbounds [48 x i32]* %int_buffer, i64 0, i64 %tmp_9_1

ST_10: int_buffer_load_1 [2/2] 2.39ns
:19  %int_buffer_load_1 = load i32* %int_buffer_addr_1, align 4


 <State 11>: 4.78ns
ST_11: tmp_6 [1/1] 0.00ns
:9  %tmp_6 = zext i5 %i to i64

ST_11: int_buffer_load [1/2] 2.39ns
:12  %int_buffer_load = load i32* %int_buffer_addr, align 4

ST_11: buffer_0_value_addr [1/1] 0.00ns
:13  %buffer_0_value_addr = getelementptr [16 x i32]* %buffer_0_value, i64 0, i64 %tmp_6

ST_11: stg_67 [1/1] 2.39ns
:14  store i32 %int_buffer_load, i32* %buffer_0_value_addr, align 4

ST_11: int_buffer_load_1 [1/2] 2.39ns
:19  %int_buffer_load_1 = load i32* %int_buffer_addr_1, align 4

ST_11: buffer_1_value_addr [1/1] 0.00ns
:20  %buffer_1_value_addr = getelementptr [16 x i32]* %buffer_1_value, i64 0, i64 %tmp_6

ST_11: stg_70 [1/1] 2.39ns
:21  store i32 %int_buffer_load_1, i32* %buffer_1_value_addr, align 4

ST_11: tmp_8_2 [1/1] 1.72ns
:22  %tmp_8_2 = add i7 %tmp_5, 2

ST_11: tmp_8_2_cast [1/1] 0.00ns
:23  %tmp_8_2_cast = sext i7 %tmp_8_2 to i32

ST_11: tmp_9_2 [1/1] 0.00ns
:24  %tmp_9_2 = zext i32 %tmp_8_2_cast to i64

ST_11: int_buffer_addr_2 [1/1] 0.00ns
:25  %int_buffer_addr_2 = getelementptr inbounds [48 x i32]* %int_buffer, i64 0, i64 %tmp_9_2

ST_11: int_buffer_load_2 [2/2] 2.39ns
:26  %int_buffer_load_2 = load i32* %int_buffer_addr_2, align 4


 <State 12>: 4.78ns
ST_12: empty_43 [1/1] 0.00ns
:1  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_12: tmp [1/1] 0.00ns
:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

ST_12: stg_78 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str19) nounwind

ST_12: int_buffer_load_2 [1/2] 2.39ns
:26  %int_buffer_load_2 = load i32* %int_buffer_addr_2, align 4

ST_12: buffer_2_value_addr [1/1] 0.00ns
:27  %buffer_2_value_addr = getelementptr [16 x i32]* %buffer_2_value, i64 0, i64 %tmp_6

ST_12: stg_81 [1/1] 2.39ns
:28  store i32 %int_buffer_load_2, i32* %buffer_2_value_addr, align 4

ST_12: empty_44 [1/1] 0.00ns
:29  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp)

ST_12: stg_83 [1/1] 0.00ns
:30  br label %burst.rd.end


 <State 13>: 0.00ns
ST_13: stg_84 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x16838da0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ address]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x16839350; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bus_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x16839900; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ buffer_0_value]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x16839eb0; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_1_value]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x1683a460; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_2_value]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x1683aa10; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_14              (specifcore       ) [ 00000000000000]
stg_15              (specifcore       ) [ 00000000000000]
stg_16              (specbus          ) [ 00000000000000]
address_read        (read             ) [ 00000000000000]
offset_read         (read             ) [ 00000000000000]
int_buffer          (alloca           ) [ 00111111111110]
tmp_1               (add              ) [ 00000000000000]
tmp_3               (partselect       ) [ 00000000000000]
tmp_3_cast          (zext             ) [ 00000000000000]
bus_addr            (getelementptr    ) [ 00111111110000]
stg_24              (br               ) [ 01111111110000]
indvar              (phi              ) [ 00111111110000]
exitcond2           (icmp             ) [ 00111111110000]
indvar_next         (add              ) [ 01111111110000]
stg_28              (br               ) [ 00111111111110]
isIter0             (icmp             ) [ 00111111110000]
stg_30              (br               ) [ 00000000000000]
bus_addr_req        (readreq          ) [ 00000000000000]
bus_addr_read       (read             ) [ 00100000010000]
empty               (speclooptripcount) [ 00000000000000]
burstread_rbegin    (specregionbegin  ) [ 00000000000000]
stg_39              (specpipeline     ) [ 00000000000000]
stg_40              (br               ) [ 00000000000000]
tmp_s               (zext             ) [ 00000000000000]
int_buffer_addr_6   (getelementptr    ) [ 00000000000000]
stg_43              (store            ) [ 00000000000000]
burstread_rend      (specregionend    ) [ 00000000000000]
stg_45              (br               ) [ 01111111110000]
i                   (phi              ) [ 00000000001100]
exitcond1           (icmp             ) [ 00000000001110]
i_1                 (add              ) [ 00100000001110]
stg_49              (br               ) [ 00000000000000]
i_cast1             (zext             ) [ 00000000000000]
tmp_24              (trunc            ) [ 00000000000000]
p_shl               (bitconcatenate   ) [ 00000000000000]
p_shl_cast          (zext             ) [ 00000000000000]
tmp_5               (sub              ) [ 00000000000100]
tmp_5_cast          (sext             ) [ 00000000000000]
tmp_9               (zext             ) [ 00000000000000]
int_buffer_addr     (getelementptr    ) [ 00000000000100]
tmp_8_1             (add              ) [ 00000000000000]
tmp_8_1_cast        (sext             ) [ 00000000000000]
tmp_9_1             (zext             ) [ 00000000000000]
int_buffer_addr_1   (getelementptr    ) [ 00000000000100]
tmp_6               (zext             ) [ 00000000001010]
int_buffer_load     (load             ) [ 00000000000000]
buffer_0_value_addr (getelementptr    ) [ 00000000000000]
stg_67              (store            ) [ 00000000000000]
int_buffer_load_1   (load             ) [ 00000000000000]
buffer_1_value_addr (getelementptr    ) [ 00000000000000]
stg_70              (store            ) [ 00000000000000]
tmp_8_2             (add              ) [ 00000000000000]
tmp_8_2_cast        (sext             ) [ 00000000000000]
tmp_9_2             (zext             ) [ 00000000000000]
int_buffer_addr_2   (getelementptr    ) [ 00000000001010]
empty_43            (speclooptripcount) [ 00000000000000]
tmp                 (specregionbegin  ) [ 00000000000000]
stg_78              (specpipeline     ) [ 00000000000000]
int_buffer_load_2   (load             ) [ 00000000000000]
buffer_2_value_addr (getelementptr    ) [ 00000000000000]
stg_81              (store            ) [ 00000000000000]
empty_44            (specregionend    ) [ 00000000000000]
stg_83              (br               ) [ 00100000001110]
stg_84              (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="offset">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="offset"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="address">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="address"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bus_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bus_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buffer_0_value">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_0_value"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buffer_1_value">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_1_value"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buffer_2_value">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_2_value"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str816"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str614"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBus"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str513"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str541"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str540"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="int_buffer_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="int_buffer/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="address_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="address_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="offset_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="offset_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_readreq_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="2"/>
<pin id="105" dir="0" index="2" bw="7" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="bus_addr_req/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="bus_addr_read_read_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="7"/>
<pin id="112" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bus_addr_read/8 "/>
</bind>
</comp>

<comp id="114" class="1004" name="int_buffer_addr_6_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="int_buffer_addr_6/9 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="6" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="1"/>
<pin id="138" dir="0" index="3" bw="6" slack="0"/>
<pin id="139" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
<pin id="140" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_43/9 int_buffer_load/10 int_buffer_load_1/10 int_buffer_load_2/11 "/>
</bind>
</comp>

<comp id="125" class="1004" name="int_buffer_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="32" slack="0"/>
<pin id="129" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="int_buffer_addr/10 "/>
</bind>
</comp>

<comp id="132" class="1004" name="int_buffer_addr_1_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="int_buffer_addr_1/10 "/>
</bind>
</comp>

<comp id="142" class="1004" name="buffer_0_value_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="5" slack="0"/>
<pin id="146" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_0_value_addr/11 "/>
</bind>
</comp>

<comp id="149" class="1004" name="stg_67_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_67/11 "/>
</bind>
</comp>

<comp id="155" class="1004" name="buffer_1_value_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="5" slack="0"/>
<pin id="159" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_1_value_addr/11 "/>
</bind>
</comp>

<comp id="162" class="1004" name="stg_70_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_70/11 "/>
</bind>
</comp>

<comp id="168" class="1004" name="int_buffer_addr_2_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="int_buffer_addr_2/11 "/>
</bind>
</comp>

<comp id="175" class="1004" name="buffer_2_value_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="5" slack="1"/>
<pin id="179" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_2_value_addr/12 "/>
</bind>
</comp>

<comp id="182" class="1004" name="stg_81_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_81/12 "/>
</bind>
</comp>

<comp id="188" class="1005" name="indvar_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="1"/>
<pin id="190" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="indvar_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="0"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="1" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="i_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="1"/>
<pin id="202" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="0"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="1" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/10 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_3_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="30" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="0" index="2" bw="3" slack="0"/>
<pin id="223" dir="0" index="3" bw="6" slack="0"/>
<pin id="224" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_3_cast_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="30" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="bus_addr_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bus_addr/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="exitcond2_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="0"/>
<pin id="241" dir="0" index="1" bw="6" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="indvar_next_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="isIter0_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="6" slack="0"/>
<pin id="253" dir="0" index="1" bw="6" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="isIter0/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_s_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="7"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="262" class="1004" name="exitcond1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="0" index="1" bw="5" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/10 "/>
</bind>
</comp>

<comp id="268" class="1004" name="i_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/10 "/>
</bind>
</comp>

<comp id="274" class="1004" name="i_cast1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/10 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_24_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/10 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_shl_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="6" slack="0"/>
<pin id="284" dir="0" index="1" bw="4" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/10 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_shl_cast_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="0"/>
<pin id="292" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/10 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_5_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="6" slack="0"/>
<pin id="296" dir="0" index="1" bw="5" slack="0"/>
<pin id="297" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_5/10 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_5_cast_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="7" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_cast/10 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_9_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="0"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/10 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_8_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="7" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8_1/10 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_8_1_cast_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="0"/>
<pin id="317" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_1_cast/10 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_9_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="7" slack="0"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_1/10 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_6_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="1"/>
<pin id="326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/11 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_8_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="1"/>
<pin id="332" dir="0" index="1" bw="3" slack="0"/>
<pin id="333" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8_2/11 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_8_2_cast_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="7" slack="0"/>
<pin id="337" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_2_cast/11 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_9_2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="7" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_2/11 "/>
</bind>
</comp>

<comp id="344" class="1005" name="bus_addr_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="2"/>
<pin id="346" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="bus_addr "/>
</bind>
</comp>

<comp id="350" class="1005" name="exitcond2_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="1"/>
<pin id="352" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="354" class="1005" name="indvar_next_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="6" slack="0"/>
<pin id="356" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="359" class="1005" name="isIter0_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="isIter0 "/>
</bind>
</comp>

<comp id="363" class="1005" name="bus_addr_read_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bus_addr_read "/>
</bind>
</comp>

<comp id="368" class="1005" name="exitcond1_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="372" class="1005" name="i_1_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="0"/>
<pin id="374" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="377" class="1005" name="tmp_5_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="7" slack="1"/>
<pin id="379" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="382" class="1005" name="int_buffer_addr_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="6" slack="1"/>
<pin id="384" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="int_buffer_addr "/>
</bind>
</comp>

<comp id="387" class="1005" name="int_buffer_addr_1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="6" slack="1"/>
<pin id="389" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="int_buffer_addr_1 "/>
</bind>
</comp>

<comp id="392" class="1005" name="tmp_6_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="1"/>
<pin id="394" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="397" class="1005" name="int_buffer_addr_2_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="6" slack="1"/>
<pin id="399" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="int_buffer_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="30" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="44" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="46" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="113"><net_src comp="48" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="64" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="114" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="64" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="131"><net_src comp="125" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="137"><net_src comp="64" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="132" pin="3"/><net_sink comp="120" pin=3"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="64" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="120" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="64" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="120" pin="5"/><net_sink comp="162" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="64" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="174"><net_src comp="168" pin="3"/><net_sink comp="120" pin=3"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="64" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="120" pin="5"/><net_sink comp="182" pin=1"/></net>

<net id="187"><net_src comp="175" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="38" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="199"><net_src comp="192" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="203"><net_src comp="68" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="211"><net_src comp="204" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="217"><net_src comp="90" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="96" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="213" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="232"><net_src comp="219" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="4" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="229" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="192" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="40" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="192" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="42" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="192" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="38" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="188" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="266"><net_src comp="204" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="70" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="204" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="72" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="204" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="204" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="74" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="76" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="293"><net_src comp="282" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="274" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="313"><net_src comp="294" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="78" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="327"><net_src comp="200" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="334"><net_src comp="80" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="330" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="347"><net_src comp="233" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="353"><net_src comp="239" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="245" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="362"><net_src comp="251" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="109" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="371"><net_src comp="262" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="268" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="380"><net_src comp="294" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="385"><net_src comp="125" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="390"><net_src comp="132" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="120" pin=3"/></net>

<net id="395"><net_src comp="324" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="400"><net_src comp="168" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="120" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bus_r | {}
  - Chain level:
	State 1
		tmp_3 : 1
		tmp_3_cast : 2
		bus_addr : 3
	State 2
		exitcond2 : 1
		indvar_next : 1
		stg_28 : 2
		isIter0 : 1
		stg_30 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		int_buffer_addr_6 : 1
		stg_43 : 2
		burstread_rend : 1
	State 10
		exitcond1 : 1
		i_1 : 1
		stg_49 : 2
		i_cast1 : 1
		tmp_24 : 1
		p_shl : 2
		p_shl_cast : 3
		tmp_5 : 4
		tmp_5_cast : 5
		tmp_9 : 6
		int_buffer_addr : 7
		int_buffer_load : 8
		tmp_8_1 : 5
		tmp_8_1_cast : 6
		tmp_9_1 : 7
		int_buffer_addr_1 : 8
		int_buffer_load_1 : 9
	State 11
		buffer_0_value_addr : 1
		stg_67 : 2
		buffer_1_value_addr : 1
		stg_70 : 2
		tmp_8_2_cast : 1
		tmp_9_2 : 2
		int_buffer_addr_2 : 3
		int_buffer_load_2 : 4
	State 12
		stg_81 : 1
		empty_44 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |        tmp_1_fu_213       |    0    |    32   |
|          |     indvar_next_fu_245    |    0    |    6    |
|    add   |         i_1_fu_268        |    0    |    5    |
|          |       tmp_8_1_fu_309      |    0    |    7    |
|          |       tmp_8_2_fu_330      |    0    |    7    |
|----------|---------------------------|---------|---------|
|          |      exitcond2_fu_239     |    0    |    6    |
|   icmp   |       isIter0_fu_251      |    0    |    6    |
|          |      exitcond1_fu_262     |    0    |    5    |
|----------|---------------------------|---------|---------|
|    sub   |        tmp_5_fu_294       |    0    |    6    |
|----------|---------------------------|---------|---------|
|          |  address_read_read_fu_90  |    0    |    0    |
|   read   |   offset_read_read_fu_96  |    0    |    0    |
|          | bus_addr_read_read_fu_109 |    0    |    0    |
|----------|---------------------------|---------|---------|
|  readreq |     grp_readreq_fu_102    |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|        tmp_3_fu_219       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     tmp_3_cast_fu_229     |    0    |    0    |
|          |        tmp_s_fu_257       |    0    |    0    |
|          |       i_cast1_fu_274      |    0    |    0    |
|   zext   |     p_shl_cast_fu_290     |    0    |    0    |
|          |        tmp_9_fu_304       |    0    |    0    |
|          |       tmp_9_1_fu_319      |    0    |    0    |
|          |        tmp_6_fu_324       |    0    |    0    |
|          |       tmp_9_2_fu_339      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |       tmp_24_fu_278       |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        p_shl_fu_282       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     tmp_5_cast_fu_300     |    0    |    0    |
|   sext   |    tmp_8_1_cast_fu_315    |    0    |    0    |
|          |    tmp_8_2_cast_fu_335    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    80   |
|----------|---------------------------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|int_buffer|    1   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    1   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  bus_addr_read_reg_363  |   32   |
|     bus_addr_reg_344    |   32   |
|    exitcond1_reg_368    |    1   |
|    exitcond2_reg_350    |    1   |
|       i_1_reg_372       |    5   |
|        i_reg_200        |    5   |
|   indvar_next_reg_354   |    6   |
|      indvar_reg_188     |    6   |
|int_buffer_addr_1_reg_387|    6   |
|int_buffer_addr_2_reg_397|    6   |
| int_buffer_addr_reg_382 |    6   |
|     isIter0_reg_359     |    1   |
|      tmp_5_reg_377      |    7   |
|      tmp_6_reg_392      |   64   |
+-------------------------+--------+
|          Total          |   178  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_120 |  p0  |   3  |   6  |   18   ||    6    |
| grp_access_fu_120 |  p3  |   4  |   6  |   24   ||    6    |
|   indvar_reg_188  |  p0  |   2  |   6  |   12   ||    6    |
|     i_reg_200     |  p0  |   2  |   5  |   10   ||    5    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   ||  5.5745 ||    23   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   80   |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    5   |    -   |   23   |
|  Register |    -   |    -   |   178  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   178  |   103  |
+-----------+--------+--------+--------+--------+
