Listing 5.17?VHDL Code for the CMOS Switch in Figure 5.19.
       
       library IEEE;
       use IEEE.STD_LOGIC_1164.ALL;
       
       entity CMOS is
       port (output : out std_logic; input, gn, gp : in std_logic);
       end CMOS;
       
       architecture macro of CMOS is
       
       --All switches presented here do not include any
       --time parameters, such as
       --rise time and fall times. They only mimic the
       --logical functions of their
       --Verilog counterparts.
       
       component nmos
       port (O1 : out std_logic; I1, I2 : in std_logic);
       end component;
       
       component pmos
       port (O1 : out std_logic; I1, I2 : in std_logic);
       end component;
       
       for all : pmos use entity work.mos (pmos_behavioral); 
       for all : nmos use entity work.mos (nmos_behavioral); 
       
       begin
       n1 : nmos port map (output, input, gn);
       p1 : pmos port map (output, input, gp);
       
       end macro;

