<profile>

<section name = "Vitis HLS Report for 'AxiStream2MatStream_2_s'" level="0">
<item name = "Date">Mon Feb 20 16:35:12 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">canny_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 3.740 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6, 2073605, 40.002 ns, 13.825 ms, 6, 2073605, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_62">AxiStream2MatStream_2_Pipeline_MMIterInLoopRow, 4, 2073603, 26.668 ns, 13.825 ms, 4, 2073603, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 90, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 294, 2001, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 65, -</column>
<column name="Register">-, -, 156, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_62">AxiStream2MatStream_2_Pipeline_MMIterInLoopRow, 0, 0, 294, 1981, 0</column>
<column name="mul_32s_32s_32_1_1_U36">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1075_fu_108_p2">+, 0, 0, 14, 7, 6</column>
<column name="sub38_fu_101_p2">+, 0, 0, 12, 5, 2</column>
<column name="sub_fu_88_p2">+, 0, 0, 39, 32, 2</column>
<column name="sub3_fu_94_p2">-, 0, 0, 15, 8, 7</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_int_blocking_cur_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="cols_bound_per_npc_blk_n">9, 2, 1, 2</column>
<column name="in_mat_data1_write">9, 2, 1, 2</column>
<column name="ldata1_read">9, 2, 1, 2</column>
<column name="rows_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln1075_reg_154">7, 0, 7, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="bound_reg_134">32, 0, 32, 0</column>
<column name="cols_bound_per_npc_read_reg_122">32, 0, 32, 0</column>
<column name="grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_62_ap_start_reg">1, 0, 1, 0</column>
<column name="last_blk_width_read_reg_115">4, 0, 4, 0</column>
<column name="rows_read_reg_129">32, 0, 32, 0</column>
<column name="sub38_reg_149">5, 0, 5, 0</column>
<column name="sub3_reg_144">7, 0, 7, 0</column>
<column name="sub_reg_139">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AxiStream2MatStream&lt;2&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AxiStream2MatStream&lt;2&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AxiStream2MatStream&lt;2&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AxiStream2MatStream&lt;2&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, AxiStream2MatStream&lt;2&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AxiStream2MatStream&lt;2&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AxiStream2MatStream&lt;2&gt;, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, AxiStream2MatStream&lt;2&gt;, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, AxiStream2MatStream&lt;2&gt;, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, AxiStream2MatStream&lt;2&gt;, return value</column>
<column name="ldata1_dout">in, 64, ap_fifo, ldata1, pointer</column>
<column name="ldata1_num_data_valid">in, 2, ap_fifo, ldata1, pointer</column>
<column name="ldata1_fifo_cap">in, 2, ap_fifo, ldata1, pointer</column>
<column name="ldata1_empty_n">in, 1, ap_fifo, ldata1, pointer</column>
<column name="ldata1_read">out, 1, ap_fifo, ldata1, pointer</column>
<column name="in_mat_data1_din">out, 8, ap_fifo, in_mat_data1, pointer</column>
<column name="in_mat_data1_num_data_valid">in, 2, ap_fifo, in_mat_data1, pointer</column>
<column name="in_mat_data1_fifo_cap">in, 2, ap_fifo, in_mat_data1, pointer</column>
<column name="in_mat_data1_full_n">in, 1, ap_fifo, in_mat_data1, pointer</column>
<column name="in_mat_data1_write">out, 1, ap_fifo, in_mat_data1, pointer</column>
<column name="rows_dout">in, 32, ap_fifo, rows, pointer</column>
<column name="rows_num_data_valid">in, 3, ap_fifo, rows, pointer</column>
<column name="rows_fifo_cap">in, 3, ap_fifo, rows, pointer</column>
<column name="rows_empty_n">in, 1, ap_fifo, rows, pointer</column>
<column name="rows_read">out, 1, ap_fifo, rows, pointer</column>
<column name="cols_bound_per_npc_dout">in, 32, ap_fifo, cols_bound_per_npc, pointer</column>
<column name="cols_bound_per_npc_num_data_valid">in, 3, ap_fifo, cols_bound_per_npc, pointer</column>
<column name="cols_bound_per_npc_fifo_cap">in, 3, ap_fifo, cols_bound_per_npc, pointer</column>
<column name="cols_bound_per_npc_empty_n">in, 1, ap_fifo, cols_bound_per_npc, pointer</column>
<column name="cols_bound_per_npc_read">out, 1, ap_fifo, cols_bound_per_npc, pointer</column>
<column name="last_blk_width">in, 4, ap_none, last_blk_width, pointer</column>
</table>
</item>
</section>
</profile>
