a_b_sub.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/8587/a_b_sub.v,incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"
DA_MATRIX.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/8587/DA_MATRIX.v,incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"
Detect_Rise_Positive.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/8587/Detect_Rise_Positive.v,incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"
Detect_Rise_Positive1.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/8587/Detect_Rise_Positive1.v,incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"
dsp_block.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/8587/dsp_block.v,incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"
FPGA_tc.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/8587/FPGA_tc.v,incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"
HDL_Algorithm.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/8587/HDL_Algorithm.v,incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"
HDL_Subsystem.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/8587/HDL_Subsystem.v,incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"
MUAC_DSP_2.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/8587/MUAC_DSP_2.v,incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"
Positive.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/8587/Positive.v,incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"
Positive_block.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/8587/Positive_block.v,incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"
Sample_and_Hold.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/8587/Sample_and_Hold.v,incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"
Sample_and_Hold1.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/8587/Sample_and_Hold1.v,incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"
SimpleDualPortRAM_generic.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/8587/SimpleDualPortRAM_generic.v,incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"
Subsystem.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/8587/Subsystem.v,incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"
FPGA.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/8587/FPGA.v,incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"
design_1_PFC_3PH_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_PFC_3PH_0_0/sim/design_1_PFC_3PH_0_0.v,incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"
design_1_clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v,incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"
design_1_clk_wiz_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v,incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"
design_1_rst_clk_wiz_390M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_390M_0/sim/design_1_rst_clk_wiz_390M_0.vhd,incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1/ipshared/3242"
glbl.v,Verilog,xil_defaultlib,glbl.v
