module top_module(
    input clk,
    input [7:0] in,
    input reset,    // Synchronous reset
    output done); //
    reg[2:0] state,next_state;

    // State transition logic (combinational)
    always@(*) begin
    if(state==0)begin
        if(in[3]==1) next_state=1;
        else next_state=0;
    end
    else if(state==1)begin
        next_state=2;
    end
    else if(state==2)begin
        next_state=3;
    end
    else if(state==3)begin
        if(in[3]==1) next_state=1;
        else next_state=0;
    end

    end

    // State flip-flops (sequential)
    always@(posedge clk) begin
        if(reset) state<=0;
        else state<=next_state;
    end
 
    // Output logic
    assign done=(state==3);

endmodule