$date
	Sun Oct 23 08:58:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#648701
b1 !
1"
#648702
b1 &
b1 %
1$
#648703
0"
#648706
1#
#648710
b0 &
0#
b0 %
0$
#1671488
b10001 !
1"
#1671490
b10001 &
b10001 %
1$
#1671491
0"
#1671494
b110100 &
b110100 %
#1671498
b11010 &
b11010 %
#1671502
b1101 &
b1101 %
#1671506
b101000 &
b101000 %
#1671510
b10100 &
b10100 %
#1671514
b1010 &
b1010 %
#1671518
b101 &
b101 %
#1671522
b10000 &
b10000 %
#1671526
b1000 &
b1000 %
#1671530
b100 &
b100 %
#1671534
b10 &
b10 %
#1671538
b1 &
b1 %
1#
#1671542
b0 &
0#
b0 %
0$
#2694848
b1000 !
1"
#2694850
b1000 &
b1000 %
1$
#2694851
0"
#2694854
b100 &
b100 %
#2694858
b10 &
b10 %
#2694862
b1 &
1#
b1 %
#2694866
b0 &
b0 %
0#
0$
#4500012
