/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [2:0] _01_;
  wire [28:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire [35:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_11z;
  wire [19:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [37:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [16:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_14z[2] & celloutsig_1_5z[22]);
  assign celloutsig_0_4z = ~(celloutsig_0_2z & celloutsig_0_3z[2]);
  assign celloutsig_0_2z = ~(celloutsig_0_0z[24] & celloutsig_0_1z);
  assign celloutsig_1_0z = ~(in_data[119] & in_data[160]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z & celloutsig_1_0z);
  assign celloutsig_1_6z = ~(celloutsig_1_3z[3] & celloutsig_1_1z);
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 3'h0;
    else _00_ <= { celloutsig_0_8z[14:13], celloutsig_0_1z };
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 3'h0;
    else _01_ <= celloutsig_0_0z[27:25];
  assign celloutsig_0_21z = { celloutsig_0_9z[12:7], _00_ } >= { celloutsig_0_0z[4:0], _01_, celloutsig_0_1z };
  assign celloutsig_1_7z = { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z } >= celloutsig_1_3z[7:0];
  assign celloutsig_1_9z = { in_data[116:100], celloutsig_1_0z } >= { celloutsig_1_8z[4:2], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_1z = in_data[44:38] && in_data[13:7];
  assign celloutsig_1_2z = { in_data[160], celloutsig_1_0z, celloutsig_1_1z } && in_data[129:127];
  assign celloutsig_1_13z = in_data[188] & celloutsig_1_9z;
  assign celloutsig_0_20z = _01_[2] & celloutsig_0_1z;
  assign celloutsig_1_12z = { in_data[181:169], celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_6z } << { celloutsig_1_5z[28:23], celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_1_14z = celloutsig_1_5z[28:24] << { celloutsig_1_4z[3:1], celloutsig_1_13z, celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_4z[5:1], celloutsig_1_6z } << celloutsig_1_12z[11:6];
  assign celloutsig_0_6z = { celloutsig_0_3z[3:1], celloutsig_0_4z } << { celloutsig_0_0z[19:17], celloutsig_0_2z };
  assign celloutsig_0_9z = { in_data[80:49], celloutsig_0_6z } << { in_data[63:56], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_1_11z = { in_data[180:177], celloutsig_1_2z } >>> celloutsig_1_5z[15:11];
  assign celloutsig_1_3z = in_data[113:103] >>> in_data[187:177];
  assign celloutsig_0_0z = in_data[57:29] ^ in_data[35:7];
  assign celloutsig_0_3z = { celloutsig_0_0z[17:15], celloutsig_0_2z } ^ { celloutsig_0_0z[14:12], celloutsig_0_1z };
  assign celloutsig_0_7z = { celloutsig_0_0z[28], celloutsig_0_2z, celloutsig_0_3z } ^ { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_8z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z } ^ { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_4z = celloutsig_1_3z[5:0] ^ { celloutsig_1_3z[4:1], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_5z = in_data[134:97] ^ { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_8z = { celloutsig_1_3z, celloutsig_1_4z } ^ { in_data[128:123], celloutsig_1_3z };
  assign { out_data[128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
