// VL Verilog Toolkit
// Copyright (C) 2008-2014 Centaur Technology
//
// Contact:
//   Centaur Technology Formal Verification Group
//   7600-C N. Capital of Texas Highway, Suite 300, Austin, TX 78731, USA.
//   http://www.centtech.com/
//
// This program is free software; you can redistribute it and/or modify it under
// the terms of the GNU General Public License as published by the Free Software
// Foundation; either version 2 of the License, or (at your option) any later
// version.  This program is distributed in the hope that it will be useful but
// WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
// more details.  You should have received a copy of the GNU General Public
// License along with this program; if not, write to the Free Software
// Foundation, Inc., 51 Franklin Street, Suite 500, Boston, MA 02110-1335, USA.
//
// Original author: Jared Davis <jared@centtech.com>



// Exhaustively test unary operators up to size 8

`include "spec.v"
`include "impl.v"


// Nasty preprocessor garbage to introduce comparison modules for each of the
// various sizes.  See compare_unary_ops_aux.v for details.

`define SIZE 1
`define MODNAME_SIZE \unary_ops_test$size=1
`define COMPARE_NAME compare_unary_ops_aux_1
`include "compare-aux.v"
`undef SIZE
`undef MODNAME_SIZE
`undef COMPARE_NAME

`define SIZE 2
`define MODNAME_SIZE \unary_ops_test$size=2
`define COMPARE_NAME compare_unary_ops_aux_2
`include "compare-aux.v"
`undef SIZE
`undef MODNAME_SIZE
`undef COMPARE_NAME

`define SIZE 3
`define MODNAME_SIZE \unary_ops_test$size=3
`define COMPARE_NAME compare_unary_ops_aux_3
`include "compare-aux.v"
`undef SIZE
`undef MODNAME_SIZE
`undef COMPARE_NAME

`define SIZE 4
`define MODNAME_SIZE \unary_ops_test$size=4
`define COMPARE_NAME compare_unary_ops_aux_4
`include "compare-aux.v"
`undef SIZE
`undef MODNAME_SIZE
`undef COMPARE_NAME

`define SIZE 5
`define MODNAME_SIZE \unary_ops_test$size=5
`define COMPARE_NAME compare_unary_ops_aux_5
`include "compare-aux.v"
`undef SIZE
`undef MODNAME_SIZE
`undef COMPARE_NAME

`define SIZE 6
`define MODNAME_SIZE \unary_ops_test$size=6
`define COMPARE_NAME compare_unary_ops_aux_6
`include "compare-aux.v"
`undef SIZE
`undef MODNAME_SIZE
`undef COMPARE_NAME

`define SIZE 7
`define MODNAME_SIZE \unary_ops_test$size=7
`define COMPARE_NAME compare_unary_ops_aux_7
`include "compare-aux.v"
`undef SIZE
`undef MODNAME_SIZE
`undef COMPARE_NAME

`define SIZE 8
`define MODNAME_SIZE \unary_ops_test$size=8
`define COMPARE_NAME compare_unary_ops_aux_8
`include "compare-aux.v"
`undef SIZE
`undef MODNAME_SIZE
`undef COMPARE_NAME



module compare_unary_ops () ;

   reg src1;
   reg [1:0] src2;
   reg [2:0] src3;
   reg [3:0] src4;
   reg [4:0] src5;
   reg [5:0] src6;
   reg [6:0] src7;
   reg [7:0] src8;

   reg chk1;
   reg chk2;
   reg chk3;
   reg chk4;
   reg chk5;
   reg chk6;
   reg chk7;
   reg chk8;

   compare_unary_ops_aux_1 test1 ( src1, chk1 );
   compare_unary_ops_aux_2 test2 ( src2, chk2 );
   compare_unary_ops_aux_3 test3 ( src3, chk3 );
   compare_unary_ops_aux_4 test4 ( src4, chk4 );
   compare_unary_ops_aux_5 test5 ( src5, chk5 );
   compare_unary_ops_aux_6 test6 ( src6, chk6 );
   compare_unary_ops_aux_7 test7 ( src7, chk7 );
   compare_unary_ops_aux_8 test8 ( src8, chk8 );

   reg [3:0] Vals;
   integer i0, i1, i2, i3, i4, i5, i6, i7, i8;

   initial
   begin

      chk1 <= 1'b0;
      chk2 <= 1'b0;
      chk3 <= 1'b0;
      chk4 <= 1'b0;
      chk5 <= 1'b0;
      chk6 <= 1'b0;
      chk7 <= 1'b0;
      chk8 <= 1'b0;

      Vals <= 4'bZX10;  // The valid Verilog values

      $display("One-bit checks.");
      for(i0 = 0; i0 < 4; i0 = i0 + 1)
      begin
	  src1 = Vals[i0];
          #100 chk1 = 1;
	  #100 chk1 = 0;
      end

      $display("Two-bit checks.");
      for(i0 = 0; i0 < 4; i0 = i0 + 1)
      for(i1 = 0; i1 < 4; i1 = i1 + 1)
      begin
	 src2 = { Vals[i0], Vals[i1] };
         #100 chk2 = 1;
	 #100 chk2 = 0;
      end

      $display("Three-bit checks.");
      for(i0 = 0; i0 < 4; i0 = i0 + 1)
      for(i1 = 0; i1 < 4; i1 = i1 + 1)
      for(i2 = 0; i2 < 4; i2 = i2 + 1)
      begin
	 src3 = { Vals[i0], Vals[i1], Vals[i2] };
         #100 chk3 = 1;
	 #100 chk3 = 0;
      end

      $display("Four-bit checks.");
      for(i0 = 0; i0 < 4; i0 = i0 + 1)
      for(i1 = 0; i1 < 4; i1 = i1 + 1)
      for(i2 = 0; i2 < 4; i2 = i2 + 1)
      for(i3 = 0; i3 < 4; i3 = i3 + 1)
      begin
	 src4 = { Vals[i0], Vals[i1], Vals[i2], Vals[i3] };
         #100 chk4 = 1;
	 #100 chk4 = 0;
      end

      $display("Five-bit checks.");
      for(i0 = 0; i0 < 4; i0 = i0 + 1)
      for(i1 = 0; i1 < 4; i1 = i1 + 1)
      for(i2 = 0; i2 < 4; i2 = i2 + 1)
      for(i3 = 0; i3 < 4; i3 = i3 + 1)
      for(i4 = 0; i4 < 4; i4 = i4 + 1)
      begin
	 src5 = { Vals[i0], Vals[i1], Vals[i2], Vals[i3], Vals[i4] };
         #100 chk5 = 1;
	 #100 chk5 = 0;
      end

      $display("Six-bit checks.");
      for(i0 = 0; i0 < 4; i0 = i0 + 1)
      for(i1 = 0; i1 < 4; i1 = i1 + 1)
      for(i2 = 0; i2 < 4; i2 = i2 + 1)
      for(i3 = 0; i3 < 4; i3 = i3 + 1)
      for(i4 = 0; i4 < 4; i4 = i4 + 1)
      for(i5 = 0; i5 < 4; i5 = i5 + 1)
      begin
	 src6 = { Vals[i0], Vals[i1], Vals[i2], Vals[i3], Vals[i4], Vals[i5] };
         #100 chk6 = 1;
	 #100 chk6 = 0;
      end

      $display("Seven-bit checks.");
      for(i0 = 0; i0 < 4; i0 = i0 + 1)
      for(i1 = 0; i1 < 4; i1 = i1 + 1)
      for(i2 = 0; i2 < 4; i2 = i2 + 1)
      for(i3 = 0; i3 < 4; i3 = i3 + 1)
      for(i4 = 0; i4 < 4; i4 = i4 + 1)
      for(i5 = 0; i5 < 4; i5 = i5 + 1)
      for(i6 = 0; i6 < 4; i6 = i6 + 1)
      begin
	 src7 = { Vals[i0], Vals[i1], Vals[i2], Vals[i3], Vals[i4], Vals[i5], Vals[i6] };
         #100 chk7 = 1;
	 #100 chk7 = 0;
      end

      $display("Eight-bit checks.");
      for(i0 = 0; i0 < 4; i0 = i0 + 1)
      for(i1 = 0; i1 < 4; i1 = i1 + 1)
      for(i2 = 0; i2 < 4; i2 = i2 + 1)
      for(i3 = 0; i3 < 4; i3 = i3 + 1)
      for(i4 = 0; i4 < 4; i4 = i4 + 1)
      for(i5 = 0; i5 < 4; i5 = i5 + 1)
      for(i6 = 0; i6 < 4; i6 = i6 + 1)
      for(i7 = 0; i7 < 4; i7 = i7 + 1)
      begin
	 src8 = { Vals[i0], Vals[i1], Vals[i2], Vals[i3], Vals[i4], Vals[i5], Vals[i6],
	          Vals[i7] };
         #100 chk8 = 1;
	 #100 chk8 = 0;
      end

   end

endmodule
