
#ifndef FAPI_FAPIPLATATTRMACROS_H
#define FAPI_FAPIPLATATTRMACROS_H

/**
 *  @file fapiplatattrmacros.H
 *
 *  @brief FAPI -> HB attribute mappings.  This file is autogenerated and
 *      should not be altered.
 */

//******************************************************************************
// Includes
//******************************************************************************

// STD
#include <stdint.h>

//******************************************************************************
// Macros
//******************************************************************************

namespace fapi
{

namespace platAttrSvc
{
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_SCRATCH_UINT8_1 \
        TARGETING::ATTR_SCRATCH_UINT8_1
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_SCRATCH_UINT8_2 \
        TARGETING::ATTR_SCRATCH_UINT8_2
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_SCRATCH_UINT32_1 \
        TARGETING::ATTR_SCRATCH_UINT32_1
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_SCRATCH_UINT32_2 \
        TARGETING::ATTR_SCRATCH_UINT32_2
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_SCRATCH_UINT64_1 \
        TARGETING::ATTR_SCRATCH_UINT64_1
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_SCRATCH_UINT64_2 \
        TARGETING::ATTR_SCRATCH_UINT64_2
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_SCRATCH_UINT8_ARRAY_1 \
        TARGETING::ATTR_SCRATCH_UINT8_ARRAY_1
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_SCRATCH_UINT8_ARRAY_2 \
        TARGETING::ATTR_SCRATCH_UINT8_ARRAY_2
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_SCRATCH_UINT32_ARRAY_1 \
        TARGETING::ATTR_SCRATCH_UINT32_ARRAY_1
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_SCRATCH_UINT32_ARRAY_2 \
        TARGETING::ATTR_SCRATCH_UINT32_ARRAY_2
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_SCRATCH_UINT64_ARRAY_1 \
        TARGETING::ATTR_SCRATCH_UINT64_ARRAY_1
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_SCRATCH_UINT64_ARRAY_2 \
        TARGETING::ATTR_SCRATCH_UINT64_ARRAY_2
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_DUMMY_SCRATCH_PLAT_INIT_UINT8 \
        TARGETING::ATTR_DUMMY_RW
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_I2C_SLAVE_ADDRESS \
        TARGETING::ATTR_I2C_SLAVE_ADDRESS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EXECUTION_PLATFORM \
        TARGETING::ATTR_EXECUTION_PLATFORM
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_IS_SIMULATION \
        TARGETING::ATTR_IS_SIMULATION
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EC \
        TARGETING::ATTR_EC
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_CHIP_ID \
        TARGETING::ATTR_CHIP_ID
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_FSI_GP_REG_SCOM_ACCESS \
        TARGETING::ATTR_FSI_GP_REG_SCOM_ACCESS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_L2_R_T0_EPS \
        TARGETING::ATTR_L2_R_T0_EPS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_L2_R_T1_EPS \
        TARGETING::ATTR_L2_R_T1_EPS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_L2_R_T2_EPS \
        TARGETING::ATTR_L2_R_T2_EPS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_L2_FORCE_R_T2_EPS \
        TARGETING::ATTR_L2_FORCE_R_T2_EPS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_L2_W_EPS \
        TARGETING::ATTR_L2_W_EPS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_L3_R_T0_EPS \
        TARGETING::ATTR_L3_R_T0_EPS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_L3_R_T1_EPS \
        TARGETING::ATTR_L3_R_T1_EPS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_L3_R_T2_EPS \
        TARGETING::ATTR_L3_R_T2_EPS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_L3_FORCE_R_T2_EPS \
        TARGETING::ATTR_L3_FORCE_R_T2_EPS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_L3_W_EPS \
        TARGETING::ATTR_L3_W_EPS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_CHIP_UNIT_POS \
        TARGETING::ATTR_CHIP_UNIT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MBA_PORT \
        TARGETING::ATTR_MBA_PORT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MBA_DIMM \
        TARGETING::ATTR_MBA_DIMM
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_EPS_TABLE_TYPE \
        TARGETING::ATTR_PROC_EPS_TABLE_TYPE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_FABRIC_PUMP_MODE \
        TARGETING::ATTR_PROC_FABRIC_PUMP_MODE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_X_BUS_WIDTH \
        TARGETING::ATTR_PROC_X_BUS_WIDTH
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_ALL_MCS_IN_INTERLEAVING_GROUP \
        TARGETING::ATTR_ALL_MCS_IN_INTERLEAVING_GROUP
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_FABRIC_NODE_ID \
        TARGETING::ATTR_FABRIC_NODE_ID
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_FABRIC_CHIP_ID \
        TARGETING::ATTR_FABRIC_CHIP_ID
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_CHIP_HAS_SBE \
        TARGETING::ATTR_CHIP_HAS_SBE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_FREQ_PROC_REFCLOCK \
        TARGETING::ATTR_FREQ_PROC_REFCLOCK
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_FREQ_PROC_REFCLOCK_KHZ \
        TARGETING::ATTR_FREQ_PROC_REFCLOCK_KHZ
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_FREQ_MEM_REFCLOCK \
        TARGETING::ATTR_FREQ_MEM_REFCLOCK
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_FREQ_CORE_FLOOR \
        TARGETING::ATTR_MIN_FREQ_MHZ
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_FREQ_PB \
        TARGETING::ATTR_FREQ_PB
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_FREQ_A \
        TARGETING::ATTR_FREQ_A
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_FREQ_X \
        TARGETING::ATTR_FREQ_X
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_MEM_BASES \
        TARGETING::ATTR_PROC_MEM_BASES
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_MEM_SIZES \
        TARGETING::ATTR_PROC_MEM_SIZES
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_MIRROR_BASES \
        TARGETING::ATTR_PROC_MIRROR_BASES
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_MIRROR_SIZES \
        TARGETING::ATTR_PROC_MIRROR_SIZES
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_L3_BAR1_REG \
        TARGETING::ATTR_PROC_L3_BAR1_REG
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_L3_BAR2_REG \
        TARGETING::ATTR_PROC_L3_BAR2_REG
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_L3_BAR_GROUP_MASK_REG \
        TARGETING::ATTR_PROC_L3_BAR_GROUP_MASK_REG
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_FREQ_CORE \
        TARGETING::ATTR_FREQ_CORE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PCIE_NOT_F_LINK \
        TARGETING::ATTR_PROC_PCIE_NOT_F_LINK
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MCS_INBAND_BASE_ADDRESS \
        TARGETING::ATTR_IBSCOM_MCS_BASE_ADDR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MIRROR_BASE_ADDRESS \
        TARGETING::ATTR_MIRROR_BASE_ADDRESS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_NPU_MMIO_BAR_ENABLE \
        TARGETING::ATTR_NPU_MMIO_BAR_ENABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_NPU_MMIO_BAR_BASE_ADDR \
        TARGETING::ATTR_NPU_MMIO_BAR_BASE_ADDR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_NPU_MMIO_BAR_SIZE \
        TARGETING::ATTR_NPU_MMIO_BAR_SIZE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_FSP_BAR_BASE_ADDR \
        TARGETING::ATTR_FSP_BASE_ADDR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_FSP_BAR_SIZE \
        TARGETING::ATTR_FSP_BAR_SIZE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_FSP_MMIO_MASK_SIZE \
        TARGETING::ATTR_FSP_MMIO_MASK_SIZE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PSI_BRIDGE_BAR_BASE_ADDR \
        TARGETING::ATTR_PSI_BRIDGE_BASE_ADDR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_INTP_BAR_BASE_ADDR \
        TARGETING::ATTR_INTP_BASE_ADDR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_MEM_BASE \
        TARGETING::ATTR_MEM_BASE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_MIRROR_BASE \
        TARGETING::ATTR_MIRROR_BASE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_NX_MMIO_BAR_BASE_ADDR \
        TARGETING::ATTR_RNG_BASE_ADDR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_EPS_GB_PERCENTAGE \
        TARGETING::ATTR_PROC_EPS_GB_PERCENTAGE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_EPS_GB_DIRECTION \
        TARGETING::ATTR_PROC_EPS_GB_DIRECTION
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_FABRIC_ASYNC_SAFE_MODE \
        TARGETING::ATTR_PROC_FABRIC_ASYNC_SAFE_MODE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_FREQ_PCIE \
        TARGETING::ATTR_FREQ_PCIE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_FREQ_CORE_NOMINAL \
        TARGETING::ATTR_NOMINAL_FREQ_MHZ
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MNFG_FLAGS \
        TARGETING::ATTR_MNFG_FLAGS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_DPLL_DIVIDER \
        TARGETING::ATTR_PROC_DPLL_DIVIDER
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_POWER_PROXY_TRACE_TIMER \
        TARGETING::ATTR_PM_POWER_PROXY_TRACE_TIMER
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PPT_TIMER_MATCH_VALUE \
        TARGETING::ATTR_PM_PPT_TIMER_MATCH_VALUE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PPT_TIMER_TICK \
        TARGETING::ATTR_PM_PPT_TIMER_TICK
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_AISS_TIMEOUT \
        TARGETING::ATTR_PM_AISS_TIMEOUT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PSTATE_STEPSIZE \
        TARGETING::ATTR_PM_PSTATE_STEPSIZE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_EXTERNAL_VRM_STEPDELAY_RANGE \
        TARGETING::ATTR_PM_EXTERNAL_VRM_STEPDELAY_RANGE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_EXTERNAL_VRM_STEPDELAY_VALUE \
        TARGETING::ATTR_PM_EXTERNAL_VRM_STEPDELAY_VALUE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PMC_HANGPULSE_DIVIDER \
        TARGETING::ATTR_PM_PMC_HANGPULSE_DIVIDER
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PVSAFE_PSTATE \
        TARGETING::ATTR_PM_PVSAFE_PSTATE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPIVID_FRAME_SIZE \
        TARGETING::ATTR_PM_SPIVID_FRAME_SIZE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPIVID_IN_DELAY_FRAME1 \
        TARGETING::ATTR_PM_SPIVID_IN_DELAY_FRAME1
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPIVID_IN_DELAY_FRAME2 \
        TARGETING::ATTR_PM_SPIVID_IN_DELAY_FRAME2
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPIVID_CLOCK_POLARITY \
        TARGETING::ATTR_PM_SPIVID_CLOCK_POLARITY
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPIVID_CLOCK_PHASE \
        TARGETING::ATTR_PM_SPIVID_CLOCK_PHASE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPIVID_CLOCK_DIVIDER \
        TARGETING::ATTR_PM_SPIVID_CLOCK_DIVIDER
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPIVID_INTERFRAME_DELAY_WRITE_STATUS \
        TARGETING::ATTR_PM_SPIVID_INTERFRAME_DELAY_WRITE_STATUS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPIVID_INTERFRAME_DELAY_WRITE_STATUS_VALUE \
        TARGETING::ATTR_PM_SPIVID_INTERFRAME_DELAY_WRITE_STATUS_VALUE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPIVID_INTER_RETRY_DELAY_VALUE \
        TARGETING::ATTR_PM_SPIVID_INTER_RETRY_DELAY_VALUE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPIVID_INTER_RETRY_DELAY \
        TARGETING::ATTR_PM_SPIVID_INTER_RETRY_DELAY
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPIVID_CRC_GEN_ENABLE \
        TARGETING::ATTR_PM_SPIVID_CRC_GEN_ENABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPIVID_CRC_CHECK_ENABLE \
        TARGETING::ATTR_PM_SPIVID_CRC_CHECK_ENABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPIVID_MAJORITY_VOTE_ENABLE \
        TARGETING::ATTR_PM_SPIVID_MAJORITY_VOTE_ENABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPIVID_MAX_RETRIES \
        TARGETING::ATTR_PM_SPIVID_MAX_RETRIES
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPIVID_CRC_POLYNOMIAL_ENABLES \
        TARGETING::ATTR_PM_SPIVID_CRC_POLYNOMIAL_ENABLES
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_OCC_HEARTBEAT_TIME \
        TARGETING::ATTR_PM_OCC_HEARTBEAT_TIME
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SLEEP_WINKLE_REQUEST_TIMEOUT \
        TARGETING::ATTR_PM_SLEEP_WINKLE_REQUEST_TIMEOUT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SLEEP_ENTRY \
        TARGETING::ATTR_PM_SLEEP_ENTRY
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SLEEP_EXIT \
        TARGETING::ATTR_PM_SLEEP_EXIT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SLEEP_TYPE \
        TARGETING::ATTR_PM_SLEEP_TYPE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_WINKLE_TYPE \
        TARGETING::ATTR_PM_WINKLE_TYPE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PFET_POWERUP_CORE_DELAY0 \
        TARGETING::ATTR_PM_PFET_POWERUP_CORE_DELAY0
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PFET_POWERUP_CORE_DELAY1 \
        TARGETING::ATTR_PM_PFET_POWERUP_CORE_DELAY1
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PFET_POWERUP_CORE_DELAY0_VALUE \
        TARGETING::ATTR_PM_PFET_POWERUP_CORE_DELAY0_VALUE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PFET_POWERUP_CORE_DELAY1_VALUE \
        TARGETING::ATTR_PM_PFET_POWERUP_CORE_DELAY1_VALUE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PFET_POWERUP_CORE_SEQUENCE_DELAY_SELECT \
        TARGETING::ATTR_PM_PFET_POWERUP_CORE_SEQUENCE_DELAY_SELECT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PFET_POWERDOWN_CORE_DELAY0 \
        TARGETING::ATTR_PM_PFET_POWERDOWN_CORE_DELAY0
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PFET_POWERDOWN_CORE_DELAY1 \
        TARGETING::ATTR_PM_PFET_POWERDOWN_CORE_DELAY1
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PFET_POWERDOWN_CORE_DELAY0_VALUE \
        TARGETING::ATTR_PM_PFET_POWERDOWN_CORE_DELAY0_VALUE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PFET_POWERDOWN_CORE_DELAY1_VALUE \
        TARGETING::ATTR_PM_PFET_POWERDOWN_CORE_DELAY1_VALUE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PFET_POWERDOWN_CORE_SEQUENCE_DELAY_SELECT \
        TARGETING::ATTR_PM_PFET_POWERDOWN_CORE_SEQUENCE_DELAY_SELECT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PFET_POWERUP_ECO_DELAY0 \
        TARGETING::ATTR_PM_PFET_POWERUP_ECO_DELAY0
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PFET_POWERUP_ECO_DELAY1 \
        TARGETING::ATTR_PM_PFET_POWERUP_ECO_DELAY1
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PFET_POWERUP_ECO_DELAY0_VALUE \
        TARGETING::ATTR_PM_PFET_POWERUP_ECO_DELAY0_VALUE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PFET_POWERUP_ECO_DELAY1_VALUE \
        TARGETING::ATTR_PM_PFET_POWERUP_ECO_DELAY1_VALUE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PFET_POWERUP_ECO_SEQUENCE_DELAY_SELECT \
        TARGETING::ATTR_PM_PFET_POWERUP_ECO_SEQUENCE_DELAY_SELECT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PFET_POWERDOWN_ECO_DELAY0 \
        TARGETING::ATTR_PM_PFET_POWERDOWN_ECO_DELAY0
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PFET_POWERDOWN_ECO_DELAY1 \
        TARGETING::ATTR_PM_PFET_POWERDOWN_ECO_DELAY1
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PFET_POWERDOWN_ECO_DELAY0_VALUE \
        TARGETING::ATTR_PM_PFET_POWERDOWN_ECO_DELAY0_VALUE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PFET_POWERDOWN_ECO_DELAY1_VALUE \
        TARGETING::ATTR_PM_PFET_POWERDOWN_ECO_DELAY1_VALUE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PFET_POWERDOWN_ECO_SEQUENCE_DELAY_SELECT \
        TARGETING::ATTR_PM_PFET_POWERDOWN_ECO_SEQUENCE_DELAY_SELECT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PSTATE0_FREQUENCY \
        TARGETING::ATTR_PM_PSTATE0_FREQUENCY
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_IVRMS_ENABLED \
        TARGETING::ATTR_PM_IVRMS_ENABLED
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SAFE_PSTATE \
        TARGETING::ATTR_PM_SAFE_PSTATE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_RESONANT_CLOCK_ENABLE \
        TARGETING::ATTR_PM_RESONANT_CLOCK_ENABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_RESONANT_CLOCK_FULL_CSB_PSTATE \
        TARGETING::ATTR_PM_RESONANT_CLOCK_FULL_CSB_PSTATE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_RESONANT_CLOCK_LFRLOW_PSTATE \
        TARGETING::ATTR_PM_RESONANT_CLOCK_LFRLOW_PSTATE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_RESONANT_CLOCK_LFRUPPER_PSTATE \
        TARGETING::ATTR_PM_RESONANT_CLOCK_LFRUPPER_PSTATE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_RESONANT_CLOCK_HFRLOW_PSTATE \
        TARGETING::ATTR_PM_RESONANT_CLOCK_HFRLOW_PSTATE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_RESONANT_CLOCK_HFRHIGH_PSTATE \
        TARGETING::ATTR_PM_RESONANT_CLOCK_HFRHIGH_PSTATE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPIPSS_FRAME_SIZE \
        TARGETING::ATTR_PM_SPIPSS_FRAME_SIZE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPIPSS_OUT_COUNT \
        TARGETING::ATTR_PM_SPIPSS_OUT_COUNT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPIPSS_IN_DELAY \
        TARGETING::ATTR_PM_SPIPSS_IN_DELAY
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPIPSS_IN_COUNT \
        TARGETING::ATTR_PM_SPIPSS_IN_COUNT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPIPSS_CLOCK_POLARITY \
        TARGETING::ATTR_PM_SPIPSS_CLOCK_POLARITY
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPIPSS_CLOCK_PHASE \
        TARGETING::ATTR_PM_SPIPSS_CLOCK_PHASE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPIPSS_CLOCK_DIVIDER \
        TARGETING::ATTR_PM_SPIPSS_CLOCK_DIVIDER
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPIPSS_INTER_FRAME_DELAY_SETTING \
        TARGETING::ATTR_PM_SPIPSS_INTER_FRAME_DELAY_SETTING
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPIPSS_INTER_FRAME_DELAY \
        TARGETING::ATTR_PM_SPIPSS_INTER_FRAME_DELAY
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PBAX_RCV_RESERV_TIMEOUT \
        TARGETING::ATTR_PM_PBAX_RCV_RESERV_TIMEOUT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PBAX_SND_RETRY_COUNT_OVERCOMMIT_ENABLE \
        TARGETING::ATTR_PM_PBAX_SND_RETRY_COUNT_OVERCOMMIT_ENABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PBAX_SND_RETRY_THRESHOLD \
        TARGETING::ATTR_PM_PBAX_SND_RETRY_THRESHOLD
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PBAX_SND_RESERV_TIMEOUT \
        TARGETING::ATTR_PM_PBAX_SND_RESERV_TIMEOUT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPWUP_FSP \
        TARGETING::ATTR_PM_SPWUP_FSP
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPWUP_OCC \
        TARGETING::ATTR_PM_SPWUP_OCC
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPWUP_PHYP \
        TARGETING::ATTR_PM_SPWUP_PHYP
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SLW_CONTROL_VECTOR_OFFSET \
        TARGETING::ATTR_PM_SLW_CONTROL_VECTOR_OFFSET
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_EXTERNAL_VRM_STEPSIZE \
        TARGETING::ATTR_PM_EXTERNAL_VRM_STEPSIZE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_EXTERNAL_VRM_STEPDELAY \
        TARGETING::ATTR_PM_EXTERNAL_VRM_STEPDELAY
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPIVID_FREQUENCY \
        TARGETING::ATTR_PM_SPIVID_FREQUENCY
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPIVID_PORT_ENABLE \
        TARGETING::ATTR_PM_SPIVID_PORT_ENABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SAFE_FREQUENCY \
        TARGETING::ATTR_PM_SAFE_FREQUENCY
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_RESONANT_CLOCK_FULL_CLOCK_SECTOR_BUFFER_FREQUENCY \
        TARGETING::ATTR_PM_RESONANT_CLOCK_FULL_CLOCK_SECTOR_BUFFER_FREQUENCY
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_RESONANT_CLOCK_LOW_BAND_LOWER_FREQUENCY \
        TARGETING::ATTR_PM_RESONANT_CLOCK_LOW_BAND_LOWER_FREQUENCY
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_RESONANT_CLOCK_LOW_BAND_UPPER_FREQUENCY \
        TARGETING::ATTR_PM_RESONANT_CLOCK_LOW_BAND_UPPER_FREQUENCY
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_RESONANT_CLOCK_HIGH_BAND_LOWER_FREQUENCY \
        TARGETING::ATTR_PM_RESONANT_CLOCK_HIGH_BAND_LOWER_FREQUENCY
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_RESONANT_CLOCK_HIGH_BAND_UPPER_FREQUENCY \
        TARGETING::ATTR_PM_RESONANT_CLOCK_HIGH_BAND_UPPER_FREQUENCY
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPIPSS_FREQUENCY \
        TARGETING::ATTR_PM_SPIPSS_FREQUENCY
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_APSS_CHIP_SELECT \
        TARGETING::ATTR_PM_APSS_CHIP_SELECT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PBAX_NODEID \
        TARGETING::ATTR_PM_PBAX_NODEID
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PBAX_CHIPID \
        TARGETING::ATTR_PM_PBAX_CHIPID
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PBAX_BRDCST_ID_VECTOR \
        TARGETING::ATTR_PM_PBAX_BRDCST_ID_VECTOR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_FREQ_CORE_MAX \
        TARGETING::ATTR_FREQ_CORE_MAX
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_OVERRIDE_MVPD_NOM_FREQ_MHZ \
        TARGETING::ATTR_OVERRIDE_MVPD_NOM_FREQ_MHZ
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_OVERRIDE_MVPD_V_NEST_NOM_VOLTAGE \
        TARGETING::ATTR_OVERRIDE_MVPD_V_NEST_NOM_VOLTAGE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_OVERRIDE_MVPD_I_NEST_NOM_CURRENT \
        TARGETING::ATTR_OVERRIDE_MVPD_I_NEST_NOM_CURRENT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_OVERRIDE_MVPD_V_CS_NOM_VOLTAGE \
        TARGETING::ATTR_OVERRIDE_MVPD_V_CS_NOM_VOLTAGE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_OVERRIDE_MVPD_I_CS_NOM_CURRENT \
        TARGETING::ATTR_OVERRIDE_MVPD_I_CS_NOM_CURRENT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_OVERRIDE_MVPD_PS_FREQ_MHZ \
        TARGETING::ATTR_OVERRIDE_MVPD_PS_FREQ_MHZ
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_OVERRIDE_MVPD_V_NEST_PS_VOLTAGE \
        TARGETING::ATTR_OVERRIDE_MVPD_V_NEST_PS_VOLTAGE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_OVERRIDE_MVPD_I_NEST_PS_CURRENT \
        TARGETING::ATTR_OVERRIDE_MVPD_I_NEST_PS_CURRENT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_OVERRIDE_MVPD_V_CS_PS_VOLTAGE \
        TARGETING::ATTR_OVERRIDE_MVPD_V_CS_PS_VOLTAGE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_OVERRIDE_MVPD_I_CS_PS_CURRENT \
        TARGETING::ATTR_OVERRIDE_MVPD_I_CS_PS_CURRENT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_OVERRIDE_MVPD_TURBO_FREQ_MHZ \
        TARGETING::ATTR_OVERRIDE_MVPD_TURBO_FREQ_MHZ
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_OVERRIDE_MVPD_V_NEST_TURBO_VOLTAGE \
        TARGETING::ATTR_OVERRIDE_MVPD_V_NEST_TURBO_VOLTAGE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_OVERRIDE_MVPD_I_NEST_TURBO_CURRENT \
        TARGETING::ATTR_OVERRIDE_MVPD_I_NEST_TURBO_CURRENT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_OVERRIDE_MVPD_V_CS_TURBO_VOLTAGE \
        TARGETING::ATTR_OVERRIDE_MVPD_V_CS_TURBO_VOLTAGE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_OVERRIDE_MVPD_I_CS_TURBO_CURRENT \
        TARGETING::ATTR_OVERRIDE_MVPD_I_CS_TURBO_CURRENT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_OVERRIDE_MVPD_FVMIN_FREQ_MHZ \
        TARGETING::ATTR_OVERRIDE_MVPD_FVMIN_FREQ_MHZ
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_OVERRIDE_MVPD_V_NEST_FVMIN_VOLTAGE \
        TARGETING::ATTR_OVERRIDE_MVPD_V_NEST_FVMIN_VOLTAGE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_OVERRIDE_MVPD_I_NEST_FVMIN_CURRENT \
        TARGETING::ATTR_OVERRIDE_MVPD_I_NEST_FVMIN_CURRENT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_OVERRIDE_MVPD_V_CS_FVMIN_VOLTAGE \
        TARGETING::ATTR_OVERRIDE_MVPD_V_CS_FVMIN_VOLTAGE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_OVERRIDE_MVPD_I_CS_FVMIN_CURRENT \
        TARGETING::ATTR_OVERRIDE_MVPD_I_CS_FVMIN_CURRENT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_OVERRIDE_MVPD_LAB_FREQ_MHZ \
        TARGETING::ATTR_OVERRIDE_MVPD_LAB_FREQ_MHZ
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_OVERRIDE_MVPD_V_NEST_LAB_VOLTAGE \
        TARGETING::ATTR_OVERRIDE_MVPD_V_NEST_LAB_VOLTAGE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_OVERRIDE_MVPD_I_NEST_LAB_CURRENT \
        TARGETING::ATTR_OVERRIDE_MVPD_I_NEST_LAB_CURRENT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_OVERRIDE_MVPD_V_CS_LAB_VOLTAGE \
        TARGETING::ATTR_OVERRIDE_MVPD_V_CS_LAB_VOLTAGE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_OVERRIDE_MVPD_I_CS_LAB_CURRENT \
        TARGETING::ATTR_OVERRIDE_MVPD_I_CS_LAB_CURRENT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PCIE_IOP_CONFIG \
        TARGETING::ATTR_PROC_PCIE_IOP_CONFIG
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PCIE_IOP_SWAP \
        TARGETING::ATTR_PROC_PCIE_IOP_SWAP
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PCIE_PHB_ACTIVE \
        TARGETING::ATTR_PROC_PCIE_PHB_ACTIVE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PCIE_IOP_G3_PLL_CONTROL0 \
        TARGETING::ATTR_PROC_PCIE_IOP_G3_PLL_CONTROL0
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PCIE_IOP_G2_PLL_CONTROL0 \
        TARGETING::ATTR_PROC_PCIE_IOP_G2_PLL_CONTROL0
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PCIE_IOP_PLL_GLOBAL_CONTROL0 \
        TARGETING::ATTR_PROC_PCIE_IOP_PLL_GLOBAL_CONTROL0
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PCIE_IOP_PLL_GLOBAL_CONTROL1 \
        TARGETING::ATTR_PROC_PCIE_IOP_PLL_GLOBAL_CONTROL1
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PCIE_IOP_PCS_CONTROL0 \
        TARGETING::ATTR_PROC_PCIE_IOP_PCS_CONTROL0
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PCIE_IOP_PCS_CONTROL1 \
        TARGETING::ATTR_PROC_PCIE_IOP_PCS_CONTROL1
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PCIE_IOP_TX_FIFO_OFFSET \
        TARGETING::ATTR_PROC_PCIE_IOP_TX_FIFO_OFFSET
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PCIE_IOP_TX_RCVRDETCNTL \
        TARGETING::ATTR_PROC_PCIE_IOP_TX_RCVRDETCNTL
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PCIE_IOP_TX_BWLOSS1 \
        TARGETING::ATTR_PROC_PCIE_IOP_TX_BWLOSS1
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PCIE_IOP_RX_VGA_CONTROL2 \
        TARGETING::ATTR_PROC_PCIE_IOP_RX_VGA_CONTROL2
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PCIE_IOP_RX_PEAK \
        TARGETING::ATTR_PROC_PCIE_IOP_RX_PEAK
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PCIE_IOP_RX_SDL \
        TARGETING::ATTR_PROC_PCIE_IOP_RX_SDL
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PCIE_IOP_ZCAL_CONTROL \
        TARGETING::ATTR_PROC_PCIE_IOP_ZCAL_CONTROL
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_NEST_FREQ_MHZ \
        TARGETING::ATTR_NEST_FREQ_MHZ
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_CHIP_REGIONS_TO_ENABLE \
        TARGETING::ATTR_CHIP_REGIONS_TO_ENABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_BOOT_FREQ_MHZ \
        TARGETING::ATTR_BOOT_FREQ_MHZ
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EX_GARD_BITS \
        TARGETING::ATTR_EX_GARD_BITS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PIB_I2C_REFCLOCK \
        TARGETING::ATTR_PIB_I2C_REFCLOCK
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_ADU_UNTRUSTED_BAR_BASE_ADDR \
        TARGETING::ATTR_PROC_ADU_UNTRUSTED_BAR_BASE_ADDR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PIB_I2C_NEST_PLL \
        TARGETING::ATTR_PIB_I2C_NEST_PLL
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_ADU_UNTRUSTED_BAR_SIZE \
        TARGETING::ATTR_PROC_ADU_UNTRUSTED_BAR_SIZE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_SBE_IMAGE_OFFSET \
        TARGETING::ATTR_SBE_IMAGE_OFFSET
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_SBE_IMAGE_MINIMUM_VALID_EXS \
        TARGETING::ATTR_SBE_IMAGE_MINIMUM_VALID_EXS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PSI_UNTRUSTED_BAR0_BASE_ADDR \
        TARGETING::ATTR_PROC_PSI_UNTRUSTED_BAR0_BASE_ADDR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_BOOT_VOLTAGE \
        TARGETING::ATTR_BOOT_VOLTAGE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PSI_UNTRUSTED_BAR0_SIZE \
        TARGETING::ATTR_PROC_PSI_UNTRUSTED_BAR0_SIZE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PSI_UNTRUSTED_BAR1_BASE_ADDR \
        TARGETING::ATTR_PROC_PSI_UNTRUSTED_BAR1_BASE_ADDR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PSI_UNTRUSTED_BAR1_SIZE \
        TARGETING::ATTR_PROC_PSI_UNTRUSTED_BAR1_SIZE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_SECURITY_SETUP_VECTOR \
        TARGETING::ATTR_PROC_SECURITY_SETUP_VECTOR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_VOLT \
        TARGETING::ATTR_MSS_VOLT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_VOLT_VPP \
        TARGETING::ATTR_VPP_BASE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_FREQ \
        TARGETING::ATTR_MSS_FREQ
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_DIMM_MFG_ID_CODE \
        TARGETING::ATTR_MSS_DIMM_MFG_ID_CODE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_RANKS_CONFIGED \
        TARGETING::ATTR_EFF_DIMM_RANKS_CONFIGED
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_NUM_RANKS_PER_DIMM \
        TARGETING::ATTR_EFF_NUM_RANKS_PER_DIMM
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_TYPE \
        TARGETING::ATTR_EFF_DIMM_TYPE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_CUSTOM_DIMM \
        TARGETING::ATTR_EFF_CUSTOM_DIMM
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_WIDTH \
        TARGETING::ATTR_EFF_DRAM_WIDTH
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_GEN \
        TARGETING::ATTR_EFF_DRAM_GEN
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_PRIMARY_RANK_GROUP0 \
        TARGETING::ATTR_EFF_PRIMARY_RANK_GROUP0
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_PRIMARY_RANK_GROUP1 \
        TARGETING::ATTR_EFF_PRIMARY_RANK_GROUP1
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_PRIMARY_RANK_GROUP2 \
        TARGETING::ATTR_EFF_PRIMARY_RANK_GROUP2
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_PRIMARY_RANK_GROUP3 \
        TARGETING::ATTR_EFF_PRIMARY_RANK_GROUP3
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_SECONDARY_RANK_GROUP0 \
        TARGETING::ATTR_EFF_SECONDARY_RANK_GROUP0
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_SECONDARY_RANK_GROUP1 \
        TARGETING::ATTR_EFF_SECONDARY_RANK_GROUP1
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_SECONDARY_RANK_GROUP2 \
        TARGETING::ATTR_EFF_SECONDARY_RANK_GROUP2
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_SECONDARY_RANK_GROUP3 \
        TARGETING::ATTR_EFF_SECONDARY_RANK_GROUP3
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_TERTIARY_RANK_GROUP0 \
        TARGETING::ATTR_EFF_TERTIARY_RANK_GROUP0
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_TERTIARY_RANK_GROUP1 \
        TARGETING::ATTR_EFF_TERTIARY_RANK_GROUP1
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_TERTIARY_RANK_GROUP2 \
        TARGETING::ATTR_EFF_TERTIARY_RANK_GROUP2
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_TERTIARY_RANK_GROUP3 \
        TARGETING::ATTR_EFF_TERTIARY_RANK_GROUP3
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_QUATERNARY_RANK_GROUP0 \
        TARGETING::ATTR_EFF_QUATERNARY_RANK_GROUP0
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_QUATERNARY_RANK_GROUP1 \
        TARGETING::ATTR_EFF_QUATERNARY_RANK_GROUP1
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_QUATERNARY_RANK_GROUP2 \
        TARGETING::ATTR_EFF_QUATERNARY_RANK_GROUP2
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_QUATERNARY_RANK_GROUP3 \
        TARGETING::ATTR_EFF_QUATERNARY_RANK_GROUP3
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_WR_VREF \
        TARGETING::ATTR_EFF_DRAM_WR_VREF
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_CEN_DRV_IMP_DQ_DQS \
        TARGETING::ATTR_EFF_CEN_DRV_IMP_DQ_DQS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_CEN_RCV_IMP_DQ_DQS \
        TARGETING::ATTR_EFF_CEN_RCV_IMP_DQ_DQS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_CEN_SLEW_RATE_DQ_DQS \
        TARGETING::ATTR_EFF_CEN_SLEW_RATE_DQ_DQS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_CEN_RD_VREF \
        TARGETING::ATTR_EFF_CEN_RD_VREF
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_CEN_DRV_IMP_DQ_DQS_SCHMOO \
        TARGETING::ATTR_EFF_CEN_DRV_IMP_DQ_DQS_SCHMOO
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_CEN_DRV_IMP_CLK_SCHMOO \
        TARGETING::ATTR_EFF_CEN_DRV_IMP_CLK_SCHMOO
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_CEN_DRV_IMP_SPCKE_SCHMOO \
        TARGETING::ATTR_EFF_CEN_DRV_IMP_SPCKE_SCHMOO
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_CEN_DRV_IMP_CNTL_SCHMOO \
        TARGETING::ATTR_EFF_CEN_DRV_IMP_CNTL_SCHMOO
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_CEN_RCV_IMP_DQ_DQS_SCHMOO \
        TARGETING::ATTR_EFF_CEN_RCV_IMP_DQ_DQS_SCHMOO
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_CEN_SLEW_RATE_DQ_DQS_SCHMOO \
        TARGETING::ATTR_EFF_CEN_SLEW_RATE_DQ_DQS_SCHMOO
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_CEN_SLEW_RATE_CLK_SCHMOO \
        TARGETING::ATTR_EFF_CEN_SLEW_RATE_CLK_SCHMOO
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_CEN_SLEW_RATE_SPCKE_SCHMOO \
        TARGETING::ATTR_EFF_CEN_SLEW_RATE_SPCKE_SCHMOO
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_CEN_SLEW_RATE_ADDR_SCHMOO \
        TARGETING::ATTR_EFF_CEN_SLEW_RATE_ADDR_SCHMOO
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_CEN_SLEW_RATE_CNTL_SCHMOO \
        TARGETING::ATTR_EFF_CEN_SLEW_RATE_CNTL_SCHMOO
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_WR_VREF_SCHMOO \
        TARGETING::ATTR_EFF_DRAM_WR_VREF_SCHMOO
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_WRDDR4_VREF_SCHMOO \
        TARGETING::ATTR_EFF_DRAM_WRDDR4_VREF_SCHMOO
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_CEN_RD_VREF_SCHMOO \
        TARGETING::ATTR_EFF_CEN_RD_VREF_SCHMOO
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_SIZE \
        TARGETING::ATTR_EFF_DIMM_SIZE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_BANKS \
        TARGETING::ATTR_EFF_DRAM_BANKS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_ROWS \
        TARGETING::ATTR_EFF_DRAM_ROWS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_COLS \
        TARGETING::ATTR_EFF_DRAM_COLS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_DENSITY \
        TARGETING::ATTR_EFF_DRAM_DENSITY
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_TRCD \
        TARGETING::ATTR_EFF_DRAM_TRCD
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_TRRD \
        TARGETING::ATTR_EFF_DRAM_TRRD
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_TRP \
        TARGETING::ATTR_EFF_DRAM_TRP
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_TRAS \
        TARGETING::ATTR_EFF_DRAM_TRAS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_TRC \
        TARGETING::ATTR_EFF_DRAM_TRC
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_TRFI \
        TARGETING::ATTR_EFF_DRAM_TRFI
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_TRFC \
        TARGETING::ATTR_EFF_DRAM_TRFC
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_TWTR \
        TARGETING::ATTR_EFF_DRAM_TWTR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_TRTP \
        TARGETING::ATTR_EFF_DRAM_TRTP
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_TFAW \
        TARGETING::ATTR_EFF_DRAM_TFAW
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_BL \
        TARGETING::ATTR_EFF_DRAM_BL
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_CL \
        TARGETING::ATTR_EFF_DRAM_CL
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_AL \
        TARGETING::ATTR_EFF_DRAM_AL
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_CWL \
        TARGETING::ATTR_EFF_DRAM_CWL
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_RBT \
        TARGETING::ATTR_EFF_DRAM_RBT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_TM \
        TARGETING::ATTR_EFF_DRAM_TM
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_DLL_RESET \
        TARGETING::ATTR_EFF_DRAM_DLL_RESET
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_WR \
        TARGETING::ATTR_EFF_DRAM_WR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_DLL_PPD \
        TARGETING::ATTR_EFF_DRAM_DLL_PPD
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_DLL_ENABLE \
        TARGETING::ATTR_EFF_DRAM_DLL_ENABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_TDQS \
        TARGETING::ATTR_EFF_DRAM_TDQS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_WR_LVL_ENABLE \
        TARGETING::ATTR_EFF_DRAM_WR_LVL_ENABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_OUTPUT_BUFFER \
        TARGETING::ATTR_EFF_DRAM_OUTPUT_BUFFER
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_PASR \
        TARGETING::ATTR_EFF_DRAM_PASR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_ASR \
        TARGETING::ATTR_EFF_DRAM_ASR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_SRT \
        TARGETING::ATTR_EFF_DRAM_SRT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_MPR_LOC \
        TARGETING::ATTR_EFF_MPR_LOC
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_MPR_MODE \
        TARGETING::ATTR_EFF_MPR_MODE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_RCD_CNTL_WORD_0_15 \
        TARGETING::ATTR_EFF_DIMM_RCD_CNTL_WORD_0_15
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_RCD_IBT \
        TARGETING::ATTR_EFF_DIMM_RCD_IBT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_RCD_MIRROR_MODE \
        TARGETING::ATTR_EFF_DIMM_RCD_MIRROR_MODE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_SCHMOO_MODE \
        TARGETING::ATTR_EFF_SCHMOO_MODE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_SCHMOO_ADDR_MODE \
        TARGETING::ATTR_EFF_SCHMOO_ADDR_MODE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_SCHMOO_TEST_VALID \
        TARGETING::ATTR_EFF_SCHMOO_TEST_VALID
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_SCHMOO_PARAM_VALID \
        TARGETING::ATTR_EFF_SCHMOO_PARAM_VALID
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_SCHMOO_WR_EYE_MIN_MARGIN \
        TARGETING::ATTR_EFF_SCHMOO_WR_EYE_MIN_MARGIN
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_SCHMOO_RD_EYE_MIN_MARGIN \
        TARGETING::ATTR_EFF_SCHMOO_RD_EYE_MIN_MARGIN
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_SCHMOO_DQS_CLK_MIN_MARGIN \
        TARGETING::ATTR_EFF_SCHMOO_DQS_CLK_MIN_MARGIN
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_SCHMOO_RD_GATE_MIN_MARGIN \
        TARGETING::ATTR_EFF_SCHMOO_RD_GATE_MIN_MARGIN
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_SCHMOO_ADDR_CMD_MIN_MARGIN \
        TARGETING::ATTR_EFF_SCHMOO_ADDR_CMD_MIN_MARGIN
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_MEMCAL_INTERVAL \
        TARGETING::ATTR_EFF_MEMCAL_INTERVAL
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_ZQCAL_INTERVAL \
        TARGETING::ATTR_EFF_ZQCAL_INTERVAL
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_IBM_TYPE \
        TARGETING::ATTR_EFF_IBM_TYPE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_NUM_DROPS_PER_PORT \
        TARGETING::ATTR_EFF_NUM_DROPS_PER_PORT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_STACK_TYPE \
        TARGETING::ATTR_EFF_STACK_TYPE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_NUM_MASTER_RANKS_PER_DIMM \
        TARGETING::ATTR_EFF_NUM_MASTER_RANKS_PER_DIMM
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_NUM_PACKAGES_PER_RANK \
        TARGETING::ATTR_EFF_NUM_PACKAGES_PER_RANK
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_NUM_DIES_PER_PACKAGE \
        TARGETING::ATTR_EFF_NUM_DIES_PER_PACKAGE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_MEM_THROTTLE_NUMERATOR_PER_MBA \
        TARGETING::ATTR_MSS_MEM_THROTTLE_NUMERATOR_PER_MBA
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_MEM_THROTTLE_DENOMINATOR \
        TARGETING::ATTR_MSS_MEM_THROTTLE_DENOMINATOR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_MEM_THROTTLE_NUMERATOR_PER_CHIP \
        TARGETING::ATTR_MSS_MEM_THROTTLE_NUMERATOR_PER_CHIP
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_MEM_WATT_TARGET \
        TARGETING::ATTR_MSS_MEM_WATT_TARGET
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_POWER_SLOPE \
        TARGETING::ATTR_MSS_POWER_SLOPE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_POWER_SLOPE2 \
        TARGETING::ATTR_MSS_POWER_SLOPE2
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_POWER_INT \
        TARGETING::ATTR_MSS_POWER_INT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_POWER_INT2 \
        TARGETING::ATTR_MSS_POWER_INT2
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_TOTAL_POWER_SLOPE \
        TARGETING::ATTR_MSS_TOTAL_POWER_SLOPE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_TOTAL_POWER_SLOPE2 \
        TARGETING::ATTR_MSS_TOTAL_POWER_SLOPE2
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_TOTAL_POWER_INT \
        TARGETING::ATTR_MSS_TOTAL_POWER_INT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_TOTAL_POWER_INT2 \
        TARGETING::ATTR_MSS_TOTAL_POWER_INT2
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_DIMM_MAXBANDWIDTH_GBS \
        TARGETING::ATTR_MSS_DIMM_MAXBANDWIDTH_GBS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_DIMM_MAXBANDWIDTH_MRS \
        TARGETING::ATTR_MSS_DIMM_MAXBANDWIDTH_MRS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_CHANNEL_PAIR_MAXBANDWIDTH_GBS \
        TARGETING::ATTR_MSS_CHANNEL_PAIR_MAXBANDWIDTH_GBS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_CHANNEL_PAIR_MAXBANDWIDTH_MRS \
        TARGETING::ATTR_MSS_CHANNEL_PAIR_MAXBANDWIDTH_MRS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_DIMM_MAXPOWER \
        TARGETING::ATTR_MSS_DIMM_MAXPOWER
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_CHANNEL_PAIR_MAXPOWER \
        TARGETING::ATTR_MSS_CHANNEL_PAIR_MAXPOWER
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_RUNTIME_MEM_THROTTLE_NUMERATOR_PER_MBA \
        TARGETING::ATTR_MSS_RUNTIME_MEM_THROTTLE_NUMERATOR_PER_MBA
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_RUNTIME_MEM_THROTTLE_DENOMINATOR \
        TARGETING::ATTR_MSS_RUNTIME_MEM_THROTTLE_DENOMINATOR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_RUNTIME_MEM_THROTTLE_NUMERATOR_PER_CHIP \
        TARGETING::ATTR_MSS_RUNTIME_MEM_THROTTLE_NUMERATOR_PER_CHIP
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_NWELL_MISPLACEMENT \
        TARGETING::ATTR_MSS_NWELL_MISPLACEMENT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_INTERLEAVE_ENABLE \
        TARGETING::ATTR_MSS_INTERLEAVE_ENABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_MBA_ADDR_INTERLEAVE_BIT \
        TARGETING::ATTR_MSS_MBA_ADDR_INTERLEAVE_BIT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_MBA_CACHELINE_INTERLEAVE_MODE \
        TARGETING::ATTR_MSS_MBA_CACHELINE_INTERLEAVE_MODE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_CACHE_ENABLE \
        TARGETING::ATTR_MSS_CACHE_ENABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_PREFETCH_ENABLE \
        TARGETING::ATTR_MSS_PREFETCH_ENABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_CLEANER_ENABLE \
        TARGETING::ATTR_MSS_CLEANER_ENABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_MEM_MC_IN_GROUP \
        TARGETING::ATTR_MSS_MEM_MC_IN_GROUP
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_MCS_GROUP_32 \
        TARGETING::ATTR_MSS_MCS_GROUP_32
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_EFF_DIMM_FUNCTIONAL_VECTOR \
        TARGETING::ATTR_MSS_EFF_DIMM_FUNCTIONAL_VECTOR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_CAL_STEP_ENABLE \
        TARGETING::ATTR_MSS_CAL_STEP_ENABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_MEM_IPL_COMPLETE \
        TARGETING::ATTR_MSS_MEM_IPL_COMPLETE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_SLEW_RATE_DATA \
        TARGETING::ATTR_MSS_SLEW_RATE_DATA
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_SLEW_RATE_ADR \
        TARGETING::ATTR_MSS_SLEW_RATE_ADR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_ECID \
        TARGETING::ATTR_ECID
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_ALLOW_SINGLE_PORT \
        TARGETING::ATTR_MSS_ALLOW_SINGLE_PORT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_DQS_SWIZZLE_TYPE \
        TARGETING::ATTR_MSS_DQS_SWIZZLE_TYPE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_SPARE \
        TARGETING::ATTR_EFF_DIMM_SPARE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_PSRO \
        TARGETING::ATTR_MSS_PSRO
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EI_BUS_TX_LANE_INVERT \
        TARGETING::ATTR_EI_BUS_TX_LANE_INVERT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PERV_BNDY_PLL_CHIPLET_ID \
        TARGETING::ATTR_PROC_PERV_BNDY_PLL_CHIPLET_ID
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PB_BNDY_DMIPLL_CHIPLET_ID \
        TARGETING::ATTR_PROC_PB_BNDY_DMIPLL_CHIPLET_ID
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_AB_BNDY_PLL_CHIPLET_ID \
        TARGETING::ATTR_PROC_AB_BNDY_PLL_CHIPLET_ID
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PCI_BNDY_PLL_CHIPLET_ID \
        TARGETING::ATTR_PROC_PCI_BNDY_PLL_CHIPLET_ID
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PERV_BNDY_PLL_SCAN_SELECT \
        TARGETING::ATTR_PROC_PERV_BNDY_PLL_SCAN_SELECT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PB_BNDY_DMIPLL_SCAN_SELECT \
        TARGETING::ATTR_PROC_PB_BNDY_DMIPLL_SCAN_SELECT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_AB_BNDY_PLL_SCAN_SELECT \
        TARGETING::ATTR_PROC_AB_BNDY_PLL_SCAN_SELECT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PCI_BNDY_PLL_SCAN_SELECT \
        TARGETING::ATTR_PROC_PCI_BNDY_PLL_SCAN_SELECT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_SBE_SEEPROM_I2C_ADDRESS_BYTES \
        TARGETING::ATTR_SBE_SEEPROM_I2C_ADDRESS_BYTES
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_SBE_SEEPROM_I2C_DEVICE_ADDRESS \
        TARGETING::ATTR_SBE_SEEPROM_I2C_DEVICE_ADDRESS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_SBE_SEEPROM_I2C_PORT \
        TARGETING::ATTR_SBE_SEEPROM_I2C_PORT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PNOR_I2C_ADDRESS_BYTES \
        TARGETING::ATTR_PNOR_I2C_ADDRESS_BYTES
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_SYNC_BETWEEN_STEPS \
        TARGETING::ATTR_SYNC_BETWEEN_STEPS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_DMI_REFCLOCK_SWIZZLE \
        TARGETING::ATTR_DMI_REFCLOCK_SWIZZLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EI_BUS_TX_MSBSWAP \
        TARGETING::ATTR_EI_BUS_TX_MSBSWAP
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_FREQ_OVERRIDE \
        TARGETING::ATTR_MSS_FREQ_OVERRIDE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MCBIST_PATTERN \
        TARGETING::ATTR_MCBIST_PATTERN
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MCBIST_TEST_TYPE \
        TARGETING::ATTR_MCBIST_TEST_TYPE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MCBIST_PRINTING_DISABLE \
        TARGETING::ATTR_MCBIST_PRINTING_DISABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MCBIST_DATA_ENABLE \
        TARGETING::ATTR_MCBIST_DATA_ENABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MCBIST_USER_RANK \
        TARGETING::ATTR_MCBIST_USER_RANK
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MCBIST_USER_BANK \
        TARGETING::ATTR_MCBIST_USER_BANK
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_SCHMOO_MULTIPLE_SETUP_CALL \
        TARGETING::ATTR_SCHMOO_MULTIPLE_SETUP_CALL
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MCBIST_ADDR_MODES \
        TARGETING::ATTR_MCBIST_ADDR_MODES
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MCBIST_RANK \
        TARGETING::ATTR_MCBIST_RANK
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MCBIST_START_ADDR \
        TARGETING::ATTR_MCBIST_START_ADDR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MCBIST_END_ADDR \
        TARGETING::ATTR_MCBIST_END_ADDR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MCBIST_ERROR_CAPTURE \
        TARGETING::ATTR_MCBIST_ERROR_CAPTURE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MCBIST_MAX_TIMEOUT \
        TARGETING::ATTR_MCBIST_MAX_TIMEOUT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MCBIST_PRINT_PORT \
        TARGETING::ATTR_MCBIST_PRINT_PORT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MCBIST_STOP_ON_ERROR \
        TARGETING::ATTR_MCBIST_STOP_ON_ERROR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MCBIST_DATA_SEED \
        TARGETING::ATTR_MCBIST_DATA_SEED
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MCBIST_ADDR_INTER \
        TARGETING::ATTR_MCBIST_ADDR_INTER
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MCBIST_ADDR_NUM_ROWS \
        TARGETING::ATTR_MCBIST_ADDR_NUM_ROWS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MCBIST_ADDR_NUM_COLS \
        TARGETING::ATTR_MCBIST_ADDR_NUM_COLS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MCBIST_ADDR_RANK \
        TARGETING::ATTR_MCBIST_ADDR_RANK
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MCBIST_ADDR_BANK \
        TARGETING::ATTR_MCBIST_ADDR_BANK
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MCBIST_ADDR_SLAVE_RANK_ON \
        TARGETING::ATTR_MCBIST_ADDR_SLAVE_RANK_ON
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MCBIST_ADDR_STR_MAP \
        TARGETING::ATTR_MCBIST_ADDR_STR_MAP
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MCBIST_ADDR_RAND \
        TARGETING::ATTR_MCBIST_ADDR_RAND
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PCIE_REFCLOCK_ENABLE \
        TARGETING::ATTR_PROC_PCIE_REFCLOCK_ENABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PBIEX_ASYNC_SEL \
        TARGETING::ATTR_PROC_PBIEX_ASYNC_SEL
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_DCM_INSTALLED \
        TARGETING::ATTR_PROC_DCM_INSTALLED
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_X_EREPAIR_THRESHOLD_FIELD \
        TARGETING::ATTR_X_EREPAIR_THRESHOLD_FIELD
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_A_EREPAIR_THRESHOLD_FIELD \
        TARGETING::ATTR_A_EREPAIR_THRESHOLD_FIELD
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_DMI_EREPAIR_THRESHOLD_FIELD \
        TARGETING::ATTR_DMI_EREPAIR_THRESHOLD_FIELD
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_X_EREPAIR_THRESHOLD_MNFG \
        TARGETING::ATTR_X_EREPAIR_THRESHOLD_MNFG
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_A_EREPAIR_THRESHOLD_MNFG \
        TARGETING::ATTR_A_EREPAIR_THRESHOLD_MNFG
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_DMI_EREPAIR_THRESHOLD_MNFG \
        TARGETING::ATTR_DMI_EREPAIR_THRESHOLD_MNFG
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MEMB_TP_BNDY_PLL_SCAN_SELECT \
        TARGETING::ATTR_MEMB_TP_BNDY_PLL_SCAN_SELECT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MRW_SAFEMODE_MEM_THROTTLE_NUMERATOR_PER_MBA \
        TARGETING::ATTR_MRW_SAFEMODE_MEM_THROTTLE_NUMERATOR_PER_MBA
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MRW_SAFEMODE_MEM_THROTTLE_NUMERATOR_PER_CHIP \
        TARGETING::ATTR_MRW_SAFEMODE_MEM_THROTTLE_NUMERATOR_PER_CHIP
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MRW_THERMAL_MEMORY_POWER_LIMIT \
        TARGETING::ATTR_MRW_THERMAL_MEMORY_POWER_LIMIT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_LPASR \
        TARGETING::ATTR_EFF_DRAM_LPASR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_MPR_PAGE \
        TARGETING::ATTR_EFF_MPR_PAGE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_GEARDOWN_MODE \
        TARGETING::ATTR_EFF_GEARDOWN_MODE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_PER_DRAM_ACCESS \
        TARGETING::ATTR_EFF_PER_DRAM_ACCESS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_TEMP_READOUT \
        TARGETING::ATTR_EFF_TEMP_READOUT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_FINE_REFRESH_MODE \
        TARGETING::ATTR_EFF_FINE_REFRESH_MODE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_CRC_WR_LATENCY \
        TARGETING::ATTR_EFF_CRC_WR_LATENCY
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_MPR_RD_FORMAT \
        TARGETING::ATTR_EFF_MPR_RD_FORMAT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_MAX_POWERDOWN_MODE \
        TARGETING::ATTR_EFF_MAX_POWERDOWN_MODE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_TEMP_REF_RANGE \
        TARGETING::ATTR_EFF_TEMP_REF_RANGE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_TEMP_REF_MODE \
        TARGETING::ATTR_EFF_TEMP_REF_MODE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_INT_VREF_MON \
        TARGETING::ATTR_EFF_INT_VREF_MON
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_CS_CMD_LATENCY \
        TARGETING::ATTR_EFF_CS_CMD_LATENCY
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_SELF_REF_ABORT \
        TARGETING::ATTR_EFF_SELF_REF_ABORT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_RD_PREAMBLE_TRAIN \
        TARGETING::ATTR_EFF_RD_PREAMBLE_TRAIN
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_RD_PREAMBLE \
        TARGETING::ATTR_EFF_RD_PREAMBLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_WR_PREAMBLE \
        TARGETING::ATTR_EFF_WR_PREAMBLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_CA_PARITY_LATENCY \
        TARGETING::ATTR_EFF_CA_PARITY_LATENCY
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_CRC_ERROR_CLEAR \
        TARGETING::ATTR_EFF_CRC_ERROR_CLEAR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_CA_PARITY_ERROR_STATUS \
        TARGETING::ATTR_EFF_CA_PARITY_ERROR_STATUS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_ODT_INPUT_BUFF \
        TARGETING::ATTR_EFF_ODT_INPUT_BUFF
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_RTT_PARK \
        TARGETING::ATTR_EFF_RTT_PARK
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_CA_PARITY \
        TARGETING::ATTR_EFF_CA_PARITY
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DATA_MASK \
        TARGETING::ATTR_EFF_DATA_MASK
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_WRITE_DBI \
        TARGETING::ATTR_EFF_WRITE_DBI
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_READ_DBI \
        TARGETING::ATTR_EFF_READ_DBI
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_VREF_DQ_TRAIN_VALUE \
        TARGETING::ATTR_VREF_DQ_TRAIN_VALUE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_VREF_DQ_TRAIN_RANGE \
        TARGETING::ATTR_VREF_DQ_TRAIN_RANGE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_VREF_DQ_TRAIN_ENABLE \
        TARGETING::ATTR_VREF_DQ_TRAIN_ENABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_TCCD_L \
        TARGETING::ATTR_TCCD_L
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_WRITE_CRC \
        TARGETING::ATTR_EFF_WRITE_CRC
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_HTM_BAR_SIZE \
        TARGETING::ATTR_PROC_HTM_BAR_SIZE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_OCC_SANDBOX_SIZE \
        TARGETING::ATTR_PROC_OCC_SANDBOX_SIZE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_HTM_BAR_BASE_ADDR \
        TARGETING::ATTR_PROC_HTM_BAR_BASE_ADDR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_OCC_SANDBOX_BASE_ADDR \
        TARGETING::ATTR_PROC_OCC_SANDBOX_BASE_ADDR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MEM_MIRROR_PLACEMENT_POLICY \
        TARGETING::ATTR_MEM_MIRROR_PLACEMENT_POLICY
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_AS_MMIO_BAR_BASE_ADDR \
        TARGETING::ATTR_PROC_AS_MMIO_BAR_BASE_ADDR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_AS_MMIO_BAR_ENABLE \
        TARGETING::ATTR_PROC_AS_MMIO_BAR_ENABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_AS_MMIO_BAR_SIZE \
        TARGETING::ATTR_PROC_AS_MMIO_BAR_SIZE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_RISK_LEVEL \
        TARGETING::ATTR_RISK_LEVEL
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_FREQ_BIAS_PERCENTAGE \
        TARGETING::ATTR_MSS_FREQ_BIAS_PERCENTAGE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MRW_MEM_SENSOR_CACHE_ADDR_MAP \
        TARGETING::ATTR_MRW_MEM_SENSOR_CACHE_ADDR_MAP
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_BLUEWATERFALL_BROKEN \
        TARGETING::ATTR_MSS_BLUEWATERFALL_BROKEN
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_BUFFER_LATENCY \
        TARGETING::ATTR_EFF_BUFFER_LATENCY
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_LRDIMM_MR12_REG \
        TARGETING::ATTR_LRDIMM_MR12_REG
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_LRDIMM_ADDITIONAL_CNTL_WORDS \
        TARGETING::ATTR_LRDIMM_ADDITIONAL_CNTL_WORDS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_LRDIMM_RANK_MULT_MODE \
        TARGETING::ATTR_LRDIMM_RANK_MULT_MODE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPWUP_IGNORE_XSTOP_FLAG \
        TARGETING::ATTR_PM_SPWUP_IGNORE_XSTOP_FLAG
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_CPM_INFLECTION_POINTS \
        TARGETING::ATTR_CPM_INFLECTION_POINTS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_THROTTLE_CONTROL_RAS_WEIGHT \
        TARGETING::ATTR_MSS_THROTTLE_CONTROL_RAS_WEIGHT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_THROTTLE_CONTROL_CAS_WEIGHT \
        TARGETING::ATTR_MSS_THROTTLE_CONTROL_CAS_WEIGHT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_MIRROR_BASES_ACK \
        TARGETING::ATTR_PROC_MIRROR_BASES_ACK
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_MIRROR_SIZES_ACK \
        TARGETING::ATTR_PROC_MIRROR_SIZES_ACK
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_MEM_BASES_ACK \
        TARGETING::ATTR_PROC_MEM_BASES_ACK
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_MEM_SIZES_ACK \
        TARGETING::ATTR_PROC_MEM_SIZES_ACK
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MCBIST_RANDOM_SEED_VALUE \
        TARGETING::ATTR_MCBIST_RANDOM_SEED_VALUE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MCBIST_RANDOM_SEED_TYPE \
        TARGETING::ATTR_MCBIST_RANDOM_SEED_TYPE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_BOOT_VOLTAGE_VID \
        TARGETING::ATTR_PROC_BOOT_VOLTAGE_VID
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_DISABLE_I2C_ACCESS \
        TARGETING::ATTR_DISABLE_I2C_ACCESS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_REFCLOCK_RCVR_TERM \
        TARGETING::ATTR_PROC_REFCLOCK_RCVR_TERM
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PCI_REFCLOCK_RCVR_TERM \
        TARGETING::ATTR_PCI_REFCLOCK_RCVR_TERM
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MEMB_DMI_REFCLOCK_RCVR_TERM \
        TARGETING::ATTR_MEMB_DMI_REFCLOCK_RCVR_TERM
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MEMB_DDR_REFCLOCK_RCVR_TERM \
        TARGETING::ATTR_MEMB_DDR_REFCLOCK_RCVR_TERM
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MEM_FILTER_PLL_SOURCE \
        TARGETING::ATTR_MEM_FILTER_PLL_SOURCE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MULTI_SCOM_BUFFER_MAX_SIZE \
        TARGETING::ATTR_MULTI_SCOM_BUFFER_MAX_SIZE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_DMI_DFE_OVERRIDE \
        TARGETING::ATTR_DMI_DFE_OVERRIDE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_VRM_VOFFSET_VDD \
        TARGETING::ATTR_PROC_VRM_VOFFSET_VDD
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_VRM_VOFFSET_VCS \
        TARGETING::ATTR_PROC_VRM_VOFFSET_VCS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_CPM_TURBO_BOOST_PERCENT \
        TARGETING::ATTR_CPM_TURBO_BOOST_PERCENT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_R_LOADLINE_VDD \
        TARGETING::ATTR_PROC_R_LOADLINE_VDD
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_R_LOADLINE_VCS \
        TARGETING::ATTR_PROC_R_LOADLINE_VCS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_R_DISTLOSS_VDD \
        TARGETING::ATTR_PROC_R_DISTLOSS_VDD
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_R_DISTLOSS_VCS \
        TARGETING::ATTR_PROC_R_DISTLOSS_VCS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_UNDERVOLTING_FRQ_MINIMUM \
        TARGETING::ATTR_PM_UNDERVOLTING_FRQ_MINIMUM
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_UNDERVOLTING_FREQ_MAXIMUM \
        TARGETING::ATTR_PM_UNDERVOLTING_FREQ_MAXIMUM
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_WINKLE_ENTRY \
        TARGETING::ATTR_PM_WINKLE_ENTRY
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_WINKLE_EXIT \
        TARGETING::ATTR_PM_WINKLE_EXIT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_DATABUS_UTIL_PER_MBA \
        TARGETING::ATTR_MSS_DATABUS_UTIL_PER_MBA
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_UTIL_N_PER_MBA \
        TARGETING::ATTR_MSS_UTIL_N_PER_MBA
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PBA_UNTRUSTED_BAR_BASE_ADDR \
        TARGETING::ATTR_PROC_PBA_UNTRUSTED_BAR_BASE_ADDR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PBA_UNTRUSTED_BAR_SIZE \
        TARGETING::ATTR_PROC_PBA_UNTRUSTED_BAR_SIZE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_INIT_STATE \
        TARGETING::ATTR_MSS_INIT_STATE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PCIE_IOP_TX_FFE_GEN1 \
        TARGETING::ATTR_PROC_PCIE_IOP_TX_FFE_GEN1
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PCIE_IOP_TX_FFE_GEN2 \
        TARGETING::ATTR_PROC_PCIE_IOP_TX_FFE_GEN2
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MRW_DIMM_POWER_CURVE_PERCENT_UPLIFT \
        TARGETING::ATTR_MRW_DIMM_POWER_CURVE_PERCENT_UPLIFT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MRW_DIMM_POWER_CURVE_PERCENT_UPLIFT_IDLE \
        TARGETING::ATTR_MRW_DIMM_POWER_CURVE_PERCENT_UPLIFT_IDLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MRW_MEM_THROTTLE_DENOMINATOR \
        TARGETING::ATTR_MRW_MEM_THROTTLE_DENOMINATOR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MRW_MAX_DRAM_DATABUS_UTIL \
        TARGETING::ATTR_MRW_MAX_DRAM_DATABUS_UTIL
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_RECONFIGURE_LOOP \
        TARGETING::ATTR_RECONFIGURE_LOOP
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SYSTEM_IVRMS_ENABLED \
        TARGETING::ATTR_PM_SYSTEM_IVRMS_ENABLED
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SYSTEM_IVRM_VPD_MIN_LEVEL \
        TARGETING::ATTR_PM_SYSTEM_IVRM_VPD_MIN_LEVEL
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SLW_DEEP_WINKLE_EXIT_GOOD_HALT_ADDR \
        TARGETING::ATTR_PM_SLW_DEEP_WINKLE_EXIT_GOOD_HALT_ADDR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SLW_DEEP_SLEEP_EXIT_GOOD_HALT_ADDR \
        TARGETING::ATTR_PM_SLW_DEEP_SLEEP_EXIT_GOOD_HALT_ADDR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_EFF_VPD_VERSION \
        TARGETING::ATTR_MSS_EFF_VPD_VERSION
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PCBS_FSM_TRACE_EN \
        TARGETING::ATTR_PM_PCBS_FSM_TRACE_EN
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_GLOBAL_FIR_TRACE_EN \
        TARGETING::ATTR_PM_GLOBAL_FIR_TRACE_EN
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_DERIVED_MBA_CACHELINE_INTERLEAVE_MODE \
        TARGETING::ATTR_MSS_DERIVED_MBA_CACHELINE_INTERLEAVE_MODE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MRW_STRICT_MBA_PLUG_RULE_CHECKING \
        TARGETING::ATTR_MRW_STRICT_MBA_PLUG_RULE_CHECKING
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_DERIVED_MBA_ADDR_INTERLEAVE_BIT \
        TARGETING::ATTR_MSS_DERIVED_MBA_ADDR_INTERLEAVE_BIT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MRW_MBA_CACHELINE_INTERLEAVE_MODE_CONTROL \
        TARGETING::ATTR_MRW_MBA_CACHELINE_INTERLEAVE_MODE_CONTROL
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_HWP_ATTR_VERSION \
        TARGETING::ATTR_PM_HWP_ATTR_VERSION
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_REDUNDANT_CLOCKS \
        TARGETING::ATTR_REDUNDANT_CLOCKS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_NEST_CAPABLE_FREQUENCIES \
        TARGETING::ATTR_MSS_NEST_CAPABLE_FREQUENCIES
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MRW_ENHANCED_GROUPING_NO_MIRRORING \
        TARGETING::ATTR_MRW_ENHANCED_GROUPING_NO_MIRRORING
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MNFG_DMI_MIN_EYE_WIDTH \
        TARGETING::ATTR_MNFG_DMI_MIN_EYE_WIDTH
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MNFG_DMI_MIN_EYE_HEIGHT \
        TARGETING::ATTR_MNFG_DMI_MIN_EYE_HEIGHT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MNFG_ABUS_MIN_EYE_WIDTH \
        TARGETING::ATTR_MNFG_ABUS_MIN_EYE_WIDTH
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MNFG_ABUS_MIN_EYE_HEIGHT \
        TARGETING::ATTR_MNFG_ABUS_MIN_EYE_HEIGHT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MNFG_XBUS_MIN_EYE_WIDTH \
        TARGETING::ATTR_MNFG_XBUS_MIN_EYE_WIDTH
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MRW_CDIMM_MASTER_I2C_TEMP_SENSOR_ENABLE \
        TARGETING::ATTR_MRW_CDIMM_MASTER_I2C_TEMP_SENSOR_ENABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MRW_CDIMM_SPARE_I2C_TEMP_SENSOR_ENABLE \
        TARGETING::ATTR_MRW_CDIMM_SPARE_I2C_TEMP_SENSOR_ENABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_AVDD_OFFSET \
        TARGETING::ATTR_MEM_AVDD_OFFSET_MILLIVOLTS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_VDD_OFFSET \
        TARGETING::ATTR_MEM_VDD_OFFSET_MILLIVOLTS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_VCS_OFFSET \
        TARGETING::ATTR_MEM_VCS_OFFSET_MILLIVOLTS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_VPP_OFFSET \
        TARGETING::ATTR_MEM_VPP_OFFSET_MILLIVOLTS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_VDDR_OFFSET \
        TARGETING::ATTR_MEM_VDDR_OFFSET_MILLIVOLTS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_AVDD_OFFSET_DISABLE \
        TARGETING::ATTR_MSS_CENT_AVDD_OFFSET_DISABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_VDD_OFFSET_DISABLE \
        TARGETING::ATTR_MSS_CENT_VDD_OFFSET_DISABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_VCS_OFFSET_DISABLE \
        TARGETING::ATTR_MSS_CENT_VCS_OFFSET_DISABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_VPP_OFFSET_DISABLE \
        TARGETING::ATTR_MSS_VOLT_VPP_OFFSET_DISABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_VDDR_OFFSET_DISABLE \
        TARGETING::ATTR_MSS_VOLT_VDDR_OFFSET_DISABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_AVDD_SLOPE_ACTIVE \
        TARGETING::ATTR_MSS_CENT_AVDD_SLOPE_ACTIVE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_AVDD_SLOPE_INACTIVE \
        TARGETING::ATTR_MSS_CENT_AVDD_SLOPE_INACTIVE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_AVDD_SLOPE_INTERCEPT \
        TARGETING::ATTR_MSS_CENT_AVDD_INTERCEPT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_VOLT_OVERRIDE \
        TARGETING::ATTR_MSS_VOLT_OVERRIDE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_VOLT_COMPLIANT_DIMMS \
        TARGETING::ATTR_MSS_VOLT_COMPLIANT_DIMMS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_VDDR_OVERIDE_SPD \
        TARGETING::ATTR_MSS_VDDR_OVERIDE_SPD
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MRW_POWER_CONTROL_REQUESTED \
        TARGETING::ATTR_MRW_POWER_CONTROL_REQUESTED
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PFET_WORKAROUND_RUN_FLAG \
        TARGETING::ATTR_PM_PFET_WORKAROUND_RUN_FLAG
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_OCC_LFIR_MASK \
        TARGETING::ATTR_PM_OCC_LFIR_MASK
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PBA_FIR_MASK \
        TARGETING::ATTR_PM_PBA_FIR_MASK
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_PMC_LFIR_MASK \
        TARGETING::ATTR_PM_PMC_LFIR_MASK
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_FIRINIT_DONE_ONCE_FLAG \
        TARGETING::ATTR_PM_FIRINIT_DONE_ONCE_FLAG
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SLEEP_ENABLE \
        TARGETING::ATTR_PM_SLEEP_ENABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_DRAMINIT_RESET_DISABLE \
        TARGETING::ATTR_MSS_DRAMINIT_RESET_DISABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_ISDIMM_POWER_CURVE_ALGORITHM_VERSION \
        TARGETING::ATTR_ISDIMM_POWER_CURVE_ALGORITHM_VERSION
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_OPT_MEMMAP_GROUP_POLICY \
        TARGETING::ATTR_OPT_MEMMAP_GROUP_POLICY
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MFG_TRACE_ENABLE \
        TARGETING::ATTR_MFG_TRACE_ENABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PCIE_NUM_PHB \
        TARGETING::ATTR_PROC_PCIE_NUM_PHB
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PCIE_NUM_IOP \
        TARGETING::ATTR_PROC_PCIE_NUM_IOP
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PROC_PCIE_NUM_LANES \
        TARGETING::ATTR_PROC_PCIE_NUM_LANES
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_BRAZOS_RX_FIFO_OVERRIDE \
        TARGETING::ATTR_BRAZOS_RX_FIFO_OVERRIDE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_VMEM_REGULATOR_MAX_DIMM_COUNT \
        TARGETING::ATTR_MSS_VMEM_REGULATOR_MAX_DIMM_COUNT
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MRW_VMEM_REGULATOR_POWER_LIMIT_PER_DIMM_ADJ_ENABLE \
        TARGETING::ATTR_MRW_VMEM_REGULATOR_POWER_LIMIT_PER_DIMM_ADJ_ENABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MRW_MAX_NUMBER_DIMMS_POSSIBLE_PER_VMEM_REGULATOR \
        TARGETING::ATTR_MRW_MAX_NUMBER_DIMMS_POSSIBLE_PER_VMEM_REGULATOR
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MRW_VMEM_REGULATOR_MEMORY_POWER_LIMIT_PER_DIMM \
        TARGETING::ATTR_MRW_VMEM_REGULATOR_MEMORY_POWER_LIMIT_PER_DIMM
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_WOF_ENABLED \
        TARGETING::ATTR_WOF_ENABLED
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_TRUSTED_SLAVE_SCAN_PATH_ACTIVE \
        TARGETING::ATTR_TRUSTED_SLAVE_SCAN_PATH_ACTIVE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_FORCE_SKIP_SBE_MASTER_INTR_SERVICE \
        TARGETING::ATTR_FORCE_SKIP_SBE_MASTER_INTR_SERVICE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_FORCE_USE_SBE_SLAVE_SCAN_SERVICE \
        TARGETING::ATTR_FORCE_USE_SBE_SLAVE_SCAN_SERVICE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_SBE_MASTER_INTR_SERVICE_DELAY_CYCLES \
        TARGETING::ATTR_SBE_MASTER_INTR_SERVICE_DELAY_CYCLES
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_SBE_MASTER_INTR_SERVICE_DELAY_US \
        TARGETING::ATTR_SBE_MASTER_INTR_SERVICE_DELAY_US
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MSS_VREF_CAL_CNTL \
        TARGETING::ATTR_MSS_VREF_CAL_CNTL
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_RCD_CNTL_WORD_X \
        TARGETING::ATTR_EFF_DIMM_RCD_CNTL_WORD_X
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_DDR4_RC00 \
        TARGETING::ATTR_EFF_DIMM_DDR4_RC00
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_DDR4_RC01 \
        TARGETING::ATTR_EFF_DIMM_DDR4_RC01
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_DDR4_RC02 \
        TARGETING::ATTR_EFF_DIMM_DDR4_RC02
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_DDR4_RC03 \
        TARGETING::ATTR_EFF_DIMM_DDR4_RC03
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_DDR4_RC04 \
        TARGETING::ATTR_EFF_DIMM_DDR4_RC04
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_DDR4_RC05 \
        TARGETING::ATTR_EFF_DIMM_DDR4_RC05
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_DDR4_RC06_07 \
        TARGETING::ATTR_EFF_DIMM_DDR4_RC06_07
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_DDR4_RC08 \
        TARGETING::ATTR_EFF_DIMM_DDR4_RC08
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_DDR4_RC09 \
        TARGETING::ATTR_EFF_DIMM_DDR4_RC09
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_DDR4_RC10 \
        TARGETING::ATTR_EFF_DIMM_DDR4_RC10
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_DDR4_RC11 \
        TARGETING::ATTR_EFF_DIMM_DDR4_RC11
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_DDR4_RC12 \
        TARGETING::ATTR_EFF_DIMM_DDR4_RC12
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_DDR4_RC13 \
        TARGETING::ATTR_EFF_DIMM_DDR4_RC13
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_DDR4_RC14 \
        TARGETING::ATTR_EFF_DIMM_DDR4_RC14
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_DDR4_RC15 \
        TARGETING::ATTR_EFF_DIMM_DDR4_RC15
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_DDR4_RC_1x \
        TARGETING::ATTR_EFF_DIMM_DDR4_RC_1x
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_DDR4_RC_2x \
        TARGETING::ATTR_EFF_DIMM_DDR4_RC_2x
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_DDR4_RC_3x \
        TARGETING::ATTR_EFF_DIMM_DDR4_RC_3x
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_DDR4_RC_4x \
        TARGETING::ATTR_EFF_DIMM_DDR4_RC_4x
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_DDR4_RC_5x \
        TARGETING::ATTR_EFF_DIMM_DDR4_RC_5x
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_DDR4_RC_6x \
        TARGETING::ATTR_EFF_DIMM_DDR4_RC_6x
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_DDR4_RC_7x \
        TARGETING::ATTR_EFF_DIMM_DDR4_RC_7x
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_DDR4_RC_8x \
        TARGETING::ATTR_EFF_DIMM_DDR4_RC_8x
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_DDR4_RC_9x \
        TARGETING::ATTR_EFF_DIMM_DDR4_RC_9x
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_DDR4_RC_Ax \
        TARGETING::ATTR_EFF_DIMM_DDR4_RC_Ax
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DIMM_DDR4_RC_Bx \
        TARGETING::ATTR_EFF_DIMM_DDR4_RC_Bx
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_DRAM_TCCD_L \
        TARGETING::ATTR_EFF_DRAM_TCCD_L
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_LRDIMM_WORD_X \
        TARGETING::ATTR_EFF_LRDIMM_WORD_X
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_EFF_LRDIMM_ADDITIONAL_CNTL_WORDS \
        TARGETING::ATTR_EFF_LRDIMM_ADDITIONAL_CNTL_WORDS
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MCBIST_DDR4_PDA_ENABLE \
        TARGETING::ATTR_MCBIST_DDR4_PDA_ENABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_MRW_MCS_PREFETCH_RETRY_THRESHOLD \
        TARGETING::ATTR_MRW_MCS_PREFETCH_RETRY_THRESHOLD
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_IS_MPIPL \
        TARGETING::ATTR_IS_MPIPL_HB
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_PM_SPWUP_OHA_FLAG \
        TARGETING::ATTR_HB_PM_SPWUP_OHA_FLAG
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_TARGET_SCOMABLE \
        TARGETING::ATTR_HB_TARGET_SCOMABLE
    #define FAPI_PLAT_ATTR_SVC_MACRO_DIRECT_FAPI_ATTR_ISDIMM_MBVPD_INDEX \
        TARGETING::ATTR_ISDIMM_MBVPD_INDEX

    #define ATTR_SCRATCH_UINT8_1_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SCRATCH_UINT8_1_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SCRATCH_UINT8_2_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SCRATCH_UINT8_2_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SCRATCH_UINT32_1_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SCRATCH_UINT32_1_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SCRATCH_UINT32_2_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SCRATCH_UINT32_2_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SCRATCH_UINT64_1_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SCRATCH_UINT64_1_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SCRATCH_UINT64_2_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SCRATCH_UINT64_2_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SCRATCH_UINT8_ARRAY_1_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SCRATCH_UINT8_ARRAY_1_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SCRATCH_UINT8_ARRAY_2_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SCRATCH_UINT8_ARRAY_2_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SCRATCH_UINT32_ARRAY_1_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SCRATCH_UINT32_ARRAY_1_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SCRATCH_UINT32_ARRAY_2_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SCRATCH_UINT32_ARRAY_2_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SCRATCH_UINT64_ARRAY_1_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SCRATCH_UINT64_ARRAY_1_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SCRATCH_UINT64_ARRAY_2_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SCRATCH_UINT64_ARRAY_2_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_DUMMY_SCRATCH_PLAT_INIT_UINT8_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_DUMMY_SCRATCH_PLAT_INIT_UINT8_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_I2C_SLAVE_ADDRESS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EXECUTION_PLATFORM_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_IS_SIMULATION_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EC_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_CHIP_ID_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_FSI_GP_REG_SCOM_ACCESS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_L2_R_T0_EPS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_L2_R_T0_EPS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_L2_R_T1_EPS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_L2_R_T1_EPS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_L2_R_T2_EPS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_L2_R_T2_EPS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_L2_FORCE_R_T2_EPS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_L2_FORCE_R_T2_EPS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_L2_W_EPS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_L2_W_EPS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_L3_R_T0_EPS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_L3_R_T0_EPS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_L3_R_T1_EPS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_L3_R_T1_EPS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_L3_R_T2_EPS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_L3_R_T2_EPS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_L3_FORCE_R_T2_EPS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_L3_FORCE_R_T2_EPS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_L3_W_EPS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_L3_W_EPS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_CHIP_UNIT_POS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MBA_PORT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MBA_DIMM_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_EPS_TABLE_TYPE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_FABRIC_PUMP_MODE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_X_BUS_WIDTH_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_ALL_MCS_IN_INTERLEAVING_GROUP_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_FABRIC_NODE_ID_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_FABRIC_CHIP_ID_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_CHIP_HAS_SBE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_FREQ_PROC_REFCLOCK_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_FREQ_PROC_REFCLOCK_KHZ_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_FREQ_MEM_REFCLOCK_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_FREQ_CORE_FLOOR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_FREQ_PB_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_FREQ_A_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_FREQ_X_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_MEM_BASES_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_MEM_BASES_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_MEM_SIZES_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_MEM_SIZES_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_MIRROR_BASES_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_MIRROR_BASES_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_MIRROR_SIZES_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_MIRROR_SIZES_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_L3_BAR1_REG_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_L3_BAR1_REG_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_L3_BAR2_REG_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_L3_BAR2_REG_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_L3_BAR_GROUP_MASK_REG_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_L3_BAR_GROUP_MASK_REG_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_FREQ_CORE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_FREQ_CORE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PCIE_NOT_F_LINK_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCS_INBAND_BASE_ADDRESS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MIRROR_BASE_ADDRESS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_NPU_MMIO_BAR_ENABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_NPU_MMIO_BAR_BASE_ADDR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_NPU_MMIO_BAR_SIZE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_FSP_BAR_BASE_ADDR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_FSP_BAR_SIZE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_FSP_MMIO_MASK_SIZE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PSI_BRIDGE_BAR_BASE_ADDR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_INTP_BAR_BASE_ADDR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_MEM_BASE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_MEM_BASE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_MIRROR_BASE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_MIRROR_BASE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_NX_MMIO_BAR_BASE_ADDR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_EPS_GB_PERCENTAGE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_EPS_GB_PERCENTAGE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_EPS_GB_DIRECTION_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_EPS_GB_DIRECTION_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_FABRIC_ASYNC_SAFE_MODE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_FABRIC_ASYNC_SAFE_MODE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_FREQ_PCIE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_FREQ_CORE_NOMINAL_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MNFG_FLAGS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_DPLL_DIVIDER_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_DPLL_DIVIDER_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_POWER_PROXY_TRACE_TIMER_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_POWER_PROXY_TRACE_TIMER_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PPT_TIMER_MATCH_VALUE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PPT_TIMER_MATCH_VALUE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PPT_TIMER_TICK_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PPT_TIMER_TICK_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_AISS_TIMEOUT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_AISS_TIMEOUT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PSTATE_STEPSIZE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PSTATE_STEPSIZE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_EXTERNAL_VRM_STEPDELAY_RANGE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_EXTERNAL_VRM_STEPDELAY_RANGE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_EXTERNAL_VRM_STEPDELAY_VALUE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_EXTERNAL_VRM_STEPDELAY_VALUE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PMC_HANGPULSE_DIVIDER_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PMC_HANGPULSE_DIVIDER_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PVSAFE_PSTATE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PVSAFE_PSTATE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_FRAME_SIZE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_FRAME_SIZE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_IN_DELAY_FRAME1_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_IN_DELAY_FRAME1_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_IN_DELAY_FRAME2_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_IN_DELAY_FRAME2_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_CLOCK_POLARITY_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_CLOCK_POLARITY_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_CLOCK_PHASE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_CLOCK_PHASE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_CLOCK_DIVIDER_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_CLOCK_DIVIDER_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_INTERFRAME_DELAY_WRITE_STATUS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_INTERFRAME_DELAY_WRITE_STATUS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_INTERFRAME_DELAY_WRITE_STATUS_VALUE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_INTERFRAME_DELAY_WRITE_STATUS_VALUE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_INTER_RETRY_DELAY_VALUE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_INTER_RETRY_DELAY_VALUE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_INTER_RETRY_DELAY_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_INTER_RETRY_DELAY_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_CRC_GEN_ENABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_CRC_GEN_ENABLE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_CRC_CHECK_ENABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_CRC_CHECK_ENABLE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_MAJORITY_VOTE_ENABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_MAJORITY_VOTE_ENABLE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_MAX_RETRIES_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_MAX_RETRIES_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_CRC_POLYNOMIAL_ENABLES_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_CRC_POLYNOMIAL_ENABLES_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_OCC_HEARTBEAT_TIME_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SLEEP_WINKLE_REQUEST_TIMEOUT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SLEEP_WINKLE_REQUEST_TIMEOUT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SLEEP_ENTRY_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SLEEP_EXIT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SLEEP_TYPE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_WINKLE_TYPE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PFET_POWERUP_CORE_DELAY0_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PFET_POWERUP_CORE_DELAY1_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PFET_POWERUP_CORE_DELAY0_VALUE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PFET_POWERUP_CORE_DELAY1_VALUE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PFET_POWERUP_CORE_SEQUENCE_DELAY_SELECT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PFET_POWERUP_CORE_SEQUENCE_DELAY_SELECT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PFET_POWERDOWN_CORE_DELAY0_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PFET_POWERDOWN_CORE_DELAY1_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PFET_POWERDOWN_CORE_DELAY0_VALUE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PFET_POWERDOWN_CORE_DELAY1_VALUE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PFET_POWERDOWN_CORE_SEQUENCE_DELAY_SELECT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PFET_POWERDOWN_CORE_SEQUENCE_DELAY_SELECT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PFET_POWERUP_ECO_DELAY0_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PFET_POWERUP_ECO_DELAY1_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PFET_POWERUP_ECO_DELAY0_VALUE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PFET_POWERUP_ECO_DELAY1_VALUE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PFET_POWERUP_ECO_SEQUENCE_DELAY_SELECT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PFET_POWERUP_ECO_SEQUENCE_DELAY_SELECT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PFET_POWERDOWN_ECO_DELAY0_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PFET_POWERDOWN_ECO_DELAY1_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PFET_POWERDOWN_ECO_DELAY0_VALUE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PFET_POWERDOWN_ECO_DELAY1_VALUE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PFET_POWERDOWN_ECO_SEQUENCE_DELAY_SELECT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PFET_POWERDOWN_ECO_SEQUENCE_DELAY_SELECT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PSTATE0_FREQUENCY_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_IVRMS_ENABLED_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_IVRMS_ENABLED_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SAFE_PSTATE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SAFE_PSTATE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_RESONANT_CLOCK_ENABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_RESONANT_CLOCK_ENABLE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_RESONANT_CLOCK_FULL_CSB_PSTATE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_RESONANT_CLOCK_FULL_CSB_PSTATE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_RESONANT_CLOCK_LFRLOW_PSTATE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_RESONANT_CLOCK_LFRLOW_PSTATE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_RESONANT_CLOCK_LFRUPPER_PSTATE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_RESONANT_CLOCK_LFRUPPER_PSTATE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_RESONANT_CLOCK_HFRLOW_PSTATE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_RESONANT_CLOCK_HFRLOW_PSTATE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_RESONANT_CLOCK_HFRHIGH_PSTATE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_RESONANT_CLOCK_HFRHIGH_PSTATE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIPSS_FRAME_SIZE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIPSS_FRAME_SIZE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIPSS_OUT_COUNT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIPSS_OUT_COUNT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIPSS_IN_DELAY_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIPSS_IN_DELAY_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIPSS_IN_COUNT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIPSS_IN_COUNT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIPSS_CLOCK_POLARITY_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIPSS_CLOCK_POLARITY_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIPSS_CLOCK_PHASE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIPSS_CLOCK_PHASE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIPSS_CLOCK_DIVIDER_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIPSS_CLOCK_DIVIDER_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIPSS_INTER_FRAME_DELAY_SETTING_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIPSS_INTER_FRAME_DELAY_SETTING_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIPSS_INTER_FRAME_DELAY_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIPSS_INTER_FRAME_DELAY_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PBAX_RCV_RESERV_TIMEOUT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PBAX_SND_RETRY_COUNT_OVERCOMMIT_ENABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PBAX_SND_RETRY_THRESHOLD_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PBAX_SND_RESERV_TIMEOUT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPWUP_FSP_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPWUP_FSP_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPWUP_OCC_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPWUP_OCC_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPWUP_PHYP_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPWUP_PHYP_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SLW_CONTROL_VECTOR_OFFSET_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SLW_CONTROL_VECTOR_OFFSET_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_EXTERNAL_VRM_STEPSIZE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_EXTERNAL_VRM_STEPDELAY_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_FREQUENCY_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIVID_PORT_ENABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SAFE_FREQUENCY_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_RESONANT_CLOCK_FULL_CLOCK_SECTOR_BUFFER_FREQUENCY_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_RESONANT_CLOCK_LOW_BAND_LOWER_FREQUENCY_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_RESONANT_CLOCK_LOW_BAND_UPPER_FREQUENCY_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_RESONANT_CLOCK_HIGH_BAND_LOWER_FREQUENCY_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_RESONANT_CLOCK_HIGH_BAND_UPPER_FREQUENCY_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPIPSS_FREQUENCY_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_APSS_CHIP_SELECT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PBAX_NODEID_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PBAX_CHIPID_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PBAX_BRDCST_ID_VECTOR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_FREQ_CORE_MAX_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_NOM_FREQ_MHZ_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_NOM_FREQ_MHZ_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_V_NEST_NOM_VOLTAGE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_V_NEST_NOM_VOLTAGE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_I_NEST_NOM_CURRENT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_I_NEST_NOM_CURRENT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_V_CS_NOM_VOLTAGE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_V_CS_NOM_VOLTAGE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_I_CS_NOM_CURRENT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_I_CS_NOM_CURRENT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_PS_FREQ_MHZ_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_PS_FREQ_MHZ_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_V_NEST_PS_VOLTAGE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_V_NEST_PS_VOLTAGE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_I_NEST_PS_CURRENT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_I_NEST_PS_CURRENT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_V_CS_PS_VOLTAGE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_V_CS_PS_VOLTAGE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_I_CS_PS_CURRENT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_I_CS_PS_CURRENT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_TURBO_FREQ_MHZ_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_TURBO_FREQ_MHZ_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_V_NEST_TURBO_VOLTAGE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_V_NEST_TURBO_VOLTAGE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_I_NEST_TURBO_CURRENT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_I_NEST_TURBO_CURRENT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_V_CS_TURBO_VOLTAGE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_V_CS_TURBO_VOLTAGE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_I_CS_TURBO_CURRENT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_I_CS_TURBO_CURRENT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_FVMIN_FREQ_MHZ_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_FVMIN_FREQ_MHZ_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_V_NEST_FVMIN_VOLTAGE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_V_NEST_FVMIN_VOLTAGE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_I_NEST_FVMIN_CURRENT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_I_NEST_FVMIN_CURRENT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_V_CS_FVMIN_VOLTAGE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_V_CS_FVMIN_VOLTAGE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_I_CS_FVMIN_CURRENT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_I_CS_FVMIN_CURRENT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_LAB_FREQ_MHZ_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_LAB_FREQ_MHZ_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_V_NEST_LAB_VOLTAGE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_V_NEST_LAB_VOLTAGE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_I_NEST_LAB_CURRENT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_I_NEST_LAB_CURRENT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_V_CS_LAB_VOLTAGE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_V_CS_LAB_VOLTAGE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_I_CS_LAB_CURRENT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OVERRIDE_MVPD_I_CS_LAB_CURRENT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PCIE_IOP_CONFIG_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PCIE_IOP_SWAP_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PCIE_PHB_ACTIVE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PCIE_IOP_G3_PLL_CONTROL0_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PCIE_IOP_G2_PLL_CONTROL0_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PCIE_IOP_PLL_GLOBAL_CONTROL0_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PCIE_IOP_PLL_GLOBAL_CONTROL1_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PCIE_IOP_PCS_CONTROL0_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PCIE_IOP_PCS_CONTROL1_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PCIE_IOP_TX_FIFO_OFFSET_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PCIE_IOP_TX_RCVRDETCNTL_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PCIE_IOP_TX_BWLOSS1_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PCIE_IOP_RX_VGA_CONTROL2_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PCIE_IOP_RX_PEAK_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PCIE_IOP_RX_SDL_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PCIE_IOP_ZCAL_CONTROL_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_NEST_FREQ_MHZ_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_NEST_FREQ_MHZ_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_CHIP_REGIONS_TO_ENABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_BOOT_FREQ_MHZ_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_BOOT_FREQ_MHZ_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EX_GARD_BITS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EX_GARD_BITS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PIB_I2C_REFCLOCK_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PIB_I2C_REFCLOCK_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_ADU_UNTRUSTED_BAR_BASE_ADDR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PIB_I2C_NEST_PLL_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PIB_I2C_NEST_PLL_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_ADU_UNTRUSTED_BAR_SIZE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SBE_IMAGE_OFFSET_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SBE_IMAGE_OFFSET_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SBE_IMAGE_MINIMUM_VALID_EXS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PSI_UNTRUSTED_BAR0_BASE_ADDR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_BOOT_VOLTAGE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_BOOT_VOLTAGE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PSI_UNTRUSTED_BAR0_SIZE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PSI_UNTRUSTED_BAR1_BASE_ADDR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PSI_UNTRUSTED_BAR1_SIZE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_SECURITY_SETUP_VECTOR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_VOLT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_VOLT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_VOLT_VPP_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_VOLT_VPP_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_FREQ_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_FREQ_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_DIMM_MFG_ID_CODE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_DIMM_MFG_ID_CODE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_RANKS_CONFIGED_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_RANKS_CONFIGED_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_NUM_RANKS_PER_DIMM_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_NUM_RANKS_PER_DIMM_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_TYPE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_TYPE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CUSTOM_DIMM_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CUSTOM_DIMM_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_WIDTH_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_WIDTH_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_GEN_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_GEN_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_PRIMARY_RANK_GROUP0_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_PRIMARY_RANK_GROUP0_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_PRIMARY_RANK_GROUP1_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_PRIMARY_RANK_GROUP1_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_PRIMARY_RANK_GROUP2_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_PRIMARY_RANK_GROUP2_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_PRIMARY_RANK_GROUP3_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_PRIMARY_RANK_GROUP3_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_SECONDARY_RANK_GROUP0_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_SECONDARY_RANK_GROUP0_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_SECONDARY_RANK_GROUP1_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_SECONDARY_RANK_GROUP1_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_SECONDARY_RANK_GROUP2_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_SECONDARY_RANK_GROUP2_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_SECONDARY_RANK_GROUP3_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_SECONDARY_RANK_GROUP3_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_TERTIARY_RANK_GROUP0_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_TERTIARY_RANK_GROUP0_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_TERTIARY_RANK_GROUP1_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_TERTIARY_RANK_GROUP1_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_TERTIARY_RANK_GROUP2_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_TERTIARY_RANK_GROUP2_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_TERTIARY_RANK_GROUP3_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_TERTIARY_RANK_GROUP3_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_QUATERNARY_RANK_GROUP0_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_QUATERNARY_RANK_GROUP0_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_QUATERNARY_RANK_GROUP1_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_QUATERNARY_RANK_GROUP1_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_QUATERNARY_RANK_GROUP2_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_QUATERNARY_RANK_GROUP2_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_QUATERNARY_RANK_GROUP3_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_QUATERNARY_RANK_GROUP3_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_WR_VREF_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_WR_VREF_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CEN_DRV_IMP_DQ_DQS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CEN_DRV_IMP_DQ_DQS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CEN_RCV_IMP_DQ_DQS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CEN_RCV_IMP_DQ_DQS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CEN_SLEW_RATE_DQ_DQS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CEN_SLEW_RATE_DQ_DQS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CEN_RD_VREF_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CEN_RD_VREF_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CEN_DRV_IMP_DQ_DQS_SCHMOO_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CEN_DRV_IMP_DQ_DQS_SCHMOO_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CEN_DRV_IMP_CLK_SCHMOO_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CEN_DRV_IMP_CLK_SCHMOO_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CEN_DRV_IMP_SPCKE_SCHMOO_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CEN_DRV_IMP_SPCKE_SCHMOO_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CEN_DRV_IMP_CNTL_SCHMOO_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CEN_DRV_IMP_CNTL_SCHMOO_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CEN_RCV_IMP_DQ_DQS_SCHMOO_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CEN_RCV_IMP_DQ_DQS_SCHMOO_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CEN_SLEW_RATE_DQ_DQS_SCHMOO_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CEN_SLEW_RATE_DQ_DQS_SCHMOO_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CEN_SLEW_RATE_CLK_SCHMOO_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CEN_SLEW_RATE_CLK_SCHMOO_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CEN_SLEW_RATE_SPCKE_SCHMOO_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CEN_SLEW_RATE_SPCKE_SCHMOO_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CEN_SLEW_RATE_ADDR_SCHMOO_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CEN_SLEW_RATE_ADDR_SCHMOO_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CEN_SLEW_RATE_CNTL_SCHMOO_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CEN_SLEW_RATE_CNTL_SCHMOO_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_WR_VREF_SCHMOO_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_WR_VREF_SCHMOO_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_WRDDR4_VREF_SCHMOO_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_WRDDR4_VREF_SCHMOO_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CEN_RD_VREF_SCHMOO_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CEN_RD_VREF_SCHMOO_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_SIZE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_SIZE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_BANKS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_BANKS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_ROWS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_ROWS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_COLS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_COLS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_DENSITY_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_DENSITY_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_TRCD_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_TRCD_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_TRRD_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_TRRD_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_TRP_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_TRP_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_TRAS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_TRAS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_TRC_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_TRC_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_TRFI_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_TRFI_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_TRFC_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_TRFC_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_TWTR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_TWTR_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_TRTP_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_TRTP_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_TFAW_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_TFAW_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_BL_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_BL_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_CL_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_CL_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_AL_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_AL_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_CWL_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_CWL_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_RBT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_RBT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_TM_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_TM_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_DLL_RESET_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_DLL_RESET_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_WR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_WR_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_DLL_PPD_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_DLL_PPD_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_DLL_ENABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_DLL_ENABLE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_TDQS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_TDQS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_WR_LVL_ENABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_WR_LVL_ENABLE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_OUTPUT_BUFFER_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_OUTPUT_BUFFER_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_PASR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_PASR_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_ASR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_ASR_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_SRT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_SRT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_MPR_LOC_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_MPR_LOC_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_MPR_MODE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_MPR_MODE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_RCD_CNTL_WORD_0_15_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_RCD_CNTL_WORD_0_15_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_RCD_IBT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_RCD_IBT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_RCD_MIRROR_MODE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_RCD_MIRROR_MODE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_SCHMOO_MODE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_SCHMOO_MODE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_SCHMOO_ADDR_MODE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_SCHMOO_ADDR_MODE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_SCHMOO_TEST_VALID_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_SCHMOO_TEST_VALID_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_SCHMOO_PARAM_VALID_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_SCHMOO_PARAM_VALID_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_SCHMOO_WR_EYE_MIN_MARGIN_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_SCHMOO_WR_EYE_MIN_MARGIN_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_SCHMOO_RD_EYE_MIN_MARGIN_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_SCHMOO_RD_EYE_MIN_MARGIN_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_SCHMOO_DQS_CLK_MIN_MARGIN_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_SCHMOO_DQS_CLK_MIN_MARGIN_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_SCHMOO_RD_GATE_MIN_MARGIN_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_SCHMOO_RD_GATE_MIN_MARGIN_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_SCHMOO_ADDR_CMD_MIN_MARGIN_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_SCHMOO_ADDR_CMD_MIN_MARGIN_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_MEMCAL_INTERVAL_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_MEMCAL_INTERVAL_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_ZQCAL_INTERVAL_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_ZQCAL_INTERVAL_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_IBM_TYPE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_IBM_TYPE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_NUM_DROPS_PER_PORT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_NUM_DROPS_PER_PORT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_STACK_TYPE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_STACK_TYPE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_NUM_MASTER_RANKS_PER_DIMM_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_NUM_MASTER_RANKS_PER_DIMM_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_NUM_PACKAGES_PER_RANK_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_NUM_PACKAGES_PER_RANK_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_NUM_DIES_PER_PACKAGE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_NUM_DIES_PER_PACKAGE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_MEM_THROTTLE_NUMERATOR_PER_MBA_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_MEM_THROTTLE_NUMERATOR_PER_MBA_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_MEM_THROTTLE_DENOMINATOR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_MEM_THROTTLE_DENOMINATOR_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_MEM_THROTTLE_NUMERATOR_PER_CHIP_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_MEM_THROTTLE_NUMERATOR_PER_CHIP_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_MEM_WATT_TARGET_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_MEM_WATT_TARGET_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_POWER_SLOPE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_POWER_SLOPE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_POWER_SLOPE2_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_POWER_SLOPE2_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_POWER_INT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_POWER_INT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_POWER_INT2_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_POWER_INT2_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_TOTAL_POWER_SLOPE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_TOTAL_POWER_SLOPE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_TOTAL_POWER_SLOPE2_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_TOTAL_POWER_SLOPE2_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_TOTAL_POWER_INT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_TOTAL_POWER_INT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_TOTAL_POWER_INT2_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_TOTAL_POWER_INT2_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_DIMM_MAXBANDWIDTH_GBS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_DIMM_MAXBANDWIDTH_GBS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_DIMM_MAXBANDWIDTH_MRS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_DIMM_MAXBANDWIDTH_MRS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_CHANNEL_PAIR_MAXBANDWIDTH_GBS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_CHANNEL_PAIR_MAXBANDWIDTH_GBS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_CHANNEL_PAIR_MAXBANDWIDTH_MRS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_CHANNEL_PAIR_MAXBANDWIDTH_MRS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_DIMM_MAXPOWER_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_DIMM_MAXPOWER_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_CHANNEL_PAIR_MAXPOWER_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_CHANNEL_PAIR_MAXPOWER_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_RUNTIME_MEM_THROTTLE_NUMERATOR_PER_MBA_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_RUNTIME_MEM_THROTTLE_NUMERATOR_PER_MBA_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_RUNTIME_MEM_THROTTLE_DENOMINATOR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_RUNTIME_MEM_THROTTLE_DENOMINATOR_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_RUNTIME_MEM_THROTTLE_NUMERATOR_PER_CHIP_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_RUNTIME_MEM_THROTTLE_NUMERATOR_PER_CHIP_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_NWELL_MISPLACEMENT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_NWELL_MISPLACEMENT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_INTERLEAVE_ENABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_MBA_ADDR_INTERLEAVE_BIT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_MBA_CACHELINE_INTERLEAVE_MODE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_CACHE_ENABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_PREFETCH_ENABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_CLEANER_ENABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_MEM_MC_IN_GROUP_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_MEM_MC_IN_GROUP_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_MCS_GROUP_32_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_MCS_GROUP_32_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_EFF_DIMM_FUNCTIONAL_VECTOR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_EFF_DIMM_FUNCTIONAL_VECTOR_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_CAL_STEP_ENABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_CAL_STEP_ENABLE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_MEM_IPL_COMPLETE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_MEM_IPL_COMPLETE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_SLEW_RATE_DATA_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_SLEW_RATE_DATA_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_SLEW_RATE_ADR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_SLEW_RATE_ADR_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_ECID_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_ECID_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_ALLOW_SINGLE_PORT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_DQS_SWIZZLE_TYPE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_SPARE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_SPARE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_PSRO_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_PSRO_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EI_BUS_TX_LANE_INVERT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PERV_BNDY_PLL_CHIPLET_ID_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PB_BNDY_DMIPLL_CHIPLET_ID_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_AB_BNDY_PLL_CHIPLET_ID_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PCI_BNDY_PLL_CHIPLET_ID_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PERV_BNDY_PLL_SCAN_SELECT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PB_BNDY_DMIPLL_SCAN_SELECT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_AB_BNDY_PLL_SCAN_SELECT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PCI_BNDY_PLL_SCAN_SELECT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SBE_SEEPROM_I2C_ADDRESS_BYTES_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SBE_SEEPROM_I2C_DEVICE_ADDRESS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SBE_SEEPROM_I2C_PORT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PNOR_I2C_ADDRESS_BYTES_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SYNC_BETWEEN_STEPS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SYNC_BETWEEN_STEPS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_DMI_REFCLOCK_SWIZZLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EI_BUS_TX_MSBSWAP_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_FREQ_OVERRIDE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_FREQ_OVERRIDE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_PATTERN_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_PATTERN_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_TEST_TYPE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_TEST_TYPE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_PRINTING_DISABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_PRINTING_DISABLE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_DATA_ENABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_DATA_ENABLE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_USER_RANK_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_USER_RANK_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_USER_BANK_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_USER_BANK_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SCHMOO_MULTIPLE_SETUP_CALL_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SCHMOO_MULTIPLE_SETUP_CALL_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_ADDR_MODES_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_ADDR_MODES_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_RANK_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_RANK_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_START_ADDR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_START_ADDR_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_END_ADDR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_END_ADDR_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_ERROR_CAPTURE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_ERROR_CAPTURE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_MAX_TIMEOUT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_MAX_TIMEOUT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_PRINT_PORT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_PRINT_PORT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_STOP_ON_ERROR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_STOP_ON_ERROR_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_DATA_SEED_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_DATA_SEED_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_ADDR_INTER_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_ADDR_INTER_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_ADDR_NUM_ROWS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_ADDR_NUM_ROWS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_ADDR_NUM_COLS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_ADDR_NUM_COLS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_ADDR_RANK_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_ADDR_RANK_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_ADDR_BANK_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_ADDR_BANK_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_ADDR_SLAVE_RANK_ON_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_ADDR_SLAVE_RANK_ON_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_ADDR_STR_MAP_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_ADDR_STR_MAP_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_ADDR_RAND_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_ADDR_RAND_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PCIE_REFCLOCK_ENABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PBIEX_ASYNC_SEL_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PBIEX_ASYNC_SEL_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_DCM_INSTALLED_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_X_EREPAIR_THRESHOLD_FIELD_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_A_EREPAIR_THRESHOLD_FIELD_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_DMI_EREPAIR_THRESHOLD_FIELD_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_X_EREPAIR_THRESHOLD_MNFG_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_A_EREPAIR_THRESHOLD_MNFG_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_DMI_EREPAIR_THRESHOLD_MNFG_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MEMB_TP_BNDY_PLL_SCAN_SELECT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MRW_SAFEMODE_MEM_THROTTLE_NUMERATOR_PER_MBA_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MRW_SAFEMODE_MEM_THROTTLE_NUMERATOR_PER_CHIP_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MRW_THERMAL_MEMORY_POWER_LIMIT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_LPASR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_LPASR_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_MPR_PAGE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_MPR_PAGE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_GEARDOWN_MODE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_GEARDOWN_MODE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_PER_DRAM_ACCESS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_PER_DRAM_ACCESS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_TEMP_READOUT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_TEMP_READOUT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_FINE_REFRESH_MODE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_FINE_REFRESH_MODE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CRC_WR_LATENCY_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CRC_WR_LATENCY_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_MPR_RD_FORMAT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_MPR_RD_FORMAT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_MAX_POWERDOWN_MODE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_MAX_POWERDOWN_MODE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_TEMP_REF_RANGE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_TEMP_REF_RANGE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_TEMP_REF_MODE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_TEMP_REF_MODE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_INT_VREF_MON_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_INT_VREF_MON_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CS_CMD_LATENCY_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CS_CMD_LATENCY_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_SELF_REF_ABORT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_SELF_REF_ABORT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_RD_PREAMBLE_TRAIN_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_RD_PREAMBLE_TRAIN_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_RD_PREAMBLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_RD_PREAMBLE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_WR_PREAMBLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_WR_PREAMBLE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CA_PARITY_LATENCY_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CA_PARITY_LATENCY_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CRC_ERROR_CLEAR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CRC_ERROR_CLEAR_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CA_PARITY_ERROR_STATUS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CA_PARITY_ERROR_STATUS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_ODT_INPUT_BUFF_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_ODT_INPUT_BUFF_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_RTT_PARK_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_RTT_PARK_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CA_PARITY_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_CA_PARITY_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DATA_MASK_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DATA_MASK_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_WRITE_DBI_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_WRITE_DBI_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_READ_DBI_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_READ_DBI_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_VREF_DQ_TRAIN_VALUE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_VREF_DQ_TRAIN_VALUE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_VREF_DQ_TRAIN_RANGE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_VREF_DQ_TRAIN_RANGE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_VREF_DQ_TRAIN_ENABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_VREF_DQ_TRAIN_ENABLE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_TCCD_L_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_TCCD_L_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_WRITE_CRC_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_WRITE_CRC_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_HTM_BAR_SIZE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_OCC_SANDBOX_SIZE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_HTM_BAR_BASE_ADDR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_HTM_BAR_BASE_ADDR_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_OCC_SANDBOX_BASE_ADDR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_OCC_SANDBOX_BASE_ADDR_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MEM_MIRROR_PLACEMENT_POLICY_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_AS_MMIO_BAR_BASE_ADDR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_AS_MMIO_BAR_ENABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_AS_MMIO_BAR_SIZE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_RISK_LEVEL_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_FREQ_BIAS_PERCENTAGE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_FREQ_BIAS_PERCENTAGE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MRW_MEM_SENSOR_CACHE_ADDR_MAP_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_BLUEWATERFALL_BROKEN_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_BLUEWATERFALL_BROKEN_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_BUFFER_LATENCY_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_BUFFER_LATENCY_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_LRDIMM_MR12_REG_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_LRDIMM_MR12_REG_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_LRDIMM_ADDITIONAL_CNTL_WORDS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_LRDIMM_ADDITIONAL_CNTL_WORDS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_LRDIMM_RANK_MULT_MODE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_LRDIMM_RANK_MULT_MODE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPWUP_IGNORE_XSTOP_FLAG_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPWUP_IGNORE_XSTOP_FLAG_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_CPM_INFLECTION_POINTS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_CPM_INFLECTION_POINTS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_THROTTLE_CONTROL_RAS_WEIGHT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_THROTTLE_CONTROL_RAS_WEIGHT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_THROTTLE_CONTROL_CAS_WEIGHT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_THROTTLE_CONTROL_CAS_WEIGHT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_MIRROR_BASES_ACK_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_MIRROR_BASES_ACK_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_MIRROR_SIZES_ACK_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_MIRROR_SIZES_ACK_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_MEM_BASES_ACK_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_MEM_BASES_ACK_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_MEM_SIZES_ACK_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_MEM_SIZES_ACK_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_RANDOM_SEED_VALUE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_RANDOM_SEED_VALUE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_RANDOM_SEED_TYPE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_RANDOM_SEED_TYPE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_BOOT_VOLTAGE_VID_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_BOOT_VOLTAGE_VID_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_DISABLE_I2C_ACCESS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_REFCLOCK_RCVR_TERM_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PCI_REFCLOCK_RCVR_TERM_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MEMB_DMI_REFCLOCK_RCVR_TERM_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MEMB_DDR_REFCLOCK_RCVR_TERM_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MEM_FILTER_PLL_SOURCE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MULTI_SCOM_BUFFER_MAX_SIZE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_DMI_DFE_OVERRIDE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_VRM_VOFFSET_VDD_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_VRM_VOFFSET_VCS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_CPM_TURBO_BOOST_PERCENT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_R_LOADLINE_VDD_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_R_LOADLINE_VCS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_R_DISTLOSS_VDD_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_R_DISTLOSS_VCS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_UNDERVOLTING_FRQ_MINIMUM_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_UNDERVOLTING_FREQ_MAXIMUM_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_WINKLE_ENTRY_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_WINKLE_EXIT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_DATABUS_UTIL_PER_MBA_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_DATABUS_UTIL_PER_MBA_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_UTIL_N_PER_MBA_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_UTIL_N_PER_MBA_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PBA_UNTRUSTED_BAR_BASE_ADDR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PBA_UNTRUSTED_BAR_SIZE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_INIT_STATE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_INIT_STATE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PCIE_IOP_TX_FFE_GEN1_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PCIE_IOP_TX_FFE_GEN2_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MRW_DIMM_POWER_CURVE_PERCENT_UPLIFT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MRW_DIMM_POWER_CURVE_PERCENT_UPLIFT_IDLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MRW_MEM_THROTTLE_DENOMINATOR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MRW_MAX_DRAM_DATABUS_UTIL_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_RECONFIGURE_LOOP_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_RECONFIGURE_LOOP_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SYSTEM_IVRMS_ENABLED_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SYSTEM_IVRM_VPD_MIN_LEVEL_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SLW_DEEP_WINKLE_EXIT_GOOD_HALT_ADDR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SLW_DEEP_WINKLE_EXIT_GOOD_HALT_ADDR_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SLW_DEEP_SLEEP_EXIT_GOOD_HALT_ADDR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SLW_DEEP_SLEEP_EXIT_GOOD_HALT_ADDR_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_EFF_VPD_VERSION_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_EFF_VPD_VERSION_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PCBS_FSM_TRACE_EN_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PCBS_FSM_TRACE_EN_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_GLOBAL_FIR_TRACE_EN_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_GLOBAL_FIR_TRACE_EN_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_DERIVED_MBA_CACHELINE_INTERLEAVE_MODE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_DERIVED_MBA_CACHELINE_INTERLEAVE_MODE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MRW_STRICT_MBA_PLUG_RULE_CHECKING_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_DERIVED_MBA_ADDR_INTERLEAVE_BIT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_DERIVED_MBA_ADDR_INTERLEAVE_BIT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MRW_MBA_CACHELINE_INTERLEAVE_MODE_CONTROL_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_HWP_ATTR_VERSION_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_HWP_ATTR_VERSION_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_REDUNDANT_CLOCKS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_NEST_CAPABLE_FREQUENCIES_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_NEST_CAPABLE_FREQUENCIES_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MRW_ENHANCED_GROUPING_NO_MIRRORING_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MNFG_DMI_MIN_EYE_WIDTH_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MNFG_DMI_MIN_EYE_HEIGHT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MNFG_ABUS_MIN_EYE_WIDTH_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MNFG_ABUS_MIN_EYE_HEIGHT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MNFG_XBUS_MIN_EYE_WIDTH_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MRW_CDIMM_MASTER_I2C_TEMP_SENSOR_ENABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MRW_CDIMM_SPARE_I2C_TEMP_SENSOR_ENABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_AVDD_OFFSET_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_AVDD_OFFSET_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_VDD_OFFSET_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_VDD_OFFSET_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_VCS_OFFSET_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_VCS_OFFSET_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_VPP_OFFSET_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_VPP_OFFSET_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_VDDR_OFFSET_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_VDDR_OFFSET_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_AVDD_OFFSET_DISABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_VDD_OFFSET_DISABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_VCS_OFFSET_DISABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_VPP_OFFSET_DISABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_VDDR_OFFSET_DISABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_AVDD_SLOPE_ACTIVE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_AVDD_SLOPE_INACTIVE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_AVDD_SLOPE_INTERCEPT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_VOLT_OVERRIDE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_VOLT_COMPLIANT_DIMMS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_VDDR_OVERIDE_SPD_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MRW_POWER_CONTROL_REQUESTED_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PFET_WORKAROUND_RUN_FLAG_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PFET_WORKAROUND_RUN_FLAG_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_OCC_LFIR_MASK_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_OCC_LFIR_MASK_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PBA_FIR_MASK_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PBA_FIR_MASK_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PMC_LFIR_MASK_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_PMC_LFIR_MASK_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_FIRINIT_DONE_ONCE_FLAG_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_FIRINIT_DONE_ONCE_FLAG_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SLEEP_ENABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_DRAMINIT_RESET_DISABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_ISDIMM_POWER_CURVE_ALGORITHM_VERSION_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_ISDIMM_POWER_CURVE_ALGORITHM_VERSION_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_OPT_MEMMAP_GROUP_POLICY_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MFG_TRACE_ENABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PCIE_NUM_PHB_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PCIE_NUM_IOP_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PROC_PCIE_NUM_LANES_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_BRAZOS_RX_FIFO_OVERRIDE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_VMEM_REGULATOR_MAX_DIMM_COUNT_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_VMEM_REGULATOR_MAX_DIMM_COUNT_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MRW_VMEM_REGULATOR_POWER_LIMIT_PER_DIMM_ADJ_ENABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MRW_MAX_NUMBER_DIMMS_POSSIBLE_PER_VMEM_REGULATOR_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MRW_VMEM_REGULATOR_MEMORY_POWER_LIMIT_PER_DIMM_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_WOF_ENABLED_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_TRUSTED_SLAVE_SCAN_PATH_ACTIVE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_TRUSTED_SLAVE_SCAN_PATH_ACTIVE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_FORCE_SKIP_SBE_MASTER_INTR_SERVICE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_FORCE_SKIP_SBE_MASTER_INTR_SERVICE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_FORCE_USE_SBE_SLAVE_SCAN_SERVICE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_FORCE_USE_SBE_SLAVE_SCAN_SERVICE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SBE_MASTER_INTR_SERVICE_DELAY_CYCLES_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SBE_MASTER_INTR_SERVICE_DELAY_CYCLES_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SBE_MASTER_INTR_SERVICE_DELAY_US_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_SBE_MASTER_INTR_SERVICE_DELAY_US_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_VREF_CAL_CNTL_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MSS_VREF_CAL_CNTL_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_RCD_CNTL_WORD_X_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_RCD_CNTL_WORD_X_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC00_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC00_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC01_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC01_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC02_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC02_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC03_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC03_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC04_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC04_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC05_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC05_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC06_07_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC06_07_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC08_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC08_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC09_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC09_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC10_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC10_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC11_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC11_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC12_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC12_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC13_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC13_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC14_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC14_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC15_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC15_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC_1x_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC_1x_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC_2x_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC_2x_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC_3x_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC_3x_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC_4x_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC_4x_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC_5x_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC_5x_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC_6x_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC_6x_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC_7x_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC_7x_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC_8x_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC_8x_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC_9x_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC_9x_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC_Ax_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC_Ax_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC_Bx_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DIMM_DDR4_RC_Bx_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_TCCD_L_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_DRAM_TCCD_L_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_LRDIMM_WORD_X_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_LRDIMM_WORD_X_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_LRDIMM_ADDITIONAL_CNTL_WORDS_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_EFF_LRDIMM_ADDITIONAL_CNTL_WORDS_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_DDR4_PDA_ENABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MCBIST_DDR4_PDA_ENABLE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_MRW_MCS_PREFETCH_RETRY_THRESHOLD_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_IS_MPIPL_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_IS_MPIPL_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPWUP_OHA_FLAG_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_PM_SPWUP_OHA_FLAG_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_TARGET_SCOMABLE_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_TARGET_SCOMABLE_SETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_SETMACRO_DIRECT(ID,PTARGET,VAL)
    #define ATTR_ISDIMM_MBVPD_INDEX_GETMACRO(ID,PTARGET,VAL) \
        FAPI_PLAT_ATTR_SVC_GETMACRO_DIRECT(ID,PTARGET,VAL)

} // End namespace platAttrSvc

} // End namespace fapi

#endif // FAPI_FAPIPLATATTRMACROS_H

