//! **************************************************************************
// Written by: Map P.20131013 on Fri Apr 10 14:23:28 2015
//! **************************************************************************

SCHEMATIC START;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16_pins<31>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16"
        PINNAME CLKBL;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16_pins<77>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16"
        PINNAME REGCLKBL;
PIN icmd/i_cmd_seq_core/Mram_cmd_mem_ren_pins<24> = BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem_ren" PINNAME CLKAL;
PIN icmd/i_cmd_seq_core/Mram_cmd_mem_ren_pins<47> = BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem_ren" PINNAME REGCLKAL;
PIN
        rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<32>
        = BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2"
        PINNAME CLKAL;
PIN
        rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<33>
        = BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2"
        PINNAME CLKBL;
PIN
        rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<110>
        = BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2"
        PINNAME REGCLKAL;
PIN
        rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<111>
        = BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2"
        PINNAME REGCLKBL;
PIN
        rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<32>
        = BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2"
        PINNAME CLKAL;
PIN
        rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<33>
        = BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2"
        PINNAME CLKBL;
PIN
        rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<110>
        = BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2"
        PINNAME REGCLKAL;
PIN
        rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<111>
        = BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2"
        PINNAME REGCLKBL;
PIN
        rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<30>
        = BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2"
        PINNAME CLKAU;
PIN
        rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<31>
        = BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2"
        PINNAME CLKBU;
PIN
        rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<108>
        = BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2"
        PINNAME REGCLKAU;
PIN
        rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<109>
        = BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2"
        PINNAME REGCLKBU;
PIN
        rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<30>
        = BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2"
        PINNAME CLKAU;
PIN
        rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<31>
        = BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2"
        PINNAME CLKBU;
PIN
        rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<108>
        = BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2"
        PINNAME REGCLKAU;
PIN
        rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<109>
        = BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2"
        PINNAME REGCLKBU;
PIN
        rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<46>
        = BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1"
        PINNAME CLKAL;
PIN
        rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<47>
        = BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1"
        PINNAME CLKAU;
PIN
        rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<48>
        = BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1"
        PINNAME CLKBL;
PIN
        rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<49>
        = BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1"
        PINNAME CLKBU;
PIN
        rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<46>
        = BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1"
        PINNAME CLKAL;
PIN
        rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<47>
        = BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1"
        PINNAME CLKAU;
PIN
        rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<48>
        = BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1"
        PINNAME CLKBL;
PIN
        rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<49>
        = BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1"
        PINNAME CLKBU;
PIN
        rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<46>
        = BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1"
        PINNAME CLKAL;
PIN
        rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<47>
        = BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1"
        PINNAME CLKAU;
PIN
        rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<48>
        = BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1"
        PINNAME CLKBL;
PIN
        rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<49>
        = BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1"
        PINNAME CLKBU;
PIN
        rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<46>
        = BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1"
        PINNAME CLKAL;
PIN
        rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<47>
        = BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1"
        PINNAME CLKAU;
PIN
        rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<48>
        = BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1"
        PINNAME CLKBL;
PIN
        rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<49>
        = BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1"
        PINNAME CLKBU;
PIN i_data_fifo/fifo_i/Mram_mem1_pins<50> = BEL "i_data_fifo/fifo_i/Mram_mem1"
        PINNAME CLKAL;
PIN i_data_fifo/fifo_i/Mram_mem1_pins<51> = BEL "i_data_fifo/fifo_i/Mram_mem1"
        PINNAME CLKAU;
PIN i_data_fifo/fifo_i/Mram_mem1_pins<52> = BEL "i_data_fifo/fifo_i/Mram_mem1"
        PINNAME CLKBL;
PIN i_data_fifo/fifo_i/Mram_mem1_pins<53> = BEL "i_data_fifo/fifo_i/Mram_mem1"
        PINNAME CLKBU;
PIN i_data_fifo/fifo_i/Mram_mem2_pins<50> = BEL "i_data_fifo/fifo_i/Mram_mem2"
        PINNAME CLKAL;
PIN i_data_fifo/fifo_i/Mram_mem2_pins<51> = BEL "i_data_fifo/fifo_i/Mram_mem2"
        PINNAME CLKAU;
PIN i_data_fifo/fifo_i/Mram_mem2_pins<52> = BEL "i_data_fifo/fifo_i/Mram_mem2"
        PINNAME CLKBL;
PIN i_data_fifo/fifo_i/Mram_mem2_pins<53> = BEL "i_data_fifo/fifo_i/Mram_mem2"
        PINNAME CLKBU;
PIN i_data_fifo/fifo_i/Mram_mem3_pins<50> = BEL "i_data_fifo/fifo_i/Mram_mem3"
        PINNAME CLKAL;
PIN i_data_fifo/fifo_i/Mram_mem3_pins<51> = BEL "i_data_fifo/fifo_i/Mram_mem3"
        PINNAME CLKAU;
PIN i_data_fifo/fifo_i/Mram_mem3_pins<52> = BEL "i_data_fifo/fifo_i/Mram_mem3"
        PINNAME CLKBL;
PIN i_data_fifo/fifo_i/Mram_mem3_pins<53> = BEL "i_data_fifo/fifo_i/Mram_mem3"
        PINNAME CLKBU;
PIN i_data_fifo/fifo_i/Mram_mem4_pins<50> = BEL "i_data_fifo/fifo_i/Mram_mem4"
        PINNAME CLKAL;
PIN i_data_fifo/fifo_i/Mram_mem4_pins<51> = BEL "i_data_fifo/fifo_i/Mram_mem4"
        PINNAME CLKAU;
PIN i_data_fifo/fifo_i/Mram_mem4_pins<52> = BEL "i_data_fifo/fifo_i/Mram_mem4"
        PINNAME CLKBL;
PIN i_data_fifo/fifo_i/Mram_mem4_pins<53> = BEL "i_data_fifo/fifo_i/Mram_mem4"
        PINNAME CLKBU;
TIMEGRP D_CLK = BEL "slave/orRegAddr_31" BEL "slave/orRegAddr_30" BEL
        "slave/orRegAddr_29" BEL "slave/orRegAddr_28" BEL "slave/orRegAddr_27"
        BEL "slave/orRegAddr_26" BEL "slave/orRegAddr_25" BEL
        "slave/orRegAddr_24" BEL "slave/orRegAddr_23" BEL "slave/orRegAddr_22"
        BEL "slave/orRegAddr_21" BEL "slave/orRegAddr_20" BEL
        "slave/orRegAddr_19" BEL "slave/orRegAddr_18" BEL "slave/orRegAddr_17"
        BEL "slave/orRegAddr_16" BEL "slave/orRegAddr_15" BEL
        "slave/orRegAddr_14" BEL "slave/orRegAddr_13" BEL "slave/orRegAddr_12"
        BEL "slave/orRegAddr_11" BEL "slave/orRegAddr_10" BEL
        "slave/orRegAddr_9" BEL "slave/orRegAddr_8" BEL "slave/orRegAddr_7"
        BEL "slave/orRegAddr_6" BEL "slave/orRegAddr_5" BEL
        "slave/orRegAddr_4" BEL "slave/orRegAddr_3" BEL "slave/orRegAddr_2"
        BEL "slave/orRegAddr_1" BEL "slave/orRegAddr_0" BEL "slave/sendBuf_0"
        BEL "slave/sendBuf_1" BEL "slave/sendBuf_2" BEL "slave/sendBuf_3" BEL
        "slave/sendBuf_5" BEL "slave/sendBuf_6" BEL "slave/sendBuf_4" BEL
        "slave/sendBuf_7" BEL "slave/sendBuf_8" BEL "slave/waitEnd" BEL
        "slave/orRegRe" BEL "slave/orRegWe" BEL "slave/recvCmd_7" BEL
        "slave/recvCmd_6" BEL "slave/recvCmd_5" BEL "slave/recvCmd_4" BEL
        "slave/recvCmd_3" BEL "slave/recvCmd_2" BEL "slave/recvCmd_1" BEL
        "slave/recvCmd_0" BEL "slave/recvBuf_39" BEL "slave/recvBuf_38" BEL
        "slave/recvBuf_37" BEL "slave/recvBuf_36" BEL "slave/recvBuf_35" BEL
        "slave/recvBuf_34" BEL "slave/recvBuf_33" BEL "slave/recvBuf_32" BEL
        "slave/recvBuf_31" BEL "slave/recvBuf_30" BEL "slave/recvBuf_29" BEL
        "slave/recvBuf_28" BEL "slave/recvBuf_27" BEL "slave/recvBuf_26" BEL
        "slave/recvBuf_25" BEL "slave/recvBuf_24" BEL "slave/recvBuf_23" BEL
        "slave/recvBuf_22" BEL "slave/recvBuf_21" BEL "slave/recvBuf_20" BEL
        "slave/recvBuf_19" BEL "slave/recvBuf_18" BEL "slave/recvBuf_17" BEL
        "slave/recvBuf_16" BEL "slave/recvBuf_15" BEL "slave/recvBuf_14" BEL
        "slave/recvBuf_13" BEL "slave/recvBuf_12" BEL "slave/recvBuf_11" BEL
        "slave/recvBuf_10" BEL "slave/recvBuf_9" BEL "slave/recvBuf_8" BEL
        "slave/recvBuf_7" BEL "slave/recvBuf_6" BEL "slave/recvBuf_5" BEL
        "slave/recvBuf_4" BEL "slave/recvBuf_3" BEL "slave/recvBuf_2" BEL
        "slave/recvBuf_1" BEL "slave/recvBuf_0" BEL "slave/waitAck" BEL
        "slave/orRegWd_7" BEL "slave/orRegWd_6" BEL "slave/orRegWd_5" BEL
        "slave/orRegWd_4" BEL "slave/orRegWd_3" BEL "slave/orRegWd_2" BEL
        "slave/orRegWd_1" BEL "slave/orRegWd_0" BEL "slave/Mshreg_recvBuf_47"
        BEL "slave/recvBuf_471" BEL "slave/SCS_inv_shift1" BEL
        "slave/SCS_inv_shift2" BEL "slave/SCS_inv_shift3" BEL
        "slave/SCS_inv_shift4" BEL "slave/SCS_inv_shift5" BEL
        "slave/SCS_inv_shift6" BEL "slave/SCS_inv_shift7" BEL
        "slave/recvBuf_47" BEL "i_rrp_arbiter/hold" BEL
        "i_rrp_arbiter/prev_select_4" BEL "i_rrp_arbiter/prev_select_3" BEL
        "i_rrp_arbiter/prev_select_2" BEL "i_rrp_arbiter/prev_select_1" BEL
        "irbcp_to_bus/RBCP_ACK" BEL "i_data_fifo/byte_cnt_1" BEL
        "i_data_fifo/byte_cnt_0" BEL "i_data_fifo/DATA_BUF_31" BEL
        "i_data_fifo/DATA_BUF_30" BEL "i_data_fifo/DATA_BUF_29" BEL
        "i_data_fifo/DATA_BUF_28" BEL "i_data_fifo/DATA_BUF_27" BEL
        "i_data_fifo/DATA_BUF_26" BEL "i_data_fifo/DATA_BUF_25" BEL
        "i_data_fifo/DATA_BUF_24" BEL "i_data_fifo/DATA_BUF_23" BEL
        "i_data_fifo/DATA_BUF_22" BEL "i_data_fifo/DATA_BUF_21" BEL
        "i_data_fifo/DATA_BUF_20" BEL "i_data_fifo/DATA_BUF_19" BEL
        "i_data_fifo/DATA_BUF_18" BEL "i_data_fifo/DATA_BUF_17" BEL
        "i_data_fifo/DATA_BUF_16" BEL "i_data_fifo/DATA_BUF_15" BEL
        "i_data_fifo/DATA_BUF_14" BEL "i_data_fifo/DATA_BUF_13" BEL
        "i_data_fifo/DATA_BUF_12" BEL "i_data_fifo/DATA_BUF_11" BEL
        "i_data_fifo/DATA_BUF_10" BEL "i_data_fifo/DATA_BUF_9" BEL
        "i_data_fifo/DATA_BUF_8" BEL "i_data_fifo/fifo_i/empty" BEL
        "i_data_fifo/fifo_i/rd_ponter_0" BEL "i_data_fifo/fifo_i/rd_ponter_1"
        BEL "i_data_fifo/fifo_i/rd_ponter_2" BEL
        "i_data_fifo/fifo_i/rd_ponter_3" BEL "i_data_fifo/fifo_i/rd_ponter_4"
        BEL "i_data_fifo/fifo_i/rd_ponter_5" BEL
        "i_data_fifo/fifo_i/rd_ponter_6" BEL "i_data_fifo/fifo_i/rd_ponter_7"
        BEL "i_data_fifo/fifo_i/rd_ponter_8" BEL
        "i_data_fifo/fifo_i/rd_ponter_9" BEL "i_data_fifo/fifo_i/rd_ponter_10"
        BEL "i_data_fifo/fifo_i/rd_ponter_11" BEL
        "i_data_fifo/fifo_i/wr_pointer_0" BEL
        "i_data_fifo/fifo_i/wr_pointer_1" BEL
        "i_data_fifo/fifo_i/wr_pointer_2" BEL
        "i_data_fifo/fifo_i/wr_pointer_3" BEL
        "i_data_fifo/fifo_i/wr_pointer_4" BEL
        "i_data_fifo/fifo_i/wr_pointer_5" BEL
        "i_data_fifo/fifo_i/wr_pointer_6" BEL
        "i_data_fifo/fifo_i/wr_pointer_7" BEL
        "i_data_fifo/fifo_i/wr_pointer_8" BEL
        "i_data_fifo/fifo_i/wr_pointer_9" BEL
        "i_data_fifo/fifo_i/wr_pointer_10" BEL
        "i_data_fifo/fifo_i/wr_pointer_11" BEL "icmd/i_cmd_seq_core/START_FF2"
        BEL "icmd/i_cmd_seq_core/BUS_RST_FF2" BEL
        "icmd/i_cmd_seq_core/RST_FF2" BEL "icmd/i_cmd_seq_core/START_FF" BEL
        "icmd/i_cmd_seq_core/RST_FF" BEL "icmd/i_cmd_seq_core/CONF_FINISH_0"
        BEL "icmd/i_cmd_seq_core/BUS_DATA_OUT_7" BEL
        "icmd/i_cmd_seq_core/BUS_DATA_OUT_6" BEL
        "icmd/i_cmd_seq_core/BUS_DATA_OUT_5" BEL
        "icmd/i_cmd_seq_core/BUS_DATA_OUT_4" BEL
        "icmd/i_cmd_seq_core/BUS_DATA_OUT_3" BEL
        "icmd/i_cmd_seq_core/BUS_DATA_OUT_2" BEL
        "icmd/i_cmd_seq_core/BUS_DATA_OUT_1" BEL
        "icmd/i_cmd_seq_core/BUS_DATA_OUT_0" BEL
        "icmd/i_cmd_seq_core/status_regs_14_7" BEL
        "icmd/i_cmd_seq_core/status_regs_14_6" BEL
        "icmd/i_cmd_seq_core/status_regs_14_5" BEL
        "icmd/i_cmd_seq_core/status_regs_14_4" BEL
        "icmd/i_cmd_seq_core/status_regs_14_3" BEL
        "icmd/i_cmd_seq_core/status_regs_14_2" BEL
        "icmd/i_cmd_seq_core/status_regs_14_1" BEL
        "icmd/i_cmd_seq_core/status_regs_14_0" BEL
        "icmd/i_cmd_seq_core/status_regs_13_7" BEL
        "icmd/i_cmd_seq_core/status_regs_13_6" BEL
        "icmd/i_cmd_seq_core/status_regs_13_5" BEL
        "icmd/i_cmd_seq_core/status_regs_13_4" BEL
        "icmd/i_cmd_seq_core/status_regs_13_3" BEL
        "icmd/i_cmd_seq_core/status_regs_13_2" BEL
        "icmd/i_cmd_seq_core/status_regs_13_1" BEL
        "icmd/i_cmd_seq_core/status_regs_13_0" BEL
        "icmd/i_cmd_seq_core/status_regs_15_7" BEL
        "icmd/i_cmd_seq_core/status_regs_15_6" BEL
        "icmd/i_cmd_seq_core/status_regs_15_5" BEL
        "icmd/i_cmd_seq_core/status_regs_15_4" BEL
        "icmd/i_cmd_seq_core/status_regs_15_3" BEL
        "icmd/i_cmd_seq_core/status_regs_15_2" BEL
        "icmd/i_cmd_seq_core/status_regs_15_1" BEL
        "icmd/i_cmd_seq_core/status_regs_15_0" BEL
        "icmd/i_cmd_seq_core/status_regs_12_7" BEL
        "icmd/i_cmd_seq_core/status_regs_12_6" BEL
        "icmd/i_cmd_seq_core/status_regs_12_5" BEL
        "icmd/i_cmd_seq_core/status_regs_12_4" BEL
        "icmd/i_cmd_seq_core/status_regs_12_3" BEL
        "icmd/i_cmd_seq_core/status_regs_12_2" BEL
        "icmd/i_cmd_seq_core/status_regs_12_1" BEL
        "icmd/i_cmd_seq_core/status_regs_12_0" BEL
        "icmd/i_cmd_seq_core/status_regs_11_7" BEL
        "icmd/i_cmd_seq_core/status_regs_11_6" BEL
        "icmd/i_cmd_seq_core/status_regs_11_5" BEL
        "icmd/i_cmd_seq_core/status_regs_11_4" BEL
        "icmd/i_cmd_seq_core/status_regs_11_3" BEL
        "icmd/i_cmd_seq_core/status_regs_11_2" BEL
        "icmd/i_cmd_seq_core/status_regs_11_1" BEL
        "icmd/i_cmd_seq_core/status_regs_11_0" BEL
        "icmd/i_cmd_seq_core/status_regs_10_7" BEL
        "icmd/i_cmd_seq_core/status_regs_10_6" BEL
        "icmd/i_cmd_seq_core/status_regs_10_5" BEL
        "icmd/i_cmd_seq_core/status_regs_10_4" BEL
        "icmd/i_cmd_seq_core/status_regs_10_3" BEL
        "icmd/i_cmd_seq_core/status_regs_10_2" BEL
        "icmd/i_cmd_seq_core/status_regs_10_1" BEL
        "icmd/i_cmd_seq_core/status_regs_10_0" BEL
        "icmd/i_cmd_seq_core/status_regs_9_7" BEL
        "icmd/i_cmd_seq_core/status_regs_9_6" BEL
        "icmd/i_cmd_seq_core/status_regs_9_5" BEL
        "icmd/i_cmd_seq_core/status_regs_9_4" BEL
        "icmd/i_cmd_seq_core/status_regs_9_3" BEL
        "icmd/i_cmd_seq_core/status_regs_9_2" BEL
        "icmd/i_cmd_seq_core/status_regs_9_1" BEL
        "icmd/i_cmd_seq_core/status_regs_9_0" BEL
        "icmd/i_cmd_seq_core/status_regs_8_7" BEL
        "icmd/i_cmd_seq_core/status_regs_8_6" BEL
        "icmd/i_cmd_seq_core/status_regs_8_5" BEL
        "icmd/i_cmd_seq_core/status_regs_8_4" BEL
        "icmd/i_cmd_seq_core/status_regs_8_3" BEL
        "icmd/i_cmd_seq_core/status_regs_8_2" BEL
        "icmd/i_cmd_seq_core/status_regs_8_1" BEL
        "icmd/i_cmd_seq_core/status_regs_8_0" BEL
        "icmd/i_cmd_seq_core/status_regs_7_7" BEL
        "icmd/i_cmd_seq_core/status_regs_7_6" BEL
        "icmd/i_cmd_seq_core/status_regs_7_5" BEL
        "icmd/i_cmd_seq_core/status_regs_7_4" BEL
        "icmd/i_cmd_seq_core/status_regs_7_3" BEL
        "icmd/i_cmd_seq_core/status_regs_7_2" BEL
        "icmd/i_cmd_seq_core/status_regs_7_1" BEL
        "icmd/i_cmd_seq_core/status_regs_7_0" BEL
        "icmd/i_cmd_seq_core/status_regs_5_7" BEL
        "icmd/i_cmd_seq_core/status_regs_5_6" BEL
        "icmd/i_cmd_seq_core/status_regs_5_5" BEL
        "icmd/i_cmd_seq_core/status_regs_5_4" BEL
        "icmd/i_cmd_seq_core/status_regs_5_3" BEL
        "icmd/i_cmd_seq_core/status_regs_5_2" BEL
        "icmd/i_cmd_seq_core/status_regs_5_1" BEL
        "icmd/i_cmd_seq_core/status_regs_5_0" BEL
        "icmd/i_cmd_seq_core/status_regs_4_7" BEL
        "icmd/i_cmd_seq_core/status_regs_4_6" BEL
        "icmd/i_cmd_seq_core/status_regs_4_5" BEL
        "icmd/i_cmd_seq_core/status_regs_4_4" BEL
        "icmd/i_cmd_seq_core/status_regs_4_3" BEL
        "icmd/i_cmd_seq_core/status_regs_4_2" BEL
        "icmd/i_cmd_seq_core/status_regs_4_1" BEL
        "icmd/i_cmd_seq_core/status_regs_4_0" BEL
        "icmd/i_cmd_seq_core/status_regs_6_7" BEL
        "icmd/i_cmd_seq_core/status_regs_6_6" BEL
        "icmd/i_cmd_seq_core/status_regs_6_5" BEL
        "icmd/i_cmd_seq_core/status_regs_6_4" BEL
        "icmd/i_cmd_seq_core/status_regs_6_3" BEL
        "icmd/i_cmd_seq_core/status_regs_6_2" BEL
        "icmd/i_cmd_seq_core/status_regs_6_1" BEL
        "icmd/i_cmd_seq_core/status_regs_6_0" BEL
        "icmd/i_cmd_seq_core/status_regs_3_7" BEL
        "icmd/i_cmd_seq_core/status_regs_3_6" BEL
        "icmd/i_cmd_seq_core/status_regs_3_5" BEL
        "icmd/i_cmd_seq_core/status_regs_3_4" BEL
        "icmd/i_cmd_seq_core/status_regs_3_3" BEL
        "icmd/i_cmd_seq_core/status_regs_3_2" BEL
        "icmd/i_cmd_seq_core/status_regs_3_1" BEL
        "icmd/i_cmd_seq_core/status_regs_3_0" BEL
        "icmd/i_cmd_seq_core/status_regs_2_7" BEL
        "icmd/i_cmd_seq_core/status_regs_2_6" BEL
        "icmd/i_cmd_seq_core/status_regs_2_5" BEL
        "icmd/i_cmd_seq_core/status_regs_2_4" BEL
        "icmd/i_cmd_seq_core/status_regs_2_3" BEL
        "icmd/i_cmd_seq_core/status_regs_2_2" BEL
        "icmd/i_cmd_seq_core/status_regs_2_1" BEL
        "icmd/i_cmd_seq_core/status_regs_2_0" BEL
        "icmd/i_cmd_seq_core/status_regs_1_7" BEL
        "icmd/i_cmd_seq_core/status_regs_1_6" BEL
        "icmd/i_cmd_seq_core/status_regs_1_5" BEL
        "icmd/i_cmd_seq_core/status_regs_1_4" BEL
        "icmd/i_cmd_seq_core/status_regs_1_3" BEL
        "icmd/i_cmd_seq_core/status_regs_1_2" BEL
        "icmd/i_cmd_seq_core/status_regs_1_1" BEL
        "icmd/i_cmd_seq_core/status_regs_1_0" BEL
        "icmd/i_cmd_seq_core/status_regs_0_7" BEL
        "icmd/i_cmd_seq_core/status_regs_0_6" BEL
        "icmd/i_cmd_seq_core/status_regs_0_5" BEL
        "icmd/i_cmd_seq_core/status_regs_0_4" BEL
        "icmd/i_cmd_seq_core/status_regs_0_3" BEL
        "icmd/i_cmd_seq_core/status_regs_0_2" BEL
        "icmd/i_cmd_seq_core/status_regs_0_1" BEL
        "icmd/i_cmd_seq_core/status_regs_0_0" BEL
        "icmd/i_cmd_seq_core/BUS_RST_FF" BEL
        "icmd/i_cmd_seq_core/cmd_start_flag_domain_crossing/FLAG_TOGGLE_CLK_A"
        BEL "icmd/i_cmd_seq_core/done_pulse_sync/out_sync_2" BEL
        "icmd/i_cmd_seq_core/done_pulse_sync/Mshreg_out_sync_1" BEL
        "icmd/i_cmd_seq_core/done_pulse_sync/out_sync_1" BEL
        "icmd/i_cmd_seq_core/cmd_rst_flag_domain_crossing/FLAG_TOGGLE_CLK_A"
        BEL "rx_gen[3].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_7" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_6" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_5" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_4" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_3" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_2" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_1" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_0" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_7" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_6" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_5" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_4" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_3" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_2" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_1" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_0" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/RST_FF2" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/RST_FF" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_7" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_6" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_5" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_4" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_3" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_2" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_1" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_0" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/status_regs_7" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/status_regs_6" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/status_regs_5" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/status_regs_4" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/status_regs_3" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/status_regs_2" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/status_regs_1" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/rst_cnt_5" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/rst_cnt_4" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/rst_cnt_3" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/rst_cnt_2" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/rst_cnt_1" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/rst_cnt_0" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_0" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_1" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_2" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_3" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_4" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_5" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_6" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_7" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_8" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_9" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_10" BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/reset_domain_crossing_fclk_inst/FLAG_TOGGLE_CLK_A"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/reset_domain_crossing_wclk_inst/FLAG_TOGGLE_CLK_A"
        BEL "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/empty"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_0"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_1"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_2"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_3"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_4"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_5"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_6"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_7"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_8"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_9"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_10"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_0"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_1"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_2"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_3"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_4"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_5"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_6"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_7"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_8"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_9"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_10"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/rptr_empty_inst/rptr_0"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/rptr_empty_inst/rptr_1"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/rptr_empty_inst/rptr_2"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/rptr_empty_inst/rempty"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/rptr_empty_inst/rbin_0"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/rptr_empty_inst/rbin_1"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr_0"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr_1"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr_2"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_0"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_1"
        BEL
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_2"
        BEL "rx_gen[1].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_7" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_6" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_5" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_4" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_3" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_2" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_1" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_0" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_7" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_6" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_5" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_4" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_3" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_2" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_1" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_0" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/RST_FF2" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/RST_FF" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_7" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_6" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_5" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_4" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_3" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_2" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_1" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_0" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/status_regs_7" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/status_regs_6" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/status_regs_5" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/status_regs_4" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/status_regs_3" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/status_regs_2" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/status_regs_1" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/rst_cnt_5" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/rst_cnt_4" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/rst_cnt_3" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/rst_cnt_2" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/rst_cnt_1" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/rst_cnt_0" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_0" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_1" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_2" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_3" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_4" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_5" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_6" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_7" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_8" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_9" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_10" BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/reset_domain_crossing_fclk_inst/FLAG_TOGGLE_CLK_A"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/reset_domain_crossing_wclk_inst/FLAG_TOGGLE_CLK_A"
        BEL "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/empty"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_0"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_1"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_2"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_3"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_4"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_5"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_6"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_7"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_8"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_9"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_10"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_0"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_1"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_2"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_3"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_4"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_5"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_6"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_7"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_8"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_9"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_10"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/rptr_empty_inst/rptr_0"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/rptr_empty_inst/rptr_1"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/rptr_empty_inst/rptr_2"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/rptr_empty_inst/rempty"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/rptr_empty_inst/rbin_0"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/rptr_empty_inst/rbin_1"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr_0"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr_1"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr_2"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_0"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_1"
        BEL
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_2"
        BEL "rx_gen[2].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_7" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_6" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_5" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_4" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_3" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_2" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_1" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_0" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_7" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_6" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_5" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_4" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_3" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_2" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_1" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_0" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/RST_FF2" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/RST_FF" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_7" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_6" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_5" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_4" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_3" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_2" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_1" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_0" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/status_regs_7" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/status_regs_6" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/status_regs_5" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/status_regs_4" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/status_regs_3" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/status_regs_2" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/status_regs_1" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/rst_cnt_5" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/rst_cnt_4" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/rst_cnt_3" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/rst_cnt_2" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/rst_cnt_1" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/rst_cnt_0" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_0" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_1" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_2" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_3" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_4" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_5" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_6" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_7" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_8" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_9" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_10" BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/reset_domain_crossing_fclk_inst/FLAG_TOGGLE_CLK_A"
        BEL "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/empty"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_0"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_1"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_2"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_3"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_4"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_5"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_6"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_7"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_8"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_9"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_10"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_0"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_1"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_2"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_3"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_4"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_5"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_6"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_7"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_8"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_9"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_10"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/reset_domain_crossing_wclk_inst/FLAG_TOGGLE_CLK_A"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/rptr_empty_inst/rptr_0"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/rptr_empty_inst/rptr_1"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/rptr_empty_inst/rptr_2"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/rptr_empty_inst/rempty"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/rptr_empty_inst/rbin_0"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/rptr_empty_inst/rbin_1"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr_0"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr_1"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr_2"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_0"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_1"
        BEL
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_2"
        BEL "rx_gen[0].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_7" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_6" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_5" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_4" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_3" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_2" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_1" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/lost_err_cnt_buf_0" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_7" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_6" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_5" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_4" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_3" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_2" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_1" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/decoder_err_cnt_buf_0" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/RST_FF2" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/RST_FF" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_7" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_6" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_5" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_4" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_3" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_2" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_1" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/BUS_DATA_OUT_0" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/status_regs_7" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/status_regs_6" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/status_regs_5" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/status_regs_4" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/status_regs_3" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/status_regs_2" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/status_regs_1" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/rst_cnt_5" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/rst_cnt_4" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/rst_cnt_3" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/rst_cnt_2" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/rst_cnt_1" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/rst_cnt_0" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_0" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_1" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_2" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_3" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_4" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_5" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_6" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_7" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_8" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_9" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_size_10" BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/reset_domain_crossing_fclk_inst/FLAG_TOGGLE_CLK_A"
        BEL "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/empty"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_0"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_1"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_2"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_3"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_4"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_5"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_6"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_7"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_8"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_9"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/rd_ponter_10"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_0"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_1"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_2"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_3"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_4"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_5"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_6"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_7"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_8"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_9"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/wr_pointer_10"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/reset_domain_crossing_wclk_inst/FLAG_TOGGLE_CLK_A"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr_0"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr_1"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr_2"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_0"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_1"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_2"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/rptr_empty_inst/rptr_0"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/rptr_empty_inst/rptr_1"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/rptr_empty_inst/rptr_2"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/rptr_empty_inst/rempty"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/rptr_empty_inst/rbin_0"
        BEL
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/cdc_syncfifo_i/rptr_empty_inst/rbin_1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[1].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[0].U_TQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_POR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_SRL.U_FDR0"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_CR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL3" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL2" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem952/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem952/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem951/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem951/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem942/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem942/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem941/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem941/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem962/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem962/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem961/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem961/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem931/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem931/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem922/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem922/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem932/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem932/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem921/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem921/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem902/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem902/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem901/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem901/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem892/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem892/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem891/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem891/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem912/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem912/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem872/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem872/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem871/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem871/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem911/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem911/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem862/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem862/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem861/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem861/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem882/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem882/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem881/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem881/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem842/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem842/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem841/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem841/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem831/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem831/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem852/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem852/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem832/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem832/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem851/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem851/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem822/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem822/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem821/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem821/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem812/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem812/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem811/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem811/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem792/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem792/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem782/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem782/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem781/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem781/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem791/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem791/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem802/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem802/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem801/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem801/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem762/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem762/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem761/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem761/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem752/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem752/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem751/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem751/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem771/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem771/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem732/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem732/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem772/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem772/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem731/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem731/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem722/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem722/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem721/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem721/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem742/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem742/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem741/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem741/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem712/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem712/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem702/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem702/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem701/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem701/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem711/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem711/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem682/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem682/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem681/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem681/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem672/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem672/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem671/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem671/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem692/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem692/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem691/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem691/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem651/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem651/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem662/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem662/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem652/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem652/DP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem661/SP" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem661/DP" PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16_pins<31>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16_pins<77>"
        PIN "icmd/i_cmd_seq_core/Mram_cmd_mem_ren_pins<24>" PIN
        "icmd/i_cmd_seq_core/Mram_cmd_mem_ren_pins<47>" PIN
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<32>"
        PIN
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<33>"
        PIN
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<110>"
        PIN
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<111>"
        PIN
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<32>"
        PIN
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<33>"
        PIN
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<110>"
        PIN
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<111>"
        PIN
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<32>"
        PIN
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<33>"
        PIN
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<110>"
        PIN
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<111>"
        PIN
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<32>"
        PIN
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<33>"
        PIN
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<110>"
        PIN
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<111>"
        PIN
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<30>"
        PIN
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<31>"
        PIN
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<108>"
        PIN
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<109>"
        PIN
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<30>"
        PIN
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<31>"
        PIN
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<108>"
        PIN
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<109>"
        PIN
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<30>"
        PIN
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<31>"
        PIN
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<108>"
        PIN
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<109>"
        PIN
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<30>"
        PIN
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<31>"
        PIN
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<108>"
        PIN
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem2_pins<109>"
        PIN
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<46>"
        PIN
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<47>"
        PIN
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<48>"
        PIN
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<49>"
        PIN
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<46>"
        PIN
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<47>"
        PIN
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<48>"
        PIN
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<49>"
        PIN
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<46>"
        PIN
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<47>"
        PIN
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<48>"
        PIN
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<49>"
        PIN
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<46>"
        PIN
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<47>"
        PIN
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<48>"
        PIN
        "rx_gen[0].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<49>"
        PIN
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<46>"
        PIN
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<47>"
        PIN
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<48>"
        PIN
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<49>"
        PIN
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<46>"
        PIN
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<47>"
        PIN
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<48>"
        PIN
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<49>"
        PIN
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<46>"
        PIN
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<47>"
        PIN
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<48>"
        PIN
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<49>"
        PIN
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<46>"
        PIN
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<47>"
        PIN
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<48>"
        PIN
        "rx_gen[1].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<49>"
        PIN
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<46>"
        PIN
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<47>"
        PIN
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<48>"
        PIN
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<49>"
        PIN
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<46>"
        PIN
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<47>"
        PIN
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<48>"
        PIN
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<49>"
        PIN
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<46>"
        PIN
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<47>"
        PIN
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<48>"
        PIN
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<49>"
        PIN
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<46>"
        PIN
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<47>"
        PIN
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<48>"
        PIN
        "rx_gen[2].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<49>"
        PIN
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<46>"
        PIN
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<47>"
        PIN
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<48>"
        PIN
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<49>"
        PIN
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<46>"
        PIN
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<47>"
        PIN
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<48>"
        PIN
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<49>"
        PIN
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<46>"
        PIN
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<47>"
        PIN
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<48>"
        PIN
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<49>"
        PIN
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<46>"
        PIN
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<47>"
        PIN
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<48>"
        PIN
        "rx_gen[3].i_fei4_rx/i_fei4_rx_core/ireceiver_logic/fifo_i/Mram_mem1_pins<49>"
        PIN "i_data_fifo/fifo_i/Mram_mem1_pins<50>" PIN
        "i_data_fifo/fifo_i/Mram_mem1_pins<51>" PIN
        "i_data_fifo/fifo_i/Mram_mem1_pins<52>" PIN
        "i_data_fifo/fifo_i/Mram_mem1_pins<53>" PIN
        "i_data_fifo/fifo_i/Mram_mem1_pins<50>" PIN
        "i_data_fifo/fifo_i/Mram_mem1_pins<51>" PIN
        "i_data_fifo/fifo_i/Mram_mem1_pins<52>" PIN
        "i_data_fifo/fifo_i/Mram_mem1_pins<53>" PIN
        "i_data_fifo/fifo_i/Mram_mem1_pins<50>" PIN
        "i_data_fifo/fifo_i/Mram_mem1_pins<51>" PIN
        "i_data_fifo/fifo_i/Mram_mem1_pins<52>" PIN
        "i_data_fifo/fifo_i/Mram_mem1_pins<53>" PIN
        "i_data_fifo/fifo_i/Mram_mem1_pins<50>" PIN
        "i_data_fifo/fifo_i/Mram_mem1_pins<51>" PIN
        "i_data_fifo/fifo_i/Mram_mem1_pins<52>" PIN
        "i_data_fifo/fifo_i/Mram_mem1_pins<53>" PIN
        "i_data_fifo/fifo_i/Mram_mem2_pins<50>" PIN
        "i_data_fifo/fifo_i/Mram_mem2_pins<51>" PIN
        "i_data_fifo/fifo_i/Mram_mem2_pins<52>" PIN
        "i_data_fifo/fifo_i/Mram_mem2_pins<53>" PIN
        "i_data_fifo/fifo_i/Mram_mem2_pins<50>" PIN
        "i_data_fifo/fifo_i/Mram_mem2_pins<51>" PIN
        "i_data_fifo/fifo_i/Mram_mem2_pins<52>" PIN
        "i_data_fifo/fifo_i/Mram_mem2_pins<53>" PIN
        "i_data_fifo/fifo_i/Mram_mem2_pins<50>" PIN
        "i_data_fifo/fifo_i/Mram_mem2_pins<51>" PIN
        "i_data_fifo/fifo_i/Mram_mem2_pins<52>" PIN
        "i_data_fifo/fifo_i/Mram_mem2_pins<53>" PIN
        "i_data_fifo/fifo_i/Mram_mem2_pins<50>" PIN
        "i_data_fifo/fifo_i/Mram_mem2_pins<51>" PIN
        "i_data_fifo/fifo_i/Mram_mem2_pins<52>" PIN
        "i_data_fifo/fifo_i/Mram_mem2_pins<53>" PIN
        "i_data_fifo/fifo_i/Mram_mem3_pins<50>" PIN
        "i_data_fifo/fifo_i/Mram_mem3_pins<51>" PIN
        "i_data_fifo/fifo_i/Mram_mem3_pins<52>" PIN
        "i_data_fifo/fifo_i/Mram_mem3_pins<53>" PIN
        "i_data_fifo/fifo_i/Mram_mem3_pins<50>" PIN
        "i_data_fifo/fifo_i/Mram_mem3_pins<51>" PIN
        "i_data_fifo/fifo_i/Mram_mem3_pins<52>" PIN
        "i_data_fifo/fifo_i/Mram_mem3_pins<53>" PIN
        "i_data_fifo/fifo_i/Mram_mem3_pins<50>" PIN
        "i_data_fifo/fifo_i/Mram_mem3_pins<51>" PIN
        "i_data_fifo/fifo_i/Mram_mem3_pins<52>" PIN
        "i_data_fifo/fifo_i/Mram_mem3_pins<53>" PIN
        "i_data_fifo/fifo_i/Mram_mem3_pins<50>" PIN
        "i_data_fifo/fifo_i/Mram_mem3_pins<51>" PIN
        "i_data_fifo/fifo_i/Mram_mem3_pins<52>" PIN
        "i_data_fifo/fifo_i/Mram_mem3_pins<53>" PIN
        "i_data_fifo/fifo_i/Mram_mem4_pins<50>" PIN
        "i_data_fifo/fifo_i/Mram_mem4_pins<51>" PIN
        "i_data_fifo/fifo_i/Mram_mem4_pins<52>" PIN
        "i_data_fifo/fifo_i/Mram_mem4_pins<53>" PIN
        "i_data_fifo/fifo_i/Mram_mem4_pins<50>" PIN
        "i_data_fifo/fifo_i/Mram_mem4_pins<51>" PIN
        "i_data_fifo/fifo_i/Mram_mem4_pins<52>" PIN
        "i_data_fifo/fifo_i/Mram_mem4_pins<53>" PIN
        "i_data_fifo/fifo_i/Mram_mem4_pins<50>" PIN
        "i_data_fifo/fifo_i/Mram_mem4_pins<51>" PIN
        "i_data_fifo/fifo_i/Mram_mem4_pins<52>" PIN
        "i_data_fifo/fifo_i/Mram_mem4_pins<53>" PIN
        "i_data_fifo/fifo_i/Mram_mem4_pins<50>" PIN
        "i_data_fifo/fifo_i/Mram_mem4_pins<51>" PIN
        "i_data_fifo/fifo_i/Mram_mem4_pins<52>" PIN
        "i_data_fifo/fifo_i/Mram_mem4_pins<53>" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem1_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem1_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem1_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem1_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem10_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem10_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem10_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem10_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem11_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem11_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem11_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem11_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem12_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem12_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem12_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem12_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem13_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem13_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem13_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem13_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem14_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem14_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem14_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem14_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem15_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem15_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem15_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem15_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem16_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem16_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem16_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem16_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem17_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem17_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem17_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem17_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem18_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem18_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem18_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem18_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem19_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem19_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem19_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem19_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem2_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem2_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem2_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem2_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem20_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem20_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem20_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem20_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem21_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem21_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem21_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem21_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem22_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem22_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem22_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem22_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem23_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem23_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem23_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem23_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem24_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem24_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem24_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem24_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem25_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem25_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem25_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem25_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem26_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem26_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem26_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem26_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem27_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem27_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem27_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem27_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem28_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem28_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem28_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem28_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem29_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem29_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem29_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem29_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem3_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem3_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem3_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem3_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem30_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem30_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem30_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem30_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem31_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem31_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem31_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem31_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem32_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem32_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem32_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem32_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem33_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem33_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem33_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem33_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem34_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem34_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem34_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem34_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem35_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem35_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem35_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem35_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem36_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem36_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem36_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem36_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem37_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem37_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem37_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem37_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem38_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem38_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem38_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem38_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem39_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem39_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem39_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem39_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem4_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem4_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem4_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem4_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem40_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem40_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem40_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem40_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem41_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem41_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem41_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem41_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem42_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem42_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem42_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem42_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem43_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem43_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem43_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem43_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem44_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem44_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem44_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem44_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem45_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem45_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem45_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem45_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem46_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem46_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem46_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem46_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem47_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem47_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem47_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem47_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem48_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem48_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem48_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem48_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem49_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem49_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem49_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem49_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem5_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem5_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem5_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem5_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem50_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem50_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem50_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem50_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem51_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem51_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem51_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem51_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem52_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem52_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem52_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem52_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem53_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem53_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem53_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem53_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem54_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem54_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem54_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem54_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem55_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem55_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem55_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem55_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem56_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem56_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem56_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem56_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem57_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem57_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem57_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem57_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem58_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem58_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem58_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem58_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem59_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem59_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem59_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem59_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem6_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem6_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem6_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem6_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem60_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem60_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem60_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem60_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem61_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem61_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem61_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem61_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem62_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem62_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem62_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem62_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem63_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem63_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem63_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem63_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem64_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem64_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem64_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem64_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem7_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem7_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem7_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem7_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem8_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem8_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem8_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem8_RAMD" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem9_RAMA" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem9_RAMB" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem9_RAMC" BEL
        "icmd/i_cmd_seq_core/Mram_cmd_mem9_RAMD";
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16_pins<30>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16"
        PINNAME CLKAL;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16_pins<76>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16"
        PINNAME REGCLKAL;
TIMEGRP J_CLK = BEL "U_icon_pro/U0/U_ICON/U_TDI_reg" BEL
        "U_icon_pro/U0/U_ICON/U_TDO_reg" BEL
        "U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG"
        BEL "U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_TDO" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16_pins<30>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16_pins<76>";
TIMEGRP U_CLK = BEL "U_icon_pro/U0/U_ICON/U_iDATA_CMD";
TIMEGRP D2_CLK = BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC";
TIMEGRP "FFS" = FFS(*);
PATH TS_D2_TO_T2_ila_pro_0_path = FROM TIMEGRP "D2_CLK" TO TIMEGRP "FFS";
PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
PATH TS_J2_TO_D2_ila_pro_0_path = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK";
PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;
PATH TS_J3_TO_D2_ila_pro_0_path = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK";
PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;
PATH TS_J4_TO_D2_ila_pro_0_path = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK";
PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
PATH TS_J_TO_D_path = FROM TIMEGRP "J_CLK" TO TIMEGRP "D_CLK";
PATH "TS_J_TO_D_path" TIG;
PATH TS_D_TO_J_path = FROM TIMEGRP "D_CLK" TO TIMEGRP "J_CLK";
PATH "TS_D_TO_J_path" TIG;
PIN
        U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS_pins<2>
        = BEL
        "U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS"
        PINNAME SHIFT;
PIN
        "U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS_pins<2>"
        TIG;
SCHEMATIC END;

