

================================================================
== Vitis HLS Report for 'point_add_1_Pipeline_VITIS_LOOP_45_111'
================================================================
* Date:           Thu Dec 26 19:54:23 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        haidiem
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.664 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      164|      164|  1.640 us|  1.640 us|  164|  164|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1  |      162|      162|         1|          1|          1|   162|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_V_48_in = alloca i32 1"   --->   Operation 5 'alloca' 'tmp_V_48_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 6 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%lhs_V_30 = alloca i32 1"   --->   Operation 7 'alloca' 'lhs_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%c_V_10_cast4_read = read i163 @_ssdm_op_Read.ap_auto.i163, i163 %c_V_10_cast4"   --->   Operation 8 'read' 'c_V_10_cast4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ret_34_read = read i165 @_ssdm_op_Read.ap_auto.i165, i165 %ret_34"   --->   Operation 9 'read' 'ret_34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_V_36_read = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %tmp_V_36"   --->   Operation 10 'read' 'tmp_V_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i166 %tmp_V_36_read, i166 %lhs_V_30"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i166 %tmp_V_36_read, i166 %lhs_V"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i165 %ret_34_read, i165 %tmp_V_48_in"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 1, i8 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.i27"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.66>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_20 = load i8 %i" [gf2_arithmetic.cpp:45->gf2_arithmetic.cpp:127]   --->   Operation 16 'load' 'i_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.55ns)   --->   "%icmp_ln45 = icmp_eq  i8 %i_20, i8 163" [gf2_arithmetic.cpp:45->gf2_arithmetic.cpp:127]   --->   Operation 18 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 162, i64 162, i64 162"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.split.i35, void %bf_mult.exit.exitStub" [gf2_arithmetic.cpp:45->gf2_arithmetic.cpp:127]   --->   Operation 20 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_V_48_in_load = load i165 %tmp_V_48_in" [gf2_arithmetic.cpp:38->gf2_arithmetic.cpp:127]   --->   Operation 21 'load' 'tmp_V_48_in_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%lhs_V_load = load i166 %lhs_V"   --->   Operation 22 'load' 'lhs_V_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%lhs_V_30_load_1 = load i166 %lhs_V_30" [gf2_arithmetic.cpp:50->gf2_arithmetic.cpp:127]   --->   Operation 23 'load' 'lhs_V_30_load_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [gf2_arithmetic.cpp:38->gf2_arithmetic.cpp:127]   --->   Operation 24 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_V = bitconcatenate i166 @_ssdm_op_BitConcatenate.i166.i165.i1, i165 %tmp_V_48_in_load, i1 0"   --->   Operation 25 'bitconcatenate' 'tmp_V' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_17)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i165.i32, i165 %tmp_V_48_in_load, i32 162"   --->   Operation 26 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_17)   --->   "%xor_ln1544 = xor i166 %tmp_V, i166 11692013098647223345629478661730264157247460344009"   --->   Operation 27 'xor' 'xor_ln1544' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.27ns) (out node of the LUT)   --->   "%tmp_V_17 = select i1 %p_Result_s, i166 %xor_ln1544, i166 %tmp_V" [gf2_arithmetic.cpp:47->gf2_arithmetic.cpp:127]   --->   Operation 28 'select' 'tmp_V_17' <Predicate = (!icmp_ln45)> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i166 %tmp_V_17" [gf2_arithmetic.cpp:38->gf2_arithmetic.cpp:127]   --->   Operation 29 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node p_Result_19)   --->   "%zext_ln820 = zext i8 %i_20"   --->   Operation 30 'zext' 'zext_ln820' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node p_Result_19)   --->   "%shl_ln820 = shl i163 1, i163 %zext_ln820"   --->   Operation 31 'shl' 'shl_ln820' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p_Result_19)   --->   "%and_ln820 = and i163 %shl_ln820, i163 %c_V_10_cast4_read"   --->   Operation 32 'and' 'and_ln820' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (3.79ns) (out node of the LUT)   --->   "%p_Result_19 = icmp_eq  i163 %and_ln820, i163 0"   --->   Operation 33 'icmp' 'p_Result_19' <Predicate = (!icmp_ln45)> <Delay = 3.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.03ns)   --->   "%ret = xor i166 %tmp_V_17, i166 %lhs_V_load"   --->   Operation 34 'xor' 'ret' <Predicate = (!icmp_ln45)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.27ns)   --->   "%select_ln50 = select i1 %p_Result_19, i166 %lhs_V_30_load_1, i166 %ret" [gf2_arithmetic.cpp:50->gf2_arithmetic.cpp:127]   --->   Operation 35 'select' 'select_ln50' <Predicate = (!icmp_ln45)> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.27ns)   --->   "%lhs_V_13 = select i1 %p_Result_19, i166 %lhs_V_load, i166 %ret" [gf2_arithmetic.cpp:50->gf2_arithmetic.cpp:127]   --->   Operation 36 'select' 'lhs_V_13' <Predicate = (!icmp_ln45)> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.91ns)   --->   "%i_21 = add i8 %i_20, i8 1" [gf2_arithmetic.cpp:45->gf2_arithmetic.cpp:127]   --->   Operation 37 'add' 'i_21' <Predicate = (!icmp_ln45)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln50 = store i166 %select_ln50, i166 %lhs_V_30" [gf2_arithmetic.cpp:50->gf2_arithmetic.cpp:127]   --->   Operation 38 'store' 'store_ln50' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_2 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln50 = store i166 %lhs_V_13, i166 %lhs_V" [gf2_arithmetic.cpp:50->gf2_arithmetic.cpp:127]   --->   Operation 39 'store' 'store_ln50' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln38 = store i165 %trunc_ln38, i165 %tmp_V_48_in" [gf2_arithmetic.cpp:38->gf2_arithmetic.cpp:127]   --->   Operation 40 'store' 'store_ln38' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln45 = store i8 %i_21, i8 %i" [gf2_arithmetic.cpp:45->gf2_arithmetic.cpp:127]   --->   Operation 41 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.i27"   --->   Operation 42 'br' 'br_ln0' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%lhs_V_30_load = load i166 %lhs_V_30"   --->   Operation 43 'load' 'lhs_V_30_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i166P0A, i166 %lhs_V_30_out, i166 %lhs_V_30_load"   --->   Operation 44 'write' 'write_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp_V_36]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ret_34]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_V_10_cast4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lhs_V_30_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 011]
tmp_V_48_in       (alloca           ) [ 011]
lhs_V             (alloca           ) [ 011]
lhs_V_30          (alloca           ) [ 011]
c_V_10_cast4_read (read             ) [ 011]
ret_34_read       (read             ) [ 000]
tmp_V_36_read     (read             ) [ 000]
store_ln0         (store            ) [ 000]
store_ln0         (store            ) [ 000]
store_ln0         (store            ) [ 000]
store_ln0         (store            ) [ 000]
br_ln0            (br               ) [ 000]
i_20              (load             ) [ 000]
specpipeline_ln0  (specpipeline     ) [ 000]
icmp_ln45         (icmp             ) [ 011]
empty             (speclooptripcount) [ 000]
br_ln45           (br               ) [ 000]
tmp_V_48_in_load  (load             ) [ 000]
lhs_V_load        (load             ) [ 000]
lhs_V_30_load_1   (load             ) [ 000]
specloopname_ln38 (specloopname     ) [ 000]
tmp_V             (bitconcatenate   ) [ 000]
p_Result_s        (bitselect        ) [ 000]
xor_ln1544        (xor              ) [ 000]
tmp_V_17          (select           ) [ 000]
trunc_ln38        (trunc            ) [ 000]
zext_ln820        (zext             ) [ 000]
shl_ln820         (shl              ) [ 000]
and_ln820         (and              ) [ 000]
p_Result_19       (icmp             ) [ 000]
ret               (xor              ) [ 000]
select_ln50       (select           ) [ 000]
lhs_V_13          (select           ) [ 000]
i_21              (add              ) [ 000]
store_ln50        (store            ) [ 000]
store_ln50        (store            ) [ 000]
store_ln38        (store            ) [ 000]
store_ln45        (store            ) [ 000]
br_ln0            (br               ) [ 000]
lhs_V_30_load     (load             ) [ 000]
write_ln0         (write            ) [ 000]
ret_ln0           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp_V_36">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_V_36"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ret_34">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ret_34"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_V_10_cast4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_V_10_cast4"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lhs_V_30_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_V_30_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i163"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i165"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i166"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i166.i165.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i165.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i166P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="tmp_V_48_in_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_48_in/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="lhs_V_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="lhs_V_30_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V_30/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="c_V_10_cast4_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="163" slack="0"/>
<pin id="70" dir="0" index="1" bw="163" slack="0"/>
<pin id="71" dir="1" index="2" bw="163" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_V_10_cast4_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="ret_34_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="165" slack="0"/>
<pin id="76" dir="0" index="1" bw="165" slack="0"/>
<pin id="77" dir="1" index="2" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ret_34_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_V_36_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="166" slack="0"/>
<pin id="82" dir="0" index="1" bw="166" slack="0"/>
<pin id="83" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_36_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln0_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="166" slack="0"/>
<pin id="89" dir="0" index="2" bw="166" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln0_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="166" slack="0"/>
<pin id="95" dir="0" index="1" bw="166" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln0_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="166" slack="0"/>
<pin id="100" dir="0" index="1" bw="166" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln0_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="165" slack="0"/>
<pin id="105" dir="0" index="1" bw="165" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln0_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="i_20_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="1"/>
<pin id="115" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_20/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln45_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_V_48_in_load_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="165" slack="1"/>
<pin id="124" dir="1" index="1" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_48_in_load/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="lhs_V_load_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="166" slack="1"/>
<pin id="127" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_load/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="lhs_V_30_load_1_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="166" slack="1"/>
<pin id="130" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_30_load_1/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_V_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="166" slack="0"/>
<pin id="133" dir="0" index="1" bw="165" slack="0"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="p_Result_s_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="165" slack="0"/>
<pin id="142" dir="0" index="2" bw="9" slack="0"/>
<pin id="143" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="xor_ln1544_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="166" slack="0"/>
<pin id="149" dir="0" index="1" bw="165" slack="0"/>
<pin id="150" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1544/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_V_17_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="166" slack="0"/>
<pin id="156" dir="0" index="2" bw="166" slack="0"/>
<pin id="157" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_17/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="trunc_ln38_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="166" slack="0"/>
<pin id="163" dir="1" index="1" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln820_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="1" index="1" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln820/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="shl_ln820_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="0"/>
<pin id="172" dir="1" index="2" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln820/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="and_ln820_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="163" slack="0"/>
<pin id="177" dir="0" index="1" bw="163" slack="1"/>
<pin id="178" dir="1" index="2" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln820/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_Result_19_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="163" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_Result_19/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="ret_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="166" slack="0"/>
<pin id="188" dir="0" index="1" bw="166" slack="0"/>
<pin id="189" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="select_ln50_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="166" slack="0"/>
<pin id="195" dir="0" index="2" bw="166" slack="0"/>
<pin id="196" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="lhs_V_13_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="166" slack="0"/>
<pin id="203" dir="0" index="2" bw="166" slack="0"/>
<pin id="204" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lhs_V_13/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="i_21_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_21/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln50_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="166" slack="0"/>
<pin id="216" dir="0" index="1" bw="166" slack="1"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln50_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="166" slack="0"/>
<pin id="221" dir="0" index="1" bw="166" slack="1"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln38_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="165" slack="0"/>
<pin id="226" dir="0" index="1" bw="165" slack="1"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln45_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="1"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="lhs_V_30_load_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="166" slack="1"/>
<pin id="236" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_30_load/2 "/>
</bind>
</comp>

<comp id="238" class="1005" name="i_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="245" class="1005" name="tmp_V_48_in_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="165" slack="0"/>
<pin id="247" dir="1" index="1" bw="165" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_48_in "/>
</bind>
</comp>

<comp id="252" class="1005" name="lhs_V_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="166" slack="0"/>
<pin id="254" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="259" class="1005" name="lhs_V_30_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="166" slack="0"/>
<pin id="261" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="lhs_V_30 "/>
</bind>
</comp>

<comp id="267" class="1005" name="c_V_10_cast4_read_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="163" slack="1"/>
<pin id="269" dir="1" index="1" bw="163" slack="1"/>
</pin_list>
<bind>
<opset="c_V_10_cast4_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="50" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="80" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="80" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="74" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="113" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="26" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="122" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="144"><net_src comp="40" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="122" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="151"><net_src comp="131" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="44" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="139" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="147" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="131" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="164"><net_src comp="153" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="113" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="46" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="165" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="169" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="175" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="48" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="153" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="125" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="180" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="128" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="186" pin="2"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="180" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="125" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="186" pin="2"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="113" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="16" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="192" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="200" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="161" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="208" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="234" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="241"><net_src comp="52" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="244"><net_src comp="238" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="248"><net_src comp="56" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="251"><net_src comp="245" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="255"><net_src comp="60" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="258"><net_src comp="252" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="262"><net_src comp="64" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="265"><net_src comp="259" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="266"><net_src comp="259" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="270"><net_src comp="68" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="175" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lhs_V_30_out | {2 }
 - Input state : 
	Port: point_add.1_Pipeline_VITIS_LOOP_45_111 : tmp_V_36 | {1 }
	Port: point_add.1_Pipeline_VITIS_LOOP_45_111 : ret_34 | {1 }
	Port: point_add.1_Pipeline_VITIS_LOOP_45_111 : c_V_10_cast4 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln45 : 1
		br_ln45 : 2
		tmp_V : 1
		p_Result_s : 1
		xor_ln1544 : 2
		tmp_V_17 : 2
		trunc_ln38 : 3
		zext_ln820 : 1
		shl_ln820 : 2
		and_ln820 : 3
		p_Result_19 : 3
		ret : 3
		select_ln50 : 3
		lhs_V_13 : 3
		i_21 : 1
		store_ln50 : 4
		store_ln50 : 4
		store_ln38 : 4
		store_ln45 : 2
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        tmp_V_17_fu_153       |    0    |   166   |
|  select  |      select_ln50_fu_192      |    0    |   166   |
|          |        lhs_V_13_fu_200       |    0    |   166   |
|----------|------------------------------|---------|---------|
|    xor   |       xor_ln1544_fu_147      |    0    |   166   |
|          |          ret_fu_186          |    0    |   166   |
|----------|------------------------------|---------|---------|
|    and   |       and_ln820_fu_175       |    0    |   163   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln45_fu_116       |    0    |    11   |
|          |      p_Result_19_fu_180      |    0    |    61   |
|----------|------------------------------|---------|---------|
|    shl   |       shl_ln820_fu_169       |    0    |    17   |
|----------|------------------------------|---------|---------|
|    add   |          i_21_fu_208         |    0    |    15   |
|----------|------------------------------|---------|---------|
|          | c_V_10_cast4_read_read_fu_68 |    0    |    0    |
|   read   |    ret_34_read_read_fu_74    |    0    |    0    |
|          |   tmp_V_36_read_read_fu_80   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |     write_ln0_write_fu_86    |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         tmp_V_fu_131         |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|       p_Result_s_fu_139      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |       trunc_ln38_fu_161      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln820_fu_165      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   1097  |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|c_V_10_cast4_read_reg_267|   163  |
|        i_reg_238        |    8   |
|     lhs_V_30_reg_259    |   166  |
|      lhs_V_reg_252      |   166  |
|   tmp_V_48_in_reg_245   |   165  |
+-------------------------+--------+
|          Total          |   668  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1097  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   668  |    -   |
+-----------+--------+--------+
|   Total   |   668  |  1097  |
+-----------+--------+--------+
