-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rx_axis_words25 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    axis_V_V_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    axis_V_V_TVALID : IN STD_LOGIC;
    axis_V_V_TREADY : OUT STD_LOGIC;
    loop_count_V : IN STD_LOGIC_VECTOR (13 downto 0);
    final_burst_length_V : IN STD_LOGIC_VECTOR (10 downto 0);
    val_assign : IN STD_LOGIC_VECTOR (13 downto 0);
    cache_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    cache_V_ce0 : OUT STD_LOGIC;
    cache_V_we0 : OUT STD_LOGIC;
    cache_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    rx_buffer_V_offset : IN STD_LOGIC_VECTOR (28 downto 0);
    rx_buffer_V_offset_out_din : OUT STD_LOGIC_VECTOR (28 downto 0);
    rx_buffer_V_offset_out_full_n : IN STD_LOGIC;
    rx_buffer_V_offset_out_write : OUT STD_LOGIC;
    ap_return : OUT STD_LOGIC_VECTOR (21 downto 0) );
end;


architecture behav of rx_axis_words25 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv15_7FFF : STD_LOGIC_VECTOR (14 downto 0) := "111111111111111";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv11_7FE : STD_LOGIC_VECTOR (10 downto 0) := "11111111110";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal axis_V_V_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond1_i_i_i_fu_215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_i_i_i_fu_230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal exitcond1_i_i_i_reg_302 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_i_i_i_reg_311 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_1_i_i_i_reg_320 : STD_LOGIC_VECTOR (0 downto 0);
    signal rx_buffer_V_offset_out_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_i_i_i_reg_144 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_fu_179_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_reg_292 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal tmp_i_i_i_fu_197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_i_reg_297 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op34_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_fu_221_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_reg_306 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_V_reg_315 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_1_i_i_i_fu_242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op41_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_phi_mux_i_i_i_i_phi_fu_148_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_1_1_i_i_i_reg_156 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_p_1_1_i_i_i_reg_156 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_094_1_i_i_i_phi_fu_171_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal axi_word_V_1_i_i_i_fu_264_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_7_i_i_i_fu_272_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_098_1_i_i_i_fu_90 : STD_LOGIC_VECTOR (10 downto 0);
    signal final_burst_length_V_4_fu_203_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal data_length_V_1_1_i_s_fu_248_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal data_length_V_1_i_i_s_fu_236_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_V_cast_i_i_i_fu_183_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_cast_i_i_i_fu_193_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_fu_187_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_84 : BOOLEAN;
    signal ap_condition_172 : BOOLEAN;
    signal ap_condition_137 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((rx_buffer_V_offset_out_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3) and (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state3);
                elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((rx_buffer_V_offset_out_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_p_1_1_i_i_i_reg_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_137)) then
                if ((ap_const_boolean_1 = ap_condition_172)) then 
                    ap_phi_reg_pp0_iter1_p_1_1_i_i_i_reg_156 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_84)) then 
                    ap_phi_reg_pp0_iter1_p_1_1_i_i_i_reg_156 <= axis_V_V_TDATA;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_1_1_i_i_i_reg_156 <= ap_phi_reg_pp0_iter0_p_1_1_i_i_i_reg_156;
                end if;
            end if; 
        end if;
    end process;

    i_i_i_i_reg_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((rx_buffer_V_offset_out_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i_i_i_i_reg_144 <= ap_const_lv10_0;
            elsif (((exitcond1_i_i_i_reg_302 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                i_i_i_i_reg_144 <= i_reg_306;
            end if; 
        end if;
    end process;

    p_098_1_i_i_i_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_i_i_i_fu_230_p2 = ap_const_lv1_0) and (exitcond1_i_i_i_fu_215_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_6_1_i_i_i_fu_242_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_098_1_i_i_i_fu_90 <= data_length_V_1_i_i_s_fu_236_p2;
            elsif (((tmp_5_i_i_i_fu_230_p2 = ap_const_lv1_0) and (tmp_6_1_i_i_i_fu_242_p2 = ap_const_lv1_0) and (exitcond1_i_i_i_fu_215_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_098_1_i_i_i_fu_90 <= data_length_V_1_1_i_s_fu_248_p2;
            elsif (((rx_buffer_V_offset_out_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_098_1_i_i_i_fu_90 <= final_burst_length_V_4_fu_203_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                exitcond1_i_i_i_reg_302 <= exitcond1_i_i_i_fu_215_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                i_reg_306 <= i_fu_221_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_i_i_i_fu_215_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_5_i_i_i_reg_311 <= tmp_5_i_i_i_fu_230_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op34_read_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_6_1_i_i_i_reg_320 <= tmp_6_1_i_i_i_fu_242_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op34_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_V_reg_315 <= axis_V_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                tmp_i_i_i_reg_297 <= tmp_i_i_i_fu_197_p2;
                tmp_reg_292 <= tmp_fu_179_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, rx_buffer_V_offset_out_full_n, ap_enable_reg_pp0_iter0, exitcond1_i_i_i_fu_215_p2, ap_CS_fsm_state2, ap_block_pp0_stage0_subdone, ap_block_pp0_stage1_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((rx_buffer_V_offset_out_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((exitcond1_i_i_i_fu_215_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((exitcond1_i_i_i_fu_215_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state6 <= ap_CS_fsm(4);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(axis_V_V_TVALID, ap_enable_reg_pp0_iter0, ap_predicate_op34_read_state3)
    begin
                ap_block_pp0_stage0_11001 <= ((axis_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op34_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(axis_V_V_TVALID, ap_enable_reg_pp0_iter0, ap_predicate_op34_read_state3)
    begin
                ap_block_pp0_stage0_subdone <= ((axis_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op34_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(axis_V_V_TVALID, ap_enable_reg_pp0_iter0, ap_predicate_op41_read_state4)
    begin
                ap_block_pp0_stage1_11001 <= ((axis_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op41_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(axis_V_V_TVALID, ap_enable_reg_pp0_iter0, ap_predicate_op41_read_state4)
    begin
                ap_block_pp0_stage1_subdone <= ((axis_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op41_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state3_pp0_stage0_iter0_assign_proc : process(axis_V_V_TVALID, ap_predicate_op34_read_state3)
    begin
                ap_block_state3_pp0_stage0_iter0 <= ((axis_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op34_read_state3 = ap_const_boolean_1));
    end process;


    ap_block_state4_pp0_stage1_iter0_assign_proc : process(axis_V_V_TVALID, ap_predicate_op41_read_state4)
    begin
                ap_block_state4_pp0_stage1_iter0 <= ((axis_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op41_read_state4 = ap_const_boolean_1));
    end process;

        ap_block_state5_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_137_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
                ap_condition_137 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001));
    end process;


    ap_condition_172_assign_proc : process(exitcond1_i_i_i_reg_302, tmp_5_i_i_i_reg_311, tmp_6_1_i_i_i_reg_320)
    begin
                ap_condition_172 <= ((tmp_6_1_i_i_i_reg_320 = ap_const_lv1_1) and (tmp_5_i_i_i_reg_311 = ap_const_lv1_0) and (exitcond1_i_i_i_reg_302 = ap_const_lv1_0));
    end process;


    ap_condition_84_assign_proc : process(exitcond1_i_i_i_reg_302, tmp_5_i_i_i_reg_311, tmp_6_1_i_i_i_reg_320)
    begin
                ap_condition_84 <= ((tmp_6_1_i_i_i_reg_320 = ap_const_lv1_0) and (tmp_5_i_i_i_reg_311 = ap_const_lv1_0) and (exitcond1_i_i_i_reg_302 = ap_const_lv1_0));
    end process;


    ap_condition_pp0_exit_iter0_state3_assign_proc : process(exitcond1_i_i_i_fu_215_p2)
    begin
        if ((exitcond1_i_i_i_fu_215_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_i_i_i_phi_fu_148_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, exitcond1_i_i_i_reg_302, i_i_i_i_reg_144, i_reg_306, ap_enable_reg_pp0_iter1)
    begin
        if (((exitcond1_i_i_i_reg_302 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_i_i_i_i_phi_fu_148_p4 <= i_reg_306;
        else 
            ap_phi_mux_i_i_i_i_phi_fu_148_p4 <= i_i_i_i_reg_144;
        end if; 
    end process;


    ap_phi_mux_p_094_1_i_i_i_phi_fu_171_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, exitcond1_i_i_i_reg_302, tmp_5_i_i_i_reg_311, ap_enable_reg_pp0_iter1, axi_word_V_1_i_i_i_fu_264_p3)
    begin
        if (((tmp_5_i_i_i_reg_311 = ap_const_lv1_0) and (exitcond1_i_i_i_reg_302 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_p_094_1_i_i_i_phi_fu_171_p4 <= axi_word_V_1_i_i_i_fu_264_p3;
        else 
            ap_phi_mux_p_094_1_i_i_i_phi_fu_171_p4 <= ap_const_lv64_0;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_p_1_1_i_i_i_reg_156 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op34_read_state3_assign_proc : process(exitcond1_i_i_i_fu_215_p2, tmp_5_i_i_i_fu_230_p2)
    begin
                ap_predicate_op34_read_state3 <= ((tmp_5_i_i_i_fu_230_p2 = ap_const_lv1_0) and (exitcond1_i_i_i_fu_215_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op41_read_state4_assign_proc : process(exitcond1_i_i_i_reg_302, tmp_5_i_i_i_reg_311, tmp_6_1_i_i_i_reg_320)
    begin
                ap_predicate_op41_read_state4 <= ((tmp_6_1_i_i_i_reg_320 = ap_const_lv1_0) and (tmp_5_i_i_i_reg_311 = ap_const_lv1_0) and (exitcond1_i_i_i_reg_302 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= (tmp_reg_292 & ap_const_lv9_0);
    axi_word_V_1_i_i_i_fu_264_p3 <= (ap_phi_reg_pp0_iter1_p_1_1_i_i_i_reg_156 & tmp_V_reg_315);

    axis_V_V_TDATA_blk_n_assign_proc : process(axis_V_V_TVALID, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, exitcond1_i_i_i_fu_215_p2, tmp_5_i_i_i_fu_230_p2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, exitcond1_i_i_i_reg_302, tmp_5_i_i_i_reg_311, tmp_6_1_i_i_i_reg_320)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_6_1_i_i_i_reg_320 = ap_const_lv1_0) and (tmp_5_i_i_i_reg_311 = ap_const_lv1_0) and (exitcond1_i_i_i_reg_302 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((tmp_5_i_i_i_fu_230_p2 = ap_const_lv1_0) and (exitcond1_i_i_i_fu_215_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            axis_V_V_TDATA_blk_n <= axis_V_V_TVALID;
        else 
            axis_V_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    axis_V_V_TREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_predicate_op34_read_state3, ap_block_pp0_stage0_11001, ap_predicate_op41_read_state4, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_predicate_op41_read_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_predicate_op34_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            axis_V_V_TREADY <= ap_const_logic_1;
        else 
            axis_V_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    cache_V_address0 <= tmp_7_i_i_i_fu_272_p1(9 - 1 downto 0);

    cache_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cache_V_ce0 <= ap_const_logic_1;
        else 
            cache_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cache_V_d0 <= ap_phi_mux_p_094_1_i_i_i_phi_fu_171_p4;

    cache_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, exitcond1_i_i_i_reg_302, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((exitcond1_i_i_i_reg_302 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cache_V_we0 <= ap_const_logic_1;
        else 
            cache_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    data_length_V_1_1_i_s_fu_248_p2 <= std_logic_vector(unsigned(p_098_1_i_i_i_fu_90) + unsigned(ap_const_lv11_7FE));
    data_length_V_1_i_i_s_fu_236_p2 <= std_logic_vector(unsigned(p_098_1_i_i_i_fu_90) + unsigned(ap_const_lv11_7FF));
    exitcond1_i_i_i_fu_215_p2 <= "1" when (ap_phi_mux_i_i_i_i_phi_fu_148_p4 = ap_const_lv10_200) else "0";
    final_burst_length_V_4_fu_203_p3 <= 
        final_burst_length_V when (tmp_i_i_i_reg_297(0) = '1') else 
        ap_const_lv11_400;
    i_fu_221_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_i_i_i_phi_fu_148_p4) + unsigned(ap_const_lv10_1));
    lhs_V_cast_i_i_i_fu_183_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loop_count_V),15));
    r_V_fu_187_p2 <= std_logic_vector(signed(ap_const_lv15_7FFF) + signed(lhs_V_cast_i_i_i_fu_183_p1));

    rx_buffer_V_offset_out_blk_n_assign_proc : process(rx_buffer_V_offset_out_full_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rx_buffer_V_offset_out_blk_n <= rx_buffer_V_offset_out_full_n;
        else 
            rx_buffer_V_offset_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rx_buffer_V_offset_out_din <= rx_buffer_V_offset;

    rx_buffer_V_offset_out_write_assign_proc : process(rx_buffer_V_offset_out_full_n, ap_CS_fsm_state2)
    begin
        if (((rx_buffer_V_offset_out_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rx_buffer_V_offset_out_write <= ap_const_logic_1;
        else 
            rx_buffer_V_offset_out_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_5_i_i_i_fu_230_p2 <= "1" when (p_098_1_i_i_i_fu_90 = ap_const_lv11_0) else "0";
    tmp_6_1_i_i_i_fu_242_p2 <= "1" when (data_length_V_1_i_i_s_fu_236_p2 = ap_const_lv11_0) else "0";
    tmp_7_i_i_i_fu_272_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_i_i_i_reg_144),64));
    tmp_cast_i_i_i_fu_193_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_179_p1),15));
    tmp_fu_179_p1 <= val_assign(13 - 1 downto 0);
    tmp_i_i_i_fu_197_p2 <= "1" when (tmp_cast_i_i_i_fu_193_p1 = r_V_fu_187_p2) else "0";
end behav;
