<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml divider_top.twx divider_top.ncd -o divider_top.twr
divider_top.pcf -ucf divider_top.ucf

</twCmdLine><twDesign>divider_top.ncd</twDesign><twDesignPath>divider_top.ncd</twDesignPath><twPCF>divider_top.pcf</twPCF><twPcfPath>divider_top.pcf</twPcfPath><twDevInfo arch="artix7" pkg="csg324"><twDevName>xc7a100t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 10ns HIGH 50%;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>40080767686</twItemCnt><twErrCntSetup>61</twErrCntSetup><twErrCntEndPt>61</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>210</twEndPtCnt><twPathErrCnt>37158705122</twPathErrCnt><twMinPer>12.122</twMinPer></twConstHead><twPathRptBanner iPaths="1892810357" iCriticalPaths="1874120231" sType="EndPoint">Paths for end point divider_1/x_7 (SLICE_X75Y56.D6), 1892810357 paths
</twPathRptBanner><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.122</twSlack><twSrc BELType="FF">divider_1/y_4_1</twSrc><twDest BELType="FF">divider_1/x_7</twDest><twTotPathDel>12.037</twTotPathDel><twClkSkew dest = "0.635" src = "0.685">0.050</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>divider_1/y_4_1</twSrc><twDest BELType='FF'>divider_1/x_7</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X81Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BCLK</twSrcClk><twPathDel><twSite>SLICE_X81Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>divider_1/y_4_1</twComp><twBEL>divider_1/y_4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>divider_1/y_4_1</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N25</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y53.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>N25</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N44</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y52.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_lut&lt;1&gt;</twBEL><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;7&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>N48</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y52.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y52.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;7&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>N141</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y54.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;5&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N282</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_26_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y58.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>N35</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;1&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT21</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y56.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y56.CMUX</twSite><twDelType>Tbxc</twDelType><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_32_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>N378</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y57.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>N27</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/state_FSM_FFd1</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y56.D6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.064</twDelInfo><twComp>divider_1/x&lt;7&gt;</twComp><twBEL>divider_1/x_7_dpot</twBEL><twBEL>divider_1/x_7</twBEL></twPathDel><twLogDel>3.712</twLogDel><twRouteDel>8.325</twRouteDel><twTotDel>12.037</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.117</twSlack><twSrc BELType="FF">divider_1/y_4_1</twSrc><twDest BELType="FF">divider_1/x_7</twDest><twTotPathDel>12.032</twTotPathDel><twClkSkew dest = "0.635" src = "0.685">0.050</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>divider_1/y_4_1</twSrc><twDest BELType='FF'>divider_1/x_7</twDest><twLogLvls>20</twLogLvls><twSrcSite>SLICE_X81Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BCLK</twSrcClk><twPathDel><twSite>SLICE_X81Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>divider_1/y_4_1</twComp><twBEL>divider_1/y_4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>divider_1/y_4_1</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N25</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y53.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>N25</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N44</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y52.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_lut&lt;1&gt;</twBEL><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;7&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>N48</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y52.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y52.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;7&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>N141</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N13</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y56.B4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;4&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_26_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N114</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_26_o21_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y58.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>N116</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;1&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT21</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y56.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y56.CMUX</twSite><twDelType>Tbxc</twDelType><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_32_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>N378</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y57.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>N27</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/state_FSM_FFd1</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y56.D6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.064</twDelInfo><twComp>divider_1/x&lt;7&gt;</twComp><twBEL>divider_1/x_7_dpot</twBEL><twBEL>divider_1/x_7</twBEL></twPathDel><twLogDel>3.809</twLogDel><twRouteDel>8.223</twRouteDel><twTotDel>12.032</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.105</twSlack><twSrc BELType="FF">divider_1/y_4_1</twSrc><twDest BELType="FF">divider_1/x_7</twDest><twTotPathDel>12.020</twTotPathDel><twClkSkew dest = "0.635" src = "0.685">0.050</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>divider_1/y_4_1</twSrc><twDest BELType='FF'>divider_1/x_7</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X81Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BCLK</twSrcClk><twPathDel><twSite>SLICE_X81Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>divider_1/y_4_1</twComp><twBEL>divider_1/y_4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>divider_1/y_4_1</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N25</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y53.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>N25</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N44</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y52.A6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y52.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_lut&lt;0&gt;</twBEL><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;7&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>N48</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y52.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y52.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;7&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>N141</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y54.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;5&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N282</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_26_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y58.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>N35</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;1&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT21</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y56.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y56.CMUX</twSite><twDelType>Tbxc</twDelType><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_32_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>N378</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y57.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>N27</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/state_FSM_FFd1</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y56.D6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.064</twDelInfo><twComp>divider_1/x&lt;7&gt;</twComp><twBEL>divider_1/x_7_dpot</twBEL><twBEL>divider_1/x_7</twBEL></twPathDel><twLogDel>3.695</twLogDel><twRouteDel>8.325</twRouteDel><twTotDel>12.020</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1892810357" iCriticalPaths="1874120231" sType="EndPoint">Paths for end point divider_1/state_FSM_FFd1 (SLICE_X77Y57.D4), 1892810357 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.115</twSlack><twSrc BELType="FF">divider_1/y_4_1</twSrc><twDest BELType="FF">divider_1/state_FSM_FFd1</twDest><twTotPathDel>12.030</twTotPathDel><twClkSkew dest = "0.635" src = "0.685">0.050</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>divider_1/y_4_1</twSrc><twDest BELType='FF'>divider_1/state_FSM_FFd1</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X81Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BCLK</twSrcClk><twPathDel><twSite>SLICE_X81Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>divider_1/y_4_1</twComp><twBEL>divider_1/y_4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>divider_1/y_4_1</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N25</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y53.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>N25</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N44</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y52.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_lut&lt;1&gt;</twBEL><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;7&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>N48</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y52.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y52.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;7&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>N141</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y54.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;5&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N282</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_26_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y58.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>N35</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;1&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT21</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y56.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y56.CMUX</twSite><twDelType>Tbxc</twDelType><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_32_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>N378</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y57.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>N27</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/state_FSM_FFd1</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y57.D4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.064</twDelInfo><twComp>divider_1/state_FSM_FFd1</twComp><twBEL>divider_1/state_FSM_FFd1-In1</twBEL><twBEL>divider_1/state_FSM_FFd1</twBEL></twPathDel><twLogDel>3.712</twLogDel><twRouteDel>8.318</twRouteDel><twTotDel>12.030</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.110</twSlack><twSrc BELType="FF">divider_1/y_4_1</twSrc><twDest BELType="FF">divider_1/state_FSM_FFd1</twDest><twTotPathDel>12.025</twTotPathDel><twClkSkew dest = "0.635" src = "0.685">0.050</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>divider_1/y_4_1</twSrc><twDest BELType='FF'>divider_1/state_FSM_FFd1</twDest><twLogLvls>20</twLogLvls><twSrcSite>SLICE_X81Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BCLK</twSrcClk><twPathDel><twSite>SLICE_X81Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>divider_1/y_4_1</twComp><twBEL>divider_1/y_4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>divider_1/y_4_1</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N25</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y53.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>N25</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N44</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y52.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_lut&lt;1&gt;</twBEL><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;7&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>N48</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y52.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y52.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;7&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>N141</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N13</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y56.B4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;4&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_26_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N114</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_26_o21_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y58.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>N116</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;1&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT21</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y56.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y56.CMUX</twSite><twDelType>Tbxc</twDelType><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_32_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>N378</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y57.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>N27</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/state_FSM_FFd1</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y57.D4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.064</twDelInfo><twComp>divider_1/state_FSM_FFd1</twComp><twBEL>divider_1/state_FSM_FFd1-In1</twBEL><twBEL>divider_1/state_FSM_FFd1</twBEL></twPathDel><twLogDel>3.809</twLogDel><twRouteDel>8.216</twRouteDel><twTotDel>12.025</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.098</twSlack><twSrc BELType="FF">divider_1/y_4_1</twSrc><twDest BELType="FF">divider_1/state_FSM_FFd1</twDest><twTotPathDel>12.013</twTotPathDel><twClkSkew dest = "0.635" src = "0.685">0.050</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>divider_1/y_4_1</twSrc><twDest BELType='FF'>divider_1/state_FSM_FFd1</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X81Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BCLK</twSrcClk><twPathDel><twSite>SLICE_X81Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>divider_1/y_4_1</twComp><twBEL>divider_1/y_4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>divider_1/y_4_1</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N25</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y53.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>N25</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N44</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y52.A6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y52.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_lut&lt;0&gt;</twBEL><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;7&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>N48</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y52.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y52.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;7&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>N141</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y54.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;5&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N282</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_26_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y58.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>N35</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;1&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT21</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y56.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y56.CMUX</twSite><twDelType>Tbxc</twDelType><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_32_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>N378</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y57.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>N27</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/state_FSM_FFd1</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y57.D4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.064</twDelInfo><twComp>divider_1/state_FSM_FFd1</twComp><twBEL>divider_1/state_FSM_FFd1-In1</twBEL><twBEL>divider_1/state_FSM_FFd1</twBEL></twPathDel><twLogDel>3.695</twLogDel><twRouteDel>8.318</twRouteDel><twTotDel>12.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1892810357" iCriticalPaths="1873847675" sType="EndPoint">Paths for end point divider_1/x_1 (SLICE_X75Y58.B6), 1892810357 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.100</twSlack><twSrc BELType="FF">divider_1/y_4_1</twSrc><twDest BELType="FF">divider_1/x_1</twDest><twTotPathDel>12.014</twTotPathDel><twClkSkew dest = "0.634" src = "0.685">0.051</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>divider_1/y_4_1</twSrc><twDest BELType='FF'>divider_1/x_1</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X81Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BCLK</twSrcClk><twPathDel><twSite>SLICE_X81Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>divider_1/y_4_1</twComp><twBEL>divider_1/y_4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>divider_1/y_4_1</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N25</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y53.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>N25</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N44</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y52.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_lut&lt;1&gt;</twBEL><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;7&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>N48</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y52.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y52.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;7&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>N141</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y54.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;5&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N282</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_26_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y58.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>N35</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;1&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT21</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y56.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y56.CMUX</twSite><twDelType>Tbxc</twDelType><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_32_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>N378</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y57.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>N27</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/state_FSM_FFd1</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y58.B6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>divider_1/x&lt;1&gt;</twComp><twBEL>divider_1/x_1_dpot</twBEL><twBEL>divider_1/x_1</twBEL></twPathDel><twLogDel>3.713</twLogDel><twRouteDel>8.301</twRouteDel><twTotDel>12.014</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.095</twSlack><twSrc BELType="FF">divider_1/y_4_1</twSrc><twDest BELType="FF">divider_1/x_1</twDest><twTotPathDel>12.009</twTotPathDel><twClkSkew dest = "0.634" src = "0.685">0.051</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>divider_1/y_4_1</twSrc><twDest BELType='FF'>divider_1/x_1</twDest><twLogLvls>20</twLogLvls><twSrcSite>SLICE_X81Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BCLK</twSrcClk><twPathDel><twSite>SLICE_X81Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>divider_1/y_4_1</twComp><twBEL>divider_1/y_4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>divider_1/y_4_1</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N25</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y53.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>N25</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N44</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y52.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_lut&lt;1&gt;</twBEL><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;7&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>N48</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y52.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y52.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;7&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>N141</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N13</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y56.B4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;4&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_26_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N114</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_26_o21_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y58.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>N116</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;1&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT21</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y56.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y56.CMUX</twSite><twDelType>Tbxc</twDelType><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_32_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>N378</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y57.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>N27</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/state_FSM_FFd1</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y58.B6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>divider_1/x&lt;1&gt;</twComp><twBEL>divider_1/x_1_dpot</twBEL><twBEL>divider_1/x_1</twBEL></twPathDel><twLogDel>3.810</twLogDel><twRouteDel>8.199</twRouteDel><twTotDel>12.009</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.083</twSlack><twSrc BELType="FF">divider_1/y_4_1</twSrc><twDest BELType="FF">divider_1/x_1</twDest><twTotPathDel>11.997</twTotPathDel><twClkSkew dest = "0.634" src = "0.685">0.051</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>divider_1/y_4_1</twSrc><twDest BELType='FF'>divider_1/x_1</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X81Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BCLK</twSrcClk><twPathDel><twSite>SLICE_X81Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>divider_1/y_4_1</twComp><twBEL>divider_1/y_4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>divider_1/y_4_1</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N25</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y53.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>N25</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N44</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y52.A6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y52.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_lut&lt;0&gt;</twBEL><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;7&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>N48</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y52.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y52.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;7&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>N141</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y54.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;5&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N282</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_26_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y58.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>N35</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;1&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT21</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y56.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y56.CMUX</twSite><twDelType>Tbxc</twDelType><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_32_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>N378</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y57.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>N27</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/state_FSM_FFd1</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y58.B6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>divider_1/x&lt;1&gt;</twComp><twBEL>divider_1/x_1_dpot</twBEL><twBEL>divider_1/x_1</twBEL></twPathDel><twLogDel>3.696</twLogDel><twRouteDel>8.301</twRouteDel><twTotDel>11.997</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point divider_1/state_FSM_FFd2 (SLICE_X74Y57.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.200</twSlack><twSrc BELType="FF">divider_1/state_FSM_FFd1</twSrc><twDest BELType="FF">divider_1/state_FSM_FFd2</twDest><twTotPathDel>0.216</twTotPathDel><twClkSkew dest = "0.086" src = "0.070">-0.016</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>divider_1/state_FSM_FFd1</twSrc><twDest BELType='FF'>divider_1/state_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X77Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twSrcClk><twPathDel><twSite>SLICE_X77Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>divider_1/state_FSM_FFd1</twComp><twBEL>divider_1/state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y57.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.151</twDelInfo><twComp>divider_1/state_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>divider_1/state_FSM_FFd2</twComp><twBEL>divider_1/state_FSM_FFd2-In1</twBEL><twBEL>divider_1/state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.065</twLogDel><twRouteDel>0.151</twRouteDel><twTotDel>0.216</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point divider_1/x_3 (SLICE_X75Y57.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.246</twSlack><twSrc BELType="FF">divider_1/x_3</twSrc><twDest BELType="FF">divider_1/x_3</twDest><twTotPathDel>0.246</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>divider_1/x_3</twSrc><twDest BELType='FF'>divider_1/x_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twSrcClk><twPathDel><twSite>SLICE_X75Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>divider_1/q_int&lt;7&gt;</twComp><twBEL>divider_1/x_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y57.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>divider_1/x&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X75Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.047</twDelInfo><twComp>divider_1/q_int&lt;7&gt;</twComp><twBEL>divider_1/x_3_dpot</twBEL><twBEL>divider_1/x_3</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.152</twRouteDel><twTotDel>0.246</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point divider_1/q_int_4 (SLICE_X74Y58.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.247</twSlack><twSrc BELType="FF">divider_1/q_int_4</twSrc><twDest BELType="FF">divider_1/q_int_4</twDest><twTotPathDel>0.247</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>divider_1/q_int_4</twSrc><twDest BELType='FF'>divider_1/q_int_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X74Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twSrcClk><twPathDel><twSite>SLICE_X74Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>divider_1/q_int&lt;4&gt;</twComp><twBEL>divider_1/q_int_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.159</twDelInfo><twComp>divider_1/q_int&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>divider_1/q_int&lt;4&gt;</twComp><twBEL>divider_1/q_int_4_dpot</twBEL><twBEL>divider_1/q_int_4</twBEL></twPathDel><twLogDel>0.088</twLogDel><twRouteDel>0.159</twRouteDel><twTotDel>0.247</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="31"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="32" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="8.408" period="10.000" constraintValue="10.000" deviceLimit="1.592" freqLimit="628.141" physResource="BUF_GP_1/BUFG/I0" logResource="BUF_GP_1/BUFG/I0" locationPin="BUFGCTRL_X0Y31.I0" clockNet="BUF_GP_1/IBUFG"/><twPinLimit anchorID="33" type="MINLOWPULSE" name="Tcl" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="divider_1/second_cycle/CLK" logResource="divider_1/second_cycle/CK" locationPin="SLICE_X67Y67.CLK" clockNet="BCLK"/><twPinLimit anchorID="34" type="MINHIGHPULSE" name="Tch" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="divider_1/second_cycle/CLK" logResource="divider_1/second_cycle/CK" locationPin="SLICE_X67Y67.CLK" clockNet="BCLK"/></twPinLimitRpt></twConst><twConst anchorID="35" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="PIN &quot;sw0&quot; TIG;" ScopeName="">PATH &quot;TS_LD_path&quot; TIG;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LD4 (T5.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twUnconstPath anchorID="37" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.571</twTotDel><twSrc BELType="FF">divider_1/x_4</twSrc><twDest BELType="PAD">LD4</twDest><twTotPathDel>5.571</twTotPathDel><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>divider_1/x_4</twSrc><twDest BELType='PAD'>LD4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X77Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BCLK</twSrcClk><twPathDel><twSite>SLICE_X77Y56.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>divider_1/x&lt;4&gt;</twComp><twBEL>divider_1/x_4</twBEL></twPathDel><twPathDel><twSite>T5.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.051</twDelInfo><twComp>divider_1/x&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>T5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.179</twDelInfo><twComp>LD4</twComp><twBEL>LD4_OBUF</twBEL><twBEL>LD4</twBEL></twPathDel><twLogDel>3.520</twLogDel><twRouteDel>2.051</twRouteDel><twTotDel>5.571</twTotDel><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LD5 (T4.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twUnconstPath anchorID="39" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.554</twTotDel><twSrc BELType="FF">divider_1/x_5</twSrc><twDest BELType="PAD">LD5</twDest><twTotPathDel>5.554</twTotPathDel><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>divider_1/x_5</twSrc><twDest BELType='PAD'>LD5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BCLK</twSrcClk><twPathDel><twSite>SLICE_X78Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>divider_1/x&lt;5&gt;</twComp><twBEL>divider_1/x_5</twBEL></twPathDel><twPathDel><twSite>T4.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.987</twDelInfo><twComp>divider_1/x&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>T4.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.174</twDelInfo><twComp>LD5</twComp><twBEL>LD5_OBUF</twBEL><twBEL>LD5</twBEL></twPathDel><twLogDel>3.567</twLogDel><twRouteDel>1.987</twRouteDel><twTotDel>5.554</twTotDel><twPctLog>64.2</twPctLog><twPctRoute>35.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LD2 (R8.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twUnconstPath anchorID="41" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.232</twTotDel><twSrc BELType="FF">divider_1/x_2</twSrc><twDest BELType="PAD">LD2</twDest><twTotPathDel>5.232</twTotPathDel><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>divider_1/x_2</twSrc><twDest BELType='PAD'>LD2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X74Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BCLK</twSrcClk><twPathDel><twSite>SLICE_X74Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>divider_1/q_int&lt;4&gt;</twComp><twBEL>divider_1/x_2</twBEL></twPathDel><twPathDel><twSite>R8.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.673</twDelInfo><twComp>divider_1/x&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>R8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.166</twDelInfo><twComp>LD2</twComp><twBEL>LD2_OBUF</twBEL><twBEL>LD2</twBEL></twPathDel><twLogDel>3.559</twLogDel><twRouteDel>1.673</twRouteDel><twTotDel>5.232</twTotDel><twPctLog>68.0</twPctLog><twPctRoute>32.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="42" twConstType="PATHDELAY" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_divider_multicycle_path&quot; = FROM &quot;XYQ_GROUP&quot; TO &quot;XYQ_GROUP&quot; &quot;TS_sys_clk_pin&quot; * 2;" ScopeName="">TS_divider_multicycle_path = MAXDELAY FROM TIMEGRP &quot;XYQ_GROUP&quot; TO TIMEGRP         &quot;XYQ_GROUP&quot; TS_sys_clk_pin * 2;</twConstName><twItemCnt>177262034</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>11.873</twMaxDel></twConstHead><twPathRptBanner iPaths="82791377" iCriticalPaths="0" sType="EndPoint">Paths for end point divider_1/q_int_0 (SLICE_X77Y56.A6), 82791377 paths
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathFromToDelay"><twSlack>8.127</twSlack><twSrc BELType="FF">divider_1/y_0</twSrc><twDest BELType="FF">divider_1/q_int_0</twDest><twTotPathDel>11.783</twTotPathDel><twClkSkew dest = "0.635" src = "0.690">0.055</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>divider_1/y_0</twSrc><twDest BELType='FF'>divider_1/q_int_0</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X85Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BCLK</twSrcClk><twPathDel><twSite>SLICE_X85Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>divider_1/y&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N64</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N44</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y52.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_lut&lt;1&gt;</twBEL><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;7&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>N48</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y52.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y52.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;7&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>N141</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y54.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;5&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N282</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_26_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y58.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>N35</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;1&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT21</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y56.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y56.CMUX</twSite><twDelType>Tbxc</twDelType><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_32_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>N378</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y57.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>N27</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/state_FSM_FFd1</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y56.A6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>divider_1/x&lt;4&gt;</twComp><twBEL>divider_1/q_int_0_dpot</twBEL><twBEL>divider_1/q_int_0</twBEL></twPathDel><twLogDel>3.715</twLogDel><twRouteDel>8.068</twRouteDel><twTotDel>11.783</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathFromToDelay"><twSlack>8.132</twSlack><twSrc BELType="FF">divider_1/y_0</twSrc><twDest BELType="FF">divider_1/q_int_0</twDest><twTotPathDel>11.778</twTotPathDel><twClkSkew dest = "0.635" src = "0.690">0.055</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>divider_1/y_0</twSrc><twDest BELType='FF'>divider_1/q_int_0</twDest><twLogLvls>20</twLogLvls><twSrcSite>SLICE_X85Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BCLK</twSrcClk><twPathDel><twSite>SLICE_X85Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>divider_1/y&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N64</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N44</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y52.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_lut&lt;1&gt;</twBEL><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;7&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>N48</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y52.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y52.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;7&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>N141</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N13</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y56.B4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;4&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_26_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N114</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_26_o21_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y58.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>N116</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;1&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT21</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y56.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y56.CMUX</twSite><twDelType>Tbxc</twDelType><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_32_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>N378</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y57.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>N27</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/state_FSM_FFd1</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y56.A6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>divider_1/x&lt;4&gt;</twComp><twBEL>divider_1/q_int_0_dpot</twBEL><twBEL>divider_1/q_int_0</twBEL></twPathDel><twLogDel>3.812</twLogDel><twRouteDel>7.966</twRouteDel><twTotDel>11.778</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathFromToDelay"><twSlack>8.144</twSlack><twSrc BELType="FF">divider_1/y_0</twSrc><twDest BELType="FF">divider_1/q_int_0</twDest><twTotPathDel>11.766</twTotPathDel><twClkSkew dest = "0.635" src = "0.690">0.055</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>divider_1/y_0</twSrc><twDest BELType='FF'>divider_1/q_int_0</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X85Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BCLK</twSrcClk><twPathDel><twSite>SLICE_X85Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>divider_1/y&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N64</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N44</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y52.A6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y52.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_lut&lt;0&gt;</twBEL><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;7&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>N48</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y52.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y52.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;7&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>N141</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y54.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;5&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N282</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_26_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y58.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>N35</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;1&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT21</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y56.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y56.CMUX</twSite><twDelType>Tbxc</twDelType><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_32_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>N378</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y57.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>N27</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/state_FSM_FFd1</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y56.A6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>divider_1/x&lt;4&gt;</twComp><twBEL>divider_1/q_int_0_dpot</twBEL><twBEL>divider_1/q_int_0</twBEL></twPathDel><twLogDel>3.698</twLogDel><twRouteDel>8.068</twRouteDel><twTotDel>11.766</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="82791377" iCriticalPaths="0" sType="EndPoint">Paths for end point divider_1/x_0 (SLICE_X78Y57.A6), 82791377 paths
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathFromToDelay"><twSlack>8.151</twSlack><twSrc BELType="FF">divider_1/y_0</twSrc><twDest BELType="FF">divider_1/x_0</twDest><twTotPathDel>11.763</twTotPathDel><twClkSkew dest = "0.639" src = "0.690">0.051</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>divider_1/y_0</twSrc><twDest BELType='FF'>divider_1/x_0</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X85Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BCLK</twSrcClk><twPathDel><twSite>SLICE_X85Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>divider_1/y&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N64</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N44</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y52.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_lut&lt;1&gt;</twBEL><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;7&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>N48</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y52.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y52.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;7&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>N141</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y54.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;5&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N282</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_26_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y58.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>N35</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;1&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT21</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y56.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y56.CMUX</twSite><twDelType>Tbxc</twDelType><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_32_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>N378</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y57.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>N27</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/state_FSM_FFd1</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y57.A6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>divider_1/x&lt;5&gt;</twComp><twBEL>divider_1/x_0_dpot</twBEL><twBEL>divider_1/x_0</twBEL></twPathDel><twLogDel>3.676</twLogDel><twRouteDel>8.087</twRouteDel><twTotDel>11.763</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathFromToDelay"><twSlack>8.156</twSlack><twSrc BELType="FF">divider_1/y_0</twSrc><twDest BELType="FF">divider_1/x_0</twDest><twTotPathDel>11.758</twTotPathDel><twClkSkew dest = "0.639" src = "0.690">0.051</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>divider_1/y_0</twSrc><twDest BELType='FF'>divider_1/x_0</twDest><twLogLvls>20</twLogLvls><twSrcSite>SLICE_X85Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BCLK</twSrcClk><twPathDel><twSite>SLICE_X85Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>divider_1/y&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N64</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N44</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y52.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_lut&lt;1&gt;</twBEL><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;7&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>N48</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y52.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y52.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;7&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>N141</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N13</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y56.B4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;4&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_26_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N114</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_26_o21_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y58.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>N116</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;1&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT21</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y56.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y56.CMUX</twSite><twDelType>Tbxc</twDelType><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_32_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>N378</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y57.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>N27</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/state_FSM_FFd1</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y57.A6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>divider_1/x&lt;5&gt;</twComp><twBEL>divider_1/x_0_dpot</twBEL><twBEL>divider_1/x_0</twBEL></twPathDel><twLogDel>3.773</twLogDel><twRouteDel>7.985</twRouteDel><twTotDel>11.758</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathFromToDelay"><twSlack>8.168</twSlack><twSrc BELType="FF">divider_1/y_0</twSrc><twDest BELType="FF">divider_1/x_0</twDest><twTotPathDel>11.746</twTotPathDel><twClkSkew dest = "0.639" src = "0.690">0.051</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>divider_1/y_0</twSrc><twDest BELType='FF'>divider_1/x_0</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X85Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BCLK</twSrcClk><twPathDel><twSite>SLICE_X85Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>divider_1/y&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N64</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N44</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y52.A6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y52.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_lut&lt;0&gt;</twBEL><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;7&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>N48</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y52.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y52.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;7&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>N141</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y54.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;5&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N282</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_26_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y58.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>N35</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;1&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT21</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y56.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y56.CMUX</twSite><twDelType>Tbxc</twDelType><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_32_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>N378</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y57.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>N27</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/state_FSM_FFd1</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y57.A6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>divider_1/x&lt;5&gt;</twComp><twBEL>divider_1/x_0_dpot</twBEL><twBEL>divider_1/x_0</twBEL></twPathDel><twLogDel>3.659</twLogDel><twRouteDel>8.087</twRouteDel><twTotDel>11.746</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5607105" iCriticalPaths="0" sType="EndPoint">Paths for end point divider_1/q_int_0 (SLICE_X77Y56.A2), 5607105 paths
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathFromToDelay"><twSlack>8.556</twSlack><twSrc BELType="FF">divider_1/y_0</twSrc><twDest BELType="FF">divider_1/q_int_0</twDest><twTotPathDel>11.354</twTotPathDel><twClkSkew dest = "0.635" src = "0.690">0.055</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>divider_1/y_0</twSrc><twDest BELType='FF'>divider_1/q_int_0</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X85Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BCLK</twSrcClk><twPathDel><twSite>SLICE_X85Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>divider_1/y&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N64</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N44</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y52.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_lut&lt;1&gt;</twBEL><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;7&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>N48</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y52.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y52.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;7&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>N141</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y54.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;5&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N282</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_26_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y57.A4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>N35</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N282</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_26_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_26_o</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;6&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_31_o1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y56.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_31_o</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_31_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y58.A6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_31_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.q_int_temp&lt;2&gt;</twComp><twBEL>divider_1/_n0182&lt;8&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y56.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>divider_1/_n0182&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>divider_1/x&lt;4&gt;</twComp><twBEL>divider_1/q_int_0_dpot</twBEL><twBEL>divider_1/q_int_0</twBEL></twPathDel><twLogDel>3.189</twLogDel><twRouteDel>8.165</twRouteDel><twTotDel>11.354</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathFromToDelay"><twSlack>8.573</twSlack><twSrc BELType="FF">divider_1/y_0</twSrc><twDest BELType="FF">divider_1/q_int_0</twDest><twTotPathDel>11.337</twTotPathDel><twClkSkew dest = "0.635" src = "0.690">0.055</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>divider_1/y_0</twSrc><twDest BELType='FF'>divider_1/q_int_0</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X85Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BCLK</twSrcClk><twPathDel><twSite>SLICE_X85Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>divider_1/y&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N64</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N44</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y52.A6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y52.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_lut&lt;0&gt;</twBEL><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;7&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>N48</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y52.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y52.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;7&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>N141</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y54.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;5&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N282</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_26_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y57.A4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>N35</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N282</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_26_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_26_o</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;6&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_31_o1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y56.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_31_o</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_31_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y58.A6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_31_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.q_int_temp&lt;2&gt;</twComp><twBEL>divider_1/_n0182&lt;8&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y56.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>divider_1/_n0182&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>divider_1/x&lt;4&gt;</twComp><twBEL>divider_1/q_int_0_dpot</twBEL><twBEL>divider_1/q_int_0</twBEL></twPathDel><twLogDel>3.172</twLogDel><twRouteDel>8.165</twRouteDel><twTotDel>11.337</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathFromToDelay"><twSlack>8.580</twSlack><twSrc BELType="FF">divider_1/y_0</twSrc><twDest BELType="FF">divider_1/q_int_0</twDest><twTotPathDel>11.330</twTotPathDel><twClkSkew dest = "0.635" src = "0.690">0.055</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>divider_1/y_0</twSrc><twDest BELType='FF'>divider_1/q_int_0</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X85Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BCLK</twSrcClk><twPathDel><twSite>SLICE_X85Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>divider_1/y&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N64</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N44</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y52.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_lut&lt;3&gt;</twBEL><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;7&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>N48</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N69</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y52.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y52.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y53.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;7&gt;</twComp><twBEL>divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT&lt;7:0&gt;_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>divider_1/GND_7_o_GND_7_o_sub_17_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>N141</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_21_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y54.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;5&gt;</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N282</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_26_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y57.A4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>N35</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N282</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_26_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_26_o</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT&lt;6&gt;</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_31_o1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y56.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_31_o</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_31_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y58.A6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_31_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>divider_1/CU_DPU.q_int_temp&lt;2&gt;</twComp><twBEL>divider_1/_n0182&lt;8&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y56.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>divider_1/_n0182&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>divider_1/x&lt;4&gt;</twComp><twBEL>divider_1/q_int_0_dpot</twBEL><twBEL>divider_1/q_int_0</twBEL></twPathDel><twLogDel>3.076</twLogDel><twRouteDel>8.254</twRouteDel><twTotDel>11.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_divider_multicycle_path = MAXDELAY FROM TIMEGRP &quot;XYQ_GROUP&quot; TO TIMEGRP
        &quot;XYQ_GROUP&quot; TS_sys_clk_pin * 2;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point divider_1/x_0 (SLICE_X78Y57.A3), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="61"><twSlack>0.264</twSlack><twSrc BELType="FF">divider_1/x_0</twSrc><twDest BELType="FF">divider_1/x_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>divider_1/x_0</twSrc><twDest BELType='FF'>divider_1/x_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twSrcClk><twPathDel><twSite>SLICE_X78Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>divider_1/x&lt;5&gt;</twComp><twBEL>divider_1/x_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y57.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>divider_1/x&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.075</twDelInfo><twComp>divider_1/x&lt;5&gt;</twComp><twBEL>divider_1/x_0_dpot</twBEL><twBEL>divider_1/x_0</twBEL></twPathDel><twLogDel>0.089</twLogDel><twRouteDel>0.175</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point divider_1/q_int_0 (SLICE_X77Y56.A1), 1 path
</twPathRptBanner><twRacePath anchorID="62"><twSlack>0.381</twSlack><twSrc BELType="FF">divider_1/q_int_0</twSrc><twDest BELType="FF">divider_1/q_int_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>divider_1/q_int_0</twSrc><twDest BELType='FF'>divider_1/q_int_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X77Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twSrcClk><twPathDel><twSite>SLICE_X77Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>divider_1/x&lt;4&gt;</twComp><twBEL>divider_1/q_int_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y56.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>divider_1/q_int&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X77Y56.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.046</twDelInfo><twComp>divider_1/x&lt;4&gt;</twComp><twBEL>divider_1/q_int_0_dpot</twBEL><twBEL>divider_1/q_int_0</twBEL></twPathDel><twLogDel>0.095</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>0.381</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="82791377" iCriticalPaths="0" sType="EndPoint">Paths for end point divider_1/x_0 (SLICE_X78Y57.A6), 82791377 paths
</twPathRptBanner><twRacePath anchorID="63"><twSlack>1.349</twSlack><twSrc BELType="FF">divider_1/y_0</twSrc><twDest BELType="FF">divider_1/x_0</twDest><twClkSkew dest = "0.344" src = "0.313">0.031</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>divider_1/y_0</twSrc><twDest BELType='FF'>divider_1/x_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X85Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twSrcClk><twPathDel><twSite>SLICE_X85Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>divider_1/y&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>N64</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_31_o3_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y54.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>N64</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>divider_1/y_3_2</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_31_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y56.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_31_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_31_o</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_31_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y57.A6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_31_o</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>divider_1/Madd_CU_DPU.q_int_temp[7]_GND_7_o_add_32_OUT_cy&lt;3&gt;</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y57.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>N30</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>divider_1/state_FSM_FFd1</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y57.A6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.075</twDelInfo><twComp>divider_1/x&lt;5&gt;</twComp><twBEL>divider_1/x_0_dpot</twBEL><twBEL>divider_1/x_0</twBEL></twPathDel><twLogDel>0.291</twLogDel><twRouteDel>1.089</twRouteDel><twTotDel>1.380</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="64"><twSlack>1.496</twSlack><twSrc BELType="FF">divider_1/y_0</twSrc><twDest BELType="FF">divider_1/x_0</twDest><twClkSkew dest = "0.344" src = "0.313">0.031</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>divider_1/y_0</twSrc><twDest BELType='FF'>divider_1/x_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X85Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twSrcClk><twPathDel><twSite>SLICE_X85Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>divider_1/y&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>N64</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_31_o3_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y54.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>N64</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>divider_1/y_3_2</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_31_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y56.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_31_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_31_o</twComp><twBEL>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_31_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_31_o</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_31_o</twComp><twBEL>divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_33_OUT51</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_33_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>divider_1/state_FSM_FFd1</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y57.A6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.075</twDelInfo><twComp>divider_1/x&lt;5&gt;</twComp><twBEL>divider_1/x_0_dpot</twBEL><twBEL>divider_1/x_0</twBEL></twPathDel><twLogDel>0.291</twLogDel><twRouteDel>1.236</twRouteDel><twTotDel>1.527</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="65"><twSlack>1.499</twSlack><twSrc BELType="FF">divider_1/y_0</twSrc><twDest BELType="FF">divider_1/x_0</twDest><twClkSkew dest = "0.344" src = "0.313">0.031</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>divider_1/y_0</twSrc><twDest BELType='FF'>divider_1/x_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X85Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twSrcClk><twPathDel><twSite>SLICE_X85Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>divider_1/y&lt;7&gt;</twComp><twBEL>divider_1/y_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.B4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>divider_1/y&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>N378</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>N378</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y57.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>N27</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>divider_1/state_FSM_FFd1</twComp><twBEL>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y57.A6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.075</twDelInfo><twComp>divider_1/x&lt;5&gt;</twComp><twBEL>divider_1/x_0_dpot</twBEL><twBEL>divider_1/x_0</twBEL></twPathDel><twLogDel>0.201</twLogDel><twRouteDel>1.329</twRouteDel><twTotDel>1.530</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">BCLK</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConstRollupTable uID="1" anchorID="66"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="12.122" actualRollup="5.937" errors="61" errorRollup="0" items="40080767686" itemsRollup="177262034"/><twConstRollup name="TS_divider_multicycle_path" fullName="TS_divider_multicycle_path = MAXDELAY FROM TIMEGRP &quot;XYQ_GROUP&quot; TO TIMEGRP         &quot;XYQ_GROUP&quot; TS_sys_clk_pin * 2;" type="child" depth="1" requirement="20.000" prefType="maxdelay" actual="11.873" actualRollup="N/A" errors="0" errorRollup="0" items="177262034" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="67">1</twUnmetConstCnt><twDataSheet anchorID="68" twNameLen="15"><twClk2OutList anchorID="69" twDestWidth="3" twPhaseWidth="4"><twSrc>ClkPort</twSrc><twClk2Out  twOutPad = "LD0" twMinTime = "3.489" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.374" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="BCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "LD1" twMinTime = "3.466" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.305" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="BCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "LD2" twMinTime = "3.527" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.475" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="BCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "LD3" twMinTime = "3.476" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.326" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="BCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "LD4" twMinTime = "3.758" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.816" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="BCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "LD5" twMinTime = "3.714" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.804" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="BCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "LD6" twMinTime = "3.488" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.348" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="BCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "LD7" twMinTime = "3.510" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.403" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="BCLK" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="70" twDestWidth="7"><twDest>ClkPort</twDest><twClk2SU><twSrc>ClkPort</twSrc><twRiseRise>12.122</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="71"><twErrCnt>61</twErrCnt><twScore>75706</twScore><twSetupScore>75706</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>40258029728</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1363</twConnCnt></twConstCov><twStats anchorID="72"><twMinPer>12.122</twMinPer><twFootnote number="1" /><twMaxFreq>82.495</twMaxFreq><twMaxFromToDel>11.873</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Jun 04 18:49:21 2016 </twTimestamp></twFoot><twClientInfo anchorID="73"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 675 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
