# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do risc_v_project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying c:/intelfpga_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project {C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/risc_v_project.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:08 on Nov 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project" C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/risc_v_project.v 
# -- Compiling module risc_v_project
# 
# Top level modules:
# 	risc_v_project
# End time: 11:28:09 on Nov 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project {C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/alu_control.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:09 on Nov 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project" C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/alu_control.v 
# -- Compiling module alu_control
# 
# Top level modules:
# 	alu_control
# End time: 11:28:09 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project {C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/alu.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:09 on Nov 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project" C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:28:09 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project {C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/risc_v_project.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:09 on Nov 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project" C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/risc_v_project.v 
# -- Compiling module risc_v_project
# 
# Top level modules:
# 	risc_v_project
# End time: 11:28:09 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  risc_v_project
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" risc_v_project 
# Start time: 11:28:09 on Nov 21,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.risc_v_project(fast)
# Loading work.alu_control(fast)
# Loading work.alu(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 11:30:28 on Nov 21,2023, Elapsed time: 0:02:19
# Errors: 0, Warnings: 0
