module test(
	input clk, reset,
	output reg [15:0] sum
);

reg [15:0] sum_out;

initial begin
	clk = 0;
	reset = 0;
	sum_out = 0;
end

integer i;
always @(posedge clk or posedge reset) begin
	if (reset) begin
		sum_out <= 0;
	end 
	else begin
		for (i = 0; i <= 15; i = i + 1) begin
			sum_out <= sum_out + 1;
		
		end
		sum <= sum_out;
	end
end


endmodule