
MST-FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac30  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000148  0800add0  0800add0  0000bdd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800af18  0800af18  0000c064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800af18  0800af18  0000bf18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800af20  0800af20  0000c064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800af20  0800af20  0000bf20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800af24  0800af24  0000bf24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  0800af28  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004dd8  20000064  0800af8c  0000c064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004e3c  0800af8c  0000ce3c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a790  00000000  00000000  0000c094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003aa6  00000000  00000000  00026824  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015d8  00000000  00000000  0002a2d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001100  00000000  00000000  0002b8a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019423  00000000  00000000  0002c9a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017d1b  00000000  00000000  00045dcb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099842  00000000  00000000  0005dae6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f7328  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006610  00000000  00000000  000f736c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000085  00000000  00000000  000fd97c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000064 	.word	0x20000064
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800adb8 	.word	0x0800adb8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000068 	.word	0x20000068
 80001dc:	0800adb8 	.word	0x0800adb8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2f>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b60:	bf24      	itt	cs
 8000b62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b6a:	d90d      	bls.n	8000b88 <__aeabi_d2f+0x30>
 8000b6c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b78:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b8c:	d121      	bne.n	8000bd2 <__aeabi_d2f+0x7a>
 8000b8e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b92:	bfbc      	itt	lt
 8000b94:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	4770      	bxlt	lr
 8000b9a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba2:	f1c2 0218 	rsb	r2, r2, #24
 8000ba6:	f1c2 0c20 	rsb	ip, r2, #32
 8000baa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bae:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	f040 0001 	orrne.w	r0, r0, #1
 8000bb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc4:	ea40 000c 	orr.w	r0, r0, ip
 8000bc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bcc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd0:	e7cc      	b.n	8000b6c <__aeabi_d2f+0x14>
 8000bd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd6:	d107      	bne.n	8000be8 <__aeabi_d2f+0x90>
 8000bd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bdc:	bf1e      	ittt	ne
 8000bde:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000be2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000be6:	4770      	bxne	lr
 8000be8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000bec:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bf0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <prvMSTSetupUSClock>:

#if(TESTING_STM32 == 1)
/*
 * Timer reference given from user and used by MST to count nanoseconds
 */
static float prvMSTSetupUSClock() {
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
	//set prescaler equal to MHz of clock
	//we have that f_step = 1Mhz and Tstep = 1us, this way we can count us
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000f28:	4b0a      	ldr	r3, [pc, #40]	@ (8000f54 <prvMSTSetupUSClock+0x30>)
 8000f2a:	68db      	ldr	r3, [r3, #12]
 8000f2c:	4a09      	ldr	r2, [pc, #36]	@ (8000f54 <prvMSTSetupUSClock+0x30>)
 8000f2e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000f32:	60d3      	str	r3, [r2, #12]
	DWT->CYCCNT = 0;
 8000f34:	4b08      	ldr	r3, [pc, #32]	@ (8000f58 <prvMSTSetupUSClock+0x34>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	605a      	str	r2, [r3, #4]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000f3a:	4b07      	ldr	r3, [pc, #28]	@ (8000f58 <prvMSTSetupUSClock+0x34>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	4a06      	ldr	r2, [pc, #24]	@ (8000f58 <prvMSTSetupUSClock+0x34>)
 8000f40:	f043 0301 	orr.w	r3, r3, #1
 8000f44:	6013      	str	r3, [r2, #0]
}
 8000f46:	bf00      	nop
 8000f48:	eeb0 0a67 	vmov.f32	s0, s15
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f52:	4770      	bx	lr
 8000f54:	e000edf0 	.word	0xe000edf0
 8000f58:	e0001000 	.word	0xe0001000

08000f5c <prvMSTGetUS>:

static uint32_t prvMSTGetUS() {
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
	uint32_t outUS = (DWT->CYCCNT / (24));
 8000f62:	4b07      	ldr	r3, [pc, #28]	@ (8000f80 <prvMSTGetUS+0x24>)
 8000f64:	685b      	ldr	r3, [r3, #4]
 8000f66:	4a07      	ldr	r2, [pc, #28]	@ (8000f84 <prvMSTGetUS+0x28>)
 8000f68:	fba2 2303 	umull	r2, r3, r2, r3
 8000f6c:	091b      	lsrs	r3, r3, #4
 8000f6e:	607b      	str	r3, [r7, #4]
	return outUS;
 8000f70:	687b      	ldr	r3, [r7, #4]
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	370c      	adds	r7, #12
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop
 8000f80:	e0001000 	.word	0xe0001000
 8000f84:	aaaaaaab 	.word	0xaaaaaaab

08000f88 <prvPeriodicTaskCreate>:
#if(mst_schedSCHEDULING_POLICY == mst_schedSCHEDULING_EDF)
static BaseType_t prvAsmissionControlEDF(extTCB_t *);
float prvPeriodicTasksDensity = 0;
#endif

static BaseType_t prvPeriodicTaskCreate(extTCB_t *xFromTCB) {
 8000f88:	b590      	push	{r4, r7, lr}
 8000f8a:	b087      	sub	sp, #28
 8000f8c:	af02      	add	r7, sp, #8
 8000f8e:	6078      	str	r0, [r7, #4]

	if (xFromTCB->pxCreatedTask == &SporadicServerHandle) {
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f94:	4a3b      	ldr	r2, [pc, #236]	@ (8001084 <prvPeriodicTaskCreate+0xfc>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d11f      	bne.n	8000fda <prvPeriodicTaskCreate+0x52>
		/*
		 The periodic task passed is the sporadic server, it shall not
		 pass the prvMSTPeriodicGenericJob but the prvMSTSporadicServerJob
		 */
		if (xTaskCreate(prvMSTSporadicServerJob, xFromTCB->pcName,
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	6999      	ldr	r1, [r3, #24]
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	8b98      	ldrh	r0, [r3, #28]
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	6a1c      	ldr	r4, [r3, #32]
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000faa:	687a      	ldr	r2, [r7, #4]
 8000fac:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8000fae:	9201      	str	r2, [sp, #4]
 8000fb0:	9300      	str	r3, [sp, #0]
 8000fb2:	4623      	mov	r3, r4
 8000fb4:	4602      	mov	r2, r0
 8000fb6:	4834      	ldr	r0, [pc, #208]	@ (8001088 <prvPeriodicTaskCreate+0x100>)
 8000fb8:	f005 fc5e 	bl	8006878 <xTaskCreate>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b01      	cmp	r3, #1
 8000fc0:	d109      	bne.n	8000fd6 <prvPeriodicTaskCreate+0x4e>
				xFromTCB->usStackDepth, xFromTCB->pvParameters,
				xFromTCB->uxPriority, xFromTCB->pxCreatedTask) == pdPASS) {
			/*
			 No need for timer since called by aperiodic/sporadic task
			 */
			vTaskSetThreadLocalStoragePointer(*(xFromTCB->pxCreatedTask),
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	687a      	ldr	r2, [r7, #4]
 8000fca:	2100      	movs	r1, #0
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f006 fb87 	bl	80076e0 <vTaskSetThreadLocalStoragePointer>
			mstLOCAL_STORAGE_DATA_INDEX, xFromTCB);
			return pdPASS;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	e052      	b.n	800107c <prvPeriodicTaskCreate+0xf4>
		} else {
			return pdFAIL;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	e050      	b.n	800107c <prvPeriodicTaskCreate+0xf4>
		}
	} else {
		/*
		 Generic periodic task
		 */
		if (xTaskCreate(prvMSTPeriodicGenericJob, xFromTCB->pcName,
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	6999      	ldr	r1, [r3, #24]
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	8b98      	ldrh	r0, [r3, #28]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	6a1c      	ldr	r4, [r3, #32]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fea:	687a      	ldr	r2, [r7, #4]
 8000fec:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8000fee:	9201      	str	r2, [sp, #4]
 8000ff0:	9300      	str	r3, [sp, #0]
 8000ff2:	4623      	mov	r3, r4
 8000ff4:	4602      	mov	r2, r0
 8000ff6:	4825      	ldr	r0, [pc, #148]	@ (800108c <prvPeriodicTaskCreate+0x104>)
 8000ff8:	f005 fc3e 	bl	8006878 <xTaskCreate>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b01      	cmp	r3, #1
 8001000:	d13b      	bne.n	800107a <prvPeriodicTaskCreate+0xf2>
			/*
			 Create the timer,
			 Handle the specific semaphore for the callback
			 */
			TimerHandle_t xTimer = xTimerCreate("generic periodic timer",
					pdMS_TO_TICKS(xFromTCB->xTaskPhase + xFromTCB->xTaskPeriod),
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100a:	4413      	add	r3, r2
 800100c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001010:	fb02 f303 	mul.w	r3, r2, r3
			TimerHandle_t xTimer = xTimerCreate("generic periodic timer",
 8001014:	4a1e      	ldr	r2, [pc, #120]	@ (8001090 <prvPeriodicTaskCreate+0x108>)
 8001016:	fba2 2303 	umull	r2, r3, r2, r3
 800101a:	0999      	lsrs	r1, r3, #6
					pdTRUE, (void*) (xFromTCB->pxCreatedTask),
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
			TimerHandle_t xTimer = xTimerCreate("generic periodic timer",
 8001020:	4a1c      	ldr	r2, [pc, #112]	@ (8001094 <prvPeriodicTaskCreate+0x10c>)
 8001022:	9200      	str	r2, [sp, #0]
 8001024:	2201      	movs	r2, #1
 8001026:	481c      	ldr	r0, [pc, #112]	@ (8001098 <prvPeriodicTaskCreate+0x110>)
 8001028:	f007 f8e2 	bl	80081f0 <xTimerCreate>
 800102c:	60f8      	str	r0, [r7, #12]
					prvMSTPeriodicTimerCallback);
			xFromTCB->xTaskSpecificTimer = xTimer;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	68fa      	ldr	r2, [r7, #12]
 8001032:	661a      	str	r2, [r3, #96]	@ 0x60
			configASSERT(xTimerStart(xTimer, 0) == pdPASS)
 8001034:	f006 f824 	bl	8007080 <xTaskGetTickCount>
 8001038:	4602      	mov	r2, r0
 800103a:	2300      	movs	r3, #0
 800103c:	9300      	str	r3, [sp, #0]
 800103e:	2300      	movs	r3, #0
 8001040:	2101      	movs	r1, #1
 8001042:	68f8      	ldr	r0, [r7, #12]
 8001044:	f007 f932 	bl	80082ac <xTimerGenericCommand>
 8001048:	4603      	mov	r3, r0
 800104a:	2b01      	cmp	r3, #1
 800104c:	d00b      	beq.n	8001066 <prvPeriodicTaskCreate+0xde>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800104e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001052:	f383 8811 	msr	BASEPRI, r3
 8001056:	f3bf 8f6f 	isb	sy
 800105a:	f3bf 8f4f 	dsb	sy
 800105e:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001060:	bf00      	nop
 8001062:	bf00      	nop
 8001064:	e7fd      	b.n	8001062 <prvPeriodicTaskCreate+0xda>
#endif
			vTaskSetThreadLocalStoragePointer(*(xFromTCB->pxCreatedTask),
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	687a      	ldr	r2, [r7, #4]
 800106e:	2100      	movs	r1, #0
 8001070:	4618      	mov	r0, r3
 8001072:	f006 fb35 	bl	80076e0 <vTaskSetThreadLocalStoragePointer>
			mstLOCAL_STORAGE_DATA_INDEX, xFromTCB);
			return pdPASS;
 8001076:	2301      	movs	r3, #1
 8001078:	e000      	b.n	800107c <prvPeriodicTaskCreate+0xf4>
		} else {
			return pdFAIL;
 800107a:	2300      	movs	r3, #0
		}
	}
}
 800107c:	4618      	mov	r0, r3
 800107e:	3714      	adds	r7, #20
 8001080:	46bd      	mov	sp, r7
 8001082:	bd90      	pop	{r4, r7, pc}
 8001084:	2000009c 	.word	0x2000009c
 8001088:	080018d5 	.word	0x080018d5
 800108c:	080011c5 	.word	0x080011c5
 8001090:	10624dd3 	.word	0x10624dd3
 8001094:	08001301 	.word	0x08001301
 8001098:	0800add0 	.word	0x0800add0

0800109c <prvAddItemToxTasksList>:

/*
 Adds a certain item to the generic xTaskList
 */
static BaseType_t prvAddItemToxTasksList(extTCB_t *fromTCB,
		BaseType_t withValue) {
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
 80010a4:	6039      	str	r1, [r7, #0]
	if (vTasksListInit == pdFALSE) {
 80010a6:	4b16      	ldr	r3, [pc, #88]	@ (8001100 <prvAddItemToxTasksList+0x64>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d108      	bne.n	80010c0 <prvAddItemToxTasksList+0x24>
		vTasksListInit = pdTRUE;
 80010ae:	4b14      	ldr	r3, [pc, #80]	@ (8001100 <prvAddItemToxTasksList+0x64>)
 80010b0:	2201      	movs	r2, #1
 80010b2:	601a      	str	r2, [r3, #0]
		vListInitialise(&xTasksList);
 80010b4:	4813      	ldr	r0, [pc, #76]	@ (8001104 <prvAddItemToxTasksList+0x68>)
 80010b6:	f004 fbdd 	bl	8005874 <vListInitialise>
		xListTasksNumber = 0;
 80010ba:	4b13      	ldr	r3, [pc, #76]	@ (8001108 <prvAddItemToxTasksList+0x6c>)
 80010bc:	2200      	movs	r2, #0
 80010be:	601a      	str	r2, [r3, #0]
	}
	if (!listIS_CONTAINED_WITHIN(&xTasksList, &fromTCB->pxTaskTCBListItem)) {
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	691b      	ldr	r3, [r3, #16]
 80010c4:	4a0f      	ldr	r2, [pc, #60]	@ (8001104 <prvAddItemToxTasksList+0x68>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d015      	beq.n	80010f6 <prvAddItemToxTasksList+0x5a>
		vListInitialiseItem(&(fromTCB->pxTaskTCBListItem));
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4618      	mov	r0, r3
 80010ce:	f004 fbf1 	bl	80058b4 <vListInitialiseItem>
		listSET_LIST_ITEM_OWNER(&(fromTCB->pxTaskTCBListItem), fromTCB);
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	687a      	ldr	r2, [r7, #4]
 80010d6:	60da      	str	r2, [r3, #12]
		listSET_LIST_ITEM_VALUE(&(fromTCB->pxTaskTCBListItem), withValue);
 80010d8:	683a      	ldr	r2, [r7, #0]
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	601a      	str	r2, [r3, #0]
		vListInsertEnd(&xTasksList, &(fromTCB->pxTaskTCBListItem));
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4619      	mov	r1, r3
 80010e2:	4808      	ldr	r0, [pc, #32]	@ (8001104 <prvAddItemToxTasksList+0x68>)
 80010e4:	f004 fbf3 	bl	80058ce <vListInsertEnd>
		xListTasksNumber++;
 80010e8:	4b07      	ldr	r3, [pc, #28]	@ (8001108 <prvAddItemToxTasksList+0x6c>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	3301      	adds	r3, #1
 80010ee:	4a06      	ldr	r2, [pc, #24]	@ (8001108 <prvAddItemToxTasksList+0x6c>)
 80010f0:	6013      	str	r3, [r2, #0]
		return pdTRUE;
 80010f2:	2301      	movs	r3, #1
 80010f4:	e000      	b.n	80010f8 <prvAddItemToxTasksList+0x5c>
	}
	return pdFALSE;
 80010f6:	2300      	movs	r3, #0
}
 80010f8:	4618      	mov	r0, r3
 80010fa:	3708      	adds	r7, #8
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	20000080 	.word	0x20000080
 8001104:	20000084 	.word	0x20000084
 8001108:	20000098 	.word	0x20000098

0800110c <vMSTPeriodicTaskCreate>:
TaskHandle_t vMSTPeriodicTaskCreate(TaskFunction_t pvJobCode,
		const char *pcName, uint16_t usStackDepth, void *pvParameters,
		UBaseType_t uxPriority, TaskHandle_t *pxCreatedTask,
		/* library-specific parameters */
		TickType_t xTaskPeriod, TickType_t xTaskDeadline, TickType_t xTaskPhase,
		TickType_t xTaskWCET) {
 800110c:	b580      	push	{r7, lr}
 800110e:	b0a4      	sub	sp, #144	@ 0x90
 8001110:	af00      	add	r7, sp, #0
 8001112:	60f8      	str	r0, [r7, #12]
 8001114:	60b9      	str	r1, [r7, #8]
 8001116:	603b      	str	r3, [r7, #0]
 8001118:	4613      	mov	r3, r2
 800111a:	80fb      	strh	r3, [r7, #6]

	/*
	 Allocate, fill extended TCB using local task storage
	 */

	xNewExtTCB = (extTCB_t*) pvPortMalloc(sizeof(extTCB_t));
 800111c:	207c      	movs	r0, #124	@ 0x7c
 800111e:	f007 fe6d 	bl	8008dfc <pvPortMalloc>
 8001122:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
	*xNewExtTCB = (extTCB_t ) { .pvJobCode = pvJobCode, .pcName = pcName,
 8001126:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800112a:	4618      	mov	r0, r3
 800112c:	237c      	movs	r3, #124	@ 0x7c
 800112e:	461a      	mov	r2, r3
 8001130:	2100      	movs	r1, #0
 8001132:	f008 fa07 	bl	8009544 <memset>
 8001136:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800113a:	68fa      	ldr	r2, [r7, #12]
 800113c:	615a      	str	r2, [r3, #20]
 800113e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001142:	68ba      	ldr	r2, [r7, #8]
 8001144:	619a      	str	r2, [r3, #24]
 8001146:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800114a:	88fa      	ldrh	r2, [r7, #6]
 800114c:	839a      	strh	r2, [r3, #28]
 800114e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001152:	683a      	ldr	r2, [r7, #0]
 8001154:	621a      	str	r2, [r3, #32]
 8001156:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800115a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800115e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001160:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001164:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8001168:	629a      	str	r2, [r3, #40]	@ 0x28
 800116a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800116e:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8001172:	631a      	str	r2, [r3, #48]	@ 0x30
 8001174:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001178:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800117c:	635a      	str	r2, [r3, #52]	@ 0x34
 800117e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001182:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8001186:	639a      	str	r2, [r3, #56]	@ 0x38
 8001188:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800118c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8001190:	63da      	str	r2, [r3, #60]	@ 0x3c
	/*
	 If RMS we fill a list containg all the declared tasks by the user before kernel init.
	 They will be reordered and properly set-up as the kernel start is called
	 */

	if (pxCreatedTask == &SporadicServerHandle) {
 8001192:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001196:	4a0a      	ldr	r2, [pc, #40]	@ (80011c0 <vMSTPeriodicTaskCreate+0xb4>)
 8001198:	4293      	cmp	r3, r2
 800119a:	d104      	bne.n	80011a6 <vMSTPeriodicTaskCreate+0x9a>
		/*
		 The periodic task passed is the sporadic server, it shall not
		 pass the prvMSTPeriodicGenericJob but the prvMSTSporadicServerJob
		 */
		prvPeriodicTaskCreate(xNewExtTCB);
 800119c:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80011a0:	f7ff fef2 	bl	8000f88 <prvPeriodicTaskCreate>
 80011a4:	e006      	b.n	80011b4 <vMSTPeriodicTaskCreate+0xa8>
	} else {
		prvAddItemToxTasksList(xNewExtTCB, xTaskPeriod);
 80011a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80011aa:	4619      	mov	r1, r3
 80011ac:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80011b0:	f7ff ff74 	bl	800109c <prvAddItemToxTasksList>
	}

	return pdPASS;
 80011b4:	2301      	movs	r3, #1
	} else {
		return pdFAIL;
	}
#endif

}
 80011b6:	4618      	mov	r0, r3
 80011b8:	3790      	adds	r7, #144	@ 0x90
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	2000009c 	.word	0x2000009c

080011c4 <prvMSTPeriodicGenericJob>:
 * mst_test_PERIODIC_METHOD 2: Uses FreeRTOS global timers to callback the task appropriately.
 *
 * @param pvParameters
 */

static void prvMSTPeriodicGenericJob(void *pvParameters) {
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b088      	sub	sp, #32
 80011c8:	af02      	add	r7, sp, #8
 80011ca:	6078      	str	r0, [r7, #4]
#if(mst_test_PERIODIC_METHOD == 2)
	/*
	 Takes notification for current task
	 */
	ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80011cc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80011d0:	2001      	movs	r0, #1
 80011d2:	f006 fe01 	bl	8007dd8 <ulTaskNotifyTake>
#endif
	/*
	 Get values about current job
	 */
	TaskHandle_t xCurrentHandle = xTaskGetCurrentTaskHandle();
 80011d6:	f006 fc61 	bl	8007a9c <xTaskGetCurrentTaskHandle>
 80011da:	6178      	str	r0, [r7, #20]
	extTCB_t *xCurrExtTCB = (extTCB_t*) pvTaskGetThreadLocalStoragePointer(
 80011dc:	2100      	movs	r1, #0
 80011de:	6978      	ldr	r0, [r7, #20]
 80011e0:	f006 fa9e 	bl	8007720 <pvTaskGetThreadLocalStoragePointer>
 80011e4:	6138      	str	r0, [r7, #16]
			xCurrentHandle, mstLOCAL_STORAGE_DATA_INDEX);
	/*
	 We assert that the TCB has been retreived, else we compromised exec
	 */
	configASSERT(xCurrExtTCB != NULL);
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d10b      	bne.n	8001204 <prvMSTPeriodicGenericJob+0x40>
	__asm volatile
 80011ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80011f0:	f383 8811 	msr	BASEPRI, r3
 80011f4:	f3bf 8f6f 	isb	sy
 80011f8:	f3bf 8f4f 	dsb	sy
 80011fc:	60bb      	str	r3, [r7, #8]
}
 80011fe:	bf00      	nop
 8001200:	bf00      	nop
 8001202:	e7fd      	b.n	8001200 <prvMSTPeriodicGenericJob+0x3c>
	/*
	 First iteration with phase passed, change the period to not have the phase
	 */
	if (xCurrExtTCB->xTaskInitDone == pdFALSE) {
 8001204:	693b      	ldr	r3, [r7, #16]
 8001206:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001208:	2b00      	cmp	r3, #0
 800120a:	d11f      	bne.n	800124c <prvMSTPeriodicGenericJob+0x88>
		xCurrExtTCB->xTaskInitDone = pdTRUE;
 800120c:	693b      	ldr	r3, [r7, #16]
 800120e:	2201      	movs	r2, #1
 8001210:	65da      	str	r2, [r3, #92]	@ 0x5c
#if(TESTING_STM32)
		//this is the us at start
		xCurrExtTCB->xUsFromIdealRelease = 0;
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	2200      	movs	r2, #0
 8001216:	665a      	str	r2, [r3, #100]	@ 0x64
		xCurrExtTCB->xUsAverageReleaseGap = 0;
 8001218:	693b      	ldr	r3, [r7, #16]
 800121a:	2200      	movs	r2, #0
 800121c:	66da      	str	r2, [r3, #108]	@ 0x6c
#endif

		if (xCurrExtTCB->xTaskPhase > 0) {
 800121e:	693b      	ldr	r3, [r7, #16]
 8001220:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001222:	2b00      	cmp	r3, #0
 8001224:	d012      	beq.n	800124c <prvMSTPeriodicGenericJob+0x88>
			 If we have a phase, we should have just passed it
			 */
#if(mst_test_PERIODIC_METHOD == 1)
			vTaskDelayUntil(&(xCurrExtTCB->xPrevReleaseTime), xCurrExtTCB->xTaskPhase);
#elif(mst_test_PERIODIC_METHOD == 2)
			xTimerChangePeriod(xCurrExtTCB->xTaskSpecificTimer,
 8001226:	693b      	ldr	r3, [r7, #16]
 8001228:	6e18      	ldr	r0, [r3, #96]	@ 0x60
 800122a:	693b      	ldr	r3, [r7, #16]
 800122c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800122e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001232:	fb02 f303 	mul.w	r3, r2, r3
 8001236:	4a31      	ldr	r2, [pc, #196]	@ (80012fc <prvMSTPeriodicGenericJob+0x138>)
 8001238:	fba2 2303 	umull	r2, r3, r2, r3
 800123c:	099a      	lsrs	r2, r3, #6
 800123e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001242:	9300      	str	r3, [sp, #0]
 8001244:	2300      	movs	r3, #0
 8001246:	2104      	movs	r1, #4
 8001248:	f007 f830 	bl	80082ac <xTimerGenericCommand>
#endif
		}

	}

	xCurrExtTCB->xPrevReleaseTime = xTaskGetTickCount();
 800124c:	f005 ff18 	bl	8007080 <xTaskGetTickCount>
 8001250:	4602      	mov	r2, r0
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	641a      	str	r2, [r3, #64]	@ 0x40
	for (;;) {

#if(TESTING_STM32)
		//count gap from execution if testing
#if(mst_test_PERIODIC_METHOD == 2)
		xCurrExtTCB->xNumOfIterations++;
 8001256:	693b      	ldr	r3, [r7, #16]
 8001258:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800125a:	1c5a      	adds	r2, r3, #1
 800125c:	693b      	ldr	r3, [r7, #16]
 800125e:	669a      	str	r2, [r3, #104]	@ 0x68
#endif
		//calculate the absolute perfect release in us
		uint32_t perfRelease = xCurrExtTCB->xTaskPhase * 1000
 8001260:	693b      	ldr	r3, [r7, #16]
 8001262:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
				+ xCurrExtTCB->xTaskPeriod * 1000
 8001264:	693b      	ldr	r3, [r7, #16]
 8001266:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
						* (xCurrExtTCB->xNumOfIterations);
 8001268:	6939      	ldr	r1, [r7, #16]
 800126a:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800126c:	fb01 f303 	mul.w	r3, r1, r3
				+ xCurrExtTCB->xTaskPeriod * 1000
 8001270:	4413      	add	r3, r2
		uint32_t perfRelease = xCurrExtTCB->xTaskPhase * 1000
 8001272:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001276:	fb02 f303 	mul.w	r3, r2, r3
 800127a:	60fb      	str	r3, [r7, #12]
		//calculate the gap between perfect and absolute gap in us and update the avg
		xCurrExtTCB->xUsFromIdealRelease += prvMSTGetUS() - perfRelease;
 800127c:	f7ff fe6e 	bl	8000f5c <prvMSTGetUS>
 8001280:	4602      	mov	r2, r0
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	693a      	ldr	r2, [r7, #16]
 8001288:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 800128a:	4413      	add	r3, r2
 800128c:	461a      	mov	r2, r3
 800128e:	693b      	ldr	r3, [r7, #16]
 8001290:	665a      	str	r2, [r3, #100]	@ 0x64
		if (xCurrExtTCB->xNumOfIterations > 0) {
 8001292:	693b      	ldr	r3, [r7, #16]
 8001294:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001296:	2b00      	cmp	r3, #0
 8001298:	d009      	beq.n	80012ae <prvMSTPeriodicGenericJob+0xea>
			xCurrExtTCB->xUsAverageReleaseGap =
					(xCurrExtTCB->xUsFromIdealRelease)
 800129a:	693b      	ldr	r3, [r7, #16]
 800129c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800129e:	461a      	mov	r2, r3
							/ (xCurrExtTCB->xNumOfIterations);
 80012a0:	693b      	ldr	r3, [r7, #16]
 80012a2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80012a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80012a8:	461a      	mov	r2, r3
			xCurrExtTCB->xUsAverageReleaseGap =
 80012aa:	693b      	ldr	r3, [r7, #16]
 80012ac:	66da      	str	r2, [r3, #108]	@ 0x6c
#endif
#endif
		/*
		 Run user code
		 */
		xCurrExtTCB->xPrevStartTime = xTaskGetTickCount();
 80012ae:	f005 fee7 	bl	8007080 <xTaskGetTickCount>
 80012b2:	4602      	mov	r2, r0
 80012b4:	693b      	ldr	r3, [r7, #16]
 80012b6:	64da      	str	r2, [r3, #76]	@ 0x4c
		xCurrExtTCB->pvJobCode(pvParameters);
 80012b8:	693b      	ldr	r3, [r7, #16]
 80012ba:	695b      	ldr	r3, [r3, #20]
 80012bc:	6878      	ldr	r0, [r7, #4]
 80012be:	4798      	blx	r3
		xCurrExtTCB->xPrevFinishTime = xTaskGetTickCount();
 80012c0:	f005 fede 	bl	8007080 <xTaskGetTickCount>
 80012c4:	4602      	mov	r2, r0
 80012c6:	693b      	ldr	r3, [r7, #16]
 80012c8:	651a      	str	r2, [r3, #80]	@ 0x50
		xCurrExtTCB->xPrevExecTime = xCurrExtTCB->xPrevFinishTime
 80012ca:	693b      	ldr	r3, [r7, #16]
 80012cc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
				- xCurrExtTCB->xPrevStartTime;
 80012ce:	693b      	ldr	r3, [r7, #16]
 80012d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012d2:	1ad2      	subs	r2, r2, r3
		xCurrExtTCB->xPrevExecTime = xCurrExtTCB->xPrevFinishTime
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	645a      	str	r2, [r3, #68]	@ 0x44

		if (xCurrExtTCB->xPrevExecTime > xCurrExtTCB->xTaskDeadline) {
 80012d8:	693b      	ldr	r3, [r7, #16]
 80012da:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80012dc:	693b      	ldr	r3, [r7, #16]
 80012de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012e0:	429a      	cmp	r2, r3
 80012e2:	d904      	bls.n	80012ee <prvMSTPeriodicGenericJob+0x12a>
			//current task got over the deadline, make notice of the event
			xCurrExtTCB->uNumOfMissedDeadlines++;
 80012e4:	693b      	ldr	r3, [r7, #16]
 80012e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80012e8:	1c5a      	adds	r2, r3, #1
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	655a      	str	r2, [r3, #84]	@ 0x54
		Update scheduler-referenced release time
		*/
		//vTaskDelay(pdMS_TO_TICKS(xCurrExtTCB->xTaskPeriod));
		vTaskDelayUntil(&(xCurrExtTCB->xPrevReleaseTime), pdMS_TO_TICKS(xCurrExtTCB->xTaskPeriod));
#elif(mst_test_PERIODIC_METHOD == 2)
		ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80012ee:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80012f2:	2001      	movs	r0, #1
 80012f4:	f006 fd70 	bl	8007dd8 <ulTaskNotifyTake>
	for (;;) {
 80012f8:	e7ad      	b.n	8001256 <prvMSTPeriodicGenericJob+0x92>
 80012fa:	bf00      	nop
 80012fc:	10624dd3 	.word	0x10624dd3

08001300 <prvMSTPeriodicTimerCallback>:

#if(mst_test_PERIODIC_METHOD == 2)
/*
 Using periodic timers with mutexes
 */
static void prvMSTPeriodicTimerCallback(TimerHandle_t xTimer) {
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
	/*
	 Here the callback of a certain task timer is called, it shall have the semaphore
	 as parameter
	 */
	TaskHandle_t *param = (TaskHandle_t*) pvTimerGetTimerID(xTimer);
 8001308:	6878      	ldr	r0, [r7, #4]
 800130a:	f007 fadf 	bl	80088cc <pvTimerGetTimerID>
 800130e:	60f8      	str	r0, [r7, #12]
	prvMSTDispatch(param, true, taskTypePeriodic, false);
 8001310:	2300      	movs	r3, #0
 8001312:	2200      	movs	r2, #0
 8001314:	2101      	movs	r1, #1
 8001316:	68f8      	ldr	r0, [r7, #12]
 8001318:	f000 fd24 	bl	8001d64 <prvMSTDispatch>
}
 800131c:	bf00      	nop
 800131e:	3710      	adds	r7, #16
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}

08001324 <vMSTSporadicTaskCreate>:
BaseType_t vMSTSporadicTaskCreate(TaskFunction_t pvJobCode, const char *pcName,
		uint16_t usStackDepth, void *pvParameters, UBaseType_t uxPriority,
		TaskHandle_t *pxCreatedTask,
		/* library-specific parameters */
		TickType_t xTaskInterarrivalTime, TickType_t xTaskDeadline,
		TickType_t xTaskWCET) {
 8001324:	b580      	push	{r7, lr}
 8001326:	b0a6      	sub	sp, #152	@ 0x98
 8001328:	af02      	add	r7, sp, #8
 800132a:	60f8      	str	r0, [r7, #12]
 800132c:	60b9      	str	r1, [r7, #8]
 800132e:	603b      	str	r3, [r7, #0]
 8001330:	4613      	mov	r3, r2
 8001332:	80fb      	strh	r3, [r7, #6]

	extTCB_t *xNewExtTCB;
	if (xTaskCreate(prvMSTSporadicGenericJob, pcName, usStackDepth,
 8001334:	88fa      	ldrh	r2, [r7, #6]
 8001336:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800133a:	9301      	str	r3, [sp, #4]
 800133c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001340:	9300      	str	r3, [sp, #0]
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	68b9      	ldr	r1, [r7, #8]
 8001346:	482b      	ldr	r0, [pc, #172]	@ (80013f4 <vMSTSporadicTaskCreate+0xd0>)
 8001348:	f005 fa96 	bl	8006878 <xTaskCreate>
 800134c:	4603      	mov	r3, r0
 800134e:	2b01      	cmp	r3, #1
 8001350:	d14a      	bne.n	80013e8 <vMSTSporadicTaskCreate+0xc4>
			pvParameters, uxPriority, pxCreatedTask) == pdPASS) {
		/*
		 Allocate, fill extended TCB using local task storage
		 */
		xNewExtTCB = (extTCB_t*) pvPortMalloc(sizeof(extTCB_t));
 8001352:	207c      	movs	r0, #124	@ 0x7c
 8001354:	f007 fd52 	bl	8008dfc <pvPortMalloc>
 8001358:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
		//we should give it the priority of the ss if ss activated
		//if (pxCreatedTask == &SporadicServerHandle) uxPriority
		*xNewExtTCB = (extTCB_t ) { .pvJobCode = pvJobCode, .pcName = pcName,
 800135c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001360:	4618      	mov	r0, r3
 8001362:	237c      	movs	r3, #124	@ 0x7c
 8001364:	461a      	mov	r2, r3
 8001366:	2100      	movs	r1, #0
 8001368:	f008 f8ec 	bl	8009544 <memset>
 800136c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001370:	68fa      	ldr	r2, [r7, #12]
 8001372:	615a      	str	r2, [r3, #20]
 8001374:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001378:	68ba      	ldr	r2, [r7, #8]
 800137a:	619a      	str	r2, [r3, #24]
 800137c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001380:	683a      	ldr	r2, [r7, #0]
 8001382:	621a      	str	r2, [r3, #32]
 8001384:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001388:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800138c:	625a      	str	r2, [r3, #36]	@ 0x24
 800138e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001392:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8001396:	629a      	str	r2, [r3, #40]	@ 0x28
 8001398:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800139c:	2201      	movs	r2, #1
 800139e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 80013a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80013a6:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80013aa:	635a      	str	r2, [r3, #52]	@ 0x34
 80013ac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80013b0:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80013b4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80013b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80013ba:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 80013be:	671a      	str	r2, [r3, #112]	@ 0x70
								xTaskInterarrivalTime, .xJobCalled = pdFALSE,
						.xInterarrivalTimerRunning =
						pdFALSE, .xTaskWCET =  xTaskWCET};
		prvXMaxInterrarrivalTime =
				(xTaskInterarrivalTime > prvXMaxInterrarrivalTime) ?
						xTaskInterarrivalTime : prvXMaxInterrarrivalTime;
 80013c0:	4b0d      	ldr	r3, [pc, #52]	@ (80013f8 <vMSTSporadicTaskCreate+0xd4>)
 80013c2:	681a      	ldr	r2, [r3, #0]
 80013c4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80013c8:	4293      	cmp	r3, r2
 80013ca:	bf38      	it	cc
 80013cc:	4613      	movcc	r3, r2
		prvXMaxInterrarrivalTime =
 80013ce:	4a0a      	ldr	r2, [pc, #40]	@ (80013f8 <vMSTSporadicTaskCreate+0xd4>)
 80013d0:	6013      	str	r3, [r2, #0]
		/*
		 We create the task and allocate, but we do not clear the mutex nor start the timer
		 */
		vTaskSetThreadLocalStoragePointer(*pxCreatedTask,
 80013d2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 80013dc:	2100      	movs	r1, #0
 80013de:	4618      	mov	r0, r3
 80013e0:	f006 f97e 	bl	80076e0 <vTaskSetThreadLocalStoragePointer>
		mstLOCAL_STORAGE_DATA_INDEX, xNewExtTCB);
		return pdPASS;
 80013e4:	2301      	movs	r3, #1
 80013e6:	e000      	b.n	80013ea <vMSTSporadicTaskCreate+0xc6>
	} else {
		//task created unsuccesfully
		return pdFAIL;
 80013e8:	2300      	movs	r3, #0
	}
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3790      	adds	r7, #144	@ 0x90
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	08001431 	.word	0x08001431
 80013f8:	200000a0 	.word	0x200000a0

080013fc <getTaskRunTime>:
 * - Interarrival timer unlocks previously called job
 *
 * @param pvParameters
 */

static BaseType_t getTaskRunTime(TaskHandle_t handle) {
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b08c      	sub	sp, #48	@ 0x30
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
	TaskStatus_t status;
	UBaseType_t count = uxTaskGetSystemState(&status, 1, NULL);
 8001404:	f107 0308 	add.w	r3, r7, #8
 8001408:	2200      	movs	r2, #0
 800140a:	2101      	movs	r1, #1
 800140c:	4618      	mov	r0, r3
 800140e:	f005 fe47 	bl	80070a0 <uxTaskGetSystemState>
 8001412:	62f8      	str	r0, [r7, #44]	@ 0x2c
	if (count == 1 && status.xHandle == handle) {
 8001414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001416:	2b01      	cmp	r3, #1
 8001418:	d105      	bne.n	8001426 <getTaskRunTime+0x2a>
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	687a      	ldr	r2, [r7, #4]
 800141e:	429a      	cmp	r2, r3
 8001420:	d101      	bne.n	8001426 <getTaskRunTime+0x2a>
		return status.ulRunTimeCounter;
 8001422:	6a3b      	ldr	r3, [r7, #32]
 8001424:	e000      	b.n	8001428 <getTaskRunTime+0x2c>
	}
	return 0;
 8001426:	2300      	movs	r3, #0
}
 8001428:	4618      	mov	r0, r3
 800142a:	3730      	adds	r7, #48	@ 0x30
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}

08001430 <prvMSTSporadicGenericJob>:
static void prvMSTSporadicGenericJob(void *pvParameters) {
 8001430:	b580      	push	{r7, lr}
 8001432:	b088      	sub	sp, #32
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]

	TaskHandle_t xCurrentHandle = xTaskGetCurrentTaskHandle();
 8001438:	f006 fb30 	bl	8007a9c <xTaskGetCurrentTaskHandle>
 800143c:	61f8      	str	r0, [r7, #28]
	extTCB_t *xCurrExtTCB = (extTCB_t*) pvTaskGetThreadLocalStoragePointer(
 800143e:	2100      	movs	r1, #0
 8001440:	69f8      	ldr	r0, [r7, #28]
 8001442:	f006 f96d 	bl	8007720 <pvTaskGetThreadLocalStoragePointer>
 8001446:	61b8      	str	r0, [r7, #24]
			xCurrentHandle, mstLOCAL_STORAGE_DATA_INDEX);
	configASSERT(xCurrExtTCB != NULL);
 8001448:	69bb      	ldr	r3, [r7, #24]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d10b      	bne.n	8001466 <prvMSTSporadicGenericJob+0x36>
	__asm volatile
 800144e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001452:	f383 8811 	msr	BASEPRI, r3
 8001456:	f3bf 8f6f 	isb	sy
 800145a:	f3bf 8f4f 	dsb	sy
 800145e:	613b      	str	r3, [r7, #16]
}
 8001460:	bf00      	nop
 8001462:	bf00      	nop
 8001464:	e7fd      	b.n	8001462 <prvMSTSporadicGenericJob+0x32>
#else
		/*
		 Using a sporadic server, no handling of interarrival, only holding
		 a lock on SS request
		 */
		xCurrExtTCB->xJobCalled = pdFALSE;
 8001466:	69bb      	ldr	r3, [r7, #24]
 8001468:	2200      	movs	r2, #0
 800146a:	679a      	str	r2, [r3, #120]	@ 0x78
		uint32_t notificationGiver;
		if (xTaskNotifyWait(0, NOTIFY_SS_REQUEST, &notificationGiver,
 800146c:	f107 020c 	add.w	r2, r7, #12
 8001470:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001474:	2104      	movs	r1, #4
 8001476:	2000      	movs	r0, #0
 8001478:	f006 fcfa 	bl	8007e70 <xTaskNotifyWait>
 800147c:	4603      	mov	r3, r0
 800147e:	2b01      	cmp	r3, #1
 8001480:	d102      	bne.n	8001488 <prvMSTSporadicGenericJob+0x58>
		portMAX_DELAY) == pdPASS) {
			xCurrExtTCB->xJobCalled = pdTRUE;
 8001482:	69bb      	ldr	r3, [r7, #24]
 8001484:	2201      	movs	r2, #1
 8001486:	679a      	str	r2, [r3, #120]	@ 0x78
		}
#endif

		BaseType_t actualCPUCycles = getTaskRunTime(xCurrentHandle);
 8001488:	69f8      	ldr	r0, [r7, #28]
 800148a:	f7ff ffb7 	bl	80013fc <getTaskRunTime>
 800148e:	6178      	str	r0, [r7, #20]
		xCurrExtTCB->xPrevStartTime = xTaskGetTickCount();
 8001490:	f005 fdf6 	bl	8007080 <xTaskGetTickCount>
 8001494:	4602      	mov	r2, r0
 8001496:	69bb      	ldr	r3, [r7, #24]
 8001498:	64da      	str	r2, [r3, #76]	@ 0x4c
		xCurrExtTCB->pvJobCode(pvParameters);
 800149a:	69bb      	ldr	r3, [r7, #24]
 800149c:	695b      	ldr	r3, [r3, #20]
 800149e:	6878      	ldr	r0, [r7, #4]
 80014a0:	4798      	blx	r3
		/*
		 If periodic job is called within the task itself its no problem since the timer is going
		 */
		xCurrExtTCB->xPrevFinishTime = xTaskGetTickCount();
 80014a2:	f005 fded 	bl	8007080 <xTaskGetTickCount>
 80014a6:	4602      	mov	r2, r0
 80014a8:	69bb      	ldr	r3, [r7, #24]
 80014aa:	651a      	str	r2, [r3, #80]	@ 0x50
		/*
		 The user shall have set up runtime stats appropriately:
		 1 tick->1us, hence 'actualCPUCycles' is in us
		 */
		//actualCPUCycles = getTaskRunTime(xCurrentHandle) - actualCPUCycles;
		actualCPUCycles = xCurrExtTCB->xPrevFinishTime
 80014ac:	69bb      	ldr	r3, [r7, #24]
 80014ae:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
				- xCurrExtTCB->xPrevStartTime;
 80014b0:	69bb      	ldr	r3, [r7, #24]
 80014b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014b4:	1ad3      	subs	r3, r2, r3
		actualCPUCycles = xCurrExtTCB->xPrevFinishTime
 80014b6:	617b      	str	r3, [r7, #20]

		//xCurrExtTCB->xPrevExecTime = xCurrExtTCB->xPrevFinishTime - xCurrExtTCB->xPrevStartTime;
		xCurrExtTCB->xPrevExecTime = actualCPUCycles;
 80014b8:	697a      	ldr	r2, [r7, #20]
 80014ba:	69bb      	ldr	r3, [r7, #24]
 80014bc:	645a      	str	r2, [r3, #68]	@ 0x44
#if mst_USE_SPORADIC_SERVER == 1
		/*
		 Job over, notify sporadic server
		 */
		xCurrExtTCB->xJobCalled = pdFALSE;
 80014be:	69bb      	ldr	r3, [r7, #24]
 80014c0:	2200      	movs	r2, #0
 80014c2:	679a      	str	r2, [r3, #120]	@ 0x78
		xTaskNotify(SporadicServerHandle, NOTIFY_SS_REQUEST_DONE, eSetBits);
 80014c4:	4b03      	ldr	r3, [pc, #12]	@ (80014d4 <prvMSTSporadicGenericJob+0xa4>)
 80014c6:	6818      	ldr	r0, [r3, #0]
 80014c8:	2300      	movs	r3, #0
 80014ca:	2201      	movs	r2, #1
 80014cc:	2108      	movs	r1, #8
 80014ce:	f006 fd2f 	bl	8007f30 <xTaskGenericNotify>
	for (;;) {
 80014d2:	e7c8      	b.n	8001466 <prvMSTSporadicGenericJob+0x36>
 80014d4:	2000009c 	.word	0x2000009c

080014d8 <vMSTSporadicTaskRun>:
		prvMSTDispatch(xCurrExtTCB->pxCreatedTask, false, taskTypeSporadic, false);
#endif
	}
}

BaseType_t vMSTSporadicTaskRun(TaskHandle_t *pxTaskToRunHandle) {
 80014d8:	b580      	push	{r7, lr}
 80014da:	b084      	sub	sp, #16
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
	/*
	 We check if the task has been created. To run the sporadic task we call a dispatch
	 */
	extTCB_t *xCurrExtTCB = (extTCB_t*) pvTaskGetThreadLocalStoragePointer(
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	2100      	movs	r1, #0
 80014e6:	4618      	mov	r0, r3
 80014e8:	f006 f91a 	bl	8007720 <pvTaskGetThreadLocalStoragePointer>
 80014ec:	60f8      	str	r0, [r7, #12]
			*pxTaskToRunHandle, mstLOCAL_STORAGE_DATA_INDEX);

	if (xCurrExtTCB == NULL) {
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d101      	bne.n	80014f8 <vMSTSporadicTaskRun+0x20>
		return pdFAIL;
 80014f4:	2300      	movs	r3, #0
 80014f6:	e006      	b.n	8001506 <vMSTSporadicTaskRun+0x2e>
	} else {
		prvMSTDispatch(pxTaskToRunHandle, pdTRUE, taskTypeSporadic, pdTRUE);
 80014f8:	2301      	movs	r3, #1
 80014fa:	2201      	movs	r2, #1
 80014fc:	2101      	movs	r1, #1
 80014fe:	6878      	ldr	r0, [r7, #4]
 8001500:	f000 fc30 	bl	8001d64 <prvMSTDispatch>
		return pdPASS;
 8001504:	2301      	movs	r3, #1
	}
}
 8001506:	4618      	mov	r0, r3
 8001508:	3710      	adds	r7, #16
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}

0800150e <prv_compare>:

#if (mst_schedSCHEDULING_POLICY == mst_schedSCHEDULING_RMS || mst_schedSCHEDULING_POLICY == mst_schedSCHEDULING_EDF)
static int prv_compare(const void *arg1, const void *arg2) {
 800150e:	b480      	push	{r7}
 8001510:	b085      	sub	sp, #20
 8001512:	af00      	add	r7, sp, #0
 8001514:	6078      	str	r0, [r7, #4]
 8001516:	6039      	str	r1, [r7, #0]
	extTCB_t *itm1 = *(extTCB_t**) arg1;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	60fb      	str	r3, [r7, #12]
	extTCB_t *itm2 = *(extTCB_t**) arg2;
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	60bb      	str	r3, [r7, #8]

#if mst_schedSCHEDULING_POLICY == mst_schedSCHEDULING_RMS

	if (itm1->xTaskPeriod > itm2->xTaskPeriod)
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800152c:	429a      	cmp	r2, r3
 800152e:	d902      	bls.n	8001536 <prv_compare+0x28>
		return -1;
 8001530:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001534:	e008      	b.n	8001548 <prv_compare+0x3a>
	if (itm1->xTaskPeriod < itm2->xTaskPeriod)
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800153a:	68bb      	ldr	r3, [r7, #8]
 800153c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800153e:	429a      	cmp	r2, r3
 8001540:	d201      	bcs.n	8001546 <prv_compare+0x38>
		return 1;
 8001542:	2301      	movs	r3, #1
 8001544:	e000      	b.n	8001548 <prv_compare+0x3a>
	return 0;
 8001546:	2300      	movs	r3, #0
	if (itm1->xTaskDeadline > itm2->xTaskDeadline)
		return 1;
	return 0; 
#endif

}
 8001548:	4618      	mov	r0, r3
 800154a:	3714      	adds	r7, #20
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr
 8001554:	0000      	movs	r0, r0
	...

08001558 <prvComputeSporadicServerProprierties>:

static void prvComputeSporadicServerProprierties(TickType_t *tSS_Period,
		TickType_t *tSS_WCET) {
 8001558:	b5b0      	push	{r4, r5, r7, lr}
 800155a:	b092      	sub	sp, #72	@ 0x48
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
 8001560:	6039      	str	r1, [r7, #0]
	 So we can evaluate:
	 T_ss = C_ss_i/U_ss

	 So here we try every possibility from max C_ss to min C_ss
	 */
	float m = xTasksList.uxNumberOfItems + 1;
 8001562:	4b7d      	ldr	r3, [pc, #500]	@ (8001758 <prvComputeSporadicServerProprierties+0x200>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	3301      	adds	r3, #1
 8001568:	ee07 3a90 	vmov	s15, r3
 800156c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001570:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	float U = m * (pow(2.0, 1.0 / m) - 1.0);
 8001574:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001576:	f7fe ffe7 	bl	8000548 <__aeabi_f2d>
 800157a:	4604      	mov	r4, r0
 800157c:	460d      	mov	r5, r1
 800157e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001580:	f7fe ffe2 	bl	8000548 <__aeabi_f2d>
 8001584:	4602      	mov	r2, r0
 8001586:	460b      	mov	r3, r1
 8001588:	f04f 0000 	mov.w	r0, #0
 800158c:	4973      	ldr	r1, [pc, #460]	@ (800175c <prvComputeSporadicServerProprierties+0x204>)
 800158e:	f7ff f95d 	bl	800084c <__aeabi_ddiv>
 8001592:	4602      	mov	r2, r0
 8001594:	460b      	mov	r3, r1
 8001596:	ec43 2b17 	vmov	d7, r2, r3
 800159a:	eeb0 1a47 	vmov.f32	s2, s14
 800159e:	eef0 1a67 	vmov.f32	s3, s15
 80015a2:	ed9f 0b6b 	vldr	d0, [pc, #428]	@ 8001750 <prvComputeSporadicServerProprierties+0x1f8>
 80015a6:	f008 fca9 	bl	8009efc <pow>
 80015aa:	ec51 0b10 	vmov	r0, r1, d0
 80015ae:	f04f 0200 	mov.w	r2, #0
 80015b2:	4b6a      	ldr	r3, [pc, #424]	@ (800175c <prvComputeSporadicServerProprierties+0x204>)
 80015b4:	f7fe fe68 	bl	8000288 <__aeabi_dsub>
 80015b8:	4602      	mov	r2, r0
 80015ba:	460b      	mov	r3, r1
 80015bc:	4620      	mov	r0, r4
 80015be:	4629      	mov	r1, r5
 80015c0:	f7ff f81a 	bl	80005f8 <__aeabi_dmul>
 80015c4:	4602      	mov	r2, r0
 80015c6:	460b      	mov	r3, r1
 80015c8:	4610      	mov	r0, r2
 80015ca:	4619      	mov	r1, r3
 80015cc:	f7ff fac4 	bl	8000b58 <__aeabi_d2f>
 80015d0:	4603      	mov	r3, r0
 80015d2:	627b      	str	r3, [r7, #36]	@ 0x24
	TickType_t min_css = 0;
 80015d4:	2300      	movs	r3, #0
 80015d6:	647b      	str	r3, [r7, #68]	@ 0x44
	TickType_t max_css = 0;
 80015d8:	2300      	movs	r3, #0
 80015da:	643b      	str	r3, [r7, #64]	@ 0x40
	float sum_up = 0; //
 80015dc:	f04f 0300 	mov.w	r3, #0
 80015e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
	ListItem_t *xItm = listGET_HEAD_ENTRY(&xTasksList); // this is xListEnd.pxNext
 80015e2:	4b5d      	ldr	r3, [pc, #372]	@ (8001758 <prvComputeSporadicServerProprierties+0x200>)
 80015e4:	68db      	ldr	r3, [r3, #12]
 80015e6:	63bb      	str	r3, [r7, #56]	@ 0x38
	for (int i = 0; i < xListTasksNumber; i++) {
 80015e8:	2300      	movs	r3, #0
 80015ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80015ec:	e048      	b.n	8001680 <prvComputeSporadicServerProprierties+0x128>
		extTCB_t *xTCB = (extTCB_t*) xItm->pvOwner;
 80015ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80015f0:	68db      	ldr	r3, [r3, #12]
 80015f2:	61fb      	str	r3, [r7, #28]
		configASSERT(xTCB != NULL);  // Make sure we don't dereference garbage
 80015f4:	69fb      	ldr	r3, [r7, #28]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d10b      	bne.n	8001612 <prvComputeSporadicServerProprierties+0xba>
	__asm volatile
 80015fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80015fe:	f383 8811 	msr	BASEPRI, r3
 8001602:	f3bf 8f6f 	isb	sy
 8001606:	f3bf 8f4f 	dsb	sy
 800160a:	613b      	str	r3, [r7, #16]
}
 800160c:	bf00      	nop
 800160e:	bf00      	nop
 8001610:	e7fd      	b.n	800160e <prvComputeSporadicServerProprierties+0xb6>
		TickType_t t_wcet = xTCB->xTaskWCET;
 8001612:	69fb      	ldr	r3, [r7, #28]
 8001614:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001616:	61bb      	str	r3, [r7, #24]
		TickType_t t_per = xTCB->xTaskPeriod;
 8001618:	69fb      	ldr	r3, [r7, #28]
 800161a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161c:	617b      	str	r3, [r7, #20]
		if (t_wcet > min_css) {
 800161e:	69ba      	ldr	r2, [r7, #24]
 8001620:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001622:	429a      	cmp	r2, r3
 8001624:	d901      	bls.n	800162a <prvComputeSporadicServerProprierties+0xd2>
			min_css = t_wcet;
 8001626:	69bb      	ldr	r3, [r7, #24]
 8001628:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		max_css += t_wcet;
 800162a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800162c:	69bb      	ldr	r3, [r7, #24]
 800162e:	4413      	add	r3, r2
 8001630:	643b      	str	r3, [r7, #64]	@ 0x40
		configASSERT(t_per > 0);
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d10b      	bne.n	8001650 <prvComputeSporadicServerProprierties+0xf8>
	__asm volatile
 8001638:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800163c:	f383 8811 	msr	BASEPRI, r3
 8001640:	f3bf 8f6f 	isb	sy
 8001644:	f3bf 8f4f 	dsb	sy
 8001648:	60fb      	str	r3, [r7, #12]
}
 800164a:	bf00      	nop
 800164c:	bf00      	nop
 800164e:	e7fd      	b.n	800164c <prvComputeSporadicServerProprierties+0xf4>
		sum_up += ((float) (t_wcet) / (float) (t_per));
 8001650:	69bb      	ldr	r3, [r7, #24]
 8001652:	ee07 3a90 	vmov	s15, r3
 8001656:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	ee07 3a90 	vmov	s15, r3
 8001660:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001664:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001668:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800166c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001670:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		xItm = listGET_NEXT(xItm);
 8001674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	63bb      	str	r3, [r7, #56]	@ 0x38
	for (int i = 0; i < xListTasksNumber; i++) {
 800167a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800167c:	3301      	adds	r3, #1
 800167e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001680:	4b37      	ldr	r3, [pc, #220]	@ (8001760 <prvComputeSporadicServerProprierties+0x208>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001686:	429a      	cmp	r2, r3
 8001688:	dbb1      	blt.n	80015ee <prvComputeSporadicServerProprierties+0x96>
	}
	float Css = max_css;
 800168a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800168c:	ee07 3a90 	vmov	s15, r3
 8001690:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001694:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	float Uss = U - sum_up;
 8001698:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800169c:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80016a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016a4:	edc7 7a08 	vstr	s15, [r7, #32]
	TickType_t Tss = 0;
 80016a8:	2300      	movs	r3, #0
 80016aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
	while (Css >= min_css) {
 80016ac:	e032      	b.n	8001714 <prvComputeSporadicServerProprierties+0x1bc>
		configASSERT(Uss > 0);
 80016ae:	edd7 7a08 	vldr	s15, [r7, #32]
 80016b2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80016b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ba:	bfcc      	ite	gt
 80016bc:	2301      	movgt	r3, #1
 80016be:	2300      	movle	r3, #0
 80016c0:	b2db      	uxtb	r3, r3
 80016c2:	f083 0301 	eor.w	r3, r3, #1
 80016c6:	b2db      	uxtb	r3, r3
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d00b      	beq.n	80016e4 <prvComputeSporadicServerProprierties+0x18c>
	__asm volatile
 80016cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80016d0:	f383 8811 	msr	BASEPRI, r3
 80016d4:	f3bf 8f6f 	isb	sy
 80016d8:	f3bf 8f4f 	dsb	sy
 80016dc:	60bb      	str	r3, [r7, #8]
}
 80016de:	bf00      	nop
 80016e0:	bf00      	nop
 80016e2:	e7fd      	b.n	80016e0 <prvComputeSporadicServerProprierties+0x188>
		Tss = Css / Uss;
 80016e4:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 80016e8:	ed97 7a08 	vldr	s14, [r7, #32]
 80016ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016f4:	ee17 3a90 	vmov	r3, s15
 80016f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (Tss > prvXMaxInterrarrivalTime) {
 80016fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001764 <prvComputeSporadicServerProprierties+0x20c>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001700:	429a      	cmp	r2, r3
 8001702:	d914      	bls.n	800172e <prvComputeSporadicServerProprierties+0x1d6>
			//not ok tss, keep going
			Css -= 1;
 8001704:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001708:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800170c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001710:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	while (Css >= min_css) {
 8001714:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001716:	ee07 3a90 	vmov	s15, r3
 800171a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800171e:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001722:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800172a:	dac0      	bge.n	80016ae <prvComputeSporadicServerProprierties+0x156>
 800172c:	e000      	b.n	8001730 <prvComputeSporadicServerProprierties+0x1d8>
		} else {
			//ok tss
			break;
 800172e:	bf00      	nop
		}
	}
	*tSS_Period = Tss;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001734:	601a      	str	r2, [r3, #0]
	*tSS_WCET = Css;
 8001736:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800173a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800173e:	ee17 2a90 	vmov	r2, s15
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	601a      	str	r2, [r3, #0]
}
 8001746:	bf00      	nop
 8001748:	3748      	adds	r7, #72	@ 0x48
 800174a:	46bd      	mov	sp, r7
 800174c:	bdb0      	pop	{r4, r5, r7, pc}
 800174e:	bf00      	nop
 8001750:	00000000 	.word	0x00000000
 8001754:	40000000 	.word	0x40000000
 8001758:	20000084 	.word	0x20000084
 800175c:	3ff00000 	.word	0x3ff00000
 8001760:	20000098 	.word	0x20000098
 8001764:	200000a0 	.word	0x200000a0

08001768 <prvAsmissionControlSporadicServer>:
 * processor time and the job’s execution requirement.
 *
 * It shall be higher or equal than 0
 */
static BaseType_t prvAsmissionControlSporadicServer(extTCB_t *forTCB,
		extTCB_t *withSSTCB, TickType_t atArrivalTime) {
 8001768:	b480      	push	{r7}
 800176a:	b087      	sub	sp, #28
 800176c:	af00      	add	r7, sp, #0
 800176e:	60f8      	str	r0, [r7, #12]
 8001770:	60b9      	str	r1, [r7, #8]
 8001772:	607a      	str	r2, [r7, #4]
	BaseType_t xSlack;
	float guaranteedExecTime =
	    ((float) (forTCB->xTaskDeadline) / (float) withSSTCB->xTaskPeriod)
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001778:	ee07 3a90 	vmov	s15, r3
 800177c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001784:	ee07 3a90 	vmov	s15, r3
 8001788:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800178c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
	    * (float) withSSTCB->xTaskWCET;
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001794:	ee07 3a90 	vmov	s15, r3
 8001798:	eef8 7a67 	vcvt.f32.u32	s15, s15
	float guaranteedExecTime =
 800179c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017a0:	edc7 7a05 	vstr	s15, [r7, #20]
	xSlack = guaranteedExecTime - forTCB->xTaskWCET;
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017a8:	ee07 3a90 	vmov	s15, r3
 80017ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017b0:	ed97 7a05 	vldr	s14, [r7, #20]
 80017b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017bc:	ee17 3a90 	vmov	r3, s15
 80017c0:	613b      	str	r3, [r7, #16]
	if (xSlack >= 0)
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	db01      	blt.n	80017cc <prvAsmissionControlSporadicServer+0x64>
		return pdPASS;
 80017c8:	2301      	movs	r3, #1
 80017ca:	e000      	b.n	80017ce <prvAsmissionControlSporadicServer+0x66>
	return pdFAIL;
 80017cc:	2300      	movs	r3, #0
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	371c      	adds	r7, #28
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
	...

080017dc <prvMSTBudgetWatchdogCallback>:

volatile BaseType_t SporadicServerBudget = 0;

volatile BaseType_t isSSJobSuspended = pdFALSE;

static void prvMSTBudgetWatchdogCallback(TimerHandle_t xTimer) {
 80017dc:	b580      	push	{r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
	/*
	 This is a naive timer, not actually correct as it does not
	 consider that tasks can be preempted while running
	 */
	extTCB_t *xTCB = (extTCB_t*) pvTimerGetTimerID(xTimer);
 80017e4:	6878      	ldr	r0, [r7, #4]
 80017e6:	f007 f871 	bl	80088cc <pvTimerGetTimerID>
 80017ea:	60f8      	str	r0, [r7, #12]

	taskENTER_CRITICAL();
 80017ec:	f007 f9e4 	bl	8008bb8 <vPortEnterCritical>
	SporadicServerBudget = 0;  // budget fully consumed
 80017f0:	4b0e      	ldr	r3, [pc, #56]	@ (800182c <prvMSTBudgetWatchdogCallback+0x50>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	601a      	str	r2, [r3, #0]

	// Suspend the job if still running
	if (xTCB->xJobCalled) {
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d011      	beq.n	8001822 <prvMSTBudgetWatchdogCallback+0x46>
		vTaskSuspend(*(xTCB->pxCreatedTask));
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4618      	mov	r0, r3
 8001806:	f005 fa15 	bl	8006c34 <vTaskSuspend>
		isSSJobSuspended = pdTRUE;
 800180a:	4b09      	ldr	r3, [pc, #36]	@ (8001830 <prvMSTBudgetWatchdogCallback+0x54>)
 800180c:	2201      	movs	r2, #1
 800180e:	601a      	str	r2, [r3, #0]

		// Notify the server task that budget was exhausted
		xTaskNotify(SporadicServerHandle, NOTIFY_SS_BUDGET_FINISHED, eSetBits);
 8001810:	4b08      	ldr	r3, [pc, #32]	@ (8001834 <prvMSTBudgetWatchdogCallback+0x58>)
 8001812:	6818      	ldr	r0, [r3, #0]
 8001814:	2300      	movs	r3, #0
 8001816:	2201      	movs	r2, #1
 8001818:	2110      	movs	r1, #16
 800181a:	f006 fb89 	bl	8007f30 <xTaskGenericNotify>
		taskEXIT_CRITICAL();
 800181e:	f007 f9fd 	bl	8008c1c <vPortExitCritical>
	}
}
 8001822:	bf00      	nop
 8001824:	3710      	adds	r7, #16
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	200000a4 	.word	0x200000a4
 8001830:	200000a8 	.word	0x200000a8
 8001834:	2000009c 	.word	0x2000009c

08001838 <prvMSTGenericReplenishmentTimerCallback>:

static void prvMSTGenericReplenishmentTimerCallback(TimerHandle_t xTimer) {
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
	/*
	 Notify a sporadic task but make sure it knows it was the timer to notify, by passing a parameter
	 */
	taskENTER_CRITICAL();
 8001840:	f007 f9ba 	bl	8008bb8 <vPortEnterCritical>
	BaseType_t param = (BaseType_t) pvTimerGetTimerID(xTimer);
 8001844:	6878      	ldr	r0, [r7, #4]
 8001846:	f007 f841 	bl	80088cc <pvTimerGetTimerID>
 800184a:	4603      	mov	r3, r0
 800184c:	60fb      	str	r3, [r7, #12]
	SporadicServerBudget += param;
 800184e:	4b09      	ldr	r3, [pc, #36]	@ (8001874 <prvMSTGenericReplenishmentTimerCallback+0x3c>)
 8001850:	681a      	ldr	r2, [r3, #0]
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	4413      	add	r3, r2
 8001856:	4a07      	ldr	r2, [pc, #28]	@ (8001874 <prvMSTGenericReplenishmentTimerCallback+0x3c>)
 8001858:	6013      	str	r3, [r2, #0]
	xTaskNotify(SporadicServerHandle, NOTIFY_SS_BUDGET_REPLENISHED, eSetBits);
 800185a:	4b07      	ldr	r3, [pc, #28]	@ (8001878 <prvMSTGenericReplenishmentTimerCallback+0x40>)
 800185c:	6818      	ldr	r0, [r3, #0]
 800185e:	2300      	movs	r3, #0
 8001860:	2201      	movs	r2, #1
 8001862:	2140      	movs	r1, #64	@ 0x40
 8001864:	f006 fb64 	bl	8007f30 <xTaskGenericNotify>
	taskEXIT_CRITICAL();
 8001868:	f007 f9d8 	bl	8008c1c <vPortExitCritical>
}
 800186c:	bf00      	nop
 800186e:	3710      	adds	r7, #16
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	200000a4 	.word	0x200000a4
 8001878:	2000009c 	.word	0x2000009c

0800187c <prvRemoveSSItemFromList>:

static void prvRemoveSSItemFromList(extTCB_t *forTCB) {
 800187c:	b580      	push	{r7, lr}
 800187e:	b084      	sub	sp, #16
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
	taskENTER_CRITICAL();
 8001884:	f007 f998 	bl	8008bb8 <vPortEnterCritical>
	if (listIS_CONTAINED_WITHIN(&xTasksList, &(forTCB->pxTaskTCBListItem))) {
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	691b      	ldr	r3, [r3, #16]
 800188c:	4a0f      	ldr	r2, [pc, #60]	@ (80018cc <prvRemoveSSItemFromList+0x50>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d109      	bne.n	80018a6 <prvRemoveSSItemFromList+0x2a>
		uxListRemove(&(forTCB->pxTaskTCBListItem));
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	4618      	mov	r0, r3
 8001896:	f004 f877 	bl	8005988 <uxListRemove>
		xListTasksNumber--;
 800189a:	4b0d      	ldr	r3, [pc, #52]	@ (80018d0 <prvRemoveSSItemFromList+0x54>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	3b01      	subs	r3, #1
 80018a0:	4a0b      	ldr	r2, [pc, #44]	@ (80018d0 <prvRemoveSSItemFromList+0x54>)
 80018a2:	6013      	str	r3, [r2, #0]
 80018a4:	e00b      	b.n	80018be <prvRemoveSSItemFromList+0x42>
	__asm volatile
 80018a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80018aa:	f383 8811 	msr	BASEPRI, r3
 80018ae:	f3bf 8f6f 	isb	sy
 80018b2:	f3bf 8f4f 	dsb	sy
 80018b6:	60fb      	str	r3, [r7, #12]
}
 80018b8:	bf00      	nop
	} else {
		configASSERT(pdFALSE);
 80018ba:	bf00      	nop
 80018bc:	e7fd      	b.n	80018ba <prvRemoveSSItemFromList+0x3e>
	}
	taskEXIT_CRITICAL();
 80018be:	f007 f9ad 	bl	8008c1c <vPortExitCritical>
}
 80018c2:	bf00      	nop
 80018c4:	3710      	adds	r7, #16
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	20000084 	.word	0x20000084
 80018d0:	20000098 	.word	0x20000098

080018d4 <prvMSTSporadicServerJob>:

volatile BaseType_t isNextTaskAvailable = pdFALSE;

static void prvMSTSporadicServerJob(void *pvParameters) {
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b096      	sub	sp, #88	@ 0x58
 80018d8:	af02      	add	r7, sp, #8
 80018da:	6078      	str	r0, [r7, #4]

	TaskHandle_t xCurrentHandle = xTaskGetCurrentTaskHandle();
 80018dc:	f006 f8de 	bl	8007a9c <xTaskGetCurrentTaskHandle>
 80018e0:	64b8      	str	r0, [r7, #72]	@ 0x48
	extTCB_t *xCurrExtTCB = (extTCB_t*) pvTaskGetThreadLocalStoragePointer(
 80018e2:	2100      	movs	r1, #0
 80018e4:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80018e6:	f005 ff1b 	bl	8007720 <pvTaskGetThreadLocalStoragePointer>
 80018ea:	6478      	str	r0, [r7, #68]	@ 0x44
			xCurrentHandle, mstLOCAL_STORAGE_DATA_INDEX);
	configASSERT(xCurrExtTCB != NULL);
 80018ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d10b      	bne.n	800190a <prvMSTSporadicServerJob+0x36>
	__asm volatile
 80018f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80018f6:	f383 8811 	msr	BASEPRI, r3
 80018fa:	f3bf 8f6f 	isb	sy
 80018fe:	f3bf 8f4f 	dsb	sy
 8001902:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8001904:	bf00      	nop
 8001906:	bf00      	nop
 8001908:	e7fd      	b.n	8001906 <prvMSTSporadicServerJob+0x32>
	SporadicServerBudget = xCurrExtTCB->xTaskWCET;
 800190a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800190c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800190e:	461a      	mov	r2, r3
 8001910:	4b8d      	ldr	r3, [pc, #564]	@ (8001b48 <prvMSTSporadicServerJob+0x274>)
 8001912:	601a      	str	r2, [r3, #0]

	TimerHandle_t xReplenishmentTimer = xTimerCreate("ReplenishmentTimer",
 8001914:	4b8d      	ldr	r3, [pc, #564]	@ (8001b4c <prvMSTSporadicServerJob+0x278>)
 8001916:	9300      	str	r3, [sp, #0]
 8001918:	2300      	movs	r3, #0
 800191a:	2200      	movs	r2, #0
 800191c:	2164      	movs	r1, #100	@ 0x64
 800191e:	488c      	ldr	r0, [pc, #560]	@ (8001b50 <prvMSTSporadicServerJob+0x27c>)
 8001920:	f006 fc66 	bl	80081f0 <xTimerCreate>
 8001924:	6438      	str	r0, [r7, #64]	@ 0x40
			pdFALSE,
			NULL,               // Temporary placeholder
			prvMSTGenericReplenishmentTimerCallback);

	TimerHandle_t xBudgetWatchdogTimer = xTimerCreate("BudgetWatchdog",
			pdMS_TO_TICKS(SporadicServerBudget), // period = current budget
 8001926:	4b88      	ldr	r3, [pc, #544]	@ (8001b48 <prvMSTSporadicServerJob+0x274>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	461a      	mov	r2, r3
 800192c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001930:	fb02 f303 	mul.w	r3, r2, r3
	TimerHandle_t xBudgetWatchdogTimer = xTimerCreate("BudgetWatchdog",
 8001934:	4a87      	ldr	r2, [pc, #540]	@ (8001b54 <prvMSTSporadicServerJob+0x280>)
 8001936:	fba2 2303 	umull	r2, r3, r2, r3
 800193a:	0999      	lsrs	r1, r3, #6
 800193c:	4b86      	ldr	r3, [pc, #536]	@ (8001b58 <prvMSTSporadicServerJob+0x284>)
 800193e:	9300      	str	r3, [sp, #0]
 8001940:	2300      	movs	r3, #0
 8001942:	2200      	movs	r2, #0
 8001944:	4885      	ldr	r0, [pc, #532]	@ (8001b5c <prvMSTSporadicServerJob+0x288>)
 8001946:	f006 fc53 	bl	80081f0 <xTimerCreate>
 800194a:	63f8      	str	r0, [r7, #60]	@ 0x3c
			pdFALSE,
			NULL, prvMSTBudgetWatchdogCallback);

	extTCB_t *xCurrentRunningSporadicTCB = NULL;
 800194c:	2300      	movs	r3, #0
 800194e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	for (;;) {
		uint32_t ulNotifyVal = 0;
 8001950:	2300      	movs	r3, #0
 8001952:	613b      	str	r3, [r7, #16]
		while (SporadicServerBudget <= 0 || listLIST_IS_EMPTY(&xTasksList)) {
 8001954:	e007      	b.n	8001966 <prvMSTSporadicServerJob+0x92>
			xTaskNotifyWait(0,
 8001956:	f107 0210 	add.w	r2, r7, #16
 800195a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800195e:	2160      	movs	r1, #96	@ 0x60
 8001960:	2000      	movs	r0, #0
 8001962:	f006 fa85 	bl	8007e70 <xTaskNotifyWait>
		while (SporadicServerBudget <= 0 || listLIST_IS_EMPTY(&xTasksList)) {
 8001966:	4b78      	ldr	r3, [pc, #480]	@ (8001b48 <prvMSTSporadicServerJob+0x274>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	2b00      	cmp	r3, #0
 800196c:	ddf3      	ble.n	8001956 <prvMSTSporadicServerJob+0x82>
 800196e:	4b7c      	ldr	r3, [pc, #496]	@ (8001b60 <prvMSTSporadicServerJob+0x28c>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d0ef      	beq.n	8001956 <prvMSTSporadicServerJob+0x82>
					&ulNotifyVal, portMAX_DELAY);
			/*
			 * Act on new job or replenishment. Otherwise sleep
			 */
		}
		if (xCurrentRunningSporadicTCB != NULL
 8001976:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001978:	2b00      	cmp	r3, #0
 800197a:	d008      	beq.n	800198e <prvMSTSporadicServerJob+0xba>
				&& xCurrentRunningSporadicTCB->xJobCalled
 800197c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800197e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001980:	2b00      	cmp	r3, #0
 8001982:	d004      	beq.n	800198e <prvMSTSporadicServerJob+0xba>
				&& isSSJobSuspended == pdFALSE) {
 8001984:	4b77      	ldr	r3, [pc, #476]	@ (8001b64 <prvMSTSporadicServerJob+0x290>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2b00      	cmp	r3, #0
 800198a:	f000 80db 	beq.w	8001b44 <prvMSTSporadicServerJob+0x270>
			continue;
		} else {
			/*run the task by notifying a SS request
			 This will put xJobCalled = pdTRUE
			 */
			ListItem_t *xItm = listGET_HEAD_ENTRY(&xTasksList);
 800198e:	4b74      	ldr	r3, [pc, #464]	@ (8001b60 <prvMSTSporadicServerJob+0x28c>)
 8001990:	68db      	ldr	r3, [r3, #12]
 8001992:	63bb      	str	r3, [r7, #56]	@ 0x38
			extTCB_t *xTCB = (extTCB_t*) xItm->pvOwner;
 8001994:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	637b      	str	r3, [r7, #52]	@ 0x34
			xCurrentRunningSporadicTCB = xTCB;
 800199a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800199c:	64fb      	str	r3, [r7, #76]	@ 0x4c


			if (prvAsmissionControlSporadicServer(
 800199e:	f005 fb6f 	bl	8007080 <xTaskGetTickCount>
 80019a2:	4603      	mov	r3, r0
 80019a4:	461a      	mov	r2, r3
 80019a6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80019a8:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80019aa:	f7ff fedd 	bl	8001768 <prvAsmissionControlSporadicServer>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d102      	bne.n	80019ba <prvMSTSporadicServerJob+0xe6>
					xCurrentRunningSporadicTCB, xCurrExtTCB, xTaskGetTickCount()) == pdFAIL) {
				prvRemoveSSItemFromList(xCurrentRunningSporadicTCB);
 80019b4:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80019b6:	f7ff ff61 	bl	800187c <prvRemoveSSItemFromList>
			}
			//notify a run request
			xTaskNotify(*(xCurrentRunningSporadicTCB->pxCreatedTask),
 80019ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80019bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019be:	6818      	ldr	r0, [r3, #0]
 80019c0:	2300      	movs	r3, #0
 80019c2:	2201      	movs	r2, #1
 80019c4:	2104      	movs	r1, #4
 80019c6:	f006 fab3 	bl	8007f30 <xTaskGenericNotify>
					NOTIFY_SS_REQUEST, eSetBits);
			//start budget watchdog
			vTimerSetTimerID(xBudgetWatchdogTimer,
 80019ca:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80019cc:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80019ce:	f006 ff9e 	bl	800890e <vTimerSetTimerID>
					(void*) xCurrentRunningSporadicTCB);
			if (SporadicServerBudget > 0) {
 80019d2:	4b5d      	ldr	r3, [pc, #372]	@ (8001b48 <prvMSTSporadicServerJob+0x274>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	dd39      	ble.n	8001a4e <prvMSTSporadicServerJob+0x17a>
				if (isSSJobSuspended == pdTRUE) {
 80019da:	4b62      	ldr	r3, [pc, #392]	@ (8001b64 <prvMSTSporadicServerJob+0x290>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	2b01      	cmp	r3, #1
 80019e0:	d10c      	bne.n	80019fc <prvMSTSporadicServerJob+0x128>
					taskENTER_CRITICAL();
 80019e2:	f007 f8e9 	bl	8008bb8 <vPortEnterCritical>
					isSSJobSuspended = pdFALSE;
 80019e6:	4b5f      	ldr	r3, [pc, #380]	@ (8001b64 <prvMSTSporadicServerJob+0x290>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	601a      	str	r2, [r3, #0]
					taskEXIT_CRITICAL();
 80019ec:	f007 f916 	bl	8008c1c <vPortExitCritical>
					vTaskResume(*(xCurrentRunningSporadicTCB->pxCreatedTask));
 80019f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80019f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4618      	mov	r0, r3
 80019f8:	f005 f9c4 	bl	8006d84 <vTaskResume>
				}
				BaseType_t xResult = xTimerChangePeriod(xBudgetWatchdogTimer,
 80019fc:	4b52      	ldr	r3, [pc, #328]	@ (8001b48 <prvMSTSporadicServerJob+0x274>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	461a      	mov	r2, r3
 8001a02:	2300      	movs	r3, #0
 8001a04:	9300      	str	r3, [sp, #0]
 8001a06:	2300      	movs	r3, #0
 8001a08:	2104      	movs	r1, #4
 8001a0a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001a0c:	f006 fc4e 	bl	80082ac <xTimerGenericCommand>
 8001a10:	6338      	str	r0, [r7, #48]	@ 0x30
						SporadicServerBudget, 0);
				configASSERT(xResult == pdPASS);
 8001a12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a14:	2b01      	cmp	r3, #1
 8001a16:	d00b      	beq.n	8001a30 <prvMSTSporadicServerJob+0x15c>
	__asm volatile
 8001a18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a1c:	f383 8811 	msr	BASEPRI, r3
 8001a20:	f3bf 8f6f 	isb	sy
 8001a24:	f3bf 8f4f 	dsb	sy
 8001a28:	623b      	str	r3, [r7, #32]
}
 8001a2a:	bf00      	nop
 8001a2c:	bf00      	nop
 8001a2e:	e7fd      	b.n	8001a2c <prvMSTSporadicServerJob+0x158>
				configASSERT(xBudgetWatchdogTimer != NULL);
 8001a30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d10b      	bne.n	8001a4e <prvMSTSporadicServerJob+0x17a>
	__asm volatile
 8001a36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a3a:	f383 8811 	msr	BASEPRI, r3
 8001a3e:	f3bf 8f6f 	isb	sy
 8001a42:	f3bf 8f4f 	dsb	sy
 8001a46:	61fb      	str	r3, [r7, #28]
}
 8001a48:	bf00      	nop
 8001a4a:	bf00      	nop
 8001a4c:	e7fd      	b.n	8001a4a <prvMSTSporadicServerJob+0x176>
				//xTimerStart(xBudgetWatchdogTimer, 0);
			}

			uint32_t notificationGiver;
			if (xTaskNotifyWait(0,
 8001a4e:	f107 020c 	add.w	r2, r7, #12
 8001a52:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a56:	2118      	movs	r1, #24
 8001a58:	2000      	movs	r0, #0
 8001a5a:	f006 fa09 	bl	8007e70 <xTaskNotifyWait>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b01      	cmp	r3, #1
 8001a62:	f47f af75 	bne.w	8001950 <prvMSTSporadicServerJob+0x7c>
			NOTIFY_SS_REQUEST_DONE | NOTIFY_SS_BUDGET_FINISHED,
					&notificationGiver, portMAX_DELAY) == pdPASS) {
				if (notificationGiver & NOTIFY_SS_REQUEST_DONE) {
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	f003 0308 	and.w	r3, r3, #8
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	f43f af6f 	beq.w	8001950 <prvMSTSporadicServerJob+0x7c>
					/*the Sporadic job finished, we remove budget and
					 schedule replenishment. Note that xPrevExecTime considers
					 only the time for which the job actually ran in us, time used
					 form preempted tasks by the FreeRTOS kernel are not considered
					 */
					taskENTER_CRITICAL();
 8001a72:	f007 f8a1 	bl	8008bb8 <vPortEnterCritical>
					xTimerStop(xBudgetWatchdogTimer, 0);
 8001a76:	2300      	movs	r3, #0
 8001a78:	9300      	str	r3, [sp, #0]
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	2103      	movs	r1, #3
 8001a80:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001a82:	f006 fc13 	bl	80082ac <xTimerGenericCommand>
					SporadicServerBudget = SporadicServerBudget
							- xTCB->xPrevExecTime;
 8001a86:	4b30      	ldr	r3, [pc, #192]	@ (8001b48 <prvMSTSporadicServerJob+0x274>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	461a      	mov	r2, r3
 8001a8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	461a      	mov	r2, r3
					SporadicServerBudget = SporadicServerBudget
 8001a94:	4b2c      	ldr	r3, [pc, #176]	@ (8001b48 <prvMSTSporadicServerJob+0x274>)
 8001a96:	601a      	str	r2, [r3, #0]
					if (SporadicServerBudget < 0) {
 8001a98:	4b2b      	ldr	r3, [pc, #172]	@ (8001b48 <prvMSTSporadicServerJob+0x274>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	da02      	bge.n	8001aa6 <prvMSTSporadicServerJob+0x1d2>
						//This should never happen
						SporadicServerBudget = 0;
 8001aa0:	4b29      	ldr	r3, [pc, #164]	@ (8001b48 <prvMSTSporadicServerJob+0x274>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	601a      	str	r2, [r3, #0]
					 */

					/*
					 Now remove the job and start the replenishment timer
					 */
					prvRemoveSSItemFromList(xCurrentRunningSporadicTCB);
 8001aa6:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8001aa8:	f7ff fee8 	bl	800187c <prvRemoveSSItemFromList>
					if (xCurrentRunningSporadicTCB->xPrevExecTime > 0) {
 8001aac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001aae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d044      	beq.n	8001b3e <prvMSTSporadicServerJob+0x26a>

						TickType_t xNewPeriod =
								pdMS_TO_TICKS(
 8001ab4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ab6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001ab8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001aba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001abc:	4413      	add	r3, r2
 8001abe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001ac2:	fb02 f303 	mul.w	r3, r2, r3
						TickType_t xNewPeriod =
 8001ac6:	4a23      	ldr	r2, [pc, #140]	@ (8001b54 <prvMSTSporadicServerJob+0x280>)
 8001ac8:	fba2 2303 	umull	r2, r3, r2, r3
 8001acc:	099b      	lsrs	r3, r3, #6
 8001ace:	62fb      	str	r3, [r7, #44]	@ 0x2c
										xCurrExtTCB->xTaskPeriod
												+ xCurrentRunningSporadicTCB->xPrevExecTime);
						BaseType_t xResult = xTimerChangePeriod(
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	9300      	str	r3, [sp, #0]
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001ad8:	2104      	movs	r1, #4
 8001ada:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001adc:	f006 fbe6 	bl	80082ac <xTimerGenericCommand>
 8001ae0:	62b8      	str	r0, [r7, #40]	@ 0x28
								xReplenishmentTimer, xNewPeriod, 0);
						vTimerSetTimerID(xReplenishmentTimer,
								(void*) xCurrentRunningSporadicTCB->xPrevExecTime);
 8001ae2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
						vTimerSetTimerID(xReplenishmentTimer,
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001aea:	f006 ff10 	bl	800890e <vTimerSetTimerID>
						configASSERT(xResult == pdPASS);
 8001aee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	d00b      	beq.n	8001b0c <prvMSTSporadicServerJob+0x238>
	__asm volatile
 8001af4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001af8:	f383 8811 	msr	BASEPRI, r3
 8001afc:	f3bf 8f6f 	isb	sy
 8001b00:	f3bf 8f4f 	dsb	sy
 8001b04:	61bb      	str	r3, [r7, #24]
}
 8001b06:	bf00      	nop
 8001b08:	bf00      	nop
 8001b0a:	e7fd      	b.n	8001b08 <prvMSTSporadicServerJob+0x234>
						configASSERT(
 8001b0c:	f005 fab8 	bl	8007080 <xTaskGetTickCount>
 8001b10:	4602      	mov	r2, r0
 8001b12:	2300      	movs	r3, #0
 8001b14:	9300      	str	r3, [sp, #0]
 8001b16:	2300      	movs	r3, #0
 8001b18:	2101      	movs	r1, #1
 8001b1a:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001b1c:	f006 fbc6 	bl	80082ac <xTimerGenericCommand>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	d00b      	beq.n	8001b3e <prvMSTSporadicServerJob+0x26a>
	__asm volatile
 8001b26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001b2a:	f383 8811 	msr	BASEPRI, r3
 8001b2e:	f3bf 8f6f 	isb	sy
 8001b32:	f3bf 8f4f 	dsb	sy
 8001b36:	617b      	str	r3, [r7, #20]
}
 8001b38:	bf00      	nop
 8001b3a:	bf00      	nop
 8001b3c:	e7fd      	b.n	8001b3a <prvMSTSporadicServerJob+0x266>
								xTimerStart(xReplenishmentTimer, 0) == pdPASS);
					}

					taskEXIT_CRITICAL();
 8001b3e:	f007 f86d 	bl	8008c1c <vPortExitCritical>
 8001b42:	e705      	b.n	8001950 <prvMSTSporadicServerJob+0x7c>
			continue;
 8001b44:	bf00      	nop
	for (;;) {
 8001b46:	e703      	b.n	8001950 <prvMSTSporadicServerJob+0x7c>
 8001b48:	200000a4 	.word	0x200000a4
 8001b4c:	08001839 	.word	0x08001839
 8001b50:	0800ade8 	.word	0x0800ade8
 8001b54:	10624dd3 	.word	0x10624dd3
 8001b58:	080017dd 	.word	0x080017dd
 8001b5c:	0800adfc 	.word	0x0800adfc
 8001b60:	20000084 	.word	0x20000084
 8001b64:	200000a8 	.word	0x200000a8

08001b68 <prvComputeOrderedPriorities>:
/*
 *TODO: This can be obviously optimized by using an appropriate data structure
 Now it does quicksort after getting list, we have O(n log n) in best case
 */

static BaseType_t prvComputeOrderedPriorities() {
 8001b68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001b6c:	b08e      	sub	sp, #56	@ 0x38
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	466b      	mov	r3, sp
 8001b72:	4698      	mov	r8, r3
	static BaseType_t initialEvaluation = pdTRUE;
	extTCB_t *listArray[xListTasksNumber];
 8001b74:	4b59      	ldr	r3, [pc, #356]	@ (8001cdc <prvComputeOrderedPriorities+0x174>)
 8001b76:	681e      	ldr	r6, [r3, #0]
 8001b78:	1e73      	subs	r3, r6, #1
 8001b7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b7c:	4632      	mov	r2, r6
 8001b7e:	2300      	movs	r3, #0
 8001b80:	4614      	mov	r4, r2
 8001b82:	461d      	mov	r5, r3
 8001b84:	f04f 0200 	mov.w	r2, #0
 8001b88:	f04f 0300 	mov.w	r3, #0
 8001b8c:	016b      	lsls	r3, r5, #5
 8001b8e:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8001b92:	0162      	lsls	r2, r4, #5
 8001b94:	4632      	mov	r2, r6
 8001b96:	2300      	movs	r3, #0
 8001b98:	4610      	mov	r0, r2
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	f04f 0200 	mov.w	r2, #0
 8001ba0:	f04f 0300 	mov.w	r3, #0
 8001ba4:	014b      	lsls	r3, r1, #5
 8001ba6:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001baa:	0142      	lsls	r2, r0, #5
 8001bac:	4633      	mov	r3, r6
 8001bae:	009b      	lsls	r3, r3, #2
 8001bb0:	3307      	adds	r3, #7
 8001bb2:	08db      	lsrs	r3, r3, #3
 8001bb4:	00db      	lsls	r3, r3, #3
 8001bb6:	ebad 0d03 	sub.w	sp, sp, r3
 8001bba:	466b      	mov	r3, sp
 8001bbc:	3303      	adds	r3, #3
 8001bbe:	089b      	lsrs	r3, r3, #2
 8001bc0:	009b      	lsls	r3, r3, #2
 8001bc2:	623b      	str	r3, [r7, #32]
	//transfer linked list to array
	//configASSERT(xTasksList.uxNumberOfItems == xListTasksNumber);
	ListItem_t *xItm = listGET_HEAD_ENTRY(&xTasksList); // this is xListEnd.pxNext
 8001bc4:	4b46      	ldr	r3, [pc, #280]	@ (8001ce0 <prvComputeOrderedPriorities+0x178>)
 8001bc6:	68db      	ldr	r3, [r3, #12]
 8001bc8:	637b      	str	r3, [r7, #52]	@ 0x34
	for (int i = 0; i < xListTasksNumber; i++) {
 8001bca:	2300      	movs	r3, #0
 8001bcc:	633b      	str	r3, [r7, #48]	@ 0x30
 8001bce:	e01c      	b.n	8001c0a <prvComputeOrderedPriorities+0xa2>
		extTCB_t *xTCB = (extTCB_t*) xItm->pvOwner;
 8001bd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001bd2:	68db      	ldr	r3, [r3, #12]
 8001bd4:	60fb      	str	r3, [r7, #12]

		configASSERT(xTCB != NULL);  // Make sure we don't dereference garbage
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d10b      	bne.n	8001bf4 <prvComputeOrderedPriorities+0x8c>
	__asm volatile
 8001bdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001be0:	f383 8811 	msr	BASEPRI, r3
 8001be4:	f3bf 8f6f 	isb	sy
 8001be8:	f3bf 8f4f 	dsb	sy
 8001bec:	60bb      	str	r3, [r7, #8]
}
 8001bee:	bf00      	nop
 8001bf0:	bf00      	nop
 8001bf2:	e7fd      	b.n	8001bf0 <prvComputeOrderedPriorities+0x88>
		listArray[i] = xTCB;
 8001bf4:	6a3b      	ldr	r3, [r7, #32]
 8001bf6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001bf8:	68f9      	ldr	r1, [r7, #12]
 8001bfa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		xItm = listGET_NEXT(xItm);
 8001bfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	637b      	str	r3, [r7, #52]	@ 0x34
	for (int i = 0; i < xListTasksNumber; i++) {
 8001c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c06:	3301      	adds	r3, #1
 8001c08:	633b      	str	r3, [r7, #48]	@ 0x30
 8001c0a:	4b34      	ldr	r3, [pc, #208]	@ (8001cdc <prvComputeOrderedPriorities+0x174>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001c10:	429a      	cmp	r2, r3
 8001c12:	dbdd      	blt.n	8001bd0 <prvComputeOrderedPriorities+0x68>

	}

	qsort(listArray, xListTasksNumber, sizeof(extTCB_t*), prv_compare);
 8001c14:	4b31      	ldr	r3, [pc, #196]	@ (8001cdc <prvComputeOrderedPriorities+0x174>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4619      	mov	r1, r3
 8001c1a:	4b32      	ldr	r3, [pc, #200]	@ (8001ce4 <prvComputeOrderedPriorities+0x17c>)
 8001c1c:	2204      	movs	r2, #4
 8001c1e:	6a38      	ldr	r0, [r7, #32]
 8001c20:	f007 fb13 	bl	800924a <qsort>
#if mst_schedSCHEDULING_POLICY == mst_schedSCHEDULING_RMS
	if (initialEvaluation == pdTRUE) {
 8001c24:	4b30      	ldr	r3, [pc, #192]	@ (8001ce8 <prvComputeOrderedPriorities+0x180>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	2b01      	cmp	r3, #1
 8001c2a:	d107      	bne.n	8001c3c <prvComputeOrderedPriorities+0xd4>
		initialEvaluation = pdFALSE;
 8001c2c:	4b2e      	ldr	r3, [pc, #184]	@ (8001ce8 <prvComputeOrderedPriorities+0x180>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	601a      	str	r2, [r3, #0]
		 * (but without changing the tasks priority)
		 */
		return pdPASS;
	}
#endif
	UBaseType_t uxUsedPriority = prvSTARTING_PRIORITY;
 8001c32:	2305      	movs	r3, #5
 8001c34:	62fb      	str	r3, [r7, #44]	@ 0x2c

	for (UBaseType_t xCurrInx = 0; xCurrInx < xListTasksNumber; xCurrInx++) {
 8001c36:	2300      	movs	r3, #0
 8001c38:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001c3a:	e022      	b.n	8001c82 <prvComputeOrderedPriorities+0x11a>
		return pdPASS;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	e047      	b.n	8001cd0 <prvComputeOrderedPriorities+0x168>
		extTCB_t *xTCB_Reference = listArray[xCurrInx];
 8001c40:	6a3b      	ldr	r3, [r7, #32]
 8001c42:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001c44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c48:	617b      	str	r3, [r7, #20]
		UBaseType_t bNewPriority = uxUsedPriority++;
 8001c4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c4c:	1c5a      	adds	r2, r3, #1
 8001c4e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001c50:	613b      	str	r3, [r7, #16]
		xTCB_Reference->uxPriority = bNewPriority;
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	693a      	ldr	r2, [r7, #16]
 8001c56:	625a      	str	r2, [r3, #36]	@ 0x24
		/*
		 * Here we create the periodic tasks that we saved in the list
		 * For RMS this function is called at startup to set priorities,
		 * so we know these are all periodic tasks.
		 */
		configASSERT(prvPeriodicTaskCreate(xTCB_Reference));
 8001c58:	6978      	ldr	r0, [r7, #20]
 8001c5a:	f7ff f995 	bl	8000f88 <prvPeriodicTaskCreate>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d10b      	bne.n	8001c7c <prvComputeOrderedPriorities+0x114>
	__asm volatile
 8001c64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c68:	f383 8811 	msr	BASEPRI, r3
 8001c6c:	f3bf 8f6f 	isb	sy
 8001c70:	f3bf 8f4f 	dsb	sy
 8001c74:	607b      	str	r3, [r7, #4]
}
 8001c76:	bf00      	nop
 8001c78:	bf00      	nop
 8001c7a:	e7fd      	b.n	8001c78 <prvComputeOrderedPriorities+0x110>
	for (UBaseType_t xCurrInx = 0; xCurrInx < xListTasksNumber; xCurrInx++) {
 8001c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c7e:	3301      	adds	r3, #1
 8001c80:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001c82:	4b16      	ldr	r3, [pc, #88]	@ (8001cdc <prvComputeOrderedPriorities+0x174>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	461a      	mov	r2, r3
 8001c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d3d8      	bcc.n	8001c40 <prvComputeOrderedPriorities+0xd8>
	/*
	 The list has been used to set priorities for RMS.
	 It now will be used to track sporadic jobs in EDF style to be handled
	 by the sporadic server, so we empty the list.
	 */
	while (!listLIST_IS_EMPTY(&xTasksList)) {
 8001c8e:	e017      	b.n	8001cc0 <prvComputeOrderedPriorities+0x158>
		ListItem_t *pxItem = listGET_HEAD_ENTRY(&xTasksList); // first real item
 8001c90:	4b13      	ldr	r3, [pc, #76]	@ (8001ce0 <prvComputeOrderedPriorities+0x178>)
 8001c92:	68db      	ldr	r3, [r3, #12]
 8001c94:	61fb      	str	r3, [r7, #28]
		extTCB_t *xTCB = (extTCB_t*) pxItem->pvOwner;
 8001c96:	69fb      	ldr	r3, [r7, #28]
 8001c98:	68db      	ldr	r3, [r3, #12]
 8001c9a:	61bb      	str	r3, [r7, #24]
		configASSERT(xTCB != NULL);
 8001c9c:	69bb      	ldr	r3, [r7, #24]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d10b      	bne.n	8001cba <prvComputeOrderedPriorities+0x152>
	__asm volatile
 8001ca2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001ca6:	f383 8811 	msr	BASEPRI, r3
 8001caa:	f3bf 8f6f 	isb	sy
 8001cae:	f3bf 8f4f 	dsb	sy
 8001cb2:	603b      	str	r3, [r7, #0]
}
 8001cb4:	bf00      	nop
 8001cb6:	bf00      	nop
 8001cb8:	e7fd      	b.n	8001cb6 <prvComputeOrderedPriorities+0x14e>
		uxListRemove(pxItem);
 8001cba:	69f8      	ldr	r0, [r7, #28]
 8001cbc:	f003 fe64 	bl	8005988 <uxListRemove>
	while (!listLIST_IS_EMPTY(&xTasksList)) {
 8001cc0:	4b07      	ldr	r3, [pc, #28]	@ (8001ce0 <prvComputeOrderedPriorities+0x178>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d1e3      	bne.n	8001c90 <prvComputeOrderedPriorities+0x128>
	}
	xListTasksNumber = 0;
 8001cc8:	4b04      	ldr	r3, [pc, #16]	@ (8001cdc <prvComputeOrderedPriorities+0x174>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	601a      	str	r2, [r3, #0]
#endif
	return pdPASS;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	46c5      	mov	sp, r8
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3738      	adds	r7, #56	@ 0x38
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001cdc:	20000098 	.word	0x20000098
 8001ce0:	20000084 	.word	0x20000084
 8001ce4:	0800150f 	.word	0x0800150f
 8001ce8:	20000000 	.word	0x20000000

08001cec <vMSTSchedulerStart>:

/*
 MST version of scheduler start
 */
void vMSTSchedulerStart(void) {
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b08a      	sub	sp, #40	@ 0x28
 8001cf0:	af06      	add	r7, sp, #24
#if(TESTING_STM32 == 1)
	prvMSTSetupUSClock();
 8001cf2:	f7ff f917 	bl	8000f24 <prvMSTSetupUSClock>
	/*
	 We compute the sporadic servers WCET and Tss, how this is done is better explained in the function called
	 */
	TickType_t tSS_Period;
	TickType_t tSS_WCET;
	prvComputeSporadicServerProprierties(&tSS_Period, &tSS_WCET);
 8001cf6:	1d3a      	adds	r2, r7, #4
 8001cf8:	f107 0308 	add.w	r3, r7, #8
 8001cfc:	4611      	mov	r1, r2
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f7ff fc2a 	bl	8001558 <prvComputeSporadicServerProprierties>
	/*
	 The sporadic server task is created like a normal "user-space" periodic task (priority is not relevant as recomputed later for RMS)
	 */
	vMSTPeriodicTaskCreate(prvMSTSporadicServerJob, "SS",
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	68ba      	ldr	r2, [r7, #8]
 8001d08:	6879      	ldr	r1, [r7, #4]
 8001d0a:	9105      	str	r1, [sp, #20]
 8001d0c:	2100      	movs	r1, #0
 8001d0e:	9104      	str	r1, [sp, #16]
 8001d10:	9203      	str	r2, [sp, #12]
 8001d12:	9302      	str	r3, [sp, #8]
 8001d14:	4b10      	ldr	r3, [pc, #64]	@ (8001d58 <vMSTSchedulerStart+0x6c>)
 8001d16:	9301      	str	r3, [sp, #4]
 8001d18:	2300      	movs	r3, #0
 8001d1a:	9300      	str	r3, [sp, #0]
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	2280      	movs	r2, #128	@ 0x80
 8001d20:	490e      	ldr	r1, [pc, #56]	@ (8001d5c <vMSTSchedulerStart+0x70>)
 8001d22:	480f      	ldr	r0, [pc, #60]	@ (8001d60 <vMSTSchedulerStart+0x74>)
 8001d24:	f7ff f9f2 	bl	800110c <vMSTPeriodicTaskCreate>
	mst_SPORADIC_SERVER_STACK_SIZE, NULL, pdFALSE, &SporadicServerHandle,
			tSS_Period, tSS_Period, 0, tSS_WCET);
#endif
	configASSERT(prvComputeOrderedPriorities());
 8001d28:	f7ff ff1e 	bl	8001b68 <prvComputeOrderedPriorities>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d10b      	bne.n	8001d4a <vMSTSchedulerStart+0x5e>
	__asm volatile
 8001d32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001d36:	f383 8811 	msr	BASEPRI, r3
 8001d3a:	f3bf 8f6f 	isb	sy
 8001d3e:	f3bf 8f4f 	dsb	sy
 8001d42:	60fb      	str	r3, [r7, #12]
}
 8001d44:	bf00      	nop
 8001d46:	bf00      	nop
 8001d48:	e7fd      	b.n	8001d46 <vMSTSchedulerStart+0x5a>
#else
	//Not RMS
	configASSERT(mst_USE_SPORADIC_SERVER == 0);
#endif

	vTaskStartScheduler();
 8001d4a:	f005 f87b 	bl	8006e44 <vTaskStartScheduler>

}
 8001d4e:	bf00      	nop
 8001d50:	3710      	adds	r7, #16
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	2000009c 	.word	0x2000009c
 8001d5c:	0800ae0c 	.word	0x0800ae0c
 8001d60:	080018d5 	.word	0x080018d5

08001d64 <prvMSTDispatch>:
 * @param xOfTaskType the task can be periodic or sporadic
 * @param xFromUserRequest used for sporadic tasks. If true the user called the task to run. If false the interarrival timer asked to run the task
 */

static void prvMSTDispatch(TaskHandle_t *forTask, BaseType_t xAsCallee,
		taskType_e xOfTaskType, BaseType_t xFromUserRequest) {
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b088      	sub	sp, #32
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	60f8      	str	r0, [r7, #12]
 8001d6c:	60b9      	str	r1, [r7, #8]
 8001d6e:	603b      	str	r3, [r7, #0]
 8001d70:	4613      	mov	r3, r2
 8001d72:	71fb      	strb	r3, [r7, #7]

	if (xAsCallee == pdTRUE) {
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d13f      	bne.n	8001dfa <prvMSTDispatch+0x96>
		/*
		 Direct call to run a job
		 */
		extTCB_t *xCurrExtTCB = (extTCB_t*) pvTaskGetThreadLocalStoragePointer(
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	2100      	movs	r1, #0
 8001d80:	4618      	mov	r0, r3
 8001d82:	f005 fccd 	bl	8007720 <pvTaskGetThreadLocalStoragePointer>
 8001d86:	61f8      	str	r0, [r7, #28]
		}
		taskEXIT_CRITICAL();
#else
		//nothing
#endif
		switch (xOfTaskType) {
 8001d88:	79fb      	ldrb	r3, [r7, #7]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d002      	beq.n	8001d94 <prvMSTDispatch+0x30>
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d008      	beq.n	8001da4 <prvMSTDispatch+0x40>
 8001d92:	e026      	b.n	8001de2 <prvMSTDispatch+0x7e>
		case taskTypePeriodic:
			//run the periodic task by unlocking the semaphore
			xTaskNotifyGive(*forTask);
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	6818      	ldr	r0, [r3, #0]
 8001d98:	2300      	movs	r3, #0
 8001d9a:	2202      	movs	r2, #2
 8001d9c:	2100      	movs	r1, #0
 8001d9e:	f006 f8c7 	bl	8007f30 <xTaskGenericNotify>
			break;
 8001da2:	e02a      	b.n	8001dfa <prvMSTDispatch+0x96>
		case taskTypeSporadic:
#if (mst_USE_SPORADIC_SERVER == 1)
			/*with sporadic server we update the runnable task thread,
			 the sporadic server task will handle it
			 */
			prvAddItemToxTasksList(xCurrExtTCB, xCurrExtTCB->xTaskDeadline);
 8001da4:	69fb      	ldr	r3, [r7, #28]
 8001da6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001da8:	4619      	mov	r1, r3
 8001daa:	69f8      	ldr	r0, [r7, #28]
 8001dac:	f7ff f976 	bl	800109c <prvAddItemToxTasksList>
			configASSERT(prvComputeOrderedPriorities())
 8001db0:	f7ff feda 	bl	8001b68 <prvComputeOrderedPriorities>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d10b      	bne.n	8001dd2 <prvMSTDispatch+0x6e>
	__asm volatile
 8001dba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001dbe:	f383 8811 	msr	BASEPRI, r3
 8001dc2:	f3bf 8f6f 	isb	sy
 8001dc6:	f3bf 8f4f 	dsb	sy
 8001dca:	61bb      	str	r3, [r7, #24]
}
 8001dcc:	bf00      	nop
 8001dce:	bf00      	nop
 8001dd0:	e7fd      	b.n	8001dce <prvMSTDispatch+0x6a>
			;
			xTaskNotify(SporadicServerHandle, NOTIFY_SS_NEW_JOB_AVAILABLE,
 8001dd2:	4b0c      	ldr	r3, [pc, #48]	@ (8001e04 <prvMSTDispatch+0xa0>)
 8001dd4:	6818      	ldr	r0, [r3, #0]
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	2201      	movs	r2, #1
 8001dda:	2120      	movs	r1, #32
 8001ddc:	f006 f8a8 	bl	8007f30 <xTaskGenericNotify>
				xTaskNotify(*forTask, NOTIFY_USER_REQUEST, eSetBits);
			} else {
				xTaskNotify(*forTask, NOTIFY_INTERARRIVAL_TIMER, eSetBits);
			}
			#endif
			break;
 8001de0:	e00b      	b.n	8001dfa <prvMSTDispatch+0x96>
	__asm volatile
 8001de2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001de6:	f383 8811 	msr	BASEPRI, r3
 8001dea:	f3bf 8f6f 	isb	sy
 8001dee:	f3bf 8f4f 	dsb	sy
 8001df2:	617b      	str	r3, [r7, #20]
}
 8001df4:	bf00      	nop
		default:
			configASSERT(pdFALSE)
 8001df6:	bf00      	nop
 8001df8:	e7fd      	b.n	8001df6 <prvMSTDispatch+0x92>
    taskEXIT_CRITICAL();

#endif
	}

}
 8001dfa:	bf00      	nop
 8001dfc:	3720      	adds	r7, #32
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	2000009c 	.word	0x2000009c

08001e08 <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
	ulStatsTimerTicks = 0;
 8001e0c:	4b03      	ldr	r3, [pc, #12]	@ (8001e1c <configureTimerForRunTimeStats+0x14>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim10);
 8001e12:	4803      	ldr	r0, [pc, #12]	@ (8001e20 <configureTimerForRunTimeStats+0x18>)
 8001e14:	f002 f8a6 	bl	8003f64 <HAL_TIM_Base_Start_IT>
}
 8001e18:	bf00      	nop
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	200000ac 	.word	0x200000ac
 8001e20:	200000f8 	.word	0x200000f8

08001e24 <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
return ulStatsTimerTicks;
 8001e28:	4b03      	ldr	r3, [pc, #12]	@ (8001e38 <getRunTimeCounterValue+0x14>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr
 8001e36:	bf00      	nop
 8001e38:	200000ac 	.word	0x200000ac

08001e3c <MSTTask2>:
		HAL_Delay(300);
		HAL_UART_Transmit_DMA(&huart2, transmit, length);
	}
}

void MSTTask2(void *pvParameters) {
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
	vMSTSporadicTaskRun(&Task3Handle);
 8001e44:	4811      	ldr	r0, [pc, #68]	@ (8001e8c <MSTTask2+0x50>)
 8001e46:	f7ff fb47 	bl	80014d8 <vMSTSporadicTaskRun>
	vMSTSporadicTaskRun(&Task4Handle);
 8001e4a:	4811      	ldr	r0, [pc, #68]	@ (8001e90 <MSTTask2+0x54>)
 8001e4c:	f7ff fb44 	bl	80014d8 <vMSTSporadicTaskRun>
	if (xSemaphoreTake(xBinarySemUART2, portMAX_DELAY) == pdTRUE) {
 8001e50:	4b10      	ldr	r3, [pc, #64]	@ (8001e94 <MSTTask2+0x58>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f004 fa17 	bl	800628c <xQueueSemaphoreTake>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b01      	cmp	r3, #1
 8001e62:	d10f      	bne.n	8001e84 <MSTTask2+0x48>
		length = snprintf((char*) transmit, sizeof(transmit), "Task2\n");
 8001e64:	4a0c      	ldr	r2, [pc, #48]	@ (8001e98 <MSTTask2+0x5c>)
 8001e66:	2114      	movs	r1, #20
 8001e68:	480c      	ldr	r0, [pc, #48]	@ (8001e9c <MSTTask2+0x60>)
 8001e6a:	f007 fb35 	bl	80094d8 <sniprintf>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	4a0b      	ldr	r2, [pc, #44]	@ (8001ea0 <MSTTask2+0x64>)
 8001e72:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit_DMA(&huart2, transmit, length);
 8001e74:	4b0a      	ldr	r3, [pc, #40]	@ (8001ea0 <MSTTask2+0x64>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	b29b      	uxth	r3, r3
 8001e7a:	461a      	mov	r2, r3
 8001e7c:	4907      	ldr	r1, [pc, #28]	@ (8001e9c <MSTTask2+0x60>)
 8001e7e:	4809      	ldr	r0, [pc, #36]	@ (8001ea4 <MSTTask2+0x68>)
 8001e80:	f002 fcaa 	bl	80047d8 <HAL_UART_Transmit_DMA>
	}
}
 8001e84:	bf00      	nop
 8001e86:	3708      	adds	r7, #8
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	20000250 	.word	0x20000250
 8001e90:	20000254 	.word	0x20000254
 8001e94:	20000230 	.word	0x20000230
 8001e98:	0800ae18 	.word	0x0800ae18
 8001e9c:	20000234 	.word	0x20000234
 8001ea0:	20000248 	.word	0x20000248
 8001ea4:	20000188 	.word	0x20000188

08001ea8 <MSTTask3>:

void MSTTask3(void *pvParameters) {
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
	HAL_Delay(100);
 8001eb0:	2064      	movs	r0, #100	@ 0x64
 8001eb2:	f000 fcf1 	bl	8002898 <HAL_Delay>
	if (xSemaphoreTake(xBinarySemUART2, portMAX_DELAY) == pdTRUE) {
 8001eb6:	4b0f      	ldr	r3, [pc, #60]	@ (8001ef4 <MSTTask3+0x4c>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f004 f9e4 	bl	800628c <xQueueSemaphoreTake>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b01      	cmp	r3, #1
 8001ec8:	d10f      	bne.n	8001eea <MSTTask3+0x42>
		length = snprintf((char*) transmit, sizeof(transmit), "SPORADIC1\n");
 8001eca:	4a0b      	ldr	r2, [pc, #44]	@ (8001ef8 <MSTTask3+0x50>)
 8001ecc:	2114      	movs	r1, #20
 8001ece:	480b      	ldr	r0, [pc, #44]	@ (8001efc <MSTTask3+0x54>)
 8001ed0:	f007 fb02 	bl	80094d8 <sniprintf>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	4a0a      	ldr	r2, [pc, #40]	@ (8001f00 <MSTTask3+0x58>)
 8001ed8:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit_DMA(&huart2, transmit, length);
 8001eda:	4b09      	ldr	r3, [pc, #36]	@ (8001f00 <MSTTask3+0x58>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	b29b      	uxth	r3, r3
 8001ee0:	461a      	mov	r2, r3
 8001ee2:	4906      	ldr	r1, [pc, #24]	@ (8001efc <MSTTask3+0x54>)
 8001ee4:	4807      	ldr	r0, [pc, #28]	@ (8001f04 <MSTTask3+0x5c>)
 8001ee6:	f002 fc77 	bl	80047d8 <HAL_UART_Transmit_DMA>
	}
}
 8001eea:	bf00      	nop
 8001eec:	3708      	adds	r7, #8
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	20000230 	.word	0x20000230
 8001ef8:	0800ae20 	.word	0x0800ae20
 8001efc:	20000234 	.word	0x20000234
 8001f00:	20000248 	.word	0x20000248
 8001f04:	20000188 	.word	0x20000188

08001f08 <MSTTask4>:

void MSTTask4(void *pvParameters) {
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
	HAL_Delay(100);
 8001f10:	2064      	movs	r0, #100	@ 0x64
 8001f12:	f000 fcc1 	bl	8002898 <HAL_Delay>
	if (xSemaphoreTake(xBinarySemUART2, portMAX_DELAY) == pdTRUE) {
 8001f16:	4b0f      	ldr	r3, [pc, #60]	@ (8001f54 <MSTTask4+0x4c>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f004 f9b4 	bl	800628c <xQueueSemaphoreTake>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d10f      	bne.n	8001f4a <MSTTask4+0x42>
		length = snprintf((char*) transmit, sizeof(transmit), "SPORADIC2\n");
 8001f2a:	4a0b      	ldr	r2, [pc, #44]	@ (8001f58 <MSTTask4+0x50>)
 8001f2c:	2114      	movs	r1, #20
 8001f2e:	480b      	ldr	r0, [pc, #44]	@ (8001f5c <MSTTask4+0x54>)
 8001f30:	f007 fad2 	bl	80094d8 <sniprintf>
 8001f34:	4603      	mov	r3, r0
 8001f36:	4a0a      	ldr	r2, [pc, #40]	@ (8001f60 <MSTTask4+0x58>)
 8001f38:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit_DMA(&huart2, transmit, length);
 8001f3a:	4b09      	ldr	r3, [pc, #36]	@ (8001f60 <MSTTask4+0x58>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	b29b      	uxth	r3, r3
 8001f40:	461a      	mov	r2, r3
 8001f42:	4906      	ldr	r1, [pc, #24]	@ (8001f5c <MSTTask4+0x54>)
 8001f44:	4807      	ldr	r0, [pc, #28]	@ (8001f64 <MSTTask4+0x5c>)
 8001f46:	f002 fc47 	bl	80047d8 <HAL_UART_Transmit_DMA>
	}
}
 8001f4a:	bf00      	nop
 8001f4c:	3708      	adds	r7, #8
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	20000230 	.word	0x20000230
 8001f58:	0800ae2c 	.word	0x0800ae2c
 8001f5c:	20000234 	.word	0x20000234
 8001f60:	20000248 	.word	0x20000248
 8001f64:	20000188 	.word	0x20000188

08001f68 <HAL_UART_TxCpltCallback>:
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
	if (huart == &huart2) {
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	4a08      	ldr	r2, [pc, #32]	@ (8001f94 <HAL_UART_TxCpltCallback+0x2c>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d109      	bne.n	8001f8c <HAL_UART_TxCpltCallback+0x24>
		//free sem
		BaseType_t xHigherPr = pdFALSE;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	60fb      	str	r3, [r7, #12]
		xSemaphoreGiveFromISR(xBinarySemUART2, &xHigherPr);
 8001f7c:	4b06      	ldr	r3, [pc, #24]	@ (8001f98 <HAL_UART_TxCpltCallback+0x30>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f107 020c 	add.w	r2, r7, #12
 8001f84:	4611      	mov	r1, r2
 8001f86:	4618      	mov	r0, r3
 8001f88:	f004 f80e 	bl	8005fa8 <xQueueGiveFromISR>
	}
}
 8001f8c:	bf00      	nop
 8001f8e:	3710      	adds	r7, #16
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	20000188 	.word	0x20000188
 8001f98:	20000230 	.word	0x20000230

08001f9c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b086      	sub	sp, #24
 8001fa0:	af06      	add	r7, sp, #24
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001fa2:	f000 fc37 	bl	8002814 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001fa6:	f000 f86b 	bl	8002080 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001faa:	f000 f9b5 	bl	8002318 <MX_GPIO_Init>
	MX_DMA_Init();
 8001fae:	f000 f993 	bl	80022d8 <MX_DMA_Init>
	MX_USART2_UART_Init();
 8001fb2:	f000 f967 	bl	8002284 <MX_USART2_UART_Init>
	MX_USART1_UART_Init();
 8001fb6:	f000 f93b 	bl	8002230 <MX_USART1_UART_Init>
	MX_TIM10_Init();
 8001fba:	f000 f917 	bl	80021ec <MX_TIM10_Init>
	MX_TIM2_Init();
 8001fbe:	f000 f8c9 	bl	8002154 <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */

	xBinarySemUART2 = xSemaphoreCreateBinary();
 8001fc2:	2203      	movs	r2, #3
 8001fc4:	2100      	movs	r1, #0
 8001fc6:	2001      	movs	r0, #1
 8001fc8:	f003 fdef 	bl	8005baa <xQueueGenericCreate>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	4a22      	ldr	r2, [pc, #136]	@ (8002058 <main+0xbc>)
 8001fd0:	6013      	str	r3, [r2, #0]
	xSemaphoreGive(xBinarySemUART2);
 8001fd2:	4b21      	ldr	r3, [pc, #132]	@ (8002058 <main+0xbc>)
 8001fd4:	6818      	ldr	r0, [r3, #0]
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	2200      	movs	r2, #0
 8001fda:	2100      	movs	r1, #0
 8001fdc:	f003 fe44 	bl	8005c68 <xQueueGenericSend>
	                       500,                       //deadline
	                       500,                       //phase
	                       300                        //WCET
	                      );
*/
	vMSTPeriodicTaskCreate(MSTTask2, "2",
 8001fe0:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001fe4:	9305      	str	r3, [sp, #20]
 8001fe6:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001fea:	9304      	str	r3, [sp, #16]
 8001fec:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001ff0:	9303      	str	r3, [sp, #12]
 8001ff2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ff6:	9302      	str	r3, [sp, #8]
 8001ff8:	4b18      	ldr	r3, [pc, #96]	@ (800205c <main+0xc0>)
 8001ffa:	9301      	str	r3, [sp, #4]
 8001ffc:	2302      	movs	r3, #2
 8001ffe:	9300      	str	r3, [sp, #0]
 8002000:	2300      	movs	r3, #0
 8002002:	2280      	movs	r2, #128	@ 0x80
 8002004:	4916      	ldr	r1, [pc, #88]	@ (8002060 <main+0xc4>)
 8002006:	4817      	ldr	r0, [pc, #92]	@ (8002064 <main+0xc8>)
 8002008:	f7ff f880 	bl	800110c <vMSTPeriodicTaskCreate>
	                       configMINIMAL_STACK_SIZE,
	                       NULL, 2, &Task2Handle, 1000, 300, 10000, 300);

	vMSTSporadicTaskCreate(MSTTask3, "3",
 800200c:	2396      	movs	r3, #150	@ 0x96
 800200e:	9304      	str	r3, [sp, #16]
 8002010:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8002014:	9303      	str	r3, [sp, #12]
 8002016:	2301      	movs	r3, #1
 8002018:	9302      	str	r3, [sp, #8]
 800201a:	4b13      	ldr	r3, [pc, #76]	@ (8002068 <main+0xcc>)
 800201c:	9301      	str	r3, [sp, #4]
 800201e:	2301      	movs	r3, #1
 8002020:	9300      	str	r3, [sp, #0]
 8002022:	2300      	movs	r3, #0
 8002024:	2280      	movs	r2, #128	@ 0x80
 8002026:	4911      	ldr	r1, [pc, #68]	@ (800206c <main+0xd0>)
 8002028:	4811      	ldr	r0, [pc, #68]	@ (8002070 <main+0xd4>)
 800202a:	f7ff f97b 	bl	8001324 <vMSTSporadicTaskCreate>
	                       configMINIMAL_STACK_SIZE,
	                       NULL, 1, &Task3Handle, 1,
	                       400, 150);
	vMSTSporadicTaskCreate(MSTTask4, "4",
 800202e:	2396      	movs	r3, #150	@ 0x96
 8002030:	9304      	str	r3, [sp, #16]
 8002032:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8002036:	9303      	str	r3, [sp, #12]
 8002038:	2301      	movs	r3, #1
 800203a:	9302      	str	r3, [sp, #8]
 800203c:	4b0d      	ldr	r3, [pc, #52]	@ (8002074 <main+0xd8>)
 800203e:	9301      	str	r3, [sp, #4]
 8002040:	2301      	movs	r3, #1
 8002042:	9300      	str	r3, [sp, #0]
 8002044:	2300      	movs	r3, #0
 8002046:	2280      	movs	r2, #128	@ 0x80
 8002048:	490b      	ldr	r1, [pc, #44]	@ (8002078 <main+0xdc>)
 800204a:	480c      	ldr	r0, [pc, #48]	@ (800207c <main+0xe0>)
 800204c:	f7ff f96a 	bl	8001324 <vMSTSporadicTaskCreate>
		                   configMINIMAL_STACK_SIZE,
		                   NULL, 1, &Task4Handle, 1,
		                   400, 150);

	vMSTSchedulerStart();
 8002050:	f7ff fe4c 	bl	8001cec <vMSTSchedulerStart>

	//shall never arrive here
	for (;;)
 8002054:	bf00      	nop
 8002056:	e7fd      	b.n	8002054 <main+0xb8>
 8002058:	20000230 	.word	0x20000230
 800205c:	2000024c 	.word	0x2000024c
 8002060:	0800ae38 	.word	0x0800ae38
 8002064:	08001e3d 	.word	0x08001e3d
 8002068:	20000250 	.word	0x20000250
 800206c:	0800ae3c 	.word	0x0800ae3c
 8002070:	08001ea9 	.word	0x08001ea9
 8002074:	20000254 	.word	0x20000254
 8002078:	0800ae40 	.word	0x0800ae40
 800207c:	08001f09 	.word	0x08001f09

08002080 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8002080:	b580      	push	{r7, lr}
 8002082:	b094      	sub	sp, #80	@ 0x50
 8002084:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8002086:	f107 0320 	add.w	r3, r7, #32
 800208a:	2230      	movs	r2, #48	@ 0x30
 800208c:	2100      	movs	r1, #0
 800208e:	4618      	mov	r0, r3
 8002090:	f007 fa58 	bl	8009544 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8002094:	f107 030c 	add.w	r3, r7, #12
 8002098:	2200      	movs	r2, #0
 800209a:	601a      	str	r2, [r3, #0]
 800209c:	605a      	str	r2, [r3, #4]
 800209e:	609a      	str	r2, [r3, #8]
 80020a0:	60da      	str	r2, [r3, #12]
 80020a2:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80020a4:	2300      	movs	r3, #0
 80020a6:	60bb      	str	r3, [r7, #8]
 80020a8:	4b28      	ldr	r3, [pc, #160]	@ (800214c <SystemClock_Config+0xcc>)
 80020aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ac:	4a27      	ldr	r2, [pc, #156]	@ (800214c <SystemClock_Config+0xcc>)
 80020ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80020b4:	4b25      	ldr	r3, [pc, #148]	@ (800214c <SystemClock_Config+0xcc>)
 80020b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020bc:	60bb      	str	r3, [r7, #8]
 80020be:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80020c0:	2300      	movs	r3, #0
 80020c2:	607b      	str	r3, [r7, #4]
 80020c4:	4b22      	ldr	r3, [pc, #136]	@ (8002150 <SystemClock_Config+0xd0>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80020cc:	4a20      	ldr	r2, [pc, #128]	@ (8002150 <SystemClock_Config+0xd0>)
 80020ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80020d2:	6013      	str	r3, [r2, #0]
 80020d4:	4b1e      	ldr	r3, [pc, #120]	@ (8002150 <SystemClock_Config+0xd0>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80020dc:	607b      	str	r3, [r7, #4]
 80020de:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80020e0:	2302      	movs	r3, #2
 80020e2:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80020e4:	2301      	movs	r3, #1
 80020e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80020e8:	2310      	movs	r3, #16
 80020ea:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020ec:	2302      	movs	r3, #2
 80020ee:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80020f0:	2300      	movs	r3, #0
 80020f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 16;
 80020f4:	2310      	movs	r3, #16
 80020f6:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 192;
 80020f8:	23c0      	movs	r3, #192	@ 0xc0
 80020fa:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 80020fc:	2308      	movs	r3, #8
 80020fe:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8002100:	2304      	movs	r3, #4
 8002102:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002104:	f107 0320 	add.w	r3, r7, #32
 8002108:	4618      	mov	r0, r3
 800210a:	f001 fa51 	bl	80035b0 <HAL_RCC_OscConfig>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d001      	beq.n	8002118 <SystemClock_Config+0x98>
		Error_Handler();
 8002114:	f000 f92c 	bl	8002370 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002118:	230f      	movs	r3, #15
 800211a:	60fb      	str	r3, [r7, #12]
	                              | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800211c:	2302      	movs	r3, #2
 800211e:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002120:	2300      	movs	r3, #0
 8002122:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002124:	2300      	movs	r3, #0
 8002126:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002128:	2300      	movs	r3, #0
 800212a:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 800212c:	f107 030c 	add.w	r3, r7, #12
 8002130:	2100      	movs	r1, #0
 8002132:	4618      	mov	r0, r3
 8002134:	f001 fcb4 	bl	8003aa0 <HAL_RCC_ClockConfig>
 8002138:	4603      	mov	r3, r0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d001      	beq.n	8002142 <SystemClock_Config+0xc2>
		Error_Handler();
 800213e:	f000 f917 	bl	8002370 <Error_Handler>
	}
}
 8002142:	bf00      	nop
 8002144:	3750      	adds	r7, #80	@ 0x50
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	40023800 	.word	0x40023800
 8002150:	40007000 	.word	0x40007000

08002154 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8002154:	b580      	push	{r7, lr}
 8002156:	b086      	sub	sp, #24
 8002158:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800215a:	f107 0308 	add.w	r3, r7, #8
 800215e:	2200      	movs	r2, #0
 8002160:	601a      	str	r2, [r3, #0]
 8002162:	605a      	str	r2, [r3, #4]
 8002164:	609a      	str	r2, [r3, #8]
 8002166:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002168:	463b      	mov	r3, r7
 800216a:	2200      	movs	r2, #0
 800216c:	601a      	str	r2, [r3, #0]
 800216e:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8002170:	4b1d      	ldr	r3, [pc, #116]	@ (80021e8 <MX_TIM2_Init+0x94>)
 8002172:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002176:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 24 - 1;
 8002178:	4b1b      	ldr	r3, [pc, #108]	@ (80021e8 <MX_TIM2_Init+0x94>)
 800217a:	2217      	movs	r2, #23
 800217c:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800217e:	4b1a      	ldr	r3, [pc, #104]	@ (80021e8 <MX_TIM2_Init+0x94>)
 8002180:	2200      	movs	r2, #0
 8002182:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 4294967295;
 8002184:	4b18      	ldr	r3, [pc, #96]	@ (80021e8 <MX_TIM2_Init+0x94>)
 8002186:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800218a:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800218c:	4b16      	ldr	r3, [pc, #88]	@ (80021e8 <MX_TIM2_Init+0x94>)
 800218e:	2200      	movs	r2, #0
 8002190:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002192:	4b15      	ldr	r3, [pc, #84]	@ (80021e8 <MX_TIM2_Init+0x94>)
 8002194:	2200      	movs	r2, #0
 8002196:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8002198:	4813      	ldr	r0, [pc, #76]	@ (80021e8 <MX_TIM2_Init+0x94>)
 800219a:	f001 fe93 	bl	8003ec4 <HAL_TIM_Base_Init>
 800219e:	4603      	mov	r3, r0
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d001      	beq.n	80021a8 <MX_TIM2_Init+0x54>
		Error_Handler();
 80021a4:	f000 f8e4 	bl	8002370 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021ac:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 80021ae:	f107 0308 	add.w	r3, r7, #8
 80021b2:	4619      	mov	r1, r3
 80021b4:	480c      	ldr	r0, [pc, #48]	@ (80021e8 <MX_TIM2_Init+0x94>)
 80021b6:	f002 f827 	bl	8004208 <HAL_TIM_ConfigClockSource>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d001      	beq.n	80021c4 <MX_TIM2_Init+0x70>
		Error_Handler();
 80021c0:	f000 f8d6 	bl	8002370 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021c4:	2300      	movs	r3, #0
 80021c6:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021c8:	2300      	movs	r3, #0
 80021ca:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 80021cc:	463b      	mov	r3, r7
 80021ce:	4619      	mov	r1, r3
 80021d0:	4805      	ldr	r0, [pc, #20]	@ (80021e8 <MX_TIM2_Init+0x94>)
 80021d2:	f002 fa2f 	bl	8004634 <HAL_TIMEx_MasterConfigSynchronization>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d001      	beq.n	80021e0 <MX_TIM2_Init+0x8c>
	        != HAL_OK) {
		Error_Handler();
 80021dc:	f000 f8c8 	bl	8002370 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 80021e0:	bf00      	nop
 80021e2:	3718      	adds	r7, #24
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	200000b0 	.word	0x200000b0

080021ec <MX_TIM10_Init>:
/**
 * @brief TIM10 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM10_Init(void) {
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
	/* USER CODE END TIM10_Init 0 */

	/* USER CODE BEGIN TIM10_Init 1 */

	/* USER CODE END TIM10_Init 1 */
	htim10.Instance = TIM10;
 80021f0:	4b0d      	ldr	r3, [pc, #52]	@ (8002228 <MX_TIM10_Init+0x3c>)
 80021f2:	4a0e      	ldr	r2, [pc, #56]	@ (800222c <MX_TIM10_Init+0x40>)
 80021f4:	601a      	str	r2, [r3, #0]
	htim10.Init.Prescaler = 15;
 80021f6:	4b0c      	ldr	r3, [pc, #48]	@ (8002228 <MX_TIM10_Init+0x3c>)
 80021f8:	220f      	movs	r2, #15
 80021fa:	605a      	str	r2, [r3, #4]
	htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021fc:	4b0a      	ldr	r3, [pc, #40]	@ (8002228 <MX_TIM10_Init+0x3c>)
 80021fe:	2200      	movs	r2, #0
 8002200:	609a      	str	r2, [r3, #8]
	htim10.Init.Period = 99;
 8002202:	4b09      	ldr	r3, [pc, #36]	@ (8002228 <MX_TIM10_Init+0x3c>)
 8002204:	2263      	movs	r2, #99	@ 0x63
 8002206:	60da      	str	r2, [r3, #12]
	htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002208:	4b07      	ldr	r3, [pc, #28]	@ (8002228 <MX_TIM10_Init+0x3c>)
 800220a:	2200      	movs	r2, #0
 800220c:	611a      	str	r2, [r3, #16]
	htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800220e:	4b06      	ldr	r3, [pc, #24]	@ (8002228 <MX_TIM10_Init+0x3c>)
 8002210:	2200      	movs	r2, #0
 8002212:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim10) != HAL_OK) {
 8002214:	4804      	ldr	r0, [pc, #16]	@ (8002228 <MX_TIM10_Init+0x3c>)
 8002216:	f001 fe55 	bl	8003ec4 <HAL_TIM_Base_Init>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d001      	beq.n	8002224 <MX_TIM10_Init+0x38>
		Error_Handler();
 8002220:	f000 f8a6 	bl	8002370 <Error_Handler>
	}
	/* USER CODE BEGIN TIM10_Init 2 */

	/* USER CODE END TIM10_Init 2 */

}
 8002224:	bf00      	nop
 8002226:	bd80      	pop	{r7, pc}
 8002228:	200000f8 	.word	0x200000f8
 800222c:	40014400 	.word	0x40014400

08002230 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8002234:	4b11      	ldr	r3, [pc, #68]	@ (800227c <MX_USART1_UART_Init+0x4c>)
 8002236:	4a12      	ldr	r2, [pc, #72]	@ (8002280 <MX_USART1_UART_Init+0x50>)
 8002238:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 800223a:	4b10      	ldr	r3, [pc, #64]	@ (800227c <MX_USART1_UART_Init+0x4c>)
 800223c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002240:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002242:	4b0e      	ldr	r3, [pc, #56]	@ (800227c <MX_USART1_UART_Init+0x4c>)
 8002244:	2200      	movs	r2, #0
 8002246:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8002248:	4b0c      	ldr	r3, [pc, #48]	@ (800227c <MX_USART1_UART_Init+0x4c>)
 800224a:	2200      	movs	r2, #0
 800224c:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 800224e:	4b0b      	ldr	r3, [pc, #44]	@ (800227c <MX_USART1_UART_Init+0x4c>)
 8002250:	2200      	movs	r2, #0
 8002252:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8002254:	4b09      	ldr	r3, [pc, #36]	@ (800227c <MX_USART1_UART_Init+0x4c>)
 8002256:	220c      	movs	r2, #12
 8002258:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800225a:	4b08      	ldr	r3, [pc, #32]	@ (800227c <MX_USART1_UART_Init+0x4c>)
 800225c:	2200      	movs	r2, #0
 800225e:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002260:	4b06      	ldr	r3, [pc, #24]	@ (800227c <MX_USART1_UART_Init+0x4c>)
 8002262:	2200      	movs	r2, #0
 8002264:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8002266:	4805      	ldr	r0, [pc, #20]	@ (800227c <MX_USART1_UART_Init+0x4c>)
 8002268:	f002 fa66 	bl	8004738 <HAL_UART_Init>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d001      	beq.n	8002276 <MX_USART1_UART_Init+0x46>
		Error_Handler();
 8002272:	f000 f87d 	bl	8002370 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8002276:	bf00      	nop
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	20000140 	.word	0x20000140
 8002280:	40011000 	.word	0x40011000

08002284 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8002288:	4b11      	ldr	r3, [pc, #68]	@ (80022d0 <MX_USART2_UART_Init+0x4c>)
 800228a:	4a12      	ldr	r2, [pc, #72]	@ (80022d4 <MX_USART2_UART_Init+0x50>)
 800228c:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 9600;
 800228e:	4b10      	ldr	r3, [pc, #64]	@ (80022d0 <MX_USART2_UART_Init+0x4c>)
 8002290:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002294:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002296:	4b0e      	ldr	r3, [pc, #56]	@ (80022d0 <MX_USART2_UART_Init+0x4c>)
 8002298:	2200      	movs	r2, #0
 800229a:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 800229c:	4b0c      	ldr	r3, [pc, #48]	@ (80022d0 <MX_USART2_UART_Init+0x4c>)
 800229e:	2200      	movs	r2, #0
 80022a0:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80022a2:	4b0b      	ldr	r3, [pc, #44]	@ (80022d0 <MX_USART2_UART_Init+0x4c>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80022a8:	4b09      	ldr	r3, [pc, #36]	@ (80022d0 <MX_USART2_UART_Init+0x4c>)
 80022aa:	220c      	movs	r2, #12
 80022ac:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022ae:	4b08      	ldr	r3, [pc, #32]	@ (80022d0 <MX_USART2_UART_Init+0x4c>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022b4:	4b06      	ldr	r3, [pc, #24]	@ (80022d0 <MX_USART2_UART_Init+0x4c>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80022ba:	4805      	ldr	r0, [pc, #20]	@ (80022d0 <MX_USART2_UART_Init+0x4c>)
 80022bc:	f002 fa3c 	bl	8004738 <HAL_UART_Init>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d001      	beq.n	80022ca <MX_USART2_UART_Init+0x46>
		Error_Handler();
 80022c6:	f000 f853 	bl	8002370 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80022ca:	bf00      	nop
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	20000188 	.word	0x20000188
 80022d4:	40004400 	.word	0x40004400

080022d8 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 80022de:	2300      	movs	r3, #0
 80022e0:	607b      	str	r3, [r7, #4]
 80022e2:	4b0c      	ldr	r3, [pc, #48]	@ (8002314 <MX_DMA_Init+0x3c>)
 80022e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022e6:	4a0b      	ldr	r2, [pc, #44]	@ (8002314 <MX_DMA_Init+0x3c>)
 80022e8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80022ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80022ee:	4b09      	ldr	r3, [pc, #36]	@ (8002314 <MX_DMA_Init+0x3c>)
 80022f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022f6:	607b      	str	r3, [r7, #4]
 80022f8:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 80022fa:	2200      	movs	r2, #0
 80022fc:	2105      	movs	r1, #5
 80022fe:	2011      	movs	r0, #17
 8002300:	f000 fba6 	bl	8002a50 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002304:	2011      	movs	r0, #17
 8002306:	f000 fbbf 	bl	8002a88 <HAL_NVIC_EnableIRQ>

}
 800230a:	bf00      	nop
 800230c:	3708      	adds	r7, #8
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	40023800 	.word	0x40023800

08002318 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8002318:	b480      	push	{r7}
 800231a:	b083      	sub	sp, #12
 800231c:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800231e:	2300      	movs	r3, #0
 8002320:	607b      	str	r3, [r7, #4]
 8002322:	4b09      	ldr	r3, [pc, #36]	@ (8002348 <MX_GPIO_Init+0x30>)
 8002324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002326:	4a08      	ldr	r2, [pc, #32]	@ (8002348 <MX_GPIO_Init+0x30>)
 8002328:	f043 0301 	orr.w	r3, r3, #1
 800232c:	6313      	str	r3, [r2, #48]	@ 0x30
 800232e:	4b06      	ldr	r3, [pc, #24]	@ (8002348 <MX_GPIO_Init+0x30>)
 8002330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002332:	f003 0301 	and.w	r3, r3, #1
 8002336:	607b      	str	r3, [r7, #4]
 8002338:	687b      	ldr	r3, [r7, #4]

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 800233a:	bf00      	nop
 800233c:	370c      	adds	r7, #12
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop
 8002348:	40023800 	.word	0x40023800

0800234c <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM9) {
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a04      	ldr	r2, [pc, #16]	@ (800236c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d101      	bne.n	8002362 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 800235e:	f000 fa7b 	bl	8002858 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8002362:	bf00      	nop
 8002364:	3708      	adds	r7, #8
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	40014000 	.word	0x40014000

08002370 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002374:	b672      	cpsid	i
}
 8002376:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002378:	bf00      	nop
 800237a:	e7fd      	b.n	8002378 <Error_Handler+0x8>

0800237c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002382:	2300      	movs	r3, #0
 8002384:	607b      	str	r3, [r7, #4]
 8002386:	4b12      	ldr	r3, [pc, #72]	@ (80023d0 <HAL_MspInit+0x54>)
 8002388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800238a:	4a11      	ldr	r2, [pc, #68]	@ (80023d0 <HAL_MspInit+0x54>)
 800238c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002390:	6453      	str	r3, [r2, #68]	@ 0x44
 8002392:	4b0f      	ldr	r3, [pc, #60]	@ (80023d0 <HAL_MspInit+0x54>)
 8002394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002396:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800239a:	607b      	str	r3, [r7, #4]
 800239c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800239e:	2300      	movs	r3, #0
 80023a0:	603b      	str	r3, [r7, #0]
 80023a2:	4b0b      	ldr	r3, [pc, #44]	@ (80023d0 <HAL_MspInit+0x54>)
 80023a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a6:	4a0a      	ldr	r2, [pc, #40]	@ (80023d0 <HAL_MspInit+0x54>)
 80023a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80023ae:	4b08      	ldr	r3, [pc, #32]	@ (80023d0 <HAL_MspInit+0x54>)
 80023b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023b6:	603b      	str	r3, [r7, #0]
 80023b8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80023ba:	2200      	movs	r2, #0
 80023bc:	210f      	movs	r1, #15
 80023be:	f06f 0001 	mvn.w	r0, #1
 80023c2:	f000 fb45 	bl	8002a50 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023c6:	bf00      	nop
 80023c8:	3708      	adds	r7, #8
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	40023800 	.word	0x40023800

080023d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b084      	sub	sp, #16
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023e4:	d10e      	bne.n	8002404 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023e6:	2300      	movs	r3, #0
 80023e8:	60fb      	str	r3, [r7, #12]
 80023ea:	4b16      	ldr	r3, [pc, #88]	@ (8002444 <HAL_TIM_Base_MspInit+0x70>)
 80023ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ee:	4a15      	ldr	r2, [pc, #84]	@ (8002444 <HAL_TIM_Base_MspInit+0x70>)
 80023f0:	f043 0301 	orr.w	r3, r3, #1
 80023f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80023f6:	4b13      	ldr	r3, [pc, #76]	@ (8002444 <HAL_TIM_Base_MspInit+0x70>)
 80023f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023fa:	f003 0301 	and.w	r3, r3, #1
 80023fe:	60fb      	str	r3, [r7, #12]
 8002400:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8002402:	e01a      	b.n	800243a <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM10)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a0f      	ldr	r2, [pc, #60]	@ (8002448 <HAL_TIM_Base_MspInit+0x74>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d115      	bne.n	800243a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM10_CLK_ENABLE();
 800240e:	2300      	movs	r3, #0
 8002410:	60bb      	str	r3, [r7, #8]
 8002412:	4b0c      	ldr	r3, [pc, #48]	@ (8002444 <HAL_TIM_Base_MspInit+0x70>)
 8002414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002416:	4a0b      	ldr	r2, [pc, #44]	@ (8002444 <HAL_TIM_Base_MspInit+0x70>)
 8002418:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800241c:	6453      	str	r3, [r2, #68]	@ 0x44
 800241e:	4b09      	ldr	r3, [pc, #36]	@ (8002444 <HAL_TIM_Base_MspInit+0x70>)
 8002420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002422:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002426:	60bb      	str	r3, [r7, #8]
 8002428:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 800242a:	2200      	movs	r2, #0
 800242c:	2105      	movs	r1, #5
 800242e:	2019      	movs	r0, #25
 8002430:	f000 fb0e 	bl	8002a50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002434:	2019      	movs	r0, #25
 8002436:	f000 fb27 	bl	8002a88 <HAL_NVIC_EnableIRQ>
}
 800243a:	bf00      	nop
 800243c:	3710      	adds	r7, #16
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	40023800 	.word	0x40023800
 8002448:	40014400 	.word	0x40014400

0800244c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b08c      	sub	sp, #48	@ 0x30
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002454:	f107 031c 	add.w	r3, r7, #28
 8002458:	2200      	movs	r2, #0
 800245a:	601a      	str	r2, [r3, #0]
 800245c:	605a      	str	r2, [r3, #4]
 800245e:	609a      	str	r2, [r3, #8]
 8002460:	60da      	str	r2, [r3, #12]
 8002462:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a4d      	ldr	r2, [pc, #308]	@ (80025a0 <HAL_UART_MspInit+0x154>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d12d      	bne.n	80024ca <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800246e:	2300      	movs	r3, #0
 8002470:	61bb      	str	r3, [r7, #24]
 8002472:	4b4c      	ldr	r3, [pc, #304]	@ (80025a4 <HAL_UART_MspInit+0x158>)
 8002474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002476:	4a4b      	ldr	r2, [pc, #300]	@ (80025a4 <HAL_UART_MspInit+0x158>)
 8002478:	f043 0310 	orr.w	r3, r3, #16
 800247c:	6453      	str	r3, [r2, #68]	@ 0x44
 800247e:	4b49      	ldr	r3, [pc, #292]	@ (80025a4 <HAL_UART_MspInit+0x158>)
 8002480:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002482:	f003 0310 	and.w	r3, r3, #16
 8002486:	61bb      	str	r3, [r7, #24]
 8002488:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800248a:	2300      	movs	r3, #0
 800248c:	617b      	str	r3, [r7, #20]
 800248e:	4b45      	ldr	r3, [pc, #276]	@ (80025a4 <HAL_UART_MspInit+0x158>)
 8002490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002492:	4a44      	ldr	r2, [pc, #272]	@ (80025a4 <HAL_UART_MspInit+0x158>)
 8002494:	f043 0301 	orr.w	r3, r3, #1
 8002498:	6313      	str	r3, [r2, #48]	@ 0x30
 800249a:	4b42      	ldr	r3, [pc, #264]	@ (80025a4 <HAL_UART_MspInit+0x158>)
 800249c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800249e:	f003 0301 	and.w	r3, r3, #1
 80024a2:	617b      	str	r3, [r7, #20]
 80024a4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80024a6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80024aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ac:	2302      	movs	r3, #2
 80024ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b0:	2300      	movs	r3, #0
 80024b2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024b4:	2303      	movs	r3, #3
 80024b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80024b8:	2307      	movs	r3, #7
 80024ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024bc:	f107 031c 	add.w	r3, r7, #28
 80024c0:	4619      	mov	r1, r3
 80024c2:	4839      	ldr	r0, [pc, #228]	@ (80025a8 <HAL_UART_MspInit+0x15c>)
 80024c4:	f000 fef0 	bl	80032a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80024c8:	e066      	b.n	8002598 <HAL_UART_MspInit+0x14c>
  else if(huart->Instance==USART2)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a37      	ldr	r2, [pc, #220]	@ (80025ac <HAL_UART_MspInit+0x160>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d161      	bne.n	8002598 <HAL_UART_MspInit+0x14c>
    __HAL_RCC_USART2_CLK_ENABLE();
 80024d4:	2300      	movs	r3, #0
 80024d6:	613b      	str	r3, [r7, #16]
 80024d8:	4b32      	ldr	r3, [pc, #200]	@ (80025a4 <HAL_UART_MspInit+0x158>)
 80024da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024dc:	4a31      	ldr	r2, [pc, #196]	@ (80025a4 <HAL_UART_MspInit+0x158>)
 80024de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80024e4:	4b2f      	ldr	r3, [pc, #188]	@ (80025a4 <HAL_UART_MspInit+0x158>)
 80024e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ec:	613b      	str	r3, [r7, #16]
 80024ee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024f0:	2300      	movs	r3, #0
 80024f2:	60fb      	str	r3, [r7, #12]
 80024f4:	4b2b      	ldr	r3, [pc, #172]	@ (80025a4 <HAL_UART_MspInit+0x158>)
 80024f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f8:	4a2a      	ldr	r2, [pc, #168]	@ (80025a4 <HAL_UART_MspInit+0x158>)
 80024fa:	f043 0301 	orr.w	r3, r3, #1
 80024fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8002500:	4b28      	ldr	r3, [pc, #160]	@ (80025a4 <HAL_UART_MspInit+0x158>)
 8002502:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002504:	f003 0301 	and.w	r3, r3, #1
 8002508:	60fb      	str	r3, [r7, #12]
 800250a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800250c:	230c      	movs	r3, #12
 800250e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002510:	2302      	movs	r3, #2
 8002512:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002514:	2300      	movs	r3, #0
 8002516:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002518:	2303      	movs	r3, #3
 800251a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800251c:	2307      	movs	r3, #7
 800251e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002520:	f107 031c 	add.w	r3, r7, #28
 8002524:	4619      	mov	r1, r3
 8002526:	4820      	ldr	r0, [pc, #128]	@ (80025a8 <HAL_UART_MspInit+0x15c>)
 8002528:	f000 febe 	bl	80032a8 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800252c:	4b20      	ldr	r3, [pc, #128]	@ (80025b0 <HAL_UART_MspInit+0x164>)
 800252e:	4a21      	ldr	r2, [pc, #132]	@ (80025b4 <HAL_UART_MspInit+0x168>)
 8002530:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002532:	4b1f      	ldr	r3, [pc, #124]	@ (80025b0 <HAL_UART_MspInit+0x164>)
 8002534:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002538:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800253a:	4b1d      	ldr	r3, [pc, #116]	@ (80025b0 <HAL_UART_MspInit+0x164>)
 800253c:	2240      	movs	r2, #64	@ 0x40
 800253e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002540:	4b1b      	ldr	r3, [pc, #108]	@ (80025b0 <HAL_UART_MspInit+0x164>)
 8002542:	2200      	movs	r2, #0
 8002544:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002546:	4b1a      	ldr	r3, [pc, #104]	@ (80025b0 <HAL_UART_MspInit+0x164>)
 8002548:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800254c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800254e:	4b18      	ldr	r3, [pc, #96]	@ (80025b0 <HAL_UART_MspInit+0x164>)
 8002550:	2200      	movs	r2, #0
 8002552:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002554:	4b16      	ldr	r3, [pc, #88]	@ (80025b0 <HAL_UART_MspInit+0x164>)
 8002556:	2200      	movs	r2, #0
 8002558:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800255a:	4b15      	ldr	r3, [pc, #84]	@ (80025b0 <HAL_UART_MspInit+0x164>)
 800255c:	2200      	movs	r2, #0
 800255e:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002560:	4b13      	ldr	r3, [pc, #76]	@ (80025b0 <HAL_UART_MspInit+0x164>)
 8002562:	2200      	movs	r2, #0
 8002564:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002566:	4b12      	ldr	r3, [pc, #72]	@ (80025b0 <HAL_UART_MspInit+0x164>)
 8002568:	2200      	movs	r2, #0
 800256a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800256c:	4810      	ldr	r0, [pc, #64]	@ (80025b0 <HAL_UART_MspInit+0x164>)
 800256e:	f000 fa99 	bl	8002aa4 <HAL_DMA_Init>
 8002572:	4603      	mov	r3, r0
 8002574:	2b00      	cmp	r3, #0
 8002576:	d001      	beq.n	800257c <HAL_UART_MspInit+0x130>
      Error_Handler();
 8002578:	f7ff fefa 	bl	8002370 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	4a0c      	ldr	r2, [pc, #48]	@ (80025b0 <HAL_UART_MspInit+0x164>)
 8002580:	639a      	str	r2, [r3, #56]	@ 0x38
 8002582:	4a0b      	ldr	r2, [pc, #44]	@ (80025b0 <HAL_UART_MspInit+0x164>)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002588:	2200      	movs	r2, #0
 800258a:	2105      	movs	r1, #5
 800258c:	2026      	movs	r0, #38	@ 0x26
 800258e:	f000 fa5f 	bl	8002a50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002592:	2026      	movs	r0, #38	@ 0x26
 8002594:	f000 fa78 	bl	8002a88 <HAL_NVIC_EnableIRQ>
}
 8002598:	bf00      	nop
 800259a:	3730      	adds	r7, #48	@ 0x30
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	40011000 	.word	0x40011000
 80025a4:	40023800 	.word	0x40023800
 80025a8:	40020000 	.word	0x40020000
 80025ac:	40004400 	.word	0x40004400
 80025b0:	200001d0 	.word	0x200001d0
 80025b4:	400260a0 	.word	0x400260a0

080025b8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b08c      	sub	sp, #48	@ 0x30
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80025c0:	2300      	movs	r3, #0
 80025c2:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80025c4:	2300      	movs	r3, #0
 80025c6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM9 clock */
  __HAL_RCC_TIM9_CLK_ENABLE();
 80025c8:	2300      	movs	r3, #0
 80025ca:	60bb      	str	r3, [r7, #8]
 80025cc:	4b2e      	ldr	r3, [pc, #184]	@ (8002688 <HAL_InitTick+0xd0>)
 80025ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025d0:	4a2d      	ldr	r2, [pc, #180]	@ (8002688 <HAL_InitTick+0xd0>)
 80025d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025d6:	6453      	str	r3, [r2, #68]	@ 0x44
 80025d8:	4b2b      	ldr	r3, [pc, #172]	@ (8002688 <HAL_InitTick+0xd0>)
 80025da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025e0:	60bb      	str	r3, [r7, #8]
 80025e2:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80025e4:	f107 020c 	add.w	r2, r7, #12
 80025e8:	f107 0310 	add.w	r3, r7, #16
 80025ec:	4611      	mov	r1, r2
 80025ee:	4618      	mov	r0, r3
 80025f0:	f001 fc36 	bl	8003e60 <HAL_RCC_GetClockConfig>
  /* Compute TIM9 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80025f4:	f001 fc20 	bl	8003e38 <HAL_RCC_GetPCLK2Freq>
 80025f8:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM9 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80025fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025fc:	4a23      	ldr	r2, [pc, #140]	@ (800268c <HAL_InitTick+0xd4>)
 80025fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002602:	0c9b      	lsrs	r3, r3, #18
 8002604:	3b01      	subs	r3, #1
 8002606:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM9 */
  htim9.Instance = TIM9;
 8002608:	4b21      	ldr	r3, [pc, #132]	@ (8002690 <HAL_InitTick+0xd8>)
 800260a:	4a22      	ldr	r2, [pc, #136]	@ (8002694 <HAL_InitTick+0xdc>)
 800260c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM9CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim9.Init.Period = (1000000U / 1000U) - 1U;
 800260e:	4b20      	ldr	r3, [pc, #128]	@ (8002690 <HAL_InitTick+0xd8>)
 8002610:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002614:	60da      	str	r2, [r3, #12]
  htim9.Init.Prescaler = uwPrescalerValue;
 8002616:	4a1e      	ldr	r2, [pc, #120]	@ (8002690 <HAL_InitTick+0xd8>)
 8002618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800261a:	6053      	str	r3, [r2, #4]
  htim9.Init.ClockDivision = 0;
 800261c:	4b1c      	ldr	r3, [pc, #112]	@ (8002690 <HAL_InitTick+0xd8>)
 800261e:	2200      	movs	r2, #0
 8002620:	611a      	str	r2, [r3, #16]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002622:	4b1b      	ldr	r3, [pc, #108]	@ (8002690 <HAL_InitTick+0xd8>)
 8002624:	2200      	movs	r2, #0
 8002626:	609a      	str	r2, [r3, #8]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002628:	4b19      	ldr	r3, [pc, #100]	@ (8002690 <HAL_InitTick+0xd8>)
 800262a:	2200      	movs	r2, #0
 800262c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim9);
 800262e:	4818      	ldr	r0, [pc, #96]	@ (8002690 <HAL_InitTick+0xd8>)
 8002630:	f001 fc48 	bl	8003ec4 <HAL_TIM_Base_Init>
 8002634:	4603      	mov	r3, r0
 8002636:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800263a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800263e:	2b00      	cmp	r3, #0
 8002640:	d11b      	bne.n	800267a <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim9);
 8002642:	4813      	ldr	r0, [pc, #76]	@ (8002690 <HAL_InitTick+0xd8>)
 8002644:	f001 fc8e 	bl	8003f64 <HAL_TIM_Base_Start_IT>
 8002648:	4603      	mov	r3, r0
 800264a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800264e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002652:	2b00      	cmp	r3, #0
 8002654:	d111      	bne.n	800267a <HAL_InitTick+0xc2>
    {
    /* Enable the TIM9 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002656:	2018      	movs	r0, #24
 8002658:	f000 fa16 	bl	8002a88 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2b0f      	cmp	r3, #15
 8002660:	d808      	bhi.n	8002674 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, TickPriority, 0U);
 8002662:	2200      	movs	r2, #0
 8002664:	6879      	ldr	r1, [r7, #4]
 8002666:	2018      	movs	r0, #24
 8002668:	f000 f9f2 	bl	8002a50 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800266c:	4a0a      	ldr	r2, [pc, #40]	@ (8002698 <HAL_InitTick+0xe0>)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6013      	str	r3, [r2, #0]
 8002672:	e002      	b.n	800267a <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800267a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800267e:	4618      	mov	r0, r3
 8002680:	3730      	adds	r7, #48	@ 0x30
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	40023800 	.word	0x40023800
 800268c:	431bde83 	.word	0x431bde83
 8002690:	20000258 	.word	0x20000258
 8002694:	40014000 	.word	0x40014000
 8002698:	20000008 	.word	0x20000008

0800269c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800269c:	b480      	push	{r7}
 800269e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80026a0:	bf00      	nop
 80026a2:	e7fd      	b.n	80026a0 <NMI_Handler+0x4>

080026a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026a8:	bf00      	nop
 80026aa:	e7fd      	b.n	80026a8 <HardFault_Handler+0x4>

080026ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026ac:	b480      	push	{r7}
 80026ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026b0:	bf00      	nop
 80026b2:	e7fd      	b.n	80026b0 <MemManage_Handler+0x4>

080026b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026b4:	b480      	push	{r7}
 80026b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026b8:	bf00      	nop
 80026ba:	e7fd      	b.n	80026b8 <BusFault_Handler+0x4>

080026bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026c0:	bf00      	nop
 80026c2:	e7fd      	b.n	80026c0 <UsageFault_Handler+0x4>

080026c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026c8:	bf00      	nop
 80026ca:	46bd      	mov	sp, r7
 80026cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d0:	4770      	bx	lr
	...

080026d4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80026d8:	4802      	ldr	r0, [pc, #8]	@ (80026e4 <DMA1_Stream6_IRQHandler+0x10>)
 80026da:	f000 fb7b 	bl	8002dd4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80026de:	bf00      	nop
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	200001d0 	.word	0x200001d0

080026e8 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 80026ec:	4802      	ldr	r0, [pc, #8]	@ (80026f8 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 80026ee:	f001 fc9b 	bl	8004028 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80026f2:	bf00      	nop
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	20000258 	.word	0x20000258

080026fc <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */
	ulStatsTimerTicks++;
 8002700:	4b04      	ldr	r3, [pc, #16]	@ (8002714 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	3301      	adds	r3, #1
 8002706:	4a03      	ldr	r2, [pc, #12]	@ (8002714 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8002708:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 800270a:	4803      	ldr	r0, [pc, #12]	@ (8002718 <TIM1_UP_TIM10_IRQHandler+0x1c>)
 800270c:	f001 fc8c 	bl	8004028 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002710:	bf00      	nop
 8002712:	bd80      	pop	{r7, pc}
 8002714:	200000ac 	.word	0x200000ac
 8002718:	200000f8 	.word	0x200000f8

0800271c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002720:	4802      	ldr	r0, [pc, #8]	@ (800272c <USART2_IRQHandler+0x10>)
 8002722:	f002 f8c9 	bl	80048b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002726:	bf00      	nop
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	20000188 	.word	0x20000188

08002730 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b086      	sub	sp, #24
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002738:	4a14      	ldr	r2, [pc, #80]	@ (800278c <_sbrk+0x5c>)
 800273a:	4b15      	ldr	r3, [pc, #84]	@ (8002790 <_sbrk+0x60>)
 800273c:	1ad3      	subs	r3, r2, r3
 800273e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002744:	4b13      	ldr	r3, [pc, #76]	@ (8002794 <_sbrk+0x64>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d102      	bne.n	8002752 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800274c:	4b11      	ldr	r3, [pc, #68]	@ (8002794 <_sbrk+0x64>)
 800274e:	4a12      	ldr	r2, [pc, #72]	@ (8002798 <_sbrk+0x68>)
 8002750:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002752:	4b10      	ldr	r3, [pc, #64]	@ (8002794 <_sbrk+0x64>)
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	4413      	add	r3, r2
 800275a:	693a      	ldr	r2, [r7, #16]
 800275c:	429a      	cmp	r2, r3
 800275e:	d207      	bcs.n	8002770 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002760:	f006 fef8 	bl	8009554 <__errno>
 8002764:	4603      	mov	r3, r0
 8002766:	220c      	movs	r2, #12
 8002768:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800276a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800276e:	e009      	b.n	8002784 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002770:	4b08      	ldr	r3, [pc, #32]	@ (8002794 <_sbrk+0x64>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002776:	4b07      	ldr	r3, [pc, #28]	@ (8002794 <_sbrk+0x64>)
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	4413      	add	r3, r2
 800277e:	4a05      	ldr	r2, [pc, #20]	@ (8002794 <_sbrk+0x64>)
 8002780:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002782:	68fb      	ldr	r3, [r7, #12]
}
 8002784:	4618      	mov	r0, r3
 8002786:	3718      	adds	r7, #24
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}
 800278c:	20018000 	.word	0x20018000
 8002790:	00000400 	.word	0x00000400
 8002794:	200002a0 	.word	0x200002a0
 8002798:	20004e40 	.word	0x20004e40

0800279c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800279c:	b480      	push	{r7}
 800279e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80027a0:	4b06      	ldr	r3, [pc, #24]	@ (80027bc <SystemInit+0x20>)
 80027a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027a6:	4a05      	ldr	r2, [pc, #20]	@ (80027bc <SystemInit+0x20>)
 80027a8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80027ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027b0:	bf00      	nop
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr
 80027ba:	bf00      	nop
 80027bc:	e000ed00 	.word	0xe000ed00

080027c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80027c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80027f8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80027c4:	f7ff ffea 	bl	800279c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80027c8:	480c      	ldr	r0, [pc, #48]	@ (80027fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80027ca:	490d      	ldr	r1, [pc, #52]	@ (8002800 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80027cc:	4a0d      	ldr	r2, [pc, #52]	@ (8002804 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80027ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027d0:	e002      	b.n	80027d8 <LoopCopyDataInit>

080027d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027d6:	3304      	adds	r3, #4

080027d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027dc:	d3f9      	bcc.n	80027d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027de:	4a0a      	ldr	r2, [pc, #40]	@ (8002808 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80027e0:	4c0a      	ldr	r4, [pc, #40]	@ (800280c <LoopFillZerobss+0x22>)
  movs r3, #0
 80027e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027e4:	e001      	b.n	80027ea <LoopFillZerobss>

080027e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027e8:	3204      	adds	r2, #4

080027ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027ec:	d3fb      	bcc.n	80027e6 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80027ee:	f006 feb7 	bl	8009560 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027f2:	f7ff fbd3 	bl	8001f9c <main>
  bx  lr    
 80027f6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80027f8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80027fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002800:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8002804:	0800af28 	.word	0x0800af28
  ldr r2, =_sbss
 8002808:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 800280c:	20004e3c 	.word	0x20004e3c

08002810 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002810:	e7fe      	b.n	8002810 <ADC_IRQHandler>
	...

08002814 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002818:	4b0e      	ldr	r3, [pc, #56]	@ (8002854 <HAL_Init+0x40>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a0d      	ldr	r2, [pc, #52]	@ (8002854 <HAL_Init+0x40>)
 800281e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002822:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002824:	4b0b      	ldr	r3, [pc, #44]	@ (8002854 <HAL_Init+0x40>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a0a      	ldr	r2, [pc, #40]	@ (8002854 <HAL_Init+0x40>)
 800282a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800282e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002830:	4b08      	ldr	r3, [pc, #32]	@ (8002854 <HAL_Init+0x40>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a07      	ldr	r2, [pc, #28]	@ (8002854 <HAL_Init+0x40>)
 8002836:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800283a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800283c:	2003      	movs	r0, #3
 800283e:	f000 f8fc 	bl	8002a3a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002842:	200f      	movs	r0, #15
 8002844:	f7ff feb8 	bl	80025b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002848:	f7ff fd98 	bl	800237c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800284c:	2300      	movs	r3, #0
}
 800284e:	4618      	mov	r0, r3
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	40023c00 	.word	0x40023c00

08002858 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002858:	b480      	push	{r7}
 800285a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800285c:	4b06      	ldr	r3, [pc, #24]	@ (8002878 <HAL_IncTick+0x20>)
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	461a      	mov	r2, r3
 8002862:	4b06      	ldr	r3, [pc, #24]	@ (800287c <HAL_IncTick+0x24>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4413      	add	r3, r2
 8002868:	4a04      	ldr	r2, [pc, #16]	@ (800287c <HAL_IncTick+0x24>)
 800286a:	6013      	str	r3, [r2, #0]
}
 800286c:	bf00      	nop
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr
 8002876:	bf00      	nop
 8002878:	2000000c 	.word	0x2000000c
 800287c:	200002a4 	.word	0x200002a4

08002880 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002880:	b480      	push	{r7}
 8002882:	af00      	add	r7, sp, #0
  return uwTick;
 8002884:	4b03      	ldr	r3, [pc, #12]	@ (8002894 <HAL_GetTick+0x14>)
 8002886:	681b      	ldr	r3, [r3, #0]
}
 8002888:	4618      	mov	r0, r3
 800288a:	46bd      	mov	sp, r7
 800288c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002890:	4770      	bx	lr
 8002892:	bf00      	nop
 8002894:	200002a4 	.word	0x200002a4

08002898 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b084      	sub	sp, #16
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028a0:	f7ff ffee 	bl	8002880 <HAL_GetTick>
 80028a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80028b0:	d005      	beq.n	80028be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028b2:	4b0a      	ldr	r3, [pc, #40]	@ (80028dc <HAL_Delay+0x44>)
 80028b4:	781b      	ldrb	r3, [r3, #0]
 80028b6:	461a      	mov	r2, r3
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	4413      	add	r3, r2
 80028bc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80028be:	bf00      	nop
 80028c0:	f7ff ffde 	bl	8002880 <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	68fa      	ldr	r2, [r7, #12]
 80028cc:	429a      	cmp	r2, r3
 80028ce:	d8f7      	bhi.n	80028c0 <HAL_Delay+0x28>
  {
  }
}
 80028d0:	bf00      	nop
 80028d2:	bf00      	nop
 80028d4:	3710      	adds	r7, #16
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	bf00      	nop
 80028dc:	2000000c 	.word	0x2000000c

080028e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b085      	sub	sp, #20
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	f003 0307 	and.w	r3, r3, #7
 80028ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002924 <__NVIC_SetPriorityGrouping+0x44>)
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028f6:	68ba      	ldr	r2, [r7, #8]
 80028f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80028fc:	4013      	ands	r3, r2
 80028fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002908:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800290c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002910:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002912:	4a04      	ldr	r2, [pc, #16]	@ (8002924 <__NVIC_SetPriorityGrouping+0x44>)
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	60d3      	str	r3, [r2, #12]
}
 8002918:	bf00      	nop
 800291a:	3714      	adds	r7, #20
 800291c:	46bd      	mov	sp, r7
 800291e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002922:	4770      	bx	lr
 8002924:	e000ed00 	.word	0xe000ed00

08002928 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002928:	b480      	push	{r7}
 800292a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800292c:	4b04      	ldr	r3, [pc, #16]	@ (8002940 <__NVIC_GetPriorityGrouping+0x18>)
 800292e:	68db      	ldr	r3, [r3, #12]
 8002930:	0a1b      	lsrs	r3, r3, #8
 8002932:	f003 0307 	and.w	r3, r3, #7
}
 8002936:	4618      	mov	r0, r3
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr
 8002940:	e000ed00 	.word	0xe000ed00

08002944 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002944:	b480      	push	{r7}
 8002946:	b083      	sub	sp, #12
 8002948:	af00      	add	r7, sp, #0
 800294a:	4603      	mov	r3, r0
 800294c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800294e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002952:	2b00      	cmp	r3, #0
 8002954:	db0b      	blt.n	800296e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002956:	79fb      	ldrb	r3, [r7, #7]
 8002958:	f003 021f 	and.w	r2, r3, #31
 800295c:	4907      	ldr	r1, [pc, #28]	@ (800297c <__NVIC_EnableIRQ+0x38>)
 800295e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002962:	095b      	lsrs	r3, r3, #5
 8002964:	2001      	movs	r0, #1
 8002966:	fa00 f202 	lsl.w	r2, r0, r2
 800296a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800296e:	bf00      	nop
 8002970:	370c      	adds	r7, #12
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop
 800297c:	e000e100 	.word	0xe000e100

08002980 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002980:	b480      	push	{r7}
 8002982:	b083      	sub	sp, #12
 8002984:	af00      	add	r7, sp, #0
 8002986:	4603      	mov	r3, r0
 8002988:	6039      	str	r1, [r7, #0]
 800298a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800298c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002990:	2b00      	cmp	r3, #0
 8002992:	db0a      	blt.n	80029aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	b2da      	uxtb	r2, r3
 8002998:	490c      	ldr	r1, [pc, #48]	@ (80029cc <__NVIC_SetPriority+0x4c>)
 800299a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800299e:	0112      	lsls	r2, r2, #4
 80029a0:	b2d2      	uxtb	r2, r2
 80029a2:	440b      	add	r3, r1
 80029a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029a8:	e00a      	b.n	80029c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	b2da      	uxtb	r2, r3
 80029ae:	4908      	ldr	r1, [pc, #32]	@ (80029d0 <__NVIC_SetPriority+0x50>)
 80029b0:	79fb      	ldrb	r3, [r7, #7]
 80029b2:	f003 030f 	and.w	r3, r3, #15
 80029b6:	3b04      	subs	r3, #4
 80029b8:	0112      	lsls	r2, r2, #4
 80029ba:	b2d2      	uxtb	r2, r2
 80029bc:	440b      	add	r3, r1
 80029be:	761a      	strb	r2, [r3, #24]
}
 80029c0:	bf00      	nop
 80029c2:	370c      	adds	r7, #12
 80029c4:	46bd      	mov	sp, r7
 80029c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ca:	4770      	bx	lr
 80029cc:	e000e100 	.word	0xe000e100
 80029d0:	e000ed00 	.word	0xe000ed00

080029d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b089      	sub	sp, #36	@ 0x24
 80029d8:	af00      	add	r7, sp, #0
 80029da:	60f8      	str	r0, [r7, #12]
 80029dc:	60b9      	str	r1, [r7, #8]
 80029de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	f003 0307 	and.w	r3, r3, #7
 80029e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029e8:	69fb      	ldr	r3, [r7, #28]
 80029ea:	f1c3 0307 	rsb	r3, r3, #7
 80029ee:	2b04      	cmp	r3, #4
 80029f0:	bf28      	it	cs
 80029f2:	2304      	movcs	r3, #4
 80029f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	3304      	adds	r3, #4
 80029fa:	2b06      	cmp	r3, #6
 80029fc:	d902      	bls.n	8002a04 <NVIC_EncodePriority+0x30>
 80029fe:	69fb      	ldr	r3, [r7, #28]
 8002a00:	3b03      	subs	r3, #3
 8002a02:	e000      	b.n	8002a06 <NVIC_EncodePriority+0x32>
 8002a04:	2300      	movs	r3, #0
 8002a06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a08:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002a0c:	69bb      	ldr	r3, [r7, #24]
 8002a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a12:	43da      	mvns	r2, r3
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	401a      	ands	r2, r3
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a1c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	fa01 f303 	lsl.w	r3, r1, r3
 8002a26:	43d9      	mvns	r1, r3
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a2c:	4313      	orrs	r3, r2
         );
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	3724      	adds	r7, #36	@ 0x24
 8002a32:	46bd      	mov	sp, r7
 8002a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a38:	4770      	bx	lr

08002a3a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a3a:	b580      	push	{r7, lr}
 8002a3c:	b082      	sub	sp, #8
 8002a3e:	af00      	add	r7, sp, #0
 8002a40:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a42:	6878      	ldr	r0, [r7, #4]
 8002a44:	f7ff ff4c 	bl	80028e0 <__NVIC_SetPriorityGrouping>
}
 8002a48:	bf00      	nop
 8002a4a:	3708      	adds	r7, #8
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}

08002a50 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b086      	sub	sp, #24
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	4603      	mov	r3, r0
 8002a58:	60b9      	str	r1, [r7, #8]
 8002a5a:	607a      	str	r2, [r7, #4]
 8002a5c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a62:	f7ff ff61 	bl	8002928 <__NVIC_GetPriorityGrouping>
 8002a66:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a68:	687a      	ldr	r2, [r7, #4]
 8002a6a:	68b9      	ldr	r1, [r7, #8]
 8002a6c:	6978      	ldr	r0, [r7, #20]
 8002a6e:	f7ff ffb1 	bl	80029d4 <NVIC_EncodePriority>
 8002a72:	4602      	mov	r2, r0
 8002a74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a78:	4611      	mov	r1, r2
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f7ff ff80 	bl	8002980 <__NVIC_SetPriority>
}
 8002a80:	bf00      	nop
 8002a82:	3718      	adds	r7, #24
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}

08002a88 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	4603      	mov	r3, r0
 8002a90:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a96:	4618      	mov	r0, r3
 8002a98:	f7ff ff54 	bl	8002944 <__NVIC_EnableIRQ>
}
 8002a9c:	bf00      	nop
 8002a9e:	3708      	adds	r7, #8
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}

08002aa4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b086      	sub	sp, #24
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002aac:	2300      	movs	r3, #0
 8002aae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002ab0:	f7ff fee6 	bl	8002880 <HAL_GetTick>
 8002ab4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d101      	bne.n	8002ac0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	e099      	b.n	8002bf4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2202      	movs	r2, #2
 8002ac4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2200      	movs	r2, #0
 8002acc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f022 0201 	bic.w	r2, r2, #1
 8002ade:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ae0:	e00f      	b.n	8002b02 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ae2:	f7ff fecd 	bl	8002880 <HAL_GetTick>
 8002ae6:	4602      	mov	r2, r0
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	1ad3      	subs	r3, r2, r3
 8002aec:	2b05      	cmp	r3, #5
 8002aee:	d908      	bls.n	8002b02 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2220      	movs	r2, #32
 8002af4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2203      	movs	r2, #3
 8002afa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	e078      	b.n	8002bf4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 0301 	and.w	r3, r3, #1
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d1e8      	bne.n	8002ae2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002b18:	697a      	ldr	r2, [r7, #20]
 8002b1a:	4b38      	ldr	r3, [pc, #224]	@ (8002bfc <HAL_DMA_Init+0x158>)
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	685a      	ldr	r2, [r3, #4]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	691b      	ldr	r3, [r3, #16]
 8002b34:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	699b      	ldr	r3, [r3, #24]
 8002b40:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b46:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6a1b      	ldr	r3, [r3, #32]
 8002b4c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b4e:	697a      	ldr	r2, [r7, #20]
 8002b50:	4313      	orrs	r3, r2
 8002b52:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b58:	2b04      	cmp	r3, #4
 8002b5a:	d107      	bne.n	8002b6c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b64:	4313      	orrs	r3, r2
 8002b66:	697a      	ldr	r2, [r7, #20]
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	697a      	ldr	r2, [r7, #20]
 8002b72:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	695b      	ldr	r3, [r3, #20]
 8002b7a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	f023 0307 	bic.w	r3, r3, #7
 8002b82:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b88:	697a      	ldr	r2, [r7, #20]
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b92:	2b04      	cmp	r3, #4
 8002b94:	d117      	bne.n	8002bc6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b9a:	697a      	ldr	r2, [r7, #20]
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d00e      	beq.n	8002bc6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002ba8:	6878      	ldr	r0, [r7, #4]
 8002baa:	f000 fb01 	bl	80031b0 <DMA_CheckFifoParam>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d008      	beq.n	8002bc6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2240      	movs	r2, #64	@ 0x40
 8002bb8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e016      	b.n	8002bf4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	697a      	ldr	r2, [r7, #20]
 8002bcc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f000 fab8 	bl	8003144 <DMA_CalcBaseAndBitshift>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bdc:	223f      	movs	r2, #63	@ 0x3f
 8002bde:	409a      	lsls	r2, r3
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2200      	movs	r2, #0
 8002be8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2201      	movs	r2, #1
 8002bee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002bf2:	2300      	movs	r3, #0
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	3718      	adds	r7, #24
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	f010803f 	.word	0xf010803f

08002c00 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b086      	sub	sp, #24
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	60f8      	str	r0, [r7, #12]
 8002c08:	60b9      	str	r1, [r7, #8]
 8002c0a:	607a      	str	r2, [r7, #4]
 8002c0c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c16:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d101      	bne.n	8002c26 <HAL_DMA_Start_IT+0x26>
 8002c22:	2302      	movs	r3, #2
 8002c24:	e040      	b.n	8002ca8 <HAL_DMA_Start_IT+0xa8>
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	2201      	movs	r2, #1
 8002c2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	d12f      	bne.n	8002c9a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2202      	movs	r2, #2
 8002c3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2200      	movs	r2, #0
 8002c46:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	687a      	ldr	r2, [r7, #4]
 8002c4c:	68b9      	ldr	r1, [r7, #8]
 8002c4e:	68f8      	ldr	r0, [r7, #12]
 8002c50:	f000 fa4a 	bl	80030e8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c58:	223f      	movs	r2, #63	@ 0x3f
 8002c5a:	409a      	lsls	r2, r3
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f042 0216 	orr.w	r2, r2, #22
 8002c6e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d007      	beq.n	8002c88 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f042 0208 	orr.w	r2, r2, #8
 8002c86:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f042 0201 	orr.w	r2, r2, #1
 8002c96:	601a      	str	r2, [r3, #0]
 8002c98:	e005      	b.n	8002ca6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002ca2:	2302      	movs	r3, #2
 8002ca4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002ca6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3718      	adds	r7, #24
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}

08002cb0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cbc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002cbe:	f7ff fddf 	bl	8002880 <HAL_GetTick>
 8002cc2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	2b02      	cmp	r3, #2
 8002cce:	d008      	beq.n	8002ce2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2280      	movs	r2, #128	@ 0x80
 8002cd4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e052      	b.n	8002d88 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f022 0216 	bic.w	r2, r2, #22
 8002cf0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	695a      	ldr	r2, [r3, #20]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002d00:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d103      	bne.n	8002d12 <HAL_DMA_Abort+0x62>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d007      	beq.n	8002d22 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f022 0208 	bic.w	r2, r2, #8
 8002d20:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	681a      	ldr	r2, [r3, #0]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f022 0201 	bic.w	r2, r2, #1
 8002d30:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d32:	e013      	b.n	8002d5c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d34:	f7ff fda4 	bl	8002880 <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	2b05      	cmp	r3, #5
 8002d40:	d90c      	bls.n	8002d5c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2220      	movs	r2, #32
 8002d46:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2203      	movs	r2, #3
 8002d4c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2200      	movs	r2, #0
 8002d54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	e015      	b.n	8002d88 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 0301 	and.w	r3, r3, #1
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d1e4      	bne.n	8002d34 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d6e:	223f      	movs	r2, #63	@ 0x3f
 8002d70:	409a      	lsls	r2, r3
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2201      	movs	r2, #1
 8002d7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2200      	movs	r2, #0
 8002d82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002d86:	2300      	movs	r3, #0
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3710      	adds	r7, #16
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}

08002d90 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b083      	sub	sp, #12
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d9e:	b2db      	uxtb	r3, r3
 8002da0:	2b02      	cmp	r3, #2
 8002da2:	d004      	beq.n	8002dae <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2280      	movs	r2, #128	@ 0x80
 8002da8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	e00c      	b.n	8002dc8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2205      	movs	r2, #5
 8002db2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f022 0201 	bic.w	r2, r2, #1
 8002dc4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002dc6:	2300      	movs	r3, #0
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	370c      	adds	r7, #12
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr

08002dd4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b086      	sub	sp, #24
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002de0:	4b8e      	ldr	r3, [pc, #568]	@ (800301c <HAL_DMA_IRQHandler+0x248>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a8e      	ldr	r2, [pc, #568]	@ (8003020 <HAL_DMA_IRQHandler+0x24c>)
 8002de6:	fba2 2303 	umull	r2, r3, r2, r3
 8002dea:	0a9b      	lsrs	r3, r3, #10
 8002dec:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002df2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dfe:	2208      	movs	r2, #8
 8002e00:	409a      	lsls	r2, r3
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	4013      	ands	r3, r2
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d01a      	beq.n	8002e40 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0304 	and.w	r3, r3, #4
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d013      	beq.n	8002e40 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f022 0204 	bic.w	r2, r2, #4
 8002e26:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e2c:	2208      	movs	r2, #8
 8002e2e:	409a      	lsls	r2, r3
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e38:	f043 0201 	orr.w	r2, r3, #1
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e44:	2201      	movs	r2, #1
 8002e46:	409a      	lsls	r2, r3
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d012      	beq.n	8002e76 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	695b      	ldr	r3, [r3, #20]
 8002e56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d00b      	beq.n	8002e76 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e62:	2201      	movs	r2, #1
 8002e64:	409a      	lsls	r2, r3
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e6e:	f043 0202 	orr.w	r2, r3, #2
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e7a:	2204      	movs	r2, #4
 8002e7c:	409a      	lsls	r2, r3
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	4013      	ands	r3, r2
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d012      	beq.n	8002eac <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 0302 	and.w	r3, r3, #2
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d00b      	beq.n	8002eac <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e98:	2204      	movs	r2, #4
 8002e9a:	409a      	lsls	r2, r3
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ea4:	f043 0204 	orr.w	r2, r3, #4
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eb0:	2210      	movs	r2, #16
 8002eb2:	409a      	lsls	r2, r3
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d043      	beq.n	8002f44 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f003 0308 	and.w	r3, r3, #8
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d03c      	beq.n	8002f44 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ece:	2210      	movs	r2, #16
 8002ed0:	409a      	lsls	r2, r3
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d018      	beq.n	8002f16 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d108      	bne.n	8002f04 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d024      	beq.n	8002f44 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002efe:	6878      	ldr	r0, [r7, #4]
 8002f00:	4798      	blx	r3
 8002f02:	e01f      	b.n	8002f44 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d01b      	beq.n	8002f44 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f10:	6878      	ldr	r0, [r7, #4]
 8002f12:	4798      	blx	r3
 8002f14:	e016      	b.n	8002f44 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d107      	bne.n	8002f34 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f022 0208 	bic.w	r2, r2, #8
 8002f32:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d003      	beq.n	8002f44 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f40:	6878      	ldr	r0, [r7, #4]
 8002f42:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f48:	2220      	movs	r2, #32
 8002f4a:	409a      	lsls	r2, r3
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	4013      	ands	r3, r2
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	f000 808f 	beq.w	8003074 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 0310 	and.w	r3, r3, #16
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	f000 8087 	beq.w	8003074 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f6a:	2220      	movs	r2, #32
 8002f6c:	409a      	lsls	r2, r3
 8002f6e:	693b      	ldr	r3, [r7, #16]
 8002f70:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f78:	b2db      	uxtb	r3, r3
 8002f7a:	2b05      	cmp	r3, #5
 8002f7c:	d136      	bne.n	8002fec <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f022 0216 	bic.w	r2, r2, #22
 8002f8c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	695a      	ldr	r2, [r3, #20]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f9c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d103      	bne.n	8002fae <HAL_DMA_IRQHandler+0x1da>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d007      	beq.n	8002fbe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f022 0208 	bic.w	r2, r2, #8
 8002fbc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fc2:	223f      	movs	r2, #63	@ 0x3f
 8002fc4:	409a      	lsls	r2, r3
 8002fc6:	693b      	ldr	r3, [r7, #16]
 8002fc8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2201      	movs	r2, #1
 8002fce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d07e      	beq.n	80030e0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	4798      	blx	r3
        }
        return;
 8002fea:	e079      	b.n	80030e0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d01d      	beq.n	8003036 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003004:	2b00      	cmp	r3, #0
 8003006:	d10d      	bne.n	8003024 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800300c:	2b00      	cmp	r3, #0
 800300e:	d031      	beq.n	8003074 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003014:	6878      	ldr	r0, [r7, #4]
 8003016:	4798      	blx	r3
 8003018:	e02c      	b.n	8003074 <HAL_DMA_IRQHandler+0x2a0>
 800301a:	bf00      	nop
 800301c:	20000004 	.word	0x20000004
 8003020:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003028:	2b00      	cmp	r3, #0
 800302a:	d023      	beq.n	8003074 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	4798      	blx	r3
 8003034:	e01e      	b.n	8003074 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003040:	2b00      	cmp	r3, #0
 8003042:	d10f      	bne.n	8003064 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f022 0210 	bic.w	r2, r2, #16
 8003052:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2201      	movs	r2, #1
 8003058:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2200      	movs	r2, #0
 8003060:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003068:	2b00      	cmp	r3, #0
 800306a:	d003      	beq.n	8003074 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003070:	6878      	ldr	r0, [r7, #4]
 8003072:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003078:	2b00      	cmp	r3, #0
 800307a:	d032      	beq.n	80030e2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003080:	f003 0301 	and.w	r3, r3, #1
 8003084:	2b00      	cmp	r3, #0
 8003086:	d022      	beq.n	80030ce <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2205      	movs	r2, #5
 800308c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f022 0201 	bic.w	r2, r2, #1
 800309e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	3301      	adds	r3, #1
 80030a4:	60bb      	str	r3, [r7, #8]
 80030a6:	697a      	ldr	r2, [r7, #20]
 80030a8:	429a      	cmp	r2, r3
 80030aa:	d307      	bcc.n	80030bc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0301 	and.w	r3, r3, #1
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d1f2      	bne.n	80030a0 <HAL_DMA_IRQHandler+0x2cc>
 80030ba:	e000      	b.n	80030be <HAL_DMA_IRQHandler+0x2ea>
          break;
 80030bc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2201      	movs	r2, #1
 80030c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2200      	movs	r2, #0
 80030ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d005      	beq.n	80030e2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	4798      	blx	r3
 80030de:	e000      	b.n	80030e2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80030e0:	bf00      	nop
    }
  }
}
 80030e2:	3718      	adds	r7, #24
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}

080030e8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b085      	sub	sp, #20
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	60f8      	str	r0, [r7, #12]
 80030f0:	60b9      	str	r1, [r7, #8]
 80030f2:	607a      	str	r2, [r7, #4]
 80030f4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003104:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	683a      	ldr	r2, [r7, #0]
 800310c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	2b40      	cmp	r3, #64	@ 0x40
 8003114:	d108      	bne.n	8003128 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	687a      	ldr	r2, [r7, #4]
 800311c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	68ba      	ldr	r2, [r7, #8]
 8003124:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003126:	e007      	b.n	8003138 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	68ba      	ldr	r2, [r7, #8]
 800312e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	687a      	ldr	r2, [r7, #4]
 8003136:	60da      	str	r2, [r3, #12]
}
 8003138:	bf00      	nop
 800313a:	3714      	adds	r7, #20
 800313c:	46bd      	mov	sp, r7
 800313e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003142:	4770      	bx	lr

08003144 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003144:	b480      	push	{r7}
 8003146:	b085      	sub	sp, #20
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	b2db      	uxtb	r3, r3
 8003152:	3b10      	subs	r3, #16
 8003154:	4a14      	ldr	r2, [pc, #80]	@ (80031a8 <DMA_CalcBaseAndBitshift+0x64>)
 8003156:	fba2 2303 	umull	r2, r3, r2, r3
 800315a:	091b      	lsrs	r3, r3, #4
 800315c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800315e:	4a13      	ldr	r2, [pc, #76]	@ (80031ac <DMA_CalcBaseAndBitshift+0x68>)
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	4413      	add	r3, r2
 8003164:	781b      	ldrb	r3, [r3, #0]
 8003166:	461a      	mov	r2, r3
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2b03      	cmp	r3, #3
 8003170:	d909      	bls.n	8003186 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800317a:	f023 0303 	bic.w	r3, r3, #3
 800317e:	1d1a      	adds	r2, r3, #4
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	659a      	str	r2, [r3, #88]	@ 0x58
 8003184:	e007      	b.n	8003196 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800318e:	f023 0303 	bic.w	r3, r3, #3
 8003192:	687a      	ldr	r2, [r7, #4]
 8003194:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800319a:	4618      	mov	r0, r3
 800319c:	3714      	adds	r7, #20
 800319e:	46bd      	mov	sp, r7
 80031a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a4:	4770      	bx	lr
 80031a6:	bf00      	nop
 80031a8:	aaaaaaab 	.word	0xaaaaaaab
 80031ac:	0800ae9c 	.word	0x0800ae9c

080031b0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b085      	sub	sp, #20
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031b8:	2300      	movs	r3, #0
 80031ba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031c0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	699b      	ldr	r3, [r3, #24]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d11f      	bne.n	800320a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	2b03      	cmp	r3, #3
 80031ce:	d856      	bhi.n	800327e <DMA_CheckFifoParam+0xce>
 80031d0:	a201      	add	r2, pc, #4	@ (adr r2, 80031d8 <DMA_CheckFifoParam+0x28>)
 80031d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031d6:	bf00      	nop
 80031d8:	080031e9 	.word	0x080031e9
 80031dc:	080031fb 	.word	0x080031fb
 80031e0:	080031e9 	.word	0x080031e9
 80031e4:	0800327f 	.word	0x0800327f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d046      	beq.n	8003282 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031f8:	e043      	b.n	8003282 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031fe:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003202:	d140      	bne.n	8003286 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003204:	2301      	movs	r3, #1
 8003206:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003208:	e03d      	b.n	8003286 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	699b      	ldr	r3, [r3, #24]
 800320e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003212:	d121      	bne.n	8003258 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	2b03      	cmp	r3, #3
 8003218:	d837      	bhi.n	800328a <DMA_CheckFifoParam+0xda>
 800321a:	a201      	add	r2, pc, #4	@ (adr r2, 8003220 <DMA_CheckFifoParam+0x70>)
 800321c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003220:	08003231 	.word	0x08003231
 8003224:	08003237 	.word	0x08003237
 8003228:	08003231 	.word	0x08003231
 800322c:	08003249 	.word	0x08003249
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	73fb      	strb	r3, [r7, #15]
      break;
 8003234:	e030      	b.n	8003298 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800323a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d025      	beq.n	800328e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003246:	e022      	b.n	800328e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800324c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003250:	d11f      	bne.n	8003292 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003252:	2301      	movs	r3, #1
 8003254:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003256:	e01c      	b.n	8003292 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	2b02      	cmp	r3, #2
 800325c:	d903      	bls.n	8003266 <DMA_CheckFifoParam+0xb6>
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	2b03      	cmp	r3, #3
 8003262:	d003      	beq.n	800326c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003264:	e018      	b.n	8003298 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	73fb      	strb	r3, [r7, #15]
      break;
 800326a:	e015      	b.n	8003298 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003270:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003274:	2b00      	cmp	r3, #0
 8003276:	d00e      	beq.n	8003296 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	73fb      	strb	r3, [r7, #15]
      break;
 800327c:	e00b      	b.n	8003296 <DMA_CheckFifoParam+0xe6>
      break;
 800327e:	bf00      	nop
 8003280:	e00a      	b.n	8003298 <DMA_CheckFifoParam+0xe8>
      break;
 8003282:	bf00      	nop
 8003284:	e008      	b.n	8003298 <DMA_CheckFifoParam+0xe8>
      break;
 8003286:	bf00      	nop
 8003288:	e006      	b.n	8003298 <DMA_CheckFifoParam+0xe8>
      break;
 800328a:	bf00      	nop
 800328c:	e004      	b.n	8003298 <DMA_CheckFifoParam+0xe8>
      break;
 800328e:	bf00      	nop
 8003290:	e002      	b.n	8003298 <DMA_CheckFifoParam+0xe8>
      break;   
 8003292:	bf00      	nop
 8003294:	e000      	b.n	8003298 <DMA_CheckFifoParam+0xe8>
      break;
 8003296:	bf00      	nop
    }
  } 
  
  return status; 
 8003298:	7bfb      	ldrb	r3, [r7, #15]
}
 800329a:	4618      	mov	r0, r3
 800329c:	3714      	adds	r7, #20
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
 80032a6:	bf00      	nop

080032a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b089      	sub	sp, #36	@ 0x24
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
 80032b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80032b2:	2300      	movs	r3, #0
 80032b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80032b6:	2300      	movs	r3, #0
 80032b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80032ba:	2300      	movs	r3, #0
 80032bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032be:	2300      	movs	r3, #0
 80032c0:	61fb      	str	r3, [r7, #28]
 80032c2:	e159      	b.n	8003578 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80032c4:	2201      	movs	r2, #1
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	fa02 f303 	lsl.w	r3, r2, r3
 80032cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	697a      	ldr	r2, [r7, #20]
 80032d4:	4013      	ands	r3, r2
 80032d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80032d8:	693a      	ldr	r2, [r7, #16]
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	429a      	cmp	r2, r3
 80032de:	f040 8148 	bne.w	8003572 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	f003 0303 	and.w	r3, r3, #3
 80032ea:	2b01      	cmp	r3, #1
 80032ec:	d005      	beq.n	80032fa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d130      	bne.n	800335c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	689b      	ldr	r3, [r3, #8]
 80032fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003300:	69fb      	ldr	r3, [r7, #28]
 8003302:	005b      	lsls	r3, r3, #1
 8003304:	2203      	movs	r2, #3
 8003306:	fa02 f303 	lsl.w	r3, r2, r3
 800330a:	43db      	mvns	r3, r3
 800330c:	69ba      	ldr	r2, [r7, #24]
 800330e:	4013      	ands	r3, r2
 8003310:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	68da      	ldr	r2, [r3, #12]
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	005b      	lsls	r3, r3, #1
 800331a:	fa02 f303 	lsl.w	r3, r2, r3
 800331e:	69ba      	ldr	r2, [r7, #24]
 8003320:	4313      	orrs	r3, r2
 8003322:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	69ba      	ldr	r2, [r7, #24]
 8003328:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003330:	2201      	movs	r2, #1
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	fa02 f303 	lsl.w	r3, r2, r3
 8003338:	43db      	mvns	r3, r3
 800333a:	69ba      	ldr	r2, [r7, #24]
 800333c:	4013      	ands	r3, r2
 800333e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	091b      	lsrs	r3, r3, #4
 8003346:	f003 0201 	and.w	r2, r3, #1
 800334a:	69fb      	ldr	r3, [r7, #28]
 800334c:	fa02 f303 	lsl.w	r3, r2, r3
 8003350:	69ba      	ldr	r2, [r7, #24]
 8003352:	4313      	orrs	r3, r2
 8003354:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	69ba      	ldr	r2, [r7, #24]
 800335a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	f003 0303 	and.w	r3, r3, #3
 8003364:	2b03      	cmp	r3, #3
 8003366:	d017      	beq.n	8003398 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	68db      	ldr	r3, [r3, #12]
 800336c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800336e:	69fb      	ldr	r3, [r7, #28]
 8003370:	005b      	lsls	r3, r3, #1
 8003372:	2203      	movs	r2, #3
 8003374:	fa02 f303 	lsl.w	r3, r2, r3
 8003378:	43db      	mvns	r3, r3
 800337a:	69ba      	ldr	r2, [r7, #24]
 800337c:	4013      	ands	r3, r2
 800337e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	689a      	ldr	r2, [r3, #8]
 8003384:	69fb      	ldr	r3, [r7, #28]
 8003386:	005b      	lsls	r3, r3, #1
 8003388:	fa02 f303 	lsl.w	r3, r2, r3
 800338c:	69ba      	ldr	r2, [r7, #24]
 800338e:	4313      	orrs	r3, r2
 8003390:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	69ba      	ldr	r2, [r7, #24]
 8003396:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	f003 0303 	and.w	r3, r3, #3
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	d123      	bne.n	80033ec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	08da      	lsrs	r2, r3, #3
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	3208      	adds	r2, #8
 80033ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	f003 0307 	and.w	r3, r3, #7
 80033b8:	009b      	lsls	r3, r3, #2
 80033ba:	220f      	movs	r2, #15
 80033bc:	fa02 f303 	lsl.w	r3, r2, r3
 80033c0:	43db      	mvns	r3, r3
 80033c2:	69ba      	ldr	r2, [r7, #24]
 80033c4:	4013      	ands	r3, r2
 80033c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	691a      	ldr	r2, [r3, #16]
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	f003 0307 	and.w	r3, r3, #7
 80033d2:	009b      	lsls	r3, r3, #2
 80033d4:	fa02 f303 	lsl.w	r3, r2, r3
 80033d8:	69ba      	ldr	r2, [r7, #24]
 80033da:	4313      	orrs	r3, r2
 80033dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80033de:	69fb      	ldr	r3, [r7, #28]
 80033e0:	08da      	lsrs	r2, r3, #3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	3208      	adds	r2, #8
 80033e6:	69b9      	ldr	r1, [r7, #24]
 80033e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80033f2:	69fb      	ldr	r3, [r7, #28]
 80033f4:	005b      	lsls	r3, r3, #1
 80033f6:	2203      	movs	r2, #3
 80033f8:	fa02 f303 	lsl.w	r3, r2, r3
 80033fc:	43db      	mvns	r3, r3
 80033fe:	69ba      	ldr	r2, [r7, #24]
 8003400:	4013      	ands	r3, r2
 8003402:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	f003 0203 	and.w	r2, r3, #3
 800340c:	69fb      	ldr	r3, [r7, #28]
 800340e:	005b      	lsls	r3, r3, #1
 8003410:	fa02 f303 	lsl.w	r3, r2, r3
 8003414:	69ba      	ldr	r2, [r7, #24]
 8003416:	4313      	orrs	r3, r2
 8003418:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	69ba      	ldr	r2, [r7, #24]
 800341e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003428:	2b00      	cmp	r3, #0
 800342a:	f000 80a2 	beq.w	8003572 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800342e:	2300      	movs	r3, #0
 8003430:	60fb      	str	r3, [r7, #12]
 8003432:	4b57      	ldr	r3, [pc, #348]	@ (8003590 <HAL_GPIO_Init+0x2e8>)
 8003434:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003436:	4a56      	ldr	r2, [pc, #344]	@ (8003590 <HAL_GPIO_Init+0x2e8>)
 8003438:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800343c:	6453      	str	r3, [r2, #68]	@ 0x44
 800343e:	4b54      	ldr	r3, [pc, #336]	@ (8003590 <HAL_GPIO_Init+0x2e8>)
 8003440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003442:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003446:	60fb      	str	r3, [r7, #12]
 8003448:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800344a:	4a52      	ldr	r2, [pc, #328]	@ (8003594 <HAL_GPIO_Init+0x2ec>)
 800344c:	69fb      	ldr	r3, [r7, #28]
 800344e:	089b      	lsrs	r3, r3, #2
 8003450:	3302      	adds	r3, #2
 8003452:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003456:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003458:	69fb      	ldr	r3, [r7, #28]
 800345a:	f003 0303 	and.w	r3, r3, #3
 800345e:	009b      	lsls	r3, r3, #2
 8003460:	220f      	movs	r2, #15
 8003462:	fa02 f303 	lsl.w	r3, r2, r3
 8003466:	43db      	mvns	r3, r3
 8003468:	69ba      	ldr	r2, [r7, #24]
 800346a:	4013      	ands	r3, r2
 800346c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a49      	ldr	r2, [pc, #292]	@ (8003598 <HAL_GPIO_Init+0x2f0>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d019      	beq.n	80034aa <HAL_GPIO_Init+0x202>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a48      	ldr	r2, [pc, #288]	@ (800359c <HAL_GPIO_Init+0x2f4>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d013      	beq.n	80034a6 <HAL_GPIO_Init+0x1fe>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4a47      	ldr	r2, [pc, #284]	@ (80035a0 <HAL_GPIO_Init+0x2f8>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d00d      	beq.n	80034a2 <HAL_GPIO_Init+0x1fa>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a46      	ldr	r2, [pc, #280]	@ (80035a4 <HAL_GPIO_Init+0x2fc>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d007      	beq.n	800349e <HAL_GPIO_Init+0x1f6>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4a45      	ldr	r2, [pc, #276]	@ (80035a8 <HAL_GPIO_Init+0x300>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d101      	bne.n	800349a <HAL_GPIO_Init+0x1f2>
 8003496:	2304      	movs	r3, #4
 8003498:	e008      	b.n	80034ac <HAL_GPIO_Init+0x204>
 800349a:	2307      	movs	r3, #7
 800349c:	e006      	b.n	80034ac <HAL_GPIO_Init+0x204>
 800349e:	2303      	movs	r3, #3
 80034a0:	e004      	b.n	80034ac <HAL_GPIO_Init+0x204>
 80034a2:	2302      	movs	r3, #2
 80034a4:	e002      	b.n	80034ac <HAL_GPIO_Init+0x204>
 80034a6:	2301      	movs	r3, #1
 80034a8:	e000      	b.n	80034ac <HAL_GPIO_Init+0x204>
 80034aa:	2300      	movs	r3, #0
 80034ac:	69fa      	ldr	r2, [r7, #28]
 80034ae:	f002 0203 	and.w	r2, r2, #3
 80034b2:	0092      	lsls	r2, r2, #2
 80034b4:	4093      	lsls	r3, r2
 80034b6:	69ba      	ldr	r2, [r7, #24]
 80034b8:	4313      	orrs	r3, r2
 80034ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034bc:	4935      	ldr	r1, [pc, #212]	@ (8003594 <HAL_GPIO_Init+0x2ec>)
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	089b      	lsrs	r3, r3, #2
 80034c2:	3302      	adds	r3, #2
 80034c4:	69ba      	ldr	r2, [r7, #24]
 80034c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034ca:	4b38      	ldr	r3, [pc, #224]	@ (80035ac <HAL_GPIO_Init+0x304>)
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	43db      	mvns	r3, r3
 80034d4:	69ba      	ldr	r2, [r7, #24]
 80034d6:	4013      	ands	r3, r2
 80034d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d003      	beq.n	80034ee <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80034e6:	69ba      	ldr	r2, [r7, #24]
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	4313      	orrs	r3, r2
 80034ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80034ee:	4a2f      	ldr	r2, [pc, #188]	@ (80035ac <HAL_GPIO_Init+0x304>)
 80034f0:	69bb      	ldr	r3, [r7, #24]
 80034f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034f4:	4b2d      	ldr	r3, [pc, #180]	@ (80035ac <HAL_GPIO_Init+0x304>)
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	43db      	mvns	r3, r3
 80034fe:	69ba      	ldr	r2, [r7, #24]
 8003500:	4013      	ands	r3, r2
 8003502:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800350c:	2b00      	cmp	r3, #0
 800350e:	d003      	beq.n	8003518 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003510:	69ba      	ldr	r2, [r7, #24]
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	4313      	orrs	r3, r2
 8003516:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003518:	4a24      	ldr	r2, [pc, #144]	@ (80035ac <HAL_GPIO_Init+0x304>)
 800351a:	69bb      	ldr	r3, [r7, #24]
 800351c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800351e:	4b23      	ldr	r3, [pc, #140]	@ (80035ac <HAL_GPIO_Init+0x304>)
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	43db      	mvns	r3, r3
 8003528:	69ba      	ldr	r2, [r7, #24]
 800352a:	4013      	ands	r3, r2
 800352c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003536:	2b00      	cmp	r3, #0
 8003538:	d003      	beq.n	8003542 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800353a:	69ba      	ldr	r2, [r7, #24]
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	4313      	orrs	r3, r2
 8003540:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003542:	4a1a      	ldr	r2, [pc, #104]	@ (80035ac <HAL_GPIO_Init+0x304>)
 8003544:	69bb      	ldr	r3, [r7, #24]
 8003546:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003548:	4b18      	ldr	r3, [pc, #96]	@ (80035ac <HAL_GPIO_Init+0x304>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	43db      	mvns	r3, r3
 8003552:	69ba      	ldr	r2, [r7, #24]
 8003554:	4013      	ands	r3, r2
 8003556:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003560:	2b00      	cmp	r3, #0
 8003562:	d003      	beq.n	800356c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003564:	69ba      	ldr	r2, [r7, #24]
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	4313      	orrs	r3, r2
 800356a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800356c:	4a0f      	ldr	r2, [pc, #60]	@ (80035ac <HAL_GPIO_Init+0x304>)
 800356e:	69bb      	ldr	r3, [r7, #24]
 8003570:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003572:	69fb      	ldr	r3, [r7, #28]
 8003574:	3301      	adds	r3, #1
 8003576:	61fb      	str	r3, [r7, #28]
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	2b0f      	cmp	r3, #15
 800357c:	f67f aea2 	bls.w	80032c4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003580:	bf00      	nop
 8003582:	bf00      	nop
 8003584:	3724      	adds	r7, #36	@ 0x24
 8003586:	46bd      	mov	sp, r7
 8003588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358c:	4770      	bx	lr
 800358e:	bf00      	nop
 8003590:	40023800 	.word	0x40023800
 8003594:	40013800 	.word	0x40013800
 8003598:	40020000 	.word	0x40020000
 800359c:	40020400 	.word	0x40020400
 80035a0:	40020800 	.word	0x40020800
 80035a4:	40020c00 	.word	0x40020c00
 80035a8:	40021000 	.word	0x40021000
 80035ac:	40013c00 	.word	0x40013c00

080035b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b086      	sub	sp, #24
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d101      	bne.n	80035c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e267      	b.n	8003a92 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0301 	and.w	r3, r3, #1
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d075      	beq.n	80036ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80035ce:	4b88      	ldr	r3, [pc, #544]	@ (80037f0 <HAL_RCC_OscConfig+0x240>)
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	f003 030c 	and.w	r3, r3, #12
 80035d6:	2b04      	cmp	r3, #4
 80035d8:	d00c      	beq.n	80035f4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035da:	4b85      	ldr	r3, [pc, #532]	@ (80037f0 <HAL_RCC_OscConfig+0x240>)
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80035e2:	2b08      	cmp	r3, #8
 80035e4:	d112      	bne.n	800360c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035e6:	4b82      	ldr	r3, [pc, #520]	@ (80037f0 <HAL_RCC_OscConfig+0x240>)
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80035f2:	d10b      	bne.n	800360c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035f4:	4b7e      	ldr	r3, [pc, #504]	@ (80037f0 <HAL_RCC_OscConfig+0x240>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d05b      	beq.n	80036b8 <HAL_RCC_OscConfig+0x108>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d157      	bne.n	80036b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	e242      	b.n	8003a92 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003614:	d106      	bne.n	8003624 <HAL_RCC_OscConfig+0x74>
 8003616:	4b76      	ldr	r3, [pc, #472]	@ (80037f0 <HAL_RCC_OscConfig+0x240>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a75      	ldr	r2, [pc, #468]	@ (80037f0 <HAL_RCC_OscConfig+0x240>)
 800361c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003620:	6013      	str	r3, [r2, #0]
 8003622:	e01d      	b.n	8003660 <HAL_RCC_OscConfig+0xb0>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800362c:	d10c      	bne.n	8003648 <HAL_RCC_OscConfig+0x98>
 800362e:	4b70      	ldr	r3, [pc, #448]	@ (80037f0 <HAL_RCC_OscConfig+0x240>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a6f      	ldr	r2, [pc, #444]	@ (80037f0 <HAL_RCC_OscConfig+0x240>)
 8003634:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003638:	6013      	str	r3, [r2, #0]
 800363a:	4b6d      	ldr	r3, [pc, #436]	@ (80037f0 <HAL_RCC_OscConfig+0x240>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a6c      	ldr	r2, [pc, #432]	@ (80037f0 <HAL_RCC_OscConfig+0x240>)
 8003640:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003644:	6013      	str	r3, [r2, #0]
 8003646:	e00b      	b.n	8003660 <HAL_RCC_OscConfig+0xb0>
 8003648:	4b69      	ldr	r3, [pc, #420]	@ (80037f0 <HAL_RCC_OscConfig+0x240>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a68      	ldr	r2, [pc, #416]	@ (80037f0 <HAL_RCC_OscConfig+0x240>)
 800364e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003652:	6013      	str	r3, [r2, #0]
 8003654:	4b66      	ldr	r3, [pc, #408]	@ (80037f0 <HAL_RCC_OscConfig+0x240>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a65      	ldr	r2, [pc, #404]	@ (80037f0 <HAL_RCC_OscConfig+0x240>)
 800365a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800365e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d013      	beq.n	8003690 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003668:	f7ff f90a 	bl	8002880 <HAL_GetTick>
 800366c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800366e:	e008      	b.n	8003682 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003670:	f7ff f906 	bl	8002880 <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	2b64      	cmp	r3, #100	@ 0x64
 800367c:	d901      	bls.n	8003682 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800367e:	2303      	movs	r3, #3
 8003680:	e207      	b.n	8003a92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003682:	4b5b      	ldr	r3, [pc, #364]	@ (80037f0 <HAL_RCC_OscConfig+0x240>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800368a:	2b00      	cmp	r3, #0
 800368c:	d0f0      	beq.n	8003670 <HAL_RCC_OscConfig+0xc0>
 800368e:	e014      	b.n	80036ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003690:	f7ff f8f6 	bl	8002880 <HAL_GetTick>
 8003694:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003696:	e008      	b.n	80036aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003698:	f7ff f8f2 	bl	8002880 <HAL_GetTick>
 800369c:	4602      	mov	r2, r0
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	1ad3      	subs	r3, r2, r3
 80036a2:	2b64      	cmp	r3, #100	@ 0x64
 80036a4:	d901      	bls.n	80036aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80036a6:	2303      	movs	r3, #3
 80036a8:	e1f3      	b.n	8003a92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036aa:	4b51      	ldr	r3, [pc, #324]	@ (80037f0 <HAL_RCC_OscConfig+0x240>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d1f0      	bne.n	8003698 <HAL_RCC_OscConfig+0xe8>
 80036b6:	e000      	b.n	80036ba <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 0302 	and.w	r3, r3, #2
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d063      	beq.n	800378e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80036c6:	4b4a      	ldr	r3, [pc, #296]	@ (80037f0 <HAL_RCC_OscConfig+0x240>)
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	f003 030c 	and.w	r3, r3, #12
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d00b      	beq.n	80036ea <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036d2:	4b47      	ldr	r3, [pc, #284]	@ (80037f0 <HAL_RCC_OscConfig+0x240>)
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80036da:	2b08      	cmp	r3, #8
 80036dc:	d11c      	bne.n	8003718 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036de:	4b44      	ldr	r3, [pc, #272]	@ (80037f0 <HAL_RCC_OscConfig+0x240>)
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d116      	bne.n	8003718 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036ea:	4b41      	ldr	r3, [pc, #260]	@ (80037f0 <HAL_RCC_OscConfig+0x240>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 0302 	and.w	r3, r3, #2
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d005      	beq.n	8003702 <HAL_RCC_OscConfig+0x152>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	68db      	ldr	r3, [r3, #12]
 80036fa:	2b01      	cmp	r3, #1
 80036fc:	d001      	beq.n	8003702 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	e1c7      	b.n	8003a92 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003702:	4b3b      	ldr	r3, [pc, #236]	@ (80037f0 <HAL_RCC_OscConfig+0x240>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	691b      	ldr	r3, [r3, #16]
 800370e:	00db      	lsls	r3, r3, #3
 8003710:	4937      	ldr	r1, [pc, #220]	@ (80037f0 <HAL_RCC_OscConfig+0x240>)
 8003712:	4313      	orrs	r3, r2
 8003714:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003716:	e03a      	b.n	800378e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d020      	beq.n	8003762 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003720:	4b34      	ldr	r3, [pc, #208]	@ (80037f4 <HAL_RCC_OscConfig+0x244>)
 8003722:	2201      	movs	r2, #1
 8003724:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003726:	f7ff f8ab 	bl	8002880 <HAL_GetTick>
 800372a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800372c:	e008      	b.n	8003740 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800372e:	f7ff f8a7 	bl	8002880 <HAL_GetTick>
 8003732:	4602      	mov	r2, r0
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	1ad3      	subs	r3, r2, r3
 8003738:	2b02      	cmp	r3, #2
 800373a:	d901      	bls.n	8003740 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800373c:	2303      	movs	r3, #3
 800373e:	e1a8      	b.n	8003a92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003740:	4b2b      	ldr	r3, [pc, #172]	@ (80037f0 <HAL_RCC_OscConfig+0x240>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 0302 	and.w	r3, r3, #2
 8003748:	2b00      	cmp	r3, #0
 800374a:	d0f0      	beq.n	800372e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800374c:	4b28      	ldr	r3, [pc, #160]	@ (80037f0 <HAL_RCC_OscConfig+0x240>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	691b      	ldr	r3, [r3, #16]
 8003758:	00db      	lsls	r3, r3, #3
 800375a:	4925      	ldr	r1, [pc, #148]	@ (80037f0 <HAL_RCC_OscConfig+0x240>)
 800375c:	4313      	orrs	r3, r2
 800375e:	600b      	str	r3, [r1, #0]
 8003760:	e015      	b.n	800378e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003762:	4b24      	ldr	r3, [pc, #144]	@ (80037f4 <HAL_RCC_OscConfig+0x244>)
 8003764:	2200      	movs	r2, #0
 8003766:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003768:	f7ff f88a 	bl	8002880 <HAL_GetTick>
 800376c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800376e:	e008      	b.n	8003782 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003770:	f7ff f886 	bl	8002880 <HAL_GetTick>
 8003774:	4602      	mov	r2, r0
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	1ad3      	subs	r3, r2, r3
 800377a:	2b02      	cmp	r3, #2
 800377c:	d901      	bls.n	8003782 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800377e:	2303      	movs	r3, #3
 8003780:	e187      	b.n	8003a92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003782:	4b1b      	ldr	r3, [pc, #108]	@ (80037f0 <HAL_RCC_OscConfig+0x240>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f003 0302 	and.w	r3, r3, #2
 800378a:	2b00      	cmp	r3, #0
 800378c:	d1f0      	bne.n	8003770 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 0308 	and.w	r3, r3, #8
 8003796:	2b00      	cmp	r3, #0
 8003798:	d036      	beq.n	8003808 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	695b      	ldr	r3, [r3, #20]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d016      	beq.n	80037d0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037a2:	4b15      	ldr	r3, [pc, #84]	@ (80037f8 <HAL_RCC_OscConfig+0x248>)
 80037a4:	2201      	movs	r2, #1
 80037a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037a8:	f7ff f86a 	bl	8002880 <HAL_GetTick>
 80037ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037ae:	e008      	b.n	80037c2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037b0:	f7ff f866 	bl	8002880 <HAL_GetTick>
 80037b4:	4602      	mov	r2, r0
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	1ad3      	subs	r3, r2, r3
 80037ba:	2b02      	cmp	r3, #2
 80037bc:	d901      	bls.n	80037c2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80037be:	2303      	movs	r3, #3
 80037c0:	e167      	b.n	8003a92 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037c2:	4b0b      	ldr	r3, [pc, #44]	@ (80037f0 <HAL_RCC_OscConfig+0x240>)
 80037c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037c6:	f003 0302 	and.w	r3, r3, #2
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d0f0      	beq.n	80037b0 <HAL_RCC_OscConfig+0x200>
 80037ce:	e01b      	b.n	8003808 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037d0:	4b09      	ldr	r3, [pc, #36]	@ (80037f8 <HAL_RCC_OscConfig+0x248>)
 80037d2:	2200      	movs	r2, #0
 80037d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037d6:	f7ff f853 	bl	8002880 <HAL_GetTick>
 80037da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037dc:	e00e      	b.n	80037fc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037de:	f7ff f84f 	bl	8002880 <HAL_GetTick>
 80037e2:	4602      	mov	r2, r0
 80037e4:	693b      	ldr	r3, [r7, #16]
 80037e6:	1ad3      	subs	r3, r2, r3
 80037e8:	2b02      	cmp	r3, #2
 80037ea:	d907      	bls.n	80037fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80037ec:	2303      	movs	r3, #3
 80037ee:	e150      	b.n	8003a92 <HAL_RCC_OscConfig+0x4e2>
 80037f0:	40023800 	.word	0x40023800
 80037f4:	42470000 	.word	0x42470000
 80037f8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037fc:	4b88      	ldr	r3, [pc, #544]	@ (8003a20 <HAL_RCC_OscConfig+0x470>)
 80037fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003800:	f003 0302 	and.w	r3, r3, #2
 8003804:	2b00      	cmp	r3, #0
 8003806:	d1ea      	bne.n	80037de <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f003 0304 	and.w	r3, r3, #4
 8003810:	2b00      	cmp	r3, #0
 8003812:	f000 8097 	beq.w	8003944 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003816:	2300      	movs	r3, #0
 8003818:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800381a:	4b81      	ldr	r3, [pc, #516]	@ (8003a20 <HAL_RCC_OscConfig+0x470>)
 800381c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800381e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003822:	2b00      	cmp	r3, #0
 8003824:	d10f      	bne.n	8003846 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003826:	2300      	movs	r3, #0
 8003828:	60bb      	str	r3, [r7, #8]
 800382a:	4b7d      	ldr	r3, [pc, #500]	@ (8003a20 <HAL_RCC_OscConfig+0x470>)
 800382c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800382e:	4a7c      	ldr	r2, [pc, #496]	@ (8003a20 <HAL_RCC_OscConfig+0x470>)
 8003830:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003834:	6413      	str	r3, [r2, #64]	@ 0x40
 8003836:	4b7a      	ldr	r3, [pc, #488]	@ (8003a20 <HAL_RCC_OscConfig+0x470>)
 8003838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800383a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800383e:	60bb      	str	r3, [r7, #8]
 8003840:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003842:	2301      	movs	r3, #1
 8003844:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003846:	4b77      	ldr	r3, [pc, #476]	@ (8003a24 <HAL_RCC_OscConfig+0x474>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800384e:	2b00      	cmp	r3, #0
 8003850:	d118      	bne.n	8003884 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003852:	4b74      	ldr	r3, [pc, #464]	@ (8003a24 <HAL_RCC_OscConfig+0x474>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a73      	ldr	r2, [pc, #460]	@ (8003a24 <HAL_RCC_OscConfig+0x474>)
 8003858:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800385c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800385e:	f7ff f80f 	bl	8002880 <HAL_GetTick>
 8003862:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003864:	e008      	b.n	8003878 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003866:	f7ff f80b 	bl	8002880 <HAL_GetTick>
 800386a:	4602      	mov	r2, r0
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	1ad3      	subs	r3, r2, r3
 8003870:	2b02      	cmp	r3, #2
 8003872:	d901      	bls.n	8003878 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003874:	2303      	movs	r3, #3
 8003876:	e10c      	b.n	8003a92 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003878:	4b6a      	ldr	r3, [pc, #424]	@ (8003a24 <HAL_RCC_OscConfig+0x474>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003880:	2b00      	cmp	r3, #0
 8003882:	d0f0      	beq.n	8003866 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	2b01      	cmp	r3, #1
 800388a:	d106      	bne.n	800389a <HAL_RCC_OscConfig+0x2ea>
 800388c:	4b64      	ldr	r3, [pc, #400]	@ (8003a20 <HAL_RCC_OscConfig+0x470>)
 800388e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003890:	4a63      	ldr	r2, [pc, #396]	@ (8003a20 <HAL_RCC_OscConfig+0x470>)
 8003892:	f043 0301 	orr.w	r3, r3, #1
 8003896:	6713      	str	r3, [r2, #112]	@ 0x70
 8003898:	e01c      	b.n	80038d4 <HAL_RCC_OscConfig+0x324>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	2b05      	cmp	r3, #5
 80038a0:	d10c      	bne.n	80038bc <HAL_RCC_OscConfig+0x30c>
 80038a2:	4b5f      	ldr	r3, [pc, #380]	@ (8003a20 <HAL_RCC_OscConfig+0x470>)
 80038a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038a6:	4a5e      	ldr	r2, [pc, #376]	@ (8003a20 <HAL_RCC_OscConfig+0x470>)
 80038a8:	f043 0304 	orr.w	r3, r3, #4
 80038ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80038ae:	4b5c      	ldr	r3, [pc, #368]	@ (8003a20 <HAL_RCC_OscConfig+0x470>)
 80038b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038b2:	4a5b      	ldr	r2, [pc, #364]	@ (8003a20 <HAL_RCC_OscConfig+0x470>)
 80038b4:	f043 0301 	orr.w	r3, r3, #1
 80038b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80038ba:	e00b      	b.n	80038d4 <HAL_RCC_OscConfig+0x324>
 80038bc:	4b58      	ldr	r3, [pc, #352]	@ (8003a20 <HAL_RCC_OscConfig+0x470>)
 80038be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038c0:	4a57      	ldr	r2, [pc, #348]	@ (8003a20 <HAL_RCC_OscConfig+0x470>)
 80038c2:	f023 0301 	bic.w	r3, r3, #1
 80038c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80038c8:	4b55      	ldr	r3, [pc, #340]	@ (8003a20 <HAL_RCC_OscConfig+0x470>)
 80038ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038cc:	4a54      	ldr	r2, [pc, #336]	@ (8003a20 <HAL_RCC_OscConfig+0x470>)
 80038ce:	f023 0304 	bic.w	r3, r3, #4
 80038d2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	689b      	ldr	r3, [r3, #8]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d015      	beq.n	8003908 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038dc:	f7fe ffd0 	bl	8002880 <HAL_GetTick>
 80038e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038e2:	e00a      	b.n	80038fa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038e4:	f7fe ffcc 	bl	8002880 <HAL_GetTick>
 80038e8:	4602      	mov	r2, r0
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	1ad3      	subs	r3, r2, r3
 80038ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d901      	bls.n	80038fa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80038f6:	2303      	movs	r3, #3
 80038f8:	e0cb      	b.n	8003a92 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038fa:	4b49      	ldr	r3, [pc, #292]	@ (8003a20 <HAL_RCC_OscConfig+0x470>)
 80038fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038fe:	f003 0302 	and.w	r3, r3, #2
 8003902:	2b00      	cmp	r3, #0
 8003904:	d0ee      	beq.n	80038e4 <HAL_RCC_OscConfig+0x334>
 8003906:	e014      	b.n	8003932 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003908:	f7fe ffba 	bl	8002880 <HAL_GetTick>
 800390c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800390e:	e00a      	b.n	8003926 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003910:	f7fe ffb6 	bl	8002880 <HAL_GetTick>
 8003914:	4602      	mov	r2, r0
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800391e:	4293      	cmp	r3, r2
 8003920:	d901      	bls.n	8003926 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003922:	2303      	movs	r3, #3
 8003924:	e0b5      	b.n	8003a92 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003926:	4b3e      	ldr	r3, [pc, #248]	@ (8003a20 <HAL_RCC_OscConfig+0x470>)
 8003928:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800392a:	f003 0302 	and.w	r3, r3, #2
 800392e:	2b00      	cmp	r3, #0
 8003930:	d1ee      	bne.n	8003910 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003932:	7dfb      	ldrb	r3, [r7, #23]
 8003934:	2b01      	cmp	r3, #1
 8003936:	d105      	bne.n	8003944 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003938:	4b39      	ldr	r3, [pc, #228]	@ (8003a20 <HAL_RCC_OscConfig+0x470>)
 800393a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800393c:	4a38      	ldr	r2, [pc, #224]	@ (8003a20 <HAL_RCC_OscConfig+0x470>)
 800393e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003942:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	699b      	ldr	r3, [r3, #24]
 8003948:	2b00      	cmp	r3, #0
 800394a:	f000 80a1 	beq.w	8003a90 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800394e:	4b34      	ldr	r3, [pc, #208]	@ (8003a20 <HAL_RCC_OscConfig+0x470>)
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	f003 030c 	and.w	r3, r3, #12
 8003956:	2b08      	cmp	r3, #8
 8003958:	d05c      	beq.n	8003a14 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	699b      	ldr	r3, [r3, #24]
 800395e:	2b02      	cmp	r3, #2
 8003960:	d141      	bne.n	80039e6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003962:	4b31      	ldr	r3, [pc, #196]	@ (8003a28 <HAL_RCC_OscConfig+0x478>)
 8003964:	2200      	movs	r2, #0
 8003966:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003968:	f7fe ff8a 	bl	8002880 <HAL_GetTick>
 800396c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800396e:	e008      	b.n	8003982 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003970:	f7fe ff86 	bl	8002880 <HAL_GetTick>
 8003974:	4602      	mov	r2, r0
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	1ad3      	subs	r3, r2, r3
 800397a:	2b02      	cmp	r3, #2
 800397c:	d901      	bls.n	8003982 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800397e:	2303      	movs	r3, #3
 8003980:	e087      	b.n	8003a92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003982:	4b27      	ldr	r3, [pc, #156]	@ (8003a20 <HAL_RCC_OscConfig+0x470>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800398a:	2b00      	cmp	r3, #0
 800398c:	d1f0      	bne.n	8003970 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	69da      	ldr	r2, [r3, #28]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6a1b      	ldr	r3, [r3, #32]
 8003996:	431a      	orrs	r2, r3
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800399c:	019b      	lsls	r3, r3, #6
 800399e:	431a      	orrs	r2, r3
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039a4:	085b      	lsrs	r3, r3, #1
 80039a6:	3b01      	subs	r3, #1
 80039a8:	041b      	lsls	r3, r3, #16
 80039aa:	431a      	orrs	r2, r3
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039b0:	061b      	lsls	r3, r3, #24
 80039b2:	491b      	ldr	r1, [pc, #108]	@ (8003a20 <HAL_RCC_OscConfig+0x470>)
 80039b4:	4313      	orrs	r3, r2
 80039b6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039b8:	4b1b      	ldr	r3, [pc, #108]	@ (8003a28 <HAL_RCC_OscConfig+0x478>)
 80039ba:	2201      	movs	r2, #1
 80039bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039be:	f7fe ff5f 	bl	8002880 <HAL_GetTick>
 80039c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039c4:	e008      	b.n	80039d8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039c6:	f7fe ff5b 	bl	8002880 <HAL_GetTick>
 80039ca:	4602      	mov	r2, r0
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	1ad3      	subs	r3, r2, r3
 80039d0:	2b02      	cmp	r3, #2
 80039d2:	d901      	bls.n	80039d8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80039d4:	2303      	movs	r3, #3
 80039d6:	e05c      	b.n	8003a92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039d8:	4b11      	ldr	r3, [pc, #68]	@ (8003a20 <HAL_RCC_OscConfig+0x470>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d0f0      	beq.n	80039c6 <HAL_RCC_OscConfig+0x416>
 80039e4:	e054      	b.n	8003a90 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039e6:	4b10      	ldr	r3, [pc, #64]	@ (8003a28 <HAL_RCC_OscConfig+0x478>)
 80039e8:	2200      	movs	r2, #0
 80039ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039ec:	f7fe ff48 	bl	8002880 <HAL_GetTick>
 80039f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039f2:	e008      	b.n	8003a06 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039f4:	f7fe ff44 	bl	8002880 <HAL_GetTick>
 80039f8:	4602      	mov	r2, r0
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	1ad3      	subs	r3, r2, r3
 80039fe:	2b02      	cmp	r3, #2
 8003a00:	d901      	bls.n	8003a06 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003a02:	2303      	movs	r3, #3
 8003a04:	e045      	b.n	8003a92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a06:	4b06      	ldr	r3, [pc, #24]	@ (8003a20 <HAL_RCC_OscConfig+0x470>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d1f0      	bne.n	80039f4 <HAL_RCC_OscConfig+0x444>
 8003a12:	e03d      	b.n	8003a90 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	699b      	ldr	r3, [r3, #24]
 8003a18:	2b01      	cmp	r3, #1
 8003a1a:	d107      	bne.n	8003a2c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	e038      	b.n	8003a92 <HAL_RCC_OscConfig+0x4e2>
 8003a20:	40023800 	.word	0x40023800
 8003a24:	40007000 	.word	0x40007000
 8003a28:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a2c:	4b1b      	ldr	r3, [pc, #108]	@ (8003a9c <HAL_RCC_OscConfig+0x4ec>)
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	699b      	ldr	r3, [r3, #24]
 8003a36:	2b01      	cmp	r3, #1
 8003a38:	d028      	beq.n	8003a8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d121      	bne.n	8003a8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a52:	429a      	cmp	r2, r3
 8003a54:	d11a      	bne.n	8003a8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a56:	68fa      	ldr	r2, [r7, #12]
 8003a58:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003a5c:	4013      	ands	r3, r2
 8003a5e:	687a      	ldr	r2, [r7, #4]
 8003a60:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003a62:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d111      	bne.n	8003a8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a72:	085b      	lsrs	r3, r3, #1
 8003a74:	3b01      	subs	r3, #1
 8003a76:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a78:	429a      	cmp	r2, r3
 8003a7a:	d107      	bne.n	8003a8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a86:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d001      	beq.n	8003a90 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e000      	b.n	8003a92 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003a90:	2300      	movs	r3, #0
}
 8003a92:	4618      	mov	r0, r3
 8003a94:	3718      	adds	r7, #24
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}
 8003a9a:	bf00      	nop
 8003a9c:	40023800 	.word	0x40023800

08003aa0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b084      	sub	sp, #16
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
 8003aa8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d101      	bne.n	8003ab4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e0cc      	b.n	8003c4e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ab4:	4b68      	ldr	r3, [pc, #416]	@ (8003c58 <HAL_RCC_ClockConfig+0x1b8>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 0307 	and.w	r3, r3, #7
 8003abc:	683a      	ldr	r2, [r7, #0]
 8003abe:	429a      	cmp	r2, r3
 8003ac0:	d90c      	bls.n	8003adc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ac2:	4b65      	ldr	r3, [pc, #404]	@ (8003c58 <HAL_RCC_ClockConfig+0x1b8>)
 8003ac4:	683a      	ldr	r2, [r7, #0]
 8003ac6:	b2d2      	uxtb	r2, r2
 8003ac8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aca:	4b63      	ldr	r3, [pc, #396]	@ (8003c58 <HAL_RCC_ClockConfig+0x1b8>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f003 0307 	and.w	r3, r3, #7
 8003ad2:	683a      	ldr	r2, [r7, #0]
 8003ad4:	429a      	cmp	r2, r3
 8003ad6:	d001      	beq.n	8003adc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	e0b8      	b.n	8003c4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f003 0302 	and.w	r3, r3, #2
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d020      	beq.n	8003b2a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f003 0304 	and.w	r3, r3, #4
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d005      	beq.n	8003b00 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003af4:	4b59      	ldr	r3, [pc, #356]	@ (8003c5c <HAL_RCC_ClockConfig+0x1bc>)
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	4a58      	ldr	r2, [pc, #352]	@ (8003c5c <HAL_RCC_ClockConfig+0x1bc>)
 8003afa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003afe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f003 0308 	and.w	r3, r3, #8
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d005      	beq.n	8003b18 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b0c:	4b53      	ldr	r3, [pc, #332]	@ (8003c5c <HAL_RCC_ClockConfig+0x1bc>)
 8003b0e:	689b      	ldr	r3, [r3, #8]
 8003b10:	4a52      	ldr	r2, [pc, #328]	@ (8003c5c <HAL_RCC_ClockConfig+0x1bc>)
 8003b12:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003b16:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b18:	4b50      	ldr	r3, [pc, #320]	@ (8003c5c <HAL_RCC_ClockConfig+0x1bc>)
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	689b      	ldr	r3, [r3, #8]
 8003b24:	494d      	ldr	r1, [pc, #308]	@ (8003c5c <HAL_RCC_ClockConfig+0x1bc>)
 8003b26:	4313      	orrs	r3, r2
 8003b28:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 0301 	and.w	r3, r3, #1
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d044      	beq.n	8003bc0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d107      	bne.n	8003b4e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b3e:	4b47      	ldr	r3, [pc, #284]	@ (8003c5c <HAL_RCC_ClockConfig+0x1bc>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d119      	bne.n	8003b7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e07f      	b.n	8003c4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	2b02      	cmp	r3, #2
 8003b54:	d003      	beq.n	8003b5e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b5a:	2b03      	cmp	r3, #3
 8003b5c:	d107      	bne.n	8003b6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b5e:	4b3f      	ldr	r3, [pc, #252]	@ (8003c5c <HAL_RCC_ClockConfig+0x1bc>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d109      	bne.n	8003b7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e06f      	b.n	8003c4e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b6e:	4b3b      	ldr	r3, [pc, #236]	@ (8003c5c <HAL_RCC_ClockConfig+0x1bc>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 0302 	and.w	r3, r3, #2
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d101      	bne.n	8003b7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e067      	b.n	8003c4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b7e:	4b37      	ldr	r3, [pc, #220]	@ (8003c5c <HAL_RCC_ClockConfig+0x1bc>)
 8003b80:	689b      	ldr	r3, [r3, #8]
 8003b82:	f023 0203 	bic.w	r2, r3, #3
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	4934      	ldr	r1, [pc, #208]	@ (8003c5c <HAL_RCC_ClockConfig+0x1bc>)
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b90:	f7fe fe76 	bl	8002880 <HAL_GetTick>
 8003b94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b96:	e00a      	b.n	8003bae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b98:	f7fe fe72 	bl	8002880 <HAL_GetTick>
 8003b9c:	4602      	mov	r2, r0
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	1ad3      	subs	r3, r2, r3
 8003ba2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d901      	bls.n	8003bae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003baa:	2303      	movs	r3, #3
 8003bac:	e04f      	b.n	8003c4e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bae:	4b2b      	ldr	r3, [pc, #172]	@ (8003c5c <HAL_RCC_ClockConfig+0x1bc>)
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	f003 020c 	and.w	r2, r3, #12
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d1eb      	bne.n	8003b98 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003bc0:	4b25      	ldr	r3, [pc, #148]	@ (8003c58 <HAL_RCC_ClockConfig+0x1b8>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f003 0307 	and.w	r3, r3, #7
 8003bc8:	683a      	ldr	r2, [r7, #0]
 8003bca:	429a      	cmp	r2, r3
 8003bcc:	d20c      	bcs.n	8003be8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bce:	4b22      	ldr	r3, [pc, #136]	@ (8003c58 <HAL_RCC_ClockConfig+0x1b8>)
 8003bd0:	683a      	ldr	r2, [r7, #0]
 8003bd2:	b2d2      	uxtb	r2, r2
 8003bd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bd6:	4b20      	ldr	r3, [pc, #128]	@ (8003c58 <HAL_RCC_ClockConfig+0x1b8>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 0307 	and.w	r3, r3, #7
 8003bde:	683a      	ldr	r2, [r7, #0]
 8003be0:	429a      	cmp	r2, r3
 8003be2:	d001      	beq.n	8003be8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	e032      	b.n	8003c4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0304 	and.w	r3, r3, #4
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d008      	beq.n	8003c06 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bf4:	4b19      	ldr	r3, [pc, #100]	@ (8003c5c <HAL_RCC_ClockConfig+0x1bc>)
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	4916      	ldr	r1, [pc, #88]	@ (8003c5c <HAL_RCC_ClockConfig+0x1bc>)
 8003c02:	4313      	orrs	r3, r2
 8003c04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f003 0308 	and.w	r3, r3, #8
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d009      	beq.n	8003c26 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c12:	4b12      	ldr	r3, [pc, #72]	@ (8003c5c <HAL_RCC_ClockConfig+0x1bc>)
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	691b      	ldr	r3, [r3, #16]
 8003c1e:	00db      	lsls	r3, r3, #3
 8003c20:	490e      	ldr	r1, [pc, #56]	@ (8003c5c <HAL_RCC_ClockConfig+0x1bc>)
 8003c22:	4313      	orrs	r3, r2
 8003c24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003c26:	f000 f821 	bl	8003c6c <HAL_RCC_GetSysClockFreq>
 8003c2a:	4602      	mov	r2, r0
 8003c2c:	4b0b      	ldr	r3, [pc, #44]	@ (8003c5c <HAL_RCC_ClockConfig+0x1bc>)
 8003c2e:	689b      	ldr	r3, [r3, #8]
 8003c30:	091b      	lsrs	r3, r3, #4
 8003c32:	f003 030f 	and.w	r3, r3, #15
 8003c36:	490a      	ldr	r1, [pc, #40]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c0>)
 8003c38:	5ccb      	ldrb	r3, [r1, r3]
 8003c3a:	fa22 f303 	lsr.w	r3, r2, r3
 8003c3e:	4a09      	ldr	r2, [pc, #36]	@ (8003c64 <HAL_RCC_ClockConfig+0x1c4>)
 8003c40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003c42:	4b09      	ldr	r3, [pc, #36]	@ (8003c68 <HAL_RCC_ClockConfig+0x1c8>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4618      	mov	r0, r3
 8003c48:	f7fe fcb6 	bl	80025b8 <HAL_InitTick>

  return HAL_OK;
 8003c4c:	2300      	movs	r3, #0
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3710      	adds	r7, #16
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}
 8003c56:	bf00      	nop
 8003c58:	40023c00 	.word	0x40023c00
 8003c5c:	40023800 	.word	0x40023800
 8003c60:	0800ae84 	.word	0x0800ae84
 8003c64:	20000004 	.word	0x20000004
 8003c68:	20000008 	.word	0x20000008

08003c6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c70:	b090      	sub	sp, #64	@ 0x40
 8003c72:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003c74:	2300      	movs	r3, #0
 8003c76:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003c78:	2300      	movs	r3, #0
 8003c7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003c80:	2300      	movs	r3, #0
 8003c82:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c84:	4b59      	ldr	r3, [pc, #356]	@ (8003dec <HAL_RCC_GetSysClockFreq+0x180>)
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	f003 030c 	and.w	r3, r3, #12
 8003c8c:	2b08      	cmp	r3, #8
 8003c8e:	d00d      	beq.n	8003cac <HAL_RCC_GetSysClockFreq+0x40>
 8003c90:	2b08      	cmp	r3, #8
 8003c92:	f200 80a1 	bhi.w	8003dd8 <HAL_RCC_GetSysClockFreq+0x16c>
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d002      	beq.n	8003ca0 <HAL_RCC_GetSysClockFreq+0x34>
 8003c9a:	2b04      	cmp	r3, #4
 8003c9c:	d003      	beq.n	8003ca6 <HAL_RCC_GetSysClockFreq+0x3a>
 8003c9e:	e09b      	b.n	8003dd8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ca0:	4b53      	ldr	r3, [pc, #332]	@ (8003df0 <HAL_RCC_GetSysClockFreq+0x184>)
 8003ca2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003ca4:	e09b      	b.n	8003dde <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003ca6:	4b53      	ldr	r3, [pc, #332]	@ (8003df4 <HAL_RCC_GetSysClockFreq+0x188>)
 8003ca8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003caa:	e098      	b.n	8003dde <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003cac:	4b4f      	ldr	r3, [pc, #316]	@ (8003dec <HAL_RCC_GetSysClockFreq+0x180>)
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003cb4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003cb6:	4b4d      	ldr	r3, [pc, #308]	@ (8003dec <HAL_RCC_GetSysClockFreq+0x180>)
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d028      	beq.n	8003d14 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cc2:	4b4a      	ldr	r3, [pc, #296]	@ (8003dec <HAL_RCC_GetSysClockFreq+0x180>)
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	099b      	lsrs	r3, r3, #6
 8003cc8:	2200      	movs	r2, #0
 8003cca:	623b      	str	r3, [r7, #32]
 8003ccc:	627a      	str	r2, [r7, #36]	@ 0x24
 8003cce:	6a3b      	ldr	r3, [r7, #32]
 8003cd0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003cd4:	2100      	movs	r1, #0
 8003cd6:	4b47      	ldr	r3, [pc, #284]	@ (8003df4 <HAL_RCC_GetSysClockFreq+0x188>)
 8003cd8:	fb03 f201 	mul.w	r2, r3, r1
 8003cdc:	2300      	movs	r3, #0
 8003cde:	fb00 f303 	mul.w	r3, r0, r3
 8003ce2:	4413      	add	r3, r2
 8003ce4:	4a43      	ldr	r2, [pc, #268]	@ (8003df4 <HAL_RCC_GetSysClockFreq+0x188>)
 8003ce6:	fba0 1202 	umull	r1, r2, r0, r2
 8003cea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003cec:	460a      	mov	r2, r1
 8003cee:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003cf0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003cf2:	4413      	add	r3, r2
 8003cf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	61bb      	str	r3, [r7, #24]
 8003cfc:	61fa      	str	r2, [r7, #28]
 8003cfe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d02:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003d06:	f7fc ff77 	bl	8000bf8 <__aeabi_uldivmod>
 8003d0a:	4602      	mov	r2, r0
 8003d0c:	460b      	mov	r3, r1
 8003d0e:	4613      	mov	r3, r2
 8003d10:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d12:	e053      	b.n	8003dbc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d14:	4b35      	ldr	r3, [pc, #212]	@ (8003dec <HAL_RCC_GetSysClockFreq+0x180>)
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	099b      	lsrs	r3, r3, #6
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	613b      	str	r3, [r7, #16]
 8003d1e:	617a      	str	r2, [r7, #20]
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003d26:	f04f 0b00 	mov.w	fp, #0
 8003d2a:	4652      	mov	r2, sl
 8003d2c:	465b      	mov	r3, fp
 8003d2e:	f04f 0000 	mov.w	r0, #0
 8003d32:	f04f 0100 	mov.w	r1, #0
 8003d36:	0159      	lsls	r1, r3, #5
 8003d38:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d3c:	0150      	lsls	r0, r2, #5
 8003d3e:	4602      	mov	r2, r0
 8003d40:	460b      	mov	r3, r1
 8003d42:	ebb2 080a 	subs.w	r8, r2, sl
 8003d46:	eb63 090b 	sbc.w	r9, r3, fp
 8003d4a:	f04f 0200 	mov.w	r2, #0
 8003d4e:	f04f 0300 	mov.w	r3, #0
 8003d52:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003d56:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003d5a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003d5e:	ebb2 0408 	subs.w	r4, r2, r8
 8003d62:	eb63 0509 	sbc.w	r5, r3, r9
 8003d66:	f04f 0200 	mov.w	r2, #0
 8003d6a:	f04f 0300 	mov.w	r3, #0
 8003d6e:	00eb      	lsls	r3, r5, #3
 8003d70:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d74:	00e2      	lsls	r2, r4, #3
 8003d76:	4614      	mov	r4, r2
 8003d78:	461d      	mov	r5, r3
 8003d7a:	eb14 030a 	adds.w	r3, r4, sl
 8003d7e:	603b      	str	r3, [r7, #0]
 8003d80:	eb45 030b 	adc.w	r3, r5, fp
 8003d84:	607b      	str	r3, [r7, #4]
 8003d86:	f04f 0200 	mov.w	r2, #0
 8003d8a:	f04f 0300 	mov.w	r3, #0
 8003d8e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003d92:	4629      	mov	r1, r5
 8003d94:	028b      	lsls	r3, r1, #10
 8003d96:	4621      	mov	r1, r4
 8003d98:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003d9c:	4621      	mov	r1, r4
 8003d9e:	028a      	lsls	r2, r1, #10
 8003da0:	4610      	mov	r0, r2
 8003da2:	4619      	mov	r1, r3
 8003da4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003da6:	2200      	movs	r2, #0
 8003da8:	60bb      	str	r3, [r7, #8]
 8003daa:	60fa      	str	r2, [r7, #12]
 8003dac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003db0:	f7fc ff22 	bl	8000bf8 <__aeabi_uldivmod>
 8003db4:	4602      	mov	r2, r0
 8003db6:	460b      	mov	r3, r1
 8003db8:	4613      	mov	r3, r2
 8003dba:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003dbc:	4b0b      	ldr	r3, [pc, #44]	@ (8003dec <HAL_RCC_GetSysClockFreq+0x180>)
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	0c1b      	lsrs	r3, r3, #16
 8003dc2:	f003 0303 	and.w	r3, r3, #3
 8003dc6:	3301      	adds	r3, #1
 8003dc8:	005b      	lsls	r3, r3, #1
 8003dca:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003dcc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dd4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003dd6:	e002      	b.n	8003dde <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003dd8:	4b05      	ldr	r3, [pc, #20]	@ (8003df0 <HAL_RCC_GetSysClockFreq+0x184>)
 8003dda:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003ddc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003dde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	3740      	adds	r7, #64	@ 0x40
 8003de4:	46bd      	mov	sp, r7
 8003de6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003dea:	bf00      	nop
 8003dec:	40023800 	.word	0x40023800
 8003df0:	00f42400 	.word	0x00f42400
 8003df4:	017d7840 	.word	0x017d7840

08003df8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003dfc:	4b03      	ldr	r3, [pc, #12]	@ (8003e0c <HAL_RCC_GetHCLKFreq+0x14>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	46bd      	mov	sp, r7
 8003e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e08:	4770      	bx	lr
 8003e0a:	bf00      	nop
 8003e0c:	20000004 	.word	0x20000004

08003e10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003e14:	f7ff fff0 	bl	8003df8 <HAL_RCC_GetHCLKFreq>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	4b05      	ldr	r3, [pc, #20]	@ (8003e30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	0a9b      	lsrs	r3, r3, #10
 8003e20:	f003 0307 	and.w	r3, r3, #7
 8003e24:	4903      	ldr	r1, [pc, #12]	@ (8003e34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e26:	5ccb      	ldrb	r3, [r1, r3]
 8003e28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	bd80      	pop	{r7, pc}
 8003e30:	40023800 	.word	0x40023800
 8003e34:	0800ae94 	.word	0x0800ae94

08003e38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003e3c:	f7ff ffdc 	bl	8003df8 <HAL_RCC_GetHCLKFreq>
 8003e40:	4602      	mov	r2, r0
 8003e42:	4b05      	ldr	r3, [pc, #20]	@ (8003e58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	0b5b      	lsrs	r3, r3, #13
 8003e48:	f003 0307 	and.w	r3, r3, #7
 8003e4c:	4903      	ldr	r1, [pc, #12]	@ (8003e5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e4e:	5ccb      	ldrb	r3, [r1, r3]
 8003e50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	bd80      	pop	{r7, pc}
 8003e58:	40023800 	.word	0x40023800
 8003e5c:	0800ae94 	.word	0x0800ae94

08003e60 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b083      	sub	sp, #12
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
 8003e68:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	220f      	movs	r2, #15
 8003e6e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003e70:	4b12      	ldr	r3, [pc, #72]	@ (8003ebc <HAL_RCC_GetClockConfig+0x5c>)
 8003e72:	689b      	ldr	r3, [r3, #8]
 8003e74:	f003 0203 	and.w	r2, r3, #3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003e7c:	4b0f      	ldr	r3, [pc, #60]	@ (8003ebc <HAL_RCC_GetClockConfig+0x5c>)
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003e88:	4b0c      	ldr	r3, [pc, #48]	@ (8003ebc <HAL_RCC_GetClockConfig+0x5c>)
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003e94:	4b09      	ldr	r3, [pc, #36]	@ (8003ebc <HAL_RCC_GetClockConfig+0x5c>)
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	08db      	lsrs	r3, r3, #3
 8003e9a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003ea2:	4b07      	ldr	r3, [pc, #28]	@ (8003ec0 <HAL_RCC_GetClockConfig+0x60>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f003 0207 	and.w	r2, r3, #7
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	601a      	str	r2, [r3, #0]
}
 8003eae:	bf00      	nop
 8003eb0:	370c      	adds	r7, #12
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb8:	4770      	bx	lr
 8003eba:	bf00      	nop
 8003ebc:	40023800 	.word	0x40023800
 8003ec0:	40023c00 	.word	0x40023c00

08003ec4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b082      	sub	sp, #8
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d101      	bne.n	8003ed6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e041      	b.n	8003f5a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d106      	bne.n	8003ef0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003eea:	6878      	ldr	r0, [r7, #4]
 8003eec:	f7fe fa72 	bl	80023d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2202      	movs	r2, #2
 8003ef4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681a      	ldr	r2, [r3, #0]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	3304      	adds	r3, #4
 8003f00:	4619      	mov	r1, r3
 8003f02:	4610      	mov	r0, r2
 8003f04:	f000 fa70 	bl	80043e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2201      	movs	r2, #1
 8003f14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2201      	movs	r2, #1
 8003f24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2201      	movs	r2, #1
 8003f34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2201      	movs	r2, #1
 8003f44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f58:	2300      	movs	r3, #0
}
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	3708      	adds	r7, #8
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
	...

08003f64 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b085      	sub	sp, #20
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f72:	b2db      	uxtb	r3, r3
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d001      	beq.n	8003f7c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	e044      	b.n	8004006 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2202      	movs	r2, #2
 8003f80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	68da      	ldr	r2, [r3, #12]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f042 0201 	orr.w	r2, r2, #1
 8003f92:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a1e      	ldr	r2, [pc, #120]	@ (8004014 <HAL_TIM_Base_Start_IT+0xb0>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d018      	beq.n	8003fd0 <HAL_TIM_Base_Start_IT+0x6c>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fa6:	d013      	beq.n	8003fd0 <HAL_TIM_Base_Start_IT+0x6c>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a1a      	ldr	r2, [pc, #104]	@ (8004018 <HAL_TIM_Base_Start_IT+0xb4>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d00e      	beq.n	8003fd0 <HAL_TIM_Base_Start_IT+0x6c>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a19      	ldr	r2, [pc, #100]	@ (800401c <HAL_TIM_Base_Start_IT+0xb8>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d009      	beq.n	8003fd0 <HAL_TIM_Base_Start_IT+0x6c>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a17      	ldr	r2, [pc, #92]	@ (8004020 <HAL_TIM_Base_Start_IT+0xbc>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d004      	beq.n	8003fd0 <HAL_TIM_Base_Start_IT+0x6c>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a16      	ldr	r2, [pc, #88]	@ (8004024 <HAL_TIM_Base_Start_IT+0xc0>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d111      	bne.n	8003ff4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	f003 0307 	and.w	r3, r3, #7
 8003fda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2b06      	cmp	r3, #6
 8003fe0:	d010      	beq.n	8004004 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f042 0201 	orr.w	r2, r2, #1
 8003ff0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ff2:	e007      	b.n	8004004 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681a      	ldr	r2, [r3, #0]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f042 0201 	orr.w	r2, r2, #1
 8004002:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004004:	2300      	movs	r3, #0
}
 8004006:	4618      	mov	r0, r3
 8004008:	3714      	adds	r7, #20
 800400a:	46bd      	mov	sp, r7
 800400c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004010:	4770      	bx	lr
 8004012:	bf00      	nop
 8004014:	40010000 	.word	0x40010000
 8004018:	40000400 	.word	0x40000400
 800401c:	40000800 	.word	0x40000800
 8004020:	40000c00 	.word	0x40000c00
 8004024:	40014000 	.word	0x40014000

08004028 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b084      	sub	sp, #16
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	68db      	ldr	r3, [r3, #12]
 8004036:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	691b      	ldr	r3, [r3, #16]
 800403e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	f003 0302 	and.w	r3, r3, #2
 8004046:	2b00      	cmp	r3, #0
 8004048:	d020      	beq.n	800408c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	f003 0302 	and.w	r3, r3, #2
 8004050:	2b00      	cmp	r3, #0
 8004052:	d01b      	beq.n	800408c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f06f 0202 	mvn.w	r2, #2
 800405c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2201      	movs	r2, #1
 8004062:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	699b      	ldr	r3, [r3, #24]
 800406a:	f003 0303 	and.w	r3, r3, #3
 800406e:	2b00      	cmp	r3, #0
 8004070:	d003      	beq.n	800407a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	f000 f999 	bl	80043aa <HAL_TIM_IC_CaptureCallback>
 8004078:	e005      	b.n	8004086 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f000 f98b 	bl	8004396 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	f000 f99c 	bl	80043be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2200      	movs	r2, #0
 800408a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	f003 0304 	and.w	r3, r3, #4
 8004092:	2b00      	cmp	r3, #0
 8004094:	d020      	beq.n	80040d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	f003 0304 	and.w	r3, r3, #4
 800409c:	2b00      	cmp	r3, #0
 800409e:	d01b      	beq.n	80040d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f06f 0204 	mvn.w	r2, #4
 80040a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2202      	movs	r2, #2
 80040ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	699b      	ldr	r3, [r3, #24]
 80040b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d003      	beq.n	80040c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f000 f973 	bl	80043aa <HAL_TIM_IC_CaptureCallback>
 80040c4:	e005      	b.n	80040d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	f000 f965 	bl	8004396 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	f000 f976 	bl	80043be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2200      	movs	r2, #0
 80040d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	f003 0308 	and.w	r3, r3, #8
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d020      	beq.n	8004124 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	f003 0308 	and.w	r3, r3, #8
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d01b      	beq.n	8004124 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f06f 0208 	mvn.w	r2, #8
 80040f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2204      	movs	r2, #4
 80040fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	69db      	ldr	r3, [r3, #28]
 8004102:	f003 0303 	and.w	r3, r3, #3
 8004106:	2b00      	cmp	r3, #0
 8004108:	d003      	beq.n	8004112 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f000 f94d 	bl	80043aa <HAL_TIM_IC_CaptureCallback>
 8004110:	e005      	b.n	800411e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f000 f93f 	bl	8004396 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f000 f950 	bl	80043be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2200      	movs	r2, #0
 8004122:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	f003 0310 	and.w	r3, r3, #16
 800412a:	2b00      	cmp	r3, #0
 800412c:	d020      	beq.n	8004170 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	f003 0310 	and.w	r3, r3, #16
 8004134:	2b00      	cmp	r3, #0
 8004136:	d01b      	beq.n	8004170 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f06f 0210 	mvn.w	r2, #16
 8004140:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2208      	movs	r2, #8
 8004146:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	69db      	ldr	r3, [r3, #28]
 800414e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004152:	2b00      	cmp	r3, #0
 8004154:	d003      	beq.n	800415e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f000 f927 	bl	80043aa <HAL_TIM_IC_CaptureCallback>
 800415c:	e005      	b.n	800416a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f000 f919 	bl	8004396 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004164:	6878      	ldr	r0, [r7, #4]
 8004166:	f000 f92a 	bl	80043be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2200      	movs	r2, #0
 800416e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	f003 0301 	and.w	r3, r3, #1
 8004176:	2b00      	cmp	r3, #0
 8004178:	d00c      	beq.n	8004194 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	f003 0301 	and.w	r3, r3, #1
 8004180:	2b00      	cmp	r3, #0
 8004182:	d007      	beq.n	8004194 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f06f 0201 	mvn.w	r2, #1
 800418c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f7fe f8dc 	bl	800234c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800419a:	2b00      	cmp	r3, #0
 800419c:	d00c      	beq.n	80041b8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d007      	beq.n	80041b8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80041b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f000 fab6 	bl	8004724 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d00c      	beq.n	80041dc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d007      	beq.n	80041dc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80041d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f000 f8fb 	bl	80043d2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	f003 0320 	and.w	r3, r3, #32
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d00c      	beq.n	8004200 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	f003 0320 	and.w	r3, r3, #32
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d007      	beq.n	8004200 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f06f 0220 	mvn.w	r2, #32
 80041f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80041fa:	6878      	ldr	r0, [r7, #4]
 80041fc:	f000 fa88 	bl	8004710 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004200:	bf00      	nop
 8004202:	3710      	adds	r7, #16
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}

08004208 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b084      	sub	sp, #16
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
 8004210:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004212:	2300      	movs	r3, #0
 8004214:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800421c:	2b01      	cmp	r3, #1
 800421e:	d101      	bne.n	8004224 <HAL_TIM_ConfigClockSource+0x1c>
 8004220:	2302      	movs	r3, #2
 8004222:	e0b4      	b.n	800438e <HAL_TIM_ConfigClockSource+0x186>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2201      	movs	r2, #1
 8004228:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2202      	movs	r2, #2
 8004230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	689b      	ldr	r3, [r3, #8]
 800423a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004242:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800424a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	68ba      	ldr	r2, [r7, #8]
 8004252:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800425c:	d03e      	beq.n	80042dc <HAL_TIM_ConfigClockSource+0xd4>
 800425e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004262:	f200 8087 	bhi.w	8004374 <HAL_TIM_ConfigClockSource+0x16c>
 8004266:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800426a:	f000 8086 	beq.w	800437a <HAL_TIM_ConfigClockSource+0x172>
 800426e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004272:	d87f      	bhi.n	8004374 <HAL_TIM_ConfigClockSource+0x16c>
 8004274:	2b70      	cmp	r3, #112	@ 0x70
 8004276:	d01a      	beq.n	80042ae <HAL_TIM_ConfigClockSource+0xa6>
 8004278:	2b70      	cmp	r3, #112	@ 0x70
 800427a:	d87b      	bhi.n	8004374 <HAL_TIM_ConfigClockSource+0x16c>
 800427c:	2b60      	cmp	r3, #96	@ 0x60
 800427e:	d050      	beq.n	8004322 <HAL_TIM_ConfigClockSource+0x11a>
 8004280:	2b60      	cmp	r3, #96	@ 0x60
 8004282:	d877      	bhi.n	8004374 <HAL_TIM_ConfigClockSource+0x16c>
 8004284:	2b50      	cmp	r3, #80	@ 0x50
 8004286:	d03c      	beq.n	8004302 <HAL_TIM_ConfigClockSource+0xfa>
 8004288:	2b50      	cmp	r3, #80	@ 0x50
 800428a:	d873      	bhi.n	8004374 <HAL_TIM_ConfigClockSource+0x16c>
 800428c:	2b40      	cmp	r3, #64	@ 0x40
 800428e:	d058      	beq.n	8004342 <HAL_TIM_ConfigClockSource+0x13a>
 8004290:	2b40      	cmp	r3, #64	@ 0x40
 8004292:	d86f      	bhi.n	8004374 <HAL_TIM_ConfigClockSource+0x16c>
 8004294:	2b30      	cmp	r3, #48	@ 0x30
 8004296:	d064      	beq.n	8004362 <HAL_TIM_ConfigClockSource+0x15a>
 8004298:	2b30      	cmp	r3, #48	@ 0x30
 800429a:	d86b      	bhi.n	8004374 <HAL_TIM_ConfigClockSource+0x16c>
 800429c:	2b20      	cmp	r3, #32
 800429e:	d060      	beq.n	8004362 <HAL_TIM_ConfigClockSource+0x15a>
 80042a0:	2b20      	cmp	r3, #32
 80042a2:	d867      	bhi.n	8004374 <HAL_TIM_ConfigClockSource+0x16c>
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d05c      	beq.n	8004362 <HAL_TIM_ConfigClockSource+0x15a>
 80042a8:	2b10      	cmp	r3, #16
 80042aa:	d05a      	beq.n	8004362 <HAL_TIM_ConfigClockSource+0x15a>
 80042ac:	e062      	b.n	8004374 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80042be:	f000 f999 	bl	80045f4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80042d0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	68ba      	ldr	r2, [r7, #8]
 80042d8:	609a      	str	r2, [r3, #8]
      break;
 80042da:	e04f      	b.n	800437c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80042ec:	f000 f982 	bl	80045f4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	689a      	ldr	r2, [r3, #8]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80042fe:	609a      	str	r2, [r3, #8]
      break;
 8004300:	e03c      	b.n	800437c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800430e:	461a      	mov	r2, r3
 8004310:	f000 f8f6 	bl	8004500 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	2150      	movs	r1, #80	@ 0x50
 800431a:	4618      	mov	r0, r3
 800431c:	f000 f94f 	bl	80045be <TIM_ITRx_SetConfig>
      break;
 8004320:	e02c      	b.n	800437c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800432e:	461a      	mov	r2, r3
 8004330:	f000 f915 	bl	800455e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	2160      	movs	r1, #96	@ 0x60
 800433a:	4618      	mov	r0, r3
 800433c:	f000 f93f 	bl	80045be <TIM_ITRx_SetConfig>
      break;
 8004340:	e01c      	b.n	800437c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800434e:	461a      	mov	r2, r3
 8004350:	f000 f8d6 	bl	8004500 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	2140      	movs	r1, #64	@ 0x40
 800435a:	4618      	mov	r0, r3
 800435c:	f000 f92f 	bl	80045be <TIM_ITRx_SetConfig>
      break;
 8004360:	e00c      	b.n	800437c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4619      	mov	r1, r3
 800436c:	4610      	mov	r0, r2
 800436e:	f000 f926 	bl	80045be <TIM_ITRx_SetConfig>
      break;
 8004372:	e003      	b.n	800437c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004374:	2301      	movs	r3, #1
 8004376:	73fb      	strb	r3, [r7, #15]
      break;
 8004378:	e000      	b.n	800437c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800437a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2201      	movs	r2, #1
 8004380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2200      	movs	r2, #0
 8004388:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800438c:	7bfb      	ldrb	r3, [r7, #15]
}
 800438e:	4618      	mov	r0, r3
 8004390:	3710      	adds	r7, #16
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}

08004396 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004396:	b480      	push	{r7}
 8004398:	b083      	sub	sp, #12
 800439a:	af00      	add	r7, sp, #0
 800439c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800439e:	bf00      	nop
 80043a0:	370c      	adds	r7, #12
 80043a2:	46bd      	mov	sp, r7
 80043a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a8:	4770      	bx	lr

080043aa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80043aa:	b480      	push	{r7}
 80043ac:	b083      	sub	sp, #12
 80043ae:	af00      	add	r7, sp, #0
 80043b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80043b2:	bf00      	nop
 80043b4:	370c      	adds	r7, #12
 80043b6:	46bd      	mov	sp, r7
 80043b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043bc:	4770      	bx	lr

080043be <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80043be:	b480      	push	{r7}
 80043c0:	b083      	sub	sp, #12
 80043c2:	af00      	add	r7, sp, #0
 80043c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80043c6:	bf00      	nop
 80043c8:	370c      	adds	r7, #12
 80043ca:	46bd      	mov	sp, r7
 80043cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d0:	4770      	bx	lr

080043d2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80043d2:	b480      	push	{r7}
 80043d4:	b083      	sub	sp, #12
 80043d6:	af00      	add	r7, sp, #0
 80043d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80043da:	bf00      	nop
 80043dc:	370c      	adds	r7, #12
 80043de:	46bd      	mov	sp, r7
 80043e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e4:	4770      	bx	lr
	...

080043e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80043e8:	b480      	push	{r7}
 80043ea:	b085      	sub	sp, #20
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
 80043f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	4a3a      	ldr	r2, [pc, #232]	@ (80044e4 <TIM_Base_SetConfig+0xfc>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d00f      	beq.n	8004420 <TIM_Base_SetConfig+0x38>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004406:	d00b      	beq.n	8004420 <TIM_Base_SetConfig+0x38>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	4a37      	ldr	r2, [pc, #220]	@ (80044e8 <TIM_Base_SetConfig+0x100>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d007      	beq.n	8004420 <TIM_Base_SetConfig+0x38>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	4a36      	ldr	r2, [pc, #216]	@ (80044ec <TIM_Base_SetConfig+0x104>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d003      	beq.n	8004420 <TIM_Base_SetConfig+0x38>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	4a35      	ldr	r2, [pc, #212]	@ (80044f0 <TIM_Base_SetConfig+0x108>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d108      	bne.n	8004432 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004426:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	68fa      	ldr	r2, [r7, #12]
 800442e:	4313      	orrs	r3, r2
 8004430:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	4a2b      	ldr	r2, [pc, #172]	@ (80044e4 <TIM_Base_SetConfig+0xfc>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d01b      	beq.n	8004472 <TIM_Base_SetConfig+0x8a>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004440:	d017      	beq.n	8004472 <TIM_Base_SetConfig+0x8a>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	4a28      	ldr	r2, [pc, #160]	@ (80044e8 <TIM_Base_SetConfig+0x100>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d013      	beq.n	8004472 <TIM_Base_SetConfig+0x8a>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	4a27      	ldr	r2, [pc, #156]	@ (80044ec <TIM_Base_SetConfig+0x104>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d00f      	beq.n	8004472 <TIM_Base_SetConfig+0x8a>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	4a26      	ldr	r2, [pc, #152]	@ (80044f0 <TIM_Base_SetConfig+0x108>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d00b      	beq.n	8004472 <TIM_Base_SetConfig+0x8a>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	4a25      	ldr	r2, [pc, #148]	@ (80044f4 <TIM_Base_SetConfig+0x10c>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d007      	beq.n	8004472 <TIM_Base_SetConfig+0x8a>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	4a24      	ldr	r2, [pc, #144]	@ (80044f8 <TIM_Base_SetConfig+0x110>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d003      	beq.n	8004472 <TIM_Base_SetConfig+0x8a>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	4a23      	ldr	r2, [pc, #140]	@ (80044fc <TIM_Base_SetConfig+0x114>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d108      	bne.n	8004484 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004478:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	68db      	ldr	r3, [r3, #12]
 800447e:	68fa      	ldr	r2, [r7, #12]
 8004480:	4313      	orrs	r3, r2
 8004482:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	695b      	ldr	r3, [r3, #20]
 800448e:	4313      	orrs	r3, r2
 8004490:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	68fa      	ldr	r2, [r7, #12]
 8004496:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	689a      	ldr	r2, [r3, #8]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	4a0e      	ldr	r2, [pc, #56]	@ (80044e4 <TIM_Base_SetConfig+0xfc>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d103      	bne.n	80044b8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	691a      	ldr	r2, [r3, #16]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2201      	movs	r2, #1
 80044bc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	691b      	ldr	r3, [r3, #16]
 80044c2:	f003 0301 	and.w	r3, r3, #1
 80044c6:	2b01      	cmp	r3, #1
 80044c8:	d105      	bne.n	80044d6 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	691b      	ldr	r3, [r3, #16]
 80044ce:	f023 0201 	bic.w	r2, r3, #1
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	611a      	str	r2, [r3, #16]
  }
}
 80044d6:	bf00      	nop
 80044d8:	3714      	adds	r7, #20
 80044da:	46bd      	mov	sp, r7
 80044dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e0:	4770      	bx	lr
 80044e2:	bf00      	nop
 80044e4:	40010000 	.word	0x40010000
 80044e8:	40000400 	.word	0x40000400
 80044ec:	40000800 	.word	0x40000800
 80044f0:	40000c00 	.word	0x40000c00
 80044f4:	40014000 	.word	0x40014000
 80044f8:	40014400 	.word	0x40014400
 80044fc:	40014800 	.word	0x40014800

08004500 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004500:	b480      	push	{r7}
 8004502:	b087      	sub	sp, #28
 8004504:	af00      	add	r7, sp, #0
 8004506:	60f8      	str	r0, [r7, #12]
 8004508:	60b9      	str	r1, [r7, #8]
 800450a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	6a1b      	ldr	r3, [r3, #32]
 8004510:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	6a1b      	ldr	r3, [r3, #32]
 8004516:	f023 0201 	bic.w	r2, r3, #1
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	699b      	ldr	r3, [r3, #24]
 8004522:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800452a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	011b      	lsls	r3, r3, #4
 8004530:	693a      	ldr	r2, [r7, #16]
 8004532:	4313      	orrs	r3, r2
 8004534:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	f023 030a 	bic.w	r3, r3, #10
 800453c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800453e:	697a      	ldr	r2, [r7, #20]
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	4313      	orrs	r3, r2
 8004544:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	693a      	ldr	r2, [r7, #16]
 800454a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	697a      	ldr	r2, [r7, #20]
 8004550:	621a      	str	r2, [r3, #32]
}
 8004552:	bf00      	nop
 8004554:	371c      	adds	r7, #28
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr

0800455e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800455e:	b480      	push	{r7}
 8004560:	b087      	sub	sp, #28
 8004562:	af00      	add	r7, sp, #0
 8004564:	60f8      	str	r0, [r7, #12]
 8004566:	60b9      	str	r1, [r7, #8]
 8004568:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	6a1b      	ldr	r3, [r3, #32]
 800456e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	6a1b      	ldr	r3, [r3, #32]
 8004574:	f023 0210 	bic.w	r2, r3, #16
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	699b      	ldr	r3, [r3, #24]
 8004580:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004582:	693b      	ldr	r3, [r7, #16]
 8004584:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004588:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	031b      	lsls	r3, r3, #12
 800458e:	693a      	ldr	r2, [r7, #16]
 8004590:	4313      	orrs	r3, r2
 8004592:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800459a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	011b      	lsls	r3, r3, #4
 80045a0:	697a      	ldr	r2, [r7, #20]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	693a      	ldr	r2, [r7, #16]
 80045aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	697a      	ldr	r2, [r7, #20]
 80045b0:	621a      	str	r2, [r3, #32]
}
 80045b2:	bf00      	nop
 80045b4:	371c      	adds	r7, #28
 80045b6:	46bd      	mov	sp, r7
 80045b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045bc:	4770      	bx	lr

080045be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80045be:	b480      	push	{r7}
 80045c0:	b085      	sub	sp, #20
 80045c2:	af00      	add	r7, sp, #0
 80045c4:	6078      	str	r0, [r7, #4]
 80045c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80045d6:	683a      	ldr	r2, [r7, #0]
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	4313      	orrs	r3, r2
 80045dc:	f043 0307 	orr.w	r3, r3, #7
 80045e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	68fa      	ldr	r2, [r7, #12]
 80045e6:	609a      	str	r2, [r3, #8]
}
 80045e8:	bf00      	nop
 80045ea:	3714      	adds	r7, #20
 80045ec:	46bd      	mov	sp, r7
 80045ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f2:	4770      	bx	lr

080045f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80045f4:	b480      	push	{r7}
 80045f6:	b087      	sub	sp, #28
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	60f8      	str	r0, [r7, #12]
 80045fc:	60b9      	str	r1, [r7, #8]
 80045fe:	607a      	str	r2, [r7, #4]
 8004600:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	689b      	ldr	r3, [r3, #8]
 8004606:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004608:	697b      	ldr	r3, [r7, #20]
 800460a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800460e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	021a      	lsls	r2, r3, #8
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	431a      	orrs	r2, r3
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	4313      	orrs	r3, r2
 800461c:	697a      	ldr	r2, [r7, #20]
 800461e:	4313      	orrs	r3, r2
 8004620:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	697a      	ldr	r2, [r7, #20]
 8004626:	609a      	str	r2, [r3, #8]
}
 8004628:	bf00      	nop
 800462a:	371c      	adds	r7, #28
 800462c:	46bd      	mov	sp, r7
 800462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004632:	4770      	bx	lr

08004634 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004634:	b480      	push	{r7}
 8004636:	b085      	sub	sp, #20
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
 800463c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004644:	2b01      	cmp	r3, #1
 8004646:	d101      	bne.n	800464c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004648:	2302      	movs	r3, #2
 800464a:	e050      	b.n	80046ee <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2201      	movs	r2, #1
 8004650:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2202      	movs	r2, #2
 8004658:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004672:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	68fa      	ldr	r2, [r7, #12]
 800467a:	4313      	orrs	r3, r2
 800467c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	68fa      	ldr	r2, [r7, #12]
 8004684:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4a1c      	ldr	r2, [pc, #112]	@ (80046fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d018      	beq.n	80046c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004698:	d013      	beq.n	80046c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4a18      	ldr	r2, [pc, #96]	@ (8004700 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80046a0:	4293      	cmp	r3, r2
 80046a2:	d00e      	beq.n	80046c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4a16      	ldr	r2, [pc, #88]	@ (8004704 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d009      	beq.n	80046c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4a15      	ldr	r2, [pc, #84]	@ (8004708 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d004      	beq.n	80046c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a13      	ldr	r2, [pc, #76]	@ (800470c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d10c      	bne.n	80046dc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80046c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	68ba      	ldr	r2, [r7, #8]
 80046d0:	4313      	orrs	r3, r2
 80046d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	68ba      	ldr	r2, [r7, #8]
 80046da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2201      	movs	r2, #1
 80046e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2200      	movs	r2, #0
 80046e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80046ec:	2300      	movs	r3, #0
}
 80046ee:	4618      	mov	r0, r3
 80046f0:	3714      	adds	r7, #20
 80046f2:	46bd      	mov	sp, r7
 80046f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f8:	4770      	bx	lr
 80046fa:	bf00      	nop
 80046fc:	40010000 	.word	0x40010000
 8004700:	40000400 	.word	0x40000400
 8004704:	40000800 	.word	0x40000800
 8004708:	40000c00 	.word	0x40000c00
 800470c:	40014000 	.word	0x40014000

08004710 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004710:	b480      	push	{r7}
 8004712:	b083      	sub	sp, #12
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004718:	bf00      	nop
 800471a:	370c      	adds	r7, #12
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr

08004724 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004724:	b480      	push	{r7}
 8004726:	b083      	sub	sp, #12
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800472c:	bf00      	nop
 800472e:	370c      	adds	r7, #12
 8004730:	46bd      	mov	sp, r7
 8004732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004736:	4770      	bx	lr

08004738 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b082      	sub	sp, #8
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d101      	bne.n	800474a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	e042      	b.n	80047d0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004750:	b2db      	uxtb	r3, r3
 8004752:	2b00      	cmp	r3, #0
 8004754:	d106      	bne.n	8004764 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2200      	movs	r2, #0
 800475a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	f7fd fe74 	bl	800244c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2224      	movs	r2, #36	@ 0x24
 8004768:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	68da      	ldr	r2, [r3, #12]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800477a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800477c:	6878      	ldr	r0, [r7, #4]
 800477e:	f000 fdc1 	bl	8005304 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	691a      	ldr	r2, [r3, #16]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004790:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	695a      	ldr	r2, [r3, #20]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80047a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	68da      	ldr	r2, [r3, #12]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80047b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2200      	movs	r2, #0
 80047b6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2220      	movs	r2, #32
 80047bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2220      	movs	r2, #32
 80047c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2200      	movs	r2, #0
 80047cc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80047ce:	2300      	movs	r3, #0
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	3708      	adds	r7, #8
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}

080047d8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b08c      	sub	sp, #48	@ 0x30
 80047dc:	af00      	add	r7, sp, #0
 80047de:	60f8      	str	r0, [r7, #12]
 80047e0:	60b9      	str	r1, [r7, #8]
 80047e2:	4613      	mov	r3, r2
 80047e4:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	2b20      	cmp	r3, #32
 80047f0:	d156      	bne.n	80048a0 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d002      	beq.n	80047fe <HAL_UART_Transmit_DMA+0x26>
 80047f8:	88fb      	ldrh	r3, [r7, #6]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d101      	bne.n	8004802 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	e04f      	b.n	80048a2 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8004802:	68ba      	ldr	r2, [r7, #8]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	88fa      	ldrh	r2, [r7, #6]
 800480c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	88fa      	ldrh	r2, [r7, #6]
 8004812:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2200      	movs	r2, #0
 8004818:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	2221      	movs	r2, #33	@ 0x21
 800481e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004826:	4a21      	ldr	r2, [pc, #132]	@ (80048ac <HAL_UART_Transmit_DMA+0xd4>)
 8004828:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800482e:	4a20      	ldr	r2, [pc, #128]	@ (80048b0 <HAL_UART_Transmit_DMA+0xd8>)
 8004830:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004836:	4a1f      	ldr	r2, [pc, #124]	@ (80048b4 <HAL_UART_Transmit_DMA+0xdc>)
 8004838:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800483e:	2200      	movs	r2, #0
 8004840:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8004842:	f107 0308 	add.w	r3, r7, #8
 8004846:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800484c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800484e:	6819      	ldr	r1, [r3, #0]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	3304      	adds	r3, #4
 8004856:	461a      	mov	r2, r3
 8004858:	88fb      	ldrh	r3, [r7, #6]
 800485a:	f7fe f9d1 	bl	8002c00 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004866:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	3314      	adds	r3, #20
 800486e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004870:	69bb      	ldr	r3, [r7, #24]
 8004872:	e853 3f00 	ldrex	r3, [r3]
 8004876:	617b      	str	r3, [r7, #20]
   return(result);
 8004878:	697b      	ldr	r3, [r7, #20]
 800487a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800487e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	3314      	adds	r3, #20
 8004886:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004888:	627a      	str	r2, [r7, #36]	@ 0x24
 800488a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800488c:	6a39      	ldr	r1, [r7, #32]
 800488e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004890:	e841 2300 	strex	r3, r2, [r1]
 8004894:	61fb      	str	r3, [r7, #28]
   return(result);
 8004896:	69fb      	ldr	r3, [r7, #28]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d1e5      	bne.n	8004868 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 800489c:	2300      	movs	r3, #0
 800489e:	e000      	b.n	80048a2 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 80048a0:	2302      	movs	r3, #2
  }
}
 80048a2:	4618      	mov	r0, r3
 80048a4:	3730      	adds	r7, #48	@ 0x30
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}
 80048aa:	bf00      	nop
 80048ac:	08004e31 	.word	0x08004e31
 80048b0:	08004ecb 	.word	0x08004ecb
 80048b4:	08004ee7 	.word	0x08004ee7

080048b8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b0ba      	sub	sp, #232	@ 0xe8
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	68db      	ldr	r3, [r3, #12]
 80048d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	695b      	ldr	r3, [r3, #20]
 80048da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80048de:	2300      	movs	r3, #0
 80048e0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80048e4:	2300      	movs	r3, #0
 80048e6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80048ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048ee:	f003 030f 	and.w	r3, r3, #15
 80048f2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80048f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d10f      	bne.n	800491e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80048fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004902:	f003 0320 	and.w	r3, r3, #32
 8004906:	2b00      	cmp	r3, #0
 8004908:	d009      	beq.n	800491e <HAL_UART_IRQHandler+0x66>
 800490a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800490e:	f003 0320 	and.w	r3, r3, #32
 8004912:	2b00      	cmp	r3, #0
 8004914:	d003      	beq.n	800491e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f000 fc36 	bl	8005188 <UART_Receive_IT>
      return;
 800491c:	e25b      	b.n	8004dd6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800491e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004922:	2b00      	cmp	r3, #0
 8004924:	f000 80de 	beq.w	8004ae4 <HAL_UART_IRQHandler+0x22c>
 8004928:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800492c:	f003 0301 	and.w	r3, r3, #1
 8004930:	2b00      	cmp	r3, #0
 8004932:	d106      	bne.n	8004942 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004934:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004938:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800493c:	2b00      	cmp	r3, #0
 800493e:	f000 80d1 	beq.w	8004ae4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004942:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004946:	f003 0301 	and.w	r3, r3, #1
 800494a:	2b00      	cmp	r3, #0
 800494c:	d00b      	beq.n	8004966 <HAL_UART_IRQHandler+0xae>
 800494e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004952:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004956:	2b00      	cmp	r3, #0
 8004958:	d005      	beq.n	8004966 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800495e:	f043 0201 	orr.w	r2, r3, #1
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004966:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800496a:	f003 0304 	and.w	r3, r3, #4
 800496e:	2b00      	cmp	r3, #0
 8004970:	d00b      	beq.n	800498a <HAL_UART_IRQHandler+0xd2>
 8004972:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004976:	f003 0301 	and.w	r3, r3, #1
 800497a:	2b00      	cmp	r3, #0
 800497c:	d005      	beq.n	800498a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004982:	f043 0202 	orr.w	r2, r3, #2
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800498a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800498e:	f003 0302 	and.w	r3, r3, #2
 8004992:	2b00      	cmp	r3, #0
 8004994:	d00b      	beq.n	80049ae <HAL_UART_IRQHandler+0xf6>
 8004996:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800499a:	f003 0301 	and.w	r3, r3, #1
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d005      	beq.n	80049ae <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049a6:	f043 0204 	orr.w	r2, r3, #4
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80049ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049b2:	f003 0308 	and.w	r3, r3, #8
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d011      	beq.n	80049de <HAL_UART_IRQHandler+0x126>
 80049ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049be:	f003 0320 	and.w	r3, r3, #32
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d105      	bne.n	80049d2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80049c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80049ca:	f003 0301 	and.w	r3, r3, #1
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d005      	beq.n	80049de <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049d6:	f043 0208 	orr.w	r2, r3, #8
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	f000 81f2 	beq.w	8004dcc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80049e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049ec:	f003 0320 	and.w	r3, r3, #32
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d008      	beq.n	8004a06 <HAL_UART_IRQHandler+0x14e>
 80049f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049f8:	f003 0320 	and.w	r3, r3, #32
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d002      	beq.n	8004a06 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004a00:	6878      	ldr	r0, [r7, #4]
 8004a02:	f000 fbc1 	bl	8005188 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	695b      	ldr	r3, [r3, #20]
 8004a0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a10:	2b40      	cmp	r3, #64	@ 0x40
 8004a12:	bf0c      	ite	eq
 8004a14:	2301      	moveq	r3, #1
 8004a16:	2300      	movne	r3, #0
 8004a18:	b2db      	uxtb	r3, r3
 8004a1a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a22:	f003 0308 	and.w	r3, r3, #8
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d103      	bne.n	8004a32 <HAL_UART_IRQHandler+0x17a>
 8004a2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d04f      	beq.n	8004ad2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004a32:	6878      	ldr	r0, [r7, #4]
 8004a34:	f000 fac9 	bl	8004fca <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	695b      	ldr	r3, [r3, #20]
 8004a3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a42:	2b40      	cmp	r3, #64	@ 0x40
 8004a44:	d141      	bne.n	8004aca <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	3314      	adds	r3, #20
 8004a4c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a50:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004a54:	e853 3f00 	ldrex	r3, [r3]
 8004a58:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004a5c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a60:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a64:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	3314      	adds	r3, #20
 8004a6e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004a72:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004a76:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a7a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004a7e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004a82:	e841 2300 	strex	r3, r2, [r1]
 8004a86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004a8a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d1d9      	bne.n	8004a46 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d013      	beq.n	8004ac2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a9e:	4a7e      	ldr	r2, [pc, #504]	@ (8004c98 <HAL_UART_IRQHandler+0x3e0>)
 8004aa0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f7fe f972 	bl	8002d90 <HAL_DMA_Abort_IT>
 8004aac:	4603      	mov	r3, r0
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d016      	beq.n	8004ae0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ab6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ab8:	687a      	ldr	r2, [r7, #4]
 8004aba:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004abc:	4610      	mov	r0, r2
 8004abe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ac0:	e00e      	b.n	8004ae0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004ac2:	6878      	ldr	r0, [r7, #4]
 8004ac4:	f000 f99e 	bl	8004e04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ac8:	e00a      	b.n	8004ae0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f000 f99a 	bl	8004e04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ad0:	e006      	b.n	8004ae0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004ad2:	6878      	ldr	r0, [r7, #4]
 8004ad4:	f000 f996 	bl	8004e04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2200      	movs	r2, #0
 8004adc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004ade:	e175      	b.n	8004dcc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ae0:	bf00      	nop
    return;
 8004ae2:	e173      	b.n	8004dcc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	f040 814f 	bne.w	8004d8c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004aee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004af2:	f003 0310 	and.w	r3, r3, #16
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	f000 8148 	beq.w	8004d8c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004afc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b00:	f003 0310 	and.w	r3, r3, #16
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	f000 8141 	beq.w	8004d8c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	60bb      	str	r3, [r7, #8]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	60bb      	str	r3, [r7, #8]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	685b      	ldr	r3, [r3, #4]
 8004b1c:	60bb      	str	r3, [r7, #8]
 8004b1e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	695b      	ldr	r3, [r3, #20]
 8004b26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b2a:	2b40      	cmp	r3, #64	@ 0x40
 8004b2c:	f040 80b6 	bne.w	8004c9c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004b3c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	f000 8145 	beq.w	8004dd0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004b4a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	f080 813e 	bcs.w	8004dd0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b5a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b60:	69db      	ldr	r3, [r3, #28]
 8004b62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b66:	f000 8088 	beq.w	8004c7a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	330c      	adds	r3, #12
 8004b70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b74:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004b78:	e853 3f00 	ldrex	r3, [r3]
 8004b7c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004b80:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004b84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b88:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	330c      	adds	r3, #12
 8004b92:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004b96:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004b9a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b9e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004ba2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004ba6:	e841 2300 	strex	r3, r2, [r1]
 8004baa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004bae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d1d9      	bne.n	8004b6a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	3314      	adds	r3, #20
 8004bbc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bbe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004bc0:	e853 3f00 	ldrex	r3, [r3]
 8004bc4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004bc6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004bc8:	f023 0301 	bic.w	r3, r3, #1
 8004bcc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	3314      	adds	r3, #20
 8004bd6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004bda:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004bde:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004be0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004be2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004be6:	e841 2300 	strex	r3, r2, [r1]
 8004bea:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004bec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d1e1      	bne.n	8004bb6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	3314      	adds	r3, #20
 8004bf8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bfa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004bfc:	e853 3f00 	ldrex	r3, [r3]
 8004c00:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004c02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004c04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	3314      	adds	r3, #20
 8004c12:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004c16:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004c18:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c1a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004c1c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004c1e:	e841 2300 	strex	r3, r2, [r1]
 8004c22:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004c24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d1e3      	bne.n	8004bf2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2220      	movs	r2, #32
 8004c2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2200      	movs	r2, #0
 8004c36:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	330c      	adds	r3, #12
 8004c3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c42:	e853 3f00 	ldrex	r3, [r3]
 8004c46:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004c48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c4a:	f023 0310 	bic.w	r3, r3, #16
 8004c4e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	330c      	adds	r3, #12
 8004c58:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004c5c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004c5e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c60:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004c62:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004c64:	e841 2300 	strex	r3, r2, [r1]
 8004c68:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004c6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d1e3      	bne.n	8004c38 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c74:	4618      	mov	r0, r3
 8004c76:	f7fe f81b 	bl	8002cb0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2202      	movs	r2, #2
 8004c7e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c88:	b29b      	uxth	r3, r3
 8004c8a:	1ad3      	subs	r3, r2, r3
 8004c8c:	b29b      	uxth	r3, r3
 8004c8e:	4619      	mov	r1, r3
 8004c90:	6878      	ldr	r0, [r7, #4]
 8004c92:	f000 f8c1 	bl	8004e18 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004c96:	e09b      	b.n	8004dd0 <HAL_UART_IRQHandler+0x518>
 8004c98:	08005091 	.word	0x08005091
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004ca4:	b29b      	uxth	r3, r3
 8004ca6:	1ad3      	subs	r3, r2, r3
 8004ca8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004cb0:	b29b      	uxth	r3, r3
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	f000 808e 	beq.w	8004dd4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004cb8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	f000 8089 	beq.w	8004dd4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	330c      	adds	r3, #12
 8004cc8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ccc:	e853 3f00 	ldrex	r3, [r3]
 8004cd0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004cd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cd4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004cd8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	330c      	adds	r3, #12
 8004ce2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004ce6:	647a      	str	r2, [r7, #68]	@ 0x44
 8004ce8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004cec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004cee:	e841 2300 	strex	r3, r2, [r1]
 8004cf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004cf4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d1e3      	bne.n	8004cc2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	3314      	adds	r3, #20
 8004d00:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d04:	e853 3f00 	ldrex	r3, [r3]
 8004d08:	623b      	str	r3, [r7, #32]
   return(result);
 8004d0a:	6a3b      	ldr	r3, [r7, #32]
 8004d0c:	f023 0301 	bic.w	r3, r3, #1
 8004d10:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	3314      	adds	r3, #20
 8004d1a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004d1e:	633a      	str	r2, [r7, #48]	@ 0x30
 8004d20:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d26:	e841 2300 	strex	r3, r2, [r1]
 8004d2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d1e3      	bne.n	8004cfa <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2220      	movs	r2, #32
 8004d36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	330c      	adds	r3, #12
 8004d46:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	e853 3f00 	ldrex	r3, [r3]
 8004d4e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	f023 0310 	bic.w	r3, r3, #16
 8004d56:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	330c      	adds	r3, #12
 8004d60:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004d64:	61fa      	str	r2, [r7, #28]
 8004d66:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d68:	69b9      	ldr	r1, [r7, #24]
 8004d6a:	69fa      	ldr	r2, [r7, #28]
 8004d6c:	e841 2300 	strex	r3, r2, [r1]
 8004d70:	617b      	str	r3, [r7, #20]
   return(result);
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d1e3      	bne.n	8004d40 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2202      	movs	r2, #2
 8004d7c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004d7e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004d82:	4619      	mov	r1, r3
 8004d84:	6878      	ldr	r0, [r7, #4]
 8004d86:	f000 f847 	bl	8004e18 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004d8a:	e023      	b.n	8004dd4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004d8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d009      	beq.n	8004dac <HAL_UART_IRQHandler+0x4f4>
 8004d98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d003      	beq.n	8004dac <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004da4:	6878      	ldr	r0, [r7, #4]
 8004da6:	f000 f987 	bl	80050b8 <UART_Transmit_IT>
    return;
 8004daa:	e014      	b.n	8004dd6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004dac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004db0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d00e      	beq.n	8004dd6 <HAL_UART_IRQHandler+0x51e>
 8004db8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004dbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d008      	beq.n	8004dd6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004dc4:	6878      	ldr	r0, [r7, #4]
 8004dc6:	f000 f9c7 	bl	8005158 <UART_EndTransmit_IT>
    return;
 8004dca:	e004      	b.n	8004dd6 <HAL_UART_IRQHandler+0x51e>
    return;
 8004dcc:	bf00      	nop
 8004dce:	e002      	b.n	8004dd6 <HAL_UART_IRQHandler+0x51e>
      return;
 8004dd0:	bf00      	nop
 8004dd2:	e000      	b.n	8004dd6 <HAL_UART_IRQHandler+0x51e>
      return;
 8004dd4:	bf00      	nop
  }
}
 8004dd6:	37e8      	adds	r7, #232	@ 0xe8
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}

08004ddc <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b083      	sub	sp, #12
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004de4:	bf00      	nop
 8004de6:	370c      	adds	r7, #12
 8004de8:	46bd      	mov	sp, r7
 8004dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dee:	4770      	bx	lr

08004df0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b083      	sub	sp, #12
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004df8:	bf00      	nop
 8004dfa:	370c      	adds	r7, #12
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr

08004e04 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b083      	sub	sp, #12
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004e0c:	bf00      	nop
 8004e0e:	370c      	adds	r7, #12
 8004e10:	46bd      	mov	sp, r7
 8004e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e16:	4770      	bx	lr

08004e18 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	b083      	sub	sp, #12
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
 8004e20:	460b      	mov	r3, r1
 8004e22:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004e24:	bf00      	nop
 8004e26:	370c      	adds	r7, #12
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2e:	4770      	bx	lr

08004e30 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b090      	sub	sp, #64	@ 0x40
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d137      	bne.n	8004ebc <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8004e4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e4e:	2200      	movs	r2, #0
 8004e50:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004e52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	3314      	adds	r3, #20
 8004e58:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e5c:	e853 3f00 	ldrex	r3, [r3]
 8004e60:	623b      	str	r3, [r7, #32]
   return(result);
 8004e62:	6a3b      	ldr	r3, [r7, #32]
 8004e64:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e68:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004e6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	3314      	adds	r3, #20
 8004e70:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004e72:	633a      	str	r2, [r7, #48]	@ 0x30
 8004e74:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e76:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004e78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e7a:	e841 2300 	strex	r3, r2, [r1]
 8004e7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d1e5      	bne.n	8004e52 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004e86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	330c      	adds	r3, #12
 8004e8c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	e853 3f00 	ldrex	r3, [r3]
 8004e94:	60fb      	str	r3, [r7, #12]
   return(result);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004e9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	330c      	adds	r3, #12
 8004ea4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004ea6:	61fa      	str	r2, [r7, #28]
 8004ea8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eaa:	69b9      	ldr	r1, [r7, #24]
 8004eac:	69fa      	ldr	r2, [r7, #28]
 8004eae:	e841 2300 	strex	r3, r2, [r1]
 8004eb2:	617b      	str	r3, [r7, #20]
   return(result);
 8004eb4:	697b      	ldr	r3, [r7, #20]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d1e5      	bne.n	8004e86 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004eba:	e002      	b.n	8004ec2 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8004ebc:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8004ebe:	f7fd f853 	bl	8001f68 <HAL_UART_TxCpltCallback>
}
 8004ec2:	bf00      	nop
 8004ec4:	3740      	adds	r7, #64	@ 0x40
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}

08004eca <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004eca:	b580      	push	{r7, lr}
 8004ecc:	b084      	sub	sp, #16
 8004ece:	af00      	add	r7, sp, #0
 8004ed0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ed6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004ed8:	68f8      	ldr	r0, [r7, #12]
 8004eda:	f7ff ff7f 	bl	8004ddc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ede:	bf00      	nop
 8004ee0:	3710      	adds	r7, #16
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bd80      	pop	{r7, pc}

08004ee6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004ee6:	b580      	push	{r7, lr}
 8004ee8:	b084      	sub	sp, #16
 8004eea:	af00      	add	r7, sp, #0
 8004eec:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ef6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	695b      	ldr	r3, [r3, #20]
 8004efe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f02:	2b80      	cmp	r3, #128	@ 0x80
 8004f04:	bf0c      	ite	eq
 8004f06:	2301      	moveq	r3, #1
 8004f08:	2300      	movne	r3, #0
 8004f0a:	b2db      	uxtb	r3, r3
 8004f0c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f14:	b2db      	uxtb	r3, r3
 8004f16:	2b21      	cmp	r3, #33	@ 0x21
 8004f18:	d108      	bne.n	8004f2c <UART_DMAError+0x46>
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d005      	beq.n	8004f2c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	2200      	movs	r2, #0
 8004f24:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8004f26:	68b8      	ldr	r0, [r7, #8]
 8004f28:	f000 f827 	bl	8004f7a <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	695b      	ldr	r3, [r3, #20]
 8004f32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f36:	2b40      	cmp	r3, #64	@ 0x40
 8004f38:	bf0c      	ite	eq
 8004f3a:	2301      	moveq	r3, #1
 8004f3c:	2300      	movne	r3, #0
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004f42:	68bb      	ldr	r3, [r7, #8]
 8004f44:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004f48:	b2db      	uxtb	r3, r3
 8004f4a:	2b22      	cmp	r3, #34	@ 0x22
 8004f4c:	d108      	bne.n	8004f60 <UART_DMAError+0x7a>
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d005      	beq.n	8004f60 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	2200      	movs	r2, #0
 8004f58:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8004f5a:	68b8      	ldr	r0, [r7, #8]
 8004f5c:	f000 f835 	bl	8004fca <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f64:	f043 0210 	orr.w	r2, r3, #16
 8004f68:	68bb      	ldr	r3, [r7, #8]
 8004f6a:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004f6c:	68b8      	ldr	r0, [r7, #8]
 8004f6e:	f7ff ff49 	bl	8004e04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f72:	bf00      	nop
 8004f74:	3710      	adds	r7, #16
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}

08004f7a <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004f7a:	b480      	push	{r7}
 8004f7c:	b089      	sub	sp, #36	@ 0x24
 8004f7e:	af00      	add	r7, sp, #0
 8004f80:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	330c      	adds	r3, #12
 8004f88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	e853 3f00 	ldrex	r3, [r3]
 8004f90:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f92:	68bb      	ldr	r3, [r7, #8]
 8004f94:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004f98:	61fb      	str	r3, [r7, #28]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	330c      	adds	r3, #12
 8004fa0:	69fa      	ldr	r2, [r7, #28]
 8004fa2:	61ba      	str	r2, [r7, #24]
 8004fa4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fa6:	6979      	ldr	r1, [r7, #20]
 8004fa8:	69ba      	ldr	r2, [r7, #24]
 8004faa:	e841 2300 	strex	r3, r2, [r1]
 8004fae:	613b      	str	r3, [r7, #16]
   return(result);
 8004fb0:	693b      	ldr	r3, [r7, #16]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d1e5      	bne.n	8004f82 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2220      	movs	r2, #32
 8004fba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8004fbe:	bf00      	nop
 8004fc0:	3724      	adds	r7, #36	@ 0x24
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc8:	4770      	bx	lr

08004fca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004fca:	b480      	push	{r7}
 8004fcc:	b095      	sub	sp, #84	@ 0x54
 8004fce:	af00      	add	r7, sp, #0
 8004fd0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	330c      	adds	r3, #12
 8004fd8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fdc:	e853 3f00 	ldrex	r3, [r3]
 8004fe0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fe4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004fe8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	330c      	adds	r3, #12
 8004ff0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004ff2:	643a      	str	r2, [r7, #64]	@ 0x40
 8004ff4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ff6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004ff8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004ffa:	e841 2300 	strex	r3, r2, [r1]
 8004ffe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005000:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005002:	2b00      	cmp	r3, #0
 8005004:	d1e5      	bne.n	8004fd2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	3314      	adds	r3, #20
 800500c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800500e:	6a3b      	ldr	r3, [r7, #32]
 8005010:	e853 3f00 	ldrex	r3, [r3]
 8005014:	61fb      	str	r3, [r7, #28]
   return(result);
 8005016:	69fb      	ldr	r3, [r7, #28]
 8005018:	f023 0301 	bic.w	r3, r3, #1
 800501c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	3314      	adds	r3, #20
 8005024:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005026:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005028:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800502a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800502c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800502e:	e841 2300 	strex	r3, r2, [r1]
 8005032:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005036:	2b00      	cmp	r3, #0
 8005038:	d1e5      	bne.n	8005006 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800503e:	2b01      	cmp	r3, #1
 8005040:	d119      	bne.n	8005076 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	330c      	adds	r3, #12
 8005048:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	e853 3f00 	ldrex	r3, [r3]
 8005050:	60bb      	str	r3, [r7, #8]
   return(result);
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	f023 0310 	bic.w	r3, r3, #16
 8005058:	647b      	str	r3, [r7, #68]	@ 0x44
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	330c      	adds	r3, #12
 8005060:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005062:	61ba      	str	r2, [r7, #24]
 8005064:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005066:	6979      	ldr	r1, [r7, #20]
 8005068:	69ba      	ldr	r2, [r7, #24]
 800506a:	e841 2300 	strex	r3, r2, [r1]
 800506e:	613b      	str	r3, [r7, #16]
   return(result);
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d1e5      	bne.n	8005042 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2220      	movs	r2, #32
 800507a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2200      	movs	r2, #0
 8005082:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005084:	bf00      	nop
 8005086:	3754      	adds	r7, #84	@ 0x54
 8005088:	46bd      	mov	sp, r7
 800508a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508e:	4770      	bx	lr

08005090 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b084      	sub	sp, #16
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800509c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	2200      	movs	r2, #0
 80050a2:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	2200      	movs	r2, #0
 80050a8:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80050aa:	68f8      	ldr	r0, [r7, #12]
 80050ac:	f7ff feaa 	bl	8004e04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80050b0:	bf00      	nop
 80050b2:	3710      	adds	r7, #16
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bd80      	pop	{r7, pc}

080050b8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80050b8:	b480      	push	{r7}
 80050ba:	b085      	sub	sp, #20
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050c6:	b2db      	uxtb	r3, r3
 80050c8:	2b21      	cmp	r3, #33	@ 0x21
 80050ca:	d13e      	bne.n	800514a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050d4:	d114      	bne.n	8005100 <UART_Transmit_IT+0x48>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	691b      	ldr	r3, [r3, #16]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d110      	bne.n	8005100 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6a1b      	ldr	r3, [r3, #32]
 80050e2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	881b      	ldrh	r3, [r3, #0]
 80050e8:	461a      	mov	r2, r3
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050f2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6a1b      	ldr	r3, [r3, #32]
 80050f8:	1c9a      	adds	r2, r3, #2
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	621a      	str	r2, [r3, #32]
 80050fe:	e008      	b.n	8005112 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6a1b      	ldr	r3, [r3, #32]
 8005104:	1c59      	adds	r1, r3, #1
 8005106:	687a      	ldr	r2, [r7, #4]
 8005108:	6211      	str	r1, [r2, #32]
 800510a:	781a      	ldrb	r2, [r3, #0]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005116:	b29b      	uxth	r3, r3
 8005118:	3b01      	subs	r3, #1
 800511a:	b29b      	uxth	r3, r3
 800511c:	687a      	ldr	r2, [r7, #4]
 800511e:	4619      	mov	r1, r3
 8005120:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005122:	2b00      	cmp	r3, #0
 8005124:	d10f      	bne.n	8005146 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	68da      	ldr	r2, [r3, #12]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005134:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	68da      	ldr	r2, [r3, #12]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005144:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005146:	2300      	movs	r3, #0
 8005148:	e000      	b.n	800514c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800514a:	2302      	movs	r3, #2
  }
}
 800514c:	4618      	mov	r0, r3
 800514e:	3714      	adds	r7, #20
 8005150:	46bd      	mov	sp, r7
 8005152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005156:	4770      	bx	lr

08005158 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b082      	sub	sp, #8
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	68da      	ldr	r2, [r3, #12]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800516e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2220      	movs	r2, #32
 8005174:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005178:	6878      	ldr	r0, [r7, #4]
 800517a:	f7fc fef5 	bl	8001f68 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800517e:	2300      	movs	r3, #0
}
 8005180:	4618      	mov	r0, r3
 8005182:	3708      	adds	r7, #8
 8005184:	46bd      	mov	sp, r7
 8005186:	bd80      	pop	{r7, pc}

08005188 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b08c      	sub	sp, #48	@ 0x30
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005196:	b2db      	uxtb	r3, r3
 8005198:	2b22      	cmp	r3, #34	@ 0x22
 800519a:	f040 80ae 	bne.w	80052fa <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	689b      	ldr	r3, [r3, #8]
 80051a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051a6:	d117      	bne.n	80051d8 <UART_Receive_IT+0x50>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	691b      	ldr	r3, [r3, #16]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d113      	bne.n	80051d8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80051b0:	2300      	movs	r3, #0
 80051b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051b8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051c6:	b29a      	uxth	r2, r3
 80051c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ca:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051d0:	1c9a      	adds	r2, r3, #2
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	629a      	str	r2, [r3, #40]	@ 0x28
 80051d6:	e026      	b.n	8005226 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80051de:	2300      	movs	r3, #0
 80051e0:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051ea:	d007      	beq.n	80051fc <UART_Receive_IT+0x74>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d10a      	bne.n	800520a <UART_Receive_IT+0x82>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	691b      	ldr	r3, [r3, #16]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d106      	bne.n	800520a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	b2da      	uxtb	r2, r3
 8005204:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005206:	701a      	strb	r2, [r3, #0]
 8005208:	e008      	b.n	800521c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	b2db      	uxtb	r3, r3
 8005212:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005216:	b2da      	uxtb	r2, r3
 8005218:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800521a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005220:	1c5a      	adds	r2, r3, #1
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800522a:	b29b      	uxth	r3, r3
 800522c:	3b01      	subs	r3, #1
 800522e:	b29b      	uxth	r3, r3
 8005230:	687a      	ldr	r2, [r7, #4]
 8005232:	4619      	mov	r1, r3
 8005234:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005236:	2b00      	cmp	r3, #0
 8005238:	d15d      	bne.n	80052f6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	68da      	ldr	r2, [r3, #12]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f022 0220 	bic.w	r2, r2, #32
 8005248:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	68da      	ldr	r2, [r3, #12]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005258:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	695a      	ldr	r2, [r3, #20]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f022 0201 	bic.w	r2, r2, #1
 8005268:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2220      	movs	r2, #32
 800526e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2200      	movs	r2, #0
 8005276:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800527c:	2b01      	cmp	r3, #1
 800527e:	d135      	bne.n	80052ec <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2200      	movs	r2, #0
 8005284:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	330c      	adds	r3, #12
 800528c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	e853 3f00 	ldrex	r3, [r3]
 8005294:	613b      	str	r3, [r7, #16]
   return(result);
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	f023 0310 	bic.w	r3, r3, #16
 800529c:	627b      	str	r3, [r7, #36]	@ 0x24
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	330c      	adds	r3, #12
 80052a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052a6:	623a      	str	r2, [r7, #32]
 80052a8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052aa:	69f9      	ldr	r1, [r7, #28]
 80052ac:	6a3a      	ldr	r2, [r7, #32]
 80052ae:	e841 2300 	strex	r3, r2, [r1]
 80052b2:	61bb      	str	r3, [r7, #24]
   return(result);
 80052b4:	69bb      	ldr	r3, [r7, #24]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d1e5      	bne.n	8005286 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f003 0310 	and.w	r3, r3, #16
 80052c4:	2b10      	cmp	r3, #16
 80052c6:	d10a      	bne.n	80052de <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80052c8:	2300      	movs	r3, #0
 80052ca:	60fb      	str	r3, [r7, #12]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	60fb      	str	r3, [r7, #12]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	60fb      	str	r3, [r7, #12]
 80052dc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80052e2:	4619      	mov	r1, r3
 80052e4:	6878      	ldr	r0, [r7, #4]
 80052e6:	f7ff fd97 	bl	8004e18 <HAL_UARTEx_RxEventCallback>
 80052ea:	e002      	b.n	80052f2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80052ec:	6878      	ldr	r0, [r7, #4]
 80052ee:	f7ff fd7f 	bl	8004df0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80052f2:	2300      	movs	r3, #0
 80052f4:	e002      	b.n	80052fc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80052f6:	2300      	movs	r3, #0
 80052f8:	e000      	b.n	80052fc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80052fa:	2302      	movs	r3, #2
  }
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	3730      	adds	r7, #48	@ 0x30
 8005300:	46bd      	mov	sp, r7
 8005302:	bd80      	pop	{r7, pc}

08005304 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005304:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005308:	b0c0      	sub	sp, #256	@ 0x100
 800530a:	af00      	add	r7, sp, #0
 800530c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005310:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	691b      	ldr	r3, [r3, #16]
 8005318:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800531c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005320:	68d9      	ldr	r1, [r3, #12]
 8005322:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005326:	681a      	ldr	r2, [r3, #0]
 8005328:	ea40 0301 	orr.w	r3, r0, r1
 800532c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800532e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005332:	689a      	ldr	r2, [r3, #8]
 8005334:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005338:	691b      	ldr	r3, [r3, #16]
 800533a:	431a      	orrs	r2, r3
 800533c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005340:	695b      	ldr	r3, [r3, #20]
 8005342:	431a      	orrs	r2, r3
 8005344:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005348:	69db      	ldr	r3, [r3, #28]
 800534a:	4313      	orrs	r3, r2
 800534c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	68db      	ldr	r3, [r3, #12]
 8005358:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800535c:	f021 010c 	bic.w	r1, r1, #12
 8005360:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005364:	681a      	ldr	r2, [r3, #0]
 8005366:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800536a:	430b      	orrs	r3, r1
 800536c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800536e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	695b      	ldr	r3, [r3, #20]
 8005376:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800537a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800537e:	6999      	ldr	r1, [r3, #24]
 8005380:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	ea40 0301 	orr.w	r3, r0, r1
 800538a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800538c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005390:	681a      	ldr	r2, [r3, #0]
 8005392:	4b8f      	ldr	r3, [pc, #572]	@ (80055d0 <UART_SetConfig+0x2cc>)
 8005394:	429a      	cmp	r2, r3
 8005396:	d005      	beq.n	80053a4 <UART_SetConfig+0xa0>
 8005398:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800539c:	681a      	ldr	r2, [r3, #0]
 800539e:	4b8d      	ldr	r3, [pc, #564]	@ (80055d4 <UART_SetConfig+0x2d0>)
 80053a0:	429a      	cmp	r2, r3
 80053a2:	d104      	bne.n	80053ae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80053a4:	f7fe fd48 	bl	8003e38 <HAL_RCC_GetPCLK2Freq>
 80053a8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80053ac:	e003      	b.n	80053b6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80053ae:	f7fe fd2f 	bl	8003e10 <HAL_RCC_GetPCLK1Freq>
 80053b2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80053b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053ba:	69db      	ldr	r3, [r3, #28]
 80053bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053c0:	f040 810c 	bne.w	80055dc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80053c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80053c8:	2200      	movs	r2, #0
 80053ca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80053ce:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80053d2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80053d6:	4622      	mov	r2, r4
 80053d8:	462b      	mov	r3, r5
 80053da:	1891      	adds	r1, r2, r2
 80053dc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80053de:	415b      	adcs	r3, r3
 80053e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80053e2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80053e6:	4621      	mov	r1, r4
 80053e8:	eb12 0801 	adds.w	r8, r2, r1
 80053ec:	4629      	mov	r1, r5
 80053ee:	eb43 0901 	adc.w	r9, r3, r1
 80053f2:	f04f 0200 	mov.w	r2, #0
 80053f6:	f04f 0300 	mov.w	r3, #0
 80053fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80053fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005402:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005406:	4690      	mov	r8, r2
 8005408:	4699      	mov	r9, r3
 800540a:	4623      	mov	r3, r4
 800540c:	eb18 0303 	adds.w	r3, r8, r3
 8005410:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005414:	462b      	mov	r3, r5
 8005416:	eb49 0303 	adc.w	r3, r9, r3
 800541a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800541e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005422:	685b      	ldr	r3, [r3, #4]
 8005424:	2200      	movs	r2, #0
 8005426:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800542a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800542e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005432:	460b      	mov	r3, r1
 8005434:	18db      	adds	r3, r3, r3
 8005436:	653b      	str	r3, [r7, #80]	@ 0x50
 8005438:	4613      	mov	r3, r2
 800543a:	eb42 0303 	adc.w	r3, r2, r3
 800543e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005440:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005444:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005448:	f7fb fbd6 	bl	8000bf8 <__aeabi_uldivmod>
 800544c:	4602      	mov	r2, r0
 800544e:	460b      	mov	r3, r1
 8005450:	4b61      	ldr	r3, [pc, #388]	@ (80055d8 <UART_SetConfig+0x2d4>)
 8005452:	fba3 2302 	umull	r2, r3, r3, r2
 8005456:	095b      	lsrs	r3, r3, #5
 8005458:	011c      	lsls	r4, r3, #4
 800545a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800545e:	2200      	movs	r2, #0
 8005460:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005464:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005468:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800546c:	4642      	mov	r2, r8
 800546e:	464b      	mov	r3, r9
 8005470:	1891      	adds	r1, r2, r2
 8005472:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005474:	415b      	adcs	r3, r3
 8005476:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005478:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800547c:	4641      	mov	r1, r8
 800547e:	eb12 0a01 	adds.w	sl, r2, r1
 8005482:	4649      	mov	r1, r9
 8005484:	eb43 0b01 	adc.w	fp, r3, r1
 8005488:	f04f 0200 	mov.w	r2, #0
 800548c:	f04f 0300 	mov.w	r3, #0
 8005490:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005494:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005498:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800549c:	4692      	mov	sl, r2
 800549e:	469b      	mov	fp, r3
 80054a0:	4643      	mov	r3, r8
 80054a2:	eb1a 0303 	adds.w	r3, sl, r3
 80054a6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80054aa:	464b      	mov	r3, r9
 80054ac:	eb4b 0303 	adc.w	r3, fp, r3
 80054b0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80054b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	2200      	movs	r2, #0
 80054bc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80054c0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80054c4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80054c8:	460b      	mov	r3, r1
 80054ca:	18db      	adds	r3, r3, r3
 80054cc:	643b      	str	r3, [r7, #64]	@ 0x40
 80054ce:	4613      	mov	r3, r2
 80054d0:	eb42 0303 	adc.w	r3, r2, r3
 80054d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80054d6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80054da:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80054de:	f7fb fb8b 	bl	8000bf8 <__aeabi_uldivmod>
 80054e2:	4602      	mov	r2, r0
 80054e4:	460b      	mov	r3, r1
 80054e6:	4611      	mov	r1, r2
 80054e8:	4b3b      	ldr	r3, [pc, #236]	@ (80055d8 <UART_SetConfig+0x2d4>)
 80054ea:	fba3 2301 	umull	r2, r3, r3, r1
 80054ee:	095b      	lsrs	r3, r3, #5
 80054f0:	2264      	movs	r2, #100	@ 0x64
 80054f2:	fb02 f303 	mul.w	r3, r2, r3
 80054f6:	1acb      	subs	r3, r1, r3
 80054f8:	00db      	lsls	r3, r3, #3
 80054fa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80054fe:	4b36      	ldr	r3, [pc, #216]	@ (80055d8 <UART_SetConfig+0x2d4>)
 8005500:	fba3 2302 	umull	r2, r3, r3, r2
 8005504:	095b      	lsrs	r3, r3, #5
 8005506:	005b      	lsls	r3, r3, #1
 8005508:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800550c:	441c      	add	r4, r3
 800550e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005512:	2200      	movs	r2, #0
 8005514:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005518:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800551c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005520:	4642      	mov	r2, r8
 8005522:	464b      	mov	r3, r9
 8005524:	1891      	adds	r1, r2, r2
 8005526:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005528:	415b      	adcs	r3, r3
 800552a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800552c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005530:	4641      	mov	r1, r8
 8005532:	1851      	adds	r1, r2, r1
 8005534:	6339      	str	r1, [r7, #48]	@ 0x30
 8005536:	4649      	mov	r1, r9
 8005538:	414b      	adcs	r3, r1
 800553a:	637b      	str	r3, [r7, #52]	@ 0x34
 800553c:	f04f 0200 	mov.w	r2, #0
 8005540:	f04f 0300 	mov.w	r3, #0
 8005544:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005548:	4659      	mov	r1, fp
 800554a:	00cb      	lsls	r3, r1, #3
 800554c:	4651      	mov	r1, sl
 800554e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005552:	4651      	mov	r1, sl
 8005554:	00ca      	lsls	r2, r1, #3
 8005556:	4610      	mov	r0, r2
 8005558:	4619      	mov	r1, r3
 800555a:	4603      	mov	r3, r0
 800555c:	4642      	mov	r2, r8
 800555e:	189b      	adds	r3, r3, r2
 8005560:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005564:	464b      	mov	r3, r9
 8005566:	460a      	mov	r2, r1
 8005568:	eb42 0303 	adc.w	r3, r2, r3
 800556c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005570:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	2200      	movs	r2, #0
 8005578:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800557c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005580:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005584:	460b      	mov	r3, r1
 8005586:	18db      	adds	r3, r3, r3
 8005588:	62bb      	str	r3, [r7, #40]	@ 0x28
 800558a:	4613      	mov	r3, r2
 800558c:	eb42 0303 	adc.w	r3, r2, r3
 8005590:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005592:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005596:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800559a:	f7fb fb2d 	bl	8000bf8 <__aeabi_uldivmod>
 800559e:	4602      	mov	r2, r0
 80055a0:	460b      	mov	r3, r1
 80055a2:	4b0d      	ldr	r3, [pc, #52]	@ (80055d8 <UART_SetConfig+0x2d4>)
 80055a4:	fba3 1302 	umull	r1, r3, r3, r2
 80055a8:	095b      	lsrs	r3, r3, #5
 80055aa:	2164      	movs	r1, #100	@ 0x64
 80055ac:	fb01 f303 	mul.w	r3, r1, r3
 80055b0:	1ad3      	subs	r3, r2, r3
 80055b2:	00db      	lsls	r3, r3, #3
 80055b4:	3332      	adds	r3, #50	@ 0x32
 80055b6:	4a08      	ldr	r2, [pc, #32]	@ (80055d8 <UART_SetConfig+0x2d4>)
 80055b8:	fba2 2303 	umull	r2, r3, r2, r3
 80055bc:	095b      	lsrs	r3, r3, #5
 80055be:	f003 0207 	and.w	r2, r3, #7
 80055c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4422      	add	r2, r4
 80055ca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80055cc:	e106      	b.n	80057dc <UART_SetConfig+0x4d8>
 80055ce:	bf00      	nop
 80055d0:	40011000 	.word	0x40011000
 80055d4:	40011400 	.word	0x40011400
 80055d8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80055dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80055e0:	2200      	movs	r2, #0
 80055e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80055e6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80055ea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80055ee:	4642      	mov	r2, r8
 80055f0:	464b      	mov	r3, r9
 80055f2:	1891      	adds	r1, r2, r2
 80055f4:	6239      	str	r1, [r7, #32]
 80055f6:	415b      	adcs	r3, r3
 80055f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80055fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80055fe:	4641      	mov	r1, r8
 8005600:	1854      	adds	r4, r2, r1
 8005602:	4649      	mov	r1, r9
 8005604:	eb43 0501 	adc.w	r5, r3, r1
 8005608:	f04f 0200 	mov.w	r2, #0
 800560c:	f04f 0300 	mov.w	r3, #0
 8005610:	00eb      	lsls	r3, r5, #3
 8005612:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005616:	00e2      	lsls	r2, r4, #3
 8005618:	4614      	mov	r4, r2
 800561a:	461d      	mov	r5, r3
 800561c:	4643      	mov	r3, r8
 800561e:	18e3      	adds	r3, r4, r3
 8005620:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005624:	464b      	mov	r3, r9
 8005626:	eb45 0303 	adc.w	r3, r5, r3
 800562a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800562e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	2200      	movs	r2, #0
 8005636:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800563a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800563e:	f04f 0200 	mov.w	r2, #0
 8005642:	f04f 0300 	mov.w	r3, #0
 8005646:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800564a:	4629      	mov	r1, r5
 800564c:	008b      	lsls	r3, r1, #2
 800564e:	4621      	mov	r1, r4
 8005650:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005654:	4621      	mov	r1, r4
 8005656:	008a      	lsls	r2, r1, #2
 8005658:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800565c:	f7fb facc 	bl	8000bf8 <__aeabi_uldivmod>
 8005660:	4602      	mov	r2, r0
 8005662:	460b      	mov	r3, r1
 8005664:	4b60      	ldr	r3, [pc, #384]	@ (80057e8 <UART_SetConfig+0x4e4>)
 8005666:	fba3 2302 	umull	r2, r3, r3, r2
 800566a:	095b      	lsrs	r3, r3, #5
 800566c:	011c      	lsls	r4, r3, #4
 800566e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005672:	2200      	movs	r2, #0
 8005674:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005678:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800567c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005680:	4642      	mov	r2, r8
 8005682:	464b      	mov	r3, r9
 8005684:	1891      	adds	r1, r2, r2
 8005686:	61b9      	str	r1, [r7, #24]
 8005688:	415b      	adcs	r3, r3
 800568a:	61fb      	str	r3, [r7, #28]
 800568c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005690:	4641      	mov	r1, r8
 8005692:	1851      	adds	r1, r2, r1
 8005694:	6139      	str	r1, [r7, #16]
 8005696:	4649      	mov	r1, r9
 8005698:	414b      	adcs	r3, r1
 800569a:	617b      	str	r3, [r7, #20]
 800569c:	f04f 0200 	mov.w	r2, #0
 80056a0:	f04f 0300 	mov.w	r3, #0
 80056a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80056a8:	4659      	mov	r1, fp
 80056aa:	00cb      	lsls	r3, r1, #3
 80056ac:	4651      	mov	r1, sl
 80056ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80056b2:	4651      	mov	r1, sl
 80056b4:	00ca      	lsls	r2, r1, #3
 80056b6:	4610      	mov	r0, r2
 80056b8:	4619      	mov	r1, r3
 80056ba:	4603      	mov	r3, r0
 80056bc:	4642      	mov	r2, r8
 80056be:	189b      	adds	r3, r3, r2
 80056c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80056c4:	464b      	mov	r3, r9
 80056c6:	460a      	mov	r2, r1
 80056c8:	eb42 0303 	adc.w	r3, r2, r3
 80056cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80056d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	2200      	movs	r2, #0
 80056d8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80056da:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80056dc:	f04f 0200 	mov.w	r2, #0
 80056e0:	f04f 0300 	mov.w	r3, #0
 80056e4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80056e8:	4649      	mov	r1, r9
 80056ea:	008b      	lsls	r3, r1, #2
 80056ec:	4641      	mov	r1, r8
 80056ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80056f2:	4641      	mov	r1, r8
 80056f4:	008a      	lsls	r2, r1, #2
 80056f6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80056fa:	f7fb fa7d 	bl	8000bf8 <__aeabi_uldivmod>
 80056fe:	4602      	mov	r2, r0
 8005700:	460b      	mov	r3, r1
 8005702:	4611      	mov	r1, r2
 8005704:	4b38      	ldr	r3, [pc, #224]	@ (80057e8 <UART_SetConfig+0x4e4>)
 8005706:	fba3 2301 	umull	r2, r3, r3, r1
 800570a:	095b      	lsrs	r3, r3, #5
 800570c:	2264      	movs	r2, #100	@ 0x64
 800570e:	fb02 f303 	mul.w	r3, r2, r3
 8005712:	1acb      	subs	r3, r1, r3
 8005714:	011b      	lsls	r3, r3, #4
 8005716:	3332      	adds	r3, #50	@ 0x32
 8005718:	4a33      	ldr	r2, [pc, #204]	@ (80057e8 <UART_SetConfig+0x4e4>)
 800571a:	fba2 2303 	umull	r2, r3, r2, r3
 800571e:	095b      	lsrs	r3, r3, #5
 8005720:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005724:	441c      	add	r4, r3
 8005726:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800572a:	2200      	movs	r2, #0
 800572c:	673b      	str	r3, [r7, #112]	@ 0x70
 800572e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005730:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005734:	4642      	mov	r2, r8
 8005736:	464b      	mov	r3, r9
 8005738:	1891      	adds	r1, r2, r2
 800573a:	60b9      	str	r1, [r7, #8]
 800573c:	415b      	adcs	r3, r3
 800573e:	60fb      	str	r3, [r7, #12]
 8005740:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005744:	4641      	mov	r1, r8
 8005746:	1851      	adds	r1, r2, r1
 8005748:	6039      	str	r1, [r7, #0]
 800574a:	4649      	mov	r1, r9
 800574c:	414b      	adcs	r3, r1
 800574e:	607b      	str	r3, [r7, #4]
 8005750:	f04f 0200 	mov.w	r2, #0
 8005754:	f04f 0300 	mov.w	r3, #0
 8005758:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800575c:	4659      	mov	r1, fp
 800575e:	00cb      	lsls	r3, r1, #3
 8005760:	4651      	mov	r1, sl
 8005762:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005766:	4651      	mov	r1, sl
 8005768:	00ca      	lsls	r2, r1, #3
 800576a:	4610      	mov	r0, r2
 800576c:	4619      	mov	r1, r3
 800576e:	4603      	mov	r3, r0
 8005770:	4642      	mov	r2, r8
 8005772:	189b      	adds	r3, r3, r2
 8005774:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005776:	464b      	mov	r3, r9
 8005778:	460a      	mov	r2, r1
 800577a:	eb42 0303 	adc.w	r3, r2, r3
 800577e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	2200      	movs	r2, #0
 8005788:	663b      	str	r3, [r7, #96]	@ 0x60
 800578a:	667a      	str	r2, [r7, #100]	@ 0x64
 800578c:	f04f 0200 	mov.w	r2, #0
 8005790:	f04f 0300 	mov.w	r3, #0
 8005794:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005798:	4649      	mov	r1, r9
 800579a:	008b      	lsls	r3, r1, #2
 800579c:	4641      	mov	r1, r8
 800579e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80057a2:	4641      	mov	r1, r8
 80057a4:	008a      	lsls	r2, r1, #2
 80057a6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80057aa:	f7fb fa25 	bl	8000bf8 <__aeabi_uldivmod>
 80057ae:	4602      	mov	r2, r0
 80057b0:	460b      	mov	r3, r1
 80057b2:	4b0d      	ldr	r3, [pc, #52]	@ (80057e8 <UART_SetConfig+0x4e4>)
 80057b4:	fba3 1302 	umull	r1, r3, r3, r2
 80057b8:	095b      	lsrs	r3, r3, #5
 80057ba:	2164      	movs	r1, #100	@ 0x64
 80057bc:	fb01 f303 	mul.w	r3, r1, r3
 80057c0:	1ad3      	subs	r3, r2, r3
 80057c2:	011b      	lsls	r3, r3, #4
 80057c4:	3332      	adds	r3, #50	@ 0x32
 80057c6:	4a08      	ldr	r2, [pc, #32]	@ (80057e8 <UART_SetConfig+0x4e4>)
 80057c8:	fba2 2303 	umull	r2, r3, r2, r3
 80057cc:	095b      	lsrs	r3, r3, #5
 80057ce:	f003 020f 	and.w	r2, r3, #15
 80057d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4422      	add	r2, r4
 80057da:	609a      	str	r2, [r3, #8]
}
 80057dc:	bf00      	nop
 80057de:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80057e2:	46bd      	mov	sp, r7
 80057e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80057e8:	51eb851f 	.word	0x51eb851f

080057ec <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80057ec:	b580      	push	{r7, lr}
 80057ee:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80057f0:	4b05      	ldr	r3, [pc, #20]	@ (8005808 <SysTick_Handler+0x1c>)
 80057f2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80057f4:	f002 f962 	bl	8007abc <xTaskGetSchedulerState>
 80057f8:	4603      	mov	r3, r0
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	d001      	beq.n	8005802 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80057fe:	f003 fa6b 	bl	8008cd8 <xPortSysTickHandler>
  }
}
 8005802:	bf00      	nop
 8005804:	bd80      	pop	{r7, pc}
 8005806:	bf00      	nop
 8005808:	e000e010 	.word	0xe000e010

0800580c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800580c:	b480      	push	{r7}
 800580e:	b085      	sub	sp, #20
 8005810:	af00      	add	r7, sp, #0
 8005812:	60f8      	str	r0, [r7, #12]
 8005814:	60b9      	str	r1, [r7, #8]
 8005816:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	4a07      	ldr	r2, [pc, #28]	@ (8005838 <vApplicationGetIdleTaskMemory+0x2c>)
 800581c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800581e:	68bb      	ldr	r3, [r7, #8]
 8005820:	4a06      	ldr	r2, [pc, #24]	@ (800583c <vApplicationGetIdleTaskMemory+0x30>)
 8005822:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2280      	movs	r2, #128	@ 0x80
 8005828:	601a      	str	r2, [r3, #0]
}
 800582a:	bf00      	nop
 800582c:	3714      	adds	r7, #20
 800582e:	46bd      	mov	sp, r7
 8005830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005834:	4770      	bx	lr
 8005836:	bf00      	nop
 8005838:	200002a8 	.word	0x200002a8
 800583c:	20000380 	.word	0x20000380

08005840 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005840:	b480      	push	{r7}
 8005842:	b085      	sub	sp, #20
 8005844:	af00      	add	r7, sp, #0
 8005846:	60f8      	str	r0, [r7, #12]
 8005848:	60b9      	str	r1, [r7, #8]
 800584a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	4a07      	ldr	r2, [pc, #28]	@ (800586c <vApplicationGetTimerTaskMemory+0x2c>)
 8005850:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	4a06      	ldr	r2, [pc, #24]	@ (8005870 <vApplicationGetTimerTaskMemory+0x30>)
 8005856:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800585e:	601a      	str	r2, [r3, #0]
}
 8005860:	bf00      	nop
 8005862:	3714      	adds	r7, #20
 8005864:	46bd      	mov	sp, r7
 8005866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586a:	4770      	bx	lr
 800586c:	20000580 	.word	0x20000580
 8005870:	20000658 	.word	0x20000658

08005874 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005874:	b480      	push	{r7}
 8005876:	b083      	sub	sp, #12
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	f103 0208 	add.w	r2, r3, #8
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800588c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f103 0208 	add.w	r2, r3, #8
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	f103 0208 	add.w	r2, r3, #8
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2200      	movs	r2, #0
 80058a6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80058a8:	bf00      	nop
 80058aa:	370c      	adds	r7, #12
 80058ac:	46bd      	mov	sp, r7
 80058ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b2:	4770      	bx	lr

080058b4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80058b4:	b480      	push	{r7}
 80058b6:	b083      	sub	sp, #12
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2200      	movs	r2, #0
 80058c0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80058c2:	bf00      	nop
 80058c4:	370c      	adds	r7, #12
 80058c6:	46bd      	mov	sp, r7
 80058c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058cc:	4770      	bx	lr

080058ce <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80058ce:	b480      	push	{r7}
 80058d0:	b085      	sub	sp, #20
 80058d2:	af00      	add	r7, sp, #0
 80058d4:	6078      	str	r0, [r7, #4]
 80058d6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	685b      	ldr	r3, [r3, #4]
 80058dc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	68fa      	ldr	r2, [r7, #12]
 80058e2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	689a      	ldr	r2, [r3, #8]
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	689b      	ldr	r3, [r3, #8]
 80058f0:	683a      	ldr	r2, [r7, #0]
 80058f2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	683a      	ldr	r2, [r7, #0]
 80058f8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	687a      	ldr	r2, [r7, #4]
 80058fe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	1c5a      	adds	r2, r3, #1
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	601a      	str	r2, [r3, #0]
}
 800590a:	bf00      	nop
 800590c:	3714      	adds	r7, #20
 800590e:	46bd      	mov	sp, r7
 8005910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005914:	4770      	bx	lr

08005916 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005916:	b480      	push	{r7}
 8005918:	b085      	sub	sp, #20
 800591a:	af00      	add	r7, sp, #0
 800591c:	6078      	str	r0, [r7, #4]
 800591e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800592c:	d103      	bne.n	8005936 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	691b      	ldr	r3, [r3, #16]
 8005932:	60fb      	str	r3, [r7, #12]
 8005934:	e00c      	b.n	8005950 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	3308      	adds	r3, #8
 800593a:	60fb      	str	r3, [r7, #12]
 800593c:	e002      	b.n	8005944 <vListInsert+0x2e>
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	60fb      	str	r3, [r7, #12]
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	68ba      	ldr	r2, [r7, #8]
 800594c:	429a      	cmp	r2, r3
 800594e:	d2f6      	bcs.n	800593e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	685a      	ldr	r2, [r3, #4]
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	683a      	ldr	r2, [r7, #0]
 800595e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	68fa      	ldr	r2, [r7, #12]
 8005964:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	683a      	ldr	r2, [r7, #0]
 800596a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	687a      	ldr	r2, [r7, #4]
 8005970:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	1c5a      	adds	r2, r3, #1
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	601a      	str	r2, [r3, #0]
}
 800597c:	bf00      	nop
 800597e:	3714      	adds	r7, #20
 8005980:	46bd      	mov	sp, r7
 8005982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005986:	4770      	bx	lr

08005988 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005988:	b480      	push	{r7}
 800598a:	b085      	sub	sp, #20
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	691b      	ldr	r3, [r3, #16]
 8005994:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	685b      	ldr	r3, [r3, #4]
 800599a:	687a      	ldr	r2, [r7, #4]
 800599c:	6892      	ldr	r2, [r2, #8]
 800599e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	689b      	ldr	r3, [r3, #8]
 80059a4:	687a      	ldr	r2, [r7, #4]
 80059a6:	6852      	ldr	r2, [r2, #4]
 80059a8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	685b      	ldr	r3, [r3, #4]
 80059ae:	687a      	ldr	r2, [r7, #4]
 80059b0:	429a      	cmp	r2, r3
 80059b2:	d103      	bne.n	80059bc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	689a      	ldr	r2, [r3, #8]
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2200      	movs	r2, #0
 80059c0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	1e5a      	subs	r2, r3, #1
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	3714      	adds	r7, #20
 80059d4:	46bd      	mov	sp, r7
 80059d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059da:	4770      	bx	lr

080059dc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b084      	sub	sp, #16
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
 80059e4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d10b      	bne.n	8005a08 <xQueueGenericReset+0x2c>
	__asm volatile
 80059f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059f4:	f383 8811 	msr	BASEPRI, r3
 80059f8:	f3bf 8f6f 	isb	sy
 80059fc:	f3bf 8f4f 	dsb	sy
 8005a00:	60bb      	str	r3, [r7, #8]
}
 8005a02:	bf00      	nop
 8005a04:	bf00      	nop
 8005a06:	e7fd      	b.n	8005a04 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005a08:	f003 f8d6 	bl	8008bb8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681a      	ldr	r2, [r3, #0]
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a14:	68f9      	ldr	r1, [r7, #12]
 8005a16:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005a18:	fb01 f303 	mul.w	r3, r1, r3
 8005a1c:	441a      	add	r2, r3
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2200      	movs	r2, #0
 8005a26:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681a      	ldr	r2, [r3, #0]
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681a      	ldr	r2, [r3, #0]
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a38:	3b01      	subs	r3, #1
 8005a3a:	68f9      	ldr	r1, [r7, #12]
 8005a3c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005a3e:	fb01 f303 	mul.w	r3, r1, r3
 8005a42:	441a      	add	r2, r3
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	22ff      	movs	r2, #255	@ 0xff
 8005a4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	22ff      	movs	r2, #255	@ 0xff
 8005a54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d114      	bne.n	8005a88 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	691b      	ldr	r3, [r3, #16]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d01a      	beq.n	8005a9c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	3310      	adds	r3, #16
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	f001 fd36 	bl	80074dc <xTaskRemoveFromEventList>
 8005a70:	4603      	mov	r3, r0
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d012      	beq.n	8005a9c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005a76:	4b0d      	ldr	r3, [pc, #52]	@ (8005aac <xQueueGenericReset+0xd0>)
 8005a78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a7c:	601a      	str	r2, [r3, #0]
 8005a7e:	f3bf 8f4f 	dsb	sy
 8005a82:	f3bf 8f6f 	isb	sy
 8005a86:	e009      	b.n	8005a9c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	3310      	adds	r3, #16
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	f7ff fef1 	bl	8005874 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	3324      	adds	r3, #36	@ 0x24
 8005a96:	4618      	mov	r0, r3
 8005a98:	f7ff feec 	bl	8005874 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005a9c:	f003 f8be 	bl	8008c1c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005aa0:	2301      	movs	r3, #1
}
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	3710      	adds	r7, #16
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bd80      	pop	{r7, pc}
 8005aaa:	bf00      	nop
 8005aac:	e000ed04 	.word	0xe000ed04

08005ab0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b08e      	sub	sp, #56	@ 0x38
 8005ab4:	af02      	add	r7, sp, #8
 8005ab6:	60f8      	str	r0, [r7, #12]
 8005ab8:	60b9      	str	r1, [r7, #8]
 8005aba:	607a      	str	r2, [r7, #4]
 8005abc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d10b      	bne.n	8005adc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005ac4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ac8:	f383 8811 	msr	BASEPRI, r3
 8005acc:	f3bf 8f6f 	isb	sy
 8005ad0:	f3bf 8f4f 	dsb	sy
 8005ad4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005ad6:	bf00      	nop
 8005ad8:	bf00      	nop
 8005ada:	e7fd      	b.n	8005ad8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d10b      	bne.n	8005afa <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005ae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ae6:	f383 8811 	msr	BASEPRI, r3
 8005aea:	f3bf 8f6f 	isb	sy
 8005aee:	f3bf 8f4f 	dsb	sy
 8005af2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005af4:	bf00      	nop
 8005af6:	bf00      	nop
 8005af8:	e7fd      	b.n	8005af6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d002      	beq.n	8005b06 <xQueueGenericCreateStatic+0x56>
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d001      	beq.n	8005b0a <xQueueGenericCreateStatic+0x5a>
 8005b06:	2301      	movs	r3, #1
 8005b08:	e000      	b.n	8005b0c <xQueueGenericCreateStatic+0x5c>
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d10b      	bne.n	8005b28 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b14:	f383 8811 	msr	BASEPRI, r3
 8005b18:	f3bf 8f6f 	isb	sy
 8005b1c:	f3bf 8f4f 	dsb	sy
 8005b20:	623b      	str	r3, [r7, #32]
}
 8005b22:	bf00      	nop
 8005b24:	bf00      	nop
 8005b26:	e7fd      	b.n	8005b24 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d102      	bne.n	8005b34 <xQueueGenericCreateStatic+0x84>
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d101      	bne.n	8005b38 <xQueueGenericCreateStatic+0x88>
 8005b34:	2301      	movs	r3, #1
 8005b36:	e000      	b.n	8005b3a <xQueueGenericCreateStatic+0x8a>
 8005b38:	2300      	movs	r3, #0
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d10b      	bne.n	8005b56 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005b3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b42:	f383 8811 	msr	BASEPRI, r3
 8005b46:	f3bf 8f6f 	isb	sy
 8005b4a:	f3bf 8f4f 	dsb	sy
 8005b4e:	61fb      	str	r3, [r7, #28]
}
 8005b50:	bf00      	nop
 8005b52:	bf00      	nop
 8005b54:	e7fd      	b.n	8005b52 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005b56:	2350      	movs	r3, #80	@ 0x50
 8005b58:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	2b50      	cmp	r3, #80	@ 0x50
 8005b5e:	d00b      	beq.n	8005b78 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005b60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b64:	f383 8811 	msr	BASEPRI, r3
 8005b68:	f3bf 8f6f 	isb	sy
 8005b6c:	f3bf 8f4f 	dsb	sy
 8005b70:	61bb      	str	r3, [r7, #24]
}
 8005b72:	bf00      	nop
 8005b74:	bf00      	nop
 8005b76:	e7fd      	b.n	8005b74 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005b78:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005b7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d00d      	beq.n	8005ba0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005b84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b86:	2201      	movs	r2, #1
 8005b88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005b8c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005b90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b92:	9300      	str	r3, [sp, #0]
 8005b94:	4613      	mov	r3, r2
 8005b96:	687a      	ldr	r2, [r7, #4]
 8005b98:	68b9      	ldr	r1, [r7, #8]
 8005b9a:	68f8      	ldr	r0, [r7, #12]
 8005b9c:	f000 f840 	bl	8005c20 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005ba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	3730      	adds	r7, #48	@ 0x30
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bd80      	pop	{r7, pc}

08005baa <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005baa:	b580      	push	{r7, lr}
 8005bac:	b08a      	sub	sp, #40	@ 0x28
 8005bae:	af02      	add	r7, sp, #8
 8005bb0:	60f8      	str	r0, [r7, #12]
 8005bb2:	60b9      	str	r1, [r7, #8]
 8005bb4:	4613      	mov	r3, r2
 8005bb6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d10b      	bne.n	8005bd6 <xQueueGenericCreate+0x2c>
	__asm volatile
 8005bbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bc2:	f383 8811 	msr	BASEPRI, r3
 8005bc6:	f3bf 8f6f 	isb	sy
 8005bca:	f3bf 8f4f 	dsb	sy
 8005bce:	613b      	str	r3, [r7, #16]
}
 8005bd0:	bf00      	nop
 8005bd2:	bf00      	nop
 8005bd4:	e7fd      	b.n	8005bd2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	68ba      	ldr	r2, [r7, #8]
 8005bda:	fb02 f303 	mul.w	r3, r2, r3
 8005bde:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005be0:	69fb      	ldr	r3, [r7, #28]
 8005be2:	3350      	adds	r3, #80	@ 0x50
 8005be4:	4618      	mov	r0, r3
 8005be6:	f003 f909 	bl	8008dfc <pvPortMalloc>
 8005bea:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005bec:	69bb      	ldr	r3, [r7, #24]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d011      	beq.n	8005c16 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005bf2:	69bb      	ldr	r3, [r7, #24]
 8005bf4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005bf6:	697b      	ldr	r3, [r7, #20]
 8005bf8:	3350      	adds	r3, #80	@ 0x50
 8005bfa:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005bfc:	69bb      	ldr	r3, [r7, #24]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005c04:	79fa      	ldrb	r2, [r7, #7]
 8005c06:	69bb      	ldr	r3, [r7, #24]
 8005c08:	9300      	str	r3, [sp, #0]
 8005c0a:	4613      	mov	r3, r2
 8005c0c:	697a      	ldr	r2, [r7, #20]
 8005c0e:	68b9      	ldr	r1, [r7, #8]
 8005c10:	68f8      	ldr	r0, [r7, #12]
 8005c12:	f000 f805 	bl	8005c20 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005c16:	69bb      	ldr	r3, [r7, #24]
	}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	3720      	adds	r7, #32
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bd80      	pop	{r7, pc}

08005c20 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b084      	sub	sp, #16
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	60f8      	str	r0, [r7, #12]
 8005c28:	60b9      	str	r1, [r7, #8]
 8005c2a:	607a      	str	r2, [r7, #4]
 8005c2c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d103      	bne.n	8005c3c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005c34:	69bb      	ldr	r3, [r7, #24]
 8005c36:	69ba      	ldr	r2, [r7, #24]
 8005c38:	601a      	str	r2, [r3, #0]
 8005c3a:	e002      	b.n	8005c42 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005c3c:	69bb      	ldr	r3, [r7, #24]
 8005c3e:	687a      	ldr	r2, [r7, #4]
 8005c40:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005c42:	69bb      	ldr	r3, [r7, #24]
 8005c44:	68fa      	ldr	r2, [r7, #12]
 8005c46:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005c48:	69bb      	ldr	r3, [r7, #24]
 8005c4a:	68ba      	ldr	r2, [r7, #8]
 8005c4c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005c4e:	2101      	movs	r1, #1
 8005c50:	69b8      	ldr	r0, [r7, #24]
 8005c52:	f7ff fec3 	bl	80059dc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005c56:	69bb      	ldr	r3, [r7, #24]
 8005c58:	78fa      	ldrb	r2, [r7, #3]
 8005c5a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005c5e:	bf00      	nop
 8005c60:	3710      	adds	r7, #16
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}
	...

08005c68 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b08e      	sub	sp, #56	@ 0x38
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	60f8      	str	r0, [r7, #12]
 8005c70:	60b9      	str	r1, [r7, #8]
 8005c72:	607a      	str	r2, [r7, #4]
 8005c74:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005c76:	2300      	movs	r3, #0
 8005c78:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d10b      	bne.n	8005c9c <xQueueGenericSend+0x34>
	__asm volatile
 8005c84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c88:	f383 8811 	msr	BASEPRI, r3
 8005c8c:	f3bf 8f6f 	isb	sy
 8005c90:	f3bf 8f4f 	dsb	sy
 8005c94:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005c96:	bf00      	nop
 8005c98:	bf00      	nop
 8005c9a:	e7fd      	b.n	8005c98 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d103      	bne.n	8005caa <xQueueGenericSend+0x42>
 8005ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d101      	bne.n	8005cae <xQueueGenericSend+0x46>
 8005caa:	2301      	movs	r3, #1
 8005cac:	e000      	b.n	8005cb0 <xQueueGenericSend+0x48>
 8005cae:	2300      	movs	r3, #0
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d10b      	bne.n	8005ccc <xQueueGenericSend+0x64>
	__asm volatile
 8005cb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cb8:	f383 8811 	msr	BASEPRI, r3
 8005cbc:	f3bf 8f6f 	isb	sy
 8005cc0:	f3bf 8f4f 	dsb	sy
 8005cc4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005cc6:	bf00      	nop
 8005cc8:	bf00      	nop
 8005cca:	e7fd      	b.n	8005cc8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	2b02      	cmp	r3, #2
 8005cd0:	d103      	bne.n	8005cda <xQueueGenericSend+0x72>
 8005cd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cd6:	2b01      	cmp	r3, #1
 8005cd8:	d101      	bne.n	8005cde <xQueueGenericSend+0x76>
 8005cda:	2301      	movs	r3, #1
 8005cdc:	e000      	b.n	8005ce0 <xQueueGenericSend+0x78>
 8005cde:	2300      	movs	r3, #0
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d10b      	bne.n	8005cfc <xQueueGenericSend+0x94>
	__asm volatile
 8005ce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ce8:	f383 8811 	msr	BASEPRI, r3
 8005cec:	f3bf 8f6f 	isb	sy
 8005cf0:	f3bf 8f4f 	dsb	sy
 8005cf4:	623b      	str	r3, [r7, #32]
}
 8005cf6:	bf00      	nop
 8005cf8:	bf00      	nop
 8005cfa:	e7fd      	b.n	8005cf8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005cfc:	f001 fede 	bl	8007abc <xTaskGetSchedulerState>
 8005d00:	4603      	mov	r3, r0
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d102      	bne.n	8005d0c <xQueueGenericSend+0xa4>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d101      	bne.n	8005d10 <xQueueGenericSend+0xa8>
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	e000      	b.n	8005d12 <xQueueGenericSend+0xaa>
 8005d10:	2300      	movs	r3, #0
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d10b      	bne.n	8005d2e <xQueueGenericSend+0xc6>
	__asm volatile
 8005d16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d1a:	f383 8811 	msr	BASEPRI, r3
 8005d1e:	f3bf 8f6f 	isb	sy
 8005d22:	f3bf 8f4f 	dsb	sy
 8005d26:	61fb      	str	r3, [r7, #28]
}
 8005d28:	bf00      	nop
 8005d2a:	bf00      	nop
 8005d2c:	e7fd      	b.n	8005d2a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005d2e:	f002 ff43 	bl	8008bb8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d34:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d3a:	429a      	cmp	r2, r3
 8005d3c:	d302      	bcc.n	8005d44 <xQueueGenericSend+0xdc>
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	2b02      	cmp	r3, #2
 8005d42:	d129      	bne.n	8005d98 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005d44:	683a      	ldr	r2, [r7, #0]
 8005d46:	68b9      	ldr	r1, [r7, #8]
 8005d48:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d4a:	f000 fbc7 	bl	80064dc <prvCopyDataToQueue>
 8005d4e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d010      	beq.n	8005d7a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005d58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d5a:	3324      	adds	r3, #36	@ 0x24
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	f001 fbbd 	bl	80074dc <xTaskRemoveFromEventList>
 8005d62:	4603      	mov	r3, r0
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d013      	beq.n	8005d90 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005d68:	4b3f      	ldr	r3, [pc, #252]	@ (8005e68 <xQueueGenericSend+0x200>)
 8005d6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d6e:	601a      	str	r2, [r3, #0]
 8005d70:	f3bf 8f4f 	dsb	sy
 8005d74:	f3bf 8f6f 	isb	sy
 8005d78:	e00a      	b.n	8005d90 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005d7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d007      	beq.n	8005d90 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005d80:	4b39      	ldr	r3, [pc, #228]	@ (8005e68 <xQueueGenericSend+0x200>)
 8005d82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d86:	601a      	str	r2, [r3, #0]
 8005d88:	f3bf 8f4f 	dsb	sy
 8005d8c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005d90:	f002 ff44 	bl	8008c1c <vPortExitCritical>
				return pdPASS;
 8005d94:	2301      	movs	r3, #1
 8005d96:	e063      	b.n	8005e60 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d103      	bne.n	8005da6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005d9e:	f002 ff3d 	bl	8008c1c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005da2:	2300      	movs	r3, #0
 8005da4:	e05c      	b.n	8005e60 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005da6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d106      	bne.n	8005dba <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005dac:	f107 0314 	add.w	r3, r7, #20
 8005db0:	4618      	mov	r0, r3
 8005db2:	f001 fbf7 	bl	80075a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005db6:	2301      	movs	r3, #1
 8005db8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005dba:	f002 ff2f 	bl	8008c1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005dbe:	f001 f8b3 	bl	8006f28 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005dc2:	f002 fef9 	bl	8008bb8 <vPortEnterCritical>
 8005dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dc8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005dcc:	b25b      	sxtb	r3, r3
 8005dce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005dd2:	d103      	bne.n	8005ddc <xQueueGenericSend+0x174>
 8005dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dde:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005de2:	b25b      	sxtb	r3, r3
 8005de4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005de8:	d103      	bne.n	8005df2 <xQueueGenericSend+0x18a>
 8005dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dec:	2200      	movs	r2, #0
 8005dee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005df2:	f002 ff13 	bl	8008c1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005df6:	1d3a      	adds	r2, r7, #4
 8005df8:	f107 0314 	add.w	r3, r7, #20
 8005dfc:	4611      	mov	r1, r2
 8005dfe:	4618      	mov	r0, r3
 8005e00:	f001 fbe6 	bl	80075d0 <xTaskCheckForTimeOut>
 8005e04:	4603      	mov	r3, r0
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d124      	bne.n	8005e54 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005e0a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005e0c:	f000 fc5e 	bl	80066cc <prvIsQueueFull>
 8005e10:	4603      	mov	r3, r0
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d018      	beq.n	8005e48 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005e16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e18:	3310      	adds	r3, #16
 8005e1a:	687a      	ldr	r2, [r7, #4]
 8005e1c:	4611      	mov	r1, r2
 8005e1e:	4618      	mov	r0, r3
 8005e20:	f001 fb0a 	bl	8007438 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005e24:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005e26:	f000 fbe9 	bl	80065fc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005e2a:	f001 f88b 	bl	8006f44 <xTaskResumeAll>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	f47f af7c 	bne.w	8005d2e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005e36:	4b0c      	ldr	r3, [pc, #48]	@ (8005e68 <xQueueGenericSend+0x200>)
 8005e38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e3c:	601a      	str	r2, [r3, #0]
 8005e3e:	f3bf 8f4f 	dsb	sy
 8005e42:	f3bf 8f6f 	isb	sy
 8005e46:	e772      	b.n	8005d2e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005e48:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005e4a:	f000 fbd7 	bl	80065fc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005e4e:	f001 f879 	bl	8006f44 <xTaskResumeAll>
 8005e52:	e76c      	b.n	8005d2e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005e54:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005e56:	f000 fbd1 	bl	80065fc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005e5a:	f001 f873 	bl	8006f44 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005e5e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005e60:	4618      	mov	r0, r3
 8005e62:	3738      	adds	r7, #56	@ 0x38
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bd80      	pop	{r7, pc}
 8005e68:	e000ed04 	.word	0xe000ed04

08005e6c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b090      	sub	sp, #64	@ 0x40
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	60f8      	str	r0, [r7, #12]
 8005e74:	60b9      	str	r1, [r7, #8]
 8005e76:	607a      	str	r2, [r7, #4]
 8005e78:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005e7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d10b      	bne.n	8005e9c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e88:	f383 8811 	msr	BASEPRI, r3
 8005e8c:	f3bf 8f6f 	isb	sy
 8005e90:	f3bf 8f4f 	dsb	sy
 8005e94:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005e96:	bf00      	nop
 8005e98:	bf00      	nop
 8005e9a:	e7fd      	b.n	8005e98 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d103      	bne.n	8005eaa <xQueueGenericSendFromISR+0x3e>
 8005ea2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d101      	bne.n	8005eae <xQueueGenericSendFromISR+0x42>
 8005eaa:	2301      	movs	r3, #1
 8005eac:	e000      	b.n	8005eb0 <xQueueGenericSendFromISR+0x44>
 8005eae:	2300      	movs	r3, #0
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d10b      	bne.n	8005ecc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005eb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eb8:	f383 8811 	msr	BASEPRI, r3
 8005ebc:	f3bf 8f6f 	isb	sy
 8005ec0:	f3bf 8f4f 	dsb	sy
 8005ec4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005ec6:	bf00      	nop
 8005ec8:	bf00      	nop
 8005eca:	e7fd      	b.n	8005ec8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	2b02      	cmp	r3, #2
 8005ed0:	d103      	bne.n	8005eda <xQueueGenericSendFromISR+0x6e>
 8005ed2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ed4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ed6:	2b01      	cmp	r3, #1
 8005ed8:	d101      	bne.n	8005ede <xQueueGenericSendFromISR+0x72>
 8005eda:	2301      	movs	r3, #1
 8005edc:	e000      	b.n	8005ee0 <xQueueGenericSendFromISR+0x74>
 8005ede:	2300      	movs	r3, #0
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d10b      	bne.n	8005efc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005ee4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ee8:	f383 8811 	msr	BASEPRI, r3
 8005eec:	f3bf 8f6f 	isb	sy
 8005ef0:	f3bf 8f4f 	dsb	sy
 8005ef4:	623b      	str	r3, [r7, #32]
}
 8005ef6:	bf00      	nop
 8005ef8:	bf00      	nop
 8005efa:	e7fd      	b.n	8005ef8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005efc:	f002 ff3c 	bl	8008d78 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005f00:	f3ef 8211 	mrs	r2, BASEPRI
 8005f04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f08:	f383 8811 	msr	BASEPRI, r3
 8005f0c:	f3bf 8f6f 	isb	sy
 8005f10:	f3bf 8f4f 	dsb	sy
 8005f14:	61fa      	str	r2, [r7, #28]
 8005f16:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005f18:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005f1a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005f1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f1e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005f20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f24:	429a      	cmp	r2, r3
 8005f26:	d302      	bcc.n	8005f2e <xQueueGenericSendFromISR+0xc2>
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	2b02      	cmp	r3, #2
 8005f2c:	d12f      	bne.n	8005f8e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005f2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f30:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005f34:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005f38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005f3e:	683a      	ldr	r2, [r7, #0]
 8005f40:	68b9      	ldr	r1, [r7, #8]
 8005f42:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005f44:	f000 faca 	bl	80064dc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005f48:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005f4c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005f50:	d112      	bne.n	8005f78 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005f52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d016      	beq.n	8005f88 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f5c:	3324      	adds	r3, #36	@ 0x24
 8005f5e:	4618      	mov	r0, r3
 8005f60:	f001 fabc 	bl	80074dc <xTaskRemoveFromEventList>
 8005f64:	4603      	mov	r3, r0
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d00e      	beq.n	8005f88 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d00b      	beq.n	8005f88 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2201      	movs	r2, #1
 8005f74:	601a      	str	r2, [r3, #0]
 8005f76:	e007      	b.n	8005f88 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005f78:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005f7c:	3301      	adds	r3, #1
 8005f7e:	b2db      	uxtb	r3, r3
 8005f80:	b25a      	sxtb	r2, r3
 8005f82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005f88:	2301      	movs	r3, #1
 8005f8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005f8c:	e001      	b.n	8005f92 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005f8e:	2300      	movs	r3, #0
 8005f90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f94:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005f96:	697b      	ldr	r3, [r7, #20]
 8005f98:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005f9c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005f9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	3740      	adds	r7, #64	@ 0x40
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bd80      	pop	{r7, pc}

08005fa8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b08e      	sub	sp, #56	@ 0x38
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
 8005fb0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8005fb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d10b      	bne.n	8005fd4 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8005fbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fc0:	f383 8811 	msr	BASEPRI, r3
 8005fc4:	f3bf 8f6f 	isb	sy
 8005fc8:	f3bf 8f4f 	dsb	sy
 8005fcc:	623b      	str	r3, [r7, #32]
}
 8005fce:	bf00      	nop
 8005fd0:	bf00      	nop
 8005fd2:	e7fd      	b.n	8005fd0 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005fd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d00b      	beq.n	8005ff4 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8005fdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fe0:	f383 8811 	msr	BASEPRI, r3
 8005fe4:	f3bf 8f6f 	isb	sy
 8005fe8:	f3bf 8f4f 	dsb	sy
 8005fec:	61fb      	str	r3, [r7, #28]
}
 8005fee:	bf00      	nop
 8005ff0:	bf00      	nop
 8005ff2:	e7fd      	b.n	8005ff0 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005ff4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d103      	bne.n	8006004 <xQueueGiveFromISR+0x5c>
 8005ffc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ffe:	689b      	ldr	r3, [r3, #8]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d101      	bne.n	8006008 <xQueueGiveFromISR+0x60>
 8006004:	2301      	movs	r3, #1
 8006006:	e000      	b.n	800600a <xQueueGiveFromISR+0x62>
 8006008:	2300      	movs	r3, #0
 800600a:	2b00      	cmp	r3, #0
 800600c:	d10b      	bne.n	8006026 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800600e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006012:	f383 8811 	msr	BASEPRI, r3
 8006016:	f3bf 8f6f 	isb	sy
 800601a:	f3bf 8f4f 	dsb	sy
 800601e:	61bb      	str	r3, [r7, #24]
}
 8006020:	bf00      	nop
 8006022:	bf00      	nop
 8006024:	e7fd      	b.n	8006022 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006026:	f002 fea7 	bl	8008d78 <vPortValidateInterruptPriority>
	__asm volatile
 800602a:	f3ef 8211 	mrs	r2, BASEPRI
 800602e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006032:	f383 8811 	msr	BASEPRI, r3
 8006036:	f3bf 8f6f 	isb	sy
 800603a:	f3bf 8f4f 	dsb	sy
 800603e:	617a      	str	r2, [r7, #20]
 8006040:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8006042:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006044:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006048:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800604a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800604c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800604e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006050:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006052:	429a      	cmp	r2, r3
 8006054:	d22b      	bcs.n	80060ae <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006058:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800605c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006060:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006062:	1c5a      	adds	r2, r3, #1
 8006064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006066:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006068:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800606c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006070:	d112      	bne.n	8006098 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006076:	2b00      	cmp	r3, #0
 8006078:	d016      	beq.n	80060a8 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800607a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800607c:	3324      	adds	r3, #36	@ 0x24
 800607e:	4618      	mov	r0, r3
 8006080:	f001 fa2c 	bl	80074dc <xTaskRemoveFromEventList>
 8006084:	4603      	mov	r3, r0
 8006086:	2b00      	cmp	r3, #0
 8006088:	d00e      	beq.n	80060a8 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d00b      	beq.n	80060a8 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	2201      	movs	r2, #1
 8006094:	601a      	str	r2, [r3, #0]
 8006096:	e007      	b.n	80060a8 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006098:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800609c:	3301      	adds	r3, #1
 800609e:	b2db      	uxtb	r3, r3
 80060a0:	b25a      	sxtb	r2, r3
 80060a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80060a8:	2301      	movs	r3, #1
 80060aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80060ac:	e001      	b.n	80060b2 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80060ae:	2300      	movs	r3, #0
 80060b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80060b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060b4:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	f383 8811 	msr	BASEPRI, r3
}
 80060bc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80060be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80060c0:	4618      	mov	r0, r3
 80060c2:	3738      	adds	r7, #56	@ 0x38
 80060c4:	46bd      	mov	sp, r7
 80060c6:	bd80      	pop	{r7, pc}

080060c8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b08c      	sub	sp, #48	@ 0x30
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	60f8      	str	r0, [r7, #12]
 80060d0:	60b9      	str	r1, [r7, #8]
 80060d2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80060d4:	2300      	movs	r3, #0
 80060d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80060dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d10b      	bne.n	80060fa <xQueueReceive+0x32>
	__asm volatile
 80060e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060e6:	f383 8811 	msr	BASEPRI, r3
 80060ea:	f3bf 8f6f 	isb	sy
 80060ee:	f3bf 8f4f 	dsb	sy
 80060f2:	623b      	str	r3, [r7, #32]
}
 80060f4:	bf00      	nop
 80060f6:	bf00      	nop
 80060f8:	e7fd      	b.n	80060f6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d103      	bne.n	8006108 <xQueueReceive+0x40>
 8006100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006104:	2b00      	cmp	r3, #0
 8006106:	d101      	bne.n	800610c <xQueueReceive+0x44>
 8006108:	2301      	movs	r3, #1
 800610a:	e000      	b.n	800610e <xQueueReceive+0x46>
 800610c:	2300      	movs	r3, #0
 800610e:	2b00      	cmp	r3, #0
 8006110:	d10b      	bne.n	800612a <xQueueReceive+0x62>
	__asm volatile
 8006112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006116:	f383 8811 	msr	BASEPRI, r3
 800611a:	f3bf 8f6f 	isb	sy
 800611e:	f3bf 8f4f 	dsb	sy
 8006122:	61fb      	str	r3, [r7, #28]
}
 8006124:	bf00      	nop
 8006126:	bf00      	nop
 8006128:	e7fd      	b.n	8006126 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800612a:	f001 fcc7 	bl	8007abc <xTaskGetSchedulerState>
 800612e:	4603      	mov	r3, r0
 8006130:	2b00      	cmp	r3, #0
 8006132:	d102      	bne.n	800613a <xQueueReceive+0x72>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d101      	bne.n	800613e <xQueueReceive+0x76>
 800613a:	2301      	movs	r3, #1
 800613c:	e000      	b.n	8006140 <xQueueReceive+0x78>
 800613e:	2300      	movs	r3, #0
 8006140:	2b00      	cmp	r3, #0
 8006142:	d10b      	bne.n	800615c <xQueueReceive+0x94>
	__asm volatile
 8006144:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006148:	f383 8811 	msr	BASEPRI, r3
 800614c:	f3bf 8f6f 	isb	sy
 8006150:	f3bf 8f4f 	dsb	sy
 8006154:	61bb      	str	r3, [r7, #24]
}
 8006156:	bf00      	nop
 8006158:	bf00      	nop
 800615a:	e7fd      	b.n	8006158 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800615c:	f002 fd2c 	bl	8008bb8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006160:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006164:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006168:	2b00      	cmp	r3, #0
 800616a:	d01f      	beq.n	80061ac <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800616c:	68b9      	ldr	r1, [r7, #8]
 800616e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006170:	f000 fa1e 	bl	80065b0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006176:	1e5a      	subs	r2, r3, #1
 8006178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800617a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800617c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800617e:	691b      	ldr	r3, [r3, #16]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d00f      	beq.n	80061a4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006184:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006186:	3310      	adds	r3, #16
 8006188:	4618      	mov	r0, r3
 800618a:	f001 f9a7 	bl	80074dc <xTaskRemoveFromEventList>
 800618e:	4603      	mov	r3, r0
 8006190:	2b00      	cmp	r3, #0
 8006192:	d007      	beq.n	80061a4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006194:	4b3c      	ldr	r3, [pc, #240]	@ (8006288 <xQueueReceive+0x1c0>)
 8006196:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800619a:	601a      	str	r2, [r3, #0]
 800619c:	f3bf 8f4f 	dsb	sy
 80061a0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80061a4:	f002 fd3a 	bl	8008c1c <vPortExitCritical>
				return pdPASS;
 80061a8:	2301      	movs	r3, #1
 80061aa:	e069      	b.n	8006280 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d103      	bne.n	80061ba <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80061b2:	f002 fd33 	bl	8008c1c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80061b6:	2300      	movs	r3, #0
 80061b8:	e062      	b.n	8006280 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80061ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d106      	bne.n	80061ce <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80061c0:	f107 0310 	add.w	r3, r7, #16
 80061c4:	4618      	mov	r0, r3
 80061c6:	f001 f9ed 	bl	80075a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80061ca:	2301      	movs	r3, #1
 80061cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80061ce:	f002 fd25 	bl	8008c1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80061d2:	f000 fea9 	bl	8006f28 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80061d6:	f002 fcef 	bl	8008bb8 <vPortEnterCritical>
 80061da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80061e0:	b25b      	sxtb	r3, r3
 80061e2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80061e6:	d103      	bne.n	80061f0 <xQueueReceive+0x128>
 80061e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061ea:	2200      	movs	r2, #0
 80061ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80061f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061f2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80061f6:	b25b      	sxtb	r3, r3
 80061f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80061fc:	d103      	bne.n	8006206 <xQueueReceive+0x13e>
 80061fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006200:	2200      	movs	r2, #0
 8006202:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006206:	f002 fd09 	bl	8008c1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800620a:	1d3a      	adds	r2, r7, #4
 800620c:	f107 0310 	add.w	r3, r7, #16
 8006210:	4611      	mov	r1, r2
 8006212:	4618      	mov	r0, r3
 8006214:	f001 f9dc 	bl	80075d0 <xTaskCheckForTimeOut>
 8006218:	4603      	mov	r3, r0
 800621a:	2b00      	cmp	r3, #0
 800621c:	d123      	bne.n	8006266 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800621e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006220:	f000 fa3e 	bl	80066a0 <prvIsQueueEmpty>
 8006224:	4603      	mov	r3, r0
 8006226:	2b00      	cmp	r3, #0
 8006228:	d017      	beq.n	800625a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800622a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800622c:	3324      	adds	r3, #36	@ 0x24
 800622e:	687a      	ldr	r2, [r7, #4]
 8006230:	4611      	mov	r1, r2
 8006232:	4618      	mov	r0, r3
 8006234:	f001 f900 	bl	8007438 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006238:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800623a:	f000 f9df 	bl	80065fc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800623e:	f000 fe81 	bl	8006f44 <xTaskResumeAll>
 8006242:	4603      	mov	r3, r0
 8006244:	2b00      	cmp	r3, #0
 8006246:	d189      	bne.n	800615c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006248:	4b0f      	ldr	r3, [pc, #60]	@ (8006288 <xQueueReceive+0x1c0>)
 800624a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800624e:	601a      	str	r2, [r3, #0]
 8006250:	f3bf 8f4f 	dsb	sy
 8006254:	f3bf 8f6f 	isb	sy
 8006258:	e780      	b.n	800615c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800625a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800625c:	f000 f9ce 	bl	80065fc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006260:	f000 fe70 	bl	8006f44 <xTaskResumeAll>
 8006264:	e77a      	b.n	800615c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006266:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006268:	f000 f9c8 	bl	80065fc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800626c:	f000 fe6a 	bl	8006f44 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006270:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006272:	f000 fa15 	bl	80066a0 <prvIsQueueEmpty>
 8006276:	4603      	mov	r3, r0
 8006278:	2b00      	cmp	r3, #0
 800627a:	f43f af6f 	beq.w	800615c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800627e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006280:	4618      	mov	r0, r3
 8006282:	3730      	adds	r7, #48	@ 0x30
 8006284:	46bd      	mov	sp, r7
 8006286:	bd80      	pop	{r7, pc}
 8006288:	e000ed04 	.word	0xe000ed04

0800628c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b08e      	sub	sp, #56	@ 0x38
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
 8006294:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006296:	2300      	movs	r3, #0
 8006298:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800629e:	2300      	movs	r3, #0
 80062a0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80062a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d10b      	bne.n	80062c0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80062a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062ac:	f383 8811 	msr	BASEPRI, r3
 80062b0:	f3bf 8f6f 	isb	sy
 80062b4:	f3bf 8f4f 	dsb	sy
 80062b8:	623b      	str	r3, [r7, #32]
}
 80062ba:	bf00      	nop
 80062bc:	bf00      	nop
 80062be:	e7fd      	b.n	80062bc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80062c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d00b      	beq.n	80062e0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80062c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062cc:	f383 8811 	msr	BASEPRI, r3
 80062d0:	f3bf 8f6f 	isb	sy
 80062d4:	f3bf 8f4f 	dsb	sy
 80062d8:	61fb      	str	r3, [r7, #28]
}
 80062da:	bf00      	nop
 80062dc:	bf00      	nop
 80062de:	e7fd      	b.n	80062dc <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80062e0:	f001 fbec 	bl	8007abc <xTaskGetSchedulerState>
 80062e4:	4603      	mov	r3, r0
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d102      	bne.n	80062f0 <xQueueSemaphoreTake+0x64>
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d101      	bne.n	80062f4 <xQueueSemaphoreTake+0x68>
 80062f0:	2301      	movs	r3, #1
 80062f2:	e000      	b.n	80062f6 <xQueueSemaphoreTake+0x6a>
 80062f4:	2300      	movs	r3, #0
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d10b      	bne.n	8006312 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80062fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062fe:	f383 8811 	msr	BASEPRI, r3
 8006302:	f3bf 8f6f 	isb	sy
 8006306:	f3bf 8f4f 	dsb	sy
 800630a:	61bb      	str	r3, [r7, #24]
}
 800630c:	bf00      	nop
 800630e:	bf00      	nop
 8006310:	e7fd      	b.n	800630e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006312:	f002 fc51 	bl	8008bb8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006316:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006318:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800631a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800631c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800631e:	2b00      	cmp	r3, #0
 8006320:	d024      	beq.n	800636c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006322:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006324:	1e5a      	subs	r2, r3, #1
 8006326:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006328:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800632a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d104      	bne.n	800633c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006332:	f001 fd3d 	bl	8007db0 <pvTaskIncrementMutexHeldCount>
 8006336:	4602      	mov	r2, r0
 8006338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800633a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800633c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800633e:	691b      	ldr	r3, [r3, #16]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d00f      	beq.n	8006364 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006346:	3310      	adds	r3, #16
 8006348:	4618      	mov	r0, r3
 800634a:	f001 f8c7 	bl	80074dc <xTaskRemoveFromEventList>
 800634e:	4603      	mov	r3, r0
 8006350:	2b00      	cmp	r3, #0
 8006352:	d007      	beq.n	8006364 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006354:	4b54      	ldr	r3, [pc, #336]	@ (80064a8 <xQueueSemaphoreTake+0x21c>)
 8006356:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800635a:	601a      	str	r2, [r3, #0]
 800635c:	f3bf 8f4f 	dsb	sy
 8006360:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006364:	f002 fc5a 	bl	8008c1c <vPortExitCritical>
				return pdPASS;
 8006368:	2301      	movs	r3, #1
 800636a:	e098      	b.n	800649e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d112      	bne.n	8006398 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006374:	2b00      	cmp	r3, #0
 8006376:	d00b      	beq.n	8006390 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8006378:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800637c:	f383 8811 	msr	BASEPRI, r3
 8006380:	f3bf 8f6f 	isb	sy
 8006384:	f3bf 8f4f 	dsb	sy
 8006388:	617b      	str	r3, [r7, #20]
}
 800638a:	bf00      	nop
 800638c:	bf00      	nop
 800638e:	e7fd      	b.n	800638c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006390:	f002 fc44 	bl	8008c1c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006394:	2300      	movs	r3, #0
 8006396:	e082      	b.n	800649e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006398:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800639a:	2b00      	cmp	r3, #0
 800639c:	d106      	bne.n	80063ac <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800639e:	f107 030c 	add.w	r3, r7, #12
 80063a2:	4618      	mov	r0, r3
 80063a4:	f001 f8fe 	bl	80075a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80063a8:	2301      	movs	r3, #1
 80063aa:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80063ac:	f002 fc36 	bl	8008c1c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80063b0:	f000 fdba 	bl	8006f28 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80063b4:	f002 fc00 	bl	8008bb8 <vPortEnterCritical>
 80063b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063ba:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80063be:	b25b      	sxtb	r3, r3
 80063c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80063c4:	d103      	bne.n	80063ce <xQueueSemaphoreTake+0x142>
 80063c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063c8:	2200      	movs	r2, #0
 80063ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80063ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063d0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80063d4:	b25b      	sxtb	r3, r3
 80063d6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80063da:	d103      	bne.n	80063e4 <xQueueSemaphoreTake+0x158>
 80063dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063de:	2200      	movs	r2, #0
 80063e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80063e4:	f002 fc1a 	bl	8008c1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80063e8:	463a      	mov	r2, r7
 80063ea:	f107 030c 	add.w	r3, r7, #12
 80063ee:	4611      	mov	r1, r2
 80063f0:	4618      	mov	r0, r3
 80063f2:	f001 f8ed 	bl	80075d0 <xTaskCheckForTimeOut>
 80063f6:	4603      	mov	r3, r0
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d132      	bne.n	8006462 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80063fc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80063fe:	f000 f94f 	bl	80066a0 <prvIsQueueEmpty>
 8006402:	4603      	mov	r3, r0
 8006404:	2b00      	cmp	r3, #0
 8006406:	d026      	beq.n	8006456 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006408:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d109      	bne.n	8006424 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8006410:	f002 fbd2 	bl	8008bb8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006416:	689b      	ldr	r3, [r3, #8]
 8006418:	4618      	mov	r0, r3
 800641a:	f001 fb6d 	bl	8007af8 <xTaskPriorityInherit>
 800641e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8006420:	f002 fbfc 	bl	8008c1c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006424:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006426:	3324      	adds	r3, #36	@ 0x24
 8006428:	683a      	ldr	r2, [r7, #0]
 800642a:	4611      	mov	r1, r2
 800642c:	4618      	mov	r0, r3
 800642e:	f001 f803 	bl	8007438 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006432:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006434:	f000 f8e2 	bl	80065fc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006438:	f000 fd84 	bl	8006f44 <xTaskResumeAll>
 800643c:	4603      	mov	r3, r0
 800643e:	2b00      	cmp	r3, #0
 8006440:	f47f af67 	bne.w	8006312 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8006444:	4b18      	ldr	r3, [pc, #96]	@ (80064a8 <xQueueSemaphoreTake+0x21c>)
 8006446:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800644a:	601a      	str	r2, [r3, #0]
 800644c:	f3bf 8f4f 	dsb	sy
 8006450:	f3bf 8f6f 	isb	sy
 8006454:	e75d      	b.n	8006312 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006456:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006458:	f000 f8d0 	bl	80065fc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800645c:	f000 fd72 	bl	8006f44 <xTaskResumeAll>
 8006460:	e757      	b.n	8006312 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006462:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006464:	f000 f8ca 	bl	80065fc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006468:	f000 fd6c 	bl	8006f44 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800646c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800646e:	f000 f917 	bl	80066a0 <prvIsQueueEmpty>
 8006472:	4603      	mov	r3, r0
 8006474:	2b00      	cmp	r3, #0
 8006476:	f43f af4c 	beq.w	8006312 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800647a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800647c:	2b00      	cmp	r3, #0
 800647e:	d00d      	beq.n	800649c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8006480:	f002 fb9a 	bl	8008bb8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006484:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006486:	f000 f811 	bl	80064ac <prvGetDisinheritPriorityAfterTimeout>
 800648a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800648c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800648e:	689b      	ldr	r3, [r3, #8]
 8006490:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006492:	4618      	mov	r0, r3
 8006494:	f001 fc08 	bl	8007ca8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006498:	f002 fbc0 	bl	8008c1c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800649c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800649e:	4618      	mov	r0, r3
 80064a0:	3738      	adds	r7, #56	@ 0x38
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}
 80064a6:	bf00      	nop
 80064a8:	e000ed04 	.word	0xe000ed04

080064ac <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80064ac:	b480      	push	{r7}
 80064ae:	b085      	sub	sp, #20
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d006      	beq.n	80064ca <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80064c6:	60fb      	str	r3, [r7, #12]
 80064c8:	e001      	b.n	80064ce <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80064ca:	2300      	movs	r3, #0
 80064cc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80064ce:	68fb      	ldr	r3, [r7, #12]
	}
 80064d0:	4618      	mov	r0, r3
 80064d2:	3714      	adds	r7, #20
 80064d4:	46bd      	mov	sp, r7
 80064d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064da:	4770      	bx	lr

080064dc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b086      	sub	sp, #24
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	60f8      	str	r0, [r7, #12]
 80064e4:	60b9      	str	r1, [r7, #8]
 80064e6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80064e8:	2300      	movs	r3, #0
 80064ea:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064f0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d10d      	bne.n	8006516 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d14d      	bne.n	800659e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	689b      	ldr	r3, [r3, #8]
 8006506:	4618      	mov	r0, r3
 8006508:	f001 fb5e 	bl	8007bc8 <xTaskPriorityDisinherit>
 800650c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	2200      	movs	r2, #0
 8006512:	609a      	str	r2, [r3, #8]
 8006514:	e043      	b.n	800659e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d119      	bne.n	8006550 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	6858      	ldr	r0, [r3, #4]
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006524:	461a      	mov	r2, r3
 8006526:	68b9      	ldr	r1, [r7, #8]
 8006528:	f003 f89e 	bl	8009668 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	685a      	ldr	r2, [r3, #4]
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006534:	441a      	add	r2, r3
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	685a      	ldr	r2, [r3, #4]
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	689b      	ldr	r3, [r3, #8]
 8006542:	429a      	cmp	r2, r3
 8006544:	d32b      	bcc.n	800659e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681a      	ldr	r2, [r3, #0]
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	605a      	str	r2, [r3, #4]
 800654e:	e026      	b.n	800659e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	68d8      	ldr	r0, [r3, #12]
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006558:	461a      	mov	r2, r3
 800655a:	68b9      	ldr	r1, [r7, #8]
 800655c:	f003 f884 	bl	8009668 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	68da      	ldr	r2, [r3, #12]
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006568:	425b      	negs	r3, r3
 800656a:	441a      	add	r2, r3
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	68da      	ldr	r2, [r3, #12]
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	429a      	cmp	r2, r3
 800657a:	d207      	bcs.n	800658c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	689a      	ldr	r2, [r3, #8]
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006584:	425b      	negs	r3, r3
 8006586:	441a      	add	r2, r3
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2b02      	cmp	r3, #2
 8006590:	d105      	bne.n	800659e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d002      	beq.n	800659e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006598:	693b      	ldr	r3, [r7, #16]
 800659a:	3b01      	subs	r3, #1
 800659c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800659e:	693b      	ldr	r3, [r7, #16]
 80065a0:	1c5a      	adds	r2, r3, #1
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80065a6:	697b      	ldr	r3, [r7, #20]
}
 80065a8:	4618      	mov	r0, r3
 80065aa:	3718      	adds	r7, #24
 80065ac:	46bd      	mov	sp, r7
 80065ae:	bd80      	pop	{r7, pc}

080065b0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b082      	sub	sp, #8
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
 80065b8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d018      	beq.n	80065f4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	68da      	ldr	r2, [r3, #12]
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065ca:	441a      	add	r2, r3
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	68da      	ldr	r2, [r3, #12]
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	689b      	ldr	r3, [r3, #8]
 80065d8:	429a      	cmp	r2, r3
 80065da:	d303      	bcc.n	80065e4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681a      	ldr	r2, [r3, #0]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	68d9      	ldr	r1, [r3, #12]
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065ec:	461a      	mov	r2, r3
 80065ee:	6838      	ldr	r0, [r7, #0]
 80065f0:	f003 f83a 	bl	8009668 <memcpy>
	}
}
 80065f4:	bf00      	nop
 80065f6:	3708      	adds	r7, #8
 80065f8:	46bd      	mov	sp, r7
 80065fa:	bd80      	pop	{r7, pc}

080065fc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b084      	sub	sp, #16
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006604:	f002 fad8 	bl	8008bb8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800660e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006610:	e011      	b.n	8006636 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006616:	2b00      	cmp	r3, #0
 8006618:	d012      	beq.n	8006640 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	3324      	adds	r3, #36	@ 0x24
 800661e:	4618      	mov	r0, r3
 8006620:	f000 ff5c 	bl	80074dc <xTaskRemoveFromEventList>
 8006624:	4603      	mov	r3, r0
 8006626:	2b00      	cmp	r3, #0
 8006628:	d001      	beq.n	800662e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800662a:	f001 f835 	bl	8007698 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800662e:	7bfb      	ldrb	r3, [r7, #15]
 8006630:	3b01      	subs	r3, #1
 8006632:	b2db      	uxtb	r3, r3
 8006634:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006636:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800663a:	2b00      	cmp	r3, #0
 800663c:	dce9      	bgt.n	8006612 <prvUnlockQueue+0x16>
 800663e:	e000      	b.n	8006642 <prvUnlockQueue+0x46>
					break;
 8006640:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	22ff      	movs	r2, #255	@ 0xff
 8006646:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800664a:	f002 fae7 	bl	8008c1c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800664e:	f002 fab3 	bl	8008bb8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006658:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800665a:	e011      	b.n	8006680 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	691b      	ldr	r3, [r3, #16]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d012      	beq.n	800668a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	3310      	adds	r3, #16
 8006668:	4618      	mov	r0, r3
 800666a:	f000 ff37 	bl	80074dc <xTaskRemoveFromEventList>
 800666e:	4603      	mov	r3, r0
 8006670:	2b00      	cmp	r3, #0
 8006672:	d001      	beq.n	8006678 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006674:	f001 f810 	bl	8007698 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006678:	7bbb      	ldrb	r3, [r7, #14]
 800667a:	3b01      	subs	r3, #1
 800667c:	b2db      	uxtb	r3, r3
 800667e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006680:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006684:	2b00      	cmp	r3, #0
 8006686:	dce9      	bgt.n	800665c <prvUnlockQueue+0x60>
 8006688:	e000      	b.n	800668c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800668a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	22ff      	movs	r2, #255	@ 0xff
 8006690:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006694:	f002 fac2 	bl	8008c1c <vPortExitCritical>
}
 8006698:	bf00      	nop
 800669a:	3710      	adds	r7, #16
 800669c:	46bd      	mov	sp, r7
 800669e:	bd80      	pop	{r7, pc}

080066a0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b084      	sub	sp, #16
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80066a8:	f002 fa86 	bl	8008bb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d102      	bne.n	80066ba <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80066b4:	2301      	movs	r3, #1
 80066b6:	60fb      	str	r3, [r7, #12]
 80066b8:	e001      	b.n	80066be <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80066ba:	2300      	movs	r3, #0
 80066bc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80066be:	f002 faad 	bl	8008c1c <vPortExitCritical>

	return xReturn;
 80066c2:	68fb      	ldr	r3, [r7, #12]
}
 80066c4:	4618      	mov	r0, r3
 80066c6:	3710      	adds	r7, #16
 80066c8:	46bd      	mov	sp, r7
 80066ca:	bd80      	pop	{r7, pc}

080066cc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b084      	sub	sp, #16
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80066d4:	f002 fa70 	bl	8008bb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066e0:	429a      	cmp	r2, r3
 80066e2:	d102      	bne.n	80066ea <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80066e4:	2301      	movs	r3, #1
 80066e6:	60fb      	str	r3, [r7, #12]
 80066e8:	e001      	b.n	80066ee <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80066ea:	2300      	movs	r3, #0
 80066ec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80066ee:	f002 fa95 	bl	8008c1c <vPortExitCritical>

	return xReturn;
 80066f2:	68fb      	ldr	r3, [r7, #12]
}
 80066f4:	4618      	mov	r0, r3
 80066f6:	3710      	adds	r7, #16
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bd80      	pop	{r7, pc}

080066fc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80066fc:	b480      	push	{r7}
 80066fe:	b085      	sub	sp, #20
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
 8006704:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006706:	2300      	movs	r3, #0
 8006708:	60fb      	str	r3, [r7, #12]
 800670a:	e014      	b.n	8006736 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800670c:	4a0f      	ldr	r2, [pc, #60]	@ (800674c <vQueueAddToRegistry+0x50>)
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d10b      	bne.n	8006730 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006718:	490c      	ldr	r1, [pc, #48]	@ (800674c <vQueueAddToRegistry+0x50>)
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	683a      	ldr	r2, [r7, #0]
 800671e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006722:	4a0a      	ldr	r2, [pc, #40]	@ (800674c <vQueueAddToRegistry+0x50>)
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	00db      	lsls	r3, r3, #3
 8006728:	4413      	add	r3, r2
 800672a:	687a      	ldr	r2, [r7, #4]
 800672c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800672e:	e006      	b.n	800673e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	3301      	adds	r3, #1
 8006734:	60fb      	str	r3, [r7, #12]
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	2b07      	cmp	r3, #7
 800673a:	d9e7      	bls.n	800670c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800673c:	bf00      	nop
 800673e:	bf00      	nop
 8006740:	3714      	adds	r7, #20
 8006742:	46bd      	mov	sp, r7
 8006744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006748:	4770      	bx	lr
 800674a:	bf00      	nop
 800674c:	20000a58 	.word	0x20000a58

08006750 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006750:	b580      	push	{r7, lr}
 8006752:	b086      	sub	sp, #24
 8006754:	af00      	add	r7, sp, #0
 8006756:	60f8      	str	r0, [r7, #12]
 8006758:	60b9      	str	r1, [r7, #8]
 800675a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006760:	f002 fa2a 	bl	8008bb8 <vPortEnterCritical>
 8006764:	697b      	ldr	r3, [r7, #20]
 8006766:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800676a:	b25b      	sxtb	r3, r3
 800676c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006770:	d103      	bne.n	800677a <vQueueWaitForMessageRestricted+0x2a>
 8006772:	697b      	ldr	r3, [r7, #20]
 8006774:	2200      	movs	r2, #0
 8006776:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006780:	b25b      	sxtb	r3, r3
 8006782:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006786:	d103      	bne.n	8006790 <vQueueWaitForMessageRestricted+0x40>
 8006788:	697b      	ldr	r3, [r7, #20]
 800678a:	2200      	movs	r2, #0
 800678c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006790:	f002 fa44 	bl	8008c1c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006794:	697b      	ldr	r3, [r7, #20]
 8006796:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006798:	2b00      	cmp	r3, #0
 800679a:	d106      	bne.n	80067aa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800679c:	697b      	ldr	r3, [r7, #20]
 800679e:	3324      	adds	r3, #36	@ 0x24
 80067a0:	687a      	ldr	r2, [r7, #4]
 80067a2:	68b9      	ldr	r1, [r7, #8]
 80067a4:	4618      	mov	r0, r3
 80067a6:	f000 fe6d 	bl	8007484 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80067aa:	6978      	ldr	r0, [r7, #20]
 80067ac:	f7ff ff26 	bl	80065fc <prvUnlockQueue>
	}
 80067b0:	bf00      	nop
 80067b2:	3718      	adds	r7, #24
 80067b4:	46bd      	mov	sp, r7
 80067b6:	bd80      	pop	{r7, pc}

080067b8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b08e      	sub	sp, #56	@ 0x38
 80067bc:	af04      	add	r7, sp, #16
 80067be:	60f8      	str	r0, [r7, #12]
 80067c0:	60b9      	str	r1, [r7, #8]
 80067c2:	607a      	str	r2, [r7, #4]
 80067c4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80067c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d10b      	bne.n	80067e4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80067cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067d0:	f383 8811 	msr	BASEPRI, r3
 80067d4:	f3bf 8f6f 	isb	sy
 80067d8:	f3bf 8f4f 	dsb	sy
 80067dc:	623b      	str	r3, [r7, #32]
}
 80067de:	bf00      	nop
 80067e0:	bf00      	nop
 80067e2:	e7fd      	b.n	80067e0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80067e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d10b      	bne.n	8006802 <xTaskCreateStatic+0x4a>
	__asm volatile
 80067ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067ee:	f383 8811 	msr	BASEPRI, r3
 80067f2:	f3bf 8f6f 	isb	sy
 80067f6:	f3bf 8f4f 	dsb	sy
 80067fa:	61fb      	str	r3, [r7, #28]
}
 80067fc:	bf00      	nop
 80067fe:	bf00      	nop
 8006800:	e7fd      	b.n	80067fe <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006802:	23d8      	movs	r3, #216	@ 0xd8
 8006804:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006806:	693b      	ldr	r3, [r7, #16]
 8006808:	2bd8      	cmp	r3, #216	@ 0xd8
 800680a:	d00b      	beq.n	8006824 <xTaskCreateStatic+0x6c>
	__asm volatile
 800680c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006810:	f383 8811 	msr	BASEPRI, r3
 8006814:	f3bf 8f6f 	isb	sy
 8006818:	f3bf 8f4f 	dsb	sy
 800681c:	61bb      	str	r3, [r7, #24]
}
 800681e:	bf00      	nop
 8006820:	bf00      	nop
 8006822:	e7fd      	b.n	8006820 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006824:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006826:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006828:	2b00      	cmp	r3, #0
 800682a:	d01e      	beq.n	800686a <xTaskCreateStatic+0xb2>
 800682c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800682e:	2b00      	cmp	r3, #0
 8006830:	d01b      	beq.n	800686a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006832:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006834:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006838:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800683a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800683c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800683e:	2202      	movs	r2, #2
 8006840:	f883 20d5 	strb.w	r2, [r3, #213]	@ 0xd5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006844:	2300      	movs	r3, #0
 8006846:	9303      	str	r3, [sp, #12]
 8006848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800684a:	9302      	str	r3, [sp, #8]
 800684c:	f107 0314 	add.w	r3, r7, #20
 8006850:	9301      	str	r3, [sp, #4]
 8006852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006854:	9300      	str	r3, [sp, #0]
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	687a      	ldr	r2, [r7, #4]
 800685a:	68b9      	ldr	r1, [r7, #8]
 800685c:	68f8      	ldr	r0, [r7, #12]
 800685e:	f000 f851 	bl	8006904 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006862:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006864:	f000 f90e 	bl	8006a84 <prvAddNewTaskToReadyList>
 8006868:	e001      	b.n	800686e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800686a:	2300      	movs	r3, #0
 800686c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800686e:	697b      	ldr	r3, [r7, #20]
	}
 8006870:	4618      	mov	r0, r3
 8006872:	3728      	adds	r7, #40	@ 0x28
 8006874:	46bd      	mov	sp, r7
 8006876:	bd80      	pop	{r7, pc}

08006878 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006878:	b580      	push	{r7, lr}
 800687a:	b08c      	sub	sp, #48	@ 0x30
 800687c:	af04      	add	r7, sp, #16
 800687e:	60f8      	str	r0, [r7, #12]
 8006880:	60b9      	str	r1, [r7, #8]
 8006882:	603b      	str	r3, [r7, #0]
 8006884:	4613      	mov	r3, r2
 8006886:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006888:	88fb      	ldrh	r3, [r7, #6]
 800688a:	009b      	lsls	r3, r3, #2
 800688c:	4618      	mov	r0, r3
 800688e:	f002 fab5 	bl	8008dfc <pvPortMalloc>
 8006892:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006894:	697b      	ldr	r3, [r7, #20]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d00e      	beq.n	80068b8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800689a:	20d8      	movs	r0, #216	@ 0xd8
 800689c:	f002 faae 	bl	8008dfc <pvPortMalloc>
 80068a0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80068a2:	69fb      	ldr	r3, [r7, #28]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d003      	beq.n	80068b0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80068a8:	69fb      	ldr	r3, [r7, #28]
 80068aa:	697a      	ldr	r2, [r7, #20]
 80068ac:	631a      	str	r2, [r3, #48]	@ 0x30
 80068ae:	e005      	b.n	80068bc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80068b0:	6978      	ldr	r0, [r7, #20]
 80068b2:	f002 fb71 	bl	8008f98 <vPortFree>
 80068b6:	e001      	b.n	80068bc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80068b8:	2300      	movs	r3, #0
 80068ba:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80068bc:	69fb      	ldr	r3, [r7, #28]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d017      	beq.n	80068f2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80068c2:	69fb      	ldr	r3, [r7, #28]
 80068c4:	2200      	movs	r2, #0
 80068c6:	f883 20d5 	strb.w	r2, [r3, #213]	@ 0xd5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80068ca:	88fa      	ldrh	r2, [r7, #6]
 80068cc:	2300      	movs	r3, #0
 80068ce:	9303      	str	r3, [sp, #12]
 80068d0:	69fb      	ldr	r3, [r7, #28]
 80068d2:	9302      	str	r3, [sp, #8]
 80068d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068d6:	9301      	str	r3, [sp, #4]
 80068d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068da:	9300      	str	r3, [sp, #0]
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	68b9      	ldr	r1, [r7, #8]
 80068e0:	68f8      	ldr	r0, [r7, #12]
 80068e2:	f000 f80f 	bl	8006904 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80068e6:	69f8      	ldr	r0, [r7, #28]
 80068e8:	f000 f8cc 	bl	8006a84 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80068ec:	2301      	movs	r3, #1
 80068ee:	61bb      	str	r3, [r7, #24]
 80068f0:	e002      	b.n	80068f8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80068f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80068f6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80068f8:	69bb      	ldr	r3, [r7, #24]
	}
 80068fa:	4618      	mov	r0, r3
 80068fc:	3720      	adds	r7, #32
 80068fe:	46bd      	mov	sp, r7
 8006900:	bd80      	pop	{r7, pc}
	...

08006904 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b088      	sub	sp, #32
 8006908:	af00      	add	r7, sp, #0
 800690a:	60f8      	str	r0, [r7, #12]
 800690c:	60b9      	str	r1, [r7, #8]
 800690e:	607a      	str	r2, [r7, #4]
 8006910:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006914:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	009b      	lsls	r3, r3, #2
 800691a:	461a      	mov	r2, r3
 800691c:	21a5      	movs	r1, #165	@ 0xa5
 800691e:	f002 fe11 	bl	8009544 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006924:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800692c:	3b01      	subs	r3, #1
 800692e:	009b      	lsls	r3, r3, #2
 8006930:	4413      	add	r3, r2
 8006932:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006934:	69bb      	ldr	r3, [r7, #24]
 8006936:	f023 0307 	bic.w	r3, r3, #7
 800693a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800693c:	69bb      	ldr	r3, [r7, #24]
 800693e:	f003 0307 	and.w	r3, r3, #7
 8006942:	2b00      	cmp	r3, #0
 8006944:	d00b      	beq.n	800695e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800694a:	f383 8811 	msr	BASEPRI, r3
 800694e:	f3bf 8f6f 	isb	sy
 8006952:	f3bf 8f4f 	dsb	sy
 8006956:	617b      	str	r3, [r7, #20]
}
 8006958:	bf00      	nop
 800695a:	bf00      	nop
 800695c:	e7fd      	b.n	800695a <prvInitialiseNewTask+0x56>

		#if( configRECORD_STACK_HIGH_ADDRESS == 1 )
		{
			/* Also record the stack's high address, which may assist
			debugging. */
			pxNewTCB->pxEndOfStack = pxTopOfStack;
 800695e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006960:	69ba      	ldr	r2, [r7, #24]
 8006962:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d01f      	beq.n	80069aa <prvInitialiseNewTask+0xa6>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800696a:	2300      	movs	r3, #0
 800696c:	61fb      	str	r3, [r7, #28]
 800696e:	e012      	b.n	8006996 <prvInitialiseNewTask+0x92>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006970:	68ba      	ldr	r2, [r7, #8]
 8006972:	69fb      	ldr	r3, [r7, #28]
 8006974:	4413      	add	r3, r2
 8006976:	7819      	ldrb	r1, [r3, #0]
 8006978:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800697a:	69fb      	ldr	r3, [r7, #28]
 800697c:	4413      	add	r3, r2
 800697e:	3334      	adds	r3, #52	@ 0x34
 8006980:	460a      	mov	r2, r1
 8006982:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006984:	68ba      	ldr	r2, [r7, #8]
 8006986:	69fb      	ldr	r3, [r7, #28]
 8006988:	4413      	add	r3, r2
 800698a:	781b      	ldrb	r3, [r3, #0]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d006      	beq.n	800699e <prvInitialiseNewTask+0x9a>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006990:	69fb      	ldr	r3, [r7, #28]
 8006992:	3301      	adds	r3, #1
 8006994:	61fb      	str	r3, [r7, #28]
 8006996:	69fb      	ldr	r3, [r7, #28]
 8006998:	2b0f      	cmp	r3, #15
 800699a:	d9e9      	bls.n	8006970 <prvInitialiseNewTask+0x6c>
 800699c:	e000      	b.n	80069a0 <prvInitialiseNewTask+0x9c>
			{
				break;
 800699e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80069a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069a2:	2200      	movs	r2, #0
 80069a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80069a8:	e003      	b.n	80069b2 <prvInitialiseNewTask+0xae>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80069aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069ac:	2200      	movs	r2, #0
 80069ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80069b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069b4:	2b37      	cmp	r3, #55	@ 0x37
 80069b6:	d901      	bls.n	80069bc <prvInitialiseNewTask+0xb8>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80069b8:	2337      	movs	r3, #55	@ 0x37
 80069ba:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80069bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80069c0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80069c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80069c6:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->uxMutexesHeld = 0;
 80069c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069ca:	2200      	movs	r2, #0
 80069cc:	655a      	str	r2, [r3, #84]	@ 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80069ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069d0:	3304      	adds	r3, #4
 80069d2:	4618      	mov	r0, r3
 80069d4:	f7fe ff6e 	bl	80058b4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80069d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069da:	3318      	adds	r3, #24
 80069dc:	4618      	mov	r0, r3
 80069de:	f7fe ff69 	bl	80058b4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80069e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069e6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80069e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069ea:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80069ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069f0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80069f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069f6:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 80069f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069fa:	2200      	movs	r2, #0
 80069fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
	}
	#endif

	#if( configNUM_THREAD_LOCAL_STORAGE_POINTERS != 0 )
	{
		for( x = 0; x < ( UBaseType_t ) configNUM_THREAD_LOCAL_STORAGE_POINTERS; x++ )
 8006a00:	2300      	movs	r3, #0
 8006a02:	61fb      	str	r3, [r7, #28]
 8006a04:	e008      	b.n	8006a18 <prvInitialiseNewTask+0x114>
		{
			pxNewTCB->pvThreadLocalStoragePointers[ x ] = NULL;
 8006a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a08:	69fa      	ldr	r2, [r7, #28]
 8006a0a:	3216      	adds	r2, #22
 8006a0c:	2100      	movs	r1, #0
 8006a0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for( x = 0; x < ( UBaseType_t ) configNUM_THREAD_LOCAL_STORAGE_POINTERS; x++ )
 8006a12:	69fb      	ldr	r3, [r7, #28]
 8006a14:	3301      	adds	r3, #1
 8006a16:	61fb      	str	r3, [r7, #28]
 8006a18:	69fb      	ldr	r3, [r7, #28]
 8006a1a:	2b09      	cmp	r3, #9
 8006a1c:	d9f3      	bls.n	8006a06 <prvInitialiseNewTask+0x102>
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a20:	2200      	movs	r2, #0
 8006a22:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006a26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a28:	2200      	movs	r2, #0
 8006a2a:	f883 20d4 	strb.w	r2, [r3, #212]	@ 0xd4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006a2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a30:	3384      	adds	r3, #132	@ 0x84
 8006a32:	224c      	movs	r2, #76	@ 0x4c
 8006a34:	2100      	movs	r1, #0
 8006a36:	4618      	mov	r0, r3
 8006a38:	f002 fd84 	bl	8009544 <memset>
 8006a3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a3e:	4a0e      	ldr	r2, [pc, #56]	@ (8006a78 <prvInitialiseNewTask+0x174>)
 8006a40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 8006a44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a46:	4a0d      	ldr	r2, [pc, #52]	@ (8006a7c <prvInitialiseNewTask+0x178>)
 8006a48:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 8006a4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a4e:	4a0c      	ldr	r2, [pc, #48]	@ (8006a80 <prvInitialiseNewTask+0x17c>)
 8006a50:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006a54:	683a      	ldr	r2, [r7, #0]
 8006a56:	68f9      	ldr	r1, [r7, #12]
 8006a58:	69b8      	ldr	r0, [r7, #24]
 8006a5a:	f001 ff79 	bl	8008950 <pxPortInitialiseStack>
 8006a5e:	4602      	mov	r2, r0
 8006a60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a62:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006a64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d002      	beq.n	8006a70 <prvInitialiseNewTask+0x16c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006a6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a6e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006a70:	bf00      	nop
 8006a72:	3720      	adds	r7, #32
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}
 8006a78:	20004cf4 	.word	0x20004cf4
 8006a7c:	20004d5c 	.word	0x20004d5c
 8006a80:	20004dc4 	.word	0x20004dc4

08006a84 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b082      	sub	sp, #8
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006a8c:	f002 f894 	bl	8008bb8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006a90:	4b2d      	ldr	r3, [pc, #180]	@ (8006b48 <prvAddNewTaskToReadyList+0xc4>)
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	3301      	adds	r3, #1
 8006a96:	4a2c      	ldr	r2, [pc, #176]	@ (8006b48 <prvAddNewTaskToReadyList+0xc4>)
 8006a98:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006a9a:	4b2c      	ldr	r3, [pc, #176]	@ (8006b4c <prvAddNewTaskToReadyList+0xc8>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d109      	bne.n	8006ab6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006aa2:	4a2a      	ldr	r2, [pc, #168]	@ (8006b4c <prvAddNewTaskToReadyList+0xc8>)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006aa8:	4b27      	ldr	r3, [pc, #156]	@ (8006b48 <prvAddNewTaskToReadyList+0xc4>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	2b01      	cmp	r3, #1
 8006aae:	d110      	bne.n	8006ad2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006ab0:	f000 fe5a 	bl	8007768 <prvInitialiseTaskLists>
 8006ab4:	e00d      	b.n	8006ad2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006ab6:	4b26      	ldr	r3, [pc, #152]	@ (8006b50 <prvAddNewTaskToReadyList+0xcc>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d109      	bne.n	8006ad2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006abe:	4b23      	ldr	r3, [pc, #140]	@ (8006b4c <prvAddNewTaskToReadyList+0xc8>)
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ac8:	429a      	cmp	r2, r3
 8006aca:	d802      	bhi.n	8006ad2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006acc:	4a1f      	ldr	r2, [pc, #124]	@ (8006b4c <prvAddNewTaskToReadyList+0xc8>)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006ad2:	4b20      	ldr	r3, [pc, #128]	@ (8006b54 <prvAddNewTaskToReadyList+0xd0>)
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	3301      	adds	r3, #1
 8006ad8:	4a1e      	ldr	r2, [pc, #120]	@ (8006b54 <prvAddNewTaskToReadyList+0xd0>)
 8006ada:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006adc:	4b1d      	ldr	r3, [pc, #116]	@ (8006b54 <prvAddNewTaskToReadyList+0xd0>)
 8006ade:	681a      	ldr	r2, [r3, #0]
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	649a      	str	r2, [r3, #72]	@ 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ae8:	4b1b      	ldr	r3, [pc, #108]	@ (8006b58 <prvAddNewTaskToReadyList+0xd4>)
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	429a      	cmp	r2, r3
 8006aee:	d903      	bls.n	8006af8 <prvAddNewTaskToReadyList+0x74>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006af4:	4a18      	ldr	r2, [pc, #96]	@ (8006b58 <prvAddNewTaskToReadyList+0xd4>)
 8006af6:	6013      	str	r3, [r2, #0]
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006afc:	4613      	mov	r3, r2
 8006afe:	009b      	lsls	r3, r3, #2
 8006b00:	4413      	add	r3, r2
 8006b02:	009b      	lsls	r3, r3, #2
 8006b04:	4a15      	ldr	r2, [pc, #84]	@ (8006b5c <prvAddNewTaskToReadyList+0xd8>)
 8006b06:	441a      	add	r2, r3
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	3304      	adds	r3, #4
 8006b0c:	4619      	mov	r1, r3
 8006b0e:	4610      	mov	r0, r2
 8006b10:	f7fe fedd 	bl	80058ce <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006b14:	f002 f882 	bl	8008c1c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006b18:	4b0d      	ldr	r3, [pc, #52]	@ (8006b50 <prvAddNewTaskToReadyList+0xcc>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d00e      	beq.n	8006b3e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006b20:	4b0a      	ldr	r3, [pc, #40]	@ (8006b4c <prvAddNewTaskToReadyList+0xc8>)
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b2a:	429a      	cmp	r2, r3
 8006b2c:	d207      	bcs.n	8006b3e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006b2e:	4b0c      	ldr	r3, [pc, #48]	@ (8006b60 <prvAddNewTaskToReadyList+0xdc>)
 8006b30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b34:	601a      	str	r2, [r3, #0]
 8006b36:	f3bf 8f4f 	dsb	sy
 8006b3a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006b3e:	bf00      	nop
 8006b40:	3708      	adds	r7, #8
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}
 8006b46:	bf00      	nop
 8006b48:	20000f6c 	.word	0x20000f6c
 8006b4c:	20000a98 	.word	0x20000a98
 8006b50:	20000f78 	.word	0x20000f78
 8006b54:	20000f88 	.word	0x20000f88
 8006b58:	20000f74 	.word	0x20000f74
 8006b5c:	20000a9c 	.word	0x20000a9c
 8006b60:	e000ed04 	.word	0xe000ed04

08006b64 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b088      	sub	sp, #32
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 8006b70:	69bb      	ldr	r3, [r7, #24]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d10b      	bne.n	8006b8e <eTaskGetState+0x2a>
	__asm volatile
 8006b76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b7a:	f383 8811 	msr	BASEPRI, r3
 8006b7e:	f3bf 8f6f 	isb	sy
 8006b82:	f3bf 8f4f 	dsb	sy
 8006b86:	60bb      	str	r3, [r7, #8]
}
 8006b88:	bf00      	nop
 8006b8a:	bf00      	nop
 8006b8c:	e7fd      	b.n	8006b8a <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 8006b8e:	4b24      	ldr	r3, [pc, #144]	@ (8006c20 <eTaskGetState+0xbc>)
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	69ba      	ldr	r2, [r7, #24]
 8006b94:	429a      	cmp	r2, r3
 8006b96:	d102      	bne.n	8006b9e <eTaskGetState+0x3a>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8006b98:	2300      	movs	r3, #0
 8006b9a:	77fb      	strb	r3, [r7, #31]
 8006b9c:	e03a      	b.n	8006c14 <eTaskGetState+0xb0>
		}
		else
		{
			taskENTER_CRITICAL();
 8006b9e:	f002 f80b 	bl	8008bb8 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 8006ba2:	69bb      	ldr	r3, [r7, #24]
 8006ba4:	695b      	ldr	r3, [r3, #20]
 8006ba6:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 8006ba8:	4b1e      	ldr	r3, [pc, #120]	@ (8006c24 <eTaskGetState+0xc0>)
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 8006bae:	4b1e      	ldr	r3, [pc, #120]	@ (8006c28 <eTaskGetState+0xc4>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 8006bb4:	f002 f832 	bl	8008c1c <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8006bb8:	697a      	ldr	r2, [r7, #20]
 8006bba:	693b      	ldr	r3, [r7, #16]
 8006bbc:	429a      	cmp	r2, r3
 8006bbe:	d003      	beq.n	8006bc8 <eTaskGetState+0x64>
 8006bc0:	697a      	ldr	r2, [r7, #20]
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	429a      	cmp	r2, r3
 8006bc6:	d102      	bne.n	8006bce <eTaskGetState+0x6a>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8006bc8:	2302      	movs	r3, #2
 8006bca:	77fb      	strb	r3, [r7, #31]
 8006bcc:	e022      	b.n	8006c14 <eTaskGetState+0xb0>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	4a16      	ldr	r2, [pc, #88]	@ (8006c2c <eTaskGetState+0xc8>)
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	d112      	bne.n	8006bfc <eTaskGetState+0x98>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8006bd6:	69bb      	ldr	r3, [r7, #24]
 8006bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d10b      	bne.n	8006bf6 <eTaskGetState+0x92>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8006bde:	69bb      	ldr	r3, [r7, #24]
 8006be0:	f893 30d4 	ldrb.w	r3, [r3, #212]	@ 0xd4
 8006be4:	b2db      	uxtb	r3, r3
 8006be6:	2b01      	cmp	r3, #1
 8006be8:	d102      	bne.n	8006bf0 <eTaskGetState+0x8c>
							{
								eReturn = eBlocked;
 8006bea:	2302      	movs	r3, #2
 8006bec:	77fb      	strb	r3, [r7, #31]
 8006bee:	e011      	b.n	8006c14 <eTaskGetState+0xb0>
							}
							else
							{
								eReturn = eSuspended;
 8006bf0:	2303      	movs	r3, #3
 8006bf2:	77fb      	strb	r3, [r7, #31]
 8006bf4:	e00e      	b.n	8006c14 <eTaskGetState+0xb0>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 8006bf6:	2302      	movs	r3, #2
 8006bf8:	77fb      	strb	r3, [r7, #31]
 8006bfa:	e00b      	b.n	8006c14 <eTaskGetState+0xb0>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8006bfc:	697b      	ldr	r3, [r7, #20]
 8006bfe:	4a0c      	ldr	r2, [pc, #48]	@ (8006c30 <eTaskGetState+0xcc>)
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d002      	beq.n	8006c0a <eTaskGetState+0xa6>
 8006c04:	697b      	ldr	r3, [r7, #20]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d102      	bne.n	8006c10 <eTaskGetState+0xac>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8006c0a:	2304      	movs	r3, #4
 8006c0c:	77fb      	strb	r3, [r7, #31]
 8006c0e:	e001      	b.n	8006c14 <eTaskGetState+0xb0>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 8006c10:	2301      	movs	r3, #1
 8006c12:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 8006c14:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8006c16:	4618      	mov	r0, r3
 8006c18:	3720      	adds	r7, #32
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	bd80      	pop	{r7, pc}
 8006c1e:	bf00      	nop
 8006c20:	20000a98 	.word	0x20000a98
 8006c24:	20000f24 	.word	0x20000f24
 8006c28:	20000f28 	.word	0x20000f28
 8006c2c:	20000f58 	.word	0x20000f58
 8006c30:	20000f40 	.word	0x20000f40

08006c34 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b084      	sub	sp, #16
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8006c3c:	f001 ffbc 	bl	8008bb8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d102      	bne.n	8006c4c <vTaskSuspend+0x18>
 8006c46:	4b30      	ldr	r3, [pc, #192]	@ (8006d08 <vTaskSuspend+0xd4>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	e000      	b.n	8006c4e <vTaskSuspend+0x1a>
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	3304      	adds	r3, #4
 8006c54:	4618      	mov	r0, r3
 8006c56:	f7fe fe97 	bl	8005988 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d004      	beq.n	8006c6c <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	3318      	adds	r3, #24
 8006c66:	4618      	mov	r0, r3
 8006c68:	f7fe fe8e 	bl	8005988 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	3304      	adds	r3, #4
 8006c70:	4619      	mov	r1, r3
 8006c72:	4826      	ldr	r0, [pc, #152]	@ (8006d0c <vTaskSuspend+0xd8>)
 8006c74:	f7fe fe2b 	bl	80058ce <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	f893 30d4 	ldrb.w	r3, [r3, #212]	@ 0xd4
 8006c7e:	b2db      	uxtb	r3, r3
 8006c80:	2b01      	cmp	r3, #1
 8006c82:	d103      	bne.n	8006c8c <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	2200      	movs	r2, #0
 8006c88:	f883 20d4 	strb.w	r2, [r3, #212]	@ 0xd4
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8006c8c:	f001 ffc6 	bl	8008c1c <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8006c90:	4b1f      	ldr	r3, [pc, #124]	@ (8006d10 <vTaskSuspend+0xdc>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d005      	beq.n	8006ca4 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8006c98:	f001 ff8e 	bl	8008bb8 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8006c9c:	f000 fede 	bl	8007a5c <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8006ca0:	f001 ffbc 	bl	8008c1c <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8006ca4:	4b18      	ldr	r3, [pc, #96]	@ (8006d08 <vTaskSuspend+0xd4>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	68fa      	ldr	r2, [r7, #12]
 8006caa:	429a      	cmp	r2, r3
 8006cac:	d128      	bne.n	8006d00 <vTaskSuspend+0xcc>
		{
			if( xSchedulerRunning != pdFALSE )
 8006cae:	4b18      	ldr	r3, [pc, #96]	@ (8006d10 <vTaskSuspend+0xdc>)
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d018      	beq.n	8006ce8 <vTaskSuspend+0xb4>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8006cb6:	4b17      	ldr	r3, [pc, #92]	@ (8006d14 <vTaskSuspend+0xe0>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d00b      	beq.n	8006cd6 <vTaskSuspend+0xa2>
	__asm volatile
 8006cbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cc2:	f383 8811 	msr	BASEPRI, r3
 8006cc6:	f3bf 8f6f 	isb	sy
 8006cca:	f3bf 8f4f 	dsb	sy
 8006cce:	60bb      	str	r3, [r7, #8]
}
 8006cd0:	bf00      	nop
 8006cd2:	bf00      	nop
 8006cd4:	e7fd      	b.n	8006cd2 <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 8006cd6:	4b10      	ldr	r3, [pc, #64]	@ (8006d18 <vTaskSuspend+0xe4>)
 8006cd8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006cdc:	601a      	str	r2, [r3, #0]
 8006cde:	f3bf 8f4f 	dsb	sy
 8006ce2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006ce6:	e00b      	b.n	8006d00 <vTaskSuspend+0xcc>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8006ce8:	4b08      	ldr	r3, [pc, #32]	@ (8006d0c <vTaskSuspend+0xd8>)
 8006cea:	681a      	ldr	r2, [r3, #0]
 8006cec:	4b0b      	ldr	r3, [pc, #44]	@ (8006d1c <vTaskSuspend+0xe8>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	429a      	cmp	r2, r3
 8006cf2:	d103      	bne.n	8006cfc <vTaskSuspend+0xc8>
					pxCurrentTCB = NULL;
 8006cf4:	4b04      	ldr	r3, [pc, #16]	@ (8006d08 <vTaskSuspend+0xd4>)
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	601a      	str	r2, [r3, #0]
	}
 8006cfa:	e001      	b.n	8006d00 <vTaskSuspend+0xcc>
					vTaskSwitchContext();
 8006cfc:	f000 fb1a 	bl	8007334 <vTaskSwitchContext>
	}
 8006d00:	bf00      	nop
 8006d02:	3710      	adds	r7, #16
 8006d04:	46bd      	mov	sp, r7
 8006d06:	bd80      	pop	{r7, pc}
 8006d08:	20000a98 	.word	0x20000a98
 8006d0c:	20000f58 	.word	0x20000f58
 8006d10:	20000f78 	.word	0x20000f78
 8006d14:	20000f94 	.word	0x20000f94
 8006d18:	e000ed04 	.word	0xe000ed04
 8006d1c:	20000f6c 	.word	0x20000f6c

08006d20 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8006d20:	b480      	push	{r7}
 8006d22:	b087      	sub	sp, #28
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8006d28:	2300      	movs	r3, #0
 8006d2a:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d10b      	bne.n	8006d4e <prvTaskIsTaskSuspended+0x2e>
	__asm volatile
 8006d36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d3a:	f383 8811 	msr	BASEPRI, r3
 8006d3e:	f3bf 8f6f 	isb	sy
 8006d42:	f3bf 8f4f 	dsb	sy
 8006d46:	60fb      	str	r3, [r7, #12]
}
 8006d48:	bf00      	nop
 8006d4a:	bf00      	nop
 8006d4c:	e7fd      	b.n	8006d4a <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006d4e:	693b      	ldr	r3, [r7, #16]
 8006d50:	695b      	ldr	r3, [r3, #20]
 8006d52:	4a0a      	ldr	r2, [pc, #40]	@ (8006d7c <prvTaskIsTaskSuspended+0x5c>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d10a      	bne.n	8006d6e <prvTaskIsTaskSuspended+0x4e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8006d58:	693b      	ldr	r3, [r7, #16]
 8006d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d5c:	4a08      	ldr	r2, [pc, #32]	@ (8006d80 <prvTaskIsTaskSuspended+0x60>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d005      	beq.n	8006d6e <prvTaskIsTaskSuspended+0x4e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8006d62:	693b      	ldr	r3, [r7, #16]
 8006d64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d101      	bne.n	8006d6e <prvTaskIsTaskSuspended+0x4e>
				{
					xReturn = pdTRUE;
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006d6e:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8006d70:	4618      	mov	r0, r3
 8006d72:	371c      	adds	r7, #28
 8006d74:	46bd      	mov	sp, r7
 8006d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7a:	4770      	bx	lr
 8006d7c:	20000f58 	.word	0x20000f58
 8006d80:	20000f2c 	.word	0x20000f2c

08006d84 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b084      	sub	sp, #16
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d10b      	bne.n	8006dae <vTaskResume+0x2a>
	__asm volatile
 8006d96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d9a:	f383 8811 	msr	BASEPRI, r3
 8006d9e:	f3bf 8f6f 	isb	sy
 8006da2:	f3bf 8f4f 	dsb	sy
 8006da6:	60bb      	str	r3, [r7, #8]
}
 8006da8:	bf00      	nop
 8006daa:	bf00      	nop
 8006dac:	e7fd      	b.n	8006daa <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8006dae:	4b21      	ldr	r3, [pc, #132]	@ (8006e34 <vTaskResume+0xb0>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	68fa      	ldr	r2, [r7, #12]
 8006db4:	429a      	cmp	r2, r3
 8006db6:	d038      	beq.n	8006e2a <vTaskResume+0xa6>
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d035      	beq.n	8006e2a <vTaskResume+0xa6>
		{
			taskENTER_CRITICAL();
 8006dbe:	f001 fefb 	bl	8008bb8 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8006dc2:	68f8      	ldr	r0, [r7, #12]
 8006dc4:	f7ff ffac 	bl	8006d20 <prvTaskIsTaskSuspended>
 8006dc8:	4603      	mov	r3, r0
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d02b      	beq.n	8006e26 <vTaskResume+0xa2>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	3304      	adds	r3, #4
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	f7fe fdd8 	bl	8005988 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ddc:	4b16      	ldr	r3, [pc, #88]	@ (8006e38 <vTaskResume+0xb4>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	429a      	cmp	r2, r3
 8006de2:	d903      	bls.n	8006dec <vTaskResume+0x68>
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006de8:	4a13      	ldr	r2, [pc, #76]	@ (8006e38 <vTaskResume+0xb4>)
 8006dea:	6013      	str	r3, [r2, #0]
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006df0:	4613      	mov	r3, r2
 8006df2:	009b      	lsls	r3, r3, #2
 8006df4:	4413      	add	r3, r2
 8006df6:	009b      	lsls	r3, r3, #2
 8006df8:	4a10      	ldr	r2, [pc, #64]	@ (8006e3c <vTaskResume+0xb8>)
 8006dfa:	441a      	add	r2, r3
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	3304      	adds	r3, #4
 8006e00:	4619      	mov	r1, r3
 8006e02:	4610      	mov	r0, r2
 8006e04:	f7fe fd63 	bl	80058ce <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e0c:	4b09      	ldr	r3, [pc, #36]	@ (8006e34 <vTaskResume+0xb0>)
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e12:	429a      	cmp	r2, r3
 8006e14:	d307      	bcc.n	8006e26 <vTaskResume+0xa2>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8006e16:	4b0a      	ldr	r3, [pc, #40]	@ (8006e40 <vTaskResume+0xbc>)
 8006e18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e1c:	601a      	str	r2, [r3, #0]
 8006e1e:	f3bf 8f4f 	dsb	sy
 8006e22:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8006e26:	f001 fef9 	bl	8008c1c <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006e2a:	bf00      	nop
 8006e2c:	3710      	adds	r7, #16
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}
 8006e32:	bf00      	nop
 8006e34:	20000a98 	.word	0x20000a98
 8006e38:	20000f74 	.word	0x20000f74
 8006e3c:	20000a9c 	.word	0x20000a9c
 8006e40:	e000ed04 	.word	0xe000ed04

08006e44 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b08a      	sub	sp, #40	@ 0x28
 8006e48:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006e4e:	2300      	movs	r3, #0
 8006e50:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006e52:	463a      	mov	r2, r7
 8006e54:	1d39      	adds	r1, r7, #4
 8006e56:	f107 0308 	add.w	r3, r7, #8
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	f7fe fcd6 	bl	800580c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006e60:	6839      	ldr	r1, [r7, #0]
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	68ba      	ldr	r2, [r7, #8]
 8006e66:	9202      	str	r2, [sp, #8]
 8006e68:	9301      	str	r3, [sp, #4]
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	9300      	str	r3, [sp, #0]
 8006e6e:	2300      	movs	r3, #0
 8006e70:	460a      	mov	r2, r1
 8006e72:	4925      	ldr	r1, [pc, #148]	@ (8006f08 <vTaskStartScheduler+0xc4>)
 8006e74:	4825      	ldr	r0, [pc, #148]	@ (8006f0c <vTaskStartScheduler+0xc8>)
 8006e76:	f7ff fc9f 	bl	80067b8 <xTaskCreateStatic>
 8006e7a:	4603      	mov	r3, r0
 8006e7c:	4a24      	ldr	r2, [pc, #144]	@ (8006f10 <vTaskStartScheduler+0xcc>)
 8006e7e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006e80:	4b23      	ldr	r3, [pc, #140]	@ (8006f10 <vTaskStartScheduler+0xcc>)
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d002      	beq.n	8006e8e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006e88:	2301      	movs	r3, #1
 8006e8a:	617b      	str	r3, [r7, #20]
 8006e8c:	e001      	b.n	8006e92 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006e92:	697b      	ldr	r3, [r7, #20]
 8006e94:	2b01      	cmp	r3, #1
 8006e96:	d102      	bne.n	8006e9e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006e98:	f001 f960 	bl	800815c <xTimerCreateTimerTask>
 8006e9c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006e9e:	697b      	ldr	r3, [r7, #20]
 8006ea0:	2b01      	cmp	r3, #1
 8006ea2:	d11d      	bne.n	8006ee0 <vTaskStartScheduler+0x9c>
	__asm volatile
 8006ea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ea8:	f383 8811 	msr	BASEPRI, r3
 8006eac:	f3bf 8f6f 	isb	sy
 8006eb0:	f3bf 8f4f 	dsb	sy
 8006eb4:	613b      	str	r3, [r7, #16]
}
 8006eb6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006eb8:	4b16      	ldr	r3, [pc, #88]	@ (8006f14 <vTaskStartScheduler+0xd0>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	3384      	adds	r3, #132	@ 0x84
 8006ebe:	4a16      	ldr	r2, [pc, #88]	@ (8006f18 <vTaskStartScheduler+0xd4>)
 8006ec0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006ec2:	4b16      	ldr	r3, [pc, #88]	@ (8006f1c <vTaskStartScheduler+0xd8>)
 8006ec4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006ec8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006eca:	4b15      	ldr	r3, [pc, #84]	@ (8006f20 <vTaskStartScheduler+0xdc>)
 8006ecc:	2201      	movs	r2, #1
 8006ece:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006ed0:	4b14      	ldr	r3, [pc, #80]	@ (8006f24 <vTaskStartScheduler+0xe0>)
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8006ed6:	f7fa ff97 	bl	8001e08 <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006eda:	f001 fdc9 	bl	8008a70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006ede:	e00f      	b.n	8006f00 <vTaskStartScheduler+0xbc>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006ee0:	697b      	ldr	r3, [r7, #20]
 8006ee2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006ee6:	d10b      	bne.n	8006f00 <vTaskStartScheduler+0xbc>
	__asm volatile
 8006ee8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eec:	f383 8811 	msr	BASEPRI, r3
 8006ef0:	f3bf 8f6f 	isb	sy
 8006ef4:	f3bf 8f4f 	dsb	sy
 8006ef8:	60fb      	str	r3, [r7, #12]
}
 8006efa:	bf00      	nop
 8006efc:	bf00      	nop
 8006efe:	e7fd      	b.n	8006efc <vTaskStartScheduler+0xb8>
}
 8006f00:	bf00      	nop
 8006f02:	3718      	adds	r7, #24
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bd80      	pop	{r7, pc}
 8006f08:	0800ae44 	.word	0x0800ae44
 8006f0c:	080076b1 	.word	0x080076b1
 8006f10:	20000f90 	.word	0x20000f90
 8006f14:	20000a98 	.word	0x20000a98
 8006f18:	20000014 	.word	0x20000014
 8006f1c:	20000f8c 	.word	0x20000f8c
 8006f20:	20000f78 	.word	0x20000f78
 8006f24:	20000f70 	.word	0x20000f70

08006f28 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006f28:	b480      	push	{r7}
 8006f2a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006f2c:	4b04      	ldr	r3, [pc, #16]	@ (8006f40 <vTaskSuspendAll+0x18>)
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	3301      	adds	r3, #1
 8006f32:	4a03      	ldr	r2, [pc, #12]	@ (8006f40 <vTaskSuspendAll+0x18>)
 8006f34:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006f36:	bf00      	nop
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3e:	4770      	bx	lr
 8006f40:	20000f94 	.word	0x20000f94

08006f44 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b084      	sub	sp, #16
 8006f48:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006f4e:	2300      	movs	r3, #0
 8006f50:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006f52:	4b42      	ldr	r3, [pc, #264]	@ (800705c <xTaskResumeAll+0x118>)
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d10b      	bne.n	8006f72 <xTaskResumeAll+0x2e>
	__asm volatile
 8006f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f5e:	f383 8811 	msr	BASEPRI, r3
 8006f62:	f3bf 8f6f 	isb	sy
 8006f66:	f3bf 8f4f 	dsb	sy
 8006f6a:	603b      	str	r3, [r7, #0]
}
 8006f6c:	bf00      	nop
 8006f6e:	bf00      	nop
 8006f70:	e7fd      	b.n	8006f6e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006f72:	f001 fe21 	bl	8008bb8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006f76:	4b39      	ldr	r3, [pc, #228]	@ (800705c <xTaskResumeAll+0x118>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	3b01      	subs	r3, #1
 8006f7c:	4a37      	ldr	r2, [pc, #220]	@ (800705c <xTaskResumeAll+0x118>)
 8006f7e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006f80:	4b36      	ldr	r3, [pc, #216]	@ (800705c <xTaskResumeAll+0x118>)
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d162      	bne.n	800704e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006f88:	4b35      	ldr	r3, [pc, #212]	@ (8007060 <xTaskResumeAll+0x11c>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d05e      	beq.n	800704e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006f90:	e02f      	b.n	8006ff2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f92:	4b34      	ldr	r3, [pc, #208]	@ (8007064 <xTaskResumeAll+0x120>)
 8006f94:	68db      	ldr	r3, [r3, #12]
 8006f96:	68db      	ldr	r3, [r3, #12]
 8006f98:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	3318      	adds	r3, #24
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	f7fe fcf2 	bl	8005988 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	3304      	adds	r3, #4
 8006fa8:	4618      	mov	r0, r3
 8006faa:	f7fe fced 	bl	8005988 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fb2:	4b2d      	ldr	r3, [pc, #180]	@ (8007068 <xTaskResumeAll+0x124>)
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	429a      	cmp	r2, r3
 8006fb8:	d903      	bls.n	8006fc2 <xTaskResumeAll+0x7e>
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fbe:	4a2a      	ldr	r2, [pc, #168]	@ (8007068 <xTaskResumeAll+0x124>)
 8006fc0:	6013      	str	r3, [r2, #0]
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fc6:	4613      	mov	r3, r2
 8006fc8:	009b      	lsls	r3, r3, #2
 8006fca:	4413      	add	r3, r2
 8006fcc:	009b      	lsls	r3, r3, #2
 8006fce:	4a27      	ldr	r2, [pc, #156]	@ (800706c <xTaskResumeAll+0x128>)
 8006fd0:	441a      	add	r2, r3
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	3304      	adds	r3, #4
 8006fd6:	4619      	mov	r1, r3
 8006fd8:	4610      	mov	r0, r2
 8006fda:	f7fe fc78 	bl	80058ce <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fe2:	4b23      	ldr	r3, [pc, #140]	@ (8007070 <xTaskResumeAll+0x12c>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fe8:	429a      	cmp	r2, r3
 8006fea:	d302      	bcc.n	8006ff2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006fec:	4b21      	ldr	r3, [pc, #132]	@ (8007074 <xTaskResumeAll+0x130>)
 8006fee:	2201      	movs	r2, #1
 8006ff0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006ff2:	4b1c      	ldr	r3, [pc, #112]	@ (8007064 <xTaskResumeAll+0x120>)
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d1cb      	bne.n	8006f92 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d001      	beq.n	8007004 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007000:	f000 fd2c 	bl	8007a5c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007004:	4b1c      	ldr	r3, [pc, #112]	@ (8007078 <xTaskResumeAll+0x134>)
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d010      	beq.n	8007032 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007010:	f000 f8d6 	bl	80071c0 <xTaskIncrementTick>
 8007014:	4603      	mov	r3, r0
 8007016:	2b00      	cmp	r3, #0
 8007018:	d002      	beq.n	8007020 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800701a:	4b16      	ldr	r3, [pc, #88]	@ (8007074 <xTaskResumeAll+0x130>)
 800701c:	2201      	movs	r2, #1
 800701e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	3b01      	subs	r3, #1
 8007024:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d1f1      	bne.n	8007010 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800702c:	4b12      	ldr	r3, [pc, #72]	@ (8007078 <xTaskResumeAll+0x134>)
 800702e:	2200      	movs	r2, #0
 8007030:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007032:	4b10      	ldr	r3, [pc, #64]	@ (8007074 <xTaskResumeAll+0x130>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d009      	beq.n	800704e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800703a:	2301      	movs	r3, #1
 800703c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800703e:	4b0f      	ldr	r3, [pc, #60]	@ (800707c <xTaskResumeAll+0x138>)
 8007040:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007044:	601a      	str	r2, [r3, #0]
 8007046:	f3bf 8f4f 	dsb	sy
 800704a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800704e:	f001 fde5 	bl	8008c1c <vPortExitCritical>

	return xAlreadyYielded;
 8007052:	68bb      	ldr	r3, [r7, #8]
}
 8007054:	4618      	mov	r0, r3
 8007056:	3710      	adds	r7, #16
 8007058:	46bd      	mov	sp, r7
 800705a:	bd80      	pop	{r7, pc}
 800705c:	20000f94 	.word	0x20000f94
 8007060:	20000f6c 	.word	0x20000f6c
 8007064:	20000f2c 	.word	0x20000f2c
 8007068:	20000f74 	.word	0x20000f74
 800706c:	20000a9c 	.word	0x20000a9c
 8007070:	20000a98 	.word	0x20000a98
 8007074:	20000f80 	.word	0x20000f80
 8007078:	20000f7c 	.word	0x20000f7c
 800707c:	e000ed04 	.word	0xe000ed04

08007080 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007080:	b480      	push	{r7}
 8007082:	b083      	sub	sp, #12
 8007084:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007086:	4b05      	ldr	r3, [pc, #20]	@ (800709c <xTaskGetTickCount+0x1c>)
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800708c:	687b      	ldr	r3, [r7, #4]
}
 800708e:	4618      	mov	r0, r3
 8007090:	370c      	adds	r7, #12
 8007092:	46bd      	mov	sp, r7
 8007094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007098:	4770      	bx	lr
 800709a:	bf00      	nop
 800709c:	20000f70 	.word	0x20000f70

080070a0 <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b086      	sub	sp, #24
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	60f8      	str	r0, [r7, #12]
 80070a8:	60b9      	str	r1, [r7, #8]
 80070aa:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 80070ac:	2300      	movs	r3, #0
 80070ae:	617b      	str	r3, [r7, #20]
 80070b0:	2338      	movs	r3, #56	@ 0x38
 80070b2:	613b      	str	r3, [r7, #16]

		vTaskSuspendAll();
 80070b4:	f7ff ff38 	bl	8006f28 <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
 80070b8:	4b3b      	ldr	r3, [pc, #236]	@ (80071a8 <uxTaskGetSystemState+0x108>)
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	68ba      	ldr	r2, [r7, #8]
 80070be:	429a      	cmp	r2, r3
 80070c0:	d36a      	bcc.n	8007198 <uxTaskGetSystemState+0xf8>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
 80070c2:	693b      	ldr	r3, [r7, #16]
 80070c4:	3b01      	subs	r3, #1
 80070c6:	613b      	str	r3, [r7, #16]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
 80070c8:	697a      	ldr	r2, [r7, #20]
 80070ca:	4613      	mov	r3, r2
 80070cc:	00db      	lsls	r3, r3, #3
 80070ce:	4413      	add	r3, r2
 80070d0:	009b      	lsls	r3, r3, #2
 80070d2:	461a      	mov	r2, r3
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	1898      	adds	r0, r3, r2
 80070d8:	693a      	ldr	r2, [r7, #16]
 80070da:	4613      	mov	r3, r2
 80070dc:	009b      	lsls	r3, r3, #2
 80070de:	4413      	add	r3, r2
 80070e0:	009b      	lsls	r3, r3, #2
 80070e2:	4a32      	ldr	r2, [pc, #200]	@ (80071ac <uxTaskGetSystemState+0x10c>)
 80070e4:	4413      	add	r3, r2
 80070e6:	2201      	movs	r2, #1
 80070e8:	4619      	mov	r1, r3
 80070ea:	f000 fc13 	bl	8007914 <prvListTasksWithinSingleList>
 80070ee:	4602      	mov	r2, r0
 80070f0:	697b      	ldr	r3, [r7, #20]
 80070f2:	4413      	add	r3, r2
 80070f4:	617b      	str	r3, [r7, #20]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80070f6:	693b      	ldr	r3, [r7, #16]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d1e2      	bne.n	80070c2 <uxTaskGetSystemState+0x22>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
 80070fc:	697a      	ldr	r2, [r7, #20]
 80070fe:	4613      	mov	r3, r2
 8007100:	00db      	lsls	r3, r3, #3
 8007102:	4413      	add	r3, r2
 8007104:	009b      	lsls	r3, r3, #2
 8007106:	461a      	mov	r2, r3
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	4413      	add	r3, r2
 800710c:	4a28      	ldr	r2, [pc, #160]	@ (80071b0 <uxTaskGetSystemState+0x110>)
 800710e:	6811      	ldr	r1, [r2, #0]
 8007110:	2202      	movs	r2, #2
 8007112:	4618      	mov	r0, r3
 8007114:	f000 fbfe 	bl	8007914 <prvListTasksWithinSingleList>
 8007118:	4602      	mov	r2, r0
 800711a:	697b      	ldr	r3, [r7, #20]
 800711c:	4413      	add	r3, r2
 800711e:	617b      	str	r3, [r7, #20]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
 8007120:	697a      	ldr	r2, [r7, #20]
 8007122:	4613      	mov	r3, r2
 8007124:	00db      	lsls	r3, r3, #3
 8007126:	4413      	add	r3, r2
 8007128:	009b      	lsls	r3, r3, #2
 800712a:	461a      	mov	r2, r3
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	4413      	add	r3, r2
 8007130:	4a20      	ldr	r2, [pc, #128]	@ (80071b4 <uxTaskGetSystemState+0x114>)
 8007132:	6811      	ldr	r1, [r2, #0]
 8007134:	2202      	movs	r2, #2
 8007136:	4618      	mov	r0, r3
 8007138:	f000 fbec 	bl	8007914 <prvListTasksWithinSingleList>
 800713c:	4602      	mov	r2, r0
 800713e:	697b      	ldr	r3, [r7, #20]
 8007140:	4413      	add	r3, r2
 8007142:	617b      	str	r3, [r7, #20]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
 8007144:	697a      	ldr	r2, [r7, #20]
 8007146:	4613      	mov	r3, r2
 8007148:	00db      	lsls	r3, r3, #3
 800714a:	4413      	add	r3, r2
 800714c:	009b      	lsls	r3, r3, #2
 800714e:	461a      	mov	r2, r3
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	4413      	add	r3, r2
 8007154:	2204      	movs	r2, #4
 8007156:	4918      	ldr	r1, [pc, #96]	@ (80071b8 <uxTaskGetSystemState+0x118>)
 8007158:	4618      	mov	r0, r3
 800715a:	f000 fbdb 	bl	8007914 <prvListTasksWithinSingleList>
 800715e:	4602      	mov	r2, r0
 8007160:	697b      	ldr	r3, [r7, #20]
 8007162:	4413      	add	r3, r2
 8007164:	617b      	str	r3, [r7, #20]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
 8007166:	697a      	ldr	r2, [r7, #20]
 8007168:	4613      	mov	r3, r2
 800716a:	00db      	lsls	r3, r3, #3
 800716c:	4413      	add	r3, r2
 800716e:	009b      	lsls	r3, r3, #2
 8007170:	461a      	mov	r2, r3
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	4413      	add	r3, r2
 8007176:	2203      	movs	r2, #3
 8007178:	4910      	ldr	r1, [pc, #64]	@ (80071bc <uxTaskGetSystemState+0x11c>)
 800717a:	4618      	mov	r0, r3
 800717c:	f000 fbca 	bl	8007914 <prvListTasksWithinSingleList>
 8007180:	4602      	mov	r2, r0
 8007182:	697b      	ldr	r3, [r7, #20]
 8007184:	4413      	add	r3, r2
 8007186:	617b      	str	r3, [r7, #20]
				}
				#endif

				#if ( configGENERATE_RUN_TIME_STATS == 1)
				{
					if( pulTotalRunTime != NULL )
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d004      	beq.n	8007198 <uxTaskGetSystemState+0xf8>
					{
						#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
							portALT_GET_RUN_TIME_COUNTER_VALUE( ( *pulTotalRunTime ) );
						#else
							*pulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800718e:	f7fa fe49 	bl	8001e24 <getRunTimeCounterValue>
 8007192:	4602      	mov	r2, r0
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
 8007198:	f7ff fed4 	bl	8006f44 <xTaskResumeAll>

		return uxTask;
 800719c:	697b      	ldr	r3, [r7, #20]
	}
 800719e:	4618      	mov	r0, r3
 80071a0:	3718      	adds	r7, #24
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}
 80071a6:	bf00      	nop
 80071a8:	20000f6c 	.word	0x20000f6c
 80071ac:	20000a9c 	.word	0x20000a9c
 80071b0:	20000f24 	.word	0x20000f24
 80071b4:	20000f28 	.word	0x20000f28
 80071b8:	20000f40 	.word	0x20000f40
 80071bc:	20000f58 	.word	0x20000f58

080071c0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b086      	sub	sp, #24
 80071c4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80071c6:	2300      	movs	r3, #0
 80071c8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80071ca:	4b4f      	ldr	r3, [pc, #316]	@ (8007308 <xTaskIncrementTick+0x148>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	f040 8090 	bne.w	80072f4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80071d4:	4b4d      	ldr	r3, [pc, #308]	@ (800730c <xTaskIncrementTick+0x14c>)
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	3301      	adds	r3, #1
 80071da:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80071dc:	4a4b      	ldr	r2, [pc, #300]	@ (800730c <xTaskIncrementTick+0x14c>)
 80071de:	693b      	ldr	r3, [r7, #16]
 80071e0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80071e2:	693b      	ldr	r3, [r7, #16]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d121      	bne.n	800722c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80071e8:	4b49      	ldr	r3, [pc, #292]	@ (8007310 <xTaskIncrementTick+0x150>)
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d00b      	beq.n	800720a <xTaskIncrementTick+0x4a>
	__asm volatile
 80071f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071f6:	f383 8811 	msr	BASEPRI, r3
 80071fa:	f3bf 8f6f 	isb	sy
 80071fe:	f3bf 8f4f 	dsb	sy
 8007202:	603b      	str	r3, [r7, #0]
}
 8007204:	bf00      	nop
 8007206:	bf00      	nop
 8007208:	e7fd      	b.n	8007206 <xTaskIncrementTick+0x46>
 800720a:	4b41      	ldr	r3, [pc, #260]	@ (8007310 <xTaskIncrementTick+0x150>)
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	60fb      	str	r3, [r7, #12]
 8007210:	4b40      	ldr	r3, [pc, #256]	@ (8007314 <xTaskIncrementTick+0x154>)
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	4a3e      	ldr	r2, [pc, #248]	@ (8007310 <xTaskIncrementTick+0x150>)
 8007216:	6013      	str	r3, [r2, #0]
 8007218:	4a3e      	ldr	r2, [pc, #248]	@ (8007314 <xTaskIncrementTick+0x154>)
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	6013      	str	r3, [r2, #0]
 800721e:	4b3e      	ldr	r3, [pc, #248]	@ (8007318 <xTaskIncrementTick+0x158>)
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	3301      	adds	r3, #1
 8007224:	4a3c      	ldr	r2, [pc, #240]	@ (8007318 <xTaskIncrementTick+0x158>)
 8007226:	6013      	str	r3, [r2, #0]
 8007228:	f000 fc18 	bl	8007a5c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800722c:	4b3b      	ldr	r3, [pc, #236]	@ (800731c <xTaskIncrementTick+0x15c>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	693a      	ldr	r2, [r7, #16]
 8007232:	429a      	cmp	r2, r3
 8007234:	d349      	bcc.n	80072ca <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007236:	4b36      	ldr	r3, [pc, #216]	@ (8007310 <xTaskIncrementTick+0x150>)
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d104      	bne.n	800724a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007240:	4b36      	ldr	r3, [pc, #216]	@ (800731c <xTaskIncrementTick+0x15c>)
 8007242:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007246:	601a      	str	r2, [r3, #0]
					break;
 8007248:	e03f      	b.n	80072ca <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800724a:	4b31      	ldr	r3, [pc, #196]	@ (8007310 <xTaskIncrementTick+0x150>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	68db      	ldr	r3, [r3, #12]
 8007250:	68db      	ldr	r3, [r3, #12]
 8007252:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007254:	68bb      	ldr	r3, [r7, #8]
 8007256:	685b      	ldr	r3, [r3, #4]
 8007258:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800725a:	693a      	ldr	r2, [r7, #16]
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	429a      	cmp	r2, r3
 8007260:	d203      	bcs.n	800726a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007262:	4a2e      	ldr	r2, [pc, #184]	@ (800731c <xTaskIncrementTick+0x15c>)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007268:	e02f      	b.n	80072ca <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	3304      	adds	r3, #4
 800726e:	4618      	mov	r0, r3
 8007270:	f7fe fb8a 	bl	8005988 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007278:	2b00      	cmp	r3, #0
 800727a:	d004      	beq.n	8007286 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	3318      	adds	r3, #24
 8007280:	4618      	mov	r0, r3
 8007282:	f7fe fb81 	bl	8005988 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800728a:	4b25      	ldr	r3, [pc, #148]	@ (8007320 <xTaskIncrementTick+0x160>)
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	429a      	cmp	r2, r3
 8007290:	d903      	bls.n	800729a <xTaskIncrementTick+0xda>
 8007292:	68bb      	ldr	r3, [r7, #8]
 8007294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007296:	4a22      	ldr	r2, [pc, #136]	@ (8007320 <xTaskIncrementTick+0x160>)
 8007298:	6013      	str	r3, [r2, #0]
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800729e:	4613      	mov	r3, r2
 80072a0:	009b      	lsls	r3, r3, #2
 80072a2:	4413      	add	r3, r2
 80072a4:	009b      	lsls	r3, r3, #2
 80072a6:	4a1f      	ldr	r2, [pc, #124]	@ (8007324 <xTaskIncrementTick+0x164>)
 80072a8:	441a      	add	r2, r3
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	3304      	adds	r3, #4
 80072ae:	4619      	mov	r1, r3
 80072b0:	4610      	mov	r0, r2
 80072b2:	f7fe fb0c 	bl	80058ce <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072ba:	4b1b      	ldr	r3, [pc, #108]	@ (8007328 <xTaskIncrementTick+0x168>)
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072c0:	429a      	cmp	r2, r3
 80072c2:	d3b8      	bcc.n	8007236 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80072c4:	2301      	movs	r3, #1
 80072c6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80072c8:	e7b5      	b.n	8007236 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80072ca:	4b17      	ldr	r3, [pc, #92]	@ (8007328 <xTaskIncrementTick+0x168>)
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072d0:	4914      	ldr	r1, [pc, #80]	@ (8007324 <xTaskIncrementTick+0x164>)
 80072d2:	4613      	mov	r3, r2
 80072d4:	009b      	lsls	r3, r3, #2
 80072d6:	4413      	add	r3, r2
 80072d8:	009b      	lsls	r3, r3, #2
 80072da:	440b      	add	r3, r1
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	2b01      	cmp	r3, #1
 80072e0:	d901      	bls.n	80072e6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80072e2:	2301      	movs	r3, #1
 80072e4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80072e6:	4b11      	ldr	r3, [pc, #68]	@ (800732c <xTaskIncrementTick+0x16c>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d007      	beq.n	80072fe <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80072ee:	2301      	movs	r3, #1
 80072f0:	617b      	str	r3, [r7, #20]
 80072f2:	e004      	b.n	80072fe <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80072f4:	4b0e      	ldr	r3, [pc, #56]	@ (8007330 <xTaskIncrementTick+0x170>)
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	3301      	adds	r3, #1
 80072fa:	4a0d      	ldr	r2, [pc, #52]	@ (8007330 <xTaskIncrementTick+0x170>)
 80072fc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80072fe:	697b      	ldr	r3, [r7, #20]
}
 8007300:	4618      	mov	r0, r3
 8007302:	3718      	adds	r7, #24
 8007304:	46bd      	mov	sp, r7
 8007306:	bd80      	pop	{r7, pc}
 8007308:	20000f94 	.word	0x20000f94
 800730c:	20000f70 	.word	0x20000f70
 8007310:	20000f24 	.word	0x20000f24
 8007314:	20000f28 	.word	0x20000f28
 8007318:	20000f84 	.word	0x20000f84
 800731c:	20000f8c 	.word	0x20000f8c
 8007320:	20000f74 	.word	0x20000f74
 8007324:	20000a9c 	.word	0x20000a9c
 8007328:	20000a98 	.word	0x20000a98
 800732c:	20000f80 	.word	0x20000f80
 8007330:	20000f7c 	.word	0x20000f7c

08007334 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b084      	sub	sp, #16
 8007338:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800733a:	4b37      	ldr	r3, [pc, #220]	@ (8007418 <vTaskSwitchContext+0xe4>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d003      	beq.n	800734a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007342:	4b36      	ldr	r3, [pc, #216]	@ (800741c <vTaskSwitchContext+0xe8>)
 8007344:	2201      	movs	r2, #1
 8007346:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007348:	e062      	b.n	8007410 <vTaskSwitchContext+0xdc>
		xYieldPending = pdFALSE;
 800734a:	4b34      	ldr	r3, [pc, #208]	@ (800741c <vTaskSwitchContext+0xe8>)
 800734c:	2200      	movs	r2, #0
 800734e:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8007350:	f7fa fd68 	bl	8001e24 <getRunTimeCounterValue>
 8007354:	4603      	mov	r3, r0
 8007356:	4a32      	ldr	r2, [pc, #200]	@ (8007420 <vTaskSwitchContext+0xec>)
 8007358:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 800735a:	4b31      	ldr	r3, [pc, #196]	@ (8007420 <vTaskSwitchContext+0xec>)
 800735c:	681a      	ldr	r2, [r3, #0]
 800735e:	4b31      	ldr	r3, [pc, #196]	@ (8007424 <vTaskSwitchContext+0xf0>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	429a      	cmp	r2, r3
 8007364:	d90b      	bls.n	800737e <vTaskSwitchContext+0x4a>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8007366:	4b30      	ldr	r3, [pc, #192]	@ (8007428 <vTaskSwitchContext+0xf4>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f8d3 1080 	ldr.w	r1, [r3, #128]	@ 0x80
 800736e:	4a2c      	ldr	r2, [pc, #176]	@ (8007420 <vTaskSwitchContext+0xec>)
 8007370:	6810      	ldr	r0, [r2, #0]
 8007372:	4a2c      	ldr	r2, [pc, #176]	@ (8007424 <vTaskSwitchContext+0xf0>)
 8007374:	6812      	ldr	r2, [r2, #0]
 8007376:	1a82      	subs	r2, r0, r2
 8007378:	440a      	add	r2, r1
 800737a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
			ulTaskSwitchedInTime = ulTotalRunTime;
 800737e:	4b28      	ldr	r3, [pc, #160]	@ (8007420 <vTaskSwitchContext+0xec>)
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	4a28      	ldr	r2, [pc, #160]	@ (8007424 <vTaskSwitchContext+0xf0>)
 8007384:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007386:	4b29      	ldr	r3, [pc, #164]	@ (800742c <vTaskSwitchContext+0xf8>)
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	60fb      	str	r3, [r7, #12]
 800738c:	e011      	b.n	80073b2 <vTaskSwitchContext+0x7e>
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	2b00      	cmp	r3, #0
 8007392:	d10b      	bne.n	80073ac <vTaskSwitchContext+0x78>
	__asm volatile
 8007394:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007398:	f383 8811 	msr	BASEPRI, r3
 800739c:	f3bf 8f6f 	isb	sy
 80073a0:	f3bf 8f4f 	dsb	sy
 80073a4:	607b      	str	r3, [r7, #4]
}
 80073a6:	bf00      	nop
 80073a8:	bf00      	nop
 80073aa:	e7fd      	b.n	80073a8 <vTaskSwitchContext+0x74>
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	3b01      	subs	r3, #1
 80073b0:	60fb      	str	r3, [r7, #12]
 80073b2:	491f      	ldr	r1, [pc, #124]	@ (8007430 <vTaskSwitchContext+0xfc>)
 80073b4:	68fa      	ldr	r2, [r7, #12]
 80073b6:	4613      	mov	r3, r2
 80073b8:	009b      	lsls	r3, r3, #2
 80073ba:	4413      	add	r3, r2
 80073bc:	009b      	lsls	r3, r3, #2
 80073be:	440b      	add	r3, r1
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d0e3      	beq.n	800738e <vTaskSwitchContext+0x5a>
 80073c6:	68fa      	ldr	r2, [r7, #12]
 80073c8:	4613      	mov	r3, r2
 80073ca:	009b      	lsls	r3, r3, #2
 80073cc:	4413      	add	r3, r2
 80073ce:	009b      	lsls	r3, r3, #2
 80073d0:	4a17      	ldr	r2, [pc, #92]	@ (8007430 <vTaskSwitchContext+0xfc>)
 80073d2:	4413      	add	r3, r2
 80073d4:	60bb      	str	r3, [r7, #8]
 80073d6:	68bb      	ldr	r3, [r7, #8]
 80073d8:	685b      	ldr	r3, [r3, #4]
 80073da:	685a      	ldr	r2, [r3, #4]
 80073dc:	68bb      	ldr	r3, [r7, #8]
 80073de:	605a      	str	r2, [r3, #4]
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	685a      	ldr	r2, [r3, #4]
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	3308      	adds	r3, #8
 80073e8:	429a      	cmp	r2, r3
 80073ea:	d104      	bne.n	80073f6 <vTaskSwitchContext+0xc2>
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	685a      	ldr	r2, [r3, #4]
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	605a      	str	r2, [r3, #4]
 80073f6:	68bb      	ldr	r3, [r7, #8]
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	68db      	ldr	r3, [r3, #12]
 80073fc:	4a0a      	ldr	r2, [pc, #40]	@ (8007428 <vTaskSwitchContext+0xf4>)
 80073fe:	6013      	str	r3, [r2, #0]
 8007400:	4a0a      	ldr	r2, [pc, #40]	@ (800742c <vTaskSwitchContext+0xf8>)
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007406:	4b08      	ldr	r3, [pc, #32]	@ (8007428 <vTaskSwitchContext+0xf4>)
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	3384      	adds	r3, #132	@ 0x84
 800740c:	4a09      	ldr	r2, [pc, #36]	@ (8007434 <vTaskSwitchContext+0x100>)
 800740e:	6013      	str	r3, [r2, #0]
}
 8007410:	bf00      	nop
 8007412:	3710      	adds	r7, #16
 8007414:	46bd      	mov	sp, r7
 8007416:	bd80      	pop	{r7, pc}
 8007418:	20000f94 	.word	0x20000f94
 800741c:	20000f80 	.word	0x20000f80
 8007420:	20000f9c 	.word	0x20000f9c
 8007424:	20000f98 	.word	0x20000f98
 8007428:	20000a98 	.word	0x20000a98
 800742c:	20000f74 	.word	0x20000f74
 8007430:	20000a9c 	.word	0x20000a9c
 8007434:	20000014 	.word	0x20000014

08007438 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b084      	sub	sp, #16
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
 8007440:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d10b      	bne.n	8007460 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800744c:	f383 8811 	msr	BASEPRI, r3
 8007450:	f3bf 8f6f 	isb	sy
 8007454:	f3bf 8f4f 	dsb	sy
 8007458:	60fb      	str	r3, [r7, #12]
}
 800745a:	bf00      	nop
 800745c:	bf00      	nop
 800745e:	e7fd      	b.n	800745c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007460:	4b07      	ldr	r3, [pc, #28]	@ (8007480 <vTaskPlaceOnEventList+0x48>)
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	3318      	adds	r3, #24
 8007466:	4619      	mov	r1, r3
 8007468:	6878      	ldr	r0, [r7, #4]
 800746a:	f7fe fa54 	bl	8005916 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800746e:	2101      	movs	r1, #1
 8007470:	6838      	ldr	r0, [r7, #0]
 8007472:	f000 fe1f 	bl	80080b4 <prvAddCurrentTaskToDelayedList>
}
 8007476:	bf00      	nop
 8007478:	3710      	adds	r7, #16
 800747a:	46bd      	mov	sp, r7
 800747c:	bd80      	pop	{r7, pc}
 800747e:	bf00      	nop
 8007480:	20000a98 	.word	0x20000a98

08007484 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007484:	b580      	push	{r7, lr}
 8007486:	b086      	sub	sp, #24
 8007488:	af00      	add	r7, sp, #0
 800748a:	60f8      	str	r0, [r7, #12]
 800748c:	60b9      	str	r1, [r7, #8]
 800748e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d10b      	bne.n	80074ae <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800749a:	f383 8811 	msr	BASEPRI, r3
 800749e:	f3bf 8f6f 	isb	sy
 80074a2:	f3bf 8f4f 	dsb	sy
 80074a6:	617b      	str	r3, [r7, #20]
}
 80074a8:	bf00      	nop
 80074aa:	bf00      	nop
 80074ac:	e7fd      	b.n	80074aa <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80074ae:	4b0a      	ldr	r3, [pc, #40]	@ (80074d8 <vTaskPlaceOnEventListRestricted+0x54>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	3318      	adds	r3, #24
 80074b4:	4619      	mov	r1, r3
 80074b6:	68f8      	ldr	r0, [r7, #12]
 80074b8:	f7fe fa09 	bl	80058ce <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d002      	beq.n	80074c8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80074c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80074c6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80074c8:	6879      	ldr	r1, [r7, #4]
 80074ca:	68b8      	ldr	r0, [r7, #8]
 80074cc:	f000 fdf2 	bl	80080b4 <prvAddCurrentTaskToDelayedList>
	}
 80074d0:	bf00      	nop
 80074d2:	3718      	adds	r7, #24
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}
 80074d8:	20000a98 	.word	0x20000a98

080074dc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b086      	sub	sp, #24
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	68db      	ldr	r3, [r3, #12]
 80074e8:	68db      	ldr	r3, [r3, #12]
 80074ea:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80074ec:	693b      	ldr	r3, [r7, #16]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d10b      	bne.n	800750a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80074f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074f6:	f383 8811 	msr	BASEPRI, r3
 80074fa:	f3bf 8f6f 	isb	sy
 80074fe:	f3bf 8f4f 	dsb	sy
 8007502:	60fb      	str	r3, [r7, #12]
}
 8007504:	bf00      	nop
 8007506:	bf00      	nop
 8007508:	e7fd      	b.n	8007506 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800750a:	693b      	ldr	r3, [r7, #16]
 800750c:	3318      	adds	r3, #24
 800750e:	4618      	mov	r0, r3
 8007510:	f7fe fa3a 	bl	8005988 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007514:	4b1d      	ldr	r3, [pc, #116]	@ (800758c <xTaskRemoveFromEventList+0xb0>)
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d11d      	bne.n	8007558 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800751c:	693b      	ldr	r3, [r7, #16]
 800751e:	3304      	adds	r3, #4
 8007520:	4618      	mov	r0, r3
 8007522:	f7fe fa31 	bl	8005988 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007526:	693b      	ldr	r3, [r7, #16]
 8007528:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800752a:	4b19      	ldr	r3, [pc, #100]	@ (8007590 <xTaskRemoveFromEventList+0xb4>)
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	429a      	cmp	r2, r3
 8007530:	d903      	bls.n	800753a <xTaskRemoveFromEventList+0x5e>
 8007532:	693b      	ldr	r3, [r7, #16]
 8007534:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007536:	4a16      	ldr	r2, [pc, #88]	@ (8007590 <xTaskRemoveFromEventList+0xb4>)
 8007538:	6013      	str	r3, [r2, #0]
 800753a:	693b      	ldr	r3, [r7, #16]
 800753c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800753e:	4613      	mov	r3, r2
 8007540:	009b      	lsls	r3, r3, #2
 8007542:	4413      	add	r3, r2
 8007544:	009b      	lsls	r3, r3, #2
 8007546:	4a13      	ldr	r2, [pc, #76]	@ (8007594 <xTaskRemoveFromEventList+0xb8>)
 8007548:	441a      	add	r2, r3
 800754a:	693b      	ldr	r3, [r7, #16]
 800754c:	3304      	adds	r3, #4
 800754e:	4619      	mov	r1, r3
 8007550:	4610      	mov	r0, r2
 8007552:	f7fe f9bc 	bl	80058ce <vListInsertEnd>
 8007556:	e005      	b.n	8007564 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007558:	693b      	ldr	r3, [r7, #16]
 800755a:	3318      	adds	r3, #24
 800755c:	4619      	mov	r1, r3
 800755e:	480e      	ldr	r0, [pc, #56]	@ (8007598 <xTaskRemoveFromEventList+0xbc>)
 8007560:	f7fe f9b5 	bl	80058ce <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007564:	693b      	ldr	r3, [r7, #16]
 8007566:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007568:	4b0c      	ldr	r3, [pc, #48]	@ (800759c <xTaskRemoveFromEventList+0xc0>)
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800756e:	429a      	cmp	r2, r3
 8007570:	d905      	bls.n	800757e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007572:	2301      	movs	r3, #1
 8007574:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007576:	4b0a      	ldr	r3, [pc, #40]	@ (80075a0 <xTaskRemoveFromEventList+0xc4>)
 8007578:	2201      	movs	r2, #1
 800757a:	601a      	str	r2, [r3, #0]
 800757c:	e001      	b.n	8007582 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800757e:	2300      	movs	r3, #0
 8007580:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007582:	697b      	ldr	r3, [r7, #20]
}
 8007584:	4618      	mov	r0, r3
 8007586:	3718      	adds	r7, #24
 8007588:	46bd      	mov	sp, r7
 800758a:	bd80      	pop	{r7, pc}
 800758c:	20000f94 	.word	0x20000f94
 8007590:	20000f74 	.word	0x20000f74
 8007594:	20000a9c 	.word	0x20000a9c
 8007598:	20000f2c 	.word	0x20000f2c
 800759c:	20000a98 	.word	0x20000a98
 80075a0:	20000f80 	.word	0x20000f80

080075a4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80075a4:	b480      	push	{r7}
 80075a6:	b083      	sub	sp, #12
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80075ac:	4b06      	ldr	r3, [pc, #24]	@ (80075c8 <vTaskInternalSetTimeOutState+0x24>)
 80075ae:	681a      	ldr	r2, [r3, #0]
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80075b4:	4b05      	ldr	r3, [pc, #20]	@ (80075cc <vTaskInternalSetTimeOutState+0x28>)
 80075b6:	681a      	ldr	r2, [r3, #0]
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	605a      	str	r2, [r3, #4]
}
 80075bc:	bf00      	nop
 80075be:	370c      	adds	r7, #12
 80075c0:	46bd      	mov	sp, r7
 80075c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c6:	4770      	bx	lr
 80075c8:	20000f84 	.word	0x20000f84
 80075cc:	20000f70 	.word	0x20000f70

080075d0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b088      	sub	sp, #32
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]
 80075d8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d10b      	bne.n	80075f8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80075e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075e4:	f383 8811 	msr	BASEPRI, r3
 80075e8:	f3bf 8f6f 	isb	sy
 80075ec:	f3bf 8f4f 	dsb	sy
 80075f0:	613b      	str	r3, [r7, #16]
}
 80075f2:	bf00      	nop
 80075f4:	bf00      	nop
 80075f6:	e7fd      	b.n	80075f4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d10b      	bne.n	8007616 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80075fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007602:	f383 8811 	msr	BASEPRI, r3
 8007606:	f3bf 8f6f 	isb	sy
 800760a:	f3bf 8f4f 	dsb	sy
 800760e:	60fb      	str	r3, [r7, #12]
}
 8007610:	bf00      	nop
 8007612:	bf00      	nop
 8007614:	e7fd      	b.n	8007612 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007616:	f001 facf 	bl	8008bb8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800761a:	4b1d      	ldr	r3, [pc, #116]	@ (8007690 <xTaskCheckForTimeOut+0xc0>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	685b      	ldr	r3, [r3, #4]
 8007624:	69ba      	ldr	r2, [r7, #24]
 8007626:	1ad3      	subs	r3, r2, r3
 8007628:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007632:	d102      	bne.n	800763a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007634:	2300      	movs	r3, #0
 8007636:	61fb      	str	r3, [r7, #28]
 8007638:	e023      	b.n	8007682 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681a      	ldr	r2, [r3, #0]
 800763e:	4b15      	ldr	r3, [pc, #84]	@ (8007694 <xTaskCheckForTimeOut+0xc4>)
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	429a      	cmp	r2, r3
 8007644:	d007      	beq.n	8007656 <xTaskCheckForTimeOut+0x86>
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	685b      	ldr	r3, [r3, #4]
 800764a:	69ba      	ldr	r2, [r7, #24]
 800764c:	429a      	cmp	r2, r3
 800764e:	d302      	bcc.n	8007656 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007650:	2301      	movs	r3, #1
 8007652:	61fb      	str	r3, [r7, #28]
 8007654:	e015      	b.n	8007682 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	697a      	ldr	r2, [r7, #20]
 800765c:	429a      	cmp	r2, r3
 800765e:	d20b      	bcs.n	8007678 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	681a      	ldr	r2, [r3, #0]
 8007664:	697b      	ldr	r3, [r7, #20]
 8007666:	1ad2      	subs	r2, r2, r3
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800766c:	6878      	ldr	r0, [r7, #4]
 800766e:	f7ff ff99 	bl	80075a4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007672:	2300      	movs	r3, #0
 8007674:	61fb      	str	r3, [r7, #28]
 8007676:	e004      	b.n	8007682 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	2200      	movs	r2, #0
 800767c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800767e:	2301      	movs	r3, #1
 8007680:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007682:	f001 facb 	bl	8008c1c <vPortExitCritical>

	return xReturn;
 8007686:	69fb      	ldr	r3, [r7, #28]
}
 8007688:	4618      	mov	r0, r3
 800768a:	3720      	adds	r7, #32
 800768c:	46bd      	mov	sp, r7
 800768e:	bd80      	pop	{r7, pc}
 8007690:	20000f70 	.word	0x20000f70
 8007694:	20000f84 	.word	0x20000f84

08007698 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007698:	b480      	push	{r7}
 800769a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800769c:	4b03      	ldr	r3, [pc, #12]	@ (80076ac <vTaskMissedYield+0x14>)
 800769e:	2201      	movs	r2, #1
 80076a0:	601a      	str	r2, [r3, #0]
}
 80076a2:	bf00      	nop
 80076a4:	46bd      	mov	sp, r7
 80076a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076aa:	4770      	bx	lr
 80076ac:	20000f80 	.word	0x20000f80

080076b0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b082      	sub	sp, #8
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80076b8:	f000 f896 	bl	80077e8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80076bc:	4b06      	ldr	r3, [pc, #24]	@ (80076d8 <prvIdleTask+0x28>)
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	2b01      	cmp	r3, #1
 80076c2:	d9f9      	bls.n	80076b8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80076c4:	4b05      	ldr	r3, [pc, #20]	@ (80076dc <prvIdleTask+0x2c>)
 80076c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076ca:	601a      	str	r2, [r3, #0]
 80076cc:	f3bf 8f4f 	dsb	sy
 80076d0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80076d4:	e7f0      	b.n	80076b8 <prvIdleTask+0x8>
 80076d6:	bf00      	nop
 80076d8:	20000a9c 	.word	0x20000a9c
 80076dc:	e000ed04 	.word	0xe000ed04

080076e0 <vTaskSetThreadLocalStoragePointer>:
/*-----------------------------------------------------------*/

#if ( configNUM_THREAD_LOCAL_STORAGE_POINTERS != 0 )

	void vTaskSetThreadLocalStoragePointer( TaskHandle_t xTaskToSet, BaseType_t xIndex, void *pvValue )
	{
 80076e0:	b480      	push	{r7}
 80076e2:	b087      	sub	sp, #28
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	60f8      	str	r0, [r7, #12]
 80076e8:	60b9      	str	r1, [r7, #8]
 80076ea:	607a      	str	r2, [r7, #4]
	TCB_t *pxTCB;

		if( xIndex < configNUM_THREAD_LOCAL_STORAGE_POINTERS )
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	2b09      	cmp	r3, #9
 80076f0:	dc0d      	bgt.n	800770e <vTaskSetThreadLocalStoragePointer+0x2e>
		{
			pxTCB = prvGetTCBFromHandle( xTaskToSet );
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d102      	bne.n	80076fe <vTaskSetThreadLocalStoragePointer+0x1e>
 80076f8:	4b08      	ldr	r3, [pc, #32]	@ (800771c <vTaskSetThreadLocalStoragePointer+0x3c>)
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	e000      	b.n	8007700 <vTaskSetThreadLocalStoragePointer+0x20>
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	617b      	str	r3, [r7, #20]
			pxTCB->pvThreadLocalStoragePointers[ xIndex ] = pvValue;
 8007702:	697b      	ldr	r3, [r7, #20]
 8007704:	68ba      	ldr	r2, [r7, #8]
 8007706:	3216      	adds	r2, #22
 8007708:	6879      	ldr	r1, [r7, #4]
 800770a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		}
	}
 800770e:	bf00      	nop
 8007710:	371c      	adds	r7, #28
 8007712:	46bd      	mov	sp, r7
 8007714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007718:	4770      	bx	lr
 800771a:	bf00      	nop
 800771c:	20000a98 	.word	0x20000a98

08007720 <pvTaskGetThreadLocalStoragePointer>:
/*-----------------------------------------------------------*/

#if ( configNUM_THREAD_LOCAL_STORAGE_POINTERS != 0 )

	void *pvTaskGetThreadLocalStoragePointer( TaskHandle_t xTaskToQuery, BaseType_t xIndex )
	{
 8007720:	b480      	push	{r7}
 8007722:	b085      	sub	sp, #20
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
 8007728:	6039      	str	r1, [r7, #0]
	void *pvReturn = NULL;
 800772a:	2300      	movs	r3, #0
 800772c:	60fb      	str	r3, [r7, #12]
	TCB_t *pxTCB;

		if( xIndex < configNUM_THREAD_LOCAL_STORAGE_POINTERS )
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	2b09      	cmp	r3, #9
 8007732:	dc0e      	bgt.n	8007752 <pvTaskGetThreadLocalStoragePointer+0x32>
		{
			pxTCB = prvGetTCBFromHandle( xTaskToQuery );
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d102      	bne.n	8007740 <pvTaskGetThreadLocalStoragePointer+0x20>
 800773a:	4b0a      	ldr	r3, [pc, #40]	@ (8007764 <pvTaskGetThreadLocalStoragePointer+0x44>)
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	e000      	b.n	8007742 <pvTaskGetThreadLocalStoragePointer+0x22>
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	60bb      	str	r3, [r7, #8]
			pvReturn = pxTCB->pvThreadLocalStoragePointers[ xIndex ];
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	683a      	ldr	r2, [r7, #0]
 8007748:	3216      	adds	r2, #22
 800774a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800774e:	60fb      	str	r3, [r7, #12]
 8007750:	e001      	b.n	8007756 <pvTaskGetThreadLocalStoragePointer+0x36>
		}
		else
		{
			pvReturn = NULL;
 8007752:	2300      	movs	r3, #0
 8007754:	60fb      	str	r3, [r7, #12]
		}

		return pvReturn;
 8007756:	68fb      	ldr	r3, [r7, #12]
	}
 8007758:	4618      	mov	r0, r3
 800775a:	3714      	adds	r7, #20
 800775c:	46bd      	mov	sp, r7
 800775e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007762:	4770      	bx	lr
 8007764:	20000a98 	.word	0x20000a98

08007768 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b082      	sub	sp, #8
 800776c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800776e:	2300      	movs	r3, #0
 8007770:	607b      	str	r3, [r7, #4]
 8007772:	e00c      	b.n	800778e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007774:	687a      	ldr	r2, [r7, #4]
 8007776:	4613      	mov	r3, r2
 8007778:	009b      	lsls	r3, r3, #2
 800777a:	4413      	add	r3, r2
 800777c:	009b      	lsls	r3, r3, #2
 800777e:	4a12      	ldr	r2, [pc, #72]	@ (80077c8 <prvInitialiseTaskLists+0x60>)
 8007780:	4413      	add	r3, r2
 8007782:	4618      	mov	r0, r3
 8007784:	f7fe f876 	bl	8005874 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	3301      	adds	r3, #1
 800778c:	607b      	str	r3, [r7, #4]
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2b37      	cmp	r3, #55	@ 0x37
 8007792:	d9ef      	bls.n	8007774 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007794:	480d      	ldr	r0, [pc, #52]	@ (80077cc <prvInitialiseTaskLists+0x64>)
 8007796:	f7fe f86d 	bl	8005874 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800779a:	480d      	ldr	r0, [pc, #52]	@ (80077d0 <prvInitialiseTaskLists+0x68>)
 800779c:	f7fe f86a 	bl	8005874 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80077a0:	480c      	ldr	r0, [pc, #48]	@ (80077d4 <prvInitialiseTaskLists+0x6c>)
 80077a2:	f7fe f867 	bl	8005874 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80077a6:	480c      	ldr	r0, [pc, #48]	@ (80077d8 <prvInitialiseTaskLists+0x70>)
 80077a8:	f7fe f864 	bl	8005874 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80077ac:	480b      	ldr	r0, [pc, #44]	@ (80077dc <prvInitialiseTaskLists+0x74>)
 80077ae:	f7fe f861 	bl	8005874 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80077b2:	4b0b      	ldr	r3, [pc, #44]	@ (80077e0 <prvInitialiseTaskLists+0x78>)
 80077b4:	4a05      	ldr	r2, [pc, #20]	@ (80077cc <prvInitialiseTaskLists+0x64>)
 80077b6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80077b8:	4b0a      	ldr	r3, [pc, #40]	@ (80077e4 <prvInitialiseTaskLists+0x7c>)
 80077ba:	4a05      	ldr	r2, [pc, #20]	@ (80077d0 <prvInitialiseTaskLists+0x68>)
 80077bc:	601a      	str	r2, [r3, #0]
}
 80077be:	bf00      	nop
 80077c0:	3708      	adds	r7, #8
 80077c2:	46bd      	mov	sp, r7
 80077c4:	bd80      	pop	{r7, pc}
 80077c6:	bf00      	nop
 80077c8:	20000a9c 	.word	0x20000a9c
 80077cc:	20000efc 	.word	0x20000efc
 80077d0:	20000f10 	.word	0x20000f10
 80077d4:	20000f2c 	.word	0x20000f2c
 80077d8:	20000f40 	.word	0x20000f40
 80077dc:	20000f58 	.word	0x20000f58
 80077e0:	20000f24 	.word	0x20000f24
 80077e4:	20000f28 	.word	0x20000f28

080077e8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b082      	sub	sp, #8
 80077ec:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80077ee:	e019      	b.n	8007824 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80077f0:	f001 f9e2 	bl	8008bb8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80077f4:	4b10      	ldr	r3, [pc, #64]	@ (8007838 <prvCheckTasksWaitingTermination+0x50>)
 80077f6:	68db      	ldr	r3, [r3, #12]
 80077f8:	68db      	ldr	r3, [r3, #12]
 80077fa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	3304      	adds	r3, #4
 8007800:	4618      	mov	r0, r3
 8007802:	f7fe f8c1 	bl	8005988 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007806:	4b0d      	ldr	r3, [pc, #52]	@ (800783c <prvCheckTasksWaitingTermination+0x54>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	3b01      	subs	r3, #1
 800780c:	4a0b      	ldr	r2, [pc, #44]	@ (800783c <prvCheckTasksWaitingTermination+0x54>)
 800780e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007810:	4b0b      	ldr	r3, [pc, #44]	@ (8007840 <prvCheckTasksWaitingTermination+0x58>)
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	3b01      	subs	r3, #1
 8007816:	4a0a      	ldr	r2, [pc, #40]	@ (8007840 <prvCheckTasksWaitingTermination+0x58>)
 8007818:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800781a:	f001 f9ff 	bl	8008c1c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800781e:	6878      	ldr	r0, [r7, #4]
 8007820:	f000 f8e6 	bl	80079f0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007824:	4b06      	ldr	r3, [pc, #24]	@ (8007840 <prvCheckTasksWaitingTermination+0x58>)
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	2b00      	cmp	r3, #0
 800782a:	d1e1      	bne.n	80077f0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800782c:	bf00      	nop
 800782e:	bf00      	nop
 8007830:	3708      	adds	r7, #8
 8007832:	46bd      	mov	sp, r7
 8007834:	bd80      	pop	{r7, pc}
 8007836:	bf00      	nop
 8007838:	20000f40 	.word	0x20000f40
 800783c:	20000f6c 	.word	0x20000f6c
 8007840:	20000f54 	.word	0x20000f54

08007844 <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
 8007844:	b580      	push	{r7, lr}
 8007846:	b086      	sub	sp, #24
 8007848:	af00      	add	r7, sp, #0
 800784a:	60f8      	str	r0, [r7, #12]
 800784c:	60b9      	str	r1, [r7, #8]
 800784e:	607a      	str	r2, [r7, #4]
 8007850:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d102      	bne.n	800785e <vTaskGetInfo+0x1a>
 8007858:	4b2d      	ldr	r3, [pc, #180]	@ (8007910 <vTaskGetInfo+0xcc>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	e000      	b.n	8007860 <vTaskGetInfo+0x1c>
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
 8007862:	68bb      	ldr	r3, [r7, #8]
 8007864:	697a      	ldr	r2, [r7, #20]
 8007866:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
 8007868:	697b      	ldr	r3, [r7, #20]
 800786a:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
 8007872:	697b      	ldr	r3, [r7, #20]
 8007874:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007876:	68bb      	ldr	r3, [r7, #8]
 8007878:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
 800787a:	697b      	ldr	r3, [r7, #20]
 800787c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800787e:	68bb      	ldr	r3, [r7, #8]
 8007880:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
 8007882:	697b      	ldr	r3, [r7, #20]
 8007884:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007886:	68bb      	ldr	r3, [r7, #8]
 8007888:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
 800788a:	697b      	ldr	r3, [r7, #20]
 800788c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800788e:	68bb      	ldr	r3, [r7, #8]
 8007890:	615a      	str	r2, [r3, #20]
		}
		#endif

		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
 8007892:	697b      	ldr	r3, [r7, #20]
 8007894:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8007898:	68bb      	ldr	r3, [r7, #8]
 800789a:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
 800789c:	78fb      	ldrb	r3, [r7, #3]
 800789e:	2b05      	cmp	r3, #5
 80078a0:	d01a      	beq.n	80078d8 <vTaskGetInfo+0x94>
		{
			if( pxTCB == pxCurrentTCB )
 80078a2:	4b1b      	ldr	r3, [pc, #108]	@ (8007910 <vTaskGetInfo+0xcc>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	697a      	ldr	r2, [r7, #20]
 80078a8:	429a      	cmp	r2, r3
 80078aa:	d103      	bne.n	80078b4 <vTaskGetInfo+0x70>
			{
				pxTaskStatus->eCurrentState = eRunning;
 80078ac:	68bb      	ldr	r3, [r7, #8]
 80078ae:	2200      	movs	r2, #0
 80078b0:	731a      	strb	r2, [r3, #12]
 80078b2:	e018      	b.n	80078e6 <vTaskGetInfo+0xa2>
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
 80078b4:	68bb      	ldr	r3, [r7, #8]
 80078b6:	78fa      	ldrb	r2, [r7, #3]
 80078b8:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
 80078ba:	78fb      	ldrb	r3, [r7, #3]
 80078bc:	2b03      	cmp	r3, #3
 80078be:	d112      	bne.n	80078e6 <vTaskGetInfo+0xa2>
					{
						vTaskSuspendAll();
 80078c0:	f7ff fb32 	bl	8006f28 <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80078c4:	697b      	ldr	r3, [r7, #20]
 80078c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d002      	beq.n	80078d2 <vTaskGetInfo+0x8e>
							{
								pxTaskStatus->eCurrentState = eBlocked;
 80078cc:	68bb      	ldr	r3, [r7, #8]
 80078ce:	2202      	movs	r2, #2
 80078d0:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
 80078d2:	f7ff fb37 	bl	8006f44 <xTaskResumeAll>
 80078d6:	e006      	b.n	80078e6 <vTaskGetInfo+0xa2>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
 80078d8:	6978      	ldr	r0, [r7, #20]
 80078da:	f7ff f943 	bl	8006b64 <eTaskGetState>
 80078de:	4603      	mov	r3, r0
 80078e0:	461a      	mov	r2, r3
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	731a      	strb	r2, [r3, #12]
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d009      	beq.n	8007900 <vTaskGetInfo+0xbc>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
 80078ec:	697b      	ldr	r3, [r7, #20]
 80078ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078f0:	4618      	mov	r0, r3
 80078f2:	f000 f861 	bl	80079b8 <prvTaskCheckFreeStackSpace>
 80078f6:	4603      	mov	r3, r0
 80078f8:	461a      	mov	r2, r3
 80078fa:	68bb      	ldr	r3, [r7, #8]
 80078fc:	841a      	strh	r2, [r3, #32]
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
		}
	}
 80078fe:	e002      	b.n	8007906 <vTaskGetInfo+0xc2>
			pxTaskStatus->usStackHighWaterMark = 0;
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	2200      	movs	r2, #0
 8007904:	841a      	strh	r2, [r3, #32]
	}
 8007906:	bf00      	nop
 8007908:	3718      	adds	r7, #24
 800790a:	46bd      	mov	sp, r7
 800790c:	bd80      	pop	{r7, pc}
 800790e:	bf00      	nop
 8007910:	20000a98 	.word	0x20000a98

08007914 <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
 8007914:	b580      	push	{r7, lr}
 8007916:	b08a      	sub	sp, #40	@ 0x28
 8007918:	af00      	add	r7, sp, #0
 800791a:	60f8      	str	r0, [r7, #12]
 800791c:	60b9      	str	r1, [r7, #8]
 800791e:	4613      	mov	r3, r2
 8007920:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
 8007922:	2300      	movs	r3, #0
 8007924:	627b      	str	r3, [r7, #36]	@ 0x24

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d03f      	beq.n	80079ae <prvListTasksWithinSingleList+0x9a>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800792e:	68bb      	ldr	r3, [r7, #8]
 8007930:	623b      	str	r3, [r7, #32]
 8007932:	6a3b      	ldr	r3, [r7, #32]
 8007934:	685b      	ldr	r3, [r3, #4]
 8007936:	685a      	ldr	r2, [r3, #4]
 8007938:	6a3b      	ldr	r3, [r7, #32]
 800793a:	605a      	str	r2, [r3, #4]
 800793c:	6a3b      	ldr	r3, [r7, #32]
 800793e:	685a      	ldr	r2, [r3, #4]
 8007940:	6a3b      	ldr	r3, [r7, #32]
 8007942:	3308      	adds	r3, #8
 8007944:	429a      	cmp	r2, r3
 8007946:	d104      	bne.n	8007952 <prvListTasksWithinSingleList+0x3e>
 8007948:	6a3b      	ldr	r3, [r7, #32]
 800794a:	685b      	ldr	r3, [r3, #4]
 800794c:	685a      	ldr	r2, [r3, #4]
 800794e:	6a3b      	ldr	r3, [r7, #32]
 8007950:	605a      	str	r2, [r3, #4]
 8007952:	6a3b      	ldr	r3, [r7, #32]
 8007954:	685b      	ldr	r3, [r3, #4]
 8007956:	68db      	ldr	r3, [r3, #12]
 8007958:	61fb      	str	r3, [r7, #28]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800795a:	68bb      	ldr	r3, [r7, #8]
 800795c:	61bb      	str	r3, [r7, #24]
 800795e:	69bb      	ldr	r3, [r7, #24]
 8007960:	685b      	ldr	r3, [r3, #4]
 8007962:	685a      	ldr	r2, [r3, #4]
 8007964:	69bb      	ldr	r3, [r7, #24]
 8007966:	605a      	str	r2, [r3, #4]
 8007968:	69bb      	ldr	r3, [r7, #24]
 800796a:	685a      	ldr	r2, [r3, #4]
 800796c:	69bb      	ldr	r3, [r7, #24]
 800796e:	3308      	adds	r3, #8
 8007970:	429a      	cmp	r2, r3
 8007972:	d104      	bne.n	800797e <prvListTasksWithinSingleList+0x6a>
 8007974:	69bb      	ldr	r3, [r7, #24]
 8007976:	685b      	ldr	r3, [r3, #4]
 8007978:	685a      	ldr	r2, [r3, #4]
 800797a:	69bb      	ldr	r3, [r7, #24]
 800797c:	605a      	str	r2, [r3, #4]
 800797e:	69bb      	ldr	r3, [r7, #24]
 8007980:	685b      	ldr	r3, [r3, #4]
 8007982:	68db      	ldr	r3, [r3, #12]
 8007984:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
 8007986:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007988:	4613      	mov	r3, r2
 800798a:	00db      	lsls	r3, r3, #3
 800798c:	4413      	add	r3, r2
 800798e:	009b      	lsls	r3, r3, #2
 8007990:	461a      	mov	r2, r3
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	1899      	adds	r1, r3, r2
 8007996:	79fb      	ldrb	r3, [r7, #7]
 8007998:	2201      	movs	r2, #1
 800799a:	6978      	ldr	r0, [r7, #20]
 800799c:	f7ff ff52 	bl	8007844 <vTaskGetInfo>
				uxTask++;
 80079a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079a2:	3301      	adds	r3, #1
 80079a4:	627b      	str	r3, [r7, #36]	@ 0x24
			} while( pxNextTCB != pxFirstTCB );
 80079a6:	697a      	ldr	r2, [r7, #20]
 80079a8:	69fb      	ldr	r3, [r7, #28]
 80079aa:	429a      	cmp	r2, r3
 80079ac:	d1d5      	bne.n	800795a <prvListTasksWithinSingleList+0x46>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
 80079ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 80079b0:	4618      	mov	r0, r3
 80079b2:	3728      	adds	r7, #40	@ 0x28
 80079b4:	46bd      	mov	sp, r7
 80079b6:	bd80      	pop	{r7, pc}

080079b8 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 80079b8:	b480      	push	{r7}
 80079ba:	b085      	sub	sp, #20
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 80079c0:	2300      	movs	r3, #0
 80079c2:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80079c4:	e005      	b.n	80079d2 <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	3301      	adds	r3, #1
 80079ca:	607b      	str	r3, [r7, #4]
			ulCount++;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	3301      	adds	r3, #1
 80079d0:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	781b      	ldrb	r3, [r3, #0]
 80079d6:	2ba5      	cmp	r3, #165	@ 0xa5
 80079d8:	d0f5      	beq.n	80079c6 <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	089b      	lsrs	r3, r3, #2
 80079de:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	b29b      	uxth	r3, r3
	}
 80079e4:	4618      	mov	r0, r3
 80079e6:	3714      	adds	r7, #20
 80079e8:	46bd      	mov	sp, r7
 80079ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ee:	4770      	bx	lr

080079f0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b084      	sub	sp, #16
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	3384      	adds	r3, #132	@ 0x84
 80079fc:	4618      	mov	r0, r3
 80079fe:	f001 fdd5 	bl	80095ac <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	f893 30d5 	ldrb.w	r3, [r3, #213]	@ 0xd5
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d108      	bne.n	8007a1e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a10:	4618      	mov	r0, r3
 8007a12:	f001 fac1 	bl	8008f98 <vPortFree>
				vPortFree( pxTCB );
 8007a16:	6878      	ldr	r0, [r7, #4]
 8007a18:	f001 fabe 	bl	8008f98 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007a1c:	e019      	b.n	8007a52 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	f893 30d5 	ldrb.w	r3, [r3, #213]	@ 0xd5
 8007a24:	2b01      	cmp	r3, #1
 8007a26:	d103      	bne.n	8007a30 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007a28:	6878      	ldr	r0, [r7, #4]
 8007a2a:	f001 fab5 	bl	8008f98 <vPortFree>
	}
 8007a2e:	e010      	b.n	8007a52 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	f893 30d5 	ldrb.w	r3, [r3, #213]	@ 0xd5
 8007a36:	2b02      	cmp	r3, #2
 8007a38:	d00b      	beq.n	8007a52 <prvDeleteTCB+0x62>
	__asm volatile
 8007a3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a3e:	f383 8811 	msr	BASEPRI, r3
 8007a42:	f3bf 8f6f 	isb	sy
 8007a46:	f3bf 8f4f 	dsb	sy
 8007a4a:	60fb      	str	r3, [r7, #12]
}
 8007a4c:	bf00      	nop
 8007a4e:	bf00      	nop
 8007a50:	e7fd      	b.n	8007a4e <prvDeleteTCB+0x5e>
	}
 8007a52:	bf00      	nop
 8007a54:	3710      	adds	r7, #16
 8007a56:	46bd      	mov	sp, r7
 8007a58:	bd80      	pop	{r7, pc}
	...

08007a5c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	b083      	sub	sp, #12
 8007a60:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007a62:	4b0c      	ldr	r3, [pc, #48]	@ (8007a94 <prvResetNextTaskUnblockTime+0x38>)
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d104      	bne.n	8007a76 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007a6c:	4b0a      	ldr	r3, [pc, #40]	@ (8007a98 <prvResetNextTaskUnblockTime+0x3c>)
 8007a6e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007a72:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007a74:	e008      	b.n	8007a88 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a76:	4b07      	ldr	r3, [pc, #28]	@ (8007a94 <prvResetNextTaskUnblockTime+0x38>)
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	68db      	ldr	r3, [r3, #12]
 8007a7c:	68db      	ldr	r3, [r3, #12]
 8007a7e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	685b      	ldr	r3, [r3, #4]
 8007a84:	4a04      	ldr	r2, [pc, #16]	@ (8007a98 <prvResetNextTaskUnblockTime+0x3c>)
 8007a86:	6013      	str	r3, [r2, #0]
}
 8007a88:	bf00      	nop
 8007a8a:	370c      	adds	r7, #12
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a92:	4770      	bx	lr
 8007a94:	20000f24 	.word	0x20000f24
 8007a98:	20000f8c 	.word	0x20000f8c

08007a9c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8007a9c:	b480      	push	{r7}
 8007a9e:	b083      	sub	sp, #12
 8007aa0:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8007aa2:	4b05      	ldr	r3, [pc, #20]	@ (8007ab8 <xTaskGetCurrentTaskHandle+0x1c>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	607b      	str	r3, [r7, #4]

		return xReturn;
 8007aa8:	687b      	ldr	r3, [r7, #4]
	}
 8007aaa:	4618      	mov	r0, r3
 8007aac:	370c      	adds	r7, #12
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab4:	4770      	bx	lr
 8007ab6:	bf00      	nop
 8007ab8:	20000a98 	.word	0x20000a98

08007abc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007abc:	b480      	push	{r7}
 8007abe:	b083      	sub	sp, #12
 8007ac0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007ac2:	4b0b      	ldr	r3, [pc, #44]	@ (8007af0 <xTaskGetSchedulerState+0x34>)
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d102      	bne.n	8007ad0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007aca:	2301      	movs	r3, #1
 8007acc:	607b      	str	r3, [r7, #4]
 8007ace:	e008      	b.n	8007ae2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ad0:	4b08      	ldr	r3, [pc, #32]	@ (8007af4 <xTaskGetSchedulerState+0x38>)
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d102      	bne.n	8007ade <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007ad8:	2302      	movs	r3, #2
 8007ada:	607b      	str	r3, [r7, #4]
 8007adc:	e001      	b.n	8007ae2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007ade:	2300      	movs	r3, #0
 8007ae0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007ae2:	687b      	ldr	r3, [r7, #4]
	}
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	370c      	adds	r7, #12
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aee:	4770      	bx	lr
 8007af0:	20000f78 	.word	0x20000f78
 8007af4:	20000f94 	.word	0x20000f94

08007af8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b084      	sub	sp, #16
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007b04:	2300      	movs	r3, #0
 8007b06:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d051      	beq.n	8007bb2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b12:	4b2a      	ldr	r3, [pc, #168]	@ (8007bbc <xTaskPriorityInherit+0xc4>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b18:	429a      	cmp	r2, r3
 8007b1a:	d241      	bcs.n	8007ba0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	699b      	ldr	r3, [r3, #24]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	db06      	blt.n	8007b32 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b24:	4b25      	ldr	r3, [pc, #148]	@ (8007bbc <xTaskPriorityInherit+0xc4>)
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b2a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007b2e:	68bb      	ldr	r3, [r7, #8]
 8007b30:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007b32:	68bb      	ldr	r3, [r7, #8]
 8007b34:	6959      	ldr	r1, [r3, #20]
 8007b36:	68bb      	ldr	r3, [r7, #8]
 8007b38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b3a:	4613      	mov	r3, r2
 8007b3c:	009b      	lsls	r3, r3, #2
 8007b3e:	4413      	add	r3, r2
 8007b40:	009b      	lsls	r3, r3, #2
 8007b42:	4a1f      	ldr	r2, [pc, #124]	@ (8007bc0 <xTaskPriorityInherit+0xc8>)
 8007b44:	4413      	add	r3, r2
 8007b46:	4299      	cmp	r1, r3
 8007b48:	d122      	bne.n	8007b90 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007b4a:	68bb      	ldr	r3, [r7, #8]
 8007b4c:	3304      	adds	r3, #4
 8007b4e:	4618      	mov	r0, r3
 8007b50:	f7fd ff1a 	bl	8005988 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007b54:	4b19      	ldr	r3, [pc, #100]	@ (8007bbc <xTaskPriorityInherit+0xc4>)
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b5a:	68bb      	ldr	r3, [r7, #8]
 8007b5c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007b5e:	68bb      	ldr	r3, [r7, #8]
 8007b60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b62:	4b18      	ldr	r3, [pc, #96]	@ (8007bc4 <xTaskPriorityInherit+0xcc>)
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	429a      	cmp	r2, r3
 8007b68:	d903      	bls.n	8007b72 <xTaskPriorityInherit+0x7a>
 8007b6a:	68bb      	ldr	r3, [r7, #8]
 8007b6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b6e:	4a15      	ldr	r2, [pc, #84]	@ (8007bc4 <xTaskPriorityInherit+0xcc>)
 8007b70:	6013      	str	r3, [r2, #0]
 8007b72:	68bb      	ldr	r3, [r7, #8]
 8007b74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b76:	4613      	mov	r3, r2
 8007b78:	009b      	lsls	r3, r3, #2
 8007b7a:	4413      	add	r3, r2
 8007b7c:	009b      	lsls	r3, r3, #2
 8007b7e:	4a10      	ldr	r2, [pc, #64]	@ (8007bc0 <xTaskPriorityInherit+0xc8>)
 8007b80:	441a      	add	r2, r3
 8007b82:	68bb      	ldr	r3, [r7, #8]
 8007b84:	3304      	adds	r3, #4
 8007b86:	4619      	mov	r1, r3
 8007b88:	4610      	mov	r0, r2
 8007b8a:	f7fd fea0 	bl	80058ce <vListInsertEnd>
 8007b8e:	e004      	b.n	8007b9a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007b90:	4b0a      	ldr	r3, [pc, #40]	@ (8007bbc <xTaskPriorityInherit+0xc4>)
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b96:	68bb      	ldr	r3, [r7, #8]
 8007b98:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	60fb      	str	r3, [r7, #12]
 8007b9e:	e008      	b.n	8007bb2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007ba0:	68bb      	ldr	r3, [r7, #8]
 8007ba2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007ba4:	4b05      	ldr	r3, [pc, #20]	@ (8007bbc <xTaskPriorityInherit+0xc4>)
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007baa:	429a      	cmp	r2, r3
 8007bac:	d201      	bcs.n	8007bb2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007bae:	2301      	movs	r3, #1
 8007bb0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
	}
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	3710      	adds	r7, #16
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	bd80      	pop	{r7, pc}
 8007bbc:	20000a98 	.word	0x20000a98
 8007bc0:	20000a9c 	.word	0x20000a9c
 8007bc4:	20000f74 	.word	0x20000f74

08007bc8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	b086      	sub	sp, #24
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d058      	beq.n	8007c90 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007bde:	4b2f      	ldr	r3, [pc, #188]	@ (8007c9c <xTaskPriorityDisinherit+0xd4>)
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	693a      	ldr	r2, [r7, #16]
 8007be4:	429a      	cmp	r2, r3
 8007be6:	d00b      	beq.n	8007c00 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007be8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bec:	f383 8811 	msr	BASEPRI, r3
 8007bf0:	f3bf 8f6f 	isb	sy
 8007bf4:	f3bf 8f4f 	dsb	sy
 8007bf8:	60fb      	str	r3, [r7, #12]
}
 8007bfa:	bf00      	nop
 8007bfc:	bf00      	nop
 8007bfe:	e7fd      	b.n	8007bfc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007c00:	693b      	ldr	r3, [r7, #16]
 8007c02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d10b      	bne.n	8007c20 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007c08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c0c:	f383 8811 	msr	BASEPRI, r3
 8007c10:	f3bf 8f6f 	isb	sy
 8007c14:	f3bf 8f4f 	dsb	sy
 8007c18:	60bb      	str	r3, [r7, #8]
}
 8007c1a:	bf00      	nop
 8007c1c:	bf00      	nop
 8007c1e:	e7fd      	b.n	8007c1c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007c20:	693b      	ldr	r3, [r7, #16]
 8007c22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c24:	1e5a      	subs	r2, r3, #1
 8007c26:	693b      	ldr	r3, [r7, #16]
 8007c28:	655a      	str	r2, [r3, #84]	@ 0x54

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007c2a:	693b      	ldr	r3, [r7, #16]
 8007c2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c2e:	693b      	ldr	r3, [r7, #16]
 8007c30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c32:	429a      	cmp	r2, r3
 8007c34:	d02c      	beq.n	8007c90 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007c36:	693b      	ldr	r3, [r7, #16]
 8007c38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d128      	bne.n	8007c90 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007c3e:	693b      	ldr	r3, [r7, #16]
 8007c40:	3304      	adds	r3, #4
 8007c42:	4618      	mov	r0, r3
 8007c44:	f7fd fea0 	bl	8005988 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007c48:	693b      	ldr	r3, [r7, #16]
 8007c4a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007c4c:	693b      	ldr	r3, [r7, #16]
 8007c4e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c50:	693b      	ldr	r3, [r7, #16]
 8007c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c54:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007c58:	693b      	ldr	r3, [r7, #16]
 8007c5a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007c5c:	693b      	ldr	r3, [r7, #16]
 8007c5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c60:	4b0f      	ldr	r3, [pc, #60]	@ (8007ca0 <xTaskPriorityDisinherit+0xd8>)
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	429a      	cmp	r2, r3
 8007c66:	d903      	bls.n	8007c70 <xTaskPriorityDisinherit+0xa8>
 8007c68:	693b      	ldr	r3, [r7, #16]
 8007c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c6c:	4a0c      	ldr	r2, [pc, #48]	@ (8007ca0 <xTaskPriorityDisinherit+0xd8>)
 8007c6e:	6013      	str	r3, [r2, #0]
 8007c70:	693b      	ldr	r3, [r7, #16]
 8007c72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c74:	4613      	mov	r3, r2
 8007c76:	009b      	lsls	r3, r3, #2
 8007c78:	4413      	add	r3, r2
 8007c7a:	009b      	lsls	r3, r3, #2
 8007c7c:	4a09      	ldr	r2, [pc, #36]	@ (8007ca4 <xTaskPriorityDisinherit+0xdc>)
 8007c7e:	441a      	add	r2, r3
 8007c80:	693b      	ldr	r3, [r7, #16]
 8007c82:	3304      	adds	r3, #4
 8007c84:	4619      	mov	r1, r3
 8007c86:	4610      	mov	r0, r2
 8007c88:	f7fd fe21 	bl	80058ce <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007c8c:	2301      	movs	r3, #1
 8007c8e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007c90:	697b      	ldr	r3, [r7, #20]
	}
 8007c92:	4618      	mov	r0, r3
 8007c94:	3718      	adds	r7, #24
 8007c96:	46bd      	mov	sp, r7
 8007c98:	bd80      	pop	{r7, pc}
 8007c9a:	bf00      	nop
 8007c9c:	20000a98 	.word	0x20000a98
 8007ca0:	20000f74 	.word	0x20000f74
 8007ca4:	20000a9c 	.word	0x20000a9c

08007ca8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b088      	sub	sp, #32
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
 8007cb0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007cb6:	2301      	movs	r3, #1
 8007cb8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d06c      	beq.n	8007d9a <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007cc0:	69bb      	ldr	r3, [r7, #24]
 8007cc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d10b      	bne.n	8007ce0 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8007cc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ccc:	f383 8811 	msr	BASEPRI, r3
 8007cd0:	f3bf 8f6f 	isb	sy
 8007cd4:	f3bf 8f4f 	dsb	sy
 8007cd8:	60fb      	str	r3, [r7, #12]
}
 8007cda:	bf00      	nop
 8007cdc:	bf00      	nop
 8007cde:	e7fd      	b.n	8007cdc <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007ce0:	69bb      	ldr	r3, [r7, #24]
 8007ce2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ce4:	683a      	ldr	r2, [r7, #0]
 8007ce6:	429a      	cmp	r2, r3
 8007ce8:	d902      	bls.n	8007cf0 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	61fb      	str	r3, [r7, #28]
 8007cee:	e002      	b.n	8007cf6 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007cf0:	69bb      	ldr	r3, [r7, #24]
 8007cf2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007cf4:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007cf6:	69bb      	ldr	r3, [r7, #24]
 8007cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cfa:	69fa      	ldr	r2, [r7, #28]
 8007cfc:	429a      	cmp	r2, r3
 8007cfe:	d04c      	beq.n	8007d9a <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007d00:	69bb      	ldr	r3, [r7, #24]
 8007d02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d04:	697a      	ldr	r2, [r7, #20]
 8007d06:	429a      	cmp	r2, r3
 8007d08:	d147      	bne.n	8007d9a <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007d0a:	4b26      	ldr	r3, [pc, #152]	@ (8007da4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	69ba      	ldr	r2, [r7, #24]
 8007d10:	429a      	cmp	r2, r3
 8007d12:	d10b      	bne.n	8007d2c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8007d14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d18:	f383 8811 	msr	BASEPRI, r3
 8007d1c:	f3bf 8f6f 	isb	sy
 8007d20:	f3bf 8f4f 	dsb	sy
 8007d24:	60bb      	str	r3, [r7, #8]
}
 8007d26:	bf00      	nop
 8007d28:	bf00      	nop
 8007d2a:	e7fd      	b.n	8007d28 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007d2c:	69bb      	ldr	r3, [r7, #24]
 8007d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d30:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007d32:	69bb      	ldr	r3, [r7, #24]
 8007d34:	69fa      	ldr	r2, [r7, #28]
 8007d36:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007d38:	69bb      	ldr	r3, [r7, #24]
 8007d3a:	699b      	ldr	r3, [r3, #24]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	db04      	blt.n	8007d4a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d40:	69fb      	ldr	r3, [r7, #28]
 8007d42:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007d46:	69bb      	ldr	r3, [r7, #24]
 8007d48:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007d4a:	69bb      	ldr	r3, [r7, #24]
 8007d4c:	6959      	ldr	r1, [r3, #20]
 8007d4e:	693a      	ldr	r2, [r7, #16]
 8007d50:	4613      	mov	r3, r2
 8007d52:	009b      	lsls	r3, r3, #2
 8007d54:	4413      	add	r3, r2
 8007d56:	009b      	lsls	r3, r3, #2
 8007d58:	4a13      	ldr	r2, [pc, #76]	@ (8007da8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007d5a:	4413      	add	r3, r2
 8007d5c:	4299      	cmp	r1, r3
 8007d5e:	d11c      	bne.n	8007d9a <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d60:	69bb      	ldr	r3, [r7, #24]
 8007d62:	3304      	adds	r3, #4
 8007d64:	4618      	mov	r0, r3
 8007d66:	f7fd fe0f 	bl	8005988 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007d6a:	69bb      	ldr	r3, [r7, #24]
 8007d6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d6e:	4b0f      	ldr	r3, [pc, #60]	@ (8007dac <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	429a      	cmp	r2, r3
 8007d74:	d903      	bls.n	8007d7e <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8007d76:	69bb      	ldr	r3, [r7, #24]
 8007d78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d7a:	4a0c      	ldr	r2, [pc, #48]	@ (8007dac <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007d7c:	6013      	str	r3, [r2, #0]
 8007d7e:	69bb      	ldr	r3, [r7, #24]
 8007d80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d82:	4613      	mov	r3, r2
 8007d84:	009b      	lsls	r3, r3, #2
 8007d86:	4413      	add	r3, r2
 8007d88:	009b      	lsls	r3, r3, #2
 8007d8a:	4a07      	ldr	r2, [pc, #28]	@ (8007da8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007d8c:	441a      	add	r2, r3
 8007d8e:	69bb      	ldr	r3, [r7, #24]
 8007d90:	3304      	adds	r3, #4
 8007d92:	4619      	mov	r1, r3
 8007d94:	4610      	mov	r0, r2
 8007d96:	f7fd fd9a 	bl	80058ce <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007d9a:	bf00      	nop
 8007d9c:	3720      	adds	r7, #32
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	bd80      	pop	{r7, pc}
 8007da2:	bf00      	nop
 8007da4:	20000a98 	.word	0x20000a98
 8007da8:	20000a9c 	.word	0x20000a9c
 8007dac:	20000f74 	.word	0x20000f74

08007db0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007db0:	b480      	push	{r7}
 8007db2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007db4:	4b07      	ldr	r3, [pc, #28]	@ (8007dd4 <pvTaskIncrementMutexHeldCount+0x24>)
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d004      	beq.n	8007dc6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007dbc:	4b05      	ldr	r3, [pc, #20]	@ (8007dd4 <pvTaskIncrementMutexHeldCount+0x24>)
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007dc2:	3201      	adds	r2, #1
 8007dc4:	655a      	str	r2, [r3, #84]	@ 0x54
		}

		return pxCurrentTCB;
 8007dc6:	4b03      	ldr	r3, [pc, #12]	@ (8007dd4 <pvTaskIncrementMutexHeldCount+0x24>)
 8007dc8:	681b      	ldr	r3, [r3, #0]
	}
 8007dca:	4618      	mov	r0, r3
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd2:	4770      	bx	lr
 8007dd4:	20000a98 	.word	0x20000a98

08007dd8 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8007dd8:	b580      	push	{r7, lr}
 8007dda:	b084      	sub	sp, #16
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
 8007de0:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8007de2:	f000 fee9 	bl	8008bb8 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8007de6:	4b20      	ldr	r3, [pc, #128]	@ (8007e68 <ulTaskNotifyTake+0x90>)
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d113      	bne.n	8007e1a <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8007df2:	4b1d      	ldr	r3, [pc, #116]	@ (8007e68 <ulTaskNotifyTake+0x90>)
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	2201      	movs	r2, #1
 8007df8:	f883 20d4 	strb.w	r2, [r3, #212]	@ 0xd4

				if( xTicksToWait > ( TickType_t ) 0 )
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d00b      	beq.n	8007e1a <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007e02:	2101      	movs	r1, #1
 8007e04:	6838      	ldr	r0, [r7, #0]
 8007e06:	f000 f955 	bl	80080b4 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8007e0a:	4b18      	ldr	r3, [pc, #96]	@ (8007e6c <ulTaskNotifyTake+0x94>)
 8007e0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e10:	601a      	str	r2, [r3, #0]
 8007e12:	f3bf 8f4f 	dsb	sy
 8007e16:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8007e1a:	f000 feff 	bl	8008c1c <vPortExitCritical>

		taskENTER_CRITICAL();
 8007e1e:	f000 fecb 	bl	8008bb8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8007e22:	4b11      	ldr	r3, [pc, #68]	@ (8007e68 <ulTaskNotifyTake+0x90>)
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8007e2a:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d00e      	beq.n	8007e50 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d005      	beq.n	8007e44 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8007e38:	4b0b      	ldr	r3, [pc, #44]	@ (8007e68 <ulTaskNotifyTake+0x90>)
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
 8007e42:	e005      	b.n	8007e50 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8007e44:	4b08      	ldr	r3, [pc, #32]	@ (8007e68 <ulTaskNotifyTake+0x90>)
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	68fa      	ldr	r2, [r7, #12]
 8007e4a:	3a01      	subs	r2, #1
 8007e4c:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007e50:	4b05      	ldr	r3, [pc, #20]	@ (8007e68 <ulTaskNotifyTake+0x90>)
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	2200      	movs	r2, #0
 8007e56:	f883 20d4 	strb.w	r2, [r3, #212]	@ 0xd4
		}
		taskEXIT_CRITICAL();
 8007e5a:	f000 fedf 	bl	8008c1c <vPortExitCritical>

		return ulReturn;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
	}
 8007e60:	4618      	mov	r0, r3
 8007e62:	3710      	adds	r7, #16
 8007e64:	46bd      	mov	sp, r7
 8007e66:	bd80      	pop	{r7, pc}
 8007e68:	20000a98 	.word	0x20000a98
 8007e6c:	e000ed04 	.word	0xe000ed04

08007e70 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b086      	sub	sp, #24
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	60f8      	str	r0, [r7, #12]
 8007e78:	60b9      	str	r1, [r7, #8]
 8007e7a:	607a      	str	r2, [r7, #4]
 8007e7c:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8007e7e:	f000 fe9b 	bl	8008bb8 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8007e82:	4b29      	ldr	r3, [pc, #164]	@ (8007f28 <xTaskNotifyWait+0xb8>)
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f893 30d4 	ldrb.w	r3, [r3, #212]	@ 0xd4
 8007e8a:	b2db      	uxtb	r3, r3
 8007e8c:	2b02      	cmp	r3, #2
 8007e8e:	d01c      	beq.n	8007eca <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8007e90:	4b25      	ldr	r3, [pc, #148]	@ (8007f28 <xTaskNotifyWait+0xb8>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f8d3 10d0 	ldr.w	r1, [r3, #208]	@ 0xd0
 8007e98:	68fa      	ldr	r2, [r7, #12]
 8007e9a:	43d2      	mvns	r2, r2
 8007e9c:	400a      	ands	r2, r1
 8007e9e:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8007ea2:	4b21      	ldr	r3, [pc, #132]	@ (8007f28 <xTaskNotifyWait+0xb8>)
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	f883 20d4 	strb.w	r2, [r3, #212]	@ 0xd4

				if( xTicksToWait > ( TickType_t ) 0 )
 8007eac:	683b      	ldr	r3, [r7, #0]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d00b      	beq.n	8007eca <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007eb2:	2101      	movs	r1, #1
 8007eb4:	6838      	ldr	r0, [r7, #0]
 8007eb6:	f000 f8fd 	bl	80080b4 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8007eba:	4b1c      	ldr	r3, [pc, #112]	@ (8007f2c <xTaskNotifyWait+0xbc>)
 8007ebc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ec0:	601a      	str	r2, [r3, #0]
 8007ec2:	f3bf 8f4f 	dsb	sy
 8007ec6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8007eca:	f000 fea7 	bl	8008c1c <vPortExitCritical>

		taskENTER_CRITICAL();
 8007ece:	f000 fe73 	bl	8008bb8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d005      	beq.n	8007ee4 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8007ed8:	4b13      	ldr	r3, [pc, #76]	@ (8007f28 <xTaskNotifyWait+0xb8>)
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8007ee4:	4b10      	ldr	r3, [pc, #64]	@ (8007f28 <xTaskNotifyWait+0xb8>)
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f893 30d4 	ldrb.w	r3, [r3, #212]	@ 0xd4
 8007eec:	b2db      	uxtb	r3, r3
 8007eee:	2b02      	cmp	r3, #2
 8007ef0:	d002      	beq.n	8007ef8 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	617b      	str	r3, [r7, #20]
 8007ef6:	e00a      	b.n	8007f0e <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8007ef8:	4b0b      	ldr	r3, [pc, #44]	@ (8007f28 <xTaskNotifyWait+0xb8>)
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f8d3 10d0 	ldr.w	r1, [r3, #208]	@ 0xd0
 8007f00:	68ba      	ldr	r2, [r7, #8]
 8007f02:	43d2      	mvns	r2, r2
 8007f04:	400a      	ands	r2, r1
 8007f06:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
				xReturn = pdTRUE;
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007f0e:	4b06      	ldr	r3, [pc, #24]	@ (8007f28 <xTaskNotifyWait+0xb8>)
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	2200      	movs	r2, #0
 8007f14:	f883 20d4 	strb.w	r2, [r3, #212]	@ 0xd4
		}
		taskEXIT_CRITICAL();
 8007f18:	f000 fe80 	bl	8008c1c <vPortExitCritical>

		return xReturn;
 8007f1c:	697b      	ldr	r3, [r7, #20]
	}
 8007f1e:	4618      	mov	r0, r3
 8007f20:	3718      	adds	r7, #24
 8007f22:	46bd      	mov	sp, r7
 8007f24:	bd80      	pop	{r7, pc}
 8007f26:	bf00      	nop
 8007f28:	20000a98 	.word	0x20000a98
 8007f2c:	e000ed04 	.word	0xe000ed04

08007f30 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b08a      	sub	sp, #40	@ 0x28
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	60f8      	str	r0, [r7, #12]
 8007f38:	60b9      	str	r1, [r7, #8]
 8007f3a:	603b      	str	r3, [r7, #0]
 8007f3c:	4613      	mov	r3, r2
 8007f3e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8007f40:	2301      	movs	r3, #1
 8007f42:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d10b      	bne.n	8007f62 <xTaskGenericNotify+0x32>
	__asm volatile
 8007f4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f4e:	f383 8811 	msr	BASEPRI, r3
 8007f52:	f3bf 8f6f 	isb	sy
 8007f56:	f3bf 8f4f 	dsb	sy
 8007f5a:	61bb      	str	r3, [r7, #24]
}
 8007f5c:	bf00      	nop
 8007f5e:	bf00      	nop
 8007f60:	e7fd      	b.n	8007f5e <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8007f66:	f000 fe27 	bl	8008bb8 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d004      	beq.n	8007f7a <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8007f70:	6a3b      	ldr	r3, [r7, #32]
 8007f72:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8007f7a:	6a3b      	ldr	r3, [r7, #32]
 8007f7c:	f893 30d4 	ldrb.w	r3, [r3, #212]	@ 0xd4
 8007f80:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8007f82:	6a3b      	ldr	r3, [r7, #32]
 8007f84:	2202      	movs	r2, #2
 8007f86:	f883 20d4 	strb.w	r2, [r3, #212]	@ 0xd4

			switch( eAction )
 8007f8a:	79fb      	ldrb	r3, [r7, #7]
 8007f8c:	2b04      	cmp	r3, #4
 8007f8e:	d82e      	bhi.n	8007fee <xTaskGenericNotify+0xbe>
 8007f90:	a201      	add	r2, pc, #4	@ (adr r2, 8007f98 <xTaskGenericNotify+0x68>)
 8007f92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f96:	bf00      	nop
 8007f98:	08008013 	.word	0x08008013
 8007f9c:	08007fad 	.word	0x08007fad
 8007fa0:	08007fbf 	.word	0x08007fbf
 8007fa4:	08007fcf 	.word	0x08007fcf
 8007fa8:	08007fd9 	.word	0x08007fd9
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8007fac:	6a3b      	ldr	r3, [r7, #32]
 8007fae:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8007fb2:	68bb      	ldr	r3, [r7, #8]
 8007fb4:	431a      	orrs	r2, r3
 8007fb6:	6a3b      	ldr	r3, [r7, #32]
 8007fb8:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
					break;
 8007fbc:	e02c      	b.n	8008018 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8007fbe:	6a3b      	ldr	r3, [r7, #32]
 8007fc0:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8007fc4:	1c5a      	adds	r2, r3, #1
 8007fc6:	6a3b      	ldr	r3, [r7, #32]
 8007fc8:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
					break;
 8007fcc:	e024      	b.n	8008018 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8007fce:	6a3b      	ldr	r3, [r7, #32]
 8007fd0:	68ba      	ldr	r2, [r7, #8]
 8007fd2:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
					break;
 8007fd6:	e01f      	b.n	8008018 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8007fd8:	7ffb      	ldrb	r3, [r7, #31]
 8007fda:	2b02      	cmp	r3, #2
 8007fdc:	d004      	beq.n	8007fe8 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8007fde:	6a3b      	ldr	r3, [r7, #32]
 8007fe0:	68ba      	ldr	r2, [r7, #8]
 8007fe2:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8007fe6:	e017      	b.n	8008018 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 8007fe8:	2300      	movs	r3, #0
 8007fea:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8007fec:	e014      	b.n	8008018 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8007fee:	6a3b      	ldr	r3, [r7, #32]
 8007ff0:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8007ff4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007ff8:	d00d      	beq.n	8008016 <xTaskGenericNotify+0xe6>
	__asm volatile
 8007ffa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ffe:	f383 8811 	msr	BASEPRI, r3
 8008002:	f3bf 8f6f 	isb	sy
 8008006:	f3bf 8f4f 	dsb	sy
 800800a:	617b      	str	r3, [r7, #20]
}
 800800c:	bf00      	nop
 800800e:	bf00      	nop
 8008010:	e7fd      	b.n	800800e <xTaskGenericNotify+0xde>
					break;
 8008012:	bf00      	nop
 8008014:	e000      	b.n	8008018 <xTaskGenericNotify+0xe8>

					break;
 8008016:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8008018:	7ffb      	ldrb	r3, [r7, #31]
 800801a:	2b01      	cmp	r3, #1
 800801c:	d13b      	bne.n	8008096 <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800801e:	6a3b      	ldr	r3, [r7, #32]
 8008020:	3304      	adds	r3, #4
 8008022:	4618      	mov	r0, r3
 8008024:	f7fd fcb0 	bl	8005988 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8008028:	6a3b      	ldr	r3, [r7, #32]
 800802a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800802c:	4b1d      	ldr	r3, [pc, #116]	@ (80080a4 <xTaskGenericNotify+0x174>)
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	429a      	cmp	r2, r3
 8008032:	d903      	bls.n	800803c <xTaskGenericNotify+0x10c>
 8008034:	6a3b      	ldr	r3, [r7, #32]
 8008036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008038:	4a1a      	ldr	r2, [pc, #104]	@ (80080a4 <xTaskGenericNotify+0x174>)
 800803a:	6013      	str	r3, [r2, #0]
 800803c:	6a3b      	ldr	r3, [r7, #32]
 800803e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008040:	4613      	mov	r3, r2
 8008042:	009b      	lsls	r3, r3, #2
 8008044:	4413      	add	r3, r2
 8008046:	009b      	lsls	r3, r3, #2
 8008048:	4a17      	ldr	r2, [pc, #92]	@ (80080a8 <xTaskGenericNotify+0x178>)
 800804a:	441a      	add	r2, r3
 800804c:	6a3b      	ldr	r3, [r7, #32]
 800804e:	3304      	adds	r3, #4
 8008050:	4619      	mov	r1, r3
 8008052:	4610      	mov	r0, r2
 8008054:	f7fd fc3b 	bl	80058ce <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8008058:	6a3b      	ldr	r3, [r7, #32]
 800805a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800805c:	2b00      	cmp	r3, #0
 800805e:	d00b      	beq.n	8008078 <xTaskGenericNotify+0x148>
	__asm volatile
 8008060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008064:	f383 8811 	msr	BASEPRI, r3
 8008068:	f3bf 8f6f 	isb	sy
 800806c:	f3bf 8f4f 	dsb	sy
 8008070:	613b      	str	r3, [r7, #16]
}
 8008072:	bf00      	nop
 8008074:	bf00      	nop
 8008076:	e7fd      	b.n	8008074 <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008078:	6a3b      	ldr	r3, [r7, #32]
 800807a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800807c:	4b0b      	ldr	r3, [pc, #44]	@ (80080ac <xTaskGenericNotify+0x17c>)
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008082:	429a      	cmp	r2, r3
 8008084:	d907      	bls.n	8008096 <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8008086:	4b0a      	ldr	r3, [pc, #40]	@ (80080b0 <xTaskGenericNotify+0x180>)
 8008088:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800808c:	601a      	str	r2, [r3, #0]
 800808e:	f3bf 8f4f 	dsb	sy
 8008092:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8008096:	f000 fdc1 	bl	8008c1c <vPortExitCritical>

		return xReturn;
 800809a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800809c:	4618      	mov	r0, r3
 800809e:	3728      	adds	r7, #40	@ 0x28
 80080a0:	46bd      	mov	sp, r7
 80080a2:	bd80      	pop	{r7, pc}
 80080a4:	20000f74 	.word	0x20000f74
 80080a8:	20000a9c 	.word	0x20000a9c
 80080ac:	20000a98 	.word	0x20000a98
 80080b0:	e000ed04 	.word	0xe000ed04

080080b4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b084      	sub	sp, #16
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
 80080bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80080be:	4b21      	ldr	r3, [pc, #132]	@ (8008144 <prvAddCurrentTaskToDelayedList+0x90>)
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80080c4:	4b20      	ldr	r3, [pc, #128]	@ (8008148 <prvAddCurrentTaskToDelayedList+0x94>)
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	3304      	adds	r3, #4
 80080ca:	4618      	mov	r0, r3
 80080cc:	f7fd fc5c 	bl	8005988 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80080d6:	d10a      	bne.n	80080ee <prvAddCurrentTaskToDelayedList+0x3a>
 80080d8:	683b      	ldr	r3, [r7, #0]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d007      	beq.n	80080ee <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80080de:	4b1a      	ldr	r3, [pc, #104]	@ (8008148 <prvAddCurrentTaskToDelayedList+0x94>)
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	3304      	adds	r3, #4
 80080e4:	4619      	mov	r1, r3
 80080e6:	4819      	ldr	r0, [pc, #100]	@ (800814c <prvAddCurrentTaskToDelayedList+0x98>)
 80080e8:	f7fd fbf1 	bl	80058ce <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80080ec:	e026      	b.n	800813c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80080ee:	68fa      	ldr	r2, [r7, #12]
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	4413      	add	r3, r2
 80080f4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80080f6:	4b14      	ldr	r3, [pc, #80]	@ (8008148 <prvAddCurrentTaskToDelayedList+0x94>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	68ba      	ldr	r2, [r7, #8]
 80080fc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80080fe:	68ba      	ldr	r2, [r7, #8]
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	429a      	cmp	r2, r3
 8008104:	d209      	bcs.n	800811a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008106:	4b12      	ldr	r3, [pc, #72]	@ (8008150 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008108:	681a      	ldr	r2, [r3, #0]
 800810a:	4b0f      	ldr	r3, [pc, #60]	@ (8008148 <prvAddCurrentTaskToDelayedList+0x94>)
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	3304      	adds	r3, #4
 8008110:	4619      	mov	r1, r3
 8008112:	4610      	mov	r0, r2
 8008114:	f7fd fbff 	bl	8005916 <vListInsert>
}
 8008118:	e010      	b.n	800813c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800811a:	4b0e      	ldr	r3, [pc, #56]	@ (8008154 <prvAddCurrentTaskToDelayedList+0xa0>)
 800811c:	681a      	ldr	r2, [r3, #0]
 800811e:	4b0a      	ldr	r3, [pc, #40]	@ (8008148 <prvAddCurrentTaskToDelayedList+0x94>)
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	3304      	adds	r3, #4
 8008124:	4619      	mov	r1, r3
 8008126:	4610      	mov	r0, r2
 8008128:	f7fd fbf5 	bl	8005916 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800812c:	4b0a      	ldr	r3, [pc, #40]	@ (8008158 <prvAddCurrentTaskToDelayedList+0xa4>)
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	68ba      	ldr	r2, [r7, #8]
 8008132:	429a      	cmp	r2, r3
 8008134:	d202      	bcs.n	800813c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008136:	4a08      	ldr	r2, [pc, #32]	@ (8008158 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008138:	68bb      	ldr	r3, [r7, #8]
 800813a:	6013      	str	r3, [r2, #0]
}
 800813c:	bf00      	nop
 800813e:	3710      	adds	r7, #16
 8008140:	46bd      	mov	sp, r7
 8008142:	bd80      	pop	{r7, pc}
 8008144:	20000f70 	.word	0x20000f70
 8008148:	20000a98 	.word	0x20000a98
 800814c:	20000f58 	.word	0x20000f58
 8008150:	20000f28 	.word	0x20000f28
 8008154:	20000f24 	.word	0x20000f24
 8008158:	20000f8c 	.word	0x20000f8c

0800815c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800815c:	b580      	push	{r7, lr}
 800815e:	b08a      	sub	sp, #40	@ 0x28
 8008160:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008162:	2300      	movs	r3, #0
 8008164:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008166:	f000 fb71 	bl	800884c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800816a:	4b1d      	ldr	r3, [pc, #116]	@ (80081e0 <xTimerCreateTimerTask+0x84>)
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d021      	beq.n	80081b6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008172:	2300      	movs	r3, #0
 8008174:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008176:	2300      	movs	r3, #0
 8008178:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800817a:	1d3a      	adds	r2, r7, #4
 800817c:	f107 0108 	add.w	r1, r7, #8
 8008180:	f107 030c 	add.w	r3, r7, #12
 8008184:	4618      	mov	r0, r3
 8008186:	f7fd fb5b 	bl	8005840 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800818a:	6879      	ldr	r1, [r7, #4]
 800818c:	68bb      	ldr	r3, [r7, #8]
 800818e:	68fa      	ldr	r2, [r7, #12]
 8008190:	9202      	str	r2, [sp, #8]
 8008192:	9301      	str	r3, [sp, #4]
 8008194:	2302      	movs	r3, #2
 8008196:	9300      	str	r3, [sp, #0]
 8008198:	2300      	movs	r3, #0
 800819a:	460a      	mov	r2, r1
 800819c:	4911      	ldr	r1, [pc, #68]	@ (80081e4 <xTimerCreateTimerTask+0x88>)
 800819e:	4812      	ldr	r0, [pc, #72]	@ (80081e8 <xTimerCreateTimerTask+0x8c>)
 80081a0:	f7fe fb0a 	bl	80067b8 <xTaskCreateStatic>
 80081a4:	4603      	mov	r3, r0
 80081a6:	4a11      	ldr	r2, [pc, #68]	@ (80081ec <xTimerCreateTimerTask+0x90>)
 80081a8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80081aa:	4b10      	ldr	r3, [pc, #64]	@ (80081ec <xTimerCreateTimerTask+0x90>)
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d001      	beq.n	80081b6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80081b2:	2301      	movs	r3, #1
 80081b4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80081b6:	697b      	ldr	r3, [r7, #20]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d10b      	bne.n	80081d4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80081bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081c0:	f383 8811 	msr	BASEPRI, r3
 80081c4:	f3bf 8f6f 	isb	sy
 80081c8:	f3bf 8f4f 	dsb	sy
 80081cc:	613b      	str	r3, [r7, #16]
}
 80081ce:	bf00      	nop
 80081d0:	bf00      	nop
 80081d2:	e7fd      	b.n	80081d0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80081d4:	697b      	ldr	r3, [r7, #20]
}
 80081d6:	4618      	mov	r0, r3
 80081d8:	3718      	adds	r7, #24
 80081da:	46bd      	mov	sp, r7
 80081dc:	bd80      	pop	{r7, pc}
 80081de:	bf00      	nop
 80081e0:	20000fd0 	.word	0x20000fd0
 80081e4:	0800ae74 	.word	0x0800ae74
 80081e8:	080083e5 	.word	0x080083e5
 80081ec:	20000fd4 	.word	0x20000fd4

080081f0 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b088      	sub	sp, #32
 80081f4:	af02      	add	r7, sp, #8
 80081f6:	60f8      	str	r0, [r7, #12]
 80081f8:	60b9      	str	r1, [r7, #8]
 80081fa:	607a      	str	r2, [r7, #4]
 80081fc:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 80081fe:	202c      	movs	r0, #44	@ 0x2c
 8008200:	f000 fdfc 	bl	8008dfc <pvPortMalloc>
 8008204:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8008206:	697b      	ldr	r3, [r7, #20]
 8008208:	2b00      	cmp	r3, #0
 800820a:	d00d      	beq.n	8008228 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800820c:	697b      	ldr	r3, [r7, #20]
 800820e:	2200      	movs	r2, #0
 8008210:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8008214:	697b      	ldr	r3, [r7, #20]
 8008216:	9301      	str	r3, [sp, #4]
 8008218:	6a3b      	ldr	r3, [r7, #32]
 800821a:	9300      	str	r3, [sp, #0]
 800821c:	683b      	ldr	r3, [r7, #0]
 800821e:	687a      	ldr	r2, [r7, #4]
 8008220:	68b9      	ldr	r1, [r7, #8]
 8008222:	68f8      	ldr	r0, [r7, #12]
 8008224:	f000 f805 	bl	8008232 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8008228:	697b      	ldr	r3, [r7, #20]
	}
 800822a:	4618      	mov	r0, r3
 800822c:	3718      	adds	r7, #24
 800822e:	46bd      	mov	sp, r7
 8008230:	bd80      	pop	{r7, pc}

08008232 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8008232:	b580      	push	{r7, lr}
 8008234:	b086      	sub	sp, #24
 8008236:	af00      	add	r7, sp, #0
 8008238:	60f8      	str	r0, [r7, #12]
 800823a:	60b9      	str	r1, [r7, #8]
 800823c:	607a      	str	r2, [r7, #4]
 800823e:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8008240:	68bb      	ldr	r3, [r7, #8]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d10b      	bne.n	800825e <prvInitialiseNewTimer+0x2c>
	__asm volatile
 8008246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800824a:	f383 8811 	msr	BASEPRI, r3
 800824e:	f3bf 8f6f 	isb	sy
 8008252:	f3bf 8f4f 	dsb	sy
 8008256:	617b      	str	r3, [r7, #20]
}
 8008258:	bf00      	nop
 800825a:	bf00      	nop
 800825c:	e7fd      	b.n	800825a <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800825e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008260:	2b00      	cmp	r3, #0
 8008262:	d01e      	beq.n	80082a2 <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8008264:	f000 faf2 	bl	800884c <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8008268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800826a:	68fa      	ldr	r2, [r7, #12]
 800826c:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800826e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008270:	68ba      	ldr	r2, [r7, #8]
 8008272:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8008274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008276:	683a      	ldr	r2, [r7, #0]
 8008278:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800827a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800827c:	6a3a      	ldr	r2, [r7, #32]
 800827e:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8008280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008282:	3304      	adds	r3, #4
 8008284:	4618      	mov	r0, r3
 8008286:	f7fd fb15 	bl	80058b4 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d008      	beq.n	80082a2 <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8008290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008292:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008296:	f043 0304 	orr.w	r3, r3, #4
 800829a:	b2da      	uxtb	r2, r3
 800829c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800829e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 80082a2:	bf00      	nop
 80082a4:	3718      	adds	r7, #24
 80082a6:	46bd      	mov	sp, r7
 80082a8:	bd80      	pop	{r7, pc}
	...

080082ac <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b08a      	sub	sp, #40	@ 0x28
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	60f8      	str	r0, [r7, #12]
 80082b4:	60b9      	str	r1, [r7, #8]
 80082b6:	607a      	str	r2, [r7, #4]
 80082b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80082ba:	2300      	movs	r3, #0
 80082bc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d10b      	bne.n	80082dc <xTimerGenericCommand+0x30>
	__asm volatile
 80082c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082c8:	f383 8811 	msr	BASEPRI, r3
 80082cc:	f3bf 8f6f 	isb	sy
 80082d0:	f3bf 8f4f 	dsb	sy
 80082d4:	623b      	str	r3, [r7, #32]
}
 80082d6:	bf00      	nop
 80082d8:	bf00      	nop
 80082da:	e7fd      	b.n	80082d8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80082dc:	4b19      	ldr	r3, [pc, #100]	@ (8008344 <xTimerGenericCommand+0x98>)
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d02a      	beq.n	800833a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80082e4:	68bb      	ldr	r3, [r7, #8]
 80082e6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	2b05      	cmp	r3, #5
 80082f4:	dc18      	bgt.n	8008328 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80082f6:	f7ff fbe1 	bl	8007abc <xTaskGetSchedulerState>
 80082fa:	4603      	mov	r3, r0
 80082fc:	2b02      	cmp	r3, #2
 80082fe:	d109      	bne.n	8008314 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008300:	4b10      	ldr	r3, [pc, #64]	@ (8008344 <xTimerGenericCommand+0x98>)
 8008302:	6818      	ldr	r0, [r3, #0]
 8008304:	f107 0110 	add.w	r1, r7, #16
 8008308:	2300      	movs	r3, #0
 800830a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800830c:	f7fd fcac 	bl	8005c68 <xQueueGenericSend>
 8008310:	6278      	str	r0, [r7, #36]	@ 0x24
 8008312:	e012      	b.n	800833a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008314:	4b0b      	ldr	r3, [pc, #44]	@ (8008344 <xTimerGenericCommand+0x98>)
 8008316:	6818      	ldr	r0, [r3, #0]
 8008318:	f107 0110 	add.w	r1, r7, #16
 800831c:	2300      	movs	r3, #0
 800831e:	2200      	movs	r2, #0
 8008320:	f7fd fca2 	bl	8005c68 <xQueueGenericSend>
 8008324:	6278      	str	r0, [r7, #36]	@ 0x24
 8008326:	e008      	b.n	800833a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008328:	4b06      	ldr	r3, [pc, #24]	@ (8008344 <xTimerGenericCommand+0x98>)
 800832a:	6818      	ldr	r0, [r3, #0]
 800832c:	f107 0110 	add.w	r1, r7, #16
 8008330:	2300      	movs	r3, #0
 8008332:	683a      	ldr	r2, [r7, #0]
 8008334:	f7fd fd9a 	bl	8005e6c <xQueueGenericSendFromISR>
 8008338:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800833a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800833c:	4618      	mov	r0, r3
 800833e:	3728      	adds	r7, #40	@ 0x28
 8008340:	46bd      	mov	sp, r7
 8008342:	bd80      	pop	{r7, pc}
 8008344:	20000fd0 	.word	0x20000fd0

08008348 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008348:	b580      	push	{r7, lr}
 800834a:	b088      	sub	sp, #32
 800834c:	af02      	add	r7, sp, #8
 800834e:	6078      	str	r0, [r7, #4]
 8008350:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008352:	4b23      	ldr	r3, [pc, #140]	@ (80083e0 <prvProcessExpiredTimer+0x98>)
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	68db      	ldr	r3, [r3, #12]
 8008358:	68db      	ldr	r3, [r3, #12]
 800835a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800835c:	697b      	ldr	r3, [r7, #20]
 800835e:	3304      	adds	r3, #4
 8008360:	4618      	mov	r0, r3
 8008362:	f7fd fb11 	bl	8005988 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008366:	697b      	ldr	r3, [r7, #20]
 8008368:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800836c:	f003 0304 	and.w	r3, r3, #4
 8008370:	2b00      	cmp	r3, #0
 8008372:	d023      	beq.n	80083bc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008374:	697b      	ldr	r3, [r7, #20]
 8008376:	699a      	ldr	r2, [r3, #24]
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	18d1      	adds	r1, r2, r3
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	683a      	ldr	r2, [r7, #0]
 8008380:	6978      	ldr	r0, [r7, #20]
 8008382:	f000 f8d5 	bl	8008530 <prvInsertTimerInActiveList>
 8008386:	4603      	mov	r3, r0
 8008388:	2b00      	cmp	r3, #0
 800838a:	d020      	beq.n	80083ce <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800838c:	2300      	movs	r3, #0
 800838e:	9300      	str	r3, [sp, #0]
 8008390:	2300      	movs	r3, #0
 8008392:	687a      	ldr	r2, [r7, #4]
 8008394:	2100      	movs	r1, #0
 8008396:	6978      	ldr	r0, [r7, #20]
 8008398:	f7ff ff88 	bl	80082ac <xTimerGenericCommand>
 800839c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800839e:	693b      	ldr	r3, [r7, #16]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d114      	bne.n	80083ce <prvProcessExpiredTimer+0x86>
	__asm volatile
 80083a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083a8:	f383 8811 	msr	BASEPRI, r3
 80083ac:	f3bf 8f6f 	isb	sy
 80083b0:	f3bf 8f4f 	dsb	sy
 80083b4:	60fb      	str	r3, [r7, #12]
}
 80083b6:	bf00      	nop
 80083b8:	bf00      	nop
 80083ba:	e7fd      	b.n	80083b8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80083bc:	697b      	ldr	r3, [r7, #20]
 80083be:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80083c2:	f023 0301 	bic.w	r3, r3, #1
 80083c6:	b2da      	uxtb	r2, r3
 80083c8:	697b      	ldr	r3, [r7, #20]
 80083ca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80083ce:	697b      	ldr	r3, [r7, #20]
 80083d0:	6a1b      	ldr	r3, [r3, #32]
 80083d2:	6978      	ldr	r0, [r7, #20]
 80083d4:	4798      	blx	r3
}
 80083d6:	bf00      	nop
 80083d8:	3718      	adds	r7, #24
 80083da:	46bd      	mov	sp, r7
 80083dc:	bd80      	pop	{r7, pc}
 80083de:	bf00      	nop
 80083e0:	20000fc8 	.word	0x20000fc8

080083e4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80083e4:	b580      	push	{r7, lr}
 80083e6:	b084      	sub	sp, #16
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80083ec:	f107 0308 	add.w	r3, r7, #8
 80083f0:	4618      	mov	r0, r3
 80083f2:	f000 f859 	bl	80084a8 <prvGetNextExpireTime>
 80083f6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80083f8:	68bb      	ldr	r3, [r7, #8]
 80083fa:	4619      	mov	r1, r3
 80083fc:	68f8      	ldr	r0, [r7, #12]
 80083fe:	f000 f805 	bl	800840c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008402:	f000 f8d7 	bl	80085b4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008406:	bf00      	nop
 8008408:	e7f0      	b.n	80083ec <prvTimerTask+0x8>
	...

0800840c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b084      	sub	sp, #16
 8008410:	af00      	add	r7, sp, #0
 8008412:	6078      	str	r0, [r7, #4]
 8008414:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008416:	f7fe fd87 	bl	8006f28 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800841a:	f107 0308 	add.w	r3, r7, #8
 800841e:	4618      	mov	r0, r3
 8008420:	f000 f866 	bl	80084f0 <prvSampleTimeNow>
 8008424:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d130      	bne.n	800848e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800842c:	683b      	ldr	r3, [r7, #0]
 800842e:	2b00      	cmp	r3, #0
 8008430:	d10a      	bne.n	8008448 <prvProcessTimerOrBlockTask+0x3c>
 8008432:	687a      	ldr	r2, [r7, #4]
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	429a      	cmp	r2, r3
 8008438:	d806      	bhi.n	8008448 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800843a:	f7fe fd83 	bl	8006f44 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800843e:	68f9      	ldr	r1, [r7, #12]
 8008440:	6878      	ldr	r0, [r7, #4]
 8008442:	f7ff ff81 	bl	8008348 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008446:	e024      	b.n	8008492 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d008      	beq.n	8008460 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800844e:	4b13      	ldr	r3, [pc, #76]	@ (800849c <prvProcessTimerOrBlockTask+0x90>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d101      	bne.n	800845c <prvProcessTimerOrBlockTask+0x50>
 8008458:	2301      	movs	r3, #1
 800845a:	e000      	b.n	800845e <prvProcessTimerOrBlockTask+0x52>
 800845c:	2300      	movs	r3, #0
 800845e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008460:	4b0f      	ldr	r3, [pc, #60]	@ (80084a0 <prvProcessTimerOrBlockTask+0x94>)
 8008462:	6818      	ldr	r0, [r3, #0]
 8008464:	687a      	ldr	r2, [r7, #4]
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	1ad3      	subs	r3, r2, r3
 800846a:	683a      	ldr	r2, [r7, #0]
 800846c:	4619      	mov	r1, r3
 800846e:	f7fe f96f 	bl	8006750 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008472:	f7fe fd67 	bl	8006f44 <xTaskResumeAll>
 8008476:	4603      	mov	r3, r0
 8008478:	2b00      	cmp	r3, #0
 800847a:	d10a      	bne.n	8008492 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800847c:	4b09      	ldr	r3, [pc, #36]	@ (80084a4 <prvProcessTimerOrBlockTask+0x98>)
 800847e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008482:	601a      	str	r2, [r3, #0]
 8008484:	f3bf 8f4f 	dsb	sy
 8008488:	f3bf 8f6f 	isb	sy
}
 800848c:	e001      	b.n	8008492 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800848e:	f7fe fd59 	bl	8006f44 <xTaskResumeAll>
}
 8008492:	bf00      	nop
 8008494:	3710      	adds	r7, #16
 8008496:	46bd      	mov	sp, r7
 8008498:	bd80      	pop	{r7, pc}
 800849a:	bf00      	nop
 800849c:	20000fcc 	.word	0x20000fcc
 80084a0:	20000fd0 	.word	0x20000fd0
 80084a4:	e000ed04 	.word	0xe000ed04

080084a8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80084a8:	b480      	push	{r7}
 80084aa:	b085      	sub	sp, #20
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80084b0:	4b0e      	ldr	r3, [pc, #56]	@ (80084ec <prvGetNextExpireTime+0x44>)
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d101      	bne.n	80084be <prvGetNextExpireTime+0x16>
 80084ba:	2201      	movs	r2, #1
 80084bc:	e000      	b.n	80084c0 <prvGetNextExpireTime+0x18>
 80084be:	2200      	movs	r2, #0
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d105      	bne.n	80084d8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80084cc:	4b07      	ldr	r3, [pc, #28]	@ (80084ec <prvGetNextExpireTime+0x44>)
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	68db      	ldr	r3, [r3, #12]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	60fb      	str	r3, [r7, #12]
 80084d6:	e001      	b.n	80084dc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80084d8:	2300      	movs	r3, #0
 80084da:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80084dc:	68fb      	ldr	r3, [r7, #12]
}
 80084de:	4618      	mov	r0, r3
 80084e0:	3714      	adds	r7, #20
 80084e2:	46bd      	mov	sp, r7
 80084e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e8:	4770      	bx	lr
 80084ea:	bf00      	nop
 80084ec:	20000fc8 	.word	0x20000fc8

080084f0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b084      	sub	sp, #16
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80084f8:	f7fe fdc2 	bl	8007080 <xTaskGetTickCount>
 80084fc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80084fe:	4b0b      	ldr	r3, [pc, #44]	@ (800852c <prvSampleTimeNow+0x3c>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	68fa      	ldr	r2, [r7, #12]
 8008504:	429a      	cmp	r2, r3
 8008506:	d205      	bcs.n	8008514 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008508:	f000 f93a 	bl	8008780 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2201      	movs	r2, #1
 8008510:	601a      	str	r2, [r3, #0]
 8008512:	e002      	b.n	800851a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2200      	movs	r2, #0
 8008518:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800851a:	4a04      	ldr	r2, [pc, #16]	@ (800852c <prvSampleTimeNow+0x3c>)
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008520:	68fb      	ldr	r3, [r7, #12]
}
 8008522:	4618      	mov	r0, r3
 8008524:	3710      	adds	r7, #16
 8008526:	46bd      	mov	sp, r7
 8008528:	bd80      	pop	{r7, pc}
 800852a:	bf00      	nop
 800852c:	20000fd8 	.word	0x20000fd8

08008530 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008530:	b580      	push	{r7, lr}
 8008532:	b086      	sub	sp, #24
 8008534:	af00      	add	r7, sp, #0
 8008536:	60f8      	str	r0, [r7, #12]
 8008538:	60b9      	str	r1, [r7, #8]
 800853a:	607a      	str	r2, [r7, #4]
 800853c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800853e:	2300      	movs	r3, #0
 8008540:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	68ba      	ldr	r2, [r7, #8]
 8008546:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	68fa      	ldr	r2, [r7, #12]
 800854c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800854e:	68ba      	ldr	r2, [r7, #8]
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	429a      	cmp	r2, r3
 8008554:	d812      	bhi.n	800857c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008556:	687a      	ldr	r2, [r7, #4]
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	1ad2      	subs	r2, r2, r3
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	699b      	ldr	r3, [r3, #24]
 8008560:	429a      	cmp	r2, r3
 8008562:	d302      	bcc.n	800856a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008564:	2301      	movs	r3, #1
 8008566:	617b      	str	r3, [r7, #20]
 8008568:	e01b      	b.n	80085a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800856a:	4b10      	ldr	r3, [pc, #64]	@ (80085ac <prvInsertTimerInActiveList+0x7c>)
 800856c:	681a      	ldr	r2, [r3, #0]
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	3304      	adds	r3, #4
 8008572:	4619      	mov	r1, r3
 8008574:	4610      	mov	r0, r2
 8008576:	f7fd f9ce 	bl	8005916 <vListInsert>
 800857a:	e012      	b.n	80085a2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800857c:	687a      	ldr	r2, [r7, #4]
 800857e:	683b      	ldr	r3, [r7, #0]
 8008580:	429a      	cmp	r2, r3
 8008582:	d206      	bcs.n	8008592 <prvInsertTimerInActiveList+0x62>
 8008584:	68ba      	ldr	r2, [r7, #8]
 8008586:	683b      	ldr	r3, [r7, #0]
 8008588:	429a      	cmp	r2, r3
 800858a:	d302      	bcc.n	8008592 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800858c:	2301      	movs	r3, #1
 800858e:	617b      	str	r3, [r7, #20]
 8008590:	e007      	b.n	80085a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008592:	4b07      	ldr	r3, [pc, #28]	@ (80085b0 <prvInsertTimerInActiveList+0x80>)
 8008594:	681a      	ldr	r2, [r3, #0]
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	3304      	adds	r3, #4
 800859a:	4619      	mov	r1, r3
 800859c:	4610      	mov	r0, r2
 800859e:	f7fd f9ba 	bl	8005916 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80085a2:	697b      	ldr	r3, [r7, #20]
}
 80085a4:	4618      	mov	r0, r3
 80085a6:	3718      	adds	r7, #24
 80085a8:	46bd      	mov	sp, r7
 80085aa:	bd80      	pop	{r7, pc}
 80085ac:	20000fcc 	.word	0x20000fcc
 80085b0:	20000fc8 	.word	0x20000fc8

080085b4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b08e      	sub	sp, #56	@ 0x38
 80085b8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80085ba:	e0ce      	b.n	800875a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	da19      	bge.n	80085f6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80085c2:	1d3b      	adds	r3, r7, #4
 80085c4:	3304      	adds	r3, #4
 80085c6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80085c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d10b      	bne.n	80085e6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80085ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085d2:	f383 8811 	msr	BASEPRI, r3
 80085d6:	f3bf 8f6f 	isb	sy
 80085da:	f3bf 8f4f 	dsb	sy
 80085de:	61fb      	str	r3, [r7, #28]
}
 80085e0:	bf00      	nop
 80085e2:	bf00      	nop
 80085e4:	e7fd      	b.n	80085e2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80085e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80085ec:	6850      	ldr	r0, [r2, #4]
 80085ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80085f0:	6892      	ldr	r2, [r2, #8]
 80085f2:	4611      	mov	r1, r2
 80085f4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	f2c0 80ae 	blt.w	800875a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008604:	695b      	ldr	r3, [r3, #20]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d004      	beq.n	8008614 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800860a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800860c:	3304      	adds	r3, #4
 800860e:	4618      	mov	r0, r3
 8008610:	f7fd f9ba 	bl	8005988 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008614:	463b      	mov	r3, r7
 8008616:	4618      	mov	r0, r3
 8008618:	f7ff ff6a 	bl	80084f0 <prvSampleTimeNow>
 800861c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2b09      	cmp	r3, #9
 8008622:	f200 8097 	bhi.w	8008754 <prvProcessReceivedCommands+0x1a0>
 8008626:	a201      	add	r2, pc, #4	@ (adr r2, 800862c <prvProcessReceivedCommands+0x78>)
 8008628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800862c:	08008655 	.word	0x08008655
 8008630:	08008655 	.word	0x08008655
 8008634:	08008655 	.word	0x08008655
 8008638:	080086cb 	.word	0x080086cb
 800863c:	080086df 	.word	0x080086df
 8008640:	0800872b 	.word	0x0800872b
 8008644:	08008655 	.word	0x08008655
 8008648:	08008655 	.word	0x08008655
 800864c:	080086cb 	.word	0x080086cb
 8008650:	080086df 	.word	0x080086df
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008656:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800865a:	f043 0301 	orr.w	r3, r3, #1
 800865e:	b2da      	uxtb	r2, r3
 8008660:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008662:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008666:	68ba      	ldr	r2, [r7, #8]
 8008668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800866a:	699b      	ldr	r3, [r3, #24]
 800866c:	18d1      	adds	r1, r2, r3
 800866e:	68bb      	ldr	r3, [r7, #8]
 8008670:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008672:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008674:	f7ff ff5c 	bl	8008530 <prvInsertTimerInActiveList>
 8008678:	4603      	mov	r3, r0
 800867a:	2b00      	cmp	r3, #0
 800867c:	d06c      	beq.n	8008758 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800867e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008680:	6a1b      	ldr	r3, [r3, #32]
 8008682:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008684:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008686:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008688:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800868c:	f003 0304 	and.w	r3, r3, #4
 8008690:	2b00      	cmp	r3, #0
 8008692:	d061      	beq.n	8008758 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008694:	68ba      	ldr	r2, [r7, #8]
 8008696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008698:	699b      	ldr	r3, [r3, #24]
 800869a:	441a      	add	r2, r3
 800869c:	2300      	movs	r3, #0
 800869e:	9300      	str	r3, [sp, #0]
 80086a0:	2300      	movs	r3, #0
 80086a2:	2100      	movs	r1, #0
 80086a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80086a6:	f7ff fe01 	bl	80082ac <xTimerGenericCommand>
 80086aa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80086ac:	6a3b      	ldr	r3, [r7, #32]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d152      	bne.n	8008758 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80086b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086b6:	f383 8811 	msr	BASEPRI, r3
 80086ba:	f3bf 8f6f 	isb	sy
 80086be:	f3bf 8f4f 	dsb	sy
 80086c2:	61bb      	str	r3, [r7, #24]
}
 80086c4:	bf00      	nop
 80086c6:	bf00      	nop
 80086c8:	e7fd      	b.n	80086c6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80086ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80086d0:	f023 0301 	bic.w	r3, r3, #1
 80086d4:	b2da      	uxtb	r2, r3
 80086d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086d8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80086dc:	e03d      	b.n	800875a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80086de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80086e4:	f043 0301 	orr.w	r3, r3, #1
 80086e8:	b2da      	uxtb	r2, r3
 80086ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086ec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80086f0:	68ba      	ldr	r2, [r7, #8]
 80086f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086f4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80086f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086f8:	699b      	ldr	r3, [r3, #24]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d10b      	bne.n	8008716 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80086fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008702:	f383 8811 	msr	BASEPRI, r3
 8008706:	f3bf 8f6f 	isb	sy
 800870a:	f3bf 8f4f 	dsb	sy
 800870e:	617b      	str	r3, [r7, #20]
}
 8008710:	bf00      	nop
 8008712:	bf00      	nop
 8008714:	e7fd      	b.n	8008712 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008718:	699a      	ldr	r2, [r3, #24]
 800871a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800871c:	18d1      	adds	r1, r2, r3
 800871e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008720:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008722:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008724:	f7ff ff04 	bl	8008530 <prvInsertTimerInActiveList>
					break;
 8008728:	e017      	b.n	800875a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800872a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800872c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008730:	f003 0302 	and.w	r3, r3, #2
 8008734:	2b00      	cmp	r3, #0
 8008736:	d103      	bne.n	8008740 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008738:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800873a:	f000 fc2d 	bl	8008f98 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800873e:	e00c      	b.n	800875a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008740:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008742:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008746:	f023 0301 	bic.w	r3, r3, #1
 800874a:	b2da      	uxtb	r2, r3
 800874c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800874e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008752:	e002      	b.n	800875a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008754:	bf00      	nop
 8008756:	e000      	b.n	800875a <prvProcessReceivedCommands+0x1a6>
					break;
 8008758:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800875a:	4b08      	ldr	r3, [pc, #32]	@ (800877c <prvProcessReceivedCommands+0x1c8>)
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	1d39      	adds	r1, r7, #4
 8008760:	2200      	movs	r2, #0
 8008762:	4618      	mov	r0, r3
 8008764:	f7fd fcb0 	bl	80060c8 <xQueueReceive>
 8008768:	4603      	mov	r3, r0
 800876a:	2b00      	cmp	r3, #0
 800876c:	f47f af26 	bne.w	80085bc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008770:	bf00      	nop
 8008772:	bf00      	nop
 8008774:	3730      	adds	r7, #48	@ 0x30
 8008776:	46bd      	mov	sp, r7
 8008778:	bd80      	pop	{r7, pc}
 800877a:	bf00      	nop
 800877c:	20000fd0 	.word	0x20000fd0

08008780 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b088      	sub	sp, #32
 8008784:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008786:	e049      	b.n	800881c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008788:	4b2e      	ldr	r3, [pc, #184]	@ (8008844 <prvSwitchTimerLists+0xc4>)
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	68db      	ldr	r3, [r3, #12]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008792:	4b2c      	ldr	r3, [pc, #176]	@ (8008844 <prvSwitchTimerLists+0xc4>)
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	68db      	ldr	r3, [r3, #12]
 8008798:	68db      	ldr	r3, [r3, #12]
 800879a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	3304      	adds	r3, #4
 80087a0:	4618      	mov	r0, r3
 80087a2:	f7fd f8f1 	bl	8005988 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	6a1b      	ldr	r3, [r3, #32]
 80087aa:	68f8      	ldr	r0, [r7, #12]
 80087ac:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80087b4:	f003 0304 	and.w	r3, r3, #4
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d02f      	beq.n	800881c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	699b      	ldr	r3, [r3, #24]
 80087c0:	693a      	ldr	r2, [r7, #16]
 80087c2:	4413      	add	r3, r2
 80087c4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80087c6:	68ba      	ldr	r2, [r7, #8]
 80087c8:	693b      	ldr	r3, [r7, #16]
 80087ca:	429a      	cmp	r2, r3
 80087cc:	d90e      	bls.n	80087ec <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	68ba      	ldr	r2, [r7, #8]
 80087d2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	68fa      	ldr	r2, [r7, #12]
 80087d8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80087da:	4b1a      	ldr	r3, [pc, #104]	@ (8008844 <prvSwitchTimerLists+0xc4>)
 80087dc:	681a      	ldr	r2, [r3, #0]
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	3304      	adds	r3, #4
 80087e2:	4619      	mov	r1, r3
 80087e4:	4610      	mov	r0, r2
 80087e6:	f7fd f896 	bl	8005916 <vListInsert>
 80087ea:	e017      	b.n	800881c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80087ec:	2300      	movs	r3, #0
 80087ee:	9300      	str	r3, [sp, #0]
 80087f0:	2300      	movs	r3, #0
 80087f2:	693a      	ldr	r2, [r7, #16]
 80087f4:	2100      	movs	r1, #0
 80087f6:	68f8      	ldr	r0, [r7, #12]
 80087f8:	f7ff fd58 	bl	80082ac <xTimerGenericCommand>
 80087fc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d10b      	bne.n	800881c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008804:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008808:	f383 8811 	msr	BASEPRI, r3
 800880c:	f3bf 8f6f 	isb	sy
 8008810:	f3bf 8f4f 	dsb	sy
 8008814:	603b      	str	r3, [r7, #0]
}
 8008816:	bf00      	nop
 8008818:	bf00      	nop
 800881a:	e7fd      	b.n	8008818 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800881c:	4b09      	ldr	r3, [pc, #36]	@ (8008844 <prvSwitchTimerLists+0xc4>)
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d1b0      	bne.n	8008788 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008826:	4b07      	ldr	r3, [pc, #28]	@ (8008844 <prvSwitchTimerLists+0xc4>)
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800882c:	4b06      	ldr	r3, [pc, #24]	@ (8008848 <prvSwitchTimerLists+0xc8>)
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	4a04      	ldr	r2, [pc, #16]	@ (8008844 <prvSwitchTimerLists+0xc4>)
 8008832:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008834:	4a04      	ldr	r2, [pc, #16]	@ (8008848 <prvSwitchTimerLists+0xc8>)
 8008836:	697b      	ldr	r3, [r7, #20]
 8008838:	6013      	str	r3, [r2, #0]
}
 800883a:	bf00      	nop
 800883c:	3718      	adds	r7, #24
 800883e:	46bd      	mov	sp, r7
 8008840:	bd80      	pop	{r7, pc}
 8008842:	bf00      	nop
 8008844:	20000fc8 	.word	0x20000fc8
 8008848:	20000fcc 	.word	0x20000fcc

0800884c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800884c:	b580      	push	{r7, lr}
 800884e:	b082      	sub	sp, #8
 8008850:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008852:	f000 f9b1 	bl	8008bb8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008856:	4b15      	ldr	r3, [pc, #84]	@ (80088ac <prvCheckForValidListAndQueue+0x60>)
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d120      	bne.n	80088a0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800885e:	4814      	ldr	r0, [pc, #80]	@ (80088b0 <prvCheckForValidListAndQueue+0x64>)
 8008860:	f7fd f808 	bl	8005874 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008864:	4813      	ldr	r0, [pc, #76]	@ (80088b4 <prvCheckForValidListAndQueue+0x68>)
 8008866:	f7fd f805 	bl	8005874 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800886a:	4b13      	ldr	r3, [pc, #76]	@ (80088b8 <prvCheckForValidListAndQueue+0x6c>)
 800886c:	4a10      	ldr	r2, [pc, #64]	@ (80088b0 <prvCheckForValidListAndQueue+0x64>)
 800886e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008870:	4b12      	ldr	r3, [pc, #72]	@ (80088bc <prvCheckForValidListAndQueue+0x70>)
 8008872:	4a10      	ldr	r2, [pc, #64]	@ (80088b4 <prvCheckForValidListAndQueue+0x68>)
 8008874:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008876:	2300      	movs	r3, #0
 8008878:	9300      	str	r3, [sp, #0]
 800887a:	4b11      	ldr	r3, [pc, #68]	@ (80088c0 <prvCheckForValidListAndQueue+0x74>)
 800887c:	4a11      	ldr	r2, [pc, #68]	@ (80088c4 <prvCheckForValidListAndQueue+0x78>)
 800887e:	2110      	movs	r1, #16
 8008880:	200a      	movs	r0, #10
 8008882:	f7fd f915 	bl	8005ab0 <xQueueGenericCreateStatic>
 8008886:	4603      	mov	r3, r0
 8008888:	4a08      	ldr	r2, [pc, #32]	@ (80088ac <prvCheckForValidListAndQueue+0x60>)
 800888a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800888c:	4b07      	ldr	r3, [pc, #28]	@ (80088ac <prvCheckForValidListAndQueue+0x60>)
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d005      	beq.n	80088a0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008894:	4b05      	ldr	r3, [pc, #20]	@ (80088ac <prvCheckForValidListAndQueue+0x60>)
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	490b      	ldr	r1, [pc, #44]	@ (80088c8 <prvCheckForValidListAndQueue+0x7c>)
 800889a:	4618      	mov	r0, r3
 800889c:	f7fd ff2e 	bl	80066fc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80088a0:	f000 f9bc 	bl	8008c1c <vPortExitCritical>
}
 80088a4:	bf00      	nop
 80088a6:	46bd      	mov	sp, r7
 80088a8:	bd80      	pop	{r7, pc}
 80088aa:	bf00      	nop
 80088ac:	20000fd0 	.word	0x20000fd0
 80088b0:	20000fa0 	.word	0x20000fa0
 80088b4:	20000fb4 	.word	0x20000fb4
 80088b8:	20000fc8 	.word	0x20000fc8
 80088bc:	20000fcc 	.word	0x20000fcc
 80088c0:	2000107c 	.word	0x2000107c
 80088c4:	20000fdc 	.word	0x20000fdc
 80088c8:	0800ae7c 	.word	0x0800ae7c

080088cc <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	b086      	sub	sp, #24
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d10b      	bne.n	80088f6 <pvTimerGetTimerID+0x2a>
	__asm volatile
 80088de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088e2:	f383 8811 	msr	BASEPRI, r3
 80088e6:	f3bf 8f6f 	isb	sy
 80088ea:	f3bf 8f4f 	dsb	sy
 80088ee:	60fb      	str	r3, [r7, #12]
}
 80088f0:	bf00      	nop
 80088f2:	bf00      	nop
 80088f4:	e7fd      	b.n	80088f2 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 80088f6:	f000 f95f 	bl	8008bb8 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 80088fa:	697b      	ldr	r3, [r7, #20]
 80088fc:	69db      	ldr	r3, [r3, #28]
 80088fe:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 8008900:	f000 f98c 	bl	8008c1c <vPortExitCritical>

	return pvReturn;
 8008904:	693b      	ldr	r3, [r7, #16]
}
 8008906:	4618      	mov	r0, r3
 8008908:	3718      	adds	r7, #24
 800890a:	46bd      	mov	sp, r7
 800890c:	bd80      	pop	{r7, pc}

0800890e <vTimerSetTimerID>:
/*-----------------------------------------------------------*/

void vTimerSetTimerID( TimerHandle_t xTimer, void *pvNewID )
{
 800890e:	b580      	push	{r7, lr}
 8008910:	b084      	sub	sp, #16
 8008912:	af00      	add	r7, sp, #0
 8008914:	6078      	str	r0, [r7, #4]
 8008916:	6039      	str	r1, [r7, #0]
Timer_t * const pxTimer = xTimer;
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	60fb      	str	r3, [r7, #12]

	configASSERT( xTimer );
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2b00      	cmp	r3, #0
 8008920:	d10b      	bne.n	800893a <vTimerSetTimerID+0x2c>
	__asm volatile
 8008922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008926:	f383 8811 	msr	BASEPRI, r3
 800892a:	f3bf 8f6f 	isb	sy
 800892e:	f3bf 8f4f 	dsb	sy
 8008932:	60bb      	str	r3, [r7, #8]
}
 8008934:	bf00      	nop
 8008936:	bf00      	nop
 8008938:	e7fd      	b.n	8008936 <vTimerSetTimerID+0x28>

	taskENTER_CRITICAL();
 800893a:	f000 f93d 	bl	8008bb8 <vPortEnterCritical>
	{
		pxTimer->pvTimerID = pvNewID;
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	683a      	ldr	r2, [r7, #0]
 8008942:	61da      	str	r2, [r3, #28]
	}
	taskEXIT_CRITICAL();
 8008944:	f000 f96a 	bl	8008c1c <vPortExitCritical>
}
 8008948:	bf00      	nop
 800894a:	3710      	adds	r7, #16
 800894c:	46bd      	mov	sp, r7
 800894e:	bd80      	pop	{r7, pc}

08008950 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008950:	b480      	push	{r7}
 8008952:	b085      	sub	sp, #20
 8008954:	af00      	add	r7, sp, #0
 8008956:	60f8      	str	r0, [r7, #12]
 8008958:	60b9      	str	r1, [r7, #8]
 800895a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	3b04      	subs	r3, #4
 8008960:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008968:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	3b04      	subs	r3, #4
 800896e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	f023 0201 	bic.w	r2, r3, #1
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	3b04      	subs	r3, #4
 800897e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008980:	4a0c      	ldr	r2, [pc, #48]	@ (80089b4 <pxPortInitialiseStack+0x64>)
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	3b14      	subs	r3, #20
 800898a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800898c:	687a      	ldr	r2, [r7, #4]
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	3b04      	subs	r3, #4
 8008996:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	f06f 0202 	mvn.w	r2, #2
 800899e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	3b20      	subs	r3, #32
 80089a4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80089a6:	68fb      	ldr	r3, [r7, #12]
}
 80089a8:	4618      	mov	r0, r3
 80089aa:	3714      	adds	r7, #20
 80089ac:	46bd      	mov	sp, r7
 80089ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b2:	4770      	bx	lr
 80089b4:	080089b9 	.word	0x080089b9

080089b8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80089b8:	b480      	push	{r7}
 80089ba:	b085      	sub	sp, #20
 80089bc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80089be:	2300      	movs	r3, #0
 80089c0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80089c2:	4b13      	ldr	r3, [pc, #76]	@ (8008a10 <prvTaskExitError+0x58>)
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80089ca:	d00b      	beq.n	80089e4 <prvTaskExitError+0x2c>
	__asm volatile
 80089cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089d0:	f383 8811 	msr	BASEPRI, r3
 80089d4:	f3bf 8f6f 	isb	sy
 80089d8:	f3bf 8f4f 	dsb	sy
 80089dc:	60fb      	str	r3, [r7, #12]
}
 80089de:	bf00      	nop
 80089e0:	bf00      	nop
 80089e2:	e7fd      	b.n	80089e0 <prvTaskExitError+0x28>
	__asm volatile
 80089e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089e8:	f383 8811 	msr	BASEPRI, r3
 80089ec:	f3bf 8f6f 	isb	sy
 80089f0:	f3bf 8f4f 	dsb	sy
 80089f4:	60bb      	str	r3, [r7, #8]
}
 80089f6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80089f8:	bf00      	nop
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d0fc      	beq.n	80089fa <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008a00:	bf00      	nop
 8008a02:	bf00      	nop
 8008a04:	3714      	adds	r7, #20
 8008a06:	46bd      	mov	sp, r7
 8008a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0c:	4770      	bx	lr
 8008a0e:	bf00      	nop
 8008a10:	20000010 	.word	0x20000010
	...

08008a20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008a20:	4b07      	ldr	r3, [pc, #28]	@ (8008a40 <pxCurrentTCBConst2>)
 8008a22:	6819      	ldr	r1, [r3, #0]
 8008a24:	6808      	ldr	r0, [r1, #0]
 8008a26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a2a:	f380 8809 	msr	PSP, r0
 8008a2e:	f3bf 8f6f 	isb	sy
 8008a32:	f04f 0000 	mov.w	r0, #0
 8008a36:	f380 8811 	msr	BASEPRI, r0
 8008a3a:	4770      	bx	lr
 8008a3c:	f3af 8000 	nop.w

08008a40 <pxCurrentTCBConst2>:
 8008a40:	20000a98 	.word	0x20000a98
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008a44:	bf00      	nop
 8008a46:	bf00      	nop

08008a48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008a48:	4808      	ldr	r0, [pc, #32]	@ (8008a6c <prvPortStartFirstTask+0x24>)
 8008a4a:	6800      	ldr	r0, [r0, #0]
 8008a4c:	6800      	ldr	r0, [r0, #0]
 8008a4e:	f380 8808 	msr	MSP, r0
 8008a52:	f04f 0000 	mov.w	r0, #0
 8008a56:	f380 8814 	msr	CONTROL, r0
 8008a5a:	b662      	cpsie	i
 8008a5c:	b661      	cpsie	f
 8008a5e:	f3bf 8f4f 	dsb	sy
 8008a62:	f3bf 8f6f 	isb	sy
 8008a66:	df00      	svc	0
 8008a68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008a6a:	bf00      	nop
 8008a6c:	e000ed08 	.word	0xe000ed08

08008a70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b086      	sub	sp, #24
 8008a74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008a76:	4b47      	ldr	r3, [pc, #284]	@ (8008b94 <xPortStartScheduler+0x124>)
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	4a47      	ldr	r2, [pc, #284]	@ (8008b98 <xPortStartScheduler+0x128>)
 8008a7c:	4293      	cmp	r3, r2
 8008a7e:	d10b      	bne.n	8008a98 <xPortStartScheduler+0x28>
	__asm volatile
 8008a80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a84:	f383 8811 	msr	BASEPRI, r3
 8008a88:	f3bf 8f6f 	isb	sy
 8008a8c:	f3bf 8f4f 	dsb	sy
 8008a90:	60fb      	str	r3, [r7, #12]
}
 8008a92:	bf00      	nop
 8008a94:	bf00      	nop
 8008a96:	e7fd      	b.n	8008a94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008a98:	4b3e      	ldr	r3, [pc, #248]	@ (8008b94 <xPortStartScheduler+0x124>)
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	4a3f      	ldr	r2, [pc, #252]	@ (8008b9c <xPortStartScheduler+0x12c>)
 8008a9e:	4293      	cmp	r3, r2
 8008aa0:	d10b      	bne.n	8008aba <xPortStartScheduler+0x4a>
	__asm volatile
 8008aa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aa6:	f383 8811 	msr	BASEPRI, r3
 8008aaa:	f3bf 8f6f 	isb	sy
 8008aae:	f3bf 8f4f 	dsb	sy
 8008ab2:	613b      	str	r3, [r7, #16]
}
 8008ab4:	bf00      	nop
 8008ab6:	bf00      	nop
 8008ab8:	e7fd      	b.n	8008ab6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008aba:	4b39      	ldr	r3, [pc, #228]	@ (8008ba0 <xPortStartScheduler+0x130>)
 8008abc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008abe:	697b      	ldr	r3, [r7, #20]
 8008ac0:	781b      	ldrb	r3, [r3, #0]
 8008ac2:	b2db      	uxtb	r3, r3
 8008ac4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008ac6:	697b      	ldr	r3, [r7, #20]
 8008ac8:	22ff      	movs	r2, #255	@ 0xff
 8008aca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008acc:	697b      	ldr	r3, [r7, #20]
 8008ace:	781b      	ldrb	r3, [r3, #0]
 8008ad0:	b2db      	uxtb	r3, r3
 8008ad2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008ad4:	78fb      	ldrb	r3, [r7, #3]
 8008ad6:	b2db      	uxtb	r3, r3
 8008ad8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008adc:	b2da      	uxtb	r2, r3
 8008ade:	4b31      	ldr	r3, [pc, #196]	@ (8008ba4 <xPortStartScheduler+0x134>)
 8008ae0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008ae2:	4b31      	ldr	r3, [pc, #196]	@ (8008ba8 <xPortStartScheduler+0x138>)
 8008ae4:	2207      	movs	r2, #7
 8008ae6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008ae8:	e009      	b.n	8008afe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8008aea:	4b2f      	ldr	r3, [pc, #188]	@ (8008ba8 <xPortStartScheduler+0x138>)
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	3b01      	subs	r3, #1
 8008af0:	4a2d      	ldr	r2, [pc, #180]	@ (8008ba8 <xPortStartScheduler+0x138>)
 8008af2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008af4:	78fb      	ldrb	r3, [r7, #3]
 8008af6:	b2db      	uxtb	r3, r3
 8008af8:	005b      	lsls	r3, r3, #1
 8008afa:	b2db      	uxtb	r3, r3
 8008afc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008afe:	78fb      	ldrb	r3, [r7, #3]
 8008b00:	b2db      	uxtb	r3, r3
 8008b02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b06:	2b80      	cmp	r3, #128	@ 0x80
 8008b08:	d0ef      	beq.n	8008aea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008b0a:	4b27      	ldr	r3, [pc, #156]	@ (8008ba8 <xPortStartScheduler+0x138>)
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f1c3 0307 	rsb	r3, r3, #7
 8008b12:	2b04      	cmp	r3, #4
 8008b14:	d00b      	beq.n	8008b2e <xPortStartScheduler+0xbe>
	__asm volatile
 8008b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b1a:	f383 8811 	msr	BASEPRI, r3
 8008b1e:	f3bf 8f6f 	isb	sy
 8008b22:	f3bf 8f4f 	dsb	sy
 8008b26:	60bb      	str	r3, [r7, #8]
}
 8008b28:	bf00      	nop
 8008b2a:	bf00      	nop
 8008b2c:	e7fd      	b.n	8008b2a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008b2e:	4b1e      	ldr	r3, [pc, #120]	@ (8008ba8 <xPortStartScheduler+0x138>)
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	021b      	lsls	r3, r3, #8
 8008b34:	4a1c      	ldr	r2, [pc, #112]	@ (8008ba8 <xPortStartScheduler+0x138>)
 8008b36:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008b38:	4b1b      	ldr	r3, [pc, #108]	@ (8008ba8 <xPortStartScheduler+0x138>)
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008b40:	4a19      	ldr	r2, [pc, #100]	@ (8008ba8 <xPortStartScheduler+0x138>)
 8008b42:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	b2da      	uxtb	r2, r3
 8008b48:	697b      	ldr	r3, [r7, #20]
 8008b4a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008b4c:	4b17      	ldr	r3, [pc, #92]	@ (8008bac <xPortStartScheduler+0x13c>)
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	4a16      	ldr	r2, [pc, #88]	@ (8008bac <xPortStartScheduler+0x13c>)
 8008b52:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008b56:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008b58:	4b14      	ldr	r3, [pc, #80]	@ (8008bac <xPortStartScheduler+0x13c>)
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	4a13      	ldr	r2, [pc, #76]	@ (8008bac <xPortStartScheduler+0x13c>)
 8008b5e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008b62:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008b64:	f000 f8da 	bl	8008d1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008b68:	4b11      	ldr	r3, [pc, #68]	@ (8008bb0 <xPortStartScheduler+0x140>)
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008b6e:	f000 f8f9 	bl	8008d64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008b72:	4b10      	ldr	r3, [pc, #64]	@ (8008bb4 <xPortStartScheduler+0x144>)
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	4a0f      	ldr	r2, [pc, #60]	@ (8008bb4 <xPortStartScheduler+0x144>)
 8008b78:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008b7c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008b7e:	f7ff ff63 	bl	8008a48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008b82:	f7fe fbd7 	bl	8007334 <vTaskSwitchContext>
	prvTaskExitError();
 8008b86:	f7ff ff17 	bl	80089b8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008b8a:	2300      	movs	r3, #0
}
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	3718      	adds	r7, #24
 8008b90:	46bd      	mov	sp, r7
 8008b92:	bd80      	pop	{r7, pc}
 8008b94:	e000ed00 	.word	0xe000ed00
 8008b98:	410fc271 	.word	0x410fc271
 8008b9c:	410fc270 	.word	0x410fc270
 8008ba0:	e000e400 	.word	0xe000e400
 8008ba4:	200010cc 	.word	0x200010cc
 8008ba8:	200010d0 	.word	0x200010d0
 8008bac:	e000ed20 	.word	0xe000ed20
 8008bb0:	20000010 	.word	0x20000010
 8008bb4:	e000ef34 	.word	0xe000ef34

08008bb8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008bb8:	b480      	push	{r7}
 8008bba:	b083      	sub	sp, #12
 8008bbc:	af00      	add	r7, sp, #0
	__asm volatile
 8008bbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bc2:	f383 8811 	msr	BASEPRI, r3
 8008bc6:	f3bf 8f6f 	isb	sy
 8008bca:	f3bf 8f4f 	dsb	sy
 8008bce:	607b      	str	r3, [r7, #4]
}
 8008bd0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008bd2:	4b10      	ldr	r3, [pc, #64]	@ (8008c14 <vPortEnterCritical+0x5c>)
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	3301      	adds	r3, #1
 8008bd8:	4a0e      	ldr	r2, [pc, #56]	@ (8008c14 <vPortEnterCritical+0x5c>)
 8008bda:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008bdc:	4b0d      	ldr	r3, [pc, #52]	@ (8008c14 <vPortEnterCritical+0x5c>)
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	2b01      	cmp	r3, #1
 8008be2:	d110      	bne.n	8008c06 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008be4:	4b0c      	ldr	r3, [pc, #48]	@ (8008c18 <vPortEnterCritical+0x60>)
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	b2db      	uxtb	r3, r3
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d00b      	beq.n	8008c06 <vPortEnterCritical+0x4e>
	__asm volatile
 8008bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bf2:	f383 8811 	msr	BASEPRI, r3
 8008bf6:	f3bf 8f6f 	isb	sy
 8008bfa:	f3bf 8f4f 	dsb	sy
 8008bfe:	603b      	str	r3, [r7, #0]
}
 8008c00:	bf00      	nop
 8008c02:	bf00      	nop
 8008c04:	e7fd      	b.n	8008c02 <vPortEnterCritical+0x4a>
	}
}
 8008c06:	bf00      	nop
 8008c08:	370c      	adds	r7, #12
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c10:	4770      	bx	lr
 8008c12:	bf00      	nop
 8008c14:	20000010 	.word	0x20000010
 8008c18:	e000ed04 	.word	0xe000ed04

08008c1c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008c1c:	b480      	push	{r7}
 8008c1e:	b083      	sub	sp, #12
 8008c20:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008c22:	4b12      	ldr	r3, [pc, #72]	@ (8008c6c <vPortExitCritical+0x50>)
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d10b      	bne.n	8008c42 <vPortExitCritical+0x26>
	__asm volatile
 8008c2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c2e:	f383 8811 	msr	BASEPRI, r3
 8008c32:	f3bf 8f6f 	isb	sy
 8008c36:	f3bf 8f4f 	dsb	sy
 8008c3a:	607b      	str	r3, [r7, #4]
}
 8008c3c:	bf00      	nop
 8008c3e:	bf00      	nop
 8008c40:	e7fd      	b.n	8008c3e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008c42:	4b0a      	ldr	r3, [pc, #40]	@ (8008c6c <vPortExitCritical+0x50>)
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	3b01      	subs	r3, #1
 8008c48:	4a08      	ldr	r2, [pc, #32]	@ (8008c6c <vPortExitCritical+0x50>)
 8008c4a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008c4c:	4b07      	ldr	r3, [pc, #28]	@ (8008c6c <vPortExitCritical+0x50>)
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d105      	bne.n	8008c60 <vPortExitCritical+0x44>
 8008c54:	2300      	movs	r3, #0
 8008c56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008c58:	683b      	ldr	r3, [r7, #0]
 8008c5a:	f383 8811 	msr	BASEPRI, r3
}
 8008c5e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008c60:	bf00      	nop
 8008c62:	370c      	adds	r7, #12
 8008c64:	46bd      	mov	sp, r7
 8008c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6a:	4770      	bx	lr
 8008c6c:	20000010 	.word	0x20000010

08008c70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008c70:	f3ef 8009 	mrs	r0, PSP
 8008c74:	f3bf 8f6f 	isb	sy
 8008c78:	4b15      	ldr	r3, [pc, #84]	@ (8008cd0 <pxCurrentTCBConst>)
 8008c7a:	681a      	ldr	r2, [r3, #0]
 8008c7c:	f01e 0f10 	tst.w	lr, #16
 8008c80:	bf08      	it	eq
 8008c82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008c86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c8a:	6010      	str	r0, [r2, #0]
 8008c8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008c90:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008c94:	f380 8811 	msr	BASEPRI, r0
 8008c98:	f3bf 8f4f 	dsb	sy
 8008c9c:	f3bf 8f6f 	isb	sy
 8008ca0:	f7fe fb48 	bl	8007334 <vTaskSwitchContext>
 8008ca4:	f04f 0000 	mov.w	r0, #0
 8008ca8:	f380 8811 	msr	BASEPRI, r0
 8008cac:	bc09      	pop	{r0, r3}
 8008cae:	6819      	ldr	r1, [r3, #0]
 8008cb0:	6808      	ldr	r0, [r1, #0]
 8008cb2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cb6:	f01e 0f10 	tst.w	lr, #16
 8008cba:	bf08      	it	eq
 8008cbc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008cc0:	f380 8809 	msr	PSP, r0
 8008cc4:	f3bf 8f6f 	isb	sy
 8008cc8:	4770      	bx	lr
 8008cca:	bf00      	nop
 8008ccc:	f3af 8000 	nop.w

08008cd0 <pxCurrentTCBConst>:
 8008cd0:	20000a98 	.word	0x20000a98
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008cd4:	bf00      	nop
 8008cd6:	bf00      	nop

08008cd8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b082      	sub	sp, #8
 8008cdc:	af00      	add	r7, sp, #0
	__asm volatile
 8008cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ce2:	f383 8811 	msr	BASEPRI, r3
 8008ce6:	f3bf 8f6f 	isb	sy
 8008cea:	f3bf 8f4f 	dsb	sy
 8008cee:	607b      	str	r3, [r7, #4]
}
 8008cf0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008cf2:	f7fe fa65 	bl	80071c0 <xTaskIncrementTick>
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d003      	beq.n	8008d04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008cfc:	4b06      	ldr	r3, [pc, #24]	@ (8008d18 <xPortSysTickHandler+0x40>)
 8008cfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d02:	601a      	str	r2, [r3, #0]
 8008d04:	2300      	movs	r3, #0
 8008d06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	f383 8811 	msr	BASEPRI, r3
}
 8008d0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008d10:	bf00      	nop
 8008d12:	3708      	adds	r7, #8
 8008d14:	46bd      	mov	sp, r7
 8008d16:	bd80      	pop	{r7, pc}
 8008d18:	e000ed04 	.word	0xe000ed04

08008d1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008d1c:	b480      	push	{r7}
 8008d1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008d20:	4b0b      	ldr	r3, [pc, #44]	@ (8008d50 <vPortSetupTimerInterrupt+0x34>)
 8008d22:	2200      	movs	r2, #0
 8008d24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008d26:	4b0b      	ldr	r3, [pc, #44]	@ (8008d54 <vPortSetupTimerInterrupt+0x38>)
 8008d28:	2200      	movs	r2, #0
 8008d2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008d2c:	4b0a      	ldr	r3, [pc, #40]	@ (8008d58 <vPortSetupTimerInterrupt+0x3c>)
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	4a0a      	ldr	r2, [pc, #40]	@ (8008d5c <vPortSetupTimerInterrupt+0x40>)
 8008d32:	fba2 2303 	umull	r2, r3, r2, r3
 8008d36:	099b      	lsrs	r3, r3, #6
 8008d38:	4a09      	ldr	r2, [pc, #36]	@ (8008d60 <vPortSetupTimerInterrupt+0x44>)
 8008d3a:	3b01      	subs	r3, #1
 8008d3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008d3e:	4b04      	ldr	r3, [pc, #16]	@ (8008d50 <vPortSetupTimerInterrupt+0x34>)
 8008d40:	2207      	movs	r2, #7
 8008d42:	601a      	str	r2, [r3, #0]
}
 8008d44:	bf00      	nop
 8008d46:	46bd      	mov	sp, r7
 8008d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4c:	4770      	bx	lr
 8008d4e:	bf00      	nop
 8008d50:	e000e010 	.word	0xe000e010
 8008d54:	e000e018 	.word	0xe000e018
 8008d58:	20000004 	.word	0x20000004
 8008d5c:	10624dd3 	.word	0x10624dd3
 8008d60:	e000e014 	.word	0xe000e014

08008d64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008d64:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008d74 <vPortEnableVFP+0x10>
 8008d68:	6801      	ldr	r1, [r0, #0]
 8008d6a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008d6e:	6001      	str	r1, [r0, #0]
 8008d70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008d72:	bf00      	nop
 8008d74:	e000ed88 	.word	0xe000ed88

08008d78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008d78:	b480      	push	{r7}
 8008d7a:	b085      	sub	sp, #20
 8008d7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008d7e:	f3ef 8305 	mrs	r3, IPSR
 8008d82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	2b0f      	cmp	r3, #15
 8008d88:	d915      	bls.n	8008db6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008d8a:	4a18      	ldr	r2, [pc, #96]	@ (8008dec <vPortValidateInterruptPriority+0x74>)
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	4413      	add	r3, r2
 8008d90:	781b      	ldrb	r3, [r3, #0]
 8008d92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008d94:	4b16      	ldr	r3, [pc, #88]	@ (8008df0 <vPortValidateInterruptPriority+0x78>)
 8008d96:	781b      	ldrb	r3, [r3, #0]
 8008d98:	7afa      	ldrb	r2, [r7, #11]
 8008d9a:	429a      	cmp	r2, r3
 8008d9c:	d20b      	bcs.n	8008db6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008d9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008da2:	f383 8811 	msr	BASEPRI, r3
 8008da6:	f3bf 8f6f 	isb	sy
 8008daa:	f3bf 8f4f 	dsb	sy
 8008dae:	607b      	str	r3, [r7, #4]
}
 8008db0:	bf00      	nop
 8008db2:	bf00      	nop
 8008db4:	e7fd      	b.n	8008db2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008db6:	4b0f      	ldr	r3, [pc, #60]	@ (8008df4 <vPortValidateInterruptPriority+0x7c>)
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008dbe:	4b0e      	ldr	r3, [pc, #56]	@ (8008df8 <vPortValidateInterruptPriority+0x80>)
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	429a      	cmp	r2, r3
 8008dc4:	d90b      	bls.n	8008dde <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008dc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dca:	f383 8811 	msr	BASEPRI, r3
 8008dce:	f3bf 8f6f 	isb	sy
 8008dd2:	f3bf 8f4f 	dsb	sy
 8008dd6:	603b      	str	r3, [r7, #0]
}
 8008dd8:	bf00      	nop
 8008dda:	bf00      	nop
 8008ddc:	e7fd      	b.n	8008dda <vPortValidateInterruptPriority+0x62>
	}
 8008dde:	bf00      	nop
 8008de0:	3714      	adds	r7, #20
 8008de2:	46bd      	mov	sp, r7
 8008de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de8:	4770      	bx	lr
 8008dea:	bf00      	nop
 8008dec:	e000e3f0 	.word	0xe000e3f0
 8008df0:	200010cc 	.word	0x200010cc
 8008df4:	e000ed0c 	.word	0xe000ed0c
 8008df8:	200010d0 	.word	0x200010d0

08008dfc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008dfc:	b580      	push	{r7, lr}
 8008dfe:	b08a      	sub	sp, #40	@ 0x28
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008e04:	2300      	movs	r3, #0
 8008e06:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008e08:	f7fe f88e 	bl	8006f28 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008e0c:	4b5c      	ldr	r3, [pc, #368]	@ (8008f80 <pvPortMalloc+0x184>)
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d101      	bne.n	8008e18 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008e14:	f000 f924 	bl	8009060 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008e18:	4b5a      	ldr	r3, [pc, #360]	@ (8008f84 <pvPortMalloc+0x188>)
 8008e1a:	681a      	ldr	r2, [r3, #0]
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	4013      	ands	r3, r2
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	f040 8095 	bne.w	8008f50 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d01e      	beq.n	8008e6a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008e2c:	2208      	movs	r2, #8
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	4413      	add	r3, r2
 8008e32:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	f003 0307 	and.w	r3, r3, #7
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d015      	beq.n	8008e6a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	f023 0307 	bic.w	r3, r3, #7
 8008e44:	3308      	adds	r3, #8
 8008e46:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	f003 0307 	and.w	r3, r3, #7
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d00b      	beq.n	8008e6a <pvPortMalloc+0x6e>
	__asm volatile
 8008e52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e56:	f383 8811 	msr	BASEPRI, r3
 8008e5a:	f3bf 8f6f 	isb	sy
 8008e5e:	f3bf 8f4f 	dsb	sy
 8008e62:	617b      	str	r3, [r7, #20]
}
 8008e64:	bf00      	nop
 8008e66:	bf00      	nop
 8008e68:	e7fd      	b.n	8008e66 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d06f      	beq.n	8008f50 <pvPortMalloc+0x154>
 8008e70:	4b45      	ldr	r3, [pc, #276]	@ (8008f88 <pvPortMalloc+0x18c>)
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	687a      	ldr	r2, [r7, #4]
 8008e76:	429a      	cmp	r2, r3
 8008e78:	d86a      	bhi.n	8008f50 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008e7a:	4b44      	ldr	r3, [pc, #272]	@ (8008f8c <pvPortMalloc+0x190>)
 8008e7c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008e7e:	4b43      	ldr	r3, [pc, #268]	@ (8008f8c <pvPortMalloc+0x190>)
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008e84:	e004      	b.n	8008e90 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e88:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e92:	685b      	ldr	r3, [r3, #4]
 8008e94:	687a      	ldr	r2, [r7, #4]
 8008e96:	429a      	cmp	r2, r3
 8008e98:	d903      	bls.n	8008ea2 <pvPortMalloc+0xa6>
 8008e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d1f1      	bne.n	8008e86 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008ea2:	4b37      	ldr	r3, [pc, #220]	@ (8008f80 <pvPortMalloc+0x184>)
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ea8:	429a      	cmp	r2, r3
 8008eaa:	d051      	beq.n	8008f50 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008eac:	6a3b      	ldr	r3, [r7, #32]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	2208      	movs	r2, #8
 8008eb2:	4413      	add	r3, r2
 8008eb4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eb8:	681a      	ldr	r2, [r3, #0]
 8008eba:	6a3b      	ldr	r3, [r7, #32]
 8008ebc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ec0:	685a      	ldr	r2, [r3, #4]
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	1ad2      	subs	r2, r2, r3
 8008ec6:	2308      	movs	r3, #8
 8008ec8:	005b      	lsls	r3, r3, #1
 8008eca:	429a      	cmp	r2, r3
 8008ecc:	d920      	bls.n	8008f10 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008ece:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	4413      	add	r3, r2
 8008ed4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008ed6:	69bb      	ldr	r3, [r7, #24]
 8008ed8:	f003 0307 	and.w	r3, r3, #7
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d00b      	beq.n	8008ef8 <pvPortMalloc+0xfc>
	__asm volatile
 8008ee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ee4:	f383 8811 	msr	BASEPRI, r3
 8008ee8:	f3bf 8f6f 	isb	sy
 8008eec:	f3bf 8f4f 	dsb	sy
 8008ef0:	613b      	str	r3, [r7, #16]
}
 8008ef2:	bf00      	nop
 8008ef4:	bf00      	nop
 8008ef6:	e7fd      	b.n	8008ef4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008efa:	685a      	ldr	r2, [r3, #4]
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	1ad2      	subs	r2, r2, r3
 8008f00:	69bb      	ldr	r3, [r7, #24]
 8008f02:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f06:	687a      	ldr	r2, [r7, #4]
 8008f08:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008f0a:	69b8      	ldr	r0, [r7, #24]
 8008f0c:	f000 f90a 	bl	8009124 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008f10:	4b1d      	ldr	r3, [pc, #116]	@ (8008f88 <pvPortMalloc+0x18c>)
 8008f12:	681a      	ldr	r2, [r3, #0]
 8008f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f16:	685b      	ldr	r3, [r3, #4]
 8008f18:	1ad3      	subs	r3, r2, r3
 8008f1a:	4a1b      	ldr	r2, [pc, #108]	@ (8008f88 <pvPortMalloc+0x18c>)
 8008f1c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008f1e:	4b1a      	ldr	r3, [pc, #104]	@ (8008f88 <pvPortMalloc+0x18c>)
 8008f20:	681a      	ldr	r2, [r3, #0]
 8008f22:	4b1b      	ldr	r3, [pc, #108]	@ (8008f90 <pvPortMalloc+0x194>)
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	429a      	cmp	r2, r3
 8008f28:	d203      	bcs.n	8008f32 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008f2a:	4b17      	ldr	r3, [pc, #92]	@ (8008f88 <pvPortMalloc+0x18c>)
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	4a18      	ldr	r2, [pc, #96]	@ (8008f90 <pvPortMalloc+0x194>)
 8008f30:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f34:	685a      	ldr	r2, [r3, #4]
 8008f36:	4b13      	ldr	r3, [pc, #76]	@ (8008f84 <pvPortMalloc+0x188>)
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	431a      	orrs	r2, r3
 8008f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f3e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f42:	2200      	movs	r2, #0
 8008f44:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008f46:	4b13      	ldr	r3, [pc, #76]	@ (8008f94 <pvPortMalloc+0x198>)
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	3301      	adds	r3, #1
 8008f4c:	4a11      	ldr	r2, [pc, #68]	@ (8008f94 <pvPortMalloc+0x198>)
 8008f4e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008f50:	f7fd fff8 	bl	8006f44 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008f54:	69fb      	ldr	r3, [r7, #28]
 8008f56:	f003 0307 	and.w	r3, r3, #7
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d00b      	beq.n	8008f76 <pvPortMalloc+0x17a>
	__asm volatile
 8008f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f62:	f383 8811 	msr	BASEPRI, r3
 8008f66:	f3bf 8f6f 	isb	sy
 8008f6a:	f3bf 8f4f 	dsb	sy
 8008f6e:	60fb      	str	r3, [r7, #12]
}
 8008f70:	bf00      	nop
 8008f72:	bf00      	nop
 8008f74:	e7fd      	b.n	8008f72 <pvPortMalloc+0x176>
	return pvReturn;
 8008f76:	69fb      	ldr	r3, [r7, #28]
}
 8008f78:	4618      	mov	r0, r3
 8008f7a:	3728      	adds	r7, #40	@ 0x28
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	bd80      	pop	{r7, pc}
 8008f80:	20004cdc 	.word	0x20004cdc
 8008f84:	20004cf0 	.word	0x20004cf0
 8008f88:	20004ce0 	.word	0x20004ce0
 8008f8c:	20004cd4 	.word	0x20004cd4
 8008f90:	20004ce4 	.word	0x20004ce4
 8008f94:	20004ce8 	.word	0x20004ce8

08008f98 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b086      	sub	sp, #24
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d04f      	beq.n	800904a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008faa:	2308      	movs	r3, #8
 8008fac:	425b      	negs	r3, r3
 8008fae:	697a      	ldr	r2, [r7, #20]
 8008fb0:	4413      	add	r3, r2
 8008fb2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008fb4:	697b      	ldr	r3, [r7, #20]
 8008fb6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008fb8:	693b      	ldr	r3, [r7, #16]
 8008fba:	685a      	ldr	r2, [r3, #4]
 8008fbc:	4b25      	ldr	r3, [pc, #148]	@ (8009054 <vPortFree+0xbc>)
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	4013      	ands	r3, r2
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d10b      	bne.n	8008fde <vPortFree+0x46>
	__asm volatile
 8008fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fca:	f383 8811 	msr	BASEPRI, r3
 8008fce:	f3bf 8f6f 	isb	sy
 8008fd2:	f3bf 8f4f 	dsb	sy
 8008fd6:	60fb      	str	r3, [r7, #12]
}
 8008fd8:	bf00      	nop
 8008fda:	bf00      	nop
 8008fdc:	e7fd      	b.n	8008fda <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008fde:	693b      	ldr	r3, [r7, #16]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d00b      	beq.n	8008ffe <vPortFree+0x66>
	__asm volatile
 8008fe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fea:	f383 8811 	msr	BASEPRI, r3
 8008fee:	f3bf 8f6f 	isb	sy
 8008ff2:	f3bf 8f4f 	dsb	sy
 8008ff6:	60bb      	str	r3, [r7, #8]
}
 8008ff8:	bf00      	nop
 8008ffa:	bf00      	nop
 8008ffc:	e7fd      	b.n	8008ffa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008ffe:	693b      	ldr	r3, [r7, #16]
 8009000:	685a      	ldr	r2, [r3, #4]
 8009002:	4b14      	ldr	r3, [pc, #80]	@ (8009054 <vPortFree+0xbc>)
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	4013      	ands	r3, r2
 8009008:	2b00      	cmp	r3, #0
 800900a:	d01e      	beq.n	800904a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800900c:	693b      	ldr	r3, [r7, #16]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d11a      	bne.n	800904a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009014:	693b      	ldr	r3, [r7, #16]
 8009016:	685a      	ldr	r2, [r3, #4]
 8009018:	4b0e      	ldr	r3, [pc, #56]	@ (8009054 <vPortFree+0xbc>)
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	43db      	mvns	r3, r3
 800901e:	401a      	ands	r2, r3
 8009020:	693b      	ldr	r3, [r7, #16]
 8009022:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009024:	f7fd ff80 	bl	8006f28 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009028:	693b      	ldr	r3, [r7, #16]
 800902a:	685a      	ldr	r2, [r3, #4]
 800902c:	4b0a      	ldr	r3, [pc, #40]	@ (8009058 <vPortFree+0xc0>)
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	4413      	add	r3, r2
 8009032:	4a09      	ldr	r2, [pc, #36]	@ (8009058 <vPortFree+0xc0>)
 8009034:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009036:	6938      	ldr	r0, [r7, #16]
 8009038:	f000 f874 	bl	8009124 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800903c:	4b07      	ldr	r3, [pc, #28]	@ (800905c <vPortFree+0xc4>)
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	3301      	adds	r3, #1
 8009042:	4a06      	ldr	r2, [pc, #24]	@ (800905c <vPortFree+0xc4>)
 8009044:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009046:	f7fd ff7d 	bl	8006f44 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800904a:	bf00      	nop
 800904c:	3718      	adds	r7, #24
 800904e:	46bd      	mov	sp, r7
 8009050:	bd80      	pop	{r7, pc}
 8009052:	bf00      	nop
 8009054:	20004cf0 	.word	0x20004cf0
 8009058:	20004ce0 	.word	0x20004ce0
 800905c:	20004cec 	.word	0x20004cec

08009060 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009060:	b480      	push	{r7}
 8009062:	b085      	sub	sp, #20
 8009064:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009066:	f643 33ff 	movw	r3, #15359	@ 0x3bff
 800906a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800906c:	4b27      	ldr	r3, [pc, #156]	@ (800910c <prvHeapInit+0xac>)
 800906e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	f003 0307 	and.w	r3, r3, #7
 8009076:	2b00      	cmp	r3, #0
 8009078:	d00c      	beq.n	8009094 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	3307      	adds	r3, #7
 800907e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	f023 0307 	bic.w	r3, r3, #7
 8009086:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009088:	68ba      	ldr	r2, [r7, #8]
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	1ad3      	subs	r3, r2, r3
 800908e:	4a1f      	ldr	r2, [pc, #124]	@ (800910c <prvHeapInit+0xac>)
 8009090:	4413      	add	r3, r2
 8009092:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009098:	4a1d      	ldr	r2, [pc, #116]	@ (8009110 <prvHeapInit+0xb0>)
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800909e:	4b1c      	ldr	r3, [pc, #112]	@ (8009110 <prvHeapInit+0xb0>)
 80090a0:	2200      	movs	r2, #0
 80090a2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	68ba      	ldr	r2, [r7, #8]
 80090a8:	4413      	add	r3, r2
 80090aa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80090ac:	2208      	movs	r2, #8
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	1a9b      	subs	r3, r3, r2
 80090b2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	f023 0307 	bic.w	r3, r3, #7
 80090ba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	4a15      	ldr	r2, [pc, #84]	@ (8009114 <prvHeapInit+0xb4>)
 80090c0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80090c2:	4b14      	ldr	r3, [pc, #80]	@ (8009114 <prvHeapInit+0xb4>)
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	2200      	movs	r2, #0
 80090c8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80090ca:	4b12      	ldr	r3, [pc, #72]	@ (8009114 <prvHeapInit+0xb4>)
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	2200      	movs	r2, #0
 80090d0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80090d6:	683b      	ldr	r3, [r7, #0]
 80090d8:	68fa      	ldr	r2, [r7, #12]
 80090da:	1ad2      	subs	r2, r2, r3
 80090dc:	683b      	ldr	r3, [r7, #0]
 80090de:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80090e0:	4b0c      	ldr	r3, [pc, #48]	@ (8009114 <prvHeapInit+0xb4>)
 80090e2:	681a      	ldr	r2, [r3, #0]
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80090e8:	683b      	ldr	r3, [r7, #0]
 80090ea:	685b      	ldr	r3, [r3, #4]
 80090ec:	4a0a      	ldr	r2, [pc, #40]	@ (8009118 <prvHeapInit+0xb8>)
 80090ee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	685b      	ldr	r3, [r3, #4]
 80090f4:	4a09      	ldr	r2, [pc, #36]	@ (800911c <prvHeapInit+0xbc>)
 80090f6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80090f8:	4b09      	ldr	r3, [pc, #36]	@ (8009120 <prvHeapInit+0xc0>)
 80090fa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80090fe:	601a      	str	r2, [r3, #0]
}
 8009100:	bf00      	nop
 8009102:	3714      	adds	r7, #20
 8009104:	46bd      	mov	sp, r7
 8009106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910a:	4770      	bx	lr
 800910c:	200010d4 	.word	0x200010d4
 8009110:	20004cd4 	.word	0x20004cd4
 8009114:	20004cdc 	.word	0x20004cdc
 8009118:	20004ce4 	.word	0x20004ce4
 800911c:	20004ce0 	.word	0x20004ce0
 8009120:	20004cf0 	.word	0x20004cf0

08009124 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009124:	b480      	push	{r7}
 8009126:	b085      	sub	sp, #20
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800912c:	4b28      	ldr	r3, [pc, #160]	@ (80091d0 <prvInsertBlockIntoFreeList+0xac>)
 800912e:	60fb      	str	r3, [r7, #12]
 8009130:	e002      	b.n	8009138 <prvInsertBlockIntoFreeList+0x14>
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	60fb      	str	r3, [r7, #12]
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	687a      	ldr	r2, [r7, #4]
 800913e:	429a      	cmp	r2, r3
 8009140:	d8f7      	bhi.n	8009132 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	685b      	ldr	r3, [r3, #4]
 800914a:	68ba      	ldr	r2, [r7, #8]
 800914c:	4413      	add	r3, r2
 800914e:	687a      	ldr	r2, [r7, #4]
 8009150:	429a      	cmp	r2, r3
 8009152:	d108      	bne.n	8009166 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	685a      	ldr	r2, [r3, #4]
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	685b      	ldr	r3, [r3, #4]
 800915c:	441a      	add	r2, r3
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	685b      	ldr	r3, [r3, #4]
 800916e:	68ba      	ldr	r2, [r7, #8]
 8009170:	441a      	add	r2, r3
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	429a      	cmp	r2, r3
 8009178:	d118      	bne.n	80091ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	681a      	ldr	r2, [r3, #0]
 800917e:	4b15      	ldr	r3, [pc, #84]	@ (80091d4 <prvInsertBlockIntoFreeList+0xb0>)
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	429a      	cmp	r2, r3
 8009184:	d00d      	beq.n	80091a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	685a      	ldr	r2, [r3, #4]
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	685b      	ldr	r3, [r3, #4]
 8009190:	441a      	add	r2, r3
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	681a      	ldr	r2, [r3, #0]
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	601a      	str	r2, [r3, #0]
 80091a0:	e008      	b.n	80091b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80091a2:	4b0c      	ldr	r3, [pc, #48]	@ (80091d4 <prvInsertBlockIntoFreeList+0xb0>)
 80091a4:	681a      	ldr	r2, [r3, #0]
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	601a      	str	r2, [r3, #0]
 80091aa:	e003      	b.n	80091b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	681a      	ldr	r2, [r3, #0]
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80091b4:	68fa      	ldr	r2, [r7, #12]
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	429a      	cmp	r2, r3
 80091ba:	d002      	beq.n	80091c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	687a      	ldr	r2, [r7, #4]
 80091c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80091c2:	bf00      	nop
 80091c4:	3714      	adds	r7, #20
 80091c6:	46bd      	mov	sp, r7
 80091c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091cc:	4770      	bx	lr
 80091ce:	bf00      	nop
 80091d0:	20004cd4 	.word	0x20004cd4
 80091d4:	20004cdc 	.word	0x20004cdc

080091d8 <swapfunc>:
 80091d8:	2b02      	cmp	r3, #2
 80091da:	b510      	push	{r4, lr}
 80091dc:	d00a      	beq.n	80091f4 <swapfunc+0x1c>
 80091de:	0892      	lsrs	r2, r2, #2
 80091e0:	3a01      	subs	r2, #1
 80091e2:	6803      	ldr	r3, [r0, #0]
 80091e4:	680c      	ldr	r4, [r1, #0]
 80091e6:	f840 4b04 	str.w	r4, [r0], #4
 80091ea:	2a00      	cmp	r2, #0
 80091ec:	f841 3b04 	str.w	r3, [r1], #4
 80091f0:	dcf6      	bgt.n	80091e0 <swapfunc+0x8>
 80091f2:	bd10      	pop	{r4, pc}
 80091f4:	4402      	add	r2, r0
 80091f6:	780c      	ldrb	r4, [r1, #0]
 80091f8:	7803      	ldrb	r3, [r0, #0]
 80091fa:	f800 4b01 	strb.w	r4, [r0], #1
 80091fe:	f801 3b01 	strb.w	r3, [r1], #1
 8009202:	1a13      	subs	r3, r2, r0
 8009204:	2b00      	cmp	r3, #0
 8009206:	dcf6      	bgt.n	80091f6 <swapfunc+0x1e>
 8009208:	e7f3      	b.n	80091f2 <swapfunc+0x1a>

0800920a <med3.constprop.0>:
 800920a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800920c:	460f      	mov	r7, r1
 800920e:	4616      	mov	r6, r2
 8009210:	4604      	mov	r4, r0
 8009212:	461d      	mov	r5, r3
 8009214:	4798      	blx	r3
 8009216:	2800      	cmp	r0, #0
 8009218:	4631      	mov	r1, r6
 800921a:	4638      	mov	r0, r7
 800921c:	da0c      	bge.n	8009238 <med3.constprop.0+0x2e>
 800921e:	47a8      	blx	r5
 8009220:	2800      	cmp	r0, #0
 8009222:	da02      	bge.n	800922a <med3.constprop.0+0x20>
 8009224:	463c      	mov	r4, r7
 8009226:	4620      	mov	r0, r4
 8009228:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800922a:	4631      	mov	r1, r6
 800922c:	4620      	mov	r0, r4
 800922e:	47a8      	blx	r5
 8009230:	2800      	cmp	r0, #0
 8009232:	daf8      	bge.n	8009226 <med3.constprop.0+0x1c>
 8009234:	4634      	mov	r4, r6
 8009236:	e7f6      	b.n	8009226 <med3.constprop.0+0x1c>
 8009238:	47a8      	blx	r5
 800923a:	2800      	cmp	r0, #0
 800923c:	dcf2      	bgt.n	8009224 <med3.constprop.0+0x1a>
 800923e:	4631      	mov	r1, r6
 8009240:	4620      	mov	r0, r4
 8009242:	47a8      	blx	r5
 8009244:	2800      	cmp	r0, #0
 8009246:	daf5      	bge.n	8009234 <med3.constprop.0+0x2a>
 8009248:	e7ed      	b.n	8009226 <med3.constprop.0+0x1c>

0800924a <qsort>:
 800924a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800924e:	b095      	sub	sp, #84	@ 0x54
 8009250:	4607      	mov	r7, r0
 8009252:	9300      	str	r3, [sp, #0]
 8009254:	ea40 0302 	orr.w	r3, r0, r2
 8009258:	079b      	lsls	r3, r3, #30
 800925a:	4615      	mov	r5, r2
 800925c:	d118      	bne.n	8009290 <qsort+0x46>
 800925e:	f1b2 0804 	subs.w	r8, r2, #4
 8009262:	bf18      	it	ne
 8009264:	f04f 0801 	movne.w	r8, #1
 8009268:	2300      	movs	r3, #0
 800926a:	9301      	str	r3, [sp, #4]
 800926c:	fb05 f401 	mul.w	r4, r5, r1
 8009270:	193b      	adds	r3, r7, r4
 8009272:	2906      	cmp	r1, #6
 8009274:	eb07 0b05 	add.w	fp, r7, r5
 8009278:	9302      	str	r3, [sp, #8]
 800927a:	d828      	bhi.n	80092ce <qsort+0x84>
 800927c:	9b02      	ldr	r3, [sp, #8]
 800927e:	459b      	cmp	fp, r3
 8009280:	d310      	bcc.n	80092a4 <qsort+0x5a>
 8009282:	9b01      	ldr	r3, [sp, #4]
 8009284:	2b00      	cmp	r3, #0
 8009286:	f040 8117 	bne.w	80094b8 <qsort+0x26e>
 800928a:	b015      	add	sp, #84	@ 0x54
 800928c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009290:	f04f 0802 	mov.w	r8, #2
 8009294:	e7e8      	b.n	8009268 <qsort+0x1e>
 8009296:	4643      	mov	r3, r8
 8009298:	462a      	mov	r2, r5
 800929a:	4631      	mov	r1, r6
 800929c:	4620      	mov	r0, r4
 800929e:	f7ff ff9b 	bl	80091d8 <swapfunc>
 80092a2:	e00f      	b.n	80092c4 <qsort+0x7a>
 80092a4:	465c      	mov	r4, fp
 80092a6:	e00e      	b.n	80092c6 <qsort+0x7c>
 80092a8:	1b66      	subs	r6, r4, r5
 80092aa:	9b00      	ldr	r3, [sp, #0]
 80092ac:	4621      	mov	r1, r4
 80092ae:	4630      	mov	r0, r6
 80092b0:	4798      	blx	r3
 80092b2:	2800      	cmp	r0, #0
 80092b4:	dd09      	ble.n	80092ca <qsort+0x80>
 80092b6:	f1b8 0f00 	cmp.w	r8, #0
 80092ba:	d1ec      	bne.n	8009296 <qsort+0x4c>
 80092bc:	6823      	ldr	r3, [r4, #0]
 80092be:	6832      	ldr	r2, [r6, #0]
 80092c0:	6022      	str	r2, [r4, #0]
 80092c2:	6033      	str	r3, [r6, #0]
 80092c4:	4634      	mov	r4, r6
 80092c6:	42a7      	cmp	r7, r4
 80092c8:	d3ee      	bcc.n	80092a8 <qsort+0x5e>
 80092ca:	44ab      	add	fp, r5
 80092cc:	e7d6      	b.n	800927c <qsort+0x32>
 80092ce:	ea4f 0951 	mov.w	r9, r1, lsr #1
 80092d2:	1b64      	subs	r4, r4, r5
 80092d4:	2907      	cmp	r1, #7
 80092d6:	fb05 7909 	mla	r9, r5, r9, r7
 80092da:	443c      	add	r4, r7
 80092dc:	d021      	beq.n	8009322 <qsort+0xd8>
 80092de:	2928      	cmp	r1, #40	@ 0x28
 80092e0:	d944      	bls.n	800936c <qsort+0x122>
 80092e2:	08ce      	lsrs	r6, r1, #3
 80092e4:	436e      	muls	r6, r5
 80092e6:	9b00      	ldr	r3, [sp, #0]
 80092e8:	eb07 0246 	add.w	r2, r7, r6, lsl #1
 80092ec:	19b9      	adds	r1, r7, r6
 80092ee:	4638      	mov	r0, r7
 80092f0:	f7ff ff8b 	bl	800920a <med3.constprop.0>
 80092f4:	4649      	mov	r1, r9
 80092f6:	eb09 0206 	add.w	r2, r9, r6
 80092fa:	9b00      	ldr	r3, [sp, #0]
 80092fc:	4682      	mov	sl, r0
 80092fe:	1b88      	subs	r0, r1, r6
 8009300:	f7ff ff83 	bl	800920a <med3.constprop.0>
 8009304:	4622      	mov	r2, r4
 8009306:	9b00      	ldr	r3, [sp, #0]
 8009308:	4681      	mov	r9, r0
 800930a:	1ba1      	subs	r1, r4, r6
 800930c:	eba4 0046 	sub.w	r0, r4, r6, lsl #1
 8009310:	f7ff ff7b 	bl	800920a <med3.constprop.0>
 8009314:	4602      	mov	r2, r0
 8009316:	4649      	mov	r1, r9
 8009318:	9b00      	ldr	r3, [sp, #0]
 800931a:	4650      	mov	r0, sl
 800931c:	f7ff ff75 	bl	800920a <med3.constprop.0>
 8009320:	4681      	mov	r9, r0
 8009322:	f1b8 0f00 	cmp.w	r8, #0
 8009326:	d124      	bne.n	8009372 <qsort+0x128>
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	f8d9 2000 	ldr.w	r2, [r9]
 800932e:	603a      	str	r2, [r7, #0]
 8009330:	f8c9 3000 	str.w	r3, [r9]
 8009334:	46d9      	mov	r9, fp
 8009336:	46a2      	mov	sl, r4
 8009338:	465e      	mov	r6, fp
 800933a:	2300      	movs	r3, #0
 800933c:	45a1      	cmp	r9, r4
 800933e:	d836      	bhi.n	80093ae <qsort+0x164>
 8009340:	9303      	str	r3, [sp, #12]
 8009342:	4639      	mov	r1, r7
 8009344:	9b00      	ldr	r3, [sp, #0]
 8009346:	4648      	mov	r0, r9
 8009348:	4798      	blx	r3
 800934a:	2800      	cmp	r0, #0
 800934c:	9b03      	ldr	r3, [sp, #12]
 800934e:	dc2c      	bgt.n	80093aa <qsort+0x160>
 8009350:	d10a      	bne.n	8009368 <qsort+0x11e>
 8009352:	f1b8 0f00 	cmp.w	r8, #0
 8009356:	d113      	bne.n	8009380 <qsort+0x136>
 8009358:	6833      	ldr	r3, [r6, #0]
 800935a:	f8d9 2000 	ldr.w	r2, [r9]
 800935e:	6032      	str	r2, [r6, #0]
 8009360:	f8c9 3000 	str.w	r3, [r9]
 8009364:	442e      	add	r6, r5
 8009366:	2301      	movs	r3, #1
 8009368:	44a9      	add	r9, r5
 800936a:	e7e7      	b.n	800933c <qsort+0xf2>
 800936c:	4622      	mov	r2, r4
 800936e:	46ba      	mov	sl, r7
 8009370:	e7d1      	b.n	8009316 <qsort+0xcc>
 8009372:	4643      	mov	r3, r8
 8009374:	462a      	mov	r2, r5
 8009376:	4649      	mov	r1, r9
 8009378:	4638      	mov	r0, r7
 800937a:	f7ff ff2d 	bl	80091d8 <swapfunc>
 800937e:	e7d9      	b.n	8009334 <qsort+0xea>
 8009380:	4643      	mov	r3, r8
 8009382:	462a      	mov	r2, r5
 8009384:	4649      	mov	r1, r9
 8009386:	4630      	mov	r0, r6
 8009388:	f7ff ff26 	bl	80091d8 <swapfunc>
 800938c:	e7ea      	b.n	8009364 <qsort+0x11a>
 800938e:	d10b      	bne.n	80093a8 <qsort+0x15e>
 8009390:	f1b8 0f00 	cmp.w	r8, #0
 8009394:	d113      	bne.n	80093be <qsort+0x174>
 8009396:	6823      	ldr	r3, [r4, #0]
 8009398:	f8da 2000 	ldr.w	r2, [sl]
 800939c:	6022      	str	r2, [r4, #0]
 800939e:	f8ca 3000 	str.w	r3, [sl]
 80093a2:	ebaa 0a05 	sub.w	sl, sl, r5
 80093a6:	2301      	movs	r3, #1
 80093a8:	1b64      	subs	r4, r4, r5
 80093aa:	45a1      	cmp	r9, r4
 80093ac:	d90e      	bls.n	80093cc <qsort+0x182>
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d140      	bne.n	8009434 <qsort+0x1ea>
 80093b2:	9b02      	ldr	r3, [sp, #8]
 80093b4:	459b      	cmp	fp, r3
 80093b6:	f4bf af64 	bcs.w	8009282 <qsort+0x38>
 80093ba:	465c      	mov	r4, fp
 80093bc:	e036      	b.n	800942c <qsort+0x1e2>
 80093be:	4643      	mov	r3, r8
 80093c0:	462a      	mov	r2, r5
 80093c2:	4651      	mov	r1, sl
 80093c4:	4620      	mov	r0, r4
 80093c6:	f7ff ff07 	bl	80091d8 <swapfunc>
 80093ca:	e7ea      	b.n	80093a2 <qsort+0x158>
 80093cc:	9303      	str	r3, [sp, #12]
 80093ce:	4639      	mov	r1, r7
 80093d0:	9b00      	ldr	r3, [sp, #0]
 80093d2:	4620      	mov	r0, r4
 80093d4:	4798      	blx	r3
 80093d6:	2800      	cmp	r0, #0
 80093d8:	9b03      	ldr	r3, [sp, #12]
 80093da:	dad8      	bge.n	800938e <qsort+0x144>
 80093dc:	f1b8 0f00 	cmp.w	r8, #0
 80093e0:	d107      	bne.n	80093f2 <qsort+0x1a8>
 80093e2:	f8d9 3000 	ldr.w	r3, [r9]
 80093e6:	6822      	ldr	r2, [r4, #0]
 80093e8:	f8c9 2000 	str.w	r2, [r9]
 80093ec:	6023      	str	r3, [r4, #0]
 80093ee:	1b64      	subs	r4, r4, r5
 80093f0:	e7b9      	b.n	8009366 <qsort+0x11c>
 80093f2:	4643      	mov	r3, r8
 80093f4:	462a      	mov	r2, r5
 80093f6:	4621      	mov	r1, r4
 80093f8:	4648      	mov	r0, r9
 80093fa:	f7ff feed 	bl	80091d8 <swapfunc>
 80093fe:	e7f6      	b.n	80093ee <qsort+0x1a4>
 8009400:	4643      	mov	r3, r8
 8009402:	462a      	mov	r2, r5
 8009404:	4631      	mov	r1, r6
 8009406:	4620      	mov	r0, r4
 8009408:	f7ff fee6 	bl	80091d8 <swapfunc>
 800940c:	e00d      	b.n	800942a <qsort+0x1e0>
 800940e:	1b66      	subs	r6, r4, r5
 8009410:	9b00      	ldr	r3, [sp, #0]
 8009412:	4621      	mov	r1, r4
 8009414:	4630      	mov	r0, r6
 8009416:	4798      	blx	r3
 8009418:	2800      	cmp	r0, #0
 800941a:	dd09      	ble.n	8009430 <qsort+0x1e6>
 800941c:	f1b8 0f00 	cmp.w	r8, #0
 8009420:	d1ee      	bne.n	8009400 <qsort+0x1b6>
 8009422:	6823      	ldr	r3, [r4, #0]
 8009424:	6832      	ldr	r2, [r6, #0]
 8009426:	6022      	str	r2, [r4, #0]
 8009428:	6033      	str	r3, [r6, #0]
 800942a:	4634      	mov	r4, r6
 800942c:	42a7      	cmp	r7, r4
 800942e:	d3ee      	bcc.n	800940e <qsort+0x1c4>
 8009430:	44ab      	add	fp, r5
 8009432:	e7be      	b.n	80093b2 <qsort+0x168>
 8009434:	eba9 0b06 	sub.w	fp, r9, r6
 8009438:	1bf2      	subs	r2, r6, r7
 800943a:	455a      	cmp	r2, fp
 800943c:	bfa8      	it	ge
 800943e:	465a      	movge	r2, fp
 8009440:	b12a      	cbz	r2, 800944e <qsort+0x204>
 8009442:	4643      	mov	r3, r8
 8009444:	eba9 0102 	sub.w	r1, r9, r2
 8009448:	4638      	mov	r0, r7
 800944a:	f7ff fec5 	bl	80091d8 <swapfunc>
 800944e:	9b02      	ldr	r3, [sp, #8]
 8009450:	eba3 020a 	sub.w	r2, r3, sl
 8009454:	ebaa 0404 	sub.w	r4, sl, r4
 8009458:	1b52      	subs	r2, r2, r5
 800945a:	42a2      	cmp	r2, r4
 800945c:	bf28      	it	cs
 800945e:	4622      	movcs	r2, r4
 8009460:	b12a      	cbz	r2, 800946e <qsort+0x224>
 8009462:	9902      	ldr	r1, [sp, #8]
 8009464:	4643      	mov	r3, r8
 8009466:	1a89      	subs	r1, r1, r2
 8009468:	4648      	mov	r0, r9
 800946a:	f7ff feb5 	bl	80091d8 <swapfunc>
 800946e:	9b02      	ldr	r3, [sp, #8]
 8009470:	455c      	cmp	r4, fp
 8009472:	eba3 0604 	sub.w	r6, r3, r4
 8009476:	d805      	bhi.n	8009484 <qsort+0x23a>
 8009478:	4623      	mov	r3, r4
 800947a:	465c      	mov	r4, fp
 800947c:	469b      	mov	fp, r3
 800947e:	4633      	mov	r3, r6
 8009480:	463e      	mov	r6, r7
 8009482:	461f      	mov	r7, r3
 8009484:	45ab      	cmp	fp, r5
 8009486:	d920      	bls.n	80094ca <qsort+0x280>
 8009488:	fbbb f1f5 	udiv	r1, fp, r5
 800948c:	9b01      	ldr	r3, [sp, #4]
 800948e:	2b07      	cmp	r3, #7
 8009490:	d80b      	bhi.n	80094aa <qsort+0x260>
 8009492:	fbb4 f4f5 	udiv	r4, r4, r5
 8009496:	aa14      	add	r2, sp, #80	@ 0x50
 8009498:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800949c:	f843 6c40 	str.w	r6, [r3, #-64]
 80094a0:	f843 4c3c 	str.w	r4, [r3, #-60]
 80094a4:	9b01      	ldr	r3, [sp, #4]
 80094a6:	3301      	adds	r3, #1
 80094a8:	e6df      	b.n	800926a <qsort+0x20>
 80094aa:	9b00      	ldr	r3, [sp, #0]
 80094ac:	462a      	mov	r2, r5
 80094ae:	4638      	mov	r0, r7
 80094b0:	f7ff fecb 	bl	800924a <qsort>
 80094b4:	42ac      	cmp	r4, r5
 80094b6:	d80b      	bhi.n	80094d0 <qsort+0x286>
 80094b8:	9b01      	ldr	r3, [sp, #4]
 80094ba:	aa14      	add	r2, sp, #80	@ 0x50
 80094bc:	3b01      	subs	r3, #1
 80094be:	9301      	str	r3, [sp, #4]
 80094c0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80094c4:	e953 7110 	ldrd	r7, r1, [r3, #-64]	@ 0x40
 80094c8:	e6d0      	b.n	800926c <qsort+0x22>
 80094ca:	42ac      	cmp	r4, r5
 80094cc:	f67f aed9 	bls.w	8009282 <qsort+0x38>
 80094d0:	fbb4 f1f5 	udiv	r1, r4, r5
 80094d4:	4637      	mov	r7, r6
 80094d6:	e6c9      	b.n	800926c <qsort+0x22>

080094d8 <sniprintf>:
 80094d8:	b40c      	push	{r2, r3}
 80094da:	b530      	push	{r4, r5, lr}
 80094dc:	4b18      	ldr	r3, [pc, #96]	@ (8009540 <sniprintf+0x68>)
 80094de:	1e0c      	subs	r4, r1, #0
 80094e0:	681d      	ldr	r5, [r3, #0]
 80094e2:	b09d      	sub	sp, #116	@ 0x74
 80094e4:	da08      	bge.n	80094f8 <sniprintf+0x20>
 80094e6:	238b      	movs	r3, #139	@ 0x8b
 80094e8:	602b      	str	r3, [r5, #0]
 80094ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80094ee:	b01d      	add	sp, #116	@ 0x74
 80094f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80094f4:	b002      	add	sp, #8
 80094f6:	4770      	bx	lr
 80094f8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80094fc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009500:	f04f 0300 	mov.w	r3, #0
 8009504:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009506:	bf14      	ite	ne
 8009508:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800950c:	4623      	moveq	r3, r4
 800950e:	9304      	str	r3, [sp, #16]
 8009510:	9307      	str	r3, [sp, #28]
 8009512:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009516:	9002      	str	r0, [sp, #8]
 8009518:	9006      	str	r0, [sp, #24]
 800951a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800951e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009520:	ab21      	add	r3, sp, #132	@ 0x84
 8009522:	a902      	add	r1, sp, #8
 8009524:	4628      	mov	r0, r5
 8009526:	9301      	str	r3, [sp, #4]
 8009528:	f000 f952 	bl	80097d0 <_svfiprintf_r>
 800952c:	1c43      	adds	r3, r0, #1
 800952e:	bfbc      	itt	lt
 8009530:	238b      	movlt	r3, #139	@ 0x8b
 8009532:	602b      	strlt	r3, [r5, #0]
 8009534:	2c00      	cmp	r4, #0
 8009536:	d0da      	beq.n	80094ee <sniprintf+0x16>
 8009538:	9b02      	ldr	r3, [sp, #8]
 800953a:	2200      	movs	r2, #0
 800953c:	701a      	strb	r2, [r3, #0]
 800953e:	e7d6      	b.n	80094ee <sniprintf+0x16>
 8009540:	20000014 	.word	0x20000014

08009544 <memset>:
 8009544:	4402      	add	r2, r0
 8009546:	4603      	mov	r3, r0
 8009548:	4293      	cmp	r3, r2
 800954a:	d100      	bne.n	800954e <memset+0xa>
 800954c:	4770      	bx	lr
 800954e:	f803 1b01 	strb.w	r1, [r3], #1
 8009552:	e7f9      	b.n	8009548 <memset+0x4>

08009554 <__errno>:
 8009554:	4b01      	ldr	r3, [pc, #4]	@ (800955c <__errno+0x8>)
 8009556:	6818      	ldr	r0, [r3, #0]
 8009558:	4770      	bx	lr
 800955a:	bf00      	nop
 800955c:	20000014 	.word	0x20000014

08009560 <__libc_init_array>:
 8009560:	b570      	push	{r4, r5, r6, lr}
 8009562:	4d0d      	ldr	r5, [pc, #52]	@ (8009598 <__libc_init_array+0x38>)
 8009564:	4c0d      	ldr	r4, [pc, #52]	@ (800959c <__libc_init_array+0x3c>)
 8009566:	1b64      	subs	r4, r4, r5
 8009568:	10a4      	asrs	r4, r4, #2
 800956a:	2600      	movs	r6, #0
 800956c:	42a6      	cmp	r6, r4
 800956e:	d109      	bne.n	8009584 <__libc_init_array+0x24>
 8009570:	4d0b      	ldr	r5, [pc, #44]	@ (80095a0 <__libc_init_array+0x40>)
 8009572:	4c0c      	ldr	r4, [pc, #48]	@ (80095a4 <__libc_init_array+0x44>)
 8009574:	f001 fc20 	bl	800adb8 <_init>
 8009578:	1b64      	subs	r4, r4, r5
 800957a:	10a4      	asrs	r4, r4, #2
 800957c:	2600      	movs	r6, #0
 800957e:	42a6      	cmp	r6, r4
 8009580:	d105      	bne.n	800958e <__libc_init_array+0x2e>
 8009582:	bd70      	pop	{r4, r5, r6, pc}
 8009584:	f855 3b04 	ldr.w	r3, [r5], #4
 8009588:	4798      	blx	r3
 800958a:	3601      	adds	r6, #1
 800958c:	e7ee      	b.n	800956c <__libc_init_array+0xc>
 800958e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009592:	4798      	blx	r3
 8009594:	3601      	adds	r6, #1
 8009596:	e7f2      	b.n	800957e <__libc_init_array+0x1e>
 8009598:	0800af20 	.word	0x0800af20
 800959c:	0800af20 	.word	0x0800af20
 80095a0:	0800af20 	.word	0x0800af20
 80095a4:	0800af24 	.word	0x0800af24

080095a8 <__retarget_lock_acquire_recursive>:
 80095a8:	4770      	bx	lr

080095aa <__retarget_lock_release_recursive>:
 80095aa:	4770      	bx	lr

080095ac <_reclaim_reent>:
 80095ac:	4b2d      	ldr	r3, [pc, #180]	@ (8009664 <_reclaim_reent+0xb8>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	4283      	cmp	r3, r0
 80095b2:	b570      	push	{r4, r5, r6, lr}
 80095b4:	4604      	mov	r4, r0
 80095b6:	d053      	beq.n	8009660 <_reclaim_reent+0xb4>
 80095b8:	69c3      	ldr	r3, [r0, #28]
 80095ba:	b31b      	cbz	r3, 8009604 <_reclaim_reent+0x58>
 80095bc:	68db      	ldr	r3, [r3, #12]
 80095be:	b163      	cbz	r3, 80095da <_reclaim_reent+0x2e>
 80095c0:	2500      	movs	r5, #0
 80095c2:	69e3      	ldr	r3, [r4, #28]
 80095c4:	68db      	ldr	r3, [r3, #12]
 80095c6:	5959      	ldr	r1, [r3, r5]
 80095c8:	b9b1      	cbnz	r1, 80095f8 <_reclaim_reent+0x4c>
 80095ca:	3504      	adds	r5, #4
 80095cc:	2d80      	cmp	r5, #128	@ 0x80
 80095ce:	d1f8      	bne.n	80095c2 <_reclaim_reent+0x16>
 80095d0:	69e3      	ldr	r3, [r4, #28]
 80095d2:	4620      	mov	r0, r4
 80095d4:	68d9      	ldr	r1, [r3, #12]
 80095d6:	f000 f855 	bl	8009684 <_free_r>
 80095da:	69e3      	ldr	r3, [r4, #28]
 80095dc:	6819      	ldr	r1, [r3, #0]
 80095de:	b111      	cbz	r1, 80095e6 <_reclaim_reent+0x3a>
 80095e0:	4620      	mov	r0, r4
 80095e2:	f000 f84f 	bl	8009684 <_free_r>
 80095e6:	69e3      	ldr	r3, [r4, #28]
 80095e8:	689d      	ldr	r5, [r3, #8]
 80095ea:	b15d      	cbz	r5, 8009604 <_reclaim_reent+0x58>
 80095ec:	4629      	mov	r1, r5
 80095ee:	4620      	mov	r0, r4
 80095f0:	682d      	ldr	r5, [r5, #0]
 80095f2:	f000 f847 	bl	8009684 <_free_r>
 80095f6:	e7f8      	b.n	80095ea <_reclaim_reent+0x3e>
 80095f8:	680e      	ldr	r6, [r1, #0]
 80095fa:	4620      	mov	r0, r4
 80095fc:	f000 f842 	bl	8009684 <_free_r>
 8009600:	4631      	mov	r1, r6
 8009602:	e7e1      	b.n	80095c8 <_reclaim_reent+0x1c>
 8009604:	6961      	ldr	r1, [r4, #20]
 8009606:	b111      	cbz	r1, 800960e <_reclaim_reent+0x62>
 8009608:	4620      	mov	r0, r4
 800960a:	f000 f83b 	bl	8009684 <_free_r>
 800960e:	69e1      	ldr	r1, [r4, #28]
 8009610:	b111      	cbz	r1, 8009618 <_reclaim_reent+0x6c>
 8009612:	4620      	mov	r0, r4
 8009614:	f000 f836 	bl	8009684 <_free_r>
 8009618:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800961a:	b111      	cbz	r1, 8009622 <_reclaim_reent+0x76>
 800961c:	4620      	mov	r0, r4
 800961e:	f000 f831 	bl	8009684 <_free_r>
 8009622:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009624:	b111      	cbz	r1, 800962c <_reclaim_reent+0x80>
 8009626:	4620      	mov	r0, r4
 8009628:	f000 f82c 	bl	8009684 <_free_r>
 800962c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800962e:	b111      	cbz	r1, 8009636 <_reclaim_reent+0x8a>
 8009630:	4620      	mov	r0, r4
 8009632:	f000 f827 	bl	8009684 <_free_r>
 8009636:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009638:	b111      	cbz	r1, 8009640 <_reclaim_reent+0x94>
 800963a:	4620      	mov	r0, r4
 800963c:	f000 f822 	bl	8009684 <_free_r>
 8009640:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8009642:	b111      	cbz	r1, 800964a <_reclaim_reent+0x9e>
 8009644:	4620      	mov	r0, r4
 8009646:	f000 f81d 	bl	8009684 <_free_r>
 800964a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800964c:	b111      	cbz	r1, 8009654 <_reclaim_reent+0xa8>
 800964e:	4620      	mov	r0, r4
 8009650:	f000 f818 	bl	8009684 <_free_r>
 8009654:	6a23      	ldr	r3, [r4, #32]
 8009656:	b11b      	cbz	r3, 8009660 <_reclaim_reent+0xb4>
 8009658:	4620      	mov	r0, r4
 800965a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800965e:	4718      	bx	r3
 8009660:	bd70      	pop	{r4, r5, r6, pc}
 8009662:	bf00      	nop
 8009664:	20000014 	.word	0x20000014

08009668 <memcpy>:
 8009668:	440a      	add	r2, r1
 800966a:	4291      	cmp	r1, r2
 800966c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009670:	d100      	bne.n	8009674 <memcpy+0xc>
 8009672:	4770      	bx	lr
 8009674:	b510      	push	{r4, lr}
 8009676:	f811 4b01 	ldrb.w	r4, [r1], #1
 800967a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800967e:	4291      	cmp	r1, r2
 8009680:	d1f9      	bne.n	8009676 <memcpy+0xe>
 8009682:	bd10      	pop	{r4, pc}

08009684 <_free_r>:
 8009684:	b538      	push	{r3, r4, r5, lr}
 8009686:	4605      	mov	r5, r0
 8009688:	2900      	cmp	r1, #0
 800968a:	d041      	beq.n	8009710 <_free_r+0x8c>
 800968c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009690:	1f0c      	subs	r4, r1, #4
 8009692:	2b00      	cmp	r3, #0
 8009694:	bfb8      	it	lt
 8009696:	18e4      	addlt	r4, r4, r3
 8009698:	f000 fbc4 	bl	8009e24 <__malloc_lock>
 800969c:	4a1d      	ldr	r2, [pc, #116]	@ (8009714 <_free_r+0x90>)
 800969e:	6813      	ldr	r3, [r2, #0]
 80096a0:	b933      	cbnz	r3, 80096b0 <_free_r+0x2c>
 80096a2:	6063      	str	r3, [r4, #4]
 80096a4:	6014      	str	r4, [r2, #0]
 80096a6:	4628      	mov	r0, r5
 80096a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80096ac:	f000 bbc0 	b.w	8009e30 <__malloc_unlock>
 80096b0:	42a3      	cmp	r3, r4
 80096b2:	d908      	bls.n	80096c6 <_free_r+0x42>
 80096b4:	6820      	ldr	r0, [r4, #0]
 80096b6:	1821      	adds	r1, r4, r0
 80096b8:	428b      	cmp	r3, r1
 80096ba:	bf01      	itttt	eq
 80096bc:	6819      	ldreq	r1, [r3, #0]
 80096be:	685b      	ldreq	r3, [r3, #4]
 80096c0:	1809      	addeq	r1, r1, r0
 80096c2:	6021      	streq	r1, [r4, #0]
 80096c4:	e7ed      	b.n	80096a2 <_free_r+0x1e>
 80096c6:	461a      	mov	r2, r3
 80096c8:	685b      	ldr	r3, [r3, #4]
 80096ca:	b10b      	cbz	r3, 80096d0 <_free_r+0x4c>
 80096cc:	42a3      	cmp	r3, r4
 80096ce:	d9fa      	bls.n	80096c6 <_free_r+0x42>
 80096d0:	6811      	ldr	r1, [r2, #0]
 80096d2:	1850      	adds	r0, r2, r1
 80096d4:	42a0      	cmp	r0, r4
 80096d6:	d10b      	bne.n	80096f0 <_free_r+0x6c>
 80096d8:	6820      	ldr	r0, [r4, #0]
 80096da:	4401      	add	r1, r0
 80096dc:	1850      	adds	r0, r2, r1
 80096de:	4283      	cmp	r3, r0
 80096e0:	6011      	str	r1, [r2, #0]
 80096e2:	d1e0      	bne.n	80096a6 <_free_r+0x22>
 80096e4:	6818      	ldr	r0, [r3, #0]
 80096e6:	685b      	ldr	r3, [r3, #4]
 80096e8:	6053      	str	r3, [r2, #4]
 80096ea:	4408      	add	r0, r1
 80096ec:	6010      	str	r0, [r2, #0]
 80096ee:	e7da      	b.n	80096a6 <_free_r+0x22>
 80096f0:	d902      	bls.n	80096f8 <_free_r+0x74>
 80096f2:	230c      	movs	r3, #12
 80096f4:	602b      	str	r3, [r5, #0]
 80096f6:	e7d6      	b.n	80096a6 <_free_r+0x22>
 80096f8:	6820      	ldr	r0, [r4, #0]
 80096fa:	1821      	adds	r1, r4, r0
 80096fc:	428b      	cmp	r3, r1
 80096fe:	bf04      	itt	eq
 8009700:	6819      	ldreq	r1, [r3, #0]
 8009702:	685b      	ldreq	r3, [r3, #4]
 8009704:	6063      	str	r3, [r4, #4]
 8009706:	bf04      	itt	eq
 8009708:	1809      	addeq	r1, r1, r0
 800970a:	6021      	streq	r1, [r4, #0]
 800970c:	6054      	str	r4, [r2, #4]
 800970e:	e7ca      	b.n	80096a6 <_free_r+0x22>
 8009710:	bd38      	pop	{r3, r4, r5, pc}
 8009712:	bf00      	nop
 8009714:	20004e38 	.word	0x20004e38

08009718 <__ssputs_r>:
 8009718:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800971c:	688e      	ldr	r6, [r1, #8]
 800971e:	461f      	mov	r7, r3
 8009720:	42be      	cmp	r6, r7
 8009722:	680b      	ldr	r3, [r1, #0]
 8009724:	4682      	mov	sl, r0
 8009726:	460c      	mov	r4, r1
 8009728:	4690      	mov	r8, r2
 800972a:	d82d      	bhi.n	8009788 <__ssputs_r+0x70>
 800972c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009730:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009734:	d026      	beq.n	8009784 <__ssputs_r+0x6c>
 8009736:	6965      	ldr	r5, [r4, #20]
 8009738:	6909      	ldr	r1, [r1, #16]
 800973a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800973e:	eba3 0901 	sub.w	r9, r3, r1
 8009742:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009746:	1c7b      	adds	r3, r7, #1
 8009748:	444b      	add	r3, r9
 800974a:	106d      	asrs	r5, r5, #1
 800974c:	429d      	cmp	r5, r3
 800974e:	bf38      	it	cc
 8009750:	461d      	movcc	r5, r3
 8009752:	0553      	lsls	r3, r2, #21
 8009754:	d527      	bpl.n	80097a6 <__ssputs_r+0x8e>
 8009756:	4629      	mov	r1, r5
 8009758:	f000 f958 	bl	8009a0c <_malloc_r>
 800975c:	4606      	mov	r6, r0
 800975e:	b360      	cbz	r0, 80097ba <__ssputs_r+0xa2>
 8009760:	6921      	ldr	r1, [r4, #16]
 8009762:	464a      	mov	r2, r9
 8009764:	f7ff ff80 	bl	8009668 <memcpy>
 8009768:	89a3      	ldrh	r3, [r4, #12]
 800976a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800976e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009772:	81a3      	strh	r3, [r4, #12]
 8009774:	6126      	str	r6, [r4, #16]
 8009776:	6165      	str	r5, [r4, #20]
 8009778:	444e      	add	r6, r9
 800977a:	eba5 0509 	sub.w	r5, r5, r9
 800977e:	6026      	str	r6, [r4, #0]
 8009780:	60a5      	str	r5, [r4, #8]
 8009782:	463e      	mov	r6, r7
 8009784:	42be      	cmp	r6, r7
 8009786:	d900      	bls.n	800978a <__ssputs_r+0x72>
 8009788:	463e      	mov	r6, r7
 800978a:	6820      	ldr	r0, [r4, #0]
 800978c:	4632      	mov	r2, r6
 800978e:	4641      	mov	r1, r8
 8009790:	f000 fb82 	bl	8009e98 <memmove>
 8009794:	68a3      	ldr	r3, [r4, #8]
 8009796:	1b9b      	subs	r3, r3, r6
 8009798:	60a3      	str	r3, [r4, #8]
 800979a:	6823      	ldr	r3, [r4, #0]
 800979c:	4433      	add	r3, r6
 800979e:	6023      	str	r3, [r4, #0]
 80097a0:	2000      	movs	r0, #0
 80097a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097a6:	462a      	mov	r2, r5
 80097a8:	f000 fb48 	bl	8009e3c <_realloc_r>
 80097ac:	4606      	mov	r6, r0
 80097ae:	2800      	cmp	r0, #0
 80097b0:	d1e0      	bne.n	8009774 <__ssputs_r+0x5c>
 80097b2:	6921      	ldr	r1, [r4, #16]
 80097b4:	4650      	mov	r0, sl
 80097b6:	f7ff ff65 	bl	8009684 <_free_r>
 80097ba:	230c      	movs	r3, #12
 80097bc:	f8ca 3000 	str.w	r3, [sl]
 80097c0:	89a3      	ldrh	r3, [r4, #12]
 80097c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80097c6:	81a3      	strh	r3, [r4, #12]
 80097c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80097cc:	e7e9      	b.n	80097a2 <__ssputs_r+0x8a>
	...

080097d0 <_svfiprintf_r>:
 80097d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097d4:	4698      	mov	r8, r3
 80097d6:	898b      	ldrh	r3, [r1, #12]
 80097d8:	061b      	lsls	r3, r3, #24
 80097da:	b09d      	sub	sp, #116	@ 0x74
 80097dc:	4607      	mov	r7, r0
 80097de:	460d      	mov	r5, r1
 80097e0:	4614      	mov	r4, r2
 80097e2:	d510      	bpl.n	8009806 <_svfiprintf_r+0x36>
 80097e4:	690b      	ldr	r3, [r1, #16]
 80097e6:	b973      	cbnz	r3, 8009806 <_svfiprintf_r+0x36>
 80097e8:	2140      	movs	r1, #64	@ 0x40
 80097ea:	f000 f90f 	bl	8009a0c <_malloc_r>
 80097ee:	6028      	str	r0, [r5, #0]
 80097f0:	6128      	str	r0, [r5, #16]
 80097f2:	b930      	cbnz	r0, 8009802 <_svfiprintf_r+0x32>
 80097f4:	230c      	movs	r3, #12
 80097f6:	603b      	str	r3, [r7, #0]
 80097f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80097fc:	b01d      	add	sp, #116	@ 0x74
 80097fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009802:	2340      	movs	r3, #64	@ 0x40
 8009804:	616b      	str	r3, [r5, #20]
 8009806:	2300      	movs	r3, #0
 8009808:	9309      	str	r3, [sp, #36]	@ 0x24
 800980a:	2320      	movs	r3, #32
 800980c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009810:	f8cd 800c 	str.w	r8, [sp, #12]
 8009814:	2330      	movs	r3, #48	@ 0x30
 8009816:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80099b4 <_svfiprintf_r+0x1e4>
 800981a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800981e:	f04f 0901 	mov.w	r9, #1
 8009822:	4623      	mov	r3, r4
 8009824:	469a      	mov	sl, r3
 8009826:	f813 2b01 	ldrb.w	r2, [r3], #1
 800982a:	b10a      	cbz	r2, 8009830 <_svfiprintf_r+0x60>
 800982c:	2a25      	cmp	r2, #37	@ 0x25
 800982e:	d1f9      	bne.n	8009824 <_svfiprintf_r+0x54>
 8009830:	ebba 0b04 	subs.w	fp, sl, r4
 8009834:	d00b      	beq.n	800984e <_svfiprintf_r+0x7e>
 8009836:	465b      	mov	r3, fp
 8009838:	4622      	mov	r2, r4
 800983a:	4629      	mov	r1, r5
 800983c:	4638      	mov	r0, r7
 800983e:	f7ff ff6b 	bl	8009718 <__ssputs_r>
 8009842:	3001      	adds	r0, #1
 8009844:	f000 80a7 	beq.w	8009996 <_svfiprintf_r+0x1c6>
 8009848:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800984a:	445a      	add	r2, fp
 800984c:	9209      	str	r2, [sp, #36]	@ 0x24
 800984e:	f89a 3000 	ldrb.w	r3, [sl]
 8009852:	2b00      	cmp	r3, #0
 8009854:	f000 809f 	beq.w	8009996 <_svfiprintf_r+0x1c6>
 8009858:	2300      	movs	r3, #0
 800985a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800985e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009862:	f10a 0a01 	add.w	sl, sl, #1
 8009866:	9304      	str	r3, [sp, #16]
 8009868:	9307      	str	r3, [sp, #28]
 800986a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800986e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009870:	4654      	mov	r4, sl
 8009872:	2205      	movs	r2, #5
 8009874:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009878:	484e      	ldr	r0, [pc, #312]	@ (80099b4 <_svfiprintf_r+0x1e4>)
 800987a:	f7f6 fcb1 	bl	80001e0 <memchr>
 800987e:	9a04      	ldr	r2, [sp, #16]
 8009880:	b9d8      	cbnz	r0, 80098ba <_svfiprintf_r+0xea>
 8009882:	06d0      	lsls	r0, r2, #27
 8009884:	bf44      	itt	mi
 8009886:	2320      	movmi	r3, #32
 8009888:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800988c:	0711      	lsls	r1, r2, #28
 800988e:	bf44      	itt	mi
 8009890:	232b      	movmi	r3, #43	@ 0x2b
 8009892:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009896:	f89a 3000 	ldrb.w	r3, [sl]
 800989a:	2b2a      	cmp	r3, #42	@ 0x2a
 800989c:	d015      	beq.n	80098ca <_svfiprintf_r+0xfa>
 800989e:	9a07      	ldr	r2, [sp, #28]
 80098a0:	4654      	mov	r4, sl
 80098a2:	2000      	movs	r0, #0
 80098a4:	f04f 0c0a 	mov.w	ip, #10
 80098a8:	4621      	mov	r1, r4
 80098aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80098ae:	3b30      	subs	r3, #48	@ 0x30
 80098b0:	2b09      	cmp	r3, #9
 80098b2:	d94b      	bls.n	800994c <_svfiprintf_r+0x17c>
 80098b4:	b1b0      	cbz	r0, 80098e4 <_svfiprintf_r+0x114>
 80098b6:	9207      	str	r2, [sp, #28]
 80098b8:	e014      	b.n	80098e4 <_svfiprintf_r+0x114>
 80098ba:	eba0 0308 	sub.w	r3, r0, r8
 80098be:	fa09 f303 	lsl.w	r3, r9, r3
 80098c2:	4313      	orrs	r3, r2
 80098c4:	9304      	str	r3, [sp, #16]
 80098c6:	46a2      	mov	sl, r4
 80098c8:	e7d2      	b.n	8009870 <_svfiprintf_r+0xa0>
 80098ca:	9b03      	ldr	r3, [sp, #12]
 80098cc:	1d19      	adds	r1, r3, #4
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	9103      	str	r1, [sp, #12]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	bfbb      	ittet	lt
 80098d6:	425b      	neglt	r3, r3
 80098d8:	f042 0202 	orrlt.w	r2, r2, #2
 80098dc:	9307      	strge	r3, [sp, #28]
 80098de:	9307      	strlt	r3, [sp, #28]
 80098e0:	bfb8      	it	lt
 80098e2:	9204      	strlt	r2, [sp, #16]
 80098e4:	7823      	ldrb	r3, [r4, #0]
 80098e6:	2b2e      	cmp	r3, #46	@ 0x2e
 80098e8:	d10a      	bne.n	8009900 <_svfiprintf_r+0x130>
 80098ea:	7863      	ldrb	r3, [r4, #1]
 80098ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80098ee:	d132      	bne.n	8009956 <_svfiprintf_r+0x186>
 80098f0:	9b03      	ldr	r3, [sp, #12]
 80098f2:	1d1a      	adds	r2, r3, #4
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	9203      	str	r2, [sp, #12]
 80098f8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80098fc:	3402      	adds	r4, #2
 80098fe:	9305      	str	r3, [sp, #20]
 8009900:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80099c4 <_svfiprintf_r+0x1f4>
 8009904:	7821      	ldrb	r1, [r4, #0]
 8009906:	2203      	movs	r2, #3
 8009908:	4650      	mov	r0, sl
 800990a:	f7f6 fc69 	bl	80001e0 <memchr>
 800990e:	b138      	cbz	r0, 8009920 <_svfiprintf_r+0x150>
 8009910:	9b04      	ldr	r3, [sp, #16]
 8009912:	eba0 000a 	sub.w	r0, r0, sl
 8009916:	2240      	movs	r2, #64	@ 0x40
 8009918:	4082      	lsls	r2, r0
 800991a:	4313      	orrs	r3, r2
 800991c:	3401      	adds	r4, #1
 800991e:	9304      	str	r3, [sp, #16]
 8009920:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009924:	4824      	ldr	r0, [pc, #144]	@ (80099b8 <_svfiprintf_r+0x1e8>)
 8009926:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800992a:	2206      	movs	r2, #6
 800992c:	f7f6 fc58 	bl	80001e0 <memchr>
 8009930:	2800      	cmp	r0, #0
 8009932:	d036      	beq.n	80099a2 <_svfiprintf_r+0x1d2>
 8009934:	4b21      	ldr	r3, [pc, #132]	@ (80099bc <_svfiprintf_r+0x1ec>)
 8009936:	bb1b      	cbnz	r3, 8009980 <_svfiprintf_r+0x1b0>
 8009938:	9b03      	ldr	r3, [sp, #12]
 800993a:	3307      	adds	r3, #7
 800993c:	f023 0307 	bic.w	r3, r3, #7
 8009940:	3308      	adds	r3, #8
 8009942:	9303      	str	r3, [sp, #12]
 8009944:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009946:	4433      	add	r3, r6
 8009948:	9309      	str	r3, [sp, #36]	@ 0x24
 800994a:	e76a      	b.n	8009822 <_svfiprintf_r+0x52>
 800994c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009950:	460c      	mov	r4, r1
 8009952:	2001      	movs	r0, #1
 8009954:	e7a8      	b.n	80098a8 <_svfiprintf_r+0xd8>
 8009956:	2300      	movs	r3, #0
 8009958:	3401      	adds	r4, #1
 800995a:	9305      	str	r3, [sp, #20]
 800995c:	4619      	mov	r1, r3
 800995e:	f04f 0c0a 	mov.w	ip, #10
 8009962:	4620      	mov	r0, r4
 8009964:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009968:	3a30      	subs	r2, #48	@ 0x30
 800996a:	2a09      	cmp	r2, #9
 800996c:	d903      	bls.n	8009976 <_svfiprintf_r+0x1a6>
 800996e:	2b00      	cmp	r3, #0
 8009970:	d0c6      	beq.n	8009900 <_svfiprintf_r+0x130>
 8009972:	9105      	str	r1, [sp, #20]
 8009974:	e7c4      	b.n	8009900 <_svfiprintf_r+0x130>
 8009976:	fb0c 2101 	mla	r1, ip, r1, r2
 800997a:	4604      	mov	r4, r0
 800997c:	2301      	movs	r3, #1
 800997e:	e7f0      	b.n	8009962 <_svfiprintf_r+0x192>
 8009980:	ab03      	add	r3, sp, #12
 8009982:	9300      	str	r3, [sp, #0]
 8009984:	462a      	mov	r2, r5
 8009986:	4b0e      	ldr	r3, [pc, #56]	@ (80099c0 <_svfiprintf_r+0x1f0>)
 8009988:	a904      	add	r1, sp, #16
 800998a:	4638      	mov	r0, r7
 800998c:	f3af 8000 	nop.w
 8009990:	1c42      	adds	r2, r0, #1
 8009992:	4606      	mov	r6, r0
 8009994:	d1d6      	bne.n	8009944 <_svfiprintf_r+0x174>
 8009996:	89ab      	ldrh	r3, [r5, #12]
 8009998:	065b      	lsls	r3, r3, #25
 800999a:	f53f af2d 	bmi.w	80097f8 <_svfiprintf_r+0x28>
 800999e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80099a0:	e72c      	b.n	80097fc <_svfiprintf_r+0x2c>
 80099a2:	ab03      	add	r3, sp, #12
 80099a4:	9300      	str	r3, [sp, #0]
 80099a6:	462a      	mov	r2, r5
 80099a8:	4b05      	ldr	r3, [pc, #20]	@ (80099c0 <_svfiprintf_r+0x1f0>)
 80099aa:	a904      	add	r1, sp, #16
 80099ac:	4638      	mov	r0, r7
 80099ae:	f000 f91b 	bl	8009be8 <_printf_i>
 80099b2:	e7ed      	b.n	8009990 <_svfiprintf_r+0x1c0>
 80099b4:	0800aea4 	.word	0x0800aea4
 80099b8:	0800aeae 	.word	0x0800aeae
 80099bc:	00000000 	.word	0x00000000
 80099c0:	08009719 	.word	0x08009719
 80099c4:	0800aeaa 	.word	0x0800aeaa

080099c8 <sbrk_aligned>:
 80099c8:	b570      	push	{r4, r5, r6, lr}
 80099ca:	4e0f      	ldr	r6, [pc, #60]	@ (8009a08 <sbrk_aligned+0x40>)
 80099cc:	460c      	mov	r4, r1
 80099ce:	6831      	ldr	r1, [r6, #0]
 80099d0:	4605      	mov	r5, r0
 80099d2:	b911      	cbnz	r1, 80099da <sbrk_aligned+0x12>
 80099d4:	f000 fa7a 	bl	8009ecc <_sbrk_r>
 80099d8:	6030      	str	r0, [r6, #0]
 80099da:	4621      	mov	r1, r4
 80099dc:	4628      	mov	r0, r5
 80099de:	f000 fa75 	bl	8009ecc <_sbrk_r>
 80099e2:	1c43      	adds	r3, r0, #1
 80099e4:	d103      	bne.n	80099ee <sbrk_aligned+0x26>
 80099e6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80099ea:	4620      	mov	r0, r4
 80099ec:	bd70      	pop	{r4, r5, r6, pc}
 80099ee:	1cc4      	adds	r4, r0, #3
 80099f0:	f024 0403 	bic.w	r4, r4, #3
 80099f4:	42a0      	cmp	r0, r4
 80099f6:	d0f8      	beq.n	80099ea <sbrk_aligned+0x22>
 80099f8:	1a21      	subs	r1, r4, r0
 80099fa:	4628      	mov	r0, r5
 80099fc:	f000 fa66 	bl	8009ecc <_sbrk_r>
 8009a00:	3001      	adds	r0, #1
 8009a02:	d1f2      	bne.n	80099ea <sbrk_aligned+0x22>
 8009a04:	e7ef      	b.n	80099e6 <sbrk_aligned+0x1e>
 8009a06:	bf00      	nop
 8009a08:	20004e34 	.word	0x20004e34

08009a0c <_malloc_r>:
 8009a0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a10:	1ccd      	adds	r5, r1, #3
 8009a12:	f025 0503 	bic.w	r5, r5, #3
 8009a16:	3508      	adds	r5, #8
 8009a18:	2d0c      	cmp	r5, #12
 8009a1a:	bf38      	it	cc
 8009a1c:	250c      	movcc	r5, #12
 8009a1e:	2d00      	cmp	r5, #0
 8009a20:	4606      	mov	r6, r0
 8009a22:	db01      	blt.n	8009a28 <_malloc_r+0x1c>
 8009a24:	42a9      	cmp	r1, r5
 8009a26:	d904      	bls.n	8009a32 <_malloc_r+0x26>
 8009a28:	230c      	movs	r3, #12
 8009a2a:	6033      	str	r3, [r6, #0]
 8009a2c:	2000      	movs	r0, #0
 8009a2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a32:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009b08 <_malloc_r+0xfc>
 8009a36:	f000 f9f5 	bl	8009e24 <__malloc_lock>
 8009a3a:	f8d8 3000 	ldr.w	r3, [r8]
 8009a3e:	461c      	mov	r4, r3
 8009a40:	bb44      	cbnz	r4, 8009a94 <_malloc_r+0x88>
 8009a42:	4629      	mov	r1, r5
 8009a44:	4630      	mov	r0, r6
 8009a46:	f7ff ffbf 	bl	80099c8 <sbrk_aligned>
 8009a4a:	1c43      	adds	r3, r0, #1
 8009a4c:	4604      	mov	r4, r0
 8009a4e:	d158      	bne.n	8009b02 <_malloc_r+0xf6>
 8009a50:	f8d8 4000 	ldr.w	r4, [r8]
 8009a54:	4627      	mov	r7, r4
 8009a56:	2f00      	cmp	r7, #0
 8009a58:	d143      	bne.n	8009ae2 <_malloc_r+0xd6>
 8009a5a:	2c00      	cmp	r4, #0
 8009a5c:	d04b      	beq.n	8009af6 <_malloc_r+0xea>
 8009a5e:	6823      	ldr	r3, [r4, #0]
 8009a60:	4639      	mov	r1, r7
 8009a62:	4630      	mov	r0, r6
 8009a64:	eb04 0903 	add.w	r9, r4, r3
 8009a68:	f000 fa30 	bl	8009ecc <_sbrk_r>
 8009a6c:	4581      	cmp	r9, r0
 8009a6e:	d142      	bne.n	8009af6 <_malloc_r+0xea>
 8009a70:	6821      	ldr	r1, [r4, #0]
 8009a72:	1a6d      	subs	r5, r5, r1
 8009a74:	4629      	mov	r1, r5
 8009a76:	4630      	mov	r0, r6
 8009a78:	f7ff ffa6 	bl	80099c8 <sbrk_aligned>
 8009a7c:	3001      	adds	r0, #1
 8009a7e:	d03a      	beq.n	8009af6 <_malloc_r+0xea>
 8009a80:	6823      	ldr	r3, [r4, #0]
 8009a82:	442b      	add	r3, r5
 8009a84:	6023      	str	r3, [r4, #0]
 8009a86:	f8d8 3000 	ldr.w	r3, [r8]
 8009a8a:	685a      	ldr	r2, [r3, #4]
 8009a8c:	bb62      	cbnz	r2, 8009ae8 <_malloc_r+0xdc>
 8009a8e:	f8c8 7000 	str.w	r7, [r8]
 8009a92:	e00f      	b.n	8009ab4 <_malloc_r+0xa8>
 8009a94:	6822      	ldr	r2, [r4, #0]
 8009a96:	1b52      	subs	r2, r2, r5
 8009a98:	d420      	bmi.n	8009adc <_malloc_r+0xd0>
 8009a9a:	2a0b      	cmp	r2, #11
 8009a9c:	d917      	bls.n	8009ace <_malloc_r+0xc2>
 8009a9e:	1961      	adds	r1, r4, r5
 8009aa0:	42a3      	cmp	r3, r4
 8009aa2:	6025      	str	r5, [r4, #0]
 8009aa4:	bf18      	it	ne
 8009aa6:	6059      	strne	r1, [r3, #4]
 8009aa8:	6863      	ldr	r3, [r4, #4]
 8009aaa:	bf08      	it	eq
 8009aac:	f8c8 1000 	streq.w	r1, [r8]
 8009ab0:	5162      	str	r2, [r4, r5]
 8009ab2:	604b      	str	r3, [r1, #4]
 8009ab4:	4630      	mov	r0, r6
 8009ab6:	f000 f9bb 	bl	8009e30 <__malloc_unlock>
 8009aba:	f104 000b 	add.w	r0, r4, #11
 8009abe:	1d23      	adds	r3, r4, #4
 8009ac0:	f020 0007 	bic.w	r0, r0, #7
 8009ac4:	1ac2      	subs	r2, r0, r3
 8009ac6:	bf1c      	itt	ne
 8009ac8:	1a1b      	subne	r3, r3, r0
 8009aca:	50a3      	strne	r3, [r4, r2]
 8009acc:	e7af      	b.n	8009a2e <_malloc_r+0x22>
 8009ace:	6862      	ldr	r2, [r4, #4]
 8009ad0:	42a3      	cmp	r3, r4
 8009ad2:	bf0c      	ite	eq
 8009ad4:	f8c8 2000 	streq.w	r2, [r8]
 8009ad8:	605a      	strne	r2, [r3, #4]
 8009ada:	e7eb      	b.n	8009ab4 <_malloc_r+0xa8>
 8009adc:	4623      	mov	r3, r4
 8009ade:	6864      	ldr	r4, [r4, #4]
 8009ae0:	e7ae      	b.n	8009a40 <_malloc_r+0x34>
 8009ae2:	463c      	mov	r4, r7
 8009ae4:	687f      	ldr	r7, [r7, #4]
 8009ae6:	e7b6      	b.n	8009a56 <_malloc_r+0x4a>
 8009ae8:	461a      	mov	r2, r3
 8009aea:	685b      	ldr	r3, [r3, #4]
 8009aec:	42a3      	cmp	r3, r4
 8009aee:	d1fb      	bne.n	8009ae8 <_malloc_r+0xdc>
 8009af0:	2300      	movs	r3, #0
 8009af2:	6053      	str	r3, [r2, #4]
 8009af4:	e7de      	b.n	8009ab4 <_malloc_r+0xa8>
 8009af6:	230c      	movs	r3, #12
 8009af8:	6033      	str	r3, [r6, #0]
 8009afa:	4630      	mov	r0, r6
 8009afc:	f000 f998 	bl	8009e30 <__malloc_unlock>
 8009b00:	e794      	b.n	8009a2c <_malloc_r+0x20>
 8009b02:	6005      	str	r5, [r0, #0]
 8009b04:	e7d6      	b.n	8009ab4 <_malloc_r+0xa8>
 8009b06:	bf00      	nop
 8009b08:	20004e38 	.word	0x20004e38

08009b0c <_printf_common>:
 8009b0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b10:	4616      	mov	r6, r2
 8009b12:	4698      	mov	r8, r3
 8009b14:	688a      	ldr	r2, [r1, #8]
 8009b16:	690b      	ldr	r3, [r1, #16]
 8009b18:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009b1c:	4293      	cmp	r3, r2
 8009b1e:	bfb8      	it	lt
 8009b20:	4613      	movlt	r3, r2
 8009b22:	6033      	str	r3, [r6, #0]
 8009b24:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009b28:	4607      	mov	r7, r0
 8009b2a:	460c      	mov	r4, r1
 8009b2c:	b10a      	cbz	r2, 8009b32 <_printf_common+0x26>
 8009b2e:	3301      	adds	r3, #1
 8009b30:	6033      	str	r3, [r6, #0]
 8009b32:	6823      	ldr	r3, [r4, #0]
 8009b34:	0699      	lsls	r1, r3, #26
 8009b36:	bf42      	ittt	mi
 8009b38:	6833      	ldrmi	r3, [r6, #0]
 8009b3a:	3302      	addmi	r3, #2
 8009b3c:	6033      	strmi	r3, [r6, #0]
 8009b3e:	6825      	ldr	r5, [r4, #0]
 8009b40:	f015 0506 	ands.w	r5, r5, #6
 8009b44:	d106      	bne.n	8009b54 <_printf_common+0x48>
 8009b46:	f104 0a19 	add.w	sl, r4, #25
 8009b4a:	68e3      	ldr	r3, [r4, #12]
 8009b4c:	6832      	ldr	r2, [r6, #0]
 8009b4e:	1a9b      	subs	r3, r3, r2
 8009b50:	42ab      	cmp	r3, r5
 8009b52:	dc26      	bgt.n	8009ba2 <_printf_common+0x96>
 8009b54:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009b58:	6822      	ldr	r2, [r4, #0]
 8009b5a:	3b00      	subs	r3, #0
 8009b5c:	bf18      	it	ne
 8009b5e:	2301      	movne	r3, #1
 8009b60:	0692      	lsls	r2, r2, #26
 8009b62:	d42b      	bmi.n	8009bbc <_printf_common+0xb0>
 8009b64:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009b68:	4641      	mov	r1, r8
 8009b6a:	4638      	mov	r0, r7
 8009b6c:	47c8      	blx	r9
 8009b6e:	3001      	adds	r0, #1
 8009b70:	d01e      	beq.n	8009bb0 <_printf_common+0xa4>
 8009b72:	6823      	ldr	r3, [r4, #0]
 8009b74:	6922      	ldr	r2, [r4, #16]
 8009b76:	f003 0306 	and.w	r3, r3, #6
 8009b7a:	2b04      	cmp	r3, #4
 8009b7c:	bf02      	ittt	eq
 8009b7e:	68e5      	ldreq	r5, [r4, #12]
 8009b80:	6833      	ldreq	r3, [r6, #0]
 8009b82:	1aed      	subeq	r5, r5, r3
 8009b84:	68a3      	ldr	r3, [r4, #8]
 8009b86:	bf0c      	ite	eq
 8009b88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009b8c:	2500      	movne	r5, #0
 8009b8e:	4293      	cmp	r3, r2
 8009b90:	bfc4      	itt	gt
 8009b92:	1a9b      	subgt	r3, r3, r2
 8009b94:	18ed      	addgt	r5, r5, r3
 8009b96:	2600      	movs	r6, #0
 8009b98:	341a      	adds	r4, #26
 8009b9a:	42b5      	cmp	r5, r6
 8009b9c:	d11a      	bne.n	8009bd4 <_printf_common+0xc8>
 8009b9e:	2000      	movs	r0, #0
 8009ba0:	e008      	b.n	8009bb4 <_printf_common+0xa8>
 8009ba2:	2301      	movs	r3, #1
 8009ba4:	4652      	mov	r2, sl
 8009ba6:	4641      	mov	r1, r8
 8009ba8:	4638      	mov	r0, r7
 8009baa:	47c8      	blx	r9
 8009bac:	3001      	adds	r0, #1
 8009bae:	d103      	bne.n	8009bb8 <_printf_common+0xac>
 8009bb0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009bb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bb8:	3501      	adds	r5, #1
 8009bba:	e7c6      	b.n	8009b4a <_printf_common+0x3e>
 8009bbc:	18e1      	adds	r1, r4, r3
 8009bbe:	1c5a      	adds	r2, r3, #1
 8009bc0:	2030      	movs	r0, #48	@ 0x30
 8009bc2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009bc6:	4422      	add	r2, r4
 8009bc8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009bcc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009bd0:	3302      	adds	r3, #2
 8009bd2:	e7c7      	b.n	8009b64 <_printf_common+0x58>
 8009bd4:	2301      	movs	r3, #1
 8009bd6:	4622      	mov	r2, r4
 8009bd8:	4641      	mov	r1, r8
 8009bda:	4638      	mov	r0, r7
 8009bdc:	47c8      	blx	r9
 8009bde:	3001      	adds	r0, #1
 8009be0:	d0e6      	beq.n	8009bb0 <_printf_common+0xa4>
 8009be2:	3601      	adds	r6, #1
 8009be4:	e7d9      	b.n	8009b9a <_printf_common+0x8e>
	...

08009be8 <_printf_i>:
 8009be8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009bec:	7e0f      	ldrb	r7, [r1, #24]
 8009bee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009bf0:	2f78      	cmp	r7, #120	@ 0x78
 8009bf2:	4691      	mov	r9, r2
 8009bf4:	4680      	mov	r8, r0
 8009bf6:	460c      	mov	r4, r1
 8009bf8:	469a      	mov	sl, r3
 8009bfa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009bfe:	d807      	bhi.n	8009c10 <_printf_i+0x28>
 8009c00:	2f62      	cmp	r7, #98	@ 0x62
 8009c02:	d80a      	bhi.n	8009c1a <_printf_i+0x32>
 8009c04:	2f00      	cmp	r7, #0
 8009c06:	f000 80d1 	beq.w	8009dac <_printf_i+0x1c4>
 8009c0a:	2f58      	cmp	r7, #88	@ 0x58
 8009c0c:	f000 80b8 	beq.w	8009d80 <_printf_i+0x198>
 8009c10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009c14:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009c18:	e03a      	b.n	8009c90 <_printf_i+0xa8>
 8009c1a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009c1e:	2b15      	cmp	r3, #21
 8009c20:	d8f6      	bhi.n	8009c10 <_printf_i+0x28>
 8009c22:	a101      	add	r1, pc, #4	@ (adr r1, 8009c28 <_printf_i+0x40>)
 8009c24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009c28:	08009c81 	.word	0x08009c81
 8009c2c:	08009c95 	.word	0x08009c95
 8009c30:	08009c11 	.word	0x08009c11
 8009c34:	08009c11 	.word	0x08009c11
 8009c38:	08009c11 	.word	0x08009c11
 8009c3c:	08009c11 	.word	0x08009c11
 8009c40:	08009c95 	.word	0x08009c95
 8009c44:	08009c11 	.word	0x08009c11
 8009c48:	08009c11 	.word	0x08009c11
 8009c4c:	08009c11 	.word	0x08009c11
 8009c50:	08009c11 	.word	0x08009c11
 8009c54:	08009d93 	.word	0x08009d93
 8009c58:	08009cbf 	.word	0x08009cbf
 8009c5c:	08009d4d 	.word	0x08009d4d
 8009c60:	08009c11 	.word	0x08009c11
 8009c64:	08009c11 	.word	0x08009c11
 8009c68:	08009db5 	.word	0x08009db5
 8009c6c:	08009c11 	.word	0x08009c11
 8009c70:	08009cbf 	.word	0x08009cbf
 8009c74:	08009c11 	.word	0x08009c11
 8009c78:	08009c11 	.word	0x08009c11
 8009c7c:	08009d55 	.word	0x08009d55
 8009c80:	6833      	ldr	r3, [r6, #0]
 8009c82:	1d1a      	adds	r2, r3, #4
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	6032      	str	r2, [r6, #0]
 8009c88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009c8c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009c90:	2301      	movs	r3, #1
 8009c92:	e09c      	b.n	8009dce <_printf_i+0x1e6>
 8009c94:	6833      	ldr	r3, [r6, #0]
 8009c96:	6820      	ldr	r0, [r4, #0]
 8009c98:	1d19      	adds	r1, r3, #4
 8009c9a:	6031      	str	r1, [r6, #0]
 8009c9c:	0606      	lsls	r6, r0, #24
 8009c9e:	d501      	bpl.n	8009ca4 <_printf_i+0xbc>
 8009ca0:	681d      	ldr	r5, [r3, #0]
 8009ca2:	e003      	b.n	8009cac <_printf_i+0xc4>
 8009ca4:	0645      	lsls	r5, r0, #25
 8009ca6:	d5fb      	bpl.n	8009ca0 <_printf_i+0xb8>
 8009ca8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009cac:	2d00      	cmp	r5, #0
 8009cae:	da03      	bge.n	8009cb8 <_printf_i+0xd0>
 8009cb0:	232d      	movs	r3, #45	@ 0x2d
 8009cb2:	426d      	negs	r5, r5
 8009cb4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009cb8:	4858      	ldr	r0, [pc, #352]	@ (8009e1c <_printf_i+0x234>)
 8009cba:	230a      	movs	r3, #10
 8009cbc:	e011      	b.n	8009ce2 <_printf_i+0xfa>
 8009cbe:	6821      	ldr	r1, [r4, #0]
 8009cc0:	6833      	ldr	r3, [r6, #0]
 8009cc2:	0608      	lsls	r0, r1, #24
 8009cc4:	f853 5b04 	ldr.w	r5, [r3], #4
 8009cc8:	d402      	bmi.n	8009cd0 <_printf_i+0xe8>
 8009cca:	0649      	lsls	r1, r1, #25
 8009ccc:	bf48      	it	mi
 8009cce:	b2ad      	uxthmi	r5, r5
 8009cd0:	2f6f      	cmp	r7, #111	@ 0x6f
 8009cd2:	4852      	ldr	r0, [pc, #328]	@ (8009e1c <_printf_i+0x234>)
 8009cd4:	6033      	str	r3, [r6, #0]
 8009cd6:	bf14      	ite	ne
 8009cd8:	230a      	movne	r3, #10
 8009cda:	2308      	moveq	r3, #8
 8009cdc:	2100      	movs	r1, #0
 8009cde:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009ce2:	6866      	ldr	r6, [r4, #4]
 8009ce4:	60a6      	str	r6, [r4, #8]
 8009ce6:	2e00      	cmp	r6, #0
 8009ce8:	db05      	blt.n	8009cf6 <_printf_i+0x10e>
 8009cea:	6821      	ldr	r1, [r4, #0]
 8009cec:	432e      	orrs	r6, r5
 8009cee:	f021 0104 	bic.w	r1, r1, #4
 8009cf2:	6021      	str	r1, [r4, #0]
 8009cf4:	d04b      	beq.n	8009d8e <_printf_i+0x1a6>
 8009cf6:	4616      	mov	r6, r2
 8009cf8:	fbb5 f1f3 	udiv	r1, r5, r3
 8009cfc:	fb03 5711 	mls	r7, r3, r1, r5
 8009d00:	5dc7      	ldrb	r7, [r0, r7]
 8009d02:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009d06:	462f      	mov	r7, r5
 8009d08:	42bb      	cmp	r3, r7
 8009d0a:	460d      	mov	r5, r1
 8009d0c:	d9f4      	bls.n	8009cf8 <_printf_i+0x110>
 8009d0e:	2b08      	cmp	r3, #8
 8009d10:	d10b      	bne.n	8009d2a <_printf_i+0x142>
 8009d12:	6823      	ldr	r3, [r4, #0]
 8009d14:	07df      	lsls	r7, r3, #31
 8009d16:	d508      	bpl.n	8009d2a <_printf_i+0x142>
 8009d18:	6923      	ldr	r3, [r4, #16]
 8009d1a:	6861      	ldr	r1, [r4, #4]
 8009d1c:	4299      	cmp	r1, r3
 8009d1e:	bfde      	ittt	le
 8009d20:	2330      	movle	r3, #48	@ 0x30
 8009d22:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009d26:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8009d2a:	1b92      	subs	r2, r2, r6
 8009d2c:	6122      	str	r2, [r4, #16]
 8009d2e:	f8cd a000 	str.w	sl, [sp]
 8009d32:	464b      	mov	r3, r9
 8009d34:	aa03      	add	r2, sp, #12
 8009d36:	4621      	mov	r1, r4
 8009d38:	4640      	mov	r0, r8
 8009d3a:	f7ff fee7 	bl	8009b0c <_printf_common>
 8009d3e:	3001      	adds	r0, #1
 8009d40:	d14a      	bne.n	8009dd8 <_printf_i+0x1f0>
 8009d42:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009d46:	b004      	add	sp, #16
 8009d48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d4c:	6823      	ldr	r3, [r4, #0]
 8009d4e:	f043 0320 	orr.w	r3, r3, #32
 8009d52:	6023      	str	r3, [r4, #0]
 8009d54:	4832      	ldr	r0, [pc, #200]	@ (8009e20 <_printf_i+0x238>)
 8009d56:	2778      	movs	r7, #120	@ 0x78
 8009d58:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009d5c:	6823      	ldr	r3, [r4, #0]
 8009d5e:	6831      	ldr	r1, [r6, #0]
 8009d60:	061f      	lsls	r7, r3, #24
 8009d62:	f851 5b04 	ldr.w	r5, [r1], #4
 8009d66:	d402      	bmi.n	8009d6e <_printf_i+0x186>
 8009d68:	065f      	lsls	r7, r3, #25
 8009d6a:	bf48      	it	mi
 8009d6c:	b2ad      	uxthmi	r5, r5
 8009d6e:	6031      	str	r1, [r6, #0]
 8009d70:	07d9      	lsls	r1, r3, #31
 8009d72:	bf44      	itt	mi
 8009d74:	f043 0320 	orrmi.w	r3, r3, #32
 8009d78:	6023      	strmi	r3, [r4, #0]
 8009d7a:	b11d      	cbz	r5, 8009d84 <_printf_i+0x19c>
 8009d7c:	2310      	movs	r3, #16
 8009d7e:	e7ad      	b.n	8009cdc <_printf_i+0xf4>
 8009d80:	4826      	ldr	r0, [pc, #152]	@ (8009e1c <_printf_i+0x234>)
 8009d82:	e7e9      	b.n	8009d58 <_printf_i+0x170>
 8009d84:	6823      	ldr	r3, [r4, #0]
 8009d86:	f023 0320 	bic.w	r3, r3, #32
 8009d8a:	6023      	str	r3, [r4, #0]
 8009d8c:	e7f6      	b.n	8009d7c <_printf_i+0x194>
 8009d8e:	4616      	mov	r6, r2
 8009d90:	e7bd      	b.n	8009d0e <_printf_i+0x126>
 8009d92:	6833      	ldr	r3, [r6, #0]
 8009d94:	6825      	ldr	r5, [r4, #0]
 8009d96:	6961      	ldr	r1, [r4, #20]
 8009d98:	1d18      	adds	r0, r3, #4
 8009d9a:	6030      	str	r0, [r6, #0]
 8009d9c:	062e      	lsls	r6, r5, #24
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	d501      	bpl.n	8009da6 <_printf_i+0x1be>
 8009da2:	6019      	str	r1, [r3, #0]
 8009da4:	e002      	b.n	8009dac <_printf_i+0x1c4>
 8009da6:	0668      	lsls	r0, r5, #25
 8009da8:	d5fb      	bpl.n	8009da2 <_printf_i+0x1ba>
 8009daa:	8019      	strh	r1, [r3, #0]
 8009dac:	2300      	movs	r3, #0
 8009dae:	6123      	str	r3, [r4, #16]
 8009db0:	4616      	mov	r6, r2
 8009db2:	e7bc      	b.n	8009d2e <_printf_i+0x146>
 8009db4:	6833      	ldr	r3, [r6, #0]
 8009db6:	1d1a      	adds	r2, r3, #4
 8009db8:	6032      	str	r2, [r6, #0]
 8009dba:	681e      	ldr	r6, [r3, #0]
 8009dbc:	6862      	ldr	r2, [r4, #4]
 8009dbe:	2100      	movs	r1, #0
 8009dc0:	4630      	mov	r0, r6
 8009dc2:	f7f6 fa0d 	bl	80001e0 <memchr>
 8009dc6:	b108      	cbz	r0, 8009dcc <_printf_i+0x1e4>
 8009dc8:	1b80      	subs	r0, r0, r6
 8009dca:	6060      	str	r0, [r4, #4]
 8009dcc:	6863      	ldr	r3, [r4, #4]
 8009dce:	6123      	str	r3, [r4, #16]
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009dd6:	e7aa      	b.n	8009d2e <_printf_i+0x146>
 8009dd8:	6923      	ldr	r3, [r4, #16]
 8009dda:	4632      	mov	r2, r6
 8009ddc:	4649      	mov	r1, r9
 8009dde:	4640      	mov	r0, r8
 8009de0:	47d0      	blx	sl
 8009de2:	3001      	adds	r0, #1
 8009de4:	d0ad      	beq.n	8009d42 <_printf_i+0x15a>
 8009de6:	6823      	ldr	r3, [r4, #0]
 8009de8:	079b      	lsls	r3, r3, #30
 8009dea:	d413      	bmi.n	8009e14 <_printf_i+0x22c>
 8009dec:	68e0      	ldr	r0, [r4, #12]
 8009dee:	9b03      	ldr	r3, [sp, #12]
 8009df0:	4298      	cmp	r0, r3
 8009df2:	bfb8      	it	lt
 8009df4:	4618      	movlt	r0, r3
 8009df6:	e7a6      	b.n	8009d46 <_printf_i+0x15e>
 8009df8:	2301      	movs	r3, #1
 8009dfa:	4632      	mov	r2, r6
 8009dfc:	4649      	mov	r1, r9
 8009dfe:	4640      	mov	r0, r8
 8009e00:	47d0      	blx	sl
 8009e02:	3001      	adds	r0, #1
 8009e04:	d09d      	beq.n	8009d42 <_printf_i+0x15a>
 8009e06:	3501      	adds	r5, #1
 8009e08:	68e3      	ldr	r3, [r4, #12]
 8009e0a:	9903      	ldr	r1, [sp, #12]
 8009e0c:	1a5b      	subs	r3, r3, r1
 8009e0e:	42ab      	cmp	r3, r5
 8009e10:	dcf2      	bgt.n	8009df8 <_printf_i+0x210>
 8009e12:	e7eb      	b.n	8009dec <_printf_i+0x204>
 8009e14:	2500      	movs	r5, #0
 8009e16:	f104 0619 	add.w	r6, r4, #25
 8009e1a:	e7f5      	b.n	8009e08 <_printf_i+0x220>
 8009e1c:	0800aeb5 	.word	0x0800aeb5
 8009e20:	0800aec6 	.word	0x0800aec6

08009e24 <__malloc_lock>:
 8009e24:	4801      	ldr	r0, [pc, #4]	@ (8009e2c <__malloc_lock+0x8>)
 8009e26:	f7ff bbbf 	b.w	80095a8 <__retarget_lock_acquire_recursive>
 8009e2a:	bf00      	nop
 8009e2c:	20004e2c 	.word	0x20004e2c

08009e30 <__malloc_unlock>:
 8009e30:	4801      	ldr	r0, [pc, #4]	@ (8009e38 <__malloc_unlock+0x8>)
 8009e32:	f7ff bbba 	b.w	80095aa <__retarget_lock_release_recursive>
 8009e36:	bf00      	nop
 8009e38:	20004e2c 	.word	0x20004e2c

08009e3c <_realloc_r>:
 8009e3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e40:	4607      	mov	r7, r0
 8009e42:	4614      	mov	r4, r2
 8009e44:	460d      	mov	r5, r1
 8009e46:	b921      	cbnz	r1, 8009e52 <_realloc_r+0x16>
 8009e48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009e4c:	4611      	mov	r1, r2
 8009e4e:	f7ff bddd 	b.w	8009a0c <_malloc_r>
 8009e52:	b92a      	cbnz	r2, 8009e60 <_realloc_r+0x24>
 8009e54:	f7ff fc16 	bl	8009684 <_free_r>
 8009e58:	4625      	mov	r5, r4
 8009e5a:	4628      	mov	r0, r5
 8009e5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e60:	f000 f844 	bl	8009eec <_malloc_usable_size_r>
 8009e64:	4284      	cmp	r4, r0
 8009e66:	4606      	mov	r6, r0
 8009e68:	d802      	bhi.n	8009e70 <_realloc_r+0x34>
 8009e6a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009e6e:	d8f4      	bhi.n	8009e5a <_realloc_r+0x1e>
 8009e70:	4621      	mov	r1, r4
 8009e72:	4638      	mov	r0, r7
 8009e74:	f7ff fdca 	bl	8009a0c <_malloc_r>
 8009e78:	4680      	mov	r8, r0
 8009e7a:	b908      	cbnz	r0, 8009e80 <_realloc_r+0x44>
 8009e7c:	4645      	mov	r5, r8
 8009e7e:	e7ec      	b.n	8009e5a <_realloc_r+0x1e>
 8009e80:	42b4      	cmp	r4, r6
 8009e82:	4622      	mov	r2, r4
 8009e84:	4629      	mov	r1, r5
 8009e86:	bf28      	it	cs
 8009e88:	4632      	movcs	r2, r6
 8009e8a:	f7ff fbed 	bl	8009668 <memcpy>
 8009e8e:	4629      	mov	r1, r5
 8009e90:	4638      	mov	r0, r7
 8009e92:	f7ff fbf7 	bl	8009684 <_free_r>
 8009e96:	e7f1      	b.n	8009e7c <_realloc_r+0x40>

08009e98 <memmove>:
 8009e98:	4288      	cmp	r0, r1
 8009e9a:	b510      	push	{r4, lr}
 8009e9c:	eb01 0402 	add.w	r4, r1, r2
 8009ea0:	d902      	bls.n	8009ea8 <memmove+0x10>
 8009ea2:	4284      	cmp	r4, r0
 8009ea4:	4623      	mov	r3, r4
 8009ea6:	d807      	bhi.n	8009eb8 <memmove+0x20>
 8009ea8:	1e43      	subs	r3, r0, #1
 8009eaa:	42a1      	cmp	r1, r4
 8009eac:	d008      	beq.n	8009ec0 <memmove+0x28>
 8009eae:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009eb2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009eb6:	e7f8      	b.n	8009eaa <memmove+0x12>
 8009eb8:	4402      	add	r2, r0
 8009eba:	4601      	mov	r1, r0
 8009ebc:	428a      	cmp	r2, r1
 8009ebe:	d100      	bne.n	8009ec2 <memmove+0x2a>
 8009ec0:	bd10      	pop	{r4, pc}
 8009ec2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009ec6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009eca:	e7f7      	b.n	8009ebc <memmove+0x24>

08009ecc <_sbrk_r>:
 8009ecc:	b538      	push	{r3, r4, r5, lr}
 8009ece:	4d06      	ldr	r5, [pc, #24]	@ (8009ee8 <_sbrk_r+0x1c>)
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	4604      	mov	r4, r0
 8009ed4:	4608      	mov	r0, r1
 8009ed6:	602b      	str	r3, [r5, #0]
 8009ed8:	f7f8 fc2a 	bl	8002730 <_sbrk>
 8009edc:	1c43      	adds	r3, r0, #1
 8009ede:	d102      	bne.n	8009ee6 <_sbrk_r+0x1a>
 8009ee0:	682b      	ldr	r3, [r5, #0]
 8009ee2:	b103      	cbz	r3, 8009ee6 <_sbrk_r+0x1a>
 8009ee4:	6023      	str	r3, [r4, #0]
 8009ee6:	bd38      	pop	{r3, r4, r5, pc}
 8009ee8:	20004e30 	.word	0x20004e30

08009eec <_malloc_usable_size_r>:
 8009eec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ef0:	1f18      	subs	r0, r3, #4
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	bfbc      	itt	lt
 8009ef6:	580b      	ldrlt	r3, [r1, r0]
 8009ef8:	18c0      	addlt	r0, r0, r3
 8009efa:	4770      	bx	lr

08009efc <pow>:
 8009efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009efe:	ed2d 8b02 	vpush	{d8}
 8009f02:	eeb0 8a40 	vmov.f32	s16, s0
 8009f06:	eef0 8a60 	vmov.f32	s17, s1
 8009f0a:	ec55 4b11 	vmov	r4, r5, d1
 8009f0e:	f000 f873 	bl	8009ff8 <__ieee754_pow>
 8009f12:	4622      	mov	r2, r4
 8009f14:	462b      	mov	r3, r5
 8009f16:	4620      	mov	r0, r4
 8009f18:	4629      	mov	r1, r5
 8009f1a:	ec57 6b10 	vmov	r6, r7, d0
 8009f1e:	f7f6 fe05 	bl	8000b2c <__aeabi_dcmpun>
 8009f22:	2800      	cmp	r0, #0
 8009f24:	d13b      	bne.n	8009f9e <pow+0xa2>
 8009f26:	ec51 0b18 	vmov	r0, r1, d8
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	f7f6 fdcb 	bl	8000ac8 <__aeabi_dcmpeq>
 8009f32:	b1b8      	cbz	r0, 8009f64 <pow+0x68>
 8009f34:	2200      	movs	r2, #0
 8009f36:	2300      	movs	r3, #0
 8009f38:	4620      	mov	r0, r4
 8009f3a:	4629      	mov	r1, r5
 8009f3c:	f7f6 fdc4 	bl	8000ac8 <__aeabi_dcmpeq>
 8009f40:	2800      	cmp	r0, #0
 8009f42:	d146      	bne.n	8009fd2 <pow+0xd6>
 8009f44:	ec45 4b10 	vmov	d0, r4, r5
 8009f48:	f000 f848 	bl	8009fdc <finite>
 8009f4c:	b338      	cbz	r0, 8009f9e <pow+0xa2>
 8009f4e:	2200      	movs	r2, #0
 8009f50:	2300      	movs	r3, #0
 8009f52:	4620      	mov	r0, r4
 8009f54:	4629      	mov	r1, r5
 8009f56:	f7f6 fdc1 	bl	8000adc <__aeabi_dcmplt>
 8009f5a:	b300      	cbz	r0, 8009f9e <pow+0xa2>
 8009f5c:	f7ff fafa 	bl	8009554 <__errno>
 8009f60:	2322      	movs	r3, #34	@ 0x22
 8009f62:	e01b      	b.n	8009f9c <pow+0xa0>
 8009f64:	ec47 6b10 	vmov	d0, r6, r7
 8009f68:	f000 f838 	bl	8009fdc <finite>
 8009f6c:	b9e0      	cbnz	r0, 8009fa8 <pow+0xac>
 8009f6e:	eeb0 0a48 	vmov.f32	s0, s16
 8009f72:	eef0 0a68 	vmov.f32	s1, s17
 8009f76:	f000 f831 	bl	8009fdc <finite>
 8009f7a:	b1a8      	cbz	r0, 8009fa8 <pow+0xac>
 8009f7c:	ec45 4b10 	vmov	d0, r4, r5
 8009f80:	f000 f82c 	bl	8009fdc <finite>
 8009f84:	b180      	cbz	r0, 8009fa8 <pow+0xac>
 8009f86:	4632      	mov	r2, r6
 8009f88:	463b      	mov	r3, r7
 8009f8a:	4630      	mov	r0, r6
 8009f8c:	4639      	mov	r1, r7
 8009f8e:	f7f6 fdcd 	bl	8000b2c <__aeabi_dcmpun>
 8009f92:	2800      	cmp	r0, #0
 8009f94:	d0e2      	beq.n	8009f5c <pow+0x60>
 8009f96:	f7ff fadd 	bl	8009554 <__errno>
 8009f9a:	2321      	movs	r3, #33	@ 0x21
 8009f9c:	6003      	str	r3, [r0, #0]
 8009f9e:	ecbd 8b02 	vpop	{d8}
 8009fa2:	ec47 6b10 	vmov	d0, r6, r7
 8009fa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009fa8:	2200      	movs	r2, #0
 8009faa:	2300      	movs	r3, #0
 8009fac:	4630      	mov	r0, r6
 8009fae:	4639      	mov	r1, r7
 8009fb0:	f7f6 fd8a 	bl	8000ac8 <__aeabi_dcmpeq>
 8009fb4:	2800      	cmp	r0, #0
 8009fb6:	d0f2      	beq.n	8009f9e <pow+0xa2>
 8009fb8:	eeb0 0a48 	vmov.f32	s0, s16
 8009fbc:	eef0 0a68 	vmov.f32	s1, s17
 8009fc0:	f000 f80c 	bl	8009fdc <finite>
 8009fc4:	2800      	cmp	r0, #0
 8009fc6:	d0ea      	beq.n	8009f9e <pow+0xa2>
 8009fc8:	ec45 4b10 	vmov	d0, r4, r5
 8009fcc:	f000 f806 	bl	8009fdc <finite>
 8009fd0:	e7c3      	b.n	8009f5a <pow+0x5e>
 8009fd2:	4f01      	ldr	r7, [pc, #4]	@ (8009fd8 <pow+0xdc>)
 8009fd4:	2600      	movs	r6, #0
 8009fd6:	e7e2      	b.n	8009f9e <pow+0xa2>
 8009fd8:	3ff00000 	.word	0x3ff00000

08009fdc <finite>:
 8009fdc:	b082      	sub	sp, #8
 8009fde:	ed8d 0b00 	vstr	d0, [sp]
 8009fe2:	9801      	ldr	r0, [sp, #4]
 8009fe4:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8009fe8:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8009fec:	0fc0      	lsrs	r0, r0, #31
 8009fee:	b002      	add	sp, #8
 8009ff0:	4770      	bx	lr
 8009ff2:	0000      	movs	r0, r0
 8009ff4:	0000      	movs	r0, r0
	...

08009ff8 <__ieee754_pow>:
 8009ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ffc:	b091      	sub	sp, #68	@ 0x44
 8009ffe:	ed8d 1b00 	vstr	d1, [sp]
 800a002:	e9dd 1900 	ldrd	r1, r9, [sp]
 800a006:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800a00a:	ea5a 0001 	orrs.w	r0, sl, r1
 800a00e:	ec57 6b10 	vmov	r6, r7, d0
 800a012:	d113      	bne.n	800a03c <__ieee754_pow+0x44>
 800a014:	19b3      	adds	r3, r6, r6
 800a016:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800a01a:	4152      	adcs	r2, r2
 800a01c:	4298      	cmp	r0, r3
 800a01e:	4b9a      	ldr	r3, [pc, #616]	@ (800a288 <__ieee754_pow+0x290>)
 800a020:	4193      	sbcs	r3, r2
 800a022:	f080 84ee 	bcs.w	800aa02 <__ieee754_pow+0xa0a>
 800a026:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a02a:	4630      	mov	r0, r6
 800a02c:	4639      	mov	r1, r7
 800a02e:	f7f6 f92d 	bl	800028c <__adddf3>
 800a032:	ec41 0b10 	vmov	d0, r0, r1
 800a036:	b011      	add	sp, #68	@ 0x44
 800a038:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a03c:	4a93      	ldr	r2, [pc, #588]	@ (800a28c <__ieee754_pow+0x294>)
 800a03e:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 800a042:	4295      	cmp	r5, r2
 800a044:	46b8      	mov	r8, r7
 800a046:	4633      	mov	r3, r6
 800a048:	d80a      	bhi.n	800a060 <__ieee754_pow+0x68>
 800a04a:	d104      	bne.n	800a056 <__ieee754_pow+0x5e>
 800a04c:	2e00      	cmp	r6, #0
 800a04e:	d1ea      	bne.n	800a026 <__ieee754_pow+0x2e>
 800a050:	45aa      	cmp	sl, r5
 800a052:	d8e8      	bhi.n	800a026 <__ieee754_pow+0x2e>
 800a054:	e001      	b.n	800a05a <__ieee754_pow+0x62>
 800a056:	4592      	cmp	sl, r2
 800a058:	d802      	bhi.n	800a060 <__ieee754_pow+0x68>
 800a05a:	4592      	cmp	sl, r2
 800a05c:	d10f      	bne.n	800a07e <__ieee754_pow+0x86>
 800a05e:	b171      	cbz	r1, 800a07e <__ieee754_pow+0x86>
 800a060:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800a064:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800a068:	ea58 0803 	orrs.w	r8, r8, r3
 800a06c:	d1db      	bne.n	800a026 <__ieee754_pow+0x2e>
 800a06e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a072:	18db      	adds	r3, r3, r3
 800a074:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800a078:	4152      	adcs	r2, r2
 800a07a:	4598      	cmp	r8, r3
 800a07c:	e7cf      	b.n	800a01e <__ieee754_pow+0x26>
 800a07e:	f1b8 0f00 	cmp.w	r8, #0
 800a082:	46ab      	mov	fp, r5
 800a084:	da43      	bge.n	800a10e <__ieee754_pow+0x116>
 800a086:	4a82      	ldr	r2, [pc, #520]	@ (800a290 <__ieee754_pow+0x298>)
 800a088:	4592      	cmp	sl, r2
 800a08a:	d856      	bhi.n	800a13a <__ieee754_pow+0x142>
 800a08c:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800a090:	4592      	cmp	sl, r2
 800a092:	f240 84c5 	bls.w	800aa20 <__ieee754_pow+0xa28>
 800a096:	ea4f 522a 	mov.w	r2, sl, asr #20
 800a09a:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800a09e:	2a14      	cmp	r2, #20
 800a0a0:	dd18      	ble.n	800a0d4 <__ieee754_pow+0xdc>
 800a0a2:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800a0a6:	fa21 f402 	lsr.w	r4, r1, r2
 800a0aa:	fa04 f202 	lsl.w	r2, r4, r2
 800a0ae:	428a      	cmp	r2, r1
 800a0b0:	f040 84b6 	bne.w	800aa20 <__ieee754_pow+0xa28>
 800a0b4:	f004 0401 	and.w	r4, r4, #1
 800a0b8:	f1c4 0402 	rsb	r4, r4, #2
 800a0bc:	2900      	cmp	r1, #0
 800a0be:	d159      	bne.n	800a174 <__ieee754_pow+0x17c>
 800a0c0:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800a0c4:	d148      	bne.n	800a158 <__ieee754_pow+0x160>
 800a0c6:	4632      	mov	r2, r6
 800a0c8:	463b      	mov	r3, r7
 800a0ca:	4630      	mov	r0, r6
 800a0cc:	4639      	mov	r1, r7
 800a0ce:	f7f6 fa93 	bl	80005f8 <__aeabi_dmul>
 800a0d2:	e7ae      	b.n	800a032 <__ieee754_pow+0x3a>
 800a0d4:	2900      	cmp	r1, #0
 800a0d6:	d14c      	bne.n	800a172 <__ieee754_pow+0x17a>
 800a0d8:	f1c2 0214 	rsb	r2, r2, #20
 800a0dc:	fa4a f402 	asr.w	r4, sl, r2
 800a0e0:	fa04 f202 	lsl.w	r2, r4, r2
 800a0e4:	4552      	cmp	r2, sl
 800a0e6:	f040 8498 	bne.w	800aa1a <__ieee754_pow+0xa22>
 800a0ea:	f004 0401 	and.w	r4, r4, #1
 800a0ee:	f1c4 0402 	rsb	r4, r4, #2
 800a0f2:	4a68      	ldr	r2, [pc, #416]	@ (800a294 <__ieee754_pow+0x29c>)
 800a0f4:	4592      	cmp	sl, r2
 800a0f6:	d1e3      	bne.n	800a0c0 <__ieee754_pow+0xc8>
 800a0f8:	f1b9 0f00 	cmp.w	r9, #0
 800a0fc:	f280 8489 	bge.w	800aa12 <__ieee754_pow+0xa1a>
 800a100:	4964      	ldr	r1, [pc, #400]	@ (800a294 <__ieee754_pow+0x29c>)
 800a102:	4632      	mov	r2, r6
 800a104:	463b      	mov	r3, r7
 800a106:	2000      	movs	r0, #0
 800a108:	f7f6 fba0 	bl	800084c <__aeabi_ddiv>
 800a10c:	e791      	b.n	800a032 <__ieee754_pow+0x3a>
 800a10e:	2400      	movs	r4, #0
 800a110:	bb81      	cbnz	r1, 800a174 <__ieee754_pow+0x17c>
 800a112:	4a5e      	ldr	r2, [pc, #376]	@ (800a28c <__ieee754_pow+0x294>)
 800a114:	4592      	cmp	sl, r2
 800a116:	d1ec      	bne.n	800a0f2 <__ieee754_pow+0xfa>
 800a118:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 800a11c:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800a120:	431a      	orrs	r2, r3
 800a122:	f000 846e 	beq.w	800aa02 <__ieee754_pow+0xa0a>
 800a126:	4b5c      	ldr	r3, [pc, #368]	@ (800a298 <__ieee754_pow+0x2a0>)
 800a128:	429d      	cmp	r5, r3
 800a12a:	d908      	bls.n	800a13e <__ieee754_pow+0x146>
 800a12c:	f1b9 0f00 	cmp.w	r9, #0
 800a130:	f280 846b 	bge.w	800aa0a <__ieee754_pow+0xa12>
 800a134:	2000      	movs	r0, #0
 800a136:	2100      	movs	r1, #0
 800a138:	e77b      	b.n	800a032 <__ieee754_pow+0x3a>
 800a13a:	2402      	movs	r4, #2
 800a13c:	e7e8      	b.n	800a110 <__ieee754_pow+0x118>
 800a13e:	f1b9 0f00 	cmp.w	r9, #0
 800a142:	f04f 0000 	mov.w	r0, #0
 800a146:	f04f 0100 	mov.w	r1, #0
 800a14a:	f6bf af72 	bge.w	800a032 <__ieee754_pow+0x3a>
 800a14e:	e9dd 0300 	ldrd	r0, r3, [sp]
 800a152:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800a156:	e76c      	b.n	800a032 <__ieee754_pow+0x3a>
 800a158:	4a50      	ldr	r2, [pc, #320]	@ (800a29c <__ieee754_pow+0x2a4>)
 800a15a:	4591      	cmp	r9, r2
 800a15c:	d10a      	bne.n	800a174 <__ieee754_pow+0x17c>
 800a15e:	f1b8 0f00 	cmp.w	r8, #0
 800a162:	db07      	blt.n	800a174 <__ieee754_pow+0x17c>
 800a164:	ec47 6b10 	vmov	d0, r6, r7
 800a168:	b011      	add	sp, #68	@ 0x44
 800a16a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a16e:	f000 bd4d 	b.w	800ac0c <__ieee754_sqrt>
 800a172:	2400      	movs	r4, #0
 800a174:	ec47 6b10 	vmov	d0, r6, r7
 800a178:	9302      	str	r3, [sp, #8]
 800a17a:	f000 fcc5 	bl	800ab08 <fabs>
 800a17e:	9b02      	ldr	r3, [sp, #8]
 800a180:	ec51 0b10 	vmov	r0, r1, d0
 800a184:	bb43      	cbnz	r3, 800a1d8 <__ieee754_pow+0x1e0>
 800a186:	4b43      	ldr	r3, [pc, #268]	@ (800a294 <__ieee754_pow+0x29c>)
 800a188:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 800a18c:	429a      	cmp	r2, r3
 800a18e:	d000      	beq.n	800a192 <__ieee754_pow+0x19a>
 800a190:	bb15      	cbnz	r5, 800a1d8 <__ieee754_pow+0x1e0>
 800a192:	f1b9 0f00 	cmp.w	r9, #0
 800a196:	da05      	bge.n	800a1a4 <__ieee754_pow+0x1ac>
 800a198:	4602      	mov	r2, r0
 800a19a:	460b      	mov	r3, r1
 800a19c:	2000      	movs	r0, #0
 800a19e:	493d      	ldr	r1, [pc, #244]	@ (800a294 <__ieee754_pow+0x29c>)
 800a1a0:	f7f6 fb54 	bl	800084c <__aeabi_ddiv>
 800a1a4:	f1b8 0f00 	cmp.w	r8, #0
 800a1a8:	f6bf af43 	bge.w	800a032 <__ieee754_pow+0x3a>
 800a1ac:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800a1b0:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800a1b4:	4325      	orrs	r5, r4
 800a1b6:	d108      	bne.n	800a1ca <__ieee754_pow+0x1d2>
 800a1b8:	4602      	mov	r2, r0
 800a1ba:	460b      	mov	r3, r1
 800a1bc:	4610      	mov	r0, r2
 800a1be:	4619      	mov	r1, r3
 800a1c0:	f7f6 f862 	bl	8000288 <__aeabi_dsub>
 800a1c4:	4602      	mov	r2, r0
 800a1c6:	460b      	mov	r3, r1
 800a1c8:	e79e      	b.n	800a108 <__ieee754_pow+0x110>
 800a1ca:	2c01      	cmp	r4, #1
 800a1cc:	f47f af31 	bne.w	800a032 <__ieee754_pow+0x3a>
 800a1d0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a1d4:	4619      	mov	r1, r3
 800a1d6:	e72c      	b.n	800a032 <__ieee754_pow+0x3a>
 800a1d8:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 800a1dc:	3b01      	subs	r3, #1
 800a1de:	ea53 0204 	orrs.w	r2, r3, r4
 800a1e2:	d102      	bne.n	800a1ea <__ieee754_pow+0x1f2>
 800a1e4:	4632      	mov	r2, r6
 800a1e6:	463b      	mov	r3, r7
 800a1e8:	e7e8      	b.n	800a1bc <__ieee754_pow+0x1c4>
 800a1ea:	3c01      	subs	r4, #1
 800a1ec:	431c      	orrs	r4, r3
 800a1ee:	d016      	beq.n	800a21e <__ieee754_pow+0x226>
 800a1f0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a278 <__ieee754_pow+0x280>
 800a1f4:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800a1f8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a1fc:	f240 8110 	bls.w	800a420 <__ieee754_pow+0x428>
 800a200:	4b27      	ldr	r3, [pc, #156]	@ (800a2a0 <__ieee754_pow+0x2a8>)
 800a202:	459a      	cmp	sl, r3
 800a204:	4b24      	ldr	r3, [pc, #144]	@ (800a298 <__ieee754_pow+0x2a0>)
 800a206:	d916      	bls.n	800a236 <__ieee754_pow+0x23e>
 800a208:	429d      	cmp	r5, r3
 800a20a:	d80b      	bhi.n	800a224 <__ieee754_pow+0x22c>
 800a20c:	f1b9 0f00 	cmp.w	r9, #0
 800a210:	da0b      	bge.n	800a22a <__ieee754_pow+0x232>
 800a212:	2000      	movs	r0, #0
 800a214:	b011      	add	sp, #68	@ 0x44
 800a216:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a21a:	f000 bc6d 	b.w	800aaf8 <__math_oflow>
 800a21e:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 800a280 <__ieee754_pow+0x288>
 800a222:	e7e7      	b.n	800a1f4 <__ieee754_pow+0x1fc>
 800a224:	f1b9 0f00 	cmp.w	r9, #0
 800a228:	dcf3      	bgt.n	800a212 <__ieee754_pow+0x21a>
 800a22a:	2000      	movs	r0, #0
 800a22c:	b011      	add	sp, #68	@ 0x44
 800a22e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a232:	f000 bc59 	b.w	800aae8 <__math_uflow>
 800a236:	429d      	cmp	r5, r3
 800a238:	d20c      	bcs.n	800a254 <__ieee754_pow+0x25c>
 800a23a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a23e:	2200      	movs	r2, #0
 800a240:	2300      	movs	r3, #0
 800a242:	f7f6 fc4b 	bl	8000adc <__aeabi_dcmplt>
 800a246:	3800      	subs	r0, #0
 800a248:	bf18      	it	ne
 800a24a:	2001      	movne	r0, #1
 800a24c:	f1b9 0f00 	cmp.w	r9, #0
 800a250:	daec      	bge.n	800a22c <__ieee754_pow+0x234>
 800a252:	e7df      	b.n	800a214 <__ieee754_pow+0x21c>
 800a254:	4b0f      	ldr	r3, [pc, #60]	@ (800a294 <__ieee754_pow+0x29c>)
 800a256:	429d      	cmp	r5, r3
 800a258:	f04f 0200 	mov.w	r2, #0
 800a25c:	d922      	bls.n	800a2a4 <__ieee754_pow+0x2ac>
 800a25e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a262:	2300      	movs	r3, #0
 800a264:	f7f6 fc3a 	bl	8000adc <__aeabi_dcmplt>
 800a268:	3800      	subs	r0, #0
 800a26a:	bf18      	it	ne
 800a26c:	2001      	movne	r0, #1
 800a26e:	f1b9 0f00 	cmp.w	r9, #0
 800a272:	dccf      	bgt.n	800a214 <__ieee754_pow+0x21c>
 800a274:	e7da      	b.n	800a22c <__ieee754_pow+0x234>
 800a276:	bf00      	nop
 800a278:	00000000 	.word	0x00000000
 800a27c:	3ff00000 	.word	0x3ff00000
 800a280:	00000000 	.word	0x00000000
 800a284:	bff00000 	.word	0xbff00000
 800a288:	fff00000 	.word	0xfff00000
 800a28c:	7ff00000 	.word	0x7ff00000
 800a290:	433fffff 	.word	0x433fffff
 800a294:	3ff00000 	.word	0x3ff00000
 800a298:	3fefffff 	.word	0x3fefffff
 800a29c:	3fe00000 	.word	0x3fe00000
 800a2a0:	43f00000 	.word	0x43f00000
 800a2a4:	4b5a      	ldr	r3, [pc, #360]	@ (800a410 <__ieee754_pow+0x418>)
 800a2a6:	f7f5 ffef 	bl	8000288 <__aeabi_dsub>
 800a2aa:	a351      	add	r3, pc, #324	@ (adr r3, 800a3f0 <__ieee754_pow+0x3f8>)
 800a2ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2b0:	4604      	mov	r4, r0
 800a2b2:	460d      	mov	r5, r1
 800a2b4:	f7f6 f9a0 	bl	80005f8 <__aeabi_dmul>
 800a2b8:	a34f      	add	r3, pc, #316	@ (adr r3, 800a3f8 <__ieee754_pow+0x400>)
 800a2ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2be:	4606      	mov	r6, r0
 800a2c0:	460f      	mov	r7, r1
 800a2c2:	4620      	mov	r0, r4
 800a2c4:	4629      	mov	r1, r5
 800a2c6:	f7f6 f997 	bl	80005f8 <__aeabi_dmul>
 800a2ca:	4b52      	ldr	r3, [pc, #328]	@ (800a414 <__ieee754_pow+0x41c>)
 800a2cc:	4682      	mov	sl, r0
 800a2ce:	468b      	mov	fp, r1
 800a2d0:	2200      	movs	r2, #0
 800a2d2:	4620      	mov	r0, r4
 800a2d4:	4629      	mov	r1, r5
 800a2d6:	f7f6 f98f 	bl	80005f8 <__aeabi_dmul>
 800a2da:	4602      	mov	r2, r0
 800a2dc:	460b      	mov	r3, r1
 800a2de:	a148      	add	r1, pc, #288	@ (adr r1, 800a400 <__ieee754_pow+0x408>)
 800a2e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a2e4:	f7f5 ffd0 	bl	8000288 <__aeabi_dsub>
 800a2e8:	4622      	mov	r2, r4
 800a2ea:	462b      	mov	r3, r5
 800a2ec:	f7f6 f984 	bl	80005f8 <__aeabi_dmul>
 800a2f0:	4602      	mov	r2, r0
 800a2f2:	460b      	mov	r3, r1
 800a2f4:	2000      	movs	r0, #0
 800a2f6:	4948      	ldr	r1, [pc, #288]	@ (800a418 <__ieee754_pow+0x420>)
 800a2f8:	f7f5 ffc6 	bl	8000288 <__aeabi_dsub>
 800a2fc:	4622      	mov	r2, r4
 800a2fe:	4680      	mov	r8, r0
 800a300:	4689      	mov	r9, r1
 800a302:	462b      	mov	r3, r5
 800a304:	4620      	mov	r0, r4
 800a306:	4629      	mov	r1, r5
 800a308:	f7f6 f976 	bl	80005f8 <__aeabi_dmul>
 800a30c:	4602      	mov	r2, r0
 800a30e:	460b      	mov	r3, r1
 800a310:	4640      	mov	r0, r8
 800a312:	4649      	mov	r1, r9
 800a314:	f7f6 f970 	bl	80005f8 <__aeabi_dmul>
 800a318:	a33b      	add	r3, pc, #236	@ (adr r3, 800a408 <__ieee754_pow+0x410>)
 800a31a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a31e:	f7f6 f96b 	bl	80005f8 <__aeabi_dmul>
 800a322:	4602      	mov	r2, r0
 800a324:	460b      	mov	r3, r1
 800a326:	4650      	mov	r0, sl
 800a328:	4659      	mov	r1, fp
 800a32a:	f7f5 ffad 	bl	8000288 <__aeabi_dsub>
 800a32e:	4602      	mov	r2, r0
 800a330:	460b      	mov	r3, r1
 800a332:	4680      	mov	r8, r0
 800a334:	4689      	mov	r9, r1
 800a336:	4630      	mov	r0, r6
 800a338:	4639      	mov	r1, r7
 800a33a:	f7f5 ffa7 	bl	800028c <__adddf3>
 800a33e:	2400      	movs	r4, #0
 800a340:	4632      	mov	r2, r6
 800a342:	463b      	mov	r3, r7
 800a344:	4620      	mov	r0, r4
 800a346:	460d      	mov	r5, r1
 800a348:	f7f5 ff9e 	bl	8000288 <__aeabi_dsub>
 800a34c:	4602      	mov	r2, r0
 800a34e:	460b      	mov	r3, r1
 800a350:	4640      	mov	r0, r8
 800a352:	4649      	mov	r1, r9
 800a354:	f7f5 ff98 	bl	8000288 <__aeabi_dsub>
 800a358:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a35c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a360:	2300      	movs	r3, #0
 800a362:	9304      	str	r3, [sp, #16]
 800a364:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800a368:	4606      	mov	r6, r0
 800a36a:	460f      	mov	r7, r1
 800a36c:	465b      	mov	r3, fp
 800a36e:	4652      	mov	r2, sl
 800a370:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a374:	f7f5 ff88 	bl	8000288 <__aeabi_dsub>
 800a378:	4622      	mov	r2, r4
 800a37a:	462b      	mov	r3, r5
 800a37c:	f7f6 f93c 	bl	80005f8 <__aeabi_dmul>
 800a380:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a384:	4680      	mov	r8, r0
 800a386:	4689      	mov	r9, r1
 800a388:	4630      	mov	r0, r6
 800a38a:	4639      	mov	r1, r7
 800a38c:	f7f6 f934 	bl	80005f8 <__aeabi_dmul>
 800a390:	4602      	mov	r2, r0
 800a392:	460b      	mov	r3, r1
 800a394:	4640      	mov	r0, r8
 800a396:	4649      	mov	r1, r9
 800a398:	f7f5 ff78 	bl	800028c <__adddf3>
 800a39c:	465b      	mov	r3, fp
 800a39e:	4606      	mov	r6, r0
 800a3a0:	460f      	mov	r7, r1
 800a3a2:	4652      	mov	r2, sl
 800a3a4:	4620      	mov	r0, r4
 800a3a6:	4629      	mov	r1, r5
 800a3a8:	f7f6 f926 	bl	80005f8 <__aeabi_dmul>
 800a3ac:	460b      	mov	r3, r1
 800a3ae:	4602      	mov	r2, r0
 800a3b0:	4680      	mov	r8, r0
 800a3b2:	4689      	mov	r9, r1
 800a3b4:	4630      	mov	r0, r6
 800a3b6:	4639      	mov	r1, r7
 800a3b8:	f7f5 ff68 	bl	800028c <__adddf3>
 800a3bc:	4b17      	ldr	r3, [pc, #92]	@ (800a41c <__ieee754_pow+0x424>)
 800a3be:	4299      	cmp	r1, r3
 800a3c0:	4604      	mov	r4, r0
 800a3c2:	460d      	mov	r5, r1
 800a3c4:	468b      	mov	fp, r1
 800a3c6:	f340 820b 	ble.w	800a7e0 <__ieee754_pow+0x7e8>
 800a3ca:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800a3ce:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800a3d2:	4303      	orrs	r3, r0
 800a3d4:	f000 81ea 	beq.w	800a7ac <__ieee754_pow+0x7b4>
 800a3d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a3dc:	2200      	movs	r2, #0
 800a3de:	2300      	movs	r3, #0
 800a3e0:	f7f6 fb7c 	bl	8000adc <__aeabi_dcmplt>
 800a3e4:	3800      	subs	r0, #0
 800a3e6:	bf18      	it	ne
 800a3e8:	2001      	movne	r0, #1
 800a3ea:	e713      	b.n	800a214 <__ieee754_pow+0x21c>
 800a3ec:	f3af 8000 	nop.w
 800a3f0:	60000000 	.word	0x60000000
 800a3f4:	3ff71547 	.word	0x3ff71547
 800a3f8:	f85ddf44 	.word	0xf85ddf44
 800a3fc:	3e54ae0b 	.word	0x3e54ae0b
 800a400:	55555555 	.word	0x55555555
 800a404:	3fd55555 	.word	0x3fd55555
 800a408:	652b82fe 	.word	0x652b82fe
 800a40c:	3ff71547 	.word	0x3ff71547
 800a410:	3ff00000 	.word	0x3ff00000
 800a414:	3fd00000 	.word	0x3fd00000
 800a418:	3fe00000 	.word	0x3fe00000
 800a41c:	408fffff 	.word	0x408fffff
 800a420:	4bd5      	ldr	r3, [pc, #852]	@ (800a778 <__ieee754_pow+0x780>)
 800a422:	ea08 0303 	and.w	r3, r8, r3
 800a426:	2200      	movs	r2, #0
 800a428:	b92b      	cbnz	r3, 800a436 <__ieee754_pow+0x43e>
 800a42a:	4bd4      	ldr	r3, [pc, #848]	@ (800a77c <__ieee754_pow+0x784>)
 800a42c:	f7f6 f8e4 	bl	80005f8 <__aeabi_dmul>
 800a430:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800a434:	468b      	mov	fp, r1
 800a436:	ea4f 532b 	mov.w	r3, fp, asr #20
 800a43a:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800a43e:	4413      	add	r3, r2
 800a440:	930a      	str	r3, [sp, #40]	@ 0x28
 800a442:	4bcf      	ldr	r3, [pc, #828]	@ (800a780 <__ieee754_pow+0x788>)
 800a444:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800a448:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800a44c:	459b      	cmp	fp, r3
 800a44e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a452:	dd08      	ble.n	800a466 <__ieee754_pow+0x46e>
 800a454:	4bcb      	ldr	r3, [pc, #812]	@ (800a784 <__ieee754_pow+0x78c>)
 800a456:	459b      	cmp	fp, r3
 800a458:	f340 81a5 	ble.w	800a7a6 <__ieee754_pow+0x7ae>
 800a45c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a45e:	3301      	adds	r3, #1
 800a460:	930a      	str	r3, [sp, #40]	@ 0x28
 800a462:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800a466:	f04f 0a00 	mov.w	sl, #0
 800a46a:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800a46e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a470:	4bc5      	ldr	r3, [pc, #788]	@ (800a788 <__ieee754_pow+0x790>)
 800a472:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a476:	ed93 7b00 	vldr	d7, [r3]
 800a47a:	4629      	mov	r1, r5
 800a47c:	ec53 2b17 	vmov	r2, r3, d7
 800a480:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a484:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a488:	f7f5 fefe 	bl	8000288 <__aeabi_dsub>
 800a48c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a490:	4606      	mov	r6, r0
 800a492:	460f      	mov	r7, r1
 800a494:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a498:	f7f5 fef8 	bl	800028c <__adddf3>
 800a49c:	4602      	mov	r2, r0
 800a49e:	460b      	mov	r3, r1
 800a4a0:	2000      	movs	r0, #0
 800a4a2:	49ba      	ldr	r1, [pc, #744]	@ (800a78c <__ieee754_pow+0x794>)
 800a4a4:	f7f6 f9d2 	bl	800084c <__aeabi_ddiv>
 800a4a8:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800a4ac:	4602      	mov	r2, r0
 800a4ae:	460b      	mov	r3, r1
 800a4b0:	4630      	mov	r0, r6
 800a4b2:	4639      	mov	r1, r7
 800a4b4:	f7f6 f8a0 	bl	80005f8 <__aeabi_dmul>
 800a4b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a4bc:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800a4c0:	106d      	asrs	r5, r5, #1
 800a4c2:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800a4c6:	f04f 0b00 	mov.w	fp, #0
 800a4ca:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800a4ce:	4661      	mov	r1, ip
 800a4d0:	2200      	movs	r2, #0
 800a4d2:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800a4d6:	4658      	mov	r0, fp
 800a4d8:	46e1      	mov	r9, ip
 800a4da:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800a4de:	4614      	mov	r4, r2
 800a4e0:	461d      	mov	r5, r3
 800a4e2:	f7f6 f889 	bl	80005f8 <__aeabi_dmul>
 800a4e6:	4602      	mov	r2, r0
 800a4e8:	460b      	mov	r3, r1
 800a4ea:	4630      	mov	r0, r6
 800a4ec:	4639      	mov	r1, r7
 800a4ee:	f7f5 fecb 	bl	8000288 <__aeabi_dsub>
 800a4f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a4f6:	4606      	mov	r6, r0
 800a4f8:	460f      	mov	r7, r1
 800a4fa:	4620      	mov	r0, r4
 800a4fc:	4629      	mov	r1, r5
 800a4fe:	f7f5 fec3 	bl	8000288 <__aeabi_dsub>
 800a502:	4602      	mov	r2, r0
 800a504:	460b      	mov	r3, r1
 800a506:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a50a:	f7f5 febd 	bl	8000288 <__aeabi_dsub>
 800a50e:	465a      	mov	r2, fp
 800a510:	464b      	mov	r3, r9
 800a512:	f7f6 f871 	bl	80005f8 <__aeabi_dmul>
 800a516:	4602      	mov	r2, r0
 800a518:	460b      	mov	r3, r1
 800a51a:	4630      	mov	r0, r6
 800a51c:	4639      	mov	r1, r7
 800a51e:	f7f5 feb3 	bl	8000288 <__aeabi_dsub>
 800a522:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a526:	f7f6 f867 	bl	80005f8 <__aeabi_dmul>
 800a52a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a52e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a532:	4610      	mov	r0, r2
 800a534:	4619      	mov	r1, r3
 800a536:	f7f6 f85f 	bl	80005f8 <__aeabi_dmul>
 800a53a:	a37d      	add	r3, pc, #500	@ (adr r3, 800a730 <__ieee754_pow+0x738>)
 800a53c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a540:	4604      	mov	r4, r0
 800a542:	460d      	mov	r5, r1
 800a544:	f7f6 f858 	bl	80005f8 <__aeabi_dmul>
 800a548:	a37b      	add	r3, pc, #492	@ (adr r3, 800a738 <__ieee754_pow+0x740>)
 800a54a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a54e:	f7f5 fe9d 	bl	800028c <__adddf3>
 800a552:	4622      	mov	r2, r4
 800a554:	462b      	mov	r3, r5
 800a556:	f7f6 f84f 	bl	80005f8 <__aeabi_dmul>
 800a55a:	a379      	add	r3, pc, #484	@ (adr r3, 800a740 <__ieee754_pow+0x748>)
 800a55c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a560:	f7f5 fe94 	bl	800028c <__adddf3>
 800a564:	4622      	mov	r2, r4
 800a566:	462b      	mov	r3, r5
 800a568:	f7f6 f846 	bl	80005f8 <__aeabi_dmul>
 800a56c:	a376      	add	r3, pc, #472	@ (adr r3, 800a748 <__ieee754_pow+0x750>)
 800a56e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a572:	f7f5 fe8b 	bl	800028c <__adddf3>
 800a576:	4622      	mov	r2, r4
 800a578:	462b      	mov	r3, r5
 800a57a:	f7f6 f83d 	bl	80005f8 <__aeabi_dmul>
 800a57e:	a374      	add	r3, pc, #464	@ (adr r3, 800a750 <__ieee754_pow+0x758>)
 800a580:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a584:	f7f5 fe82 	bl	800028c <__adddf3>
 800a588:	4622      	mov	r2, r4
 800a58a:	462b      	mov	r3, r5
 800a58c:	f7f6 f834 	bl	80005f8 <__aeabi_dmul>
 800a590:	a371      	add	r3, pc, #452	@ (adr r3, 800a758 <__ieee754_pow+0x760>)
 800a592:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a596:	f7f5 fe79 	bl	800028c <__adddf3>
 800a59a:	4622      	mov	r2, r4
 800a59c:	4606      	mov	r6, r0
 800a59e:	460f      	mov	r7, r1
 800a5a0:	462b      	mov	r3, r5
 800a5a2:	4620      	mov	r0, r4
 800a5a4:	4629      	mov	r1, r5
 800a5a6:	f7f6 f827 	bl	80005f8 <__aeabi_dmul>
 800a5aa:	4602      	mov	r2, r0
 800a5ac:	460b      	mov	r3, r1
 800a5ae:	4630      	mov	r0, r6
 800a5b0:	4639      	mov	r1, r7
 800a5b2:	f7f6 f821 	bl	80005f8 <__aeabi_dmul>
 800a5b6:	465a      	mov	r2, fp
 800a5b8:	4604      	mov	r4, r0
 800a5ba:	460d      	mov	r5, r1
 800a5bc:	464b      	mov	r3, r9
 800a5be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a5c2:	f7f5 fe63 	bl	800028c <__adddf3>
 800a5c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a5ca:	f7f6 f815 	bl	80005f8 <__aeabi_dmul>
 800a5ce:	4622      	mov	r2, r4
 800a5d0:	462b      	mov	r3, r5
 800a5d2:	f7f5 fe5b 	bl	800028c <__adddf3>
 800a5d6:	465a      	mov	r2, fp
 800a5d8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a5dc:	464b      	mov	r3, r9
 800a5de:	4658      	mov	r0, fp
 800a5e0:	4649      	mov	r1, r9
 800a5e2:	f7f6 f809 	bl	80005f8 <__aeabi_dmul>
 800a5e6:	4b6a      	ldr	r3, [pc, #424]	@ (800a790 <__ieee754_pow+0x798>)
 800a5e8:	2200      	movs	r2, #0
 800a5ea:	4606      	mov	r6, r0
 800a5ec:	460f      	mov	r7, r1
 800a5ee:	f7f5 fe4d 	bl	800028c <__adddf3>
 800a5f2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a5f6:	f7f5 fe49 	bl	800028c <__adddf3>
 800a5fa:	46d8      	mov	r8, fp
 800a5fc:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800a600:	460d      	mov	r5, r1
 800a602:	465a      	mov	r2, fp
 800a604:	460b      	mov	r3, r1
 800a606:	4640      	mov	r0, r8
 800a608:	4649      	mov	r1, r9
 800a60a:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800a60e:	f7f5 fff3 	bl	80005f8 <__aeabi_dmul>
 800a612:	465c      	mov	r4, fp
 800a614:	4680      	mov	r8, r0
 800a616:	4689      	mov	r9, r1
 800a618:	4b5d      	ldr	r3, [pc, #372]	@ (800a790 <__ieee754_pow+0x798>)
 800a61a:	2200      	movs	r2, #0
 800a61c:	4620      	mov	r0, r4
 800a61e:	4629      	mov	r1, r5
 800a620:	f7f5 fe32 	bl	8000288 <__aeabi_dsub>
 800a624:	4632      	mov	r2, r6
 800a626:	463b      	mov	r3, r7
 800a628:	f7f5 fe2e 	bl	8000288 <__aeabi_dsub>
 800a62c:	4602      	mov	r2, r0
 800a62e:	460b      	mov	r3, r1
 800a630:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a634:	f7f5 fe28 	bl	8000288 <__aeabi_dsub>
 800a638:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a63c:	f7f5 ffdc 	bl	80005f8 <__aeabi_dmul>
 800a640:	4622      	mov	r2, r4
 800a642:	4606      	mov	r6, r0
 800a644:	460f      	mov	r7, r1
 800a646:	462b      	mov	r3, r5
 800a648:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a64c:	f7f5 ffd4 	bl	80005f8 <__aeabi_dmul>
 800a650:	4602      	mov	r2, r0
 800a652:	460b      	mov	r3, r1
 800a654:	4630      	mov	r0, r6
 800a656:	4639      	mov	r1, r7
 800a658:	f7f5 fe18 	bl	800028c <__adddf3>
 800a65c:	4606      	mov	r6, r0
 800a65e:	460f      	mov	r7, r1
 800a660:	4602      	mov	r2, r0
 800a662:	460b      	mov	r3, r1
 800a664:	4640      	mov	r0, r8
 800a666:	4649      	mov	r1, r9
 800a668:	f7f5 fe10 	bl	800028c <__adddf3>
 800a66c:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800a670:	a33b      	add	r3, pc, #236	@ (adr r3, 800a760 <__ieee754_pow+0x768>)
 800a672:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a676:	4658      	mov	r0, fp
 800a678:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800a67c:	460d      	mov	r5, r1
 800a67e:	f7f5 ffbb 	bl	80005f8 <__aeabi_dmul>
 800a682:	465c      	mov	r4, fp
 800a684:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a688:	4642      	mov	r2, r8
 800a68a:	464b      	mov	r3, r9
 800a68c:	4620      	mov	r0, r4
 800a68e:	4629      	mov	r1, r5
 800a690:	f7f5 fdfa 	bl	8000288 <__aeabi_dsub>
 800a694:	4602      	mov	r2, r0
 800a696:	460b      	mov	r3, r1
 800a698:	4630      	mov	r0, r6
 800a69a:	4639      	mov	r1, r7
 800a69c:	f7f5 fdf4 	bl	8000288 <__aeabi_dsub>
 800a6a0:	a331      	add	r3, pc, #196	@ (adr r3, 800a768 <__ieee754_pow+0x770>)
 800a6a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6a6:	f7f5 ffa7 	bl	80005f8 <__aeabi_dmul>
 800a6aa:	a331      	add	r3, pc, #196	@ (adr r3, 800a770 <__ieee754_pow+0x778>)
 800a6ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6b0:	4606      	mov	r6, r0
 800a6b2:	460f      	mov	r7, r1
 800a6b4:	4620      	mov	r0, r4
 800a6b6:	4629      	mov	r1, r5
 800a6b8:	f7f5 ff9e 	bl	80005f8 <__aeabi_dmul>
 800a6bc:	4602      	mov	r2, r0
 800a6be:	460b      	mov	r3, r1
 800a6c0:	4630      	mov	r0, r6
 800a6c2:	4639      	mov	r1, r7
 800a6c4:	f7f5 fde2 	bl	800028c <__adddf3>
 800a6c8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a6ca:	4b32      	ldr	r3, [pc, #200]	@ (800a794 <__ieee754_pow+0x79c>)
 800a6cc:	4413      	add	r3, r2
 800a6ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6d2:	f7f5 fddb 	bl	800028c <__adddf3>
 800a6d6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a6da:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a6dc:	f7f5 ff22 	bl	8000524 <__aeabi_i2d>
 800a6e0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a6e2:	4b2d      	ldr	r3, [pc, #180]	@ (800a798 <__ieee754_pow+0x7a0>)
 800a6e4:	4413      	add	r3, r2
 800a6e6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a6ea:	4606      	mov	r6, r0
 800a6ec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a6f0:	460f      	mov	r7, r1
 800a6f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a6f6:	f7f5 fdc9 	bl	800028c <__adddf3>
 800a6fa:	4642      	mov	r2, r8
 800a6fc:	464b      	mov	r3, r9
 800a6fe:	f7f5 fdc5 	bl	800028c <__adddf3>
 800a702:	4632      	mov	r2, r6
 800a704:	463b      	mov	r3, r7
 800a706:	f7f5 fdc1 	bl	800028c <__adddf3>
 800a70a:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800a70e:	4632      	mov	r2, r6
 800a710:	463b      	mov	r3, r7
 800a712:	4658      	mov	r0, fp
 800a714:	460d      	mov	r5, r1
 800a716:	f7f5 fdb7 	bl	8000288 <__aeabi_dsub>
 800a71a:	4642      	mov	r2, r8
 800a71c:	464b      	mov	r3, r9
 800a71e:	f7f5 fdb3 	bl	8000288 <__aeabi_dsub>
 800a722:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a726:	f7f5 fdaf 	bl	8000288 <__aeabi_dsub>
 800a72a:	465c      	mov	r4, fp
 800a72c:	e036      	b.n	800a79c <__ieee754_pow+0x7a4>
 800a72e:	bf00      	nop
 800a730:	4a454eef 	.word	0x4a454eef
 800a734:	3fca7e28 	.word	0x3fca7e28
 800a738:	93c9db65 	.word	0x93c9db65
 800a73c:	3fcd864a 	.word	0x3fcd864a
 800a740:	a91d4101 	.word	0xa91d4101
 800a744:	3fd17460 	.word	0x3fd17460
 800a748:	518f264d 	.word	0x518f264d
 800a74c:	3fd55555 	.word	0x3fd55555
 800a750:	db6fabff 	.word	0xdb6fabff
 800a754:	3fdb6db6 	.word	0x3fdb6db6
 800a758:	33333303 	.word	0x33333303
 800a75c:	3fe33333 	.word	0x3fe33333
 800a760:	e0000000 	.word	0xe0000000
 800a764:	3feec709 	.word	0x3feec709
 800a768:	dc3a03fd 	.word	0xdc3a03fd
 800a76c:	3feec709 	.word	0x3feec709
 800a770:	145b01f5 	.word	0x145b01f5
 800a774:	be3e2fe0 	.word	0xbe3e2fe0
 800a778:	7ff00000 	.word	0x7ff00000
 800a77c:	43400000 	.word	0x43400000
 800a780:	0003988e 	.word	0x0003988e
 800a784:	000bb679 	.word	0x000bb679
 800a788:	0800aef8 	.word	0x0800aef8
 800a78c:	3ff00000 	.word	0x3ff00000
 800a790:	40080000 	.word	0x40080000
 800a794:	0800aed8 	.word	0x0800aed8
 800a798:	0800aee8 	.word	0x0800aee8
 800a79c:	4602      	mov	r2, r0
 800a79e:	460b      	mov	r3, r1
 800a7a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a7a4:	e5d6      	b.n	800a354 <__ieee754_pow+0x35c>
 800a7a6:	f04f 0a01 	mov.w	sl, #1
 800a7aa:	e65e      	b.n	800a46a <__ieee754_pow+0x472>
 800a7ac:	a3b5      	add	r3, pc, #724	@ (adr r3, 800aa84 <__ieee754_pow+0xa8c>)
 800a7ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7b2:	4630      	mov	r0, r6
 800a7b4:	4639      	mov	r1, r7
 800a7b6:	f7f5 fd69 	bl	800028c <__adddf3>
 800a7ba:	4642      	mov	r2, r8
 800a7bc:	e9cd 0100 	strd	r0, r1, [sp]
 800a7c0:	464b      	mov	r3, r9
 800a7c2:	4620      	mov	r0, r4
 800a7c4:	4629      	mov	r1, r5
 800a7c6:	f7f5 fd5f 	bl	8000288 <__aeabi_dsub>
 800a7ca:	4602      	mov	r2, r0
 800a7cc:	460b      	mov	r3, r1
 800a7ce:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a7d2:	f7f6 f9a1 	bl	8000b18 <__aeabi_dcmpgt>
 800a7d6:	2800      	cmp	r0, #0
 800a7d8:	f47f adfe 	bne.w	800a3d8 <__ieee754_pow+0x3e0>
 800a7dc:	4ba2      	ldr	r3, [pc, #648]	@ (800aa68 <__ieee754_pow+0xa70>)
 800a7de:	e022      	b.n	800a826 <__ieee754_pow+0x82e>
 800a7e0:	4ca2      	ldr	r4, [pc, #648]	@ (800aa6c <__ieee754_pow+0xa74>)
 800a7e2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a7e6:	42a3      	cmp	r3, r4
 800a7e8:	d919      	bls.n	800a81e <__ieee754_pow+0x826>
 800a7ea:	4ba1      	ldr	r3, [pc, #644]	@ (800aa70 <__ieee754_pow+0xa78>)
 800a7ec:	440b      	add	r3, r1
 800a7ee:	4303      	orrs	r3, r0
 800a7f0:	d009      	beq.n	800a806 <__ieee754_pow+0x80e>
 800a7f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a7f6:	2200      	movs	r2, #0
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	f7f6 f96f 	bl	8000adc <__aeabi_dcmplt>
 800a7fe:	3800      	subs	r0, #0
 800a800:	bf18      	it	ne
 800a802:	2001      	movne	r0, #1
 800a804:	e512      	b.n	800a22c <__ieee754_pow+0x234>
 800a806:	4642      	mov	r2, r8
 800a808:	464b      	mov	r3, r9
 800a80a:	f7f5 fd3d 	bl	8000288 <__aeabi_dsub>
 800a80e:	4632      	mov	r2, r6
 800a810:	463b      	mov	r3, r7
 800a812:	f7f6 f977 	bl	8000b04 <__aeabi_dcmpge>
 800a816:	2800      	cmp	r0, #0
 800a818:	d1eb      	bne.n	800a7f2 <__ieee754_pow+0x7fa>
 800a81a:	4b96      	ldr	r3, [pc, #600]	@ (800aa74 <__ieee754_pow+0xa7c>)
 800a81c:	e003      	b.n	800a826 <__ieee754_pow+0x82e>
 800a81e:	4a96      	ldr	r2, [pc, #600]	@ (800aa78 <__ieee754_pow+0xa80>)
 800a820:	4293      	cmp	r3, r2
 800a822:	f240 80e7 	bls.w	800a9f4 <__ieee754_pow+0x9fc>
 800a826:	151b      	asrs	r3, r3, #20
 800a828:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800a82c:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 800a830:	fa4a fa03 	asr.w	sl, sl, r3
 800a834:	44da      	add	sl, fp
 800a836:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800a83a:	4890      	ldr	r0, [pc, #576]	@ (800aa7c <__ieee754_pow+0xa84>)
 800a83c:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800a840:	4108      	asrs	r0, r1
 800a842:	ea00 030a 	and.w	r3, r0, sl
 800a846:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800a84a:	f1c1 0114 	rsb	r1, r1, #20
 800a84e:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800a852:	fa4a fa01 	asr.w	sl, sl, r1
 800a856:	f1bb 0f00 	cmp.w	fp, #0
 800a85a:	4640      	mov	r0, r8
 800a85c:	4649      	mov	r1, r9
 800a85e:	f04f 0200 	mov.w	r2, #0
 800a862:	bfb8      	it	lt
 800a864:	f1ca 0a00 	rsblt	sl, sl, #0
 800a868:	f7f5 fd0e 	bl	8000288 <__aeabi_dsub>
 800a86c:	4680      	mov	r8, r0
 800a86e:	4689      	mov	r9, r1
 800a870:	4632      	mov	r2, r6
 800a872:	463b      	mov	r3, r7
 800a874:	4640      	mov	r0, r8
 800a876:	4649      	mov	r1, r9
 800a878:	f7f5 fd08 	bl	800028c <__adddf3>
 800a87c:	2400      	movs	r4, #0
 800a87e:	a36a      	add	r3, pc, #424	@ (adr r3, 800aa28 <__ieee754_pow+0xa30>)
 800a880:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a884:	4620      	mov	r0, r4
 800a886:	460d      	mov	r5, r1
 800a888:	f7f5 feb6 	bl	80005f8 <__aeabi_dmul>
 800a88c:	4642      	mov	r2, r8
 800a88e:	e9cd 0100 	strd	r0, r1, [sp]
 800a892:	464b      	mov	r3, r9
 800a894:	4620      	mov	r0, r4
 800a896:	4629      	mov	r1, r5
 800a898:	f7f5 fcf6 	bl	8000288 <__aeabi_dsub>
 800a89c:	4602      	mov	r2, r0
 800a89e:	460b      	mov	r3, r1
 800a8a0:	4630      	mov	r0, r6
 800a8a2:	4639      	mov	r1, r7
 800a8a4:	f7f5 fcf0 	bl	8000288 <__aeabi_dsub>
 800a8a8:	a361      	add	r3, pc, #388	@ (adr r3, 800aa30 <__ieee754_pow+0xa38>)
 800a8aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8ae:	f7f5 fea3 	bl	80005f8 <__aeabi_dmul>
 800a8b2:	a361      	add	r3, pc, #388	@ (adr r3, 800aa38 <__ieee754_pow+0xa40>)
 800a8b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8b8:	4680      	mov	r8, r0
 800a8ba:	4689      	mov	r9, r1
 800a8bc:	4620      	mov	r0, r4
 800a8be:	4629      	mov	r1, r5
 800a8c0:	f7f5 fe9a 	bl	80005f8 <__aeabi_dmul>
 800a8c4:	4602      	mov	r2, r0
 800a8c6:	460b      	mov	r3, r1
 800a8c8:	4640      	mov	r0, r8
 800a8ca:	4649      	mov	r1, r9
 800a8cc:	f7f5 fcde 	bl	800028c <__adddf3>
 800a8d0:	4604      	mov	r4, r0
 800a8d2:	460d      	mov	r5, r1
 800a8d4:	4602      	mov	r2, r0
 800a8d6:	460b      	mov	r3, r1
 800a8d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a8dc:	f7f5 fcd6 	bl	800028c <__adddf3>
 800a8e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a8e4:	4680      	mov	r8, r0
 800a8e6:	4689      	mov	r9, r1
 800a8e8:	f7f5 fcce 	bl	8000288 <__aeabi_dsub>
 800a8ec:	4602      	mov	r2, r0
 800a8ee:	460b      	mov	r3, r1
 800a8f0:	4620      	mov	r0, r4
 800a8f2:	4629      	mov	r1, r5
 800a8f4:	f7f5 fcc8 	bl	8000288 <__aeabi_dsub>
 800a8f8:	4642      	mov	r2, r8
 800a8fa:	4606      	mov	r6, r0
 800a8fc:	460f      	mov	r7, r1
 800a8fe:	464b      	mov	r3, r9
 800a900:	4640      	mov	r0, r8
 800a902:	4649      	mov	r1, r9
 800a904:	f7f5 fe78 	bl	80005f8 <__aeabi_dmul>
 800a908:	a34d      	add	r3, pc, #308	@ (adr r3, 800aa40 <__ieee754_pow+0xa48>)
 800a90a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a90e:	4604      	mov	r4, r0
 800a910:	460d      	mov	r5, r1
 800a912:	f7f5 fe71 	bl	80005f8 <__aeabi_dmul>
 800a916:	a34c      	add	r3, pc, #304	@ (adr r3, 800aa48 <__ieee754_pow+0xa50>)
 800a918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a91c:	f7f5 fcb4 	bl	8000288 <__aeabi_dsub>
 800a920:	4622      	mov	r2, r4
 800a922:	462b      	mov	r3, r5
 800a924:	f7f5 fe68 	bl	80005f8 <__aeabi_dmul>
 800a928:	a349      	add	r3, pc, #292	@ (adr r3, 800aa50 <__ieee754_pow+0xa58>)
 800a92a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a92e:	f7f5 fcad 	bl	800028c <__adddf3>
 800a932:	4622      	mov	r2, r4
 800a934:	462b      	mov	r3, r5
 800a936:	f7f5 fe5f 	bl	80005f8 <__aeabi_dmul>
 800a93a:	a347      	add	r3, pc, #284	@ (adr r3, 800aa58 <__ieee754_pow+0xa60>)
 800a93c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a940:	f7f5 fca2 	bl	8000288 <__aeabi_dsub>
 800a944:	4622      	mov	r2, r4
 800a946:	462b      	mov	r3, r5
 800a948:	f7f5 fe56 	bl	80005f8 <__aeabi_dmul>
 800a94c:	a344      	add	r3, pc, #272	@ (adr r3, 800aa60 <__ieee754_pow+0xa68>)
 800a94e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a952:	f7f5 fc9b 	bl	800028c <__adddf3>
 800a956:	4622      	mov	r2, r4
 800a958:	462b      	mov	r3, r5
 800a95a:	f7f5 fe4d 	bl	80005f8 <__aeabi_dmul>
 800a95e:	4602      	mov	r2, r0
 800a960:	460b      	mov	r3, r1
 800a962:	4640      	mov	r0, r8
 800a964:	4649      	mov	r1, r9
 800a966:	f7f5 fc8f 	bl	8000288 <__aeabi_dsub>
 800a96a:	4604      	mov	r4, r0
 800a96c:	460d      	mov	r5, r1
 800a96e:	4602      	mov	r2, r0
 800a970:	460b      	mov	r3, r1
 800a972:	4640      	mov	r0, r8
 800a974:	4649      	mov	r1, r9
 800a976:	f7f5 fe3f 	bl	80005f8 <__aeabi_dmul>
 800a97a:	2200      	movs	r2, #0
 800a97c:	e9cd 0100 	strd	r0, r1, [sp]
 800a980:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a984:	4620      	mov	r0, r4
 800a986:	4629      	mov	r1, r5
 800a988:	f7f5 fc7e 	bl	8000288 <__aeabi_dsub>
 800a98c:	4602      	mov	r2, r0
 800a98e:	460b      	mov	r3, r1
 800a990:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a994:	f7f5 ff5a 	bl	800084c <__aeabi_ddiv>
 800a998:	4632      	mov	r2, r6
 800a99a:	4604      	mov	r4, r0
 800a99c:	460d      	mov	r5, r1
 800a99e:	463b      	mov	r3, r7
 800a9a0:	4640      	mov	r0, r8
 800a9a2:	4649      	mov	r1, r9
 800a9a4:	f7f5 fe28 	bl	80005f8 <__aeabi_dmul>
 800a9a8:	4632      	mov	r2, r6
 800a9aa:	463b      	mov	r3, r7
 800a9ac:	f7f5 fc6e 	bl	800028c <__adddf3>
 800a9b0:	4602      	mov	r2, r0
 800a9b2:	460b      	mov	r3, r1
 800a9b4:	4620      	mov	r0, r4
 800a9b6:	4629      	mov	r1, r5
 800a9b8:	f7f5 fc66 	bl	8000288 <__aeabi_dsub>
 800a9bc:	4642      	mov	r2, r8
 800a9be:	464b      	mov	r3, r9
 800a9c0:	f7f5 fc62 	bl	8000288 <__aeabi_dsub>
 800a9c4:	460b      	mov	r3, r1
 800a9c6:	4602      	mov	r2, r0
 800a9c8:	492d      	ldr	r1, [pc, #180]	@ (800aa80 <__ieee754_pow+0xa88>)
 800a9ca:	2000      	movs	r0, #0
 800a9cc:	f7f5 fc5c 	bl	8000288 <__aeabi_dsub>
 800a9d0:	ec41 0b10 	vmov	d0, r0, r1
 800a9d4:	ee10 3a90 	vmov	r3, s1
 800a9d8:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800a9dc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a9e0:	da0b      	bge.n	800a9fa <__ieee754_pow+0xa02>
 800a9e2:	4650      	mov	r0, sl
 800a9e4:	f000 f898 	bl	800ab18 <scalbn>
 800a9e8:	ec51 0b10 	vmov	r0, r1, d0
 800a9ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a9f0:	f7ff bb6d 	b.w	800a0ce <__ieee754_pow+0xd6>
 800a9f4:	f8dd a010 	ldr.w	sl, [sp, #16]
 800a9f8:	e73a      	b.n	800a870 <__ieee754_pow+0x878>
 800a9fa:	ec51 0b10 	vmov	r0, r1, d0
 800a9fe:	4619      	mov	r1, r3
 800aa00:	e7f4      	b.n	800a9ec <__ieee754_pow+0x9f4>
 800aa02:	491f      	ldr	r1, [pc, #124]	@ (800aa80 <__ieee754_pow+0xa88>)
 800aa04:	2000      	movs	r0, #0
 800aa06:	f7ff bb14 	b.w	800a032 <__ieee754_pow+0x3a>
 800aa0a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aa0e:	f7ff bb10 	b.w	800a032 <__ieee754_pow+0x3a>
 800aa12:	4630      	mov	r0, r6
 800aa14:	4639      	mov	r1, r7
 800aa16:	f7ff bb0c 	b.w	800a032 <__ieee754_pow+0x3a>
 800aa1a:	460c      	mov	r4, r1
 800aa1c:	f7ff bb69 	b.w	800a0f2 <__ieee754_pow+0xfa>
 800aa20:	2400      	movs	r4, #0
 800aa22:	f7ff bb4b 	b.w	800a0bc <__ieee754_pow+0xc4>
 800aa26:	bf00      	nop
 800aa28:	00000000 	.word	0x00000000
 800aa2c:	3fe62e43 	.word	0x3fe62e43
 800aa30:	fefa39ef 	.word	0xfefa39ef
 800aa34:	3fe62e42 	.word	0x3fe62e42
 800aa38:	0ca86c39 	.word	0x0ca86c39
 800aa3c:	be205c61 	.word	0xbe205c61
 800aa40:	72bea4d0 	.word	0x72bea4d0
 800aa44:	3e663769 	.word	0x3e663769
 800aa48:	c5d26bf1 	.word	0xc5d26bf1
 800aa4c:	3ebbbd41 	.word	0x3ebbbd41
 800aa50:	af25de2c 	.word	0xaf25de2c
 800aa54:	3f11566a 	.word	0x3f11566a
 800aa58:	16bebd93 	.word	0x16bebd93
 800aa5c:	3f66c16c 	.word	0x3f66c16c
 800aa60:	5555553e 	.word	0x5555553e
 800aa64:	3fc55555 	.word	0x3fc55555
 800aa68:	40900000 	.word	0x40900000
 800aa6c:	4090cbff 	.word	0x4090cbff
 800aa70:	3f6f3400 	.word	0x3f6f3400
 800aa74:	4090cc00 	.word	0x4090cc00
 800aa78:	3fe00000 	.word	0x3fe00000
 800aa7c:	fff00000 	.word	0xfff00000
 800aa80:	3ff00000 	.word	0x3ff00000
 800aa84:	652b82fe 	.word	0x652b82fe
 800aa88:	3c971547 	.word	0x3c971547

0800aa8c <with_errno>:
 800aa8c:	b510      	push	{r4, lr}
 800aa8e:	ed2d 8b02 	vpush	{d8}
 800aa92:	eeb0 8a40 	vmov.f32	s16, s0
 800aa96:	eef0 8a60 	vmov.f32	s17, s1
 800aa9a:	4604      	mov	r4, r0
 800aa9c:	f7fe fd5a 	bl	8009554 <__errno>
 800aaa0:	eeb0 0a48 	vmov.f32	s0, s16
 800aaa4:	eef0 0a68 	vmov.f32	s1, s17
 800aaa8:	ecbd 8b02 	vpop	{d8}
 800aaac:	6004      	str	r4, [r0, #0]
 800aaae:	bd10      	pop	{r4, pc}

0800aab0 <xflow>:
 800aab0:	4603      	mov	r3, r0
 800aab2:	b507      	push	{r0, r1, r2, lr}
 800aab4:	ec51 0b10 	vmov	r0, r1, d0
 800aab8:	b183      	cbz	r3, 800aadc <xflow+0x2c>
 800aaba:	4602      	mov	r2, r0
 800aabc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800aac0:	e9cd 2300 	strd	r2, r3, [sp]
 800aac4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aac8:	f7f5 fd96 	bl	80005f8 <__aeabi_dmul>
 800aacc:	ec41 0b10 	vmov	d0, r0, r1
 800aad0:	2022      	movs	r0, #34	@ 0x22
 800aad2:	b003      	add	sp, #12
 800aad4:	f85d eb04 	ldr.w	lr, [sp], #4
 800aad8:	f7ff bfd8 	b.w	800aa8c <with_errno>
 800aadc:	4602      	mov	r2, r0
 800aade:	460b      	mov	r3, r1
 800aae0:	e7ee      	b.n	800aac0 <xflow+0x10>
 800aae2:	0000      	movs	r0, r0
 800aae4:	0000      	movs	r0, r0
	...

0800aae8 <__math_uflow>:
 800aae8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800aaf0 <__math_uflow+0x8>
 800aaec:	f7ff bfe0 	b.w	800aab0 <xflow>
 800aaf0:	00000000 	.word	0x00000000
 800aaf4:	10000000 	.word	0x10000000

0800aaf8 <__math_oflow>:
 800aaf8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ab00 <__math_oflow+0x8>
 800aafc:	f7ff bfd8 	b.w	800aab0 <xflow>
 800ab00:	00000000 	.word	0x00000000
 800ab04:	70000000 	.word	0x70000000

0800ab08 <fabs>:
 800ab08:	ec51 0b10 	vmov	r0, r1, d0
 800ab0c:	4602      	mov	r2, r0
 800ab0e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800ab12:	ec43 2b10 	vmov	d0, r2, r3
 800ab16:	4770      	bx	lr

0800ab18 <scalbn>:
 800ab18:	b570      	push	{r4, r5, r6, lr}
 800ab1a:	ec55 4b10 	vmov	r4, r5, d0
 800ab1e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800ab22:	4606      	mov	r6, r0
 800ab24:	462b      	mov	r3, r5
 800ab26:	b991      	cbnz	r1, 800ab4e <scalbn+0x36>
 800ab28:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800ab2c:	4323      	orrs	r3, r4
 800ab2e:	d03b      	beq.n	800aba8 <scalbn+0x90>
 800ab30:	4b33      	ldr	r3, [pc, #204]	@ (800ac00 <scalbn+0xe8>)
 800ab32:	4620      	mov	r0, r4
 800ab34:	4629      	mov	r1, r5
 800ab36:	2200      	movs	r2, #0
 800ab38:	f7f5 fd5e 	bl	80005f8 <__aeabi_dmul>
 800ab3c:	4b31      	ldr	r3, [pc, #196]	@ (800ac04 <scalbn+0xec>)
 800ab3e:	429e      	cmp	r6, r3
 800ab40:	4604      	mov	r4, r0
 800ab42:	460d      	mov	r5, r1
 800ab44:	da0f      	bge.n	800ab66 <scalbn+0x4e>
 800ab46:	a326      	add	r3, pc, #152	@ (adr r3, 800abe0 <scalbn+0xc8>)
 800ab48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab4c:	e01e      	b.n	800ab8c <scalbn+0x74>
 800ab4e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800ab52:	4291      	cmp	r1, r2
 800ab54:	d10b      	bne.n	800ab6e <scalbn+0x56>
 800ab56:	4622      	mov	r2, r4
 800ab58:	4620      	mov	r0, r4
 800ab5a:	4629      	mov	r1, r5
 800ab5c:	f7f5 fb96 	bl	800028c <__adddf3>
 800ab60:	4604      	mov	r4, r0
 800ab62:	460d      	mov	r5, r1
 800ab64:	e020      	b.n	800aba8 <scalbn+0x90>
 800ab66:	460b      	mov	r3, r1
 800ab68:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800ab6c:	3936      	subs	r1, #54	@ 0x36
 800ab6e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800ab72:	4296      	cmp	r6, r2
 800ab74:	dd0d      	ble.n	800ab92 <scalbn+0x7a>
 800ab76:	2d00      	cmp	r5, #0
 800ab78:	a11b      	add	r1, pc, #108	@ (adr r1, 800abe8 <scalbn+0xd0>)
 800ab7a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ab7e:	da02      	bge.n	800ab86 <scalbn+0x6e>
 800ab80:	a11b      	add	r1, pc, #108	@ (adr r1, 800abf0 <scalbn+0xd8>)
 800ab82:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ab86:	a318      	add	r3, pc, #96	@ (adr r3, 800abe8 <scalbn+0xd0>)
 800ab88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab8c:	f7f5 fd34 	bl	80005f8 <__aeabi_dmul>
 800ab90:	e7e6      	b.n	800ab60 <scalbn+0x48>
 800ab92:	1872      	adds	r2, r6, r1
 800ab94:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800ab98:	428a      	cmp	r2, r1
 800ab9a:	dcec      	bgt.n	800ab76 <scalbn+0x5e>
 800ab9c:	2a00      	cmp	r2, #0
 800ab9e:	dd06      	ble.n	800abae <scalbn+0x96>
 800aba0:	f36f 531e 	bfc	r3, #20, #11
 800aba4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800aba8:	ec45 4b10 	vmov	d0, r4, r5
 800abac:	bd70      	pop	{r4, r5, r6, pc}
 800abae:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800abb2:	da08      	bge.n	800abc6 <scalbn+0xae>
 800abb4:	2d00      	cmp	r5, #0
 800abb6:	a10a      	add	r1, pc, #40	@ (adr r1, 800abe0 <scalbn+0xc8>)
 800abb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abbc:	dac3      	bge.n	800ab46 <scalbn+0x2e>
 800abbe:	a10e      	add	r1, pc, #56	@ (adr r1, 800abf8 <scalbn+0xe0>)
 800abc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abc4:	e7bf      	b.n	800ab46 <scalbn+0x2e>
 800abc6:	3236      	adds	r2, #54	@ 0x36
 800abc8:	f36f 531e 	bfc	r3, #20, #11
 800abcc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800abd0:	4620      	mov	r0, r4
 800abd2:	4b0d      	ldr	r3, [pc, #52]	@ (800ac08 <scalbn+0xf0>)
 800abd4:	4629      	mov	r1, r5
 800abd6:	2200      	movs	r2, #0
 800abd8:	e7d8      	b.n	800ab8c <scalbn+0x74>
 800abda:	bf00      	nop
 800abdc:	f3af 8000 	nop.w
 800abe0:	c2f8f359 	.word	0xc2f8f359
 800abe4:	01a56e1f 	.word	0x01a56e1f
 800abe8:	8800759c 	.word	0x8800759c
 800abec:	7e37e43c 	.word	0x7e37e43c
 800abf0:	8800759c 	.word	0x8800759c
 800abf4:	fe37e43c 	.word	0xfe37e43c
 800abf8:	c2f8f359 	.word	0xc2f8f359
 800abfc:	81a56e1f 	.word	0x81a56e1f
 800ac00:	43500000 	.word	0x43500000
 800ac04:	ffff3cb0 	.word	0xffff3cb0
 800ac08:	3c900000 	.word	0x3c900000

0800ac0c <__ieee754_sqrt>:
 800ac0c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac10:	4a66      	ldr	r2, [pc, #408]	@ (800adac <__ieee754_sqrt+0x1a0>)
 800ac12:	ec55 4b10 	vmov	r4, r5, d0
 800ac16:	43aa      	bics	r2, r5
 800ac18:	462b      	mov	r3, r5
 800ac1a:	4621      	mov	r1, r4
 800ac1c:	d110      	bne.n	800ac40 <__ieee754_sqrt+0x34>
 800ac1e:	4622      	mov	r2, r4
 800ac20:	4620      	mov	r0, r4
 800ac22:	4629      	mov	r1, r5
 800ac24:	f7f5 fce8 	bl	80005f8 <__aeabi_dmul>
 800ac28:	4602      	mov	r2, r0
 800ac2a:	460b      	mov	r3, r1
 800ac2c:	4620      	mov	r0, r4
 800ac2e:	4629      	mov	r1, r5
 800ac30:	f7f5 fb2c 	bl	800028c <__adddf3>
 800ac34:	4604      	mov	r4, r0
 800ac36:	460d      	mov	r5, r1
 800ac38:	ec45 4b10 	vmov	d0, r4, r5
 800ac3c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac40:	2d00      	cmp	r5, #0
 800ac42:	dc0e      	bgt.n	800ac62 <__ieee754_sqrt+0x56>
 800ac44:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800ac48:	4322      	orrs	r2, r4
 800ac4a:	d0f5      	beq.n	800ac38 <__ieee754_sqrt+0x2c>
 800ac4c:	b19d      	cbz	r5, 800ac76 <__ieee754_sqrt+0x6a>
 800ac4e:	4622      	mov	r2, r4
 800ac50:	4620      	mov	r0, r4
 800ac52:	4629      	mov	r1, r5
 800ac54:	f7f5 fb18 	bl	8000288 <__aeabi_dsub>
 800ac58:	4602      	mov	r2, r0
 800ac5a:	460b      	mov	r3, r1
 800ac5c:	f7f5 fdf6 	bl	800084c <__aeabi_ddiv>
 800ac60:	e7e8      	b.n	800ac34 <__ieee754_sqrt+0x28>
 800ac62:	152a      	asrs	r2, r5, #20
 800ac64:	d115      	bne.n	800ac92 <__ieee754_sqrt+0x86>
 800ac66:	2000      	movs	r0, #0
 800ac68:	e009      	b.n	800ac7e <__ieee754_sqrt+0x72>
 800ac6a:	0acb      	lsrs	r3, r1, #11
 800ac6c:	3a15      	subs	r2, #21
 800ac6e:	0549      	lsls	r1, r1, #21
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d0fa      	beq.n	800ac6a <__ieee754_sqrt+0x5e>
 800ac74:	e7f7      	b.n	800ac66 <__ieee754_sqrt+0x5a>
 800ac76:	462a      	mov	r2, r5
 800ac78:	e7fa      	b.n	800ac70 <__ieee754_sqrt+0x64>
 800ac7a:	005b      	lsls	r3, r3, #1
 800ac7c:	3001      	adds	r0, #1
 800ac7e:	02dc      	lsls	r4, r3, #11
 800ac80:	d5fb      	bpl.n	800ac7a <__ieee754_sqrt+0x6e>
 800ac82:	1e44      	subs	r4, r0, #1
 800ac84:	1b12      	subs	r2, r2, r4
 800ac86:	f1c0 0420 	rsb	r4, r0, #32
 800ac8a:	fa21 f404 	lsr.w	r4, r1, r4
 800ac8e:	4323      	orrs	r3, r4
 800ac90:	4081      	lsls	r1, r0
 800ac92:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ac96:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800ac9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ac9e:	07d2      	lsls	r2, r2, #31
 800aca0:	bf5c      	itt	pl
 800aca2:	005b      	lslpl	r3, r3, #1
 800aca4:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800aca8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800acac:	bf58      	it	pl
 800acae:	0049      	lslpl	r1, r1, #1
 800acb0:	2600      	movs	r6, #0
 800acb2:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800acb6:	107f      	asrs	r7, r7, #1
 800acb8:	0049      	lsls	r1, r1, #1
 800acba:	2016      	movs	r0, #22
 800acbc:	4632      	mov	r2, r6
 800acbe:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800acc2:	1915      	adds	r5, r2, r4
 800acc4:	429d      	cmp	r5, r3
 800acc6:	bfde      	ittt	le
 800acc8:	192a      	addle	r2, r5, r4
 800acca:	1b5b      	suble	r3, r3, r5
 800accc:	1936      	addle	r6, r6, r4
 800acce:	0fcd      	lsrs	r5, r1, #31
 800acd0:	3801      	subs	r0, #1
 800acd2:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800acd6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800acda:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800acde:	d1f0      	bne.n	800acc2 <__ieee754_sqrt+0xb6>
 800ace0:	4605      	mov	r5, r0
 800ace2:	2420      	movs	r4, #32
 800ace4:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800ace8:	4293      	cmp	r3, r2
 800acea:	eb0c 0e00 	add.w	lr, ip, r0
 800acee:	dc02      	bgt.n	800acf6 <__ieee754_sqrt+0xea>
 800acf0:	d113      	bne.n	800ad1a <__ieee754_sqrt+0x10e>
 800acf2:	458e      	cmp	lr, r1
 800acf4:	d811      	bhi.n	800ad1a <__ieee754_sqrt+0x10e>
 800acf6:	f1be 0f00 	cmp.w	lr, #0
 800acfa:	eb0e 000c 	add.w	r0, lr, ip
 800acfe:	da3f      	bge.n	800ad80 <__ieee754_sqrt+0x174>
 800ad00:	2800      	cmp	r0, #0
 800ad02:	db3d      	blt.n	800ad80 <__ieee754_sqrt+0x174>
 800ad04:	f102 0801 	add.w	r8, r2, #1
 800ad08:	1a9b      	subs	r3, r3, r2
 800ad0a:	458e      	cmp	lr, r1
 800ad0c:	bf88      	it	hi
 800ad0e:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 800ad12:	eba1 010e 	sub.w	r1, r1, lr
 800ad16:	4465      	add	r5, ip
 800ad18:	4642      	mov	r2, r8
 800ad1a:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800ad1e:	3c01      	subs	r4, #1
 800ad20:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800ad24:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800ad28:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800ad2c:	d1dc      	bne.n	800ace8 <__ieee754_sqrt+0xdc>
 800ad2e:	4319      	orrs	r1, r3
 800ad30:	d01b      	beq.n	800ad6a <__ieee754_sqrt+0x15e>
 800ad32:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800adb0 <__ieee754_sqrt+0x1a4>
 800ad36:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800adb4 <__ieee754_sqrt+0x1a8>
 800ad3a:	e9da 0100 	ldrd	r0, r1, [sl]
 800ad3e:	e9db 2300 	ldrd	r2, r3, [fp]
 800ad42:	f7f5 faa1 	bl	8000288 <__aeabi_dsub>
 800ad46:	e9da 8900 	ldrd	r8, r9, [sl]
 800ad4a:	4602      	mov	r2, r0
 800ad4c:	460b      	mov	r3, r1
 800ad4e:	4640      	mov	r0, r8
 800ad50:	4649      	mov	r1, r9
 800ad52:	f7f5 fecd 	bl	8000af0 <__aeabi_dcmple>
 800ad56:	b140      	cbz	r0, 800ad6a <__ieee754_sqrt+0x15e>
 800ad58:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 800ad5c:	e9da 0100 	ldrd	r0, r1, [sl]
 800ad60:	e9db 2300 	ldrd	r2, r3, [fp]
 800ad64:	d10e      	bne.n	800ad84 <__ieee754_sqrt+0x178>
 800ad66:	3601      	adds	r6, #1
 800ad68:	4625      	mov	r5, r4
 800ad6a:	1073      	asrs	r3, r6, #1
 800ad6c:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800ad70:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800ad74:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800ad78:	086b      	lsrs	r3, r5, #1
 800ad7a:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800ad7e:	e759      	b.n	800ac34 <__ieee754_sqrt+0x28>
 800ad80:	4690      	mov	r8, r2
 800ad82:	e7c1      	b.n	800ad08 <__ieee754_sqrt+0xfc>
 800ad84:	f7f5 fa82 	bl	800028c <__adddf3>
 800ad88:	e9da 8900 	ldrd	r8, r9, [sl]
 800ad8c:	4602      	mov	r2, r0
 800ad8e:	460b      	mov	r3, r1
 800ad90:	4640      	mov	r0, r8
 800ad92:	4649      	mov	r1, r9
 800ad94:	f7f5 fea2 	bl	8000adc <__aeabi_dcmplt>
 800ad98:	b120      	cbz	r0, 800ada4 <__ieee754_sqrt+0x198>
 800ad9a:	1cab      	adds	r3, r5, #2
 800ad9c:	bf08      	it	eq
 800ad9e:	3601      	addeq	r6, #1
 800ada0:	3502      	adds	r5, #2
 800ada2:	e7e2      	b.n	800ad6a <__ieee754_sqrt+0x15e>
 800ada4:	1c6b      	adds	r3, r5, #1
 800ada6:	f023 0501 	bic.w	r5, r3, #1
 800adaa:	e7de      	b.n	800ad6a <__ieee754_sqrt+0x15e>
 800adac:	7ff00000 	.word	0x7ff00000
 800adb0:	0800af10 	.word	0x0800af10
 800adb4:	0800af08 	.word	0x0800af08

0800adb8 <_init>:
 800adb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adba:	bf00      	nop
 800adbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adbe:	bc08      	pop	{r3}
 800adc0:	469e      	mov	lr, r3
 800adc2:	4770      	bx	lr

0800adc4 <_fini>:
 800adc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adc6:	bf00      	nop
 800adc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adca:	bc08      	pop	{r3}
 800adcc:	469e      	mov	lr, r3
 800adce:	4770      	bx	lr
