//
// lan7800.cpp
//
// This driver has been written based on the Linux lan78xx driver which is:
//	Copyright (C) 2015 Microchip Technology
//	Driver author: WOOJUNG HUH <woojung.huh@microchip.com>
//	Licensed under GPLv2
//
// Circle - A C++ bare metal environment for Raspberry Pi
// Copyright (C) 2018-2025  R. Stange <rsta2@gmx.net>
//
// This program is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program.  If not, see <http://www.gnu.org/licenses/>.
//
#include <circle/usb/lan7800.h>
#include <circle/usb/usbhostcontroller.h>
#include <circle/bcmpropertytags.h>
#include <circle/synchronize.h>
#include <circle/logger.h>
#include <circle/util.h>
#include <assert.h>

// Sizes
#define HS_USB_PKT_SIZE			512

#define MAX_RX_FIFO_SIZE		(12 * 1024)
#define MAX_TX_FIFO_SIZE		(12 * 1024)
#define DEFAULT_BURST_CAP_SIZE		MAX_TX_FIFO_SIZE
#define DEFAULT_BULK_IN_DELAY		0x800

#define RX_HEADER_SIZE			(4 + 4 + 2)
#define TX_HEADER_SIZE			(4 + 4)

#define MAX_RX_FRAME_SIZE		(2*6 + 2 + 1500 + 4)

// USB vendor requests
#define WRITE_REGISTER			0xA0
#define READ_REGISTER			0xA1

// Device registers
#define ID_REV				0x000
	#define ID_REV_CHIP_ID_MASK		0xFFFF0000
		#define ID_REV_CHIP_ID_7800		0x7800
#define INT_STS				0x00C
	#define INT_STS_CLEAR_ALL		0xFFFFFFFF
#define HW_CFG				0x010
	#define HW_CFG_CLK125_EN		0x02000000
	#define HW_CFG_REFCLK25_EN		0x01000000
	#define HW_CFG_LED3_EN			0x00800000
	#define HW_CFG_LED2_EN			0x00400000
	#define HW_CFG_LED1_EN			0x00200000
	#define HW_CFG_LED0_EN			0x00100000
	#define HW_CFG_EEE_PHY_LUSU		0x00020000
	#define HW_CFG_EEE_TSU			0x00010000
	#define HW_CFG_NETDET_STS		0x00008000
	#define HW_CFG_NETDET_EN		0x00004000
	#define HW_CFG_EEM			0x00002000
	#define HW_CFG_RST_PROTECT		0x00001000
	#define HW_CFG_CONNECT_BUF		0x00000400
	#define HW_CFG_CONNECT_EN		0x00000200
	#define HW_CFG_CONNECT_POL		0x00000100
	#define HW_CFG_SUSPEND_N_SEL_MASK	0x000000C0
		#define HW_CFG_SUSPEND_N_SEL_2		0x00000000
		#define HW_CFG_SUSPEND_N_SEL_12N	0x00000040
		#define HW_CFG_SUSPEND_N_SEL_012N	0x00000080
		#define HW_CFG_SUSPEND_N_SEL_0123N	0x000000C0
	#define HW_CFG_SUSPEND_N_POL		0x00000020
	#define HW_CFG_MEF			0x00000010
	#define HW_CFG_ETC			0x00000008
	#define HW_CFG_LRST			0x00000002
	#define HW_CFG_SRST			0x00000001
#define PMT_CTL				0x014
	#define PMT_CTL_EEE_WAKEUP_EN		0x00002000
	#define PMT_CTL_EEE_WUPS		0x00001000
	#define PMT_CTL_MAC_SRST		0x00000800
	#define PMT_CTL_PHY_PWRUP		0x00000400
	#define PMT_CTL_RES_CLR_WKP_MASK	0x00000300
	#define PMT_CTL_RES_CLR_WKP_STS		0x00000200
	#define PMT_CTL_RES_CLR_WKP_EN		0x00000100
	#define PMT_CTL_READY			0x00000080
	#define PMT_CTL_SUS_MODE_MASK		0x00000060
	#define PMT_CTL_SUS_MODE_0		0x00000000
	#define PMT_CTL_SUS_MODE_1		0x00000020
	#define PMT_CTL_SUS_MODE_2		0x00000040
	#define PMT_CTL_SUS_MODE_3		0x00000060
	#define PMT_CTL_PHY_RST			0x00000010
	#define PMT_CTL_WOL_EN			0x00000008
	#define PMT_CTL_PHY_WAKE_EN		0x00000004
	#define PMT_CTL_WUPS_MASK		0x00000003
	#define PMT_CTL_WUPS_MLT		0x00000003
	#define PMT_CTL_WUPS_MAC		0x00000002
	#define PMT_CTL_WUPS_PHY		0x00000001
#define USB_CFG0			0x080
	#define USB_CFG_BIR			0x00000040
	#define USB_CFG_BCE			0x00000020
#define BURST_CAP			0x090
	#define BURST_CAP_SIZE_MASK_		0x000000FF
#define BULK_IN_DLY			0x094
	#define BULK_IN_DLY_MASK_		0x0000FFFF
#define INT_EP_CTL			0x098
	#define INT_EP_INTEP_ON			0x80000000
	#define INT_STS_EEE_TX_LPI_STRT_EN	0x04000000
	#define INT_STS_EEE_TX_LPI_STOP_EN	0x02000000
	#define INT_STS_EEE_RX_LPI_EN		0x01000000
	#define INT_EP_RDFO_EN			0x00400000
	#define INT_EP_TXE_EN			0x00200000
	#define INT_EP_TX_DIS_EN		0x00080000
	#define INT_EP_RX_DIS_EN		0x00040000
	#define INT_EP_PHY_INT_EN		0x00020000
	#define INT_EP_DP_INT_EN		0x00010000
	#define INT_EP_MAC_ERR_EN		0x00008000
	#define INT_EP_TDFU_EN			0x00004000
	#define INT_EP_TDFO_EN			0x00002000
	#define INT_EP_UTX_FP_EN		0x00001000
	#define INT_EP_GPIO_EN_MASK		0x00000FFF
#define RFE_CTL				0x0B0
	#define RFE_CTL_IGMP_COE		0x00004000
	#define RFE_CTL_ICMP_COE		0x00002000
	#define RFE_CTL_TCPUDP_COE		0x00001000
	#define RFE_CTL_IP_COE			0x00000800
	#define RFE_CTL_BCAST_EN		0x00000400
	#define RFE_CTL_MCAST_EN		0x00000200
	#define RFE_CTL_UCAST_EN		0x00000100
	#define RFE_CTL_VLAN_STRIP		0x00000080
	#define RFE_CTL_DISCARD_UNTAGGED	0x00000040
	#define RFE_CTL_VLAN_FILTER		0x00000020
	#define RFE_CTL_SA_FILTER		0x00000010
	#define RFE_CTL_MCAST_HASH		0x00000008
	#define RFE_CTL_DA_HASH			0x00000004
	#define RFE_CTL_DA_PERFECT		0x00000002
	#define RFE_CTL_RST			0x00000001
#define FCT_RX_CTL			0x0C0
	#define FCT_RX_CTL_EN			0x80000000
	#define FCT_RX_CTL_RST			0x40000000
	#define FCT_RX_CTL_SBF			0x02000000
	#define FCT_RX_CTL_OVFL			0x01000000
	#define FCT_RX_CTL_DROP			0x00800000
	#define FCT_RX_CTL_NOT_EMPTY		0x00400000
	#define FCT_RX_CTL_EMPTY		0x00200000
	#define FCT_RX_CTL_DIS			0x00100000
	#define FCT_RX_CTL_USED_MASK		0x0000FFFF
#define FCT_TX_CTL			0x0C4
	#define FCT_TX_CTL_EN			0x80000000
	#define FCT_TX_CTL_RST			0x40000000
	#define FCT_TX_CTL_NOT_EMPTY		0x00400000
	#define FCT_TX_CTL_EMPTY		0x00200000
	#define FCT_TX_CTL_DIS			0x00100000
	#define FCT_TX_CTL_USED_MASK		0x0000FFFF
#define FCT_RX_FIFO_END			0x0C8
	#define FCT_RX_FIFO_END_MASK		0x0000007F
#define FCT_TX_FIFO_END			0x0CC
	#define FCT_TX_FIFO_END_MASK		0x0000003F
#define FCT_FLOW			0x0D0
#define MAC_CR				0x100
	#define MAC_CR_GMII_EN			0x00080000
	#define MAC_CR_EEE_TX_CLK_STOP_EN	0x00040000
	#define MAC_CR_EEE_EN			0x00020000
	#define MAC_CR_EEE_TLAR_EN		0x00010000
	#define MAC_CR_ADP			0x00002000
	#define MAC_CR_AUTO_DUPLEX		0x00001000
	#define MAC_CR_AUTO_SPEED		0x00000800
	#define MAC_CR_LOOPBACK			0x00000400
	#define MAC_CR_BOLMT_MASK		0x000000C0
	#define MAC_CR_FULL_DUPLEX		0x00000008
	#define MAC_CR_SPEED_MASK		0x00000006
	#define MAC_CR_SPEED_1000		0x00000004
	#define MAC_CR_SPEED_100		0x00000002
	#define MAC_CR_SPEED_10			0x00000000
	#define MAC_CR_RST			0x00000001
#define MAC_RX				0x104
	#define MAC_RX_MAX_SIZE_SHIFT		16
	#define MAC_RX_MAX_SIZE_MASK		0x3FFF0000
	#define MAC_RX_FCS_STRIP		0x00000010
	#define MAC_RX_VLAN_FSE			0x00000004
	#define MAC_RX_RXD			0x00000002
	#define MAC_RX_RXEN			0x00000001
#define MAC_TX				0x108
	#define MAC_TX_BAD_FCS			0x00000004
	#define MAC_TX_TXD			0x00000002
	#define MAC_TX_TXEN			0x00000001
#define FLOW				0x10C
#define RX_ADDRH			0x118
	#define RX_ADDRH_MASK_			0x0000FFFF
#define RX_ADDRL			0x11C
	#define RX_ADDRL_MASK_			0xFFFFFFFF
#define MII_ACC				0x120
	#define MII_ACC_PHY_ADDR_SHIFT		11
	#define MII_ACC_PHY_ADDR_MASK		0x0000F800
		#define PHY_ADDRESS			1
	#define MII_ACC_MIIRINDA_SHIFT		6
	#define MII_ACC_MIIRINDA_MASK		0x000007C0
	#define MII_ACC_MII_READ		0x00000000
	#define MII_ACC_MII_WRITE		0x00000002
	#define MII_ACC_MII_BUSY		0x00000001
#define MII_DATA			0x124
	#define MII_DATA_MASK			0x0000FFFF
#define MAF_BASE			0x400
	#define MAF_HIX				0x00
	#define MAF_LOX				0x04
	#define NUM_OF_MAF			33
	#define MAF_HI_BEGIN			(MAF_BASE + MAF_HIX)
	#define MAF_LO_BEGIN			(MAF_BASE + MAF_LOX)
	#define MAF_HI(index)			(MAF_BASE + (8 * (index)) + (MAF_HIX))
	#define MAF_LO(index)			(MAF_BASE + (8 * (index)) + (MAF_LOX))
	#define MAF_HI_VALID			0x80000000
	#define MAF_HI_TYPE_MASK		0x40000000
	#define MAF_HI_TYPE_SRC			0x40000000
	#define MAF_HI_TYPE_DST			0x00000000
	#define MAF_HI_ADDR_MASK		0x0000FFFF
	#define MAF_LO_ADDR_MASK		0xFFFFFFFF

// TX command A
#define TX_CMD_A_FCS			0x00400000
#define TX_CMD_A_LEN_MASK		0x000FFFFF

// RX command A
#define RX_CMD_A_RED			0x00400000
#define RX_CMD_A_LEN_MASK		0x00003FFF

static const char FromLAN7800[] = "lan7800";

CLAN7800Device::CLAN7800Device (CUSBFunction *pFunction)
:	CUSBFunction (pFunction),
	m_pEndpointBulkIn (0),
	m_pEndpointBulkOut (0)
{
}

CLAN7800Device::~CLAN7800Device (void)
{
	delete m_pEndpointBulkOut;
	m_pEndpointBulkOut = 0;

	delete m_pEndpointBulkIn;
	m_pEndpointBulkIn = 0;
}

boolean CLAN7800Device::Configure (void)
{
	// check USB configuration

	if (GetNumEndpoints () != 3)
	{
		ConfigurationError (FromLAN7800);

		return FALSE;
	}

	const TUSBEndpointDescriptor *pEndpointDesc;
	while ((pEndpointDesc = (TUSBEndpointDescriptor *) GetDescriptor (DESCRIPTOR_ENDPOINT)) != 0)
	{
		if ((pEndpointDesc->bmAttributes & 0x3F) == 0x02)		// Bulk
		{
			if ((pEndpointDesc->bEndpointAddress & 0x80) == 0x80)	// Input
			{
				if (m_pEndpointBulkIn != 0)
				{
					ConfigurationError (FromLAN7800);

					return FALSE;
				}

				m_pEndpointBulkIn = new CUSBEndpoint (GetDevice (), pEndpointDesc);
			}
			else							// Output
			{
				if (m_pEndpointBulkOut != 0)
				{
					ConfigurationError (FromLAN7800);

					return FALSE;
				}

				m_pEndpointBulkOut = new CUSBEndpoint (GetDevice (), pEndpointDesc);
			}
		}
	}

	if (   m_pEndpointBulkIn  == 0
	    || m_pEndpointBulkOut == 0)
	{
		ConfigurationError (FromLAN7800);

		return FALSE;
	}

	if (!CUSBFunction::Configure ())
	{
		CLogger::Get ()->Write (FromLAN7800, LogError, "Cannot set interface");

		return FALSE;
	}

	// check chip ID

	u32 nValue;
	if (   !ReadReg (ID_REV, &nValue)
	    || (nValue & ID_REV_CHIP_ID_MASK) >> 16 != ID_REV_CHIP_ID_7800)
	{
		CLogger::Get ()->Write (FromLAN7800, LogError, "Invalid chip ID (0x%X)",
					(nValue & ID_REV_CHIP_ID_MASK) >> 16);

		return FALSE;
	}

	// init hardware

	// HW reset
	if (   !ReadWriteReg (HW_CFG, HW_CFG_LRST)
	    || !WaitReg (HW_CFG, HW_CFG_LRST))
	{
		CLogger::Get ()->Write (FromLAN7800, LogError, "HW reset failed");

		return FALSE;
	}

	if (!InitMACAddress ())
	{
		CLogger::Get ()->Write (FromLAN7800, LogError, "Cannot init MAC address");

		return FALSE;
	}

	if (   !WriteReg (BURST_CAP, DEFAULT_BURST_CAP_SIZE / HS_USB_PKT_SIZE)	// for USB high speed
	    || !WriteReg (BULK_IN_DLY, DEFAULT_BULK_IN_DELAY))
	{
		return FALSE;
	}

	// enable the LEDs and SEF mode
	if (!ReadWriteReg (HW_CFG, HW_CFG_LED0_EN | HW_CFG_LED1_EN, ~HW_CFG_MEF))
	{
		return FALSE;
	}

	// enable burst CAP, disable NAK on RX FIFO empty
	if (!ReadWriteReg (USB_CFG0, USB_CFG_BCE, ~USB_CFG_BIR))
	{
		return FALSE;
	}

	// set FIFO sizes
	if (   !WriteReg (FCT_RX_FIFO_END, (MAX_RX_FIFO_SIZE - 512) / 512)
	    || !WriteReg (FCT_TX_FIFO_END, (MAX_TX_FIFO_SIZE - 512) / 512))
	{
		return FALSE;
	}

	// interrupt EP is not used
	if (   !WriteReg (INT_EP_CTL, 0)
	    || !WriteReg (INT_STS, INT_STS_CLEAR_ALL))
	{
		return FALSE;
	}

	// disable flow control
	if (   !WriteReg (FLOW, 0)
	    || !WriteReg (FCT_FLOW, 0))
	{
		return FALSE;
	}

	// init receive filtering engine
	if (!ReadWriteReg (RFE_CTL, RFE_CTL_BCAST_EN | RFE_CTL_DA_PERFECT))
	{
		return FALSE;
	}

	// PHY reset
	if (   !ReadWriteReg (PMT_CTL, PMT_CTL_PHY_RST)
	    || !WaitReg (PMT_CTL, PMT_CTL_PHY_RST | PMT_CTL_READY, PMT_CTL_READY))
	{
		CLogger::Get ()->Write (FromLAN7800, LogError, "PHY reset failed");

		return FALSE;
	}

	// enable AUTO negotiation
	if (!ReadWriteReg (MAC_CR, MAC_CR_AUTO_DUPLEX | MAC_CR_AUTO_SPEED))
	{
		return FALSE;
	}

	// enable TX
	if (   !ReadWriteReg (MAC_TX, MAC_TX_TXEN)
	    || !ReadWriteReg (FCT_TX_CTL, FCT_TX_CTL_EN))
	{
		return FALSE;
	}

	// enable RX
	if (   !ReadWriteReg (MAC_RX, (MAX_RX_FRAME_SIZE << MAC_RX_MAX_SIZE_SHIFT) | MAC_RX_RXEN,
			      ~MAC_RX_MAX_SIZE_MASK)
	    || !ReadWriteReg (FCT_RX_CTL, FCT_RX_CTL_EN))

	{
		return FALSE;
	}

	if (!InitPHY ())
	{
		CLogger::Get ()->Write (FromLAN7800, LogError, "Cannot init PHY");

		return FALSE;
	}

	AddNetDevice ();

	return TRUE;
}

const CMACAddress *CLAN7800Device::GetMACAddress (void) const
{
	return &m_MACAddress;
}

boolean CLAN7800Device::SendFrame (const void *pBuffer, unsigned nLength)
{
	if (nLength > FRAME_BUFFER_SIZE)
	{
		return FALSE;
	}

	DMA_BUFFER (u8, TxBuffer, FRAME_BUFFER_SIZE+TX_HEADER_SIZE);
	assert (pBuffer != 0);
	memcpy (TxBuffer+TX_HEADER_SIZE, pBuffer, nLength);

	u32 *pTxHeader = (u32 *) TxBuffer;
	pTxHeader[0] = (nLength & TX_CMD_A_LEN_MASK) | TX_CMD_A_FCS;
	pTxHeader[1] = 0;
	
	assert (m_pEndpointBulkOut != 0);
	return GetHost ()->Transfer (m_pEndpointBulkOut, TxBuffer, nLength+TX_HEADER_SIZE) >= 0;
}

boolean CLAN7800Device::ReceiveFrame (void *pBuffer, unsigned *pResultLength)
{
	assert (m_pEndpointBulkIn != 0);
	assert (pBuffer != 0);
	CUSBRequest URB (m_pEndpointBulkIn, pBuffer, FRAME_BUFFER_SIZE);

	if (!GetHost ()->SubmitBlockingRequest (&URB))
	{
		return FALSE;
	}

	u32 nResultLength = URB.GetResultLength ();
	if (nResultLength < RX_HEADER_SIZE)
	{
		return FALSE;
	}

	u32 nRxStatus = *(u32 *) pBuffer;	// RX command A
	if (nRxStatus & RX_CMD_A_RED)
	{
		CLogger::Get ()->Write (FromLAN7800, LogWarning, "RX error (status 0x%X)", nRxStatus);

		return FALSE;
	}
	
	u32 nFrameLength = nRxStatus & RX_CMD_A_LEN_MASK;
	assert (nFrameLength == nResultLength-RX_HEADER_SIZE);
	assert (nFrameLength > 4);
	if (nFrameLength <= 4)
	{
		return FALSE;
	}
	nFrameLength -= 4;	// ignore FCS

	//CLogger::Get ()->Write (FromLAN7800, LogDebug, "Frame received (status 0x%X)", nRxStatus);

	memcpy (pBuffer, (u8 *) pBuffer + RX_HEADER_SIZE, nFrameLength); // overwrite RX command A..C

	assert (pResultLength != 0);
	*pResultLength = nFrameLength;
	
	return TRUE;
}

boolean CLAN7800Device::IsLinkUp (void)
{
	u16 usPHYModeStatus;
	if (!PHYRead (0x01, &usPHYModeStatus))
	{
		return FALSE;
	}

	return usPHYModeStatus & (1 << 2) ? TRUE : FALSE;
}

TNetDeviceSpeed CLAN7800Device::GetLinkSpeed (void)
{
	// select main page registers (0-30)
	if (!PHYWrite (0x1F, 0))
	{
		return NetDeviceSpeedUnknown;
	}

	u16 usPHYAuxControlStatus;
	if (!PHYRead (0x1C, &usPHYAuxControlStatus))
	{
		return NetDeviceSpeedUnknown;
	}

	// check for Auto-negotiation done
	assert (!(usPHYAuxControlStatus & (1 << 14)));		// Auto-negotiation enabled?
	if (!(usPHYAuxControlStatus & (1 << 15)))
	{
		return NetDeviceSpeedUnknown;
	}

	switch ((usPHYAuxControlStatus >> 3) & 7)
	{
	case 0b000:	return NetDeviceSpeed10Half;
	case 0b001:	return NetDeviceSpeed100Half;
	case 0b010:	return NetDeviceSpeed1000Half;
	case 0b100:	return NetDeviceSpeed10Full;
	case 0b101:	return NetDeviceSpeed100Full;
	case 0b110:	return NetDeviceSpeed1000Full;
	default:	return NetDeviceSpeedUnknown;
	}
}

boolean CLAN7800Device::SetMulticastFilter (const u8 Groups[][MAC_ADDRESS_SIZE])
{
	u32 rfe_ctl;
	if (!ReadReg (RFE_CTL, &rfe_ctl))
	{
		return FALSE;
	}

	rfe_ctl &= ~(RFE_CTL_UCAST_EN | RFE_CTL_MCAST_EN | RFE_CTL_DA_PERFECT | RFE_CTL_MCAST_HASH);
	rfe_ctl |= RFE_CTL_BCAST_EN;

	memset (m_FilterTable, 0, sizeof m_FilterTable);

	for (int i = 0; Groups[i][0]; i++)
	{
		if (i == 32)
		{
			return FALSE;
		}

		SetAddressFilter (i + 1, Groups[i]);

		rfe_ctl |= RFE_CTL_DA_PERFECT;
	}

	for (int i = 1; i < NUM_OF_MAF; i++)
	{
		if (   !WriteReg (MAF_HI (i), 0)
		    || !WriteReg (MAF_LO (i), m_FilterTable[i][1])
		    || !WriteReg (MAF_HI (i), m_FilterTable[i][0]))
		{
			return FALSE;
		}
	}

	return WriteReg (RFE_CTL, rfe_ctl);
}

void CLAN7800Device::SetAddressFilter (int index, const u8 addr[MAC_ADDRESS_SIZE])
{
	assert (0 < index && index < NUM_OF_MAF);

	u32 temp = addr[3];
	temp = addr[2] | (temp << 8);
	temp = addr[1] | (temp << 8);
	temp = addr[0] | (temp << 8);
	m_FilterTable[index][1] = temp;

	temp = addr[5];
	temp = addr[4] | (temp << 8);
	temp |= MAF_HI_VALID | MAF_HI_TYPE_DST;
	m_FilterTable[index][0] = temp;
}

boolean CLAN7800Device::InitMACAddress (void)
{
	CBcmPropertyTags Tags;
	TPropertyTagMACAddress MACAddress;
	if (!Tags.GetTag (PROPTAG_GET_MAC_ADDRESS, &MACAddress, sizeof MACAddress))
	{
		return FALSE;
	}

	m_MACAddress.Set (MACAddress.Address);

	u32 nMACAddressLow =    (u32) MACAddress.Address[0]
			     | ((u32) MACAddress.Address[1] << 8)
			     | ((u32) MACAddress.Address[2] << 16)
			     | ((u32) MACAddress.Address[3] << 24);
	u32 nMACAddressHigh =    (u32) MACAddress.Address[4]
			      | ((u32) MACAddress.Address[5] << 8);

	if (   !WriteReg (RX_ADDRL, nMACAddressLow)
	    || !WriteReg (RX_ADDRH, nMACAddressHigh))
	{
		return FALSE;
	}

	// set perfect filter entry for own MAC address
	if (   !WriteReg (MAF_LO (0), nMACAddressLow)
	    || !WriteReg (MAF_HI (0), nMACAddressHigh | MAF_HI_VALID))
	{
		return FALSE;
	}

	CString MACString;
	m_MACAddress.Format (&MACString);
	CLogger::Get ()->Write (FromLAN7800, LogDebug, "MAC address is %s", (const char *) MACString);

	return TRUE;
}

boolean CLAN7800Device::InitPHY (void)
{
	// select main page registers (0-30)
	if (!PHYWrite (0x1F, 0))
	{
		return FALSE;
	}

	// Change LED defaults:
	//      orange = link1000/activity
	//      green  = link10/link100/activity
	// led: 0=link/activity          1=link1000/activity
	//      2=link100/activity       3=link10/activity
	//      4=link100/1000/activity  5=link10/1000/activity
	//      6=link10/100/activity    14=off    15=on
	u16 usLEDModeSel;
	if (!PHYRead (0x1D, &usLEDModeSel))
	{
		return FALSE;
	}

	usLEDModeSel &= ~0xFF;
	usLEDModeSel |= 1 << 0;
	usLEDModeSel |= 6 << 4;

	return PHYWrite (0x1D, usLEDModeSel);
}

boolean CLAN7800Device::PHYWrite (u8 uchIndex, u16 usValue)
{
	assert (uchIndex <= 31);

	if (   !WaitReg (MII_ACC, MII_ACC_MII_BUSY, 0, 0)
	    || !WriteReg (MII_DATA, usValue))
	{
		return FALSE;
	}

	// set the address, index & direction (write to PHY)
	u32 nMIIAccess  = (PHY_ADDRESS << MII_ACC_PHY_ADDR_SHIFT) & MII_ACC_PHY_ADDR_MASK;
	    nMIIAccess |= ((u32) uchIndex << MII_ACC_MIIRINDA_SHIFT) & MII_ACC_MIIRINDA_MASK;
	    nMIIAccess |= MII_ACC_MII_WRITE | MII_ACC_MII_BUSY;

	if (!WriteReg (MII_ACC, nMIIAccess))
	{
		return FALSE;
	}

	return WaitReg (MII_ACC, MII_ACC_MII_BUSY, 0, 0);
}

boolean CLAN7800Device::PHYRead (u8 uchIndex, u16 *pValue)
{
	assert (uchIndex <= 31);

	if (!WaitReg (MII_ACC, MII_ACC_MII_BUSY, 0, 0))
	{
		return FALSE;
	}

	// set the address, index & direction (read from PHY)
	u32 nMIIAccess  = (PHY_ADDRESS << MII_ACC_PHY_ADDR_SHIFT) & MII_ACC_PHY_ADDR_MASK;
	    nMIIAccess |= ((u32) uchIndex << MII_ACC_MIIRINDA_SHIFT) & MII_ACC_MIIRINDA_MASK;
	    nMIIAccess |= MII_ACC_MII_READ | MII_ACC_MII_BUSY;

	u32 nValue;
	if (   !WriteReg (MII_ACC, nMIIAccess)
	    || !WaitReg (MII_ACC, MII_ACC_MII_BUSY, 0, 0)
	    || !ReadReg (MII_DATA, &nValue))
	{
		return FALSE;
	}

	assert (pValue != 0);
	*pValue = nValue & MII_DATA_MASK;

	return TRUE;
}

boolean CLAN7800Device::WaitReg (u32 nIndex, u32 nMask, u32 nCompare,
				 unsigned nDelayMicros, unsigned nTimeoutHZ)
{
	CTimer *pTimer = CTimer::Get ();
	assert (pTimer != 0);

	unsigned nStartTicks = pTimer->GetTicks ();

	u32 nValue;
	do
	{
		if (nDelayMicros > 0)
		{
			pTimer->usDelay (nDelayMicros);
		}

		if (pTimer->GetTicks () - nStartTicks >= nTimeoutHZ)
		{
			return FALSE;
		}

		if (!ReadReg (nIndex, &nValue))
		{
			return FALSE;
		}
	}
	while ((nValue & nMask) != nCompare);

	return TRUE;
}

boolean CLAN7800Device::ReadWriteReg (u32 nIndex, u32 nOrMask, u32 nAndMask)
{
	u32 nValue;
	if (!ReadReg (nIndex, &nValue))
	{
		return FALSE;
	}

	nValue &= nAndMask;
	nValue |= nOrMask;

	return  WriteReg (nIndex, nValue);
}

boolean CLAN7800Device::WriteReg (u32 nIndex, u32 nValue)
{
	if (GetHost ()->ControlMessage (GetEndpoint0 (),
					REQUEST_OUT | REQUEST_VENDOR, WRITE_REGISTER,
					0, nIndex, &nValue, sizeof nValue) < 0)
	{
		CLogger::Get ()->Write (FromLAN7800, LogWarning, "Cannot write register 0x%X", nIndex);

		return FALSE;
	}

	return TRUE;
}

boolean CLAN7800Device::ReadReg (u32 nIndex, u32 *pValue)
{
	if (GetHost ()->ControlMessage (GetEndpoint0 (),
					REQUEST_IN | REQUEST_VENDOR, READ_REGISTER,
					0, nIndex, pValue, sizeof *pValue) != (int) sizeof *pValue)
	{
		CLogger::Get ()->Write (FromLAN7800, LogWarning, "Cannot read register 0x%X", nIndex);

		return FALSE;
	}

	return TRUE;
}
