<stg><name>mandelbrot</name>


<trans_list>

<trans id="545" from="1" to="2">
<condition id="44">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="1" to="3">
<condition id="43">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="2" to="3">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="3" to="4">
<condition id="48">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="3" to="5">
<condition id="47">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="4" to="5">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="5" to="6">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="6" to="7">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="7" to="8">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="8" to="9">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="9" to="10">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="10" to="11">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="11" to="12">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="12" to="13">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="13" to="14">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="14" to="15">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="15" to="16">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="16" to="17">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="17" to="18">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="18" to="19">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="19" to="20">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="20" to="22">
<condition id="88">
<or_exp><and_exp><literal name="exitcond_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="20" to="21">
<condition id="90">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="21" to="6">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(float %re) nounwind, !map !88

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(float %im) nounwind, !map !94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %outp) nounwind, !map !98

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @mandelbrot_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:4  %im_read = call float @_ssdm_op_Read.ap_auto.float(float %im) nounwind

]]></Node>
<StgValue><ssdm name="im_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:5  %re_read = call float @_ssdm_op_Read.ap_auto.float(float %re) nounwind

]]></Node>
<StgValue><ssdm name="re_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="32">
<![CDATA[
codeRepl:6  %pf_assign = fpext float %re_read to double

]]></Node>
<StgValue><ssdm name="pf_assign"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64">
<![CDATA[
codeRepl:7  %p_Val2_s = bitcast double %pf_assign to i64

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="63" op_0_bw="64">
<![CDATA[
codeRepl:8  %tmp_4 = trunc i64 %p_Val2_s to i63

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
codeRepl:9  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:10  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="11">
<![CDATA[
codeRepl:11  %tmp_2 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="52" op_0_bw="64">
<![CDATA[
codeRepl:12  %tmp_11 = trunc i64 %p_Val2_s to i52

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
codeRepl:13  %tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_11)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="54" op_0_bw="53">
<![CDATA[
codeRepl:14  %man_V = zext i53 %tmp to i54

]]></Node>
<StgValue><ssdm name="man_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
codeRepl:15  %man_V_1 = sub i54 0, %man_V

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
codeRepl:16  %man_V_4 = select i1 %isneg, i54 %man_V_1, i54 %man_V

]]></Node>
<StgValue><ssdm name="man_V_4"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
codeRepl:17  %tmp_7 = icmp eq i63 %tmp_4, 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:18  br i1 %tmp_7, label %ap_fixed_base.exit210, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:0  %F2 = sub i12 1075, %tmp_2

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:1  %tmp_9 = icmp sgt i12 %F2, 28

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:2  %tmp_s = add i12 -28, %F2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:3  %tmp_1 = sub i12 28, %F2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:4  %sh_amt = select i1 %tmp_9, i12 %tmp_s, i12 %tmp_1

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:5  %sh_amt_cast = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sh_amt_cast"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:6  %tmp_3 = icmp eq i12 %F2, 28

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="54">
<![CDATA[
_ifconv:7  %tmp_24 = trunc i54 %man_V_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:8  %tmp_5 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9  %tmp_26 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:10  %icmp = icmp eq i7 %tmp_26, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:11  %tmp_8 = zext i32 %sh_amt_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:12  %tmp_6 = ashr i54 %man_V_4, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="54">
<![CDATA[
_ifconv:13  %tmp_29 = trunc i54 %tmp_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:14  %p_Val2_0_i_i_i1 = select i1 %isneg, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="p_Val2_0_i_i_i1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:16  %p_Val2_4 = select i1 %tmp_5, i32 %tmp_29, i32 %p_Val2_0_i_i_i1

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:17  %tmp_12 = icmp sgt i12 %tmp_s, 54

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:18  %tmp_13 = add i12 -29, %F2

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:19  %tmp_17_cast = sext i12 %tmp_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_ifconv:20  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_4, i32 %tmp_17_cast)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:21  %qb = select i1 %tmp_12, i1 %isneg, i1 %tmp_42

]]></Node>
<StgValue><ssdm name="qb"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="1">
<![CDATA[
_ifconv:22  %tmp_14 = zext i1 %qb to i32

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23  %p_Val2_5 = add nsw i32 %tmp_14, %p_Val2_4

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:28  %sel_tmp6 = icmp slt i12 %F2, 28

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:31  %tmp_15 = icmp sgt i12 %F2, 27

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="67" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %tmp_10 = shl i32 %tmp_24, %sh_amt_cast

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:24  %sel_tmp = select i1 %tmp_3, i32 %tmp_24, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:25  %sel_tmp1 = xor i1 %tmp_3, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:26  %sel_tmp2 = and i1 %tmp_9, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:27  %sel_tmp3 = select i1 %sel_tmp2, i32 %p_Val2_5, i32 %sel_tmp

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:29  %sel_tmp7 = and i1 %sel_tmp6, %icmp

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:30  %p_s = select i1 %sel_tmp7, i32 %tmp_10, i32 %sel_tmp3

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:32  %tmp_4_mux = select i1 %tmp_3, i32 %tmp_24, i32 %p_Val2_5

]]></Node>
<StgValue><ssdm name="tmp_4_mux"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:33  br i1 %tmp_15, label %ap_fixed_base.exit210, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_15_s = select i1 %icmp, i32 %tmp_10, i32 0

]]></Node>
<StgValue><ssdm name="tmp_15_s"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit210

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit210:0  %z0_re_V_load = phi i32 [ %p_s, %_ifconv ], [ %p_s, %0 ], [ 0, %codeRepl ]

]]></Node>
<StgValue><ssdm name="z0_re_V_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit210:1  %z_re_V_load = phi i32 [ %tmp_4_mux, %_ifconv ], [ %tmp_15_s, %0 ], [ 0, %codeRepl ]

]]></Node>
<StgValue><ssdm name="z_re_V_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base.exit210:2  %pf_assign_3 = fpext float %im_read to double

]]></Node>
<StgValue><ssdm name="pf_assign_3"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit210:3  %p_Val2_21 = bitcast double %pf_assign_3 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="63" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit210:4  %tmp_44 = trunc i64 %p_Val2_21 to i63

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit210:5  %isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_21, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit210:6  %exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_21, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="11">
<![CDATA[
ap_fixed_base.exit210:7  %tmp_16 = zext i11 %exp_tmp_V_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="52" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit210:8  %tmp_46 = trunc i64 %p_Val2_21 to i52

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
ap_fixed_base.exit210:9  %tmp_17 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_46)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="54" op_0_bw="53">
<![CDATA[
ap_fixed_base.exit210:10  %man_V_10 = zext i53 %tmp_17 to i54

]]></Node>
<StgValue><ssdm name="man_V_10"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
ap_fixed_base.exit210:11  %man_V_6 = sub i54 0, %man_V_10

]]></Node>
<StgValue><ssdm name="man_V_6"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
ap_fixed_base.exit210:12  %man_V_11 = select i1 %isneg_1, i54 %man_V_6, i54 %man_V_10

]]></Node>
<StgValue><ssdm name="man_V_11"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
ap_fixed_base.exit210:13  %tmp_18 = icmp eq i63 %tmp_44, 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit210:14  br i1 %tmp_18, label %ap_fixed_base.exit, label %_ifconv9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv9:0  %F2_1 = sub i12 1075, %tmp_16

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv9:1  %tmp_19 = icmp sgt i12 %F2_1, 28

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv9:2  %tmp_20 = add i12 -28, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv9:3  %tmp_21 = sub i12 28, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="97" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv9:4  %sh_amt_1 = select i1 %tmp_19, i12 %tmp_20, i12 %tmp_21

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="12">
<![CDATA[
_ifconv9:5  %sh_amt_1_cast = sext i12 %sh_amt_1 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_1_cast"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv9:6  %tmp_22 = icmp eq i12 %F2_1, 28

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="54">
<![CDATA[
_ifconv9:7  %tmp_47 = trunc i54 %man_V_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv9:8  %tmp_23 = icmp ult i12 %sh_amt_1, 54

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv9:9  %tmp_48 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv9:10  %icmp5 = icmp eq i7 %tmp_48, 0

]]></Node>
<StgValue><ssdm name="icmp5"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="54" op_0_bw="32">
<![CDATA[
_ifconv9:11  %tmp_25 = zext i32 %sh_amt_1_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv9:12  %tmp_27 = ashr i54 %man_V_11, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="54">
<![CDATA[
_ifconv9:13  %tmp_49 = trunc i54 %tmp_27 to i32

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv9:14  %p_Val2_0_i_i_i5 = select i1 %isneg_1, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="p_Val2_0_i_i_i5"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv9:16  %p_Val2_7 = select i1 %tmp_23, i32 %tmp_49, i32 %p_Val2_0_i_i_i5

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv9:17  %tmp_30 = icmp sgt i12 %tmp_20, 54

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv9:18  %tmp_31 = add i12 -29, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="12">
<![CDATA[
_ifconv9:19  %tmp_52_cast = sext i12 %tmp_31 to i32

]]></Node>
<StgValue><ssdm name="tmp_52_cast"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_ifconv9:20  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_11, i32 %tmp_52_cast)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv9:21  %qb_1 = select i1 %tmp_30, i1 %isneg_1, i1 %tmp_50

]]></Node>
<StgValue><ssdm name="qb_1"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="1">
<![CDATA[
_ifconv9:22  %tmp_32 = zext i1 %qb_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv9:23  %p_Val2_8 = add nsw i32 %tmp_32, %p_Val2_7

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv9:28  %sel_tmp10 = icmp slt i12 %F2_1, 28

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv9:31  %tmp_33 = icmp sgt i12 %F2_1, 27

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="118" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv9:15  %tmp_28 = shl i32 %tmp_47, %sh_amt_1_cast

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv9:24  %sel_tmp4 = select i1 %tmp_22, i32 %tmp_47, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv9:25  %sel_tmp5 = xor i1 %tmp_22, true

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv9:26  %sel_tmp8 = and i1 %tmp_19, %sel_tmp5

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv9:27  %sel_tmp9 = select i1 %sel_tmp8, i32 %p_Val2_8, i32 %sel_tmp4

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv9:29  %sel_tmp11 = and i1 %sel_tmp10, %icmp5

]]></Node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv9:30  %p_2 = select i1 %sel_tmp11, i32 %tmp_28, i32 %sel_tmp9

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv9:32  %tmp_43_mux = select i1 %tmp_22, i32 %tmp_47, i32 %p_Val2_8

]]></Node>
<StgValue><ssdm name="tmp_43_mux"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv9:33  br i1 %tmp_33, label %ap_fixed_base.exit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
<literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_50_s = select i1 %icmp5, i32 %tmp_28, i32 0

]]></Node>
<StgValue><ssdm name="tmp_50_s"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
<literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit:0  %z0_im_V_load = phi i32 [ %p_2, %_ifconv9 ], [ %p_2, %1 ], [ 0, %ap_fixed_base.exit210 ]

]]></Node>
<StgValue><ssdm name="z0_im_V_load"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit:1  %p_3 = phi i32 [ %tmp_43_mux, %_ifconv9 ], [ %tmp_50_s, %1 ], [ 0, %ap_fixed_base.exit210 ]

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="60" op_0_bw="60" op_1_bw="32" op_2_bw="28">
<![CDATA[
ap_fixed_base.exit:2  %tmp_34 = call i60 @_ssdm_op_BitConcatenate.i60.i32.i28(i32 %z0_im_V_load, i28 0)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="67" op_0_bw="60">
<![CDATA[
ap_fixed_base.exit:3  %tmp_71_cast_cast = sext i60 %tmp_34 to i67

]]></Node>
<StgValue><ssdm name="tmp_71_cast_cast"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit:4  br label %"ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:0  %p_Val2_36_12 = phi i32 [ %p_3, %ap_fixed_base.exit ], [ %p_Val2_36_11, %"ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9" ]

]]></Node>
<StgValue><ssdm name="p_Val2_36_12"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:1  %p_Val2_39_12 = phi i32 [ %z_re_V_load, %ap_fixed_base.exit ], [ %p_Val2_39_11, %"ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9" ]

]]></Node>
<StgValue><ssdm name="p_Val2_39_12"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:4  %OP1_V_3 = sext i32 %p_Val2_39_12 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_3"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:5  %p_Val2_s_8 = mul nsw i64 %OP1_V_3, %OP1_V_3

]]></Node>
<StgValue><ssdm name="p_Val2_s_8"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:6  %p_Val2_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_s_8, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:7  %tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s_8, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:10  %OP1_V_4 = sext i32 %p_Val2_36_12 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_4"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:11  %p_Val2_3 = mul nsw i64 %OP1_V_4, %OP1_V_4

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:12  %p_Val2_9 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_3, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:13  %tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_3, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:21  %r_V_1 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %p_Val2_39_12, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="65" op_0_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:22  %OP1_V_cast = sext i33 %r_V_1 to i65

]]></Node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="65" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:23  %OP2_V_2_cast = sext i32 %p_Val2_36_12 to i65

]]></Node>
<StgValue><ssdm name="OP2_V_2_cast"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:24  %p_Val2_11 = mul i65 %OP2_V_2_cast, %OP1_V_cast

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:28  %tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %p_Val2_11, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:8  %tmp_35 = zext i1 %tmp_51 to i32

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:9  %p_Val2_2 = add nsw i32 %tmp_35, %p_Val2_1

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:14  %tmp_37 = zext i1 %tmp_52 to i32

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:15  %p_Val2_10 = add nsw i32 %tmp_37, %p_Val2_9

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:16  %tmp_38 = sext i32 %p_Val2_2 to i33

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:17  %tmp_39 = sext i32 %p_Val2_10 to i33

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:18  %r_V = add nsw i33 %tmp_39, %tmp_38

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:19  %tmp_40 = icmp slt i33 %r_V, 1073741825

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="67" op_0_bw="65">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:25  %tmp_42_cast = zext i65 %p_Val2_11 to i67

]]></Node>
<StgValue><ssdm name="tmp_42_cast"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:26  %p_Val2_12 = add i67 %tmp_42_cast, %tmp_71_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:27  %p_Val2_13 = call i32 @_ssdm_op_PartSelect.i32.i67.i32.i32(i67 %p_Val2_12, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:29  %tmp_41 = zext i1 %tmp_53 to i32

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:30  %p_Val2_14 = add nsw i32 %tmp_41, %p_Val2_13

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:31  %p_Val2_15 = sub i32 %p_Val2_2, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:32  %p_Val2_16 = add i32 %z0_re_V_load, %p_Val2_15

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:33  %OP1_V_3_1 = sext i32 %p_Val2_16 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_3_1"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:34  %p_Val2_26_1 = mul nsw i64 %OP1_V_3_1, %OP1_V_3_1

]]></Node>
<StgValue><ssdm name="p_Val2_26_1"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:35  %p_Val2_27_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_26_1, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_27_1"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:36  %tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_26_1, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:39  %OP1_V_4_1 = sext i32 %p_Val2_14 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_4_1"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:40  %p_Val2_29_1 = mul nsw i64 %OP1_V_4_1, %OP1_V_4_1

]]></Node>
<StgValue><ssdm name="p_Val2_29_1"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:41  %p_Val2_30_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_29_1, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_30_1"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:42  %tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_29_1, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:50  %r_V_1_1 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %p_Val2_16, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_1_1"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="65" op_0_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:51  %OP1_V_1_cast = sext i33 %r_V_1_1 to i65

]]></Node>
<StgValue><ssdm name="OP1_V_1_cast"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="65" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:52  %OP2_V_2_1_cast = sext i32 %p_Val2_14 to i65

]]></Node>
<StgValue><ssdm name="OP2_V_2_1_cast"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:53  %p_Val2_32_1 = mul i65 %OP2_V_2_1_cast, %OP1_V_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_32_1"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:57  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %p_Val2_32_1, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:37  %tmp_85_1 = zext i1 %tmp_54 to i32

]]></Node>
<StgValue><ssdm name="tmp_85_1"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:38  %p_Val2_28_1 = add nsw i32 %tmp_85_1, %p_Val2_27_1

]]></Node>
<StgValue><ssdm name="p_Val2_28_1"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:43  %tmp_89_1 = zext i1 %tmp_55 to i32

]]></Node>
<StgValue><ssdm name="tmp_89_1"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:44  %p_Val2_31_1 = add nsw i32 %tmp_89_1, %p_Val2_30_1

]]></Node>
<StgValue><ssdm name="p_Val2_31_1"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:45  %tmp_92_1 = sext i32 %p_Val2_28_1 to i33

]]></Node>
<StgValue><ssdm name="tmp_92_1"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:46  %tmp_93_1 = sext i32 %p_Val2_31_1 to i33

]]></Node>
<StgValue><ssdm name="tmp_93_1"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:47  %r_V_s = add nsw i33 %tmp_92_1, %tmp_93_1

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:48  %tmp_94_1 = icmp slt i33 %r_V_s, 1073741825

]]></Node>
<StgValue><ssdm name="tmp_94_1"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="67" op_0_bw="65">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:54  %tmp_973_1_cast = zext i65 %p_Val2_32_1 to i67

]]></Node>
<StgValue><ssdm name="tmp_973_1_cast"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:55  %p_Val2_34_1 = add i67 %tmp_973_1_cast, %tmp_71_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_34_1"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:56  %p_Val2_35_1 = call i32 @_ssdm_op_PartSelect.i32.i67.i32.i32(i67 %p_Val2_34_1, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_35_1"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:58  %tmp_101_1 = zext i1 %tmp_56 to i32

]]></Node>
<StgValue><ssdm name="tmp_101_1"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:59  %p_Val2_36_1 = add nsw i32 %tmp_101_1, %p_Val2_35_1

]]></Node>
<StgValue><ssdm name="p_Val2_36_1"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:60  %p_Val2_37_1 = sub i32 %p_Val2_28_1, %p_Val2_31_1

]]></Node>
<StgValue><ssdm name="p_Val2_37_1"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:61  %p_Val2_39_1 = add i32 %p_Val2_37_1, %z0_re_V_load

]]></Node>
<StgValue><ssdm name="p_Val2_39_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:62  %OP1_V_3_2 = sext i32 %p_Val2_39_1 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_3_2"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:63  %p_Val2_26_2 = mul nsw i64 %OP1_V_3_2, %OP1_V_3_2

]]></Node>
<StgValue><ssdm name="p_Val2_26_2"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:64  %p_Val2_27_2 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_26_2, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_27_2"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:65  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_26_2, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:68  %OP1_V_4_2 = sext i32 %p_Val2_36_1 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_4_2"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:69  %p_Val2_29_2 = mul nsw i64 %OP1_V_4_2, %OP1_V_4_2

]]></Node>
<StgValue><ssdm name="p_Val2_29_2"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:70  %p_Val2_30_2 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_29_2, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_30_2"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:71  %tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_29_2, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:79  %r_V_1_2 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %p_Val2_39_1, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_1_2"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="65" op_0_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:80  %OP1_V_2_cast = sext i33 %r_V_1_2 to i65

]]></Node>
<StgValue><ssdm name="OP1_V_2_cast"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="65" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:81  %OP2_V_2_2_cast = sext i32 %p_Val2_36_1 to i65

]]></Node>
<StgValue><ssdm name="OP2_V_2_2_cast"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:82  %p_Val2_32_2 = mul i65 %OP2_V_2_2_cast, %OP1_V_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_32_2"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:86  %tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %p_Val2_32_2, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:66  %tmp_85_2 = zext i1 %tmp_57 to i32

]]></Node>
<StgValue><ssdm name="tmp_85_2"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:67  %p_Val2_28_2 = add nsw i32 %tmp_85_2, %p_Val2_27_2

]]></Node>
<StgValue><ssdm name="p_Val2_28_2"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:72  %tmp_89_2 = zext i1 %tmp_58 to i32

]]></Node>
<StgValue><ssdm name="tmp_89_2"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:73  %p_Val2_31_2 = add nsw i32 %tmp_89_2, %p_Val2_30_2

]]></Node>
<StgValue><ssdm name="p_Val2_31_2"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:74  %tmp_92_2 = sext i32 %p_Val2_28_2 to i33

]]></Node>
<StgValue><ssdm name="tmp_92_2"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:75  %tmp_93_2 = sext i32 %p_Val2_31_2 to i33

]]></Node>
<StgValue><ssdm name="tmp_93_2"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:76  %r_V_2 = add nsw i33 %tmp_92_2, %tmp_93_2

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:77  %tmp_94_2 = icmp slt i33 %r_V_2, 1073741825

]]></Node>
<StgValue><ssdm name="tmp_94_2"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="67" op_0_bw="65">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:83  %tmp_973_2_cast = zext i65 %p_Val2_32_2 to i67

]]></Node>
<StgValue><ssdm name="tmp_973_2_cast"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:84  %p_Val2_34_2 = add i67 %tmp_973_2_cast, %tmp_71_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_34_2"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:85  %p_Val2_35_2 = call i32 @_ssdm_op_PartSelect.i32.i67.i32.i32(i67 %p_Val2_34_2, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_35_2"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:87  %tmp_101_2 = zext i1 %tmp_59 to i32

]]></Node>
<StgValue><ssdm name="tmp_101_2"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:88  %p_Val2_36_2 = add nsw i32 %tmp_101_2, %p_Val2_35_2

]]></Node>
<StgValue><ssdm name="p_Val2_36_2"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:89  %p_Val2_37_2 = sub i32 %p_Val2_28_2, %p_Val2_31_2

]]></Node>
<StgValue><ssdm name="p_Val2_37_2"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:90  %p_Val2_39_2 = add i32 %p_Val2_37_2, %z0_re_V_load

]]></Node>
<StgValue><ssdm name="p_Val2_39_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="220" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:91  %OP1_V_3_3 = sext i32 %p_Val2_39_2 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_3_3"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:92  %p_Val2_26_3 = mul nsw i64 %OP1_V_3_3, %OP1_V_3_3

]]></Node>
<StgValue><ssdm name="p_Val2_26_3"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:93  %p_Val2_27_3 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_26_3, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_27_3"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:94  %tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_26_3, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:97  %OP1_V_4_3 = sext i32 %p_Val2_36_2 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_4_3"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:98  %p_Val2_29_3 = mul nsw i64 %OP1_V_4_3, %OP1_V_4_3

]]></Node>
<StgValue><ssdm name="p_Val2_29_3"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:99  %p_Val2_30_3 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_29_3, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_30_3"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:100  %tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_29_3, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:108  %r_V_1_3 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %p_Val2_39_2, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_1_3"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="65" op_0_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:109  %OP1_V_cast_9 = sext i33 %r_V_1_3 to i65

]]></Node>
<StgValue><ssdm name="OP1_V_cast_9"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="65" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:110  %OP2_V_2_3_cast = sext i32 %p_Val2_36_2 to i65

]]></Node>
<StgValue><ssdm name="OP2_V_2_3_cast"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:111  %p_Val2_32_3 = mul i65 %OP2_V_2_3_cast, %OP1_V_cast_9

]]></Node>
<StgValue><ssdm name="p_Val2_32_3"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:115  %tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %p_Val2_32_3, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="233" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:95  %tmp_85_3 = zext i1 %tmp_60 to i32

]]></Node>
<StgValue><ssdm name="tmp_85_3"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:96  %p_Val2_28_3 = add nsw i32 %tmp_85_3, %p_Val2_27_3

]]></Node>
<StgValue><ssdm name="p_Val2_28_3"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:101  %tmp_89_3 = zext i1 %tmp_61 to i32

]]></Node>
<StgValue><ssdm name="tmp_89_3"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:102  %p_Val2_31_3 = add nsw i32 %tmp_89_3, %p_Val2_30_3

]]></Node>
<StgValue><ssdm name="p_Val2_31_3"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:103  %tmp_92_3 = sext i32 %p_Val2_28_3 to i33

]]></Node>
<StgValue><ssdm name="tmp_92_3"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:104  %tmp_93_3 = sext i32 %p_Val2_31_3 to i33

]]></Node>
<StgValue><ssdm name="tmp_93_3"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:105  %r_V_3 = add nsw i33 %tmp_93_3, %tmp_92_3

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:106  %tmp_94_3 = icmp slt i33 %r_V_3, 1073741825

]]></Node>
<StgValue><ssdm name="tmp_94_3"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="67" op_0_bw="65">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:112  %tmp_973_3_cast = zext i65 %p_Val2_32_3 to i67

]]></Node>
<StgValue><ssdm name="tmp_973_3_cast"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:113  %p_Val2_34_3 = add i67 %tmp_973_3_cast, %tmp_71_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_34_3"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:114  %p_Val2_35_3 = call i32 @_ssdm_op_PartSelect.i32.i67.i32.i32(i67 %p_Val2_34_3, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_35_3"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:116  %tmp_101_3 = zext i1 %tmp_62 to i32

]]></Node>
<StgValue><ssdm name="tmp_101_3"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:117  %p_Val2_36_3 = add nsw i32 %tmp_101_3, %p_Val2_35_3

]]></Node>
<StgValue><ssdm name="p_Val2_36_3"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:118  %p_Val2_37_3 = sub i32 %p_Val2_28_3, %p_Val2_31_3

]]></Node>
<StgValue><ssdm name="p_Val2_37_3"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:119  %p_Val2_39_3 = add i32 %z0_re_V_load, %p_Val2_37_3

]]></Node>
<StgValue><ssdm name="p_Val2_39_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="248" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:120  %OP1_V_3_4 = sext i32 %p_Val2_39_3 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_3_4"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:121  %p_Val2_26_4 = mul nsw i64 %OP1_V_3_4, %OP1_V_3_4

]]></Node>
<StgValue><ssdm name="p_Val2_26_4"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:122  %p_Val2_27_4 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_26_4, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_27_4"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:123  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_26_4, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:126  %OP1_V_4_4 = sext i32 %p_Val2_36_3 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_4_4"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:127  %p_Val2_29_4 = mul nsw i64 %OP1_V_4_4, %OP1_V_4_4

]]></Node>
<StgValue><ssdm name="p_Val2_29_4"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:128  %p_Val2_30_4 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_29_4, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_30_4"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:129  %tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_29_4, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:137  %r_V_1_4 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %p_Val2_39_3, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_1_4"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="65" op_0_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:138  %OP1_V_13_cast = sext i33 %r_V_1_4 to i65

]]></Node>
<StgValue><ssdm name="OP1_V_13_cast"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="65" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:139  %OP2_V_2_4_cast = sext i32 %p_Val2_36_3 to i65

]]></Node>
<StgValue><ssdm name="OP2_V_2_4_cast"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:140  %p_Val2_32_4 = mul i65 %OP2_V_2_4_cast, %OP1_V_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_32_4"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:144  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %p_Val2_32_4, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="261" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:124  %tmp_85_4 = zext i1 %tmp_63 to i32

]]></Node>
<StgValue><ssdm name="tmp_85_4"/></StgValue>
</operation>

<operation id="262" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:125  %p_Val2_28_4 = add nsw i32 %tmp_85_4, %p_Val2_27_4

]]></Node>
<StgValue><ssdm name="p_Val2_28_4"/></StgValue>
</operation>

<operation id="263" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:130  %tmp_89_4 = zext i1 %tmp_64 to i32

]]></Node>
<StgValue><ssdm name="tmp_89_4"/></StgValue>
</operation>

<operation id="264" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:131  %p_Val2_31_4 = add nsw i32 %tmp_89_4, %p_Val2_30_4

]]></Node>
<StgValue><ssdm name="p_Val2_31_4"/></StgValue>
</operation>

<operation id="265" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:132  %tmp_92_4 = sext i32 %p_Val2_28_4 to i33

]]></Node>
<StgValue><ssdm name="tmp_92_4"/></StgValue>
</operation>

<operation id="266" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:133  %tmp_93_4 = sext i32 %p_Val2_31_4 to i33

]]></Node>
<StgValue><ssdm name="tmp_93_4"/></StgValue>
</operation>

<operation id="267" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:134  %r_V_4 = add nsw i33 %tmp_92_4, %tmp_93_4

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="268" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:135  %tmp_94_4 = icmp slt i33 %r_V_4, 1073741825

]]></Node>
<StgValue><ssdm name="tmp_94_4"/></StgValue>
</operation>

<operation id="269" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="67" op_0_bw="65">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:141  %tmp_973_4_cast = zext i65 %p_Val2_32_4 to i67

]]></Node>
<StgValue><ssdm name="tmp_973_4_cast"/></StgValue>
</operation>

<operation id="270" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:142  %p_Val2_34_4 = add i67 %tmp_973_4_cast, %tmp_71_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_34_4"/></StgValue>
</operation>

<operation id="271" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:143  %p_Val2_35_4 = call i32 @_ssdm_op_PartSelect.i32.i67.i32.i32(i67 %p_Val2_34_4, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_35_4"/></StgValue>
</operation>

<operation id="272" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:145  %tmp_101_4 = zext i1 %tmp_65 to i32

]]></Node>
<StgValue><ssdm name="tmp_101_4"/></StgValue>
</operation>

<operation id="273" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:146  %p_Val2_36_4 = add nsw i32 %tmp_101_4, %p_Val2_35_4

]]></Node>
<StgValue><ssdm name="p_Val2_36_4"/></StgValue>
</operation>

<operation id="274" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:147  %p_Val2_37_4 = sub i32 %p_Val2_28_4, %p_Val2_31_4

]]></Node>
<StgValue><ssdm name="p_Val2_37_4"/></StgValue>
</operation>

<operation id="275" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:148  %p_Val2_39_4 = add i32 %p_Val2_37_4, %z0_re_V_load

]]></Node>
<StgValue><ssdm name="p_Val2_39_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="276" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:149  %OP1_V_3_5 = sext i32 %p_Val2_39_4 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_3_5"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:150  %p_Val2_26_5 = mul nsw i64 %OP1_V_3_5, %OP1_V_3_5

]]></Node>
<StgValue><ssdm name="p_Val2_26_5"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:151  %p_Val2_27_5 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_26_5, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_27_5"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:152  %tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_26_5, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:155  %OP1_V_4_5 = sext i32 %p_Val2_36_4 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_4_5"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:156  %p_Val2_29_5 = mul nsw i64 %OP1_V_4_5, %OP1_V_4_5

]]></Node>
<StgValue><ssdm name="p_Val2_29_5"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:157  %p_Val2_30_5 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_29_5, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_30_5"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:158  %tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_29_5, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:166  %r_V_1_5 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %p_Val2_39_4, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_1_5"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="65" op_0_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:167  %OP1_V_5_cast = sext i33 %r_V_1_5 to i65

]]></Node>
<StgValue><ssdm name="OP1_V_5_cast"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="65" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:168  %OP2_V_2_5_cast = sext i32 %p_Val2_36_4 to i65

]]></Node>
<StgValue><ssdm name="OP2_V_2_5_cast"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:169  %p_Val2_32_5 = mul i65 %OP2_V_2_5_cast, %OP1_V_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_32_5"/></StgValue>
</operation>

<operation id="288" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:173  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %p_Val2_32_5, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="289" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:153  %tmp_85_5 = zext i1 %tmp_66 to i32

]]></Node>
<StgValue><ssdm name="tmp_85_5"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:154  %p_Val2_28_5 = add nsw i32 %tmp_85_5, %p_Val2_27_5

]]></Node>
<StgValue><ssdm name="p_Val2_28_5"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:159  %tmp_89_5 = zext i1 %tmp_67 to i32

]]></Node>
<StgValue><ssdm name="tmp_89_5"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:160  %p_Val2_31_5 = add nsw i32 %tmp_89_5, %p_Val2_30_5

]]></Node>
<StgValue><ssdm name="p_Val2_31_5"/></StgValue>
</operation>

<operation id="293" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:161  %tmp_92_5 = sext i32 %p_Val2_28_5 to i33

]]></Node>
<StgValue><ssdm name="tmp_92_5"/></StgValue>
</operation>

<operation id="294" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:162  %tmp_93_5 = sext i32 %p_Val2_31_5 to i33

]]></Node>
<StgValue><ssdm name="tmp_93_5"/></StgValue>
</operation>

<operation id="295" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:163  %r_V_5 = add nsw i33 %tmp_92_5, %tmp_93_5

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="296" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:164  %tmp_94_5 = icmp slt i33 %r_V_5, 1073741825

]]></Node>
<StgValue><ssdm name="tmp_94_5"/></StgValue>
</operation>

<operation id="297" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="67" op_0_bw="65">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:170  %tmp_973_5_cast = zext i65 %p_Val2_32_5 to i67

]]></Node>
<StgValue><ssdm name="tmp_973_5_cast"/></StgValue>
</operation>

<operation id="298" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:171  %p_Val2_34_5 = add i67 %tmp_973_5_cast, %tmp_71_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_34_5"/></StgValue>
</operation>

<operation id="299" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:172  %p_Val2_35_5 = call i32 @_ssdm_op_PartSelect.i32.i67.i32.i32(i67 %p_Val2_34_5, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_35_5"/></StgValue>
</operation>

<operation id="300" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:174  %tmp_101_5 = zext i1 %tmp_68 to i32

]]></Node>
<StgValue><ssdm name="tmp_101_5"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:175  %p_Val2_36_5 = add nsw i32 %tmp_101_5, %p_Val2_35_5

]]></Node>
<StgValue><ssdm name="p_Val2_36_5"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:176  %p_Val2_37_5 = sub i32 %p_Val2_28_5, %p_Val2_31_5

]]></Node>
<StgValue><ssdm name="p_Val2_37_5"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:177  %p_Val2_39_5 = add i32 %p_Val2_37_5, %z0_re_V_load

]]></Node>
<StgValue><ssdm name="p_Val2_39_5"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="304" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:3  %i = phi i8 [ 0, %ap_fixed_base.exit ], [ %i_1_s, %"ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9" ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="305" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:178  %OP1_V_3_6 = sext i32 %p_Val2_39_5 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_3_6"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:179  %p_Val2_26_6 = mul nsw i64 %OP1_V_3_6, %OP1_V_3_6

]]></Node>
<StgValue><ssdm name="p_Val2_26_6"/></StgValue>
</operation>

<operation id="307" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:180  %p_Val2_27_6 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_26_6, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_27_6"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:181  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_26_6, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:184  %OP1_V_4_6 = sext i32 %p_Val2_36_5 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_4_6"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:185  %p_Val2_29_6 = mul nsw i64 %OP1_V_4_6, %OP1_V_4_6

]]></Node>
<StgValue><ssdm name="p_Val2_29_6"/></StgValue>
</operation>

<operation id="311" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:186  %p_Val2_30_6 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_29_6, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_30_6"/></StgValue>
</operation>

<operation id="312" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:187  %tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_29_6, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="313" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:195  %r_V_1_6 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %p_Val2_39_5, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_1_6"/></StgValue>
</operation>

<operation id="314" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="65" op_0_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:196  %OP1_V_6_cast = sext i33 %r_V_1_6 to i65

]]></Node>
<StgValue><ssdm name="OP1_V_6_cast"/></StgValue>
</operation>

<operation id="315" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="65" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:197  %OP2_V_2_6_cast = sext i32 %p_Val2_36_5 to i65

]]></Node>
<StgValue><ssdm name="OP2_V_2_6_cast"/></StgValue>
</operation>

<operation id="316" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:198  %p_Val2_32_6 = mul i65 %OP2_V_2_6_cast, %OP1_V_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_32_6"/></StgValue>
</operation>

<operation id="317" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:202  %tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %p_Val2_32_6, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="318" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:266  %exitcond_9 = icmp eq i8 %i, -9

]]></Node>
<StgValue><ssdm name="exitcond_9"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="319" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:2  %mandelbrot_float_fl = phi i16 [ 0, %ap_fixed_base.exit ], [ %tmp_96_1, %"ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9" ]

]]></Node>
<StgValue><ssdm name="mandelbrot_float_fl"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:49  %tmp_95_1_cast = zext i1 %tmp_94_1 to i2

]]></Node>
<StgValue><ssdm name="tmp_95_1_cast"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="2" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:78  %tmp_95_2_cast = zext i1 %tmp_94_2 to i2

]]></Node>
<StgValue><ssdm name="tmp_95_2_cast"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="2" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:136  %tmp_95_4_cast = zext i1 %tmp_94_4 to i2

]]></Node>
<StgValue><ssdm name="tmp_95_4_cast"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="2" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:165  %tmp_95_5_cast = zext i1 %tmp_94_5 to i2

]]></Node>
<StgValue><ssdm name="tmp_95_5_cast"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:182  %tmp_85_6 = zext i1 %tmp_69 to i32

]]></Node>
<StgValue><ssdm name="tmp_85_6"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:183  %p_Val2_28_6 = add nsw i32 %tmp_85_6, %p_Val2_27_6

]]></Node>
<StgValue><ssdm name="p_Val2_28_6"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:188  %tmp_89_6 = zext i1 %tmp_70 to i32

]]></Node>
<StgValue><ssdm name="tmp_89_6"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:189  %p_Val2_31_6 = add nsw i32 %tmp_89_6, %p_Val2_30_6

]]></Node>
<StgValue><ssdm name="p_Val2_31_6"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:190  %tmp_92_6 = sext i32 %p_Val2_28_6 to i33

]]></Node>
<StgValue><ssdm name="tmp_92_6"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:191  %tmp_93_6 = sext i32 %p_Val2_31_6 to i33

]]></Node>
<StgValue><ssdm name="tmp_93_6"/></StgValue>
</operation>

<operation id="330" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:192  %r_V_6 = add nsw i33 %tmp_93_6, %tmp_92_6

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="331" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:193  %tmp_94_6 = icmp slt i33 %r_V_6, 1073741825

]]></Node>
<StgValue><ssdm name="tmp_94_6"/></StgValue>
</operation>

<operation id="332" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:194  %tmp_95_6 = zext i1 %tmp_94_6 to i16

]]></Node>
<StgValue><ssdm name="tmp_95_6"/></StgValue>
</operation>

<operation id="333" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="67" op_0_bw="65">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:199  %tmp_973_6_cast = zext i65 %p_Val2_32_6 to i67

]]></Node>
<StgValue><ssdm name="tmp_973_6_cast"/></StgValue>
</operation>

<operation id="334" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:200  %p_Val2_34_6 = add i67 %tmp_973_6_cast, %tmp_71_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_34_6"/></StgValue>
</operation>

<operation id="335" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:201  %p_Val2_35_6 = call i32 @_ssdm_op_PartSelect.i32.i67.i32.i32(i67 %p_Val2_34_6, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_35_6"/></StgValue>
</operation>

<operation id="336" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:203  %tmp_101_6 = zext i1 %tmp_71 to i32

]]></Node>
<StgValue><ssdm name="tmp_101_6"/></StgValue>
</operation>

<operation id="337" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:204  %p_Val2_36_6 = add nsw i32 %tmp_101_6, %p_Val2_35_6

]]></Node>
<StgValue><ssdm name="p_Val2_36_6"/></StgValue>
</operation>

<operation id="338" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:205  %p_Val2_37_6 = sub i32 %p_Val2_28_6, %p_Val2_31_6

]]></Node>
<StgValue><ssdm name="p_Val2_37_6"/></StgValue>
</operation>

<operation id="339" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:206  %p_Val2_39_6 = add i32 %z0_re_V_load, %p_Val2_37_6

]]></Node>
<StgValue><ssdm name="p_Val2_39_6"/></StgValue>
</operation>

<operation id="340" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:207  %OP1_V_3_7 = sext i32 %p_Val2_39_6 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_3_7"/></StgValue>
</operation>

<operation id="341" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:208  %p_Val2_26_7 = mul nsw i64 %OP1_V_3_7, %OP1_V_3_7

]]></Node>
<StgValue><ssdm name="p_Val2_26_7"/></StgValue>
</operation>

<operation id="342" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:209  %p_Val2_27_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_26_7, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_27_7"/></StgValue>
</operation>

<operation id="343" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:210  %tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_26_7, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="344" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:211  %tmp_85_7 = zext i1 %tmp_72 to i32

]]></Node>
<StgValue><ssdm name="tmp_85_7"/></StgValue>
</operation>

<operation id="345" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:212  %p_Val2_28_7 = add nsw i32 %tmp_85_7, %p_Val2_27_7

]]></Node>
<StgValue><ssdm name="p_Val2_28_7"/></StgValue>
</operation>

<operation id="346" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:213  %OP1_V_4_7 = sext i32 %p_Val2_36_6 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_4_7"/></StgValue>
</operation>

<operation id="347" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:214  %p_Val2_29_7 = mul nsw i64 %OP1_V_4_7, %OP1_V_4_7

]]></Node>
<StgValue><ssdm name="p_Val2_29_7"/></StgValue>
</operation>

<operation id="348" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:215  %p_Val2_30_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_29_7, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_30_7"/></StgValue>
</operation>

<operation id="349" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:216  %tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_29_7, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="350" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:217  %tmp_89_7 = zext i1 %tmp_73 to i32

]]></Node>
<StgValue><ssdm name="tmp_89_7"/></StgValue>
</operation>

<operation id="351" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:218  %p_Val2_31_7 = add nsw i32 %tmp_89_7, %p_Val2_30_7

]]></Node>
<StgValue><ssdm name="p_Val2_31_7"/></StgValue>
</operation>

<operation id="352" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:219  %tmp_92_7 = sext i32 %p_Val2_28_7 to i33

]]></Node>
<StgValue><ssdm name="tmp_92_7"/></StgValue>
</operation>

<operation id="353" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:220  %tmp_93_7 = sext i32 %p_Val2_31_7 to i33

]]></Node>
<StgValue><ssdm name="tmp_93_7"/></StgValue>
</operation>

<operation id="354" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:221  %r_V_7 = add nsw i33 %tmp_92_7, %tmp_93_7

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="355" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:222  %tmp_94_7 = icmp slt i33 %r_V_7, 1073741825

]]></Node>
<StgValue><ssdm name="tmp_94_7"/></StgValue>
</operation>

<operation id="356" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="2" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:223  %tmp_95_7_cast = zext i1 %tmp_94_7 to i2

]]></Node>
<StgValue><ssdm name="tmp_95_7_cast"/></StgValue>
</operation>

<operation id="357" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:224  %r_V_1_7 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %p_Val2_39_6, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_1_7"/></StgValue>
</operation>

<operation id="358" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="65" op_0_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:225  %OP1_V_7_cast = sext i33 %r_V_1_7 to i65

]]></Node>
<StgValue><ssdm name="OP1_V_7_cast"/></StgValue>
</operation>

<operation id="359" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="65" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:226  %OP2_V_2_7_cast = sext i32 %p_Val2_36_6 to i65

]]></Node>
<StgValue><ssdm name="OP2_V_2_7_cast"/></StgValue>
</operation>

<operation id="360" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:227  %p_Val2_32_7 = mul i65 %OP2_V_2_7_cast, %OP1_V_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_32_7"/></StgValue>
</operation>

<operation id="361" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="67" op_0_bw="65">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:228  %tmp_973_7_cast = zext i65 %p_Val2_32_7 to i67

]]></Node>
<StgValue><ssdm name="tmp_973_7_cast"/></StgValue>
</operation>

<operation id="362" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:229  %p_Val2_34_7 = add i67 %tmp_973_7_cast, %tmp_71_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_34_7"/></StgValue>
</operation>

<operation id="363" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:230  %p_Val2_35_7 = call i32 @_ssdm_op_PartSelect.i32.i67.i32.i32(i67 %p_Val2_34_7, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_35_7"/></StgValue>
</operation>

<operation id="364" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:231  %tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %p_Val2_32_7, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="365" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:232  %tmp_101_7 = zext i1 %tmp_74 to i32

]]></Node>
<StgValue><ssdm name="tmp_101_7"/></StgValue>
</operation>

<operation id="366" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:233  %p_Val2_36_7 = add nsw i32 %tmp_101_7, %p_Val2_35_7

]]></Node>
<StgValue><ssdm name="p_Val2_36_7"/></StgValue>
</operation>

<operation id="367" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:234  %p_Val2_37_7 = sub i32 %p_Val2_28_7, %p_Val2_31_7

]]></Node>
<StgValue><ssdm name="p_Val2_37_7"/></StgValue>
</operation>

<operation id="368" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:235  %p_Val2_39_7 = add i32 %p_Val2_37_7, %z0_re_V_load

]]></Node>
<StgValue><ssdm name="p_Val2_39_7"/></StgValue>
</operation>

<operation id="369" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:236  %OP1_V_3_8 = sext i32 %p_Val2_39_7 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_3_8"/></StgValue>
</operation>

<operation id="370" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:237  %p_Val2_26_8 = mul nsw i64 %OP1_V_3_8, %OP1_V_3_8

]]></Node>
<StgValue><ssdm name="p_Val2_26_8"/></StgValue>
</operation>

<operation id="371" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:238  %p_Val2_27_8 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_26_8, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_27_8"/></StgValue>
</operation>

<operation id="372" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:239  %tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_26_8, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="373" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:240  %tmp_85_8 = zext i1 %tmp_75 to i32

]]></Node>
<StgValue><ssdm name="tmp_85_8"/></StgValue>
</operation>

<operation id="374" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:241  %p_Val2_28_8 = add nsw i32 %tmp_85_8, %p_Val2_27_8

]]></Node>
<StgValue><ssdm name="p_Val2_28_8"/></StgValue>
</operation>

<operation id="375" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:242  %OP1_V_4_8 = sext i32 %p_Val2_36_7 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_4_8"/></StgValue>
</operation>

<operation id="376" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:243  %p_Val2_29_8 = mul nsw i64 %OP1_V_4_8, %OP1_V_4_8

]]></Node>
<StgValue><ssdm name="p_Val2_29_8"/></StgValue>
</operation>

<operation id="377" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:244  %p_Val2_30_8 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_29_8, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_30_8"/></StgValue>
</operation>

<operation id="378" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:245  %tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_29_8, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="379" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:246  %tmp_89_8 = zext i1 %tmp_76 to i32

]]></Node>
<StgValue><ssdm name="tmp_89_8"/></StgValue>
</operation>

<operation id="380" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:247  %p_Val2_31_8 = add nsw i32 %tmp_89_8, %p_Val2_30_8

]]></Node>
<StgValue><ssdm name="p_Val2_31_8"/></StgValue>
</operation>

<operation id="381" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:248  %tmp_92_8 = sext i32 %p_Val2_28_8 to i33

]]></Node>
<StgValue><ssdm name="tmp_92_8"/></StgValue>
</operation>

<operation id="382" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:249  %tmp_93_8 = sext i32 %p_Val2_31_8 to i33

]]></Node>
<StgValue><ssdm name="tmp_93_8"/></StgValue>
</operation>

<operation id="383" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:250  %r_V_8 = add nsw i33 %tmp_93_8, %tmp_92_8

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="384" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:251  %tmp_94_8 = icmp slt i33 %r_V_8, 1073741825

]]></Node>
<StgValue><ssdm name="tmp_94_8"/></StgValue>
</operation>

<operation id="385" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="2" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:252  %tmp_95_8_cast = zext i1 %tmp_94_8 to i2

]]></Node>
<StgValue><ssdm name="tmp_95_8_cast"/></StgValue>
</operation>

<operation id="386" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:253  %tmp1 = add i16 %tmp_95_6, %mandelbrot_float_fl

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="387" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:254  %tmp2 = add i2 %tmp_95_4_cast, %tmp_95_5_cast

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="388" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:255  %tmp3 = add i2 %tmp_95_7_cast, %tmp2

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="389" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:260  %tmp6 = add i2 %tmp_95_8_cast, %tmp_95_1_cast

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="390" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:261  %tmp7 = add i2 %tmp_95_2_cast, %tmp6

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="391" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:5  %r_V_1_8 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %p_Val2_39_7, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_1_8"/></StgValue>
</operation>

<operation id="392" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="65" op_0_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:6  %OP1_V_8_cast = sext i33 %r_V_1_8 to i65

]]></Node>
<StgValue><ssdm name="OP1_V_8_cast"/></StgValue>
</operation>

<operation id="393" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="65" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:7  %OP2_V_2_8_cast = sext i32 %p_Val2_36_7 to i65

]]></Node>
<StgValue><ssdm name="OP2_V_2_8_cast"/></StgValue>
</operation>

<operation id="394" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:8  %p_Val2_32_8 = mul i65 %OP2_V_2_8_cast, %OP1_V_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_32_8"/></StgValue>
</operation>

<operation id="395" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="67" op_0_bw="65">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:9  %tmp_973_8_cast = zext i65 %p_Val2_32_8 to i67

]]></Node>
<StgValue><ssdm name="tmp_973_8_cast"/></StgValue>
</operation>

<operation id="396" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:10  %p_Val2_34_8 = add i67 %tmp_973_8_cast, %tmp_71_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_34_8"/></StgValue>
</operation>

<operation id="397" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:11  %p_Val2_35_8 = call i32 @_ssdm_op_PartSelect.i32.i67.i32.i32(i67 %p_Val2_34_8, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_35_8"/></StgValue>
</operation>

<operation id="398" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:12  %tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %p_Val2_32_8, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="399" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:13  %tmp_101_8 = zext i1 %tmp_77 to i32

]]></Node>
<StgValue><ssdm name="tmp_101_8"/></StgValue>
</operation>

<operation id="400" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:14  %p_Val2_36_8 = add nsw i32 %tmp_101_8, %p_Val2_35_8

]]></Node>
<StgValue><ssdm name="p_Val2_36_8"/></StgValue>
</operation>

<operation id="401" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:15  %p_Val2_37_8 = sub i32 %p_Val2_28_8, %p_Val2_31_8

]]></Node>
<StgValue><ssdm name="p_Val2_37_8"/></StgValue>
</operation>

<operation id="402" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:16  %p_Val2_39_8 = add i32 %z0_re_V_load, %p_Val2_37_8

]]></Node>
<StgValue><ssdm name="p_Val2_39_8"/></StgValue>
</operation>

<operation id="403" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:18  %OP1_V_3_9 = sext i32 %p_Val2_39_8 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_3_9"/></StgValue>
</operation>

<operation id="404" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:19  %p_Val2_26_9 = mul nsw i64 %OP1_V_3_9, %OP1_V_3_9

]]></Node>
<StgValue><ssdm name="p_Val2_26_9"/></StgValue>
</operation>

<operation id="405" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:20  %p_Val2_27_9 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_26_9, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_27_9"/></StgValue>
</operation>

<operation id="406" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:21  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_26_9, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="407" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:22  %tmp_85_9 = zext i1 %tmp_78 to i32

]]></Node>
<StgValue><ssdm name="tmp_85_9"/></StgValue>
</operation>

<operation id="408" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:23  %p_Val2_28_9 = add nsw i32 %tmp_85_9, %p_Val2_27_9

]]></Node>
<StgValue><ssdm name="p_Val2_28_9"/></StgValue>
</operation>

<operation id="409" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:24  %OP1_V_4_9 = sext i32 %p_Val2_36_8 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_4_9"/></StgValue>
</operation>

<operation id="410" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:25  %p_Val2_29_9 = mul nsw i64 %OP1_V_4_9, %OP1_V_4_9

]]></Node>
<StgValue><ssdm name="p_Val2_29_9"/></StgValue>
</operation>

<operation id="411" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:26  %p_Val2_30_9 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_29_9, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_30_9"/></StgValue>
</operation>

<operation id="412" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:27  %tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_29_9, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="413" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:28  %tmp_89_9 = zext i1 %tmp_79 to i32

]]></Node>
<StgValue><ssdm name="tmp_89_9"/></StgValue>
</operation>

<operation id="414" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:29  %p_Val2_31_9 = add nsw i32 %tmp_89_9, %p_Val2_30_9

]]></Node>
<StgValue><ssdm name="p_Val2_31_9"/></StgValue>
</operation>

<operation id="415" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:30  %tmp_92_9 = sext i32 %p_Val2_28_9 to i33

]]></Node>
<StgValue><ssdm name="tmp_92_9"/></StgValue>
</operation>

<operation id="416" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:31  %tmp_93_9 = sext i32 %p_Val2_31_9 to i33

]]></Node>
<StgValue><ssdm name="tmp_93_9"/></StgValue>
</operation>

<operation id="417" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:32  %r_V_9 = add nsw i33 %tmp_93_9, %tmp_92_9

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="418" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:33  %tmp_94_9 = icmp slt i33 %r_V_9, 1073741825

]]></Node>
<StgValue><ssdm name="tmp_94_9"/></StgValue>
</operation>

<operation id="419" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:35  %r_V_1_9 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %p_Val2_39_8, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_1_9"/></StgValue>
</operation>

<operation id="420" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="65" op_0_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:36  %OP1_V_9_cast = sext i33 %r_V_1_9 to i65

]]></Node>
<StgValue><ssdm name="OP1_V_9_cast"/></StgValue>
</operation>

<operation id="421" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="65" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:37  %OP2_V_2_9_cast = sext i32 %p_Val2_36_8 to i65

]]></Node>
<StgValue><ssdm name="OP2_V_2_9_cast"/></StgValue>
</operation>

<operation id="422" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:38  %p_Val2_32_9 = mul i65 %OP2_V_2_9_cast, %OP1_V_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_32_9"/></StgValue>
</operation>

<operation id="423" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="67" op_0_bw="65">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:39  %tmp_973_9_cast = zext i65 %p_Val2_32_9 to i67

]]></Node>
<StgValue><ssdm name="tmp_973_9_cast"/></StgValue>
</operation>

<operation id="424" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:40  %p_Val2_34_9 = add i67 %tmp_973_9_cast, %tmp_71_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_34_9"/></StgValue>
</operation>

<operation id="425" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:41  %p_Val2_35_9 = call i32 @_ssdm_op_PartSelect.i32.i67.i32.i32(i67 %p_Val2_34_9, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_35_9"/></StgValue>
</operation>

<operation id="426" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:42  %tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %p_Val2_32_9, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="427" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:43  %tmp_101_9 = zext i1 %tmp_80 to i32

]]></Node>
<StgValue><ssdm name="tmp_101_9"/></StgValue>
</operation>

<operation id="428" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:44  %p_Val2_36_9 = add nsw i32 %tmp_101_9, %p_Val2_35_9

]]></Node>
<StgValue><ssdm name="p_Val2_36_9"/></StgValue>
</operation>

<operation id="429" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:45  %p_Val2_37_9 = sub i32 %p_Val2_28_9, %p_Val2_31_9

]]></Node>
<StgValue><ssdm name="p_Val2_37_9"/></StgValue>
</operation>

<operation id="430" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:46  %p_Val2_39_9 = add i32 %z0_re_V_load, %p_Val2_37_9

]]></Node>
<StgValue><ssdm name="p_Val2_39_9"/></StgValue>
</operation>

<operation id="431" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:47  %OP1_V_3_s = sext i32 %p_Val2_39_9 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_3_s"/></StgValue>
</operation>

<operation id="432" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:48  %p_Val2_26_s = mul nsw i64 %OP1_V_3_s, %OP1_V_3_s

]]></Node>
<StgValue><ssdm name="p_Val2_26_s"/></StgValue>
</operation>

<operation id="433" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:49  %p_Val2_27_s = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_26_s, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_27_s"/></StgValue>
</operation>

<operation id="434" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:50  %tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_26_s, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="435" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:51  %tmp_85_s = zext i1 %tmp_81 to i32

]]></Node>
<StgValue><ssdm name="tmp_85_s"/></StgValue>
</operation>

<operation id="436" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:52  %p_Val2_28_s = add nsw i32 %tmp_85_s, %p_Val2_27_s

]]></Node>
<StgValue><ssdm name="p_Val2_28_s"/></StgValue>
</operation>

<operation id="437" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:53  %OP1_V_4_s = sext i32 %p_Val2_36_9 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_4_s"/></StgValue>
</operation>

<operation id="438" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:54  %p_Val2_29_s = mul nsw i64 %OP1_V_4_s, %OP1_V_4_s

]]></Node>
<StgValue><ssdm name="p_Val2_29_s"/></StgValue>
</operation>

<operation id="439" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:55  %p_Val2_30_s = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_29_s, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_30_s"/></StgValue>
</operation>

<operation id="440" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:56  %tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_29_s, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="441" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:57  %tmp_89_s = zext i1 %tmp_82 to i32

]]></Node>
<StgValue><ssdm name="tmp_89_s"/></StgValue>
</operation>

<operation id="442" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:58  %p_Val2_31_s = add nsw i32 %tmp_89_s, %p_Val2_30_s

]]></Node>
<StgValue><ssdm name="p_Val2_31_s"/></StgValue>
</operation>

<operation id="443" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:59  %tmp_92_s = sext i32 %p_Val2_28_s to i33

]]></Node>
<StgValue><ssdm name="tmp_92_s"/></StgValue>
</operation>

<operation id="444" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:60  %tmp_93_s = sext i32 %p_Val2_31_s to i33

]]></Node>
<StgValue><ssdm name="tmp_93_s"/></StgValue>
</operation>

<operation id="445" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:61  %r_V_10 = add nsw i33 %tmp_92_s, %tmp_93_s

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="446" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:62  %tmp_94_s = icmp slt i33 %r_V_10, 1073741825

]]></Node>
<StgValue><ssdm name="tmp_94_s"/></StgValue>
</operation>

<operation id="447" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:64  %r_V_1_s = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %p_Val2_39_9, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_1_s"/></StgValue>
</operation>

<operation id="448" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="65" op_0_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:65  %OP1_V_10_cast = sext i33 %r_V_1_s to i65

]]></Node>
<StgValue><ssdm name="OP1_V_10_cast"/></StgValue>
</operation>

<operation id="449" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="65" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:66  %OP2_V_2_cast_11 = sext i32 %p_Val2_36_9 to i65

]]></Node>
<StgValue><ssdm name="OP2_V_2_cast_11"/></StgValue>
</operation>

<operation id="450" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:67  %p_Val2_32_s = mul i65 %OP2_V_2_cast_11, %OP1_V_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_32_s"/></StgValue>
</operation>

<operation id="451" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="67" op_0_bw="65">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:68  %tmp_973_cast = zext i65 %p_Val2_32_s to i67

]]></Node>
<StgValue><ssdm name="tmp_973_cast"/></StgValue>
</operation>

<operation id="452" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:69  %p_Val2_34_s = add i67 %tmp_973_cast, %tmp_71_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_34_s"/></StgValue>
</operation>

<operation id="453" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:70  %p_Val2_35_s = call i32 @_ssdm_op_PartSelect.i32.i67.i32.i32(i67 %p_Val2_34_s, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_35_s"/></StgValue>
</operation>

<operation id="454" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:71  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %p_Val2_32_s, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="455" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:72  %tmp_101_s = zext i1 %tmp_83 to i32

]]></Node>
<StgValue><ssdm name="tmp_101_s"/></StgValue>
</operation>

<operation id="456" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:73  %p_Val2_36_s = add nsw i32 %tmp_101_s, %p_Val2_35_s

]]></Node>
<StgValue><ssdm name="p_Val2_36_s"/></StgValue>
</operation>

<operation id="457" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:74  %p_Val2_37_s = sub i32 %p_Val2_28_s, %p_Val2_31_s

]]></Node>
<StgValue><ssdm name="p_Val2_37_s"/></StgValue>
</operation>

<operation id="458" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:75  %p_Val2_39_s = add i32 %p_Val2_37_s, %z0_re_V_load

]]></Node>
<StgValue><ssdm name="p_Val2_39_s"/></StgValue>
</operation>

<operation id="459" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:76  %OP1_V_3_10 = sext i32 %p_Val2_39_s to i64

]]></Node>
<StgValue><ssdm name="OP1_V_3_10"/></StgValue>
</operation>

<operation id="460" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:77  %p_Val2_26_10 = mul nsw i64 %OP1_V_3_10, %OP1_V_3_10

]]></Node>
<StgValue><ssdm name="p_Val2_26_10"/></StgValue>
</operation>

<operation id="461" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:78  %p_Val2_27_10 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_26_10, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_27_10"/></StgValue>
</operation>

<operation id="462" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:79  %tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_26_10, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="463" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:80  %tmp_85_10 = zext i1 %tmp_84 to i32

]]></Node>
<StgValue><ssdm name="tmp_85_10"/></StgValue>
</operation>

<operation id="464" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:81  %p_Val2_28_10 = add nsw i32 %tmp_85_10, %p_Val2_27_10

]]></Node>
<StgValue><ssdm name="p_Val2_28_10"/></StgValue>
</operation>

<operation id="465" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:82  %OP1_V_4_10 = sext i32 %p_Val2_36_s to i64

]]></Node>
<StgValue><ssdm name="OP1_V_4_10"/></StgValue>
</operation>

<operation id="466" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:83  %p_Val2_29_10 = mul nsw i64 %OP1_V_4_10, %OP1_V_4_10

]]></Node>
<StgValue><ssdm name="p_Val2_29_10"/></StgValue>
</operation>

<operation id="467" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:84  %p_Val2_30_10 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_29_10, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_30_10"/></StgValue>
</operation>

<operation id="468" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:85  %tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_29_10, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="469" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:86  %tmp_89_10 = zext i1 %tmp_85 to i32

]]></Node>
<StgValue><ssdm name="tmp_89_10"/></StgValue>
</operation>

<operation id="470" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:87  %p_Val2_31_10 = add nsw i32 %tmp_89_10, %p_Val2_30_10

]]></Node>
<StgValue><ssdm name="p_Val2_31_10"/></StgValue>
</operation>

<operation id="471" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:88  %tmp_92_10 = sext i32 %p_Val2_28_10 to i33

]]></Node>
<StgValue><ssdm name="tmp_92_10"/></StgValue>
</operation>

<operation id="472" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:89  %tmp_93_10 = sext i32 %p_Val2_31_10 to i33

]]></Node>
<StgValue><ssdm name="tmp_93_10"/></StgValue>
</operation>

<operation id="473" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:90  %r_V_11 = add nsw i33 %tmp_93_10, %tmp_92_10

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="474" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:91  %tmp_94_10 = icmp slt i33 %r_V_11, 1073741825

]]></Node>
<StgValue><ssdm name="tmp_94_10"/></StgValue>
</operation>

<operation id="475" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:97  %r_V_1_10 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %p_Val2_39_s, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_1_10"/></StgValue>
</operation>

<operation id="476" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="65" op_0_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:98  %OP1_V_11_cast = sext i33 %r_V_1_10 to i65

]]></Node>
<StgValue><ssdm name="OP1_V_11_cast"/></StgValue>
</operation>

<operation id="477" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="65" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:99  %OP2_V_2_10_cast = sext i32 %p_Val2_36_s to i65

]]></Node>
<StgValue><ssdm name="OP2_V_2_10_cast"/></StgValue>
</operation>

<operation id="478" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:100  %p_Val2_32_10 = mul i65 %OP2_V_2_10_cast, %OP1_V_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_32_10"/></StgValue>
</operation>

<operation id="479" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="67" op_0_bw="65">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:101  %tmp_973_10_cast = zext i65 %p_Val2_32_10 to i67

]]></Node>
<StgValue><ssdm name="tmp_973_10_cast"/></StgValue>
</operation>

<operation id="480" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:102  %p_Val2_34_10 = add i67 %tmp_973_10_cast, %tmp_71_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_34_10"/></StgValue>
</operation>

<operation id="481" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:103  %p_Val2_35_10 = call i32 @_ssdm_op_PartSelect.i32.i67.i32.i32(i67 %p_Val2_34_10, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_35_10"/></StgValue>
</operation>

<operation id="482" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:104  %tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %p_Val2_32_10, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="483" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:105  %tmp_101_10 = zext i1 %tmp_86 to i32

]]></Node>
<StgValue><ssdm name="tmp_101_10"/></StgValue>
</operation>

<operation id="484" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:106  %p_Val2_36_10 = add nsw i32 %tmp_101_10, %p_Val2_35_10

]]></Node>
<StgValue><ssdm name="p_Val2_36_10"/></StgValue>
</operation>

<operation id="485" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:107  %p_Val2_37_10 = sub i32 %p_Val2_28_10, %p_Val2_31_10

]]></Node>
<StgValue><ssdm name="p_Val2_37_10"/></StgValue>
</operation>

<operation id="486" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:108  %p_Val2_39_10 = add i32 %z0_re_V_load, %p_Val2_37_10

]]></Node>
<StgValue><ssdm name="p_Val2_39_10"/></StgValue>
</operation>

<operation id="487" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:109  %OP1_V_3_11 = sext i32 %p_Val2_39_10 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_3_11"/></StgValue>
</operation>

<operation id="488" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:110  %p_Val2_26_11 = mul nsw i64 %OP1_V_3_11, %OP1_V_3_11

]]></Node>
<StgValue><ssdm name="p_Val2_26_11"/></StgValue>
</operation>

<operation id="489" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:111  %p_Val2_27_11 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_26_11, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_27_11"/></StgValue>
</operation>

<operation id="490" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:112  %tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_26_11, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="491" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:113  %tmp_85_11 = zext i1 %tmp_87 to i32

]]></Node>
<StgValue><ssdm name="tmp_85_11"/></StgValue>
</operation>

<operation id="492" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:114  %p_Val2_28_11 = add nsw i32 %tmp_85_11, %p_Val2_27_11

]]></Node>
<StgValue><ssdm name="p_Val2_28_11"/></StgValue>
</operation>

<operation id="493" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:115  %OP1_V_4_11 = sext i32 %p_Val2_36_10 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_4_11"/></StgValue>
</operation>

<operation id="494" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:116  %p_Val2_29_11 = mul nsw i64 %OP1_V_4_11, %OP1_V_4_11

]]></Node>
<StgValue><ssdm name="p_Val2_29_11"/></StgValue>
</operation>

<operation id="495" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:117  %p_Val2_30_11 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_29_11, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_30_11"/></StgValue>
</operation>

<operation id="496" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:118  %tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_29_11, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="497" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:119  %tmp_89_11 = zext i1 %tmp_88 to i32

]]></Node>
<StgValue><ssdm name="tmp_89_11"/></StgValue>
</operation>

<operation id="498" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:120  %p_Val2_31_11 = add nsw i32 %tmp_89_11, %p_Val2_30_11

]]></Node>
<StgValue><ssdm name="p_Val2_31_11"/></StgValue>
</operation>

<operation id="499" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:121  %tmp_92_11 = sext i32 %p_Val2_28_11 to i33

]]></Node>
<StgValue><ssdm name="tmp_92_11"/></StgValue>
</operation>

<operation id="500" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:122  %tmp_93_11 = sext i32 %p_Val2_31_11 to i33

]]></Node>
<StgValue><ssdm name="tmp_93_11"/></StgValue>
</operation>

<operation id="501" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:123  %r_V_12 = add nsw i33 %tmp_93_11, %tmp_92_11

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="502" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:124  %tmp_94_11 = icmp slt i33 %r_V_12, 1073741825

]]></Node>
<StgValue><ssdm name="tmp_94_11"/></StgValue>
</operation>

<operation id="503" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:127  %r_V_1_11 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %p_Val2_39_10, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_1_11"/></StgValue>
</operation>

<operation id="504" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="65" op_0_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:128  %OP1_V_12_cast = sext i33 %r_V_1_11 to i65

]]></Node>
<StgValue><ssdm name="OP1_V_12_cast"/></StgValue>
</operation>

<operation id="505" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="65" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:129  %OP2_V_2_11_cast = sext i32 %p_Val2_36_10 to i65

]]></Node>
<StgValue><ssdm name="OP2_V_2_11_cast"/></StgValue>
</operation>

<operation id="506" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:130  %p_Val2_32_11 = mul i65 %OP2_V_2_11_cast, %OP1_V_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_32_11"/></StgValue>
</operation>

<operation id="507" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="67" op_0_bw="65">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:131  %tmp_973_11_cast = zext i65 %p_Val2_32_11 to i67

]]></Node>
<StgValue><ssdm name="tmp_973_11_cast"/></StgValue>
</operation>

<operation id="508" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:132  %p_Val2_34_11 = add i67 %tmp_973_11_cast, %tmp_71_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_34_11"/></StgValue>
</operation>

<operation id="509" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:133  %p_Val2_35_11 = call i32 @_ssdm_op_PartSelect.i32.i67.i32.i32(i67 %p_Val2_34_11, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_35_11"/></StgValue>
</operation>

<operation id="510" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:134  %tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %p_Val2_32_11, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="511" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:135  %tmp_101_11 = zext i1 %tmp_89 to i32

]]></Node>
<StgValue><ssdm name="tmp_101_11"/></StgValue>
</operation>

<operation id="512" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:136  %p_Val2_36_11 = add nsw i32 %tmp_101_11, %p_Val2_35_11

]]></Node>
<StgValue><ssdm name="p_Val2_36_11"/></StgValue>
</operation>

<operation id="513" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:137  %p_Val2_37_11 = sub i32 %p_Val2_28_11, %p_Val2_31_11

]]></Node>
<StgValue><ssdm name="p_Val2_37_11"/></StgValue>
</operation>

<operation id="514" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:138  %p_Val2_39_11 = add i32 %z0_re_V_load, %p_Val2_37_11

]]></Node>
<StgValue><ssdm name="p_Val2_39_11"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="515" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:20  %tmp_79_cast = zext i1 %tmp_40 to i2

]]></Node>
<StgValue><ssdm name="tmp_79_cast"/></StgValue>
</operation>

<operation id="516" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="2" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:107  %tmp_95_3_cast = zext i1 %tmp_94_3 to i2

]]></Node>
<StgValue><ssdm name="tmp_95_3_cast"/></StgValue>
</operation>

<operation id="517" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="2">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:256  %tmp39_cast = zext i2 %tmp3 to i16

]]></Node>
<StgValue><ssdm name="tmp39_cast"/></StgValue>
</operation>

<operation id="518" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:257  %tmp4 = add i16 %tmp1, %tmp39_cast

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="519" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:258  %tmp5 = add i2 %tmp_79_cast, %tmp_95_3_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="520" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="3" op_0_bw="2">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:259  %tmp42_cast = zext i2 %tmp5 to i3

]]></Node>
<StgValue><ssdm name="tmp42_cast"/></StgValue>
</operation>

<operation id="521" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="3" op_0_bw="2">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:262  %tmp43_cast = zext i2 %tmp7 to i3

]]></Node>
<StgValue><ssdm name="tmp43_cast"/></StgValue>
</operation>

<operation id="522" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:263  %tmp8 = add i3 %tmp42_cast, %tmp43_cast

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="523" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="3">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:264  %tmp41_cast = zext i3 %tmp8 to i16

]]></Node>
<StgValue><ssdm name="tmp41_cast"/></StgValue>
</operation>

<operation id="524" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:265  %tmp_96_8 = add i16 %tmp4, %tmp41_cast

]]></Node>
<StgValue><ssdm name="tmp_96_8"/></StgValue>
</operation>

<operation id="525" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0:267  br i1 %exitcond_9, label %2, label %"ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="526" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:1  %tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="528" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:3  call void (...)* @_ssdm_op_SpecPipeline(i32 13, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:4  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str, i32 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="531" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:17  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 19, i64 19, i64 19) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="532" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:34  %tmp_95_9 = zext i1 %tmp_94_9 to i16

]]></Node>
<StgValue><ssdm name="tmp_95_9"/></StgValue>
</operation>

<operation id="533" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="2" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:63  %tmp_95_cast = zext i1 %tmp_94_s to i2

]]></Node>
<StgValue><ssdm name="tmp_95_cast"/></StgValue>
</operation>

<operation id="534" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="2" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:92  %tmp_95_10_cast = zext i1 %tmp_94_10 to i2

]]></Node>
<StgValue><ssdm name="tmp_95_10_cast"/></StgValue>
</operation>

<operation id="535" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:93  %tmp9 = add i16 %tmp_95_9, %tmp_96_8

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="536" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:94  %tmp10 = add i2 %tmp_95_10_cast, %tmp_95_cast

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="537" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="2">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:95  %tmp47_cast = zext i2 %tmp10 to i16

]]></Node>
<StgValue><ssdm name="tmp47_cast"/></StgValue>
</operation>

<operation id="538" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:96  %tmp_96_s = add i16 %tmp9, %tmp47_cast

]]></Node>
<StgValue><ssdm name="tmp_96_s"/></StgValue>
</operation>

<operation id="539" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:125  %tmp_95_s = zext i1 %tmp_94_11 to i16

]]></Node>
<StgValue><ssdm name="tmp_95_s"/></StgValue>
</operation>

<operation id="540" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:126  %tmp_96_1 = add i16 %tmp_95_s, %tmp_96_s

]]></Node>
<StgValue><ssdm name="tmp_96_1"/></StgValue>
</operation>

<operation id="541" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:139  %i_1_s = add i8 %i, 13

]]></Node>
<StgValue><ssdm name="i_1_s"/></StgValue>
</operation>

<operation id="542" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.9:140  br label %"ap_fixed_base<64, 8, true, 5, 3, 0>.exit237.0"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="543" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i16P(i16* %outp, i16 %tmp_96_8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="544" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
