#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000027e88b0 .scope module, "t_Lab3_Sequence_Recognizer" "t_Lab3_Sequence_Recognizer" 2 1;
 .timescale 0 0;
P_00000000027ffdf0 .param/l "stop_time" 0 2 4, +C4<00000000000000000000000010010110>;
v0000000002860e50_0 .var "clock", 0 0;
v0000000002860f90_0 .var "reset", 0 0;
v0000000002861530_0 .var "x", 0 0;
v000000000285fe10_0 .net "z_state_diagram", 0 0, v00000000028058c0_0;  1 drivers
v000000000285fd70_0 .net "z_structure", 0 0, L_0000000002862b60;  1 drivers
S_0000000002807950 .scope module, "state_diagram" "Lab3_Sequence_Recognizer_state_diagram" 2 6, 3 1 0, S_00000000027e88b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "z"
P_0000000002808c10 .param/l "S0" 0 3 7, C4<000>;
P_0000000002808c48 .param/l "S1" 0 3 8, C4<001>;
P_0000000002808c80 .param/l "S2" 0 3 9, C4<010>;
P_0000000002808cb8 .param/l "S3" 0 3 10, C4<011>;
P_0000000002808cf0 .param/l "S4" 0 3 11, C4<100>;
P_0000000002808d28 .param/l "S5" 0 3 12, C4<101>;
v0000000002805fa0_0 .net "clock", 0 0, v0000000002860e50_0;  1 drivers
v0000000002805820_0 .var "next_state", 2 0;
v0000000002805640_0 .net "reset", 0 0, v0000000002860f90_0;  1 drivers
v00000000028053c0_0 .var "state", 2 0;
v00000000028065e0_0 .net "x", 0 0, v0000000002861530_0;  1 drivers
v00000000028058c0_0 .var "z", 0 0;
E_00000000027ffbf0 .event edge, v00000000028065e0_0, v00000000028053c0_0;
E_00000000028001b0/0 .event negedge, v0000000002805640_0;
E_00000000028001b0/1 .event posedge, v0000000002805fa0_0;
E_00000000028001b0 .event/or E_00000000028001b0/0, E_00000000028001b0/1;
S_0000000002808d70 .scope module, "structure" "Lab3_Sequence_Recognizer_structure" 2 7, 4 1 0, S_00000000027e88b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "z"
L_00000000027feab0 .functor NOT 1, v00000000028055a0_0, C4<0>, C4<0>, C4<0>;
L_00000000027fe960 .functor AND 1, L_00000000027feab0, v0000000002861530_0, C4<1>, C4<1>;
L_00000000027fe570 .functor AND 1, v00000000028055a0_0, v0000000002805960_0, C4<1>, C4<1>;
L_00000000027fee30 .functor NOT 1, v0000000002861530_0, C4<0>, C4<0>, C4<0>;
L_00000000027feb90 .functor AND 1, L_00000000027fe570, L_00000000027fee30, C4<1>, C4<1>;
L_00000000027fe7a0 .functor OR 1, L_00000000027fe960, L_00000000027feb90, C4<0>, C4<0>;
L_00000000027fe420 .functor AND 1, v00000000028055a0_0, v0000000002861530_0, C4<1>, C4<1>;
L_00000000027fe5e0 .functor NOT 1, v00000000028055a0_0, C4<0>, C4<0>, C4<0>;
L_00000000027fe490 .functor NOT 1, v0000000002861530_0, C4<0>, C4<0>, C4<0>;
L_00000000027fe6c0 .functor AND 1, L_00000000027fe5e0, L_00000000027fe490, C4<1>, C4<1>;
L_00000000027fe730 .functor AND 1, L_00000000027fe6c0, v0000000002805960_0, C4<1>, C4<1>;
L_00000000027fe9d0 .functor OR 1, L_00000000027fe420, L_00000000027fe730, C4<0>, C4<0>;
L_00000000027fec70 .functor NOT 1, v00000000028055a0_0, C4<0>, C4<0>, C4<0>;
L_00000000027fef80 .functor NOT 1, v0000000002861530_0, C4<0>, C4<0>, C4<0>;
L_00000000027fea40 .functor AND 1, L_00000000027fec70, L_00000000027fef80, C4<1>, C4<1>;
L_00000000027fec00 .functor AND 1, L_00000000027fea40, v0000000002804880_0, C4<1>, C4<1>;
L_00000000027feff0 .functor OR 1, L_00000000027fe9d0, L_00000000027fec00, C4<0>, C4<0>;
L_00000000027ff140 .functor NOT 1, v0000000002861530_0, C4<0>, C4<0>, C4<0>;
L_00000000027ff060 .functor NOT 1, v00000000028055a0_0, C4<0>, C4<0>, C4<0>;
L_00000000027ff0d0 .functor NOT 1, v0000000002861530_0, C4<0>, C4<0>, C4<0>;
L_00000000027fe2d0 .functor AND 1, L_00000000027ff060, L_00000000027ff0d0, C4<1>, C4<1>;
L_00000000028632d0 .functor AND 1, L_00000000027fe2d0, v0000000002805960_0, C4<1>, C4<1>;
L_0000000002862d20 .functor AND 1, v00000000028055a0_0, v0000000002861530_0, C4<1>, C4<1>;
L_0000000002863260 .functor AND 1, L_0000000002862d20, v0000000002804880_0, C4<1>, C4<1>;
L_0000000002862b60 .functor OR 1, L_00000000028632d0, L_0000000002863260, C4<0>, C4<0>;
v0000000002804c40_0 .net "A", 0 0, v0000000002804880_0;  1 drivers
v0000000002804ce0_0 .net "B", 0 0, v0000000002805960_0;  1 drivers
v0000000002805780_0 .net "C", 0 0, v00000000028055a0_0;  1 drivers
v0000000002806540_0 .net "DA", 0 0, L_00000000027fe7a0;  1 drivers
v0000000002805aa0_0 .net "DB", 0 0, L_00000000027feff0;  1 drivers
v00000000028047e0_0 .net "DC", 0 0, L_00000000027ff140;  1 drivers
v0000000002806400_0 .net *"_s0", 0 0, L_00000000027feab0;  1 drivers
v0000000002805280_0 .net *"_s12", 0 0, L_00000000027fe420;  1 drivers
v0000000002805460_0 .net *"_s14", 0 0, L_00000000027fe5e0;  1 drivers
v0000000002805e60_0 .net *"_s16", 0 0, L_00000000027fe490;  1 drivers
v0000000002804ec0_0 .net *"_s18", 0 0, L_00000000027fe6c0;  1 drivers
v0000000002805b40_0 .net *"_s2", 0 0, L_00000000027fe960;  1 drivers
v00000000028056e0_0 .net *"_s20", 0 0, L_00000000027fe730;  1 drivers
v0000000002804920_0 .net *"_s22", 0 0, L_00000000027fe9d0;  1 drivers
v0000000002805f00_0 .net *"_s24", 0 0, L_00000000027fec70;  1 drivers
v0000000002805be0_0 .net *"_s26", 0 0, L_00000000027fef80;  1 drivers
v0000000002804b00_0 .net *"_s28", 0 0, L_00000000027fea40;  1 drivers
v0000000002806040_0 .net *"_s30", 0 0, L_00000000027fec00;  1 drivers
v0000000002804d80_0 .net *"_s36", 0 0, L_00000000027ff060;  1 drivers
v00000000028060e0_0 .net *"_s38", 0 0, L_00000000027ff0d0;  1 drivers
v0000000002806180_0 .net *"_s4", 0 0, L_00000000027fe570;  1 drivers
v0000000002806220_0 .net *"_s40", 0 0, L_00000000027fe2d0;  1 drivers
v0000000002806360_0 .net *"_s42", 0 0, L_00000000028632d0;  1 drivers
v0000000002804f60_0 .net *"_s44", 0 0, L_0000000002862d20;  1 drivers
v0000000002804ba0_0 .net *"_s46", 0 0, L_0000000002863260;  1 drivers
v00000000028062c0_0 .net *"_s6", 0 0, L_00000000027fee30;  1 drivers
v0000000002805320_0 .net *"_s8", 0 0, L_00000000027feb90;  1 drivers
v0000000002804e20_0 .net "clock", 0 0, v0000000002860e50_0;  alias, 1 drivers
v0000000002805000_0 .net "reset", 0 0, v0000000002860f90_0;  alias, 1 drivers
v0000000002805140_0 .net "state_structure", 2 0, L_000000000285ff50;  1 drivers
v0000000002805500_0 .net "x", 0 0, v0000000002861530_0;  alias, 1 drivers
v000000000285f910_0 .net "z", 0 0, L_0000000002862b60;  alias, 1 drivers
L_000000000285ff50 .concat [ 1 1 1 0], v00000000028055a0_0, v0000000002805960_0, v0000000002804880_0;
S_00000000027edfb0 .scope module, "DffA" "D_ff_AR" 4 14, 5 1 0, S_0000000002808d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "Q"
v0000000002804a60_0 .net "D", 0 0, L_00000000027fe7a0;  alias, 1 drivers
v0000000002804880_0 .var "Q", 0 0;
v0000000002804740_0 .net "clock", 0 0, v0000000002860e50_0;  alias, 1 drivers
v0000000002805c80_0 .net "reset", 0 0, v0000000002860f90_0;  alias, 1 drivers
S_00000000027ee130 .scope module, "DffB" "D_ff_AR" 4 15, 5 1 0, S_0000000002808d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "Q"
v00000000028064a0_0 .net "D", 0 0, L_00000000027feff0;  alias, 1 drivers
v0000000002805960_0 .var "Q", 0 0;
v0000000002805d20_0 .net "clock", 0 0, v0000000002860e50_0;  alias, 1 drivers
v00000000028050a0_0 .net "reset", 0 0, v0000000002860f90_0;  alias, 1 drivers
S_0000000001188aa0 .scope module, "DffC" "D_ff_AR" 4 16, 5 1 0, S_0000000002808d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "Q"
v0000000002805dc0_0 .net "D", 0 0, L_00000000027ff140;  alias, 1 drivers
v00000000028055a0_0 .var "Q", 0 0;
v0000000002805a00_0 .net "clock", 0 0, v0000000002860e50_0;  alias, 1 drivers
v00000000028049c0_0 .net "reset", 0 0, v0000000002860f90_0;  alias, 1 drivers
    .scope S_0000000002807950;
T_0 ;
    %wait E_00000000028001b0;
    %load/vec4 v0000000002805640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000028053c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000002805820_0;
    %assign/vec4 v00000000028053c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000002807950;
T_1 ;
    %wait E_00000000027ffbf0;
    %load/vec4 v00000000028053c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v00000000028065e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000002805820_0, 0, 3;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002805820_0, 0, 3;
T_1.8 ;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v00000000028065e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002805820_0, 0, 3;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002805820_0, 0, 3;
T_1.10 ;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v00000000028065e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000002805820_0, 0, 3;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000002805820_0, 0, 3;
T_1.12 ;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v00000000028065e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002805820_0, 0, 3;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002805820_0, 0, 3;
T_1.14 ;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v00000000028065e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000002805820_0, 0, 3;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000002805820_0, 0, 3;
T_1.16 ;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v00000000028065e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002805820_0, 0, 3;
    %jmp T_1.18;
T_1.17 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002805820_0, 0, 3;
T_1.18 ;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000002807950;
T_2 ;
    %wait E_00000000027ffbf0;
    %load/vec4 v00000000028053c0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028058c0_0, 0, 1;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v00000000028065e0_0;
    %inv;
    %store/vec4 v00000000028058c0_0, 0, 1;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v00000000028065e0_0;
    %store/vec4 v00000000028058c0_0, 0, 1;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000027edfb0;
T_3 ;
    %wait E_00000000028001b0;
    %load/vec4 v0000000002805c80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002804880_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000002804a60_0;
    %assign/vec4 v0000000002804880_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000027ee130;
T_4 ;
    %wait E_00000000028001b0;
    %load/vec4 v00000000028050a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002805960_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000028064a0_0;
    %assign/vec4 v0000000002805960_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000001188aa0;
T_5 ;
    %wait E_00000000028001b0;
    %load/vec4 v00000000028049c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028055a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000002805dc0_0;
    %assign/vec4 v00000000028055a0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000027e88b0;
T_6 ;
    %delay 150, 0;
    %vpi_call 2 9 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000000027e88b0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002860f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002860e50_0, 0, 1;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0000000002860e50_0;
    %inv;
    %store/vec4 v0000000002860e50_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_00000000027e88b0;
T_8 ;
    %fork t_1, S_00000000027e88b0;
    %fork t_2, S_00000000027e88b0;
    %fork t_3, S_00000000027e88b0;
    %fork t_4, S_00000000027e88b0;
    %fork t_5, S_00000000027e88b0;
    %fork t_6, S_00000000027e88b0;
    %fork t_7, S_00000000027e88b0;
    %fork t_8, S_00000000027e88b0;
    %fork t_9, S_00000000027e88b0;
    %fork t_10, S_00000000027e88b0;
    %fork t_11, S_00000000027e88b0;
    %fork t_12, S_00000000027e88b0;
    %fork t_13, S_00000000027e88b0;
    %fork t_14, S_00000000027e88b0;
    %fork t_15, S_00000000027e88b0;
    %fork t_16, S_00000000027e88b0;
    %fork t_17, S_00000000027e88b0;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002861530_0, 0, 1;
    %end;
t_2 ;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002860f90_0, 0, 1;
    %end;
t_3 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002861530_0, 0, 1;
    %end;
t_4 ;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002861530_0, 0, 1;
    %end;
t_5 ;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002861530_0, 0, 1;
    %end;
t_6 ;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002861530_0, 0, 1;
    %end;
t_7 ;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002861530_0, 0, 1;
    %end;
t_8 ;
    %delay 60, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002861530_0, 0, 1;
    %end;
t_9 ;
    %delay 70, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002861530_0, 0, 1;
    %end;
t_10 ;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002860f90_0, 0, 1;
    %end;
t_11 ;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002861530_0, 0, 1;
    %end;
t_12 ;
    %delay 84, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002860f90_0, 0, 1;
    %end;
t_13 ;
    %delay 90, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002861530_0, 0, 1;
    %end;
t_14 ;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002861530_0, 0, 1;
    %end;
t_15 ;
    %delay 110, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002861530_0, 0, 1;
    %end;
t_16 ;
    %delay 120, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002861530_0, 0, 1;
    %end;
t_17 ;
    %delay 130, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002861530_0, 0, 1;
    %end;
    .scope S_00000000027e88b0;
t_0 ;
    %end;
    .thread T_8;
    .scope S_00000000027e88b0;
T_9 ;
    %vpi_call 2 39 "$dumpfile", "t_Lab3_Sequence_Recognizer.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "t_Lab3_Sequence_Recognizer.v";
    "Lab3_Sequence_Recognizer_state_diagram.v";
    "Lab3_Sequence_Recognizer_structure.v";
    "D_ff_AR.v";
