// Seed: 1519852688
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_8 = 1'b0;
  always id_1 = 1;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input wor id_5,
    output wire id_6,
    input wand id_7,
    input supply1 id_8,
    input tri id_9,
    input wor id_10,
    input tri1 id_11,
    output tri id_12
    , id_17,
    input wand id_13,
    output supply1 id_14,
    inout wand id_15
);
  assign id_3 = 1;
  wire id_18, id_19;
  module_0(
      id_19, id_19, id_17, id_18, id_18, id_17, id_18, id_17, id_19, id_19
  );
endmodule
