{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 09 01:39:02 2020 " "Info: Processing started: Mon Mar 09 01:39:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test_moteur -c Test_moteur " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Test_moteur -c Test_moteur" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Test_moteur.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Test_moteur.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Test_moteur " "Info: Found entity 1: Test_moteur" {  } { { "Test_moteur.bdf" "" { Schematic "C:/Users/arsen/Desktop/capt2/Test_moteur.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Test_moteur " "Info: Elaborating entity \"Test_moteur\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "Moteur.vhd 2 1 " "Warning: Using design file Moteur.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Moteur-Behavioral " "Info: Found design unit 1: Moteur-Behavioral" {  } { { "Moteur.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Moteur.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Moteur " "Info: Found entity 1: Moteur" {  } { { "Moteur.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Moteur.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Moteur Moteur:inst4 " "Info: Elaborating entity \"Moteur\" for hierarchy \"Moteur:inst4\"" {  } { { "Test_moteur.bdf" "inst4" { Schematic "C:/Users/arsen/Desktop/capt2/Test_moteur.bdf" { { -16 160 344 80 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "div1hz.vhd 2 1 " "Warning: Using design file div1hz.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div1hz-SYN " "Info: Found design unit 1: div1hz-SYN" {  } { { "div1hz.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/div1hz.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 div1hz " "Info: Found entity 1: div1hz" {  } { { "div1hz.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/div1hz.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div1hz div1hz:inst3 " "Info: Elaborating entity \"div1hz\" for hierarchy \"div1hz:inst3\"" {  } { { "Test_moteur.bdf" "inst3" { Schematic "C:/Users/arsen/Desktop/capt2/Test_moteur.bdf" { { 112 112 256 176 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter div1hz:inst3\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"div1hz:inst3\|lpm_counter:lpm_counter_component\"" {  } { { "div1hz.vhd" "lpm_counter_component" { Text "C:/Users/arsen/Desktop/capt2/div1hz.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "div1hz:inst3\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"div1hz:inst3\|lpm_counter:lpm_counter_component\"" {  } { { "div1hz.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/div1hz.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div1hz:inst3\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"div1hz:inst3\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 30 " "Info: Parameter \"lpm_width\" = \"30\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "div1hz.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/div1hz.vhd" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gph.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gph " "Info: Found entity 1: cntr_gph" {  } { { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gph div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated " "Info: Elaborating entity \"cntr_gph\" for hierarchy \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 13 " "Info: 13 registers lost all their fanouts during netlist optimizations. The first 13 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[29\] " "Info: Register \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[28\] " "Info: Register \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[27\] " "Info: Register \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[26\] " "Info: Register \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[25\] " "Info: Register \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[24\] " "Info: Register \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[23\] " "Info: Register \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[22\] " "Info: Register \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[21\] " "Info: Register \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[20\] " "Info: Register \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[19\] " "Info: Register \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[18\] " "Info: Register \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] " "Info: Register \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "distance\[3\] " "Warning (15610): No output dependent on input pin \"distance\[3\]\"" {  } { { "Test_moteur.bdf" "" { Schematic "C:/Users/arsen/Desktop/capt2/Test_moteur.bdf" { { 24 -184 -16 40 "distance\[8..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "distance\[2\] " "Warning (15610): No output dependent on input pin \"distance\[2\]\"" {  } { { "Test_moteur.bdf" "" { Schematic "C:/Users/arsen/Desktop/capt2/Test_moteur.bdf" { { 24 -184 -16 40 "distance\[8..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "distance\[1\] " "Warning (15610): No output dependent on input pin \"distance\[1\]\"" {  } { { "Test_moteur.bdf" "" { Schematic "C:/Users/arsen/Desktop/capt2/Test_moteur.bdf" { { 24 -184 -16 40 "distance\[8..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "distance\[0\] " "Warning (15610): No output dependent on input pin \"distance\[0\]\"" {  } { { "Test_moteur.bdf" "" { Schematic "C:/Users/arsen/Desktop/capt2/Test_moteur.bdf" { { 24 -184 -16 40 "distance\[8..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Info: Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Info: Implemented 24 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 09 01:39:03 2020 " "Info: Processing ended: Mon Mar 09 01:39:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
