{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 0,
    "design__inferred_latch__count": 0,
    "design__instance__count": 23208,
    "design__instance__area": 233694,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 1102,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 157,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 8,
    "power__internal__total": 0.0037833801470696926,
    "power__switching__total": 0.0017278719460591674,
    "power__leakage__total": 2.3234747459355276e-07,
    "power__total": 0.005511484574526548,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 2.782194,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 3.019676,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.308211,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 5.111906,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.308211,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 8.507296,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 1753,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 157,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 657,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 5.234649,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 5.883865,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.833071,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 1.96216,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.833071,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 1.96216,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 573,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 157,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 8,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 1.779881,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 2.006497,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11126,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 6.311068,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.11126,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 10.719719,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 981,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 157,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 7,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": 2.549451,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 2.853037,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.304282,
    "timing__setup__ws__corner:min_tt_025C_1v80": 5.276517,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.304282,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 8.833034,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 1582,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 157,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 586,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": 4.821999,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 5.502791,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.827658,
    "timing__setup__ws__corner:min_ss_100C_1v60": 2.283544,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.827658,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.760789,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 422,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 157,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 7,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 1.642391,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 1.898683,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.108964,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 6.451732,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.108964,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 10.939692,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 1171,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 157,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 13,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": 2.93853,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 3.195784,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.31131,
    "timing__setup__ws__corner:max_tt_025C_1v80": 4.96293,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.31131,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 8.323166,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 1929,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 157,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 733,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": 5.509754,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 6.145562,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.842945,
    "timing__setup__ws__corner:max_ss_100C_1v60": 1.280142,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.842945,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 1.280142,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 634,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 157,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 14,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 1.841172,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 2.10713,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.113193,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 6.179272,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.113193,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 10.608736,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "design__max_slew_violation__count": 1929,
    "design__max_fanout_violation__count": 157,
    "design__max_cap_violation__count": 733,
    "clock__skew__worst_hold": 5.509754,
    "clock__skew__worst_setup": 1.898683,
    "timing__hold__ws": 0.108964,
    "timing__setup__ws": 1.280142,
    "timing__hold__tns": 0.0,
    "timing__setup__tns": 0.0,
    "timing__hold__wns": 0.0,
    "timing__setup__wns": 0.0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.108964,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 1.280142,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 1378.16 225.76",
    "design__core__bbox": "2.76 2.72 1375.4 223.04",
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__io": 45,
    "design__die__area": 311133,
    "design__core__area": 302420,
    "design__instance__count__stdcell": 23207,
    "design__instance__area__stdcell": 179079,
    "design__instance__count__macros": 1,
    "design__instance__area__macros": 54614.9,
    "design__instance__utilization": 0.772747,
    "design__instance__utilization__stdcell": 0.722661,
    "design__power_grid_violation__count__net:VGND": 2160,
    "design__power_grid_violation__count__net:VPWR": 3176,
    "design__power_grid_violation__count": 5336,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 643463,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 795,
    "antenna__violating__nets": 79,
    "antenna__violating__pins": 100,
    "route__antenna_violation__count": 79,
    "route__net": 19702,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 23756,
    "route__wirelength__iter:1": 778644,
    "route__drc_errors__iter:2": 13542,
    "route__wirelength__iter:2": 770355,
    "route__drc_errors__iter:3": 12725,
    "route__wirelength__iter:3": 768299,
    "route__drc_errors__iter:4": 3749,
    "route__wirelength__iter:4": 767111,
    "route__drc_errors__iter:5": 1197,
    "route__wirelength__iter:5": 767494,
    "route__drc_errors__iter:6": 475,
    "route__wirelength__iter:6": 767313,
    "route__drc_errors__iter:7": 248,
    "route__wirelength__iter:7": 767380,
    "route__drc_errors__iter:8": 211,
    "route__wirelength__iter:8": 767396,
    "route__drc_errors__iter:9": 173,
    "route__wirelength__iter:9": 767372,
    "route__drc_errors__iter:10": 100,
    "route__wirelength__iter:10": 767322,
    "route__drc_errors__iter:11": 6,
    "route__wirelength__iter:11": 767336,
    "route__drc_errors__iter:12": 1,
    "route__wirelength__iter:12": 767331,
    "route__drc_errors__iter:13": 1,
    "route__wirelength__iter:13": 767331,
    "route__drc_errors__iter:14": 1,
    "route__wirelength__iter:14": 767331,
    "route__drc_errors__iter:15": 1,
    "route__wirelength__iter:15": 767331,
    "route__drc_errors__iter:16": 1,
    "route__wirelength__iter:16": 767331,
    "route__drc_errors__iter:17": 1,
    "route__wirelength__iter:17": 767331,
    "route__drc_errors__iter:18": 1,
    "route__wirelength__iter:18": 767331,
    "route__drc_errors__iter:19": 0,
    "route__wirelength__iter:19": 767332,
    "route__drc_errors": 0,
    "route__wirelength": 767332,
    "route__vias": 165891,
    "route__vias__singlecut": 165891,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 1,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 1661.64,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 101,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 101,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 101,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 101,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 101,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 101,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 101,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 101,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 101,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 101,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79976,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79996,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000236478,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000583682,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 5.61211e-05,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000583682,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 4.04e-05,
    "ir__drop__worst": 0.000236,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}