
---------- Begin Simulation Statistics ----------
final_tick                                   35714500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64517                       # Simulator instruction rate (inst/s)
host_mem_usage                                 653560                       # Number of bytes of host memory used
host_op_rate                                   125185                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.12                       # Real time elapsed on the host
host_tick_rate                              287901321                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        7992                       # Number of instructions simulated
sim_ops                                         15527                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000036                       # Number of seconds simulated
sim_ticks                                    35714500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                     10460                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     6834                       # number of cc regfile writes
system.cpu.committedInsts                        7992                       # Number of Instructions Simulated
system.cpu.committedOps                         15527                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               8.937688                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         8.937688                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                      1509                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      697                       # number of floating regfile writes
system.cpu.idleCycles                           36784                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  672                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     2316                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.337659                       # Inst execution rate
system.cpu.iew.exec_refs                         4719                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       2139                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2627                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2986                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                32                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2570                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               27729                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  2580                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               865                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 24119                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     16                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1313                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    594                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1333                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             11                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          629                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             43                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     23746                       # num instructions consuming a value
system.cpu.iew.wb_count                         23436                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.666133                       # average fanout of values written-back
system.cpu.iew.wb_producers                     15818                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.328097                       # insts written-back per cycle
system.cpu.iew.wb_sent                          23766                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    32065                       # number of integer regfile reads
system.cpu.int_regfile_writes                   17942                       # number of integer regfile writes
system.cpu.ipc                               0.111886                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.111886                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               756      3.03%      3.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 18652     74.66%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.02%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    28      0.11%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 136      0.54%     78.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  154      0.62%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   48      0.19%     79.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 218      0.87%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2714     10.86%     90.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1690      6.76%     97.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              54      0.22%     97.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            528      2.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  24984                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1301                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2585                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1263                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1455                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         303                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012128                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     225     74.26%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     74.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     11      3.63%     77.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     77.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.33%     78.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.66%     78.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     78.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     78.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     78.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     78.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     78.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     78.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     78.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     78.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     78.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     78.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     78.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     78.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     78.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     78.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     78.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     78.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     78.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     78.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     78.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     78.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     78.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     78.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     78.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     78.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     78.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     78.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     78.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     34     11.22%     90.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    21      6.93%     97.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 2      0.66%     97.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      2.31%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  23230                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              82383                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        22173                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             38480                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      27726                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     24984                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   3                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           12196                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                51                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        13578                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         34646                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.721122                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.679119                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               27253     78.66%     78.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1805      5.21%     83.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1363      3.93%     87.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 998      2.88%     90.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 962      2.78%     93.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 887      2.56%     96.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 709      2.05%     98.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 430      1.24%     99.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 239      0.69%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           34646                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.349769                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads                24                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                3                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2986                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2570                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   10360                       # number of misc regfile reads
system.cpu.numCycles                            71430                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             294                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            3                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           694                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           31                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           29                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          733                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             29                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                    3883                       # Number of BP lookups
system.cpu.branchPred.condPredicted              2693                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               657                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1782                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    1048                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             58.810325                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     294                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             282                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 12                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              270                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           90                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts           11986                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts               572                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples        32702                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.474803                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.406829                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0           27694     84.69%     84.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1            1503      4.60%     89.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2             965      2.95%     92.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3             949      2.90%     95.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4             531      1.62%     96.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5             318      0.97%     97.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6             150      0.46%     98.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7             103      0.31%     98.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8             489      1.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total        32702                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted                 7992                       # Number of instructions committed
system.cpu.commit.opsCommitted                  15527                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                        3062                       # Number of memory references committed
system.cpu.commit.loads                          1477                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                       1652                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                       1133                       # Number of committed floating point instructions.
system.cpu.commit.integer                       14787                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   143                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          279      1.80%      1.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu        11670     75.16%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.03%     76.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.14%     77.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          135      0.87%     77.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     77.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     77.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           94      0.61%     78.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     78.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.30%     78.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          215      1.38%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead         1431      9.22%     89.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1127      7.26%     96.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead           46      0.30%     97.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite          458      2.95%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total        15527                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples           489                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data         3483                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3483                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3483                       # number of overall hits
system.cpu.dcache.overall_hits::total            3483                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          370                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            370                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          370                       # number of overall misses
system.cpu.dcache.overall_misses::total           370                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     30429999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     30429999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     30429999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     30429999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         3853                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3853                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3853                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3853                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.096029                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.096029                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.096029                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.096029                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82243.240541                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82243.240541                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82243.240541                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82243.240541                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1643                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    86.473684                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            6                       # number of writebacks
system.cpu.dcache.writebacks::total                 6                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          133                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          133                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          133                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          133                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          237                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          237                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          237                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          237                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     20945499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     20945499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     20945499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     20945499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.061511                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061511                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.061511                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061511                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 88377.632911                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88377.632911                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 88377.632911                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88377.632911                       # average overall mshr miss latency
system.cpu.dcache.replacements                     16                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2003                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2003                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          264                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           264                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21547500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21547500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2267                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2267                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.116453                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.116453                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81619.318182                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81619.318182                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          132                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          132                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          132                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          132                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12263500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12263500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.058227                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058227                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 92905.303030                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 92905.303030                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1480                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1480                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          106                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          106                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8882499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8882499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.066835                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.066835                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83797.160377                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83797.160377                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8681999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8681999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.066204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.066204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82685.704762                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82685.704762                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     35714500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           123.330723                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3720                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               237                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.696203                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   123.330723                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.120440                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.120440                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.215820                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             31061                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            31061                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     35714500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                    17304                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                 11726                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                      4561                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                   461                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                    594                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                 1189                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   212                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                  31238                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                   854                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                        2520                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        2142                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            74                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            18                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     35714500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     35714500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     35714500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              17886                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                          18363                       # Number of instructions fetch has processed
system.cpu.fetch.branches                        3883                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               1354                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                         15011                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                    1596                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  134                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           782                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                      2766                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   357                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples              34646                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.011314                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.496536                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                    29044     83.83%     83.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                      327      0.94%     84.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                      326      0.94%     85.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                      468      1.35%     87.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                      352      1.02%     88.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                      315      0.91%     88.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                      260      0.75%     89.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                      320      0.92%     90.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                     3234      9.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total                34646                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.054361                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.257077                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst         2172                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             2172                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         2172                       # number of overall hits
system.cpu.icache.overall_hits::total            2172                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          594                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            594                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          594                       # number of overall misses
system.cpu.icache.overall_misses::total           594                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45497499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45497499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45497499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45497499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         2766                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2766                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         2766                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2766                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.214751                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.214751                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.214751                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.214751                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76595.116162                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76595.116162                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76595.116162                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76595.116162                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          445                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           89                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           15                       # number of writebacks
system.cpu.icache.writebacks::total                15                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          129                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          129                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          129                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          129                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          465                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          465                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          465                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          465                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37282499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37282499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37282499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37282499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.168113                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.168113                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.168113                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.168113                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80177.417204                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80177.417204                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80177.417204                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80177.417204                       # average overall mshr miss latency
system.cpu.icache.replacements                     15                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         2172                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            2172                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          594                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           594                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45497499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45497499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         2766                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2766                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.214751                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.214751                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76595.116162                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76595.116162                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          129                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          129                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          465                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          465                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37282499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37282499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.168113                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.168113                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80177.417204                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80177.417204                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     35714500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           222.346420                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2636                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               464                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.681034                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   222.346420                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.217135                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.217135                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          302                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.438477                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              5996                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             5996                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     35714500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                        2905                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           181                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     35714500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     35714500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     35714500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                         190                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    1509                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  11                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                    985                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON     35714500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                    594                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                    17701                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                    4715                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             34                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                      4581                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                  7021                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                  30097                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    20                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     94                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   6830                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands               32417                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                       72715                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                    42685                       # Number of integer rename lookups
system.cpu.rename.fpLookups                      1549                       # Number of floating rename lookups
system.cpu.rename.committedMaps                 17231                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                    15180                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       3                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   3                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      1702                       # count of insts added to the skid buffer
system.cpu.rob.reads                            59570                       # The number of ROB reads
system.cpu.rob.writes                           56989                       # The number of ROB writes
system.cpu.thread_0.numInsts                     7992                       # Number of Instructions committed
system.cpu.thread_0.numOps                      15527                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    7                       # number of demand (read+write) hits
system.l2.demand_hits::total                       10                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   3                       # number of overall hits
system.l2.overall_hits::.cpu.data                   7                       # number of overall hits
system.l2.overall_hits::total                      10                       # number of overall hits
system.l2.demand_misses::.cpu.inst                462                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                230                       # number of demand (read+write) misses
system.l2.demand_misses::total                    692                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               462                       # number of overall misses
system.l2.overall_misses::.cpu.data               230                       # number of overall misses
system.l2.overall_misses::total                   692                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36551000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     20508500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         57059500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36551000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     20508500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        57059500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              465                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              237                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  702                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             465                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             237                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 702                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.993548                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.970464                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.985755                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.993548                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.970464                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.985755                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79114.718615                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89167.391304                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82455.924855                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79114.718615                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89167.391304                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82455.924855                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           462                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               692                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          462                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              692                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31941000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     18208500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     50149500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31941000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     18208500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     50149500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.993548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.970464                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.985755                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.993548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.970464                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.985755                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69136.363636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79167.391304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72470.375723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69136.363636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79167.391304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72470.375723                       # average overall mshr miss latency
system.l2.replacements                             29                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            6                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                6                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            6                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            6                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           15                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               15                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           15                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           15                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             104                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 104                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      8513000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8513000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           105                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               105                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.990476                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.990476                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81855.769231                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81855.769231                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          104                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            104                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      7473000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7473000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.990476                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.990476                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71855.769231                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71855.769231                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          462                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              462                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36551000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36551000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          465                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            465                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.993548                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993548                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79114.718615                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79114.718615                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          462                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          462                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31941000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31941000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.993548                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993548                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69136.363636                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69136.363636                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          126                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             126                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11995500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11995500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          132                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           132                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.954545                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.954545                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 95202.380952                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95202.380952                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          126                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          126                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10735500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10735500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.954545                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.954545                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85202.380952                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85202.380952                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     35714500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   342.431542                       # Cycle average of tags in use
system.l2.tags.total_refs                         729                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       692                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.053468                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.269106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       220.801124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       121.361312                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006738                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.003704                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.010450                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           663                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          194                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          469                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.020233                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      6556                       # Number of tag accesses
system.l2.tags.data_accesses                     6556                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     35714500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       461.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000623500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1338                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         691                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       691                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   691                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   44224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1238.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      35637000                       # Total gap between requests
system.mem_ctrls.avgGap                      51573.08                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        29504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        14720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 826107043.357739925385                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 412157527.054837703705                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          461                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          230                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12972750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      8735000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28140.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37978.26                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        29504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        14720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         44224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        29504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        29504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          461                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          230                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            691                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    826107043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    412157527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1238264570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    826107043                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    826107043                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    826107043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    412157527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1238264570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  691                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           91                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           89                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           15                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           47                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           72                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           35                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           25                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9            9                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           58                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           63                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 8751500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               3455000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           21707750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12664.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31414.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 506                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.23                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          172                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   240.744186                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   152.867945                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   266.777880                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           68     39.53%     39.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           50     29.07%     68.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           19     11.05%     79.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511            9      5.23%     84.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            7      4.07%     88.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            2      1.16%     90.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            7      4.07%     94.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           10      5.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          172                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 44224                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1238.264570                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    9.67                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                9.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     35714500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          763980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          379500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        2620380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     16020990                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy       223200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      22466610                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   629.061306                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       456000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     34218500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          556920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          273240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        2313360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     15735420                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy       463680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      21801180                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   610.429377                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      1068750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     33605750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     35714500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                587                       # Transaction distribution
system.membus.trans_dist::CleanEvict                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq               104                       # Transaction distribution
system.membus.trans_dist::ReadExResp              104                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           587                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         1385                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         1385                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1385                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        44224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total        44224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   44224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               691                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     691    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 691                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     35714500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy              844000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3680500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               596                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            6                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           15                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              39                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              105                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             105                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           465                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          132                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          944                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          490                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  1434                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        30656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        15552                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  46208                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                              29                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              731                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.039672                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.195320                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    702     96.03%     96.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     29      3.97%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                731                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     35714500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy             387500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            696000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            355500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
