Classic Timing Analyzer report for RAM
Thu Dec 17 19:40:36 2020
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'ck'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                      ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                            ; To                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.759 ns                         ; start                                                                                                           ; UC:uc|sequencer:inst|microPC:inst1|mPC[5] ; --         ; ck       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.407 ns                         ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg7 ; end                                       ; ck         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.015 ns                        ; start                                                                                                           ; UC:uc|sequencer:inst|microPC:inst1|mPC[0] ; --         ; ck       ; 0            ;
; Clock Setup: 'ck'            ; N/A   ; None          ; 53.86 MHz ( period = 18.568 ns ) ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg7 ; UP:inst4|reg:IR|state[11]                 ; ck         ; ck       ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                 ;                                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; ck              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ck'                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                            ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 53.86 MHz ( period = 18.568 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 ; UP:inst4|reg:IR|state[11]  ; ck         ; ck       ; None                        ; None                      ; 9.202 ns                ;
; N/A                                     ; 53.86 MHz ( period = 18.568 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg1 ; UP:inst4|reg:IR|state[11]  ; ck         ; ck       ; None                        ; None                      ; 9.202 ns                ;
; N/A                                     ; 53.86 MHz ( period = 18.568 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg2 ; UP:inst4|reg:IR|state[11]  ; ck         ; ck       ; None                        ; None                      ; 9.202 ns                ;
; N/A                                     ; 53.86 MHz ( period = 18.568 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg3 ; UP:inst4|reg:IR|state[11]  ; ck         ; ck       ; None                        ; None                      ; 9.202 ns                ;
; N/A                                     ; 53.86 MHz ( period = 18.568 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg4 ; UP:inst4|reg:IR|state[11]  ; ck         ; ck       ; None                        ; None                      ; 9.202 ns                ;
; N/A                                     ; 53.86 MHz ( period = 18.568 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg5 ; UP:inst4|reg:IR|state[11]  ; ck         ; ck       ; None                        ; None                      ; 9.202 ns                ;
; N/A                                     ; 53.86 MHz ( period = 18.568 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg6 ; UP:inst4|reg:IR|state[11]  ; ck         ; ck       ; None                        ; None                      ; 9.202 ns                ;
; N/A                                     ; 53.86 MHz ( period = 18.568 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg7 ; UP:inst4|reg:IR|state[11]  ; ck         ; ck       ; None                        ; None                      ; 9.202 ns                ;
; N/A                                     ; 54.69 MHz ( period = 18.284 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 ; UP:inst4|ALU:ALU|zero      ; ck         ; ck       ; None                        ; None                      ; 9.048 ns                ;
; N/A                                     ; 54.69 MHz ( period = 18.284 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg1 ; UP:inst4|ALU:ALU|zero      ; ck         ; ck       ; None                        ; None                      ; 9.048 ns                ;
; N/A                                     ; 54.69 MHz ( period = 18.284 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg2 ; UP:inst4|ALU:ALU|zero      ; ck         ; ck       ; None                        ; None                      ; 9.048 ns                ;
; N/A                                     ; 54.69 MHz ( period = 18.284 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg3 ; UP:inst4|ALU:ALU|zero      ; ck         ; ck       ; None                        ; None                      ; 9.048 ns                ;
; N/A                                     ; 54.69 MHz ( period = 18.284 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg4 ; UP:inst4|ALU:ALU|zero      ; ck         ; ck       ; None                        ; None                      ; 9.048 ns                ;
; N/A                                     ; 54.69 MHz ( period = 18.284 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg5 ; UP:inst4|ALU:ALU|zero      ; ck         ; ck       ; None                        ; None                      ; 9.048 ns                ;
; N/A                                     ; 54.69 MHz ( period = 18.284 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg6 ; UP:inst4|ALU:ALU|zero      ; ck         ; ck       ; None                        ; None                      ; 9.048 ns                ;
; N/A                                     ; 54.69 MHz ( period = 18.284 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg7 ; UP:inst4|ALU:ALU|zero      ; ck         ; ck       ; None                        ; None                      ; 9.048 ns                ;
; N/A                                     ; 54.77 MHz ( period = 18.258 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 ; UP:inst4|reg:MAR|state[9]  ; ck         ; ck       ; None                        ; None                      ; 9.049 ns                ;
; N/A                                     ; 54.77 MHz ( period = 18.258 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg1 ; UP:inst4|reg:MAR|state[9]  ; ck         ; ck       ; None                        ; None                      ; 9.049 ns                ;
; N/A                                     ; 54.77 MHz ( period = 18.258 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg2 ; UP:inst4|reg:MAR|state[9]  ; ck         ; ck       ; None                        ; None                      ; 9.049 ns                ;
; N/A                                     ; 54.77 MHz ( period = 18.258 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg3 ; UP:inst4|reg:MAR|state[9]  ; ck         ; ck       ; None                        ; None                      ; 9.049 ns                ;
; N/A                                     ; 54.77 MHz ( period = 18.258 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg4 ; UP:inst4|reg:MAR|state[9]  ; ck         ; ck       ; None                        ; None                      ; 9.049 ns                ;
; N/A                                     ; 54.77 MHz ( period = 18.258 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg5 ; UP:inst4|reg:MAR|state[9]  ; ck         ; ck       ; None                        ; None                      ; 9.049 ns                ;
; N/A                                     ; 54.77 MHz ( period = 18.258 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg6 ; UP:inst4|reg:MAR|state[9]  ; ck         ; ck       ; None                        ; None                      ; 9.049 ns                ;
; N/A                                     ; 54.77 MHz ( period = 18.258 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg7 ; UP:inst4|reg:MAR|state[9]  ; ck         ; ck       ; None                        ; None                      ; 9.049 ns                ;
; N/A                                     ; 54.84 MHz ( period = 18.234 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 ; UP:inst4|reg:R2|state[9]   ; ck         ; ck       ; None                        ; None                      ; 9.033 ns                ;
; N/A                                     ; 54.84 MHz ( period = 18.234 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg1 ; UP:inst4|reg:R2|state[9]   ; ck         ; ck       ; None                        ; None                      ; 9.033 ns                ;
; N/A                                     ; 54.84 MHz ( period = 18.234 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg2 ; UP:inst4|reg:R2|state[9]   ; ck         ; ck       ; None                        ; None                      ; 9.033 ns                ;
; N/A                                     ; 54.84 MHz ( period = 18.234 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg3 ; UP:inst4|reg:R2|state[9]   ; ck         ; ck       ; None                        ; None                      ; 9.033 ns                ;
; N/A                                     ; 54.84 MHz ( period = 18.234 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg4 ; UP:inst4|reg:R2|state[9]   ; ck         ; ck       ; None                        ; None                      ; 9.033 ns                ;
; N/A                                     ; 54.84 MHz ( period = 18.234 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg5 ; UP:inst4|reg:R2|state[9]   ; ck         ; ck       ; None                        ; None                      ; 9.033 ns                ;
; N/A                                     ; 54.84 MHz ( period = 18.234 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg6 ; UP:inst4|reg:R2|state[9]   ; ck         ; ck       ; None                        ; None                      ; 9.033 ns                ;
; N/A                                     ; 54.84 MHz ( period = 18.234 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg7 ; UP:inst4|reg:R2|state[9]   ; ck         ; ck       ; None                        ; None                      ; 9.033 ns                ;
; N/A                                     ; 56.22 MHz ( period = 17.788 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 ; UP:inst4|reg:R1|state[9]   ; ck         ; ck       ; None                        ; None                      ; 8.819 ns                ;
; N/A                                     ; 56.22 MHz ( period = 17.788 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg1 ; UP:inst4|reg:R1|state[9]   ; ck         ; ck       ; None                        ; None                      ; 8.819 ns                ;
; N/A                                     ; 56.22 MHz ( period = 17.788 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg2 ; UP:inst4|reg:R1|state[9]   ; ck         ; ck       ; None                        ; None                      ; 8.819 ns                ;
; N/A                                     ; 56.22 MHz ( period = 17.788 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg3 ; UP:inst4|reg:R1|state[9]   ; ck         ; ck       ; None                        ; None                      ; 8.819 ns                ;
; N/A                                     ; 56.22 MHz ( period = 17.788 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg4 ; UP:inst4|reg:R1|state[9]   ; ck         ; ck       ; None                        ; None                      ; 8.819 ns                ;
; N/A                                     ; 56.22 MHz ( period = 17.788 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg5 ; UP:inst4|reg:R1|state[9]   ; ck         ; ck       ; None                        ; None                      ; 8.819 ns                ;
; N/A                                     ; 56.22 MHz ( period = 17.788 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg6 ; UP:inst4|reg:R1|state[9]   ; ck         ; ck       ; None                        ; None                      ; 8.819 ns                ;
; N/A                                     ; 56.22 MHz ( period = 17.788 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg7 ; UP:inst4|reg:R1|state[9]   ; ck         ; ck       ; None                        ; None                      ; 8.819 ns                ;
; N/A                                     ; 56.46 MHz ( period = 17.712 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 ; UP:inst4|reg:R2|state[8]   ; ck         ; ck       ; None                        ; None                      ; 8.774 ns                ;
; N/A                                     ; 56.46 MHz ( period = 17.712 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg1 ; UP:inst4|reg:R2|state[8]   ; ck         ; ck       ; None                        ; None                      ; 8.774 ns                ;
; N/A                                     ; 56.46 MHz ( period = 17.712 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg2 ; UP:inst4|reg:R2|state[8]   ; ck         ; ck       ; None                        ; None                      ; 8.774 ns                ;
; N/A                                     ; 56.46 MHz ( period = 17.712 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg3 ; UP:inst4|reg:R2|state[8]   ; ck         ; ck       ; None                        ; None                      ; 8.774 ns                ;
; N/A                                     ; 56.46 MHz ( period = 17.712 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg4 ; UP:inst4|reg:R2|state[8]   ; ck         ; ck       ; None                        ; None                      ; 8.774 ns                ;
; N/A                                     ; 56.46 MHz ( period = 17.712 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg5 ; UP:inst4|reg:R2|state[8]   ; ck         ; ck       ; None                        ; None                      ; 8.774 ns                ;
; N/A                                     ; 56.46 MHz ( period = 17.712 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg6 ; UP:inst4|reg:R2|state[8]   ; ck         ; ck       ; None                        ; None                      ; 8.774 ns                ;
; N/A                                     ; 56.46 MHz ( period = 17.712 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg7 ; UP:inst4|reg:R2|state[8]   ; ck         ; ck       ; None                        ; None                      ; 8.774 ns                ;
; N/A                                     ; 57.68 MHz ( period = 17.338 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 ; UP:inst4|reg:R1|state[6]   ; ck         ; ck       ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 57.68 MHz ( period = 17.338 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg1 ; UP:inst4|reg:R1|state[6]   ; ck         ; ck       ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 57.68 MHz ( period = 17.338 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg2 ; UP:inst4|reg:R1|state[6]   ; ck         ; ck       ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 57.68 MHz ( period = 17.338 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg3 ; UP:inst4|reg:R1|state[6]   ; ck         ; ck       ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 57.68 MHz ( period = 17.338 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg4 ; UP:inst4|reg:R1|state[6]   ; ck         ; ck       ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 57.68 MHz ( period = 17.338 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg5 ; UP:inst4|reg:R1|state[6]   ; ck         ; ck       ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 57.68 MHz ( period = 17.338 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg6 ; UP:inst4|reg:R1|state[6]   ; ck         ; ck       ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 57.68 MHz ( period = 17.338 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg7 ; UP:inst4|reg:R1|state[6]   ; ck         ; ck       ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 57.68 MHz ( period = 17.338 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 ; UP:inst4|reg:R2|state[6]   ; ck         ; ck       ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 57.68 MHz ( period = 17.338 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg1 ; UP:inst4|reg:R2|state[6]   ; ck         ; ck       ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 57.68 MHz ( period = 17.338 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg2 ; UP:inst4|reg:R2|state[6]   ; ck         ; ck       ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 57.68 MHz ( period = 17.338 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg3 ; UP:inst4|reg:R2|state[6]   ; ck         ; ck       ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 57.68 MHz ( period = 17.338 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg4 ; UP:inst4|reg:R2|state[6]   ; ck         ; ck       ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 57.68 MHz ( period = 17.338 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg5 ; UP:inst4|reg:R2|state[6]   ; ck         ; ck       ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 57.68 MHz ( period = 17.338 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg6 ; UP:inst4|reg:R2|state[6]   ; ck         ; ck       ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 57.68 MHz ( period = 17.338 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg7 ; UP:inst4|reg:R2|state[6]   ; ck         ; ck       ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 57.68 MHz ( period = 17.336 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 ; UP:inst4|reg:MAR|state[8]  ; ck         ; ck       ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 57.68 MHz ( period = 17.336 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg1 ; UP:inst4|reg:MAR|state[8]  ; ck         ; ck       ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 57.68 MHz ( period = 17.336 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg2 ; UP:inst4|reg:MAR|state[8]  ; ck         ; ck       ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 57.68 MHz ( period = 17.336 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg3 ; UP:inst4|reg:MAR|state[8]  ; ck         ; ck       ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 57.68 MHz ( period = 17.336 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg4 ; UP:inst4|reg:MAR|state[8]  ; ck         ; ck       ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 57.68 MHz ( period = 17.336 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg5 ; UP:inst4|reg:MAR|state[8]  ; ck         ; ck       ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 57.68 MHz ( period = 17.336 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg6 ; UP:inst4|reg:MAR|state[8]  ; ck         ; ck       ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 57.68 MHz ( period = 17.336 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg7 ; UP:inst4|reg:MAR|state[8]  ; ck         ; ck       ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 57.84 MHz ( period = 17.290 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 ; UP:inst4|ALU:ALU|negative  ; ck         ; ck       ; None                        ; None                      ; 8.565 ns                ;
; N/A                                     ; 57.84 MHz ( period = 17.290 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg1 ; UP:inst4|ALU:ALU|negative  ; ck         ; ck       ; None                        ; None                      ; 8.565 ns                ;
; N/A                                     ; 57.84 MHz ( period = 17.290 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg2 ; UP:inst4|ALU:ALU|negative  ; ck         ; ck       ; None                        ; None                      ; 8.565 ns                ;
; N/A                                     ; 57.84 MHz ( period = 17.290 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg3 ; UP:inst4|ALU:ALU|negative  ; ck         ; ck       ; None                        ; None                      ; 8.565 ns                ;
; N/A                                     ; 57.84 MHz ( period = 17.290 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg4 ; UP:inst4|ALU:ALU|negative  ; ck         ; ck       ; None                        ; None                      ; 8.565 ns                ;
; N/A                                     ; 57.84 MHz ( period = 17.290 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg5 ; UP:inst4|ALU:ALU|negative  ; ck         ; ck       ; None                        ; None                      ; 8.565 ns                ;
; N/A                                     ; 57.84 MHz ( period = 17.290 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg6 ; UP:inst4|ALU:ALU|negative  ; ck         ; ck       ; None                        ; None                      ; 8.565 ns                ;
; N/A                                     ; 57.84 MHz ( period = 17.290 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg7 ; UP:inst4|ALU:ALU|negative  ; ck         ; ck       ; None                        ; None                      ; 8.565 ns                ;
; N/A                                     ; 57.84 MHz ( period = 17.288 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 ; UP:inst4|reg:MAR|state[11] ; ck         ; ck       ; None                        ; None                      ; 8.564 ns                ;
; N/A                                     ; 57.84 MHz ( period = 17.288 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg1 ; UP:inst4|reg:MAR|state[11] ; ck         ; ck       ; None                        ; None                      ; 8.564 ns                ;
; N/A                                     ; 57.84 MHz ( period = 17.288 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg2 ; UP:inst4|reg:MAR|state[11] ; ck         ; ck       ; None                        ; None                      ; 8.564 ns                ;
; N/A                                     ; 57.84 MHz ( period = 17.288 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg3 ; UP:inst4|reg:MAR|state[11] ; ck         ; ck       ; None                        ; None                      ; 8.564 ns                ;
; N/A                                     ; 57.84 MHz ( period = 17.288 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg4 ; UP:inst4|reg:MAR|state[11] ; ck         ; ck       ; None                        ; None                      ; 8.564 ns                ;
; N/A                                     ; 57.84 MHz ( period = 17.288 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg5 ; UP:inst4|reg:MAR|state[11] ; ck         ; ck       ; None                        ; None                      ; 8.564 ns                ;
; N/A                                     ; 57.84 MHz ( period = 17.288 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg6 ; UP:inst4|reg:MAR|state[11] ; ck         ; ck       ; None                        ; None                      ; 8.564 ns                ;
; N/A                                     ; 57.84 MHz ( period = 17.288 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg7 ; UP:inst4|reg:MAR|state[11] ; ck         ; ck       ; None                        ; None                      ; 8.564 ns                ;
; N/A                                     ; 57.89 MHz ( period = 17.274 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 ; UP:inst4|PC:inst|state[11] ; ck         ; ck       ; None                        ; None                      ; 8.543 ns                ;
; N/A                                     ; 57.89 MHz ( period = 17.274 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg1 ; UP:inst4|PC:inst|state[11] ; ck         ; ck       ; None                        ; None                      ; 8.543 ns                ;
; N/A                                     ; 57.89 MHz ( period = 17.274 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg2 ; UP:inst4|PC:inst|state[11] ; ck         ; ck       ; None                        ; None                      ; 8.543 ns                ;
; N/A                                     ; 57.89 MHz ( period = 17.274 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg3 ; UP:inst4|PC:inst|state[11] ; ck         ; ck       ; None                        ; None                      ; 8.543 ns                ;
; N/A                                     ; 57.89 MHz ( period = 17.274 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg4 ; UP:inst4|PC:inst|state[11] ; ck         ; ck       ; None                        ; None                      ; 8.543 ns                ;
; N/A                                     ; 57.89 MHz ( period = 17.274 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg5 ; UP:inst4|PC:inst|state[11] ; ck         ; ck       ; None                        ; None                      ; 8.543 ns                ;
; N/A                                     ; 57.89 MHz ( period = 17.274 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg6 ; UP:inst4|PC:inst|state[11] ; ck         ; ck       ; None                        ; None                      ; 8.543 ns                ;
; N/A                                     ; 57.89 MHz ( period = 17.274 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg7 ; UP:inst4|PC:inst|state[11] ; ck         ; ck       ; None                        ; None                      ; 8.543 ns                ;
; N/A                                     ; 58.52 MHz ( period = 17.088 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 ; UP:inst4|PC:inst|state[8]  ; ck         ; ck       ; None                        ; None                      ; 8.450 ns                ;
; N/A                                     ; 58.52 MHz ( period = 17.088 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg1 ; UP:inst4|PC:inst|state[8]  ; ck         ; ck       ; None                        ; None                      ; 8.450 ns                ;
; N/A                                     ; 58.52 MHz ( period = 17.088 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg2 ; UP:inst4|PC:inst|state[8]  ; ck         ; ck       ; None                        ; None                      ; 8.450 ns                ;
; N/A                                     ; 58.52 MHz ( period = 17.088 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg3 ; UP:inst4|PC:inst|state[8]  ; ck         ; ck       ; None                        ; None                      ; 8.450 ns                ;
; N/A                                     ; 58.52 MHz ( period = 17.088 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg4 ; UP:inst4|PC:inst|state[8]  ; ck         ; ck       ; None                        ; None                      ; 8.450 ns                ;
; N/A                                     ; 58.52 MHz ( period = 17.088 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg5 ; UP:inst4|PC:inst|state[8]  ; ck         ; ck       ; None                        ; None                      ; 8.450 ns                ;
; N/A                                     ; 58.52 MHz ( period = 17.088 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg6 ; UP:inst4|PC:inst|state[8]  ; ck         ; ck       ; None                        ; None                      ; 8.450 ns                ;
; N/A                                     ; 58.52 MHz ( period = 17.088 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg7 ; UP:inst4|PC:inst|state[8]  ; ck         ; ck       ; None                        ; None                      ; 8.450 ns                ;
; N/A                                     ; 58.55 MHz ( period = 17.078 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 ; UP:inst4|reg:MDR|state[8]  ; ck         ; ck       ; None                        ; None                      ; 8.445 ns                ;
; N/A                                     ; 58.55 MHz ( period = 17.078 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg1 ; UP:inst4|reg:MDR|state[8]  ; ck         ; ck       ; None                        ; None                      ; 8.445 ns                ;
; N/A                                     ; 58.55 MHz ( period = 17.078 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg2 ; UP:inst4|reg:MDR|state[8]  ; ck         ; ck       ; None                        ; None                      ; 8.445 ns                ;
; N/A                                     ; 58.55 MHz ( period = 17.078 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg3 ; UP:inst4|reg:MDR|state[8]  ; ck         ; ck       ; None                        ; None                      ; 8.445 ns                ;
; N/A                                     ; 58.55 MHz ( period = 17.078 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg4 ; UP:inst4|reg:MDR|state[8]  ; ck         ; ck       ; None                        ; None                      ; 8.445 ns                ;
; N/A                                     ; 58.55 MHz ( period = 17.078 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg5 ; UP:inst4|reg:MDR|state[8]  ; ck         ; ck       ; None                        ; None                      ; 8.445 ns                ;
; N/A                                     ; 58.55 MHz ( period = 17.078 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg6 ; UP:inst4|reg:MDR|state[8]  ; ck         ; ck       ; None                        ; None                      ; 8.445 ns                ;
; N/A                                     ; 58.55 MHz ( period = 17.078 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg7 ; UP:inst4|reg:MDR|state[8]  ; ck         ; ck       ; None                        ; None                      ; 8.445 ns                ;
; N/A                                     ; 58.74 MHz ( period = 17.024 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 ; UP:inst4|reg:MAR|state[6]  ; ck         ; ck       ; None                        ; None                      ; 8.438 ns                ;
; N/A                                     ; 58.74 MHz ( period = 17.024 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg1 ; UP:inst4|reg:MAR|state[6]  ; ck         ; ck       ; None                        ; None                      ; 8.438 ns                ;
; N/A                                     ; 58.74 MHz ( period = 17.024 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg2 ; UP:inst4|reg:MAR|state[6]  ; ck         ; ck       ; None                        ; None                      ; 8.438 ns                ;
; N/A                                     ; 58.74 MHz ( period = 17.024 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg3 ; UP:inst4|reg:MAR|state[6]  ; ck         ; ck       ; None                        ; None                      ; 8.438 ns                ;
; N/A                                     ; 58.74 MHz ( period = 17.024 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg4 ; UP:inst4|reg:MAR|state[6]  ; ck         ; ck       ; None                        ; None                      ; 8.438 ns                ;
; N/A                                     ; 58.74 MHz ( period = 17.024 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg5 ; UP:inst4|reg:MAR|state[6]  ; ck         ; ck       ; None                        ; None                      ; 8.438 ns                ;
; N/A                                     ; 58.74 MHz ( period = 17.024 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg6 ; UP:inst4|reg:MAR|state[6]  ; ck         ; ck       ; None                        ; None                      ; 8.438 ns                ;
; N/A                                     ; 58.74 MHz ( period = 17.024 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg7 ; UP:inst4|reg:MAR|state[6]  ; ck         ; ck       ; None                        ; None                      ; 8.438 ns                ;
; N/A                                     ; 58.95 MHz ( period = 16.964 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 ; UP:inst4|reg:R2|state[11]  ; ck         ; ck       ; None                        ; None                      ; 8.400 ns                ;
; N/A                                     ; 58.95 MHz ( period = 16.964 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg1 ; UP:inst4|reg:R2|state[11]  ; ck         ; ck       ; None                        ; None                      ; 8.400 ns                ;
; N/A                                     ; 58.95 MHz ( period = 16.964 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg2 ; UP:inst4|reg:R2|state[11]  ; ck         ; ck       ; None                        ; None                      ; 8.400 ns                ;
; N/A                                     ; 58.95 MHz ( period = 16.964 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg3 ; UP:inst4|reg:R2|state[11]  ; ck         ; ck       ; None                        ; None                      ; 8.400 ns                ;
; N/A                                     ; 58.95 MHz ( period = 16.964 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg4 ; UP:inst4|reg:R2|state[11]  ; ck         ; ck       ; None                        ; None                      ; 8.400 ns                ;
; N/A                                     ; 58.95 MHz ( period = 16.964 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg5 ; UP:inst4|reg:R2|state[11]  ; ck         ; ck       ; None                        ; None                      ; 8.400 ns                ;
; N/A                                     ; 58.95 MHz ( period = 16.964 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg6 ; UP:inst4|reg:R2|state[11]  ; ck         ; ck       ; None                        ; None                      ; 8.400 ns                ;
; N/A                                     ; 58.95 MHz ( period = 16.964 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg7 ; UP:inst4|reg:R2|state[11]  ; ck         ; ck       ; None                        ; None                      ; 8.400 ns                ;
; N/A                                     ; 59.17 MHz ( period = 16.900 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 ; UP:inst4|reg:MDR|state[11] ; ck         ; ck       ; None                        ; None                      ; 8.356 ns                ;
; N/A                                     ; 59.17 MHz ( period = 16.900 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg1 ; UP:inst4|reg:MDR|state[11] ; ck         ; ck       ; None                        ; None                      ; 8.356 ns                ;
; N/A                                     ; 59.17 MHz ( period = 16.900 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg2 ; UP:inst4|reg:MDR|state[11] ; ck         ; ck       ; None                        ; None                      ; 8.356 ns                ;
; N/A                                     ; 59.17 MHz ( period = 16.900 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg3 ; UP:inst4|reg:MDR|state[11] ; ck         ; ck       ; None                        ; None                      ; 8.356 ns                ;
; N/A                                     ; 59.17 MHz ( period = 16.900 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg4 ; UP:inst4|reg:MDR|state[11] ; ck         ; ck       ; None                        ; None                      ; 8.356 ns                ;
; N/A                                     ; 59.17 MHz ( period = 16.900 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg5 ; UP:inst4|reg:MDR|state[11] ; ck         ; ck       ; None                        ; None                      ; 8.356 ns                ;
; N/A                                     ; 59.17 MHz ( period = 16.900 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg6 ; UP:inst4|reg:MDR|state[11] ; ck         ; ck       ; None                        ; None                      ; 8.356 ns                ;
; N/A                                     ; 59.17 MHz ( period = 16.900 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg7 ; UP:inst4|reg:MDR|state[11] ; ck         ; ck       ; None                        ; None                      ; 8.356 ns                ;
; N/A                                     ; 59.19 MHz ( period = 16.894 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 ; UP:inst4|reg:R1|state[8]   ; ck         ; ck       ; None                        ; None                      ; 8.353 ns                ;
; N/A                                     ; 59.19 MHz ( period = 16.894 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg1 ; UP:inst4|reg:R1|state[8]   ; ck         ; ck       ; None                        ; None                      ; 8.353 ns                ;
; N/A                                     ; 59.19 MHz ( period = 16.894 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg2 ; UP:inst4|reg:R1|state[8]   ; ck         ; ck       ; None                        ; None                      ; 8.353 ns                ;
; N/A                                     ; 59.19 MHz ( period = 16.894 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg3 ; UP:inst4|reg:R1|state[8]   ; ck         ; ck       ; None                        ; None                      ; 8.353 ns                ;
; N/A                                     ; 59.19 MHz ( period = 16.894 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg4 ; UP:inst4|reg:R1|state[8]   ; ck         ; ck       ; None                        ; None                      ; 8.353 ns                ;
; N/A                                     ; 59.19 MHz ( period = 16.894 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg5 ; UP:inst4|reg:R1|state[8]   ; ck         ; ck       ; None                        ; None                      ; 8.353 ns                ;
; N/A                                     ; 59.19 MHz ( period = 16.894 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg6 ; UP:inst4|reg:R1|state[8]   ; ck         ; ck       ; None                        ; None                      ; 8.353 ns                ;
; N/A                                     ; 59.19 MHz ( period = 16.894 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg7 ; UP:inst4|reg:R1|state[8]   ; ck         ; ck       ; None                        ; None                      ; 8.353 ns                ;
; N/A                                     ; 59.50 MHz ( period = 16.806 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 ; UP:inst4|reg:IR|state[7]   ; ck         ; ck       ; None                        ; None                      ; 8.321 ns                ;
; N/A                                     ; 59.50 MHz ( period = 16.806 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg1 ; UP:inst4|reg:IR|state[7]   ; ck         ; ck       ; None                        ; None                      ; 8.321 ns                ;
; N/A                                     ; 59.50 MHz ( period = 16.806 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg2 ; UP:inst4|reg:IR|state[7]   ; ck         ; ck       ; None                        ; None                      ; 8.321 ns                ;
; N/A                                     ; 59.50 MHz ( period = 16.806 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg3 ; UP:inst4|reg:IR|state[7]   ; ck         ; ck       ; None                        ; None                      ; 8.321 ns                ;
; N/A                                     ; 59.50 MHz ( period = 16.806 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg4 ; UP:inst4|reg:IR|state[7]   ; ck         ; ck       ; None                        ; None                      ; 8.321 ns                ;
; N/A                                     ; 59.50 MHz ( period = 16.806 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg5 ; UP:inst4|reg:IR|state[7]   ; ck         ; ck       ; None                        ; None                      ; 8.321 ns                ;
; N/A                                     ; 59.50 MHz ( period = 16.806 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg6 ; UP:inst4|reg:IR|state[7]   ; ck         ; ck       ; None                        ; None                      ; 8.321 ns                ;
; N/A                                     ; 59.50 MHz ( period = 16.806 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg7 ; UP:inst4|reg:IR|state[7]   ; ck         ; ck       ; None                        ; None                      ; 8.321 ns                ;
; N/A                                     ; 59.54 MHz ( period = 16.796 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 ; UP:inst4|reg:MDR|state[7]  ; ck         ; ck       ; None                        ; None                      ; 8.304 ns                ;
; N/A                                     ; 59.54 MHz ( period = 16.796 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg1 ; UP:inst4|reg:MDR|state[7]  ; ck         ; ck       ; None                        ; None                      ; 8.304 ns                ;
; N/A                                     ; 59.54 MHz ( period = 16.796 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg2 ; UP:inst4|reg:MDR|state[7]  ; ck         ; ck       ; None                        ; None                      ; 8.304 ns                ;
; N/A                                     ; 59.54 MHz ( period = 16.796 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg3 ; UP:inst4|reg:MDR|state[7]  ; ck         ; ck       ; None                        ; None                      ; 8.304 ns                ;
; N/A                                     ; 59.54 MHz ( period = 16.796 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg4 ; UP:inst4|reg:MDR|state[7]  ; ck         ; ck       ; None                        ; None                      ; 8.304 ns                ;
; N/A                                     ; 59.54 MHz ( period = 16.796 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg5 ; UP:inst4|reg:MDR|state[7]  ; ck         ; ck       ; None                        ; None                      ; 8.304 ns                ;
; N/A                                     ; 59.54 MHz ( period = 16.796 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg6 ; UP:inst4|reg:MDR|state[7]  ; ck         ; ck       ; None                        ; None                      ; 8.304 ns                ;
; N/A                                     ; 59.54 MHz ( period = 16.796 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg7 ; UP:inst4|reg:MDR|state[7]  ; ck         ; ck       ; None                        ; None                      ; 8.304 ns                ;
; N/A                                     ; 59.59 MHz ( period = 16.782 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 ; UP:inst4|PC:inst|state[7]  ; ck         ; ck       ; None                        ; None                      ; 8.297 ns                ;
; N/A                                     ; 59.59 MHz ( period = 16.782 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg1 ; UP:inst4|PC:inst|state[7]  ; ck         ; ck       ; None                        ; None                      ; 8.297 ns                ;
; N/A                                     ; 59.59 MHz ( period = 16.782 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg2 ; UP:inst4|PC:inst|state[7]  ; ck         ; ck       ; None                        ; None                      ; 8.297 ns                ;
; N/A                                     ; 59.59 MHz ( period = 16.782 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg3 ; UP:inst4|PC:inst|state[7]  ; ck         ; ck       ; None                        ; None                      ; 8.297 ns                ;
; N/A                                     ; 59.59 MHz ( period = 16.782 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg4 ; UP:inst4|PC:inst|state[7]  ; ck         ; ck       ; None                        ; None                      ; 8.297 ns                ;
; N/A                                     ; 59.59 MHz ( period = 16.782 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg5 ; UP:inst4|PC:inst|state[7]  ; ck         ; ck       ; None                        ; None                      ; 8.297 ns                ;
; N/A                                     ; 59.59 MHz ( period = 16.782 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg6 ; UP:inst4|PC:inst|state[7]  ; ck         ; ck       ; None                        ; None                      ; 8.297 ns                ;
; N/A                                     ; 59.59 MHz ( period = 16.782 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg7 ; UP:inst4|PC:inst|state[7]  ; ck         ; ck       ; None                        ; None                      ; 8.297 ns                ;
; N/A                                     ; 59.59 MHz ( period = 16.780 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 ; UP:inst4|PC:inst|state[9]  ; ck         ; ck       ; None                        ; None                      ; 8.296 ns                ;
; N/A                                     ; 59.59 MHz ( period = 16.780 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg1 ; UP:inst4|PC:inst|state[9]  ; ck         ; ck       ; None                        ; None                      ; 8.296 ns                ;
; N/A                                     ; 59.59 MHz ( period = 16.780 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg2 ; UP:inst4|PC:inst|state[9]  ; ck         ; ck       ; None                        ; None                      ; 8.296 ns                ;
; N/A                                     ; 59.59 MHz ( period = 16.780 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg3 ; UP:inst4|PC:inst|state[9]  ; ck         ; ck       ; None                        ; None                      ; 8.296 ns                ;
; N/A                                     ; 59.59 MHz ( period = 16.780 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg4 ; UP:inst4|PC:inst|state[9]  ; ck         ; ck       ; None                        ; None                      ; 8.296 ns                ;
; N/A                                     ; 59.59 MHz ( period = 16.780 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg5 ; UP:inst4|PC:inst|state[9]  ; ck         ; ck       ; None                        ; None                      ; 8.296 ns                ;
; N/A                                     ; 59.59 MHz ( period = 16.780 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg6 ; UP:inst4|PC:inst|state[9]  ; ck         ; ck       ; None                        ; None                      ; 8.296 ns                ;
; N/A                                     ; 59.59 MHz ( period = 16.780 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg7 ; UP:inst4|PC:inst|state[9]  ; ck         ; ck       ; None                        ; None                      ; 8.296 ns                ;
; N/A                                     ; 59.78 MHz ( period = 16.728 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 ; UP:inst4|reg:MDR|state[10] ; ck         ; ck       ; None                        ; None                      ; 8.270 ns                ;
; N/A                                     ; 59.78 MHz ( period = 16.728 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg1 ; UP:inst4|reg:MDR|state[10] ; ck         ; ck       ; None                        ; None                      ; 8.270 ns                ;
; N/A                                     ; 59.78 MHz ( period = 16.728 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg2 ; UP:inst4|reg:MDR|state[10] ; ck         ; ck       ; None                        ; None                      ; 8.270 ns                ;
; N/A                                     ; 59.78 MHz ( period = 16.728 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg3 ; UP:inst4|reg:MDR|state[10] ; ck         ; ck       ; None                        ; None                      ; 8.270 ns                ;
; N/A                                     ; 59.78 MHz ( period = 16.728 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg4 ; UP:inst4|reg:MDR|state[10] ; ck         ; ck       ; None                        ; None                      ; 8.270 ns                ;
; N/A                                     ; 59.78 MHz ( period = 16.728 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg5 ; UP:inst4|reg:MDR|state[10] ; ck         ; ck       ; None                        ; None                      ; 8.270 ns                ;
; N/A                                     ; 59.78 MHz ( period = 16.728 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg6 ; UP:inst4|reg:MDR|state[10] ; ck         ; ck       ; None                        ; None                      ; 8.270 ns                ;
; N/A                                     ; 59.78 MHz ( period = 16.728 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg7 ; UP:inst4|reg:MDR|state[10] ; ck         ; ck       ; None                        ; None                      ; 8.270 ns                ;
; N/A                                     ; 59.92 MHz ( period = 16.688 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 ; UP:inst4|reg:IR|state[10]  ; ck         ; ck       ; None                        ; None                      ; 8.262 ns                ;
; N/A                                     ; 59.92 MHz ( period = 16.688 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg1 ; UP:inst4|reg:IR|state[10]  ; ck         ; ck       ; None                        ; None                      ; 8.262 ns                ;
; N/A                                     ; 59.92 MHz ( period = 16.688 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg2 ; UP:inst4|reg:IR|state[10]  ; ck         ; ck       ; None                        ; None                      ; 8.262 ns                ;
; N/A                                     ; 59.92 MHz ( period = 16.688 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg3 ; UP:inst4|reg:IR|state[10]  ; ck         ; ck       ; None                        ; None                      ; 8.262 ns                ;
; N/A                                     ; 59.92 MHz ( period = 16.688 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg4 ; UP:inst4|reg:IR|state[10]  ; ck         ; ck       ; None                        ; None                      ; 8.262 ns                ;
; N/A                                     ; 59.92 MHz ( period = 16.688 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg5 ; UP:inst4|reg:IR|state[10]  ; ck         ; ck       ; None                        ; None                      ; 8.262 ns                ;
; N/A                                     ; 59.92 MHz ( period = 16.688 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg6 ; UP:inst4|reg:IR|state[10]  ; ck         ; ck       ; None                        ; None                      ; 8.262 ns                ;
; N/A                                     ; 59.92 MHz ( period = 16.688 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg7 ; UP:inst4|reg:IR|state[10]  ; ck         ; ck       ; None                        ; None                      ; 8.262 ns                ;
; N/A                                     ; 59.95 MHz ( period = 16.680 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 ; UP:inst4|reg:R2|state[10]  ; ck         ; ck       ; None                        ; None                      ; 8.258 ns                ;
; N/A                                     ; 59.95 MHz ( period = 16.680 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg1 ; UP:inst4|reg:R2|state[10]  ; ck         ; ck       ; None                        ; None                      ; 8.258 ns                ;
; N/A                                     ; 59.95 MHz ( period = 16.680 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg2 ; UP:inst4|reg:R2|state[10]  ; ck         ; ck       ; None                        ; None                      ; 8.258 ns                ;
; N/A                                     ; 59.95 MHz ( period = 16.680 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg3 ; UP:inst4|reg:R2|state[10]  ; ck         ; ck       ; None                        ; None                      ; 8.258 ns                ;
; N/A                                     ; 59.95 MHz ( period = 16.680 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg4 ; UP:inst4|reg:R2|state[10]  ; ck         ; ck       ; None                        ; None                      ; 8.258 ns                ;
; N/A                                     ; 59.95 MHz ( period = 16.680 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg5 ; UP:inst4|reg:R2|state[10]  ; ck         ; ck       ; None                        ; None                      ; 8.258 ns                ;
; N/A                                     ; 59.95 MHz ( period = 16.680 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg6 ; UP:inst4|reg:R2|state[10]  ; ck         ; ck       ; None                        ; None                      ; 8.258 ns                ;
; N/A                                     ; 59.95 MHz ( period = 16.680 ns )                    ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg7 ; UP:inst4|reg:R2|state[10]  ; ck         ; ck       ; None                        ; None                      ; 8.258 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                 ;                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------+
; tsu                                                                                              ;
+-------+--------------+------------+-------+-------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                        ; To Clock ;
+-------+--------------+------------+-------+-------------------------------------------+----------+
; N/A   ; None         ; 4.759 ns   ; start ; UC:uc|sequencer:inst|microPC:inst1|mPC[5] ; ck       ;
; N/A   ; None         ; 4.725 ns   ; start ; UC:uc|sequencer:inst|microPC:inst1|mPC[3] ; ck       ;
; N/A   ; None         ; 4.724 ns   ; start ; UC:uc|sequencer:inst|microPC:inst1|mPC[7] ; ck       ;
; N/A   ; None         ; 4.593 ns   ; start ; UC:uc|sequencer:inst|microPC:inst1|mPC[2] ; ck       ;
; N/A   ; None         ; 4.593 ns   ; start ; UC:uc|sequencer:inst|microPC:inst1|mPC[6] ; ck       ;
; N/A   ; None         ; 4.462 ns   ; start ; UC:uc|sequencer:inst|microPC:inst1|mPC[4] ; ck       ;
; N/A   ; None         ; 4.255 ns   ; start ; UC:uc|sequencer:inst|microPC:inst1|mPC[1] ; ck       ;
; N/A   ; None         ; 4.254 ns   ; start ; UC:uc|sequencer:inst|microPC:inst1|mPC[0] ; ck       ;
+-------+--------------+------------+-------+-------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                    ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+-----+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                            ; To  ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+-----+------------+
; N/A   ; None         ; 9.407 ns   ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0 ; end ; ck         ;
; N/A   ; None         ; 9.407 ns   ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg1 ; end ; ck         ;
; N/A   ; None         ; 9.407 ns   ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg2 ; end ; ck         ;
; N/A   ; None         ; 9.407 ns   ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg3 ; end ; ck         ;
; N/A   ; None         ; 9.407 ns   ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg4 ; end ; ck         ;
; N/A   ; None         ; 9.407 ns   ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg5 ; end ; ck         ;
; N/A   ; None         ; 9.407 ns   ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg6 ; end ; ck         ;
; N/A   ; None         ; 9.407 ns   ; UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg7 ; end ; ck         ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+-----+------------+


+--------------------------------------------------------------------------------------------------------+
; th                                                                                                     ;
+---------------+-------------+-----------+-------+-------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                        ; To Clock ;
+---------------+-------------+-----------+-------+-------------------------------------------+----------+
; N/A           ; None        ; -4.015 ns ; start ; UC:uc|sequencer:inst|microPC:inst1|mPC[0] ; ck       ;
; N/A           ; None        ; -4.016 ns ; start ; UC:uc|sequencer:inst|microPC:inst1|mPC[1] ; ck       ;
; N/A           ; None        ; -4.223 ns ; start ; UC:uc|sequencer:inst|microPC:inst1|mPC[4] ; ck       ;
; N/A           ; None        ; -4.354 ns ; start ; UC:uc|sequencer:inst|microPC:inst1|mPC[2] ; ck       ;
; N/A           ; None        ; -4.354 ns ; start ; UC:uc|sequencer:inst|microPC:inst1|mPC[6] ; ck       ;
; N/A           ; None        ; -4.485 ns ; start ; UC:uc|sequencer:inst|microPC:inst1|mPC[7] ; ck       ;
; N/A           ; None        ; -4.486 ns ; start ; UC:uc|sequencer:inst|microPC:inst1|mPC[3] ; ck       ;
; N/A           ; None        ; -4.520 ns ; start ; UC:uc|sequencer:inst|microPC:inst1|mPC[5] ; ck       ;
+---------------+-------------+-----------+-------+-------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Dec 17 19:40:36 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RAM -c RAM --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "ck" is an undefined clock
Info: Clock "ck" has Internal fmax of 53.86 MHz between source memory "UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0" and destination register "UP:inst4|reg:IR|state[11]" (period= 18.568 ns)
    Info: + Longest memory to register delay is 9.202 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y17; Fanout = 18; MEM Node = 'UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y17; Fanout = 1; MEM Node = 'UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[21]'
        Info: 3: + IC(0.300 ns) + CELL(0.053 ns) = 2.203 ns; Loc. = LCCOMB_X21_Y17_N20; Fanout = 3; COMB Node = 'UC:uc|_T[1]'
        Info: 4: + IC(0.252 ns) + CELL(0.228 ns) = 2.683 ns; Loc. = LCCOMB_X21_Y17_N16; Fanout = 20; COMB Node = 'UC:uc|ctrlSeq:inst2|_W2'
        Info: 5: + IC(0.275 ns) + CELL(0.053 ns) = 3.011 ns; Loc. = LCCOMB_X21_Y17_N12; Fanout = 12; COMB Node = '_MDRout'
        Info: 6: + IC(0.796 ns) + CELL(0.225 ns) = 4.032 ns; Loc. = LCCOMB_X19_Y16_N8; Fanout = 1; COMB Node = 'UP:inst4|Bus1[6]~3'
        Info: 7: + IC(0.809 ns) + CELL(0.053 ns) = 4.894 ns; Loc. = LCCOMB_X22_Y15_N20; Fanout = 1; COMB Node = 'UP:inst4|Bus1[6]~4'
        Info: 8: + IC(0.198 ns) + CELL(0.053 ns) = 5.145 ns; Loc. = LCCOMB_X22_Y15_N26; Fanout = 5; COMB Node = 'UP:inst4|Bus1[6]~5'
        Info: 9: + IC(0.552 ns) + CELL(0.371 ns) = 6.068 ns; Loc. = LCCOMB_X22_Y16_N12; Fanout = 2; COMB Node = 'UP:inst4|ALU:ALU|Add0~26'
        Info: 10: + IC(0.331 ns) + CELL(0.350 ns) = 6.749 ns; Loc. = LCCOMB_X23_Y16_N12; Fanout = 2; COMB Node = 'UP:inst4|ALU:ALU|Add1~27'
        Info: 11: + IC(0.000 ns) + CELL(0.124 ns) = 6.873 ns; Loc. = LCCOMB_X23_Y16_N14; Fanout = 2; COMB Node = 'UP:inst4|ALU:ALU|Add1~31'
        Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 6.908 ns; Loc. = LCCOMB_X23_Y16_N16; Fanout = 2; COMB Node = 'UP:inst4|ALU:ALU|Add1~35'
        Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 6.943 ns; Loc. = LCCOMB_X23_Y16_N18; Fanout = 2; COMB Node = 'UP:inst4|ALU:ALU|Add1~39'
        Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 6.978 ns; Loc. = LCCOMB_X23_Y16_N20; Fanout = 2; COMB Node = 'UP:inst4|ALU:ALU|Add1~43'
        Info: 15: + IC(0.000 ns) + CELL(0.125 ns) = 7.103 ns; Loc. = LCCOMB_X23_Y16_N22; Fanout = 1; COMB Node = 'UP:inst4|ALU:ALU|Add1~46'
        Info: 16: + IC(0.330 ns) + CELL(0.053 ns) = 7.486 ns; Loc. = LCCOMB_X23_Y16_N30; Fanout = 8; COMB Node = 'UP:inst4|ALU:ALU|C[11]'
        Info: 17: + IC(1.407 ns) + CELL(0.309 ns) = 9.202 ns; Loc. = LCFF_X22_Y17_N1; Fanout = 6; REG Node = 'UP:inst4|reg:IR|state[11]'
        Info: Total cell delay = 3.952 ns ( 42.95 % )
        Info: Total interconnect delay = 5.250 ns ( 57.05 % )
    Info: - Smallest clock skew is 0.144 ns
        Info: + Shortest clock path from clock "ck" to destination register is 2.471 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'ck'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 144; COMB Node = 'ck~clkctrl'
            Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X22_Y17_N1; Fanout = 6; REG Node = 'UP:inst4|reg:IR|state[11]'
            Info: Total cell delay = 1.472 ns ( 59.57 % )
            Info: Total interconnect delay = 0.999 ns ( 40.43 % )
        Info: - Longest clock path from clock "ck" to source memory is 2.327 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'ck'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 144; COMB Node = 'ck~clkctrl'
            Info: 3: + IC(0.649 ns) + CELL(0.481 ns) = 2.327 ns; Loc. = M4K_X20_Y17; Fanout = 18; MEM Node = 'UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 1.335 ns ( 57.37 % )
            Info: Total interconnect delay = 0.992 ns ( 42.63 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "UC:uc|sequencer:inst|microPC:inst1|mPC[5]" (data pin = "start", clock pin = "ck") is 4.759 ns
    Info: + Longest pin to register delay is 7.149 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 1; PIN Node = 'start'
        Info: 2: + IC(4.288 ns) + CELL(0.357 ns) = 5.454 ns; Loc. = LCCOMB_X23_Y17_N20; Fanout = 1; COMB Node = 'UC:uc|lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
        Info: 3: + IC(0.255 ns) + CELL(0.228 ns) = 5.937 ns; Loc. = LCCOMB_X23_Y17_N8; Fanout = 8; COMB Node = 'UC:uc|ctrlSeq:inst2|_W1'
        Info: 4: + IC(0.829 ns) + CELL(0.228 ns) = 6.994 ns; Loc. = LCCOMB_X26_Y16_N20; Fanout = 1; COMB Node = 'UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~2'
        Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 7.149 ns; Loc. = LCFF_X26_Y16_N21; Fanout = 4; REG Node = 'UC:uc|sequencer:inst|microPC:inst1|mPC[5]'
        Info: Total cell delay = 1.777 ns ( 24.86 % )
        Info: Total interconnect delay = 5.372 ns ( 75.14 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "ck" to destination register is 2.480 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'ck'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 144; COMB Node = 'ck~clkctrl'
        Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X26_Y16_N21; Fanout = 4; REG Node = 'UC:uc|sequencer:inst|microPC:inst1|mPC[5]'
        Info: Total cell delay = 1.472 ns ( 59.35 % )
        Info: Total interconnect delay = 1.008 ns ( 40.65 % )
Info: tco from clock "ck" to destination pin "end" through memory "UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0" is 9.407 ns
    Info: + Longest clock path from clock "ck" to source memory is 2.327 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'ck'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 144; COMB Node = 'ck~clkctrl'
        Info: 3: + IC(0.649 ns) + CELL(0.481 ns) = 2.327 ns; Loc. = M4K_X20_Y17; Fanout = 18; MEM Node = 'UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.335 ns ( 57.37 % )
        Info: Total interconnect delay = 0.992 ns ( 42.63 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Longest memory to pin delay is 6.944 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y17; Fanout = 18; MEM Node = 'UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y17; Fanout = 1; MEM Node = 'UC:uc|rom:inst19|altsyncram:altsyncram_component|altsyncram_1s71:auto_generated|q_a[21]'
        Info: 3: + IC(0.300 ns) + CELL(0.053 ns) = 2.203 ns; Loc. = LCCOMB_X21_Y17_N20; Fanout = 3; COMB Node = 'UC:uc|_T[1]'
        Info: 4: + IC(0.252 ns) + CELL(0.228 ns) = 2.683 ns; Loc. = LCCOMB_X21_Y17_N16; Fanout = 20; COMB Node = 'UC:uc|ctrlSeq:inst2|_W2'
        Info: 5: + IC(0.759 ns) + CELL(0.346 ns) = 3.788 ns; Loc. = LCCOMB_X26_Y17_N2; Fanout = 1; COMB Node = '_end'
        Info: 6: + IC(1.110 ns) + CELL(2.046 ns) = 6.944 ns; Loc. = PIN_B10; Fanout = 0; PIN Node = 'end'
        Info: Total cell delay = 4.523 ns ( 65.14 % )
        Info: Total interconnect delay = 2.421 ns ( 34.86 % )
Info: th for register "UC:uc|sequencer:inst|microPC:inst1|mPC[0]" (data pin = "start", clock pin = "ck") is -4.015 ns
    Info: + Longest clock path from clock "ck" to destination register is 2.477 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'ck'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 144; COMB Node = 'ck~clkctrl'
        Info: 3: + IC(0.662 ns) + CELL(0.618 ns) = 2.477 ns; Loc. = LCFF_X26_Y17_N7; Fanout = 4; REG Node = 'UC:uc|sequencer:inst|microPC:inst1|mPC[0]'
        Info: Total cell delay = 1.472 ns ( 59.43 % )
        Info: Total interconnect delay = 1.005 ns ( 40.57 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 6.641 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 1; PIN Node = 'start'
        Info: 2: + IC(4.288 ns) + CELL(0.357 ns) = 5.454 ns; Loc. = LCCOMB_X23_Y17_N20; Fanout = 1; COMB Node = 'UC:uc|lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
        Info: 3: + IC(0.255 ns) + CELL(0.228 ns) = 5.937 ns; Loc. = LCCOMB_X23_Y17_N8; Fanout = 8; COMB Node = 'UC:uc|ctrlSeq:inst2|_W1'
        Info: 4: + IC(0.496 ns) + CELL(0.053 ns) = 6.486 ns; Loc. = LCCOMB_X26_Y17_N6; Fanout = 1; COMB Node = 'UC:uc|sequencer:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~2'
        Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 6.641 ns; Loc. = LCFF_X26_Y17_N7; Fanout = 4; REG Node = 'UC:uc|sequencer:inst|microPC:inst1|mPC[0]'
        Info: Total cell delay = 1.602 ns ( 24.12 % )
        Info: Total interconnect delay = 5.039 ns ( 75.88 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 203 megabytes
    Info: Processing ended: Thu Dec 17 19:40:36 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


