INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Crina/Documents/CID laborator/ALU/simulare_test1/simulare_test1.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Crina/Documents/CID laborator/ALU/simulare_test1/simulare_test1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Crina/Documents/CID laborator/ALU/simulare_test1/simulare_test1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Crina/Documents/CID laborator/ALU/simulare_test1/simulare_test1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
