0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/4-bit Add_Subtract unit/Ripple Carry Adder/RCA_4bit.sim/sim_1/synth/timing/xsim/TB_RCA_4bit_time_synth.v,1685780504,verilog,,,,RCA_4bit;glbl,,,,,,,,
C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/4-bit Add_Subtract unit/Ripple Carry Adder/RCA_4bit.srcs/sim_1/new/TB_RCA_4bit.vhd,1685779006,vhdl,,,,tb_rca_4bit,,,,,,,,
