# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:03 on Jun 10,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 20:45:03 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:03 on Jun 10,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 20:45:03 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:03 on Jun 10,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 20:45:03 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:03 on Jun 10,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 20:45:03 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:03 on Jun 10,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 20:45:03 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:03 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 20:45:03 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:03 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 20:45:03 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:03 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 20:45:03 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:03 on Jun 10,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 20:45:03 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:03 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 20:45:04 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:04 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 20:45:04 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:04 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 20:45:04 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:04 on Jun 10,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 20:45:04 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:04 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 20:45:04 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:04 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 20:45:04 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:04 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 20:45:04 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:04 on Jun 10,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# -- Compiling module collision_detect_testbench
# 
# Top level modules:
# 	collision_detect_testbench
# End time: 20:45:04 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:04 on Jun 10,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 20:45:04 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:04 on Jun 10,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 20:45:04 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:05 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 20:45:05 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:05 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_ai2.sv 
# -- Compiling module ghosts_ai2
# -- Compiling module ghosts_ai2_testbench
# 
# Top level modules:
# 	ghosts_ai2_testbench
# End time: 20:45:05 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:05 on Jun 10,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 20:45:05 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:05 on Jun 10,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 20:45:05 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:05 on Jun 10,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 20:45:05 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:05 on Jun 10,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 20:45:05 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:05 on Jun 10,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 20:45:05 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:05 on Jun 10,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 20:45:05 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:05 on Jun 10,2020
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 20:45:05 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:05 on Jun 10,2020
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 20:45:05 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:06 on Jun 10,2020
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 20:45:06 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:06 on Jun 10,2020
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# 	Altera_UP_Audio_Out_Serializer
# 	Altera_UP_Clock_Edge
# 	Altera_UP_I2C
# 	Altera_UP_I2C_AV_Auto_Initialize
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	Altera_UP_Slow_Clock_Generator
# 	altera_up_avalon_video_vga_timing
# End time: 20:45:06 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:06 on Jun 10,2020
# vlog -reportprogress 300 ./musicROM.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 20:45:06 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:06 on Jun 10,2020
# vlog -reportprogress 300 ./counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 20:45:06 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:06 on Jun 10,2020
# vlog -reportprogress 300 ./counter2.sv 
# -- Compiling module counter2
# -- Compiling module counter2_testbench
# 
# Top level modules:
# 	counter2_testbench
# End time: 20:45:06 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work hexto7segment_testbench -Lf altera_mf_ver 
# Start time: 20:45:07 on Jun 10,2020
# Loading sv_std.std
# Loading work.hexto7segment_testbench
# Loading work.hexto7segment
# ** Error: Cannot open macro file: hexto7segment_wave.do
# Error in macro ./runlab.do line 50
# Cannot open macro file: hexto7segment_wave.do
#     while executing
# "do hexto7segment_wave.do"
add wave -position end  sim:/hexto7segment_testbench/in
add wave -position end  sim:/hexto7segment_testbench/enable
add wave -position end  sim:/hexto7segment_testbench/out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Winston  Hostname: WINSTONCHEN9507  ProcessID: 4436
#           Attempting to use alternate WLF file "./wlfth37f9e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfth37f9e
run -all
# ** Note: $stop    : ./hexto7segment.sv(58)
#    Time: 40 ps  Iteration: 0  Instance: /hexto7segment_testbench
# Break in Module hexto7segment_testbench at ./hexto7segment.sv line 58
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/condo/Documents/GitHub/pacman/hexto7segment_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:24 on Jun 10,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 20:46:24 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:24 on Jun 10,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 20:46:25 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:25 on Jun 10,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 20:46:25 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:25 on Jun 10,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 20:46:25 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:25 on Jun 10,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 20:46:25 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:25 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 20:46:25 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:25 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 20:46:25 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:25 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 20:46:25 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:25 on Jun 10,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 20:46:25 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:25 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 20:46:25 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:25 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 20:46:25 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:25 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 20:46:25 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:25 on Jun 10,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 20:46:25 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:26 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 20:46:26 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:26 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 20:46:26 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:26 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 20:46:26 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:26 on Jun 10,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# -- Compiling module collision_detect_testbench
# 
# Top level modules:
# 	collision_detect_testbench
# End time: 20:46:26 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:26 on Jun 10,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 20:46:26 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:26 on Jun 10,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 20:46:26 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:26 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 20:46:26 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:26 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_ai2.sv 
# -- Compiling module ghosts_ai2
# -- Compiling module ghosts_ai2_testbench
# 
# Top level modules:
# 	ghosts_ai2_testbench
# End time: 20:46:26 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:26 on Jun 10,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 20:46:26 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:26 on Jun 10,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 20:46:26 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:26 on Jun 10,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 20:46:27 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:27 on Jun 10,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 20:46:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:27 on Jun 10,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 20:46:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:27 on Jun 10,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 20:46:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:27 on Jun 10,2020
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 20:46:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:27 on Jun 10,2020
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 20:46:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:27 on Jun 10,2020
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 20:46:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:27 on Jun 10,2020
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# 	Altera_UP_Audio_Out_Serializer
# 	Altera_UP_Clock_Edge
# 	Altera_UP_I2C
# 	Altera_UP_I2C_AV_Auto_Initialize
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	Altera_UP_Slow_Clock_Generator
# 	altera_up_avalon_video_vga_timing
# End time: 20:46:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:27 on Jun 10,2020
# vlog -reportprogress 300 ./musicROM.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 20:46:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:27 on Jun 10,2020
# vlog -reportprogress 300 ./counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 20:46:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:27 on Jun 10,2020
# vlog -reportprogress 300 ./counter2.sv 
# -- Compiling module counter2
# -- Compiling module counter2_testbench
# 
# Top level modules:
# 	counter2_testbench
# End time: 20:46:28 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:46:29 on Jun 10,2020, Elapsed time: 0:01:22
# Errors: 3, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work hexto7segment_testbench -Lf altera_mf_ver 
# Start time: 20:46:29 on Jun 10,2020
# Loading sv_std.std
# Loading work.hexto7segment_testbench
# Loading work.hexto7segment
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Winston  Hostname: WINSTONCHEN9507  ProcessID: 4436
#           Attempting to use alternate WLF file "./wlft6hqwak".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6hqwak
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./hexto7segment.sv(60)
#    Time: 60 ps  Iteration: 0  Instance: /hexto7segment_testbench
# Break in Module hexto7segment_testbench at ./hexto7segment.sv line 60
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:40 on Jun 10,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 20:47:40 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:40 on Jun 10,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 20:47:40 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:40 on Jun 10,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 20:47:40 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:40 on Jun 10,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 20:47:40 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:40 on Jun 10,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 20:47:40 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:41 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 20:47:41 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:41 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 20:47:41 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:41 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 20:47:41 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:41 on Jun 10,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 20:47:41 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:41 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 20:47:41 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:41 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 20:47:41 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:41 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 20:47:41 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:41 on Jun 10,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 20:47:41 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:41 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 20:47:41 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:41 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 20:47:41 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:41 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 20:47:41 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:41 on Jun 10,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# -- Compiling module collision_detect_testbench
# 
# Top level modules:
# 	collision_detect_testbench
# End time: 20:47:42 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:42 on Jun 10,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 20:47:42 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:42 on Jun 10,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 20:47:42 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:42 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 20:47:42 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:42 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_ai2.sv 
# -- Compiling module ghosts_ai2
# -- Compiling module ghosts_ai2_testbench
# 
# Top level modules:
# 	ghosts_ai2_testbench
# End time: 20:47:42 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:42 on Jun 10,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 20:47:42 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:42 on Jun 10,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 20:47:42 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:42 on Jun 10,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 20:47:42 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:42 on Jun 10,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 20:47:42 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:42 on Jun 10,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 20:47:42 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:42 on Jun 10,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 20:47:43 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:43 on Jun 10,2020
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 20:47:43 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:43 on Jun 10,2020
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 20:47:43 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:43 on Jun 10,2020
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 20:47:43 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:43 on Jun 10,2020
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# 	Altera_UP_Audio_Out_Serializer
# 	Altera_UP_Clock_Edge
# 	Altera_UP_I2C
# 	Altera_UP_I2C_AV_Auto_Initialize
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	Altera_UP_Slow_Clock_Generator
# 	altera_up_avalon_video_vga_timing
# End time: 20:47:43 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:43 on Jun 10,2020
# vlog -reportprogress 300 ./musicROM.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 20:47:43 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:43 on Jun 10,2020
# vlog -reportprogress 300 ./counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 20:47:43 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:43 on Jun 10,2020
# vlog -reportprogress 300 ./counter2.sv 
# -- Compiling module counter2
# -- Compiling module counter2_testbench
# 
# Top level modules:
# 	counter2_testbench
# End time: 20:47:43 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:47:44 on Jun 10,2020, Elapsed time: 0:01:15
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work bcd_3b_testbench_testbench -Lf altera_mf_ver 
# Start time: 20:47:44 on Jun 10,2020
# ** Error: (vsim-3170) Could not find 'bcd_3b_testbench_testbench'.
#         Searched libraries:
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/condo/Documents/GitHub/pacman/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 45
vsim -voptargs=\"+acc\" -t 1ps -lib work -Lf altera_mf_ver work.bcd_3b_testbench
# vsim -voptargs=""+acc"" -t 1ps -lib work -Lf altera_mf_ver work.bcd_3b_testbench 
# Start time: 20:47:44 on Jun 10,2020
# Loading sv_std.std
# Loading work.bcd_3b_testbench
# Loading work.bcd_3b
# ** Warning: (vsim-3015) ./bcd_3b_testbench.sv(17): [PCDPC] - Port size (10) does not match connection size (9) for port 'binary'. The port definition is at: ./bcd_3b.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /bcd_3b_testbench/dut File: ./bcd_3b.v
add wave -position end  sim:/bcd_3b_testbench/binary
add wave -position end  sim:/bcd_3b_testbench/hundreds
add wave -position end  sim:/bcd_3b_testbench/tens
add wave -position end  sim:/bcd_3b_testbench/ones
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Winston  Hostname: WINSTONCHEN9507  ProcessID: 4436
#           Attempting to use alternate WLF file "./wlftne5fzh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftne5fzh
run -all
vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/bcd_3b_testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:40 on Jun 10,2020
# vlog -reportprogress 300 -work work C:/Users/condo/Documents/GitHub/pacman/bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 20:49:40 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.bcd_3b_testbench
run -all
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:31 on Jun 10,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 20:55:31 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:31 on Jun 10,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 20:55:31 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:31 on Jun 10,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 20:55:31 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:31 on Jun 10,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 20:55:31 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:31 on Jun 10,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 20:55:31 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:31 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 20:55:31 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:31 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 20:55:31 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:31 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 20:55:31 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:31 on Jun 10,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 20:55:31 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:31 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 20:55:32 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:32 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 20:55:32 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:32 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 20:55:32 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:32 on Jun 10,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 20:55:32 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:32 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 20:55:32 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:32 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 20:55:32 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:32 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 20:55:32 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:32 on Jun 10,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# -- Compiling module collision_detect_testbench
# 
# Top level modules:
# 	collision_detect_testbench
# End time: 20:55:32 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:32 on Jun 10,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 20:55:32 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:32 on Jun 10,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 20:55:32 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:32 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 20:55:32 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:33 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_ai2.sv 
# -- Compiling module ghosts_ai2
# -- Compiling module ghosts_ai2_testbench
# 
# Top level modules:
# 	ghosts_ai2_testbench
# End time: 20:55:33 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:33 on Jun 10,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 20:55:33 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:33 on Jun 10,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 20:55:33 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:33 on Jun 10,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 20:55:33 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:33 on Jun 10,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 20:55:33 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:33 on Jun 10,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 20:55:33 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:33 on Jun 10,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 20:55:33 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:33 on Jun 10,2020
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 20:55:33 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:33 on Jun 10,2020
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 20:55:33 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:33 on Jun 10,2020
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 20:55:33 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:33 on Jun 10,2020
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# 	Altera_UP_Audio_Out_Serializer
# 	Altera_UP_Clock_Edge
# 	Altera_UP_I2C
# 	Altera_UP_I2C_AV_Auto_Initialize
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	Altera_UP_Slow_Clock_Generator
# 	altera_up_avalon_video_vga_timing
# End time: 20:55:34 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:34 on Jun 10,2020
# vlog -reportprogress 300 ./musicROM.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 20:55:34 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:34 on Jun 10,2020
# vlog -reportprogress 300 ./counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 20:55:34 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:34 on Jun 10,2020
# vlog -reportprogress 300 ./counter2.sv 
# -- Compiling module counter2
# -- Compiling module counter2_testbench
# 
# Top level modules:
# 	counter2_testbench
# End time: 20:55:34 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:55:35 on Jun 10,2020, Elapsed time: 0:07:51
# Errors: 1, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work playAudio_testbench -Lf altera_mf_ver 
# Start time: 20:55:35 on Jun 10,2020
# Loading sv_std.std
# Loading work.playAudio_testbench
# Loading work.playAudio
# Loading work.counter2
# Loading work.counter
# Loading work.clock_generator
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.audio_and_video_config
# Loading work.Altera_UP_Slow_Clock_Generator
# Loading work.Altera_UP_I2C_AV_Auto_Initialize
# Loading work.Altera_UP_I2C
# Loading work.audio_codec
# Loading work.Altera_UP_Clock_Edge
# Loading work.Altera_UP_Audio_In_Deserializer
# Loading work.Altera_UP_Audio_Bit_Counter
# Loading work.Altera_UP_SYNC_FIFO
# Loading altera_mf_ver.scfifo
# Loading work.Altera_UP_Audio_Out_Serializer
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# ** Warning: (vsim-3015) ./playAudio.sv(54): [PCDPC] - Port size (24) does not match connection size (1) for port 'count'. The port definition is at: ./counter2.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/cWait File: ./counter2.sv
# ** Warning: (vsim-3017) ./clock_generator.v(29): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) ./clock_generator.v(29): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Error: Cannot open macro file: playAudio_testbench_wave.do
# Error in macro ./runlab.do line 50
# Cannot open macro file: playAudio_testbench_wave.do
#     while executing
# "do playAudio_testbench_wave.do"
add wave -position end  sim:/playAudio_testbench/CLOCK_PERIOD
add wave -position end  sim:/playAudio_testbench/start
add wave -position end  sim:/playAudio_testbench/reset
add wave -position end  sim:/playAudio_testbench/chomp
add wave -position end  sim:/playAudio_testbench/eatghost
add wave -position end  sim:/playAudio_testbench/death
add wave -position end  sim:/playAudio_testbench/CLOCK_50
add wave -position end  sim:/playAudio_testbench/CLOCK2_50
add wave -position end  sim:/playAudio_testbench/FPGA_I2C_SCLK
add wave -position end  sim:/playAudio_testbench/FPGA_I2C_SDAT
add wave -position end  sim:/playAudio_testbench/AUD_XCK
add wave -position end  sim:/playAudio_testbench/AUD_DACLRCK
add wave -position end  sim:/playAudio_testbench/AUD_ADCLRCK
add wave -position end  sim:/playAudio_testbench/AUD_BCLK
add wave -position end  sim:/playAudio_testbench/AUD_ADCDAT
add wave -position end  sim:/playAudio_testbench/AUD_DACDAT
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Winston  Hostname: WINSTONCHEN9507  ProcessID: 4436
#           Attempting to use alternate WLF file "./wlftreayih".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftreayih
run -all
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
restart -f
# ** Warning: (vsim-3015) ./playAudio.sv(54): [PCDPC] - Port size (24) does not match connection size (1) for port 'count'. The port definition is at: ./counter2.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/cWait File: ./counter2.sv
# ** Warning: (vsim-3017) ./clock_generator.v(29): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) ./clock_generator.v(29): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
run -all
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:26 on Jun 10,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 20:57:26 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:26 on Jun 10,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 20:57:26 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:26 on Jun 10,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 20:57:26 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:26 on Jun 10,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 20:57:27 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:27 on Jun 10,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 20:57:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:27 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 20:57:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:27 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 20:57:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:27 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 20:57:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:27 on Jun 10,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 20:57:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:27 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 20:57:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:27 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 20:57:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:27 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 20:57:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:27 on Jun 10,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 20:57:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:27 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 20:57:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:27 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 20:57:28 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:28 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 20:57:28 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:28 on Jun 10,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# -- Compiling module collision_detect_testbench
# 
# Top level modules:
# 	collision_detect_testbench
# End time: 20:57:28 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:28 on Jun 10,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 20:57:28 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:28 on Jun 10,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 20:57:28 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:28 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 20:57:28 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:28 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_ai2.sv 
# -- Compiling module ghosts_ai2
# -- Compiling module ghosts_ai2_testbench
# 
# Top level modules:
# 	ghosts_ai2_testbench
# End time: 20:57:28 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:28 on Jun 10,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 20:57:28 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:28 on Jun 10,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 20:57:28 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:28 on Jun 10,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 20:57:28 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:28 on Jun 10,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 20:57:29 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:29 on Jun 10,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 20:57:29 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:29 on Jun 10,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 20:57:29 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:29 on Jun 10,2020
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 20:57:29 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:29 on Jun 10,2020
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 20:57:29 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:29 on Jun 10,2020
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 20:57:29 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:29 on Jun 10,2020
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# 	Altera_UP_Audio_Out_Serializer
# 	Altera_UP_Clock_Edge
# 	Altera_UP_I2C
# 	Altera_UP_I2C_AV_Auto_Initialize
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	Altera_UP_Slow_Clock_Generator
# 	altera_up_avalon_video_vga_timing
# End time: 20:57:29 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:29 on Jun 10,2020
# vlog -reportprogress 300 ./musicROM.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 20:57:29 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:29 on Jun 10,2020
# vlog -reportprogress 300 ./counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 20:57:29 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:29 on Jun 10,2020
# vlog -reportprogress 300 ./counter2.sv 
# -- Compiling module counter2
# -- Compiling module counter2_testbench
# 
# Top level modules:
# 	counter2_testbench
# End time: 20:57:29 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:57:31 on Jun 10,2020, Elapsed time: 0:01:56
# Errors: 3, Warnings: 48
# vsim -voptargs=""+acc"" -t 1ps -lib work playAudio_testbench -Lf altera_mf_ver 
# Start time: 20:57:31 on Jun 10,2020
# Loading sv_std.std
# Loading work.playAudio_testbench
# Loading work.playAudio
# Loading work.counter2
# Loading work.counter
# Loading work.clock_generator
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.audio_and_video_config
# Loading work.Altera_UP_Slow_Clock_Generator
# Loading work.Altera_UP_I2C_AV_Auto_Initialize
# Loading work.Altera_UP_I2C
# Loading work.audio_codec
# Loading work.Altera_UP_Clock_Edge
# Loading work.Altera_UP_Audio_In_Deserializer
# Loading work.Altera_UP_Audio_Bit_Counter
# Loading work.Altera_UP_SYNC_FIFO
# Loading altera_mf_ver.scfifo
# Loading work.Altera_UP_Audio_Out_Serializer
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# ** Warning: (vsim-3015) ./playAudio.sv(54): [PCDPC] - Port size (24) does not match connection size (1) for port 'count'. The port definition is at: ./counter2.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/cWait File: ./counter2.sv
# ** Warning: (vsim-3017) ./clock_generator.v(29): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) ./clock_generator.v(29): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Winston  Hostname: WINSTONCHEN9507  ProcessID: 4436
#           Attempting to use alternate WLF file "./wlft4f3wen".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4f3wen
# ** Error: (vish-4014) No objects found matching '/playAudio_testbench/dut/clk2_reset'.
# Executing ONERROR command at macro ./playAudio_wave.do line 10
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
# ** Note: $stop    : ./playAudio.sv(157)
#    Time: 100000350 ps  Iteration: 1  Instance: /playAudio_testbench
# Break in Module playAudio_testbench at ./playAudio.sv line 157
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:03 on Jun 10,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 21:06:03 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:04 on Jun 10,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 21:06:04 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:04 on Jun 10,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 21:06:04 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:04 on Jun 10,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 21:06:04 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:04 on Jun 10,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 21:06:04 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:04 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 21:06:04 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:04 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 21:06:04 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:04 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 21:06:04 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:04 on Jun 10,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 21:06:04 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:04 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 21:06:04 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:04 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 21:06:04 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:04 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 21:06:04 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:04 on Jun 10,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 21:06:04 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:04 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 21:06:05 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:05 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 21:06:05 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:05 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 21:06:05 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:05 on Jun 10,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# -- Compiling module collision_detect_testbench
# 
# Top level modules:
# 	collision_detect_testbench
# End time: 21:06:05 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:05 on Jun 10,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 21:06:05 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:05 on Jun 10,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 21:06:05 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:05 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 21:06:05 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:05 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_ai2.sv 
# -- Compiling module ghosts_ai2
# -- Compiling module ghosts_ai2_testbench
# 
# Top level modules:
# 	ghosts_ai2_testbench
# End time: 21:06:05 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:05 on Jun 10,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 21:06:05 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:05 on Jun 10,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 21:06:05 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:05 on Jun 10,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 21:06:05 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:06 on Jun 10,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 21:06:06 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:06 on Jun 10,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 21:06:06 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:06 on Jun 10,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 21:06:06 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:06 on Jun 10,2020
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 21:06:06 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:06 on Jun 10,2020
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 21:06:06 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:06 on Jun 10,2020
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 21:06:06 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:06 on Jun 10,2020
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# 	Altera_UP_Audio_Out_Serializer
# 	Altera_UP_Clock_Edge
# 	Altera_UP_I2C
# 	Altera_UP_I2C_AV_Auto_Initialize
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	Altera_UP_Slow_Clock_Generator
# 	altera_up_avalon_video_vga_timing
# End time: 21:06:06 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:06 on Jun 10,2020
# vlog -reportprogress 300 ./musicROM.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 21:06:06 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:06 on Jun 10,2020
# vlog -reportprogress 300 ./counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 21:06:06 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:06 on Jun 10,2020
# vlog -reportprogress 300 ./counter2.sv 
# -- Compiling module counter2
# -- Compiling module counter2_testbench
# 
# Top level modules:
# 	counter2_testbench
# End time: 21:06:06 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:06 on Jun 10,2020
# vlog -reportprogress 300 ./keyboard_process.sv 
# -- Compiling module keyboard_process
# -- Compiling module keyboard_process_testbench
# 
# Top level modules:
# 	keyboard_process_testbench
# End time: 21:06:07 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:07 on Jun 10,2020
# vlog -reportprogress 300 ./keyboard_inner_driver.v 
# -- Compiling module keyboard_inner_driver
# 
# Top level modules:
# 	keyboard_inner_driver
# End time: 21:06:07 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:07 on Jun 10,2020
# vlog -reportprogress 300 ./keyboard_press_driver.v 
# -- Compiling module keyboard_press_driver
# 
# Top level modules:
# 	keyboard_press_driver
# End time: 21:06:07 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:07 on Jun 10,2020
# vlog -reportprogress 300 ./keyboard_scancoderaw_driver.v 
# -- Compiling module keyboard_scancoderaw_driver
# 
# Top level modules:
# 	keyboard_scancoderaw_driver
# End time: 21:06:07 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:06:08 on Jun 10,2020, Elapsed time: 0:08:37
# Errors: 3, Warnings: 25
# vsim -voptargs=""+acc"" -t 1ps -lib work keyboard_process_testbench -Lf altera_mf_ver 
# Start time: 21:06:08 on Jun 10,2020
# Loading sv_std.std
# Loading work.keyboard_process_testbench
# Loading work.keyboard_process
# ** Error: Cannot open macro file: keyboard_process_wave.do
# Error in macro ./runlab.do line 54
# Cannot open macro file: keyboard_process_wave.do
#     while executing
# "do keyboard_process_wave.do"
add wave -position end  sim:/keyboard_process_testbench/CLOCK_PERIOD
add wave -position end  sim:/keyboard_process_testbench/CLOCK_50
add wave -position end  sim:/keyboard_process_testbench/reset
add wave -position end  sim:/keyboard_process_testbench/makeBreak
add wave -position end  sim:/keyboard_process_testbench/scan_code
add wave -position end  sim:/keyboard_process_testbench/up
add wave -position end  sim:/keyboard_process_testbench/down
add wave -position end  sim:/keyboard_process_testbench/left
add wave -position end  sim:/keyboard_process_testbench/right
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Winston  Hostname: WINSTONCHEN9507  ProcessID: 4436
#           Attempting to use alternate WLF file "./wlftm8iyc6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftm8iyc6
run -all
# ** Note: $stop    : ./keyboard_process.sv(77)
#    Time: 450 ps  Iteration: 1  Instance: /keyboard_process_testbench
# Break in Module keyboard_process_testbench at ./keyboard_process.sv line 77
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/condo/Documents/GitHub/pacman/keyboard_process_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:44 on Jun 10,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 21:07:44 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:44 on Jun 10,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 21:07:44 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:44 on Jun 10,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 21:07:44 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:44 on Jun 10,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 21:07:44 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:45 on Jun 10,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 21:07:45 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:45 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 21:07:45 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:45 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 21:07:45 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:45 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 21:07:45 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:45 on Jun 10,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 21:07:45 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:45 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 21:07:45 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:45 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 21:07:45 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:45 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 21:07:45 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:45 on Jun 10,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 21:07:45 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:45 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 21:07:45 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:45 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 21:07:45 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:45 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 21:07:46 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:46 on Jun 10,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# -- Compiling module collision_detect_testbench
# 
# Top level modules:
# 	collision_detect_testbench
# End time: 21:07:46 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:46 on Jun 10,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 21:07:46 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:46 on Jun 10,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 21:07:46 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:46 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 21:07:46 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:46 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_ai2.sv 
# -- Compiling module ghosts_ai2
# -- Compiling module ghosts_ai2_testbench
# 
# Top level modules:
# 	ghosts_ai2_testbench
# End time: 21:07:46 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:46 on Jun 10,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 21:07:46 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:46 on Jun 10,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 21:07:46 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:46 on Jun 10,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 21:07:46 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:46 on Jun 10,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 21:07:46 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:46 on Jun 10,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 21:07:46 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:47 on Jun 10,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 21:07:47 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:47 on Jun 10,2020
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 21:07:47 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:47 on Jun 10,2020
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 21:07:47 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:47 on Jun 10,2020
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 21:07:47 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:47 on Jun 10,2020
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# 	Altera_UP_Audio_Out_Serializer
# 	Altera_UP_Clock_Edge
# 	Altera_UP_I2C
# 	Altera_UP_I2C_AV_Auto_Initialize
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	Altera_UP_Slow_Clock_Generator
# 	altera_up_avalon_video_vga_timing
# End time: 21:07:47 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:47 on Jun 10,2020
# vlog -reportprogress 300 ./musicROM.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 21:07:47 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:47 on Jun 10,2020
# vlog -reportprogress 300 ./counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 21:07:47 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:47 on Jun 10,2020
# vlog -reportprogress 300 ./counter2.sv 
# -- Compiling module counter2
# -- Compiling module counter2_testbench
# 
# Top level modules:
# 	counter2_testbench
# End time: 21:07:47 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:47 on Jun 10,2020
# vlog -reportprogress 300 ./keyboard_process.sv 
# -- Compiling module keyboard_process
# -- Compiling module keyboard_process_testbench
# 
# Top level modules:
# 	keyboard_process_testbench
# End time: 21:07:47 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:47 on Jun 10,2020
# vlog -reportprogress 300 ./keyboard_inner_driver.v 
# -- Compiling module keyboard_inner_driver
# 
# Top level modules:
# 	keyboard_inner_driver
# End time: 21:07:47 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:47 on Jun 10,2020
# vlog -reportprogress 300 ./keyboard_press_driver.v 
# -- Compiling module keyboard_press_driver
# 
# Top level modules:
# 	keyboard_press_driver
# End time: 21:07:48 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:48 on Jun 10,2020
# vlog -reportprogress 300 ./keyboard_scancoderaw_driver.v 
# -- Compiling module keyboard_scancoderaw_driver
# 
# Top level modules:
# 	keyboard_scancoderaw_driver
# End time: 21:07:48 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:07:49 on Jun 10,2020, Elapsed time: 0:01:41
# Errors: 3, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work keyboard_process_testbench -Lf altera_mf_ver 
# Start time: 21:07:49 on Jun 10,2020
# Loading sv_std.std
# Loading work.keyboard_process_testbench
# Loading work.keyboard_process
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Winston  Hostname: WINSTONCHEN9507  ProcessID: 4436
#           Attempting to use alternate WLF file "./wlfthrm9ik".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthrm9ik
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./keyboard_process.sv(79)
#    Time: 650 ps  Iteration: 1  Instance: /keyboard_process_testbench
# Break in Module keyboard_process_testbench at ./keyboard_process.sv line 79
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:48 on Jun 10,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 21:08:48 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:48 on Jun 10,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 21:08:48 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:48 on Jun 10,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 21:08:48 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:48 on Jun 10,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 21:08:48 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:48 on Jun 10,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 21:08:48 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:48 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 21:08:48 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:48 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 21:08:48 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:48 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 21:08:48 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:48 on Jun 10,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 21:08:48 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:48 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 21:08:48 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:48 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 21:08:49 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:49 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 21:08:49 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:49 on Jun 10,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 21:08:49 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:49 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 21:08:49 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:49 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 21:08:49 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:49 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 21:08:49 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:49 on Jun 10,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# -- Compiling module collision_detect_testbench
# 
# Top level modules:
# 	collision_detect_testbench
# End time: 21:08:49 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:49 on Jun 10,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 21:08:49 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:49 on Jun 10,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 21:08:49 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:49 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 21:08:49 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:49 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_ai2.sv 
# -- Compiling module ghosts_ai2
# -- Compiling module ghosts_ai2_testbench
# 
# Top level modules:
# 	ghosts_ai2_testbench
# End time: 21:08:49 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:49 on Jun 10,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 21:08:50 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:50 on Jun 10,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 21:08:50 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:50 on Jun 10,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 21:08:50 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:50 on Jun 10,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 21:08:50 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:50 on Jun 10,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 21:08:50 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:50 on Jun 10,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 21:08:50 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:50 on Jun 10,2020
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 21:08:50 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:50 on Jun 10,2020
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 21:08:50 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:50 on Jun 10,2020
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 21:08:50 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:50 on Jun 10,2020
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# 	Altera_UP_Audio_Out_Serializer
# 	Altera_UP_Clock_Edge
# 	Altera_UP_I2C
# 	Altera_UP_I2C_AV_Auto_Initialize
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	Altera_UP_Slow_Clock_Generator
# 	altera_up_avalon_video_vga_timing
# End time: 21:08:50 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:50 on Jun 10,2020
# vlog -reportprogress 300 ./musicROM.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 21:08:50 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:51 on Jun 10,2020
# vlog -reportprogress 300 ./counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 21:08:51 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:51 on Jun 10,2020
# vlog -reportprogress 300 ./counter2.sv 
# -- Compiling module counter2
# -- Compiling module counter2_testbench
# 
# Top level modules:
# 	counter2_testbench
# End time: 21:08:51 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:51 on Jun 10,2020
# vlog -reportprogress 300 ./keyboard_process.sv 
# -- Compiling module keyboard_process
# -- Compiling module keyboard_process_testbench
# 
# Top level modules:
# 	keyboard_process_testbench
# End time: 21:08:51 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:51 on Jun 10,2020
# vlog -reportprogress 300 ./keyboard_inner_driver.v 
# -- Compiling module keyboard_inner_driver
# 
# Top level modules:
# 	keyboard_inner_driver
# End time: 21:08:51 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:51 on Jun 10,2020
# vlog -reportprogress 300 ./keyboard_press_driver.v 
# -- Compiling module keyboard_press_driver
# 
# Top level modules:
# 	keyboard_press_driver
# End time: 21:08:51 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:51 on Jun 10,2020
# vlog -reportprogress 300 ./keyboard_scancoderaw_driver.v 
# -- Compiling module keyboard_scancoderaw_driver
# 
# Top level modules:
# 	keyboard_scancoderaw_driver
# End time: 21:08:51 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:08:52 on Jun 10,2020, Elapsed time: 0:01:03
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work keyboard_process_testbench -Lf altera_mf_ver 
# Start time: 21:08:52 on Jun 10,2020
# Loading sv_std.std
# Loading work.keyboard_process_testbench
# Loading work.keyboard_process
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Winston  Hostname: WINSTONCHEN9507  ProcessID: 4436
#           Attempting to use alternate WLF file "./wlft3rvhn6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3rvhn6
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./keyboard_process.sv(85)
#    Time: 1250 ps  Iteration: 1  Instance: /keyboard_process_testbench
# Break in Module keyboard_process_testbench at ./keyboard_process.sv line 85
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:27 on Jun 10,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 21:11:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:27 on Jun 10,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 21:11:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:27 on Jun 10,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 21:11:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:27 on Jun 10,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 21:11:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:27 on Jun 10,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 21:11:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:27 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 21:11:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:27 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 21:11:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:27 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 21:11:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:27 on Jun 10,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 21:11:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:27 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 21:11:27 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:27 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 21:11:28 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:28 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 21:11:28 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:28 on Jun 10,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 21:11:28 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:28 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 21:11:28 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:28 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 21:11:28 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:28 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 21:11:28 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:28 on Jun 10,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# -- Compiling module collision_detect_testbench
# 
# Top level modules:
# 	collision_detect_testbench
# End time: 21:11:28 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:28 on Jun 10,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 21:11:28 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:28 on Jun 10,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 21:11:29 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:29 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 21:11:29 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:29 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_ai2.sv 
# -- Compiling module ghosts_ai2
# -- Compiling module ghosts_ai2_testbench
# 
# Top level modules:
# 	ghosts_ai2_testbench
# End time: 21:11:29 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:29 on Jun 10,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 21:11:29 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:29 on Jun 10,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 21:11:29 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:29 on Jun 10,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 21:11:29 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:29 on Jun 10,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 21:11:29 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:29 on Jun 10,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 21:11:29 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:29 on Jun 10,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 21:11:30 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:30 on Jun 10,2020
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 21:11:30 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:30 on Jun 10,2020
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 21:11:30 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:30 on Jun 10,2020
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 21:11:30 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:30 on Jun 10,2020
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# 	Altera_UP_Audio_Out_Serializer
# 	Altera_UP_Clock_Edge
# 	Altera_UP_I2C
# 	Altera_UP_I2C_AV_Auto_Initialize
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	Altera_UP_Slow_Clock_Generator
# 	altera_up_avalon_video_vga_timing
# End time: 21:11:30 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:30 on Jun 10,2020
# vlog -reportprogress 300 ./musicROM.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 21:11:30 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:30 on Jun 10,2020
# vlog -reportprogress 300 ./counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 21:11:30 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:30 on Jun 10,2020
# vlog -reportprogress 300 ./counter2.sv 
# -- Compiling module counter2
# -- Compiling module counter2_testbench
# 
# Top level modules:
# 	counter2_testbench
# End time: 21:11:30 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:30 on Jun 10,2020
# vlog -reportprogress 300 ./keyboard_process.sv 
# -- Compiling module keyboard_process
# -- Compiling module keyboard_process_testbench
# 
# Top level modules:
# 	keyboard_process_testbench
# End time: 21:11:30 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:31 on Jun 10,2020
# vlog -reportprogress 300 ./keyboard_inner_driver.v 
# -- Compiling module keyboard_inner_driver
# 
# Top level modules:
# 	keyboard_inner_driver
# End time: 21:11:31 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:31 on Jun 10,2020
# vlog -reportprogress 300 ./keyboard_press_driver.v 
# -- Compiling module keyboard_press_driver
# 
# Top level modules:
# 	keyboard_press_driver
# End time: 21:11:31 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:31 on Jun 10,2020
# vlog -reportprogress 300 ./keyboard_scancoderaw_driver.v 
# -- Compiling module keyboard_scancoderaw_driver
# 
# Top level modules:
# 	keyboard_scancoderaw_driver
# End time: 21:11:31 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:11:32 on Jun 10,2020, Elapsed time: 0:02:40
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work collision_detect_testbench -Lf altera_mf_ver 
# Start time: 21:11:32 on Jun 10,2020
# Loading sv_std.std
# Loading work.collision_detect_testbench
# Loading work.collision_detect
# Loading work.map_simp_RAM
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'collision_detect_testbench' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /collision_detect_testbench/dut/temp File: ./map_simp_RAM.v
# Loading altera_mf_ver.altsyncram
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 49
do run;l
# Cannot open macro file: run
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:34 on Jun 10,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 21:12:34 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:34 on Jun 10,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 21:12:34 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:34 on Jun 10,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 21:12:34 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:34 on Jun 10,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 21:12:34 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:34 on Jun 10,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 21:12:34 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:34 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 21:12:34 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:34 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 21:12:34 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:34 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 21:12:34 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:35 on Jun 10,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 21:12:35 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:35 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 21:12:35 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:35 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 21:12:35 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:35 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 21:12:35 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:35 on Jun 10,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 21:12:35 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:35 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 21:12:35 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:35 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 21:12:35 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:35 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 21:12:35 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:35 on Jun 10,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# -- Compiling module collision_detect_testbench
# 
# Top level modules:
# 	collision_detect_testbench
# End time: 21:12:35 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:35 on Jun 10,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 21:12:35 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:35 on Jun 10,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 21:12:35 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:36 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 21:12:36 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:36 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_ai2.sv 
# -- Compiling module ghosts_ai2
# -- Compiling module ghosts_ai2_testbench
# 
# Top level modules:
# 	ghosts_ai2_testbench
# End time: 21:12:36 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:36 on Jun 10,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 21:12:36 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:36 on Jun 10,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 21:12:36 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:36 on Jun 10,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 21:12:36 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:36 on Jun 10,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 21:12:36 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:36 on Jun 10,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 21:12:36 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:36 on Jun 10,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 21:12:36 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:36 on Jun 10,2020
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 21:12:36 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:36 on Jun 10,2020
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 21:12:36 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:36 on Jun 10,2020
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 21:12:37 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:37 on Jun 10,2020
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# 	Altera_UP_Audio_Out_Serializer
# 	Altera_UP_Clock_Edge
# 	Altera_UP_I2C
# 	Altera_UP_I2C_AV_Auto_Initialize
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	Altera_UP_Slow_Clock_Generator
# 	altera_up_avalon_video_vga_timing
# End time: 21:12:37 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:37 on Jun 10,2020
# vlog -reportprogress 300 ./musicROM.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 21:12:37 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:37 on Jun 10,2020
# vlog -reportprogress 300 ./counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 21:12:37 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:37 on Jun 10,2020
# vlog -reportprogress 300 ./counter2.sv 
# -- Compiling module counter2
# -- Compiling module counter2_testbench
# 
# Top level modules:
# 	counter2_testbench
# End time: 21:12:37 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:37 on Jun 10,2020
# vlog -reportprogress 300 ./keyboard_process.sv 
# -- Compiling module keyboard_process
# -- Compiling module keyboard_process_testbench
# 
# Top level modules:
# 	keyboard_process_testbench
# End time: 21:12:37 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:37 on Jun 10,2020
# vlog -reportprogress 300 ./keyboard_inner_driver.v 
# -- Compiling module keyboard_inner_driver
# 
# Top level modules:
# 	keyboard_inner_driver
# End time: 21:12:37 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:37 on Jun 10,2020
# vlog -reportprogress 300 ./keyboard_press_driver.v 
# -- Compiling module keyboard_press_driver
# 
# Top level modules:
# 	keyboard_press_driver
# End time: 21:12:37 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:37 on Jun 10,2020
# vlog -reportprogress 300 ./keyboard_scancoderaw_driver.v 
# -- Compiling module keyboard_scancoderaw_driver
# 
# Top level modules:
# 	keyboard_scancoderaw_driver
# End time: 21:12:37 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work collision_detect_testbench -Lf altera_mf_ver 
# Start time: 21:11:32 on Jun 10,2020
# Loading sv_std.std
# Loading work.collision_detect_testbench
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./collision_detect.sv(39): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_a'. The port definition is at: ./map_simp_RAM.v(46).
#    Time: 0 ps  Iteration: 0  Instance: /collision_detect_testbench/dut/reset_ram File: ./map_simp_RAM.v
# ** Warning: (vsim-3015) ./collision_detect.sv(39): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_b'. The port definition is at: ./map_simp_RAM.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /collision_detect_testbench/dut/reset_ram File: ./map_simp_RAM.v
# ** Error: Cannot open macro file: collision_detect_wave.do
# Error in macro ./runlab.do line 54
# Cannot open macro file: collision_detect_wave.do
#     while executing
# "do collision_detect_wave.do"
add wave -position end  sim:/collision_detect_testbench/CLOCK_PERIOD
add wave -position end  sim:/collision_detect_testbench/CLOCK_50
add wave -position end  sim:/collision_detect_testbench/reset
add wave -position end  sim:/collision_detect_testbench/colli_clr
add wave -position end  sim:/collision_detect_testbench/next_pacman_x
add wave -position end  sim:/collision_detect_testbench/next_pacman_y
add wave -position end  sim:/collision_detect_testbench/collision_type
add wave -position end  sim:/collision_detect_testbench/pill_count
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Winston  Hostname: WINSTONCHEN9507  ProcessID: 4436
#           Attempting to use alternate WLF file "./wlftf4k4ha".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf4k4ha
run -all
# ** Note: $stop    : ./collision_detect.sv(142)
#    Time: 350 ps  Iteration: 1  Instance: /collision_detect_testbench
# Break in Module collision_detect_testbench at ./collision_detect.sv line 142
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:11 on Jun 10,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 21:15:11 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:11 on Jun 10,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 21:15:11 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:11 on Jun 10,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 21:15:11 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:11 on Jun 10,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 21:15:11 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:11 on Jun 10,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 21:15:11 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:11 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 21:15:11 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:11 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 21:15:11 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:11 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 21:15:11 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:11 on Jun 10,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 21:15:12 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:12 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 21:15:12 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:12 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 21:15:12 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:12 on Jun 10,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 21:15:12 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:12 on Jun 10,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 21:15:12 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:12 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 21:15:12 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:12 on Jun 10,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 21:15:12 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:12 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 21:15:12 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:12 on Jun 10,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# -- Compiling module collision_detect_testbench
# 
# Top level modules:
# 	collision_detect_testbench
# End time: 21:15:12 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:12 on Jun 10,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 21:15:12 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:12 on Jun 10,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 21:15:12 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:12 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 21:15:13 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:13 on Jun 10,2020
# vlog -reportprogress 300 ./ghosts_ai2.sv 
# -- Compiling module ghosts_ai2
# -- Compiling module ghosts_ai2_testbench
# 
# Top level modules:
# 	ghosts_ai2_testbench
# End time: 21:15:13 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:13 on Jun 10,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 21:15:13 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:13 on Jun 10,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 21:15:13 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:13 on Jun 10,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 21:15:13 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:13 on Jun 10,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 21:15:13 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:13 on Jun 10,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 21:15:13 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:13 on Jun 10,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 21:15:13 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:13 on Jun 10,2020
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 21:15:13 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:13 on Jun 10,2020
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 21:15:13 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:13 on Jun 10,2020
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 21:15:13 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:13 on Jun 10,2020
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# 	Altera_UP_Audio_Out_Serializer
# 	Altera_UP_Clock_Edge
# 	Altera_UP_I2C
# 	Altera_UP_I2C_AV_Auto_Initialize
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	Altera_UP_Slow_Clock_Generator
# 	altera_up_avalon_video_vga_timing
# End time: 21:15:14 on Jun 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:14 on Jun 10,2020
# vlog -reportprogress 300 ./musicROM.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 21:15:14 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:14 on Jun 10,2020
# vlog -reportprogress 300 ./counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 21:15:14 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:14 on Jun 10,2020
# vlog -reportprogress 300 ./counter2.sv 
# -- Compiling module counter2
# -- Compiling module counter2_testbench
# 
# Top level modules:
# 	counter2_testbench
# End time: 21:15:14 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:14 on Jun 10,2020
# vlog -reportprogress 300 ./keyboard_process.sv 
# -- Compiling module keyboard_process
# -- Compiling module keyboard_process_testbench
# 
# Top level modules:
# 	keyboard_process_testbench
# End time: 21:15:14 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:14 on Jun 10,2020
# vlog -reportprogress 300 ./keyboard_inner_driver.v 
# -- Compiling module keyboard_inner_driver
# 
# Top level modules:
# 	keyboard_inner_driver
# End time: 21:15:14 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:14 on Jun 10,2020
# vlog -reportprogress 300 ./keyboard_press_driver.v 
# -- Compiling module keyboard_press_driver
# 
# Top level modules:
# 	keyboard_press_driver
# End time: 21:15:14 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:14 on Jun 10,2020
# vlog -reportprogress 300 ./keyboard_scancoderaw_driver.v 
# -- Compiling module keyboard_scancoderaw_driver
# 
# Top level modules:
# 	keyboard_scancoderaw_driver
# End time: 21:15:14 on Jun 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:15:15 on Jun 10,2020, Elapsed time: 0:03:43
# Errors: 4, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work collision_detect_testbench -Lf altera_mf_ver 
# Start time: 21:15:15 on Jun 10,2020
# Loading sv_std.std
# Loading work.collision_detect_testbench
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./collision_detect.sv(39): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_a'. The port definition is at: ./map_simp_RAM.v(46).
#    Time: 0 ps  Iteration: 0  Instance: /collision_detect_testbench/dut/reset_ram File: ./map_simp_RAM.v
# ** Warning: (vsim-3015) ./collision_detect.sv(39): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_b'. The port definition is at: ./map_simp_RAM.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /collision_detect_testbench/dut/reset_ram File: ./map_simp_RAM.v
# ** Error: Cannot open macro file: collision_detect_wave.do
# Error in macro ./runlab.do line 54
# Cannot open macro file: collision_detect_wave.do
#     while executing
# "do collision_detect_wave.do"
add wave -position end  sim:/collision_detect_testbench/CLOCK_PERIOD
add wave -position end  sim:/collision_detect_testbench/CLOCK_50
add wave -position end  sim:/collision_detect_testbench/reset
add wave -position end  sim:/collision_detect_testbench/colli_clr
add wave -position end  sim:/collision_detect_testbench/next_pacman_x
add wave -position end  sim:/collision_detect_testbench/next_pacman_y
add wave -position end  sim:/collision_detect_testbench/collision_type
add wave -position end  sim:/collision_detect_testbench/pill_count
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Winston  Hostname: WINSTONCHEN9507  ProcessID: 4436
#           Attempting to use alternate WLF file "./wlft9ijtcf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9ijtcf
run -all
# ** Note: $stop    : ./collision_detect.sv(142)
#    Time: 350 ps  Iteration: 1  Instance: /collision_detect_testbench
# Break in Module collision_detect_testbench at ./collision_detect.sv line 142
