
10 module div2 (
11   input      clk,
12   input      rst_n,
13   output reg o_clk
14 );
15 
16 always@(posedge clk or negedge rst_n) begin
17   if (!rst_n)
18     o_clk <= 0;
19   else
20     o_clk <= ~o_clk;
21 end
22 
23 endmodule