
############################################################################
#
# FMAX Report
#
############################################################################
#
# NOTE: FMAX is only computed for register-to-register paths within SAME
# clock domain. Multi-cycle paths, cross-clock-domain paths, including paths
# between master and generated clocks, are ignored. For paths between a clock
# and its inversion, FMAX is computed by scaling the path delay based on
# clock duty cycle. For example, for a path with start point driven by a
# rising clock edge and  with end  point driven by the the same  clock's
# falling edge, if the clock duty cycle is 50%, the path delay is multi-
# plied by 2 (divided by 50%) so as to compute FMAX.
#

# **************************************************************************
# Clock          : clk
# Minimum period : 4383.8 ps
# **************************************************************************

********************
* Path 1
********************
From  : u_baud_pulse_gen/cnt[14]/AQ [launch  clock : clk, rising edge 1]
To    : uart_tx_MGIOL/TXDATA0       [capture clock : clk, rising edge 2] 

[Data Launch Path]
===========================================================================================================================
|               NODE                |     CELL      | DELAY  |     TYPE      |   LOC    |            NET            | FO# |
===========================================================================================================================
| CLOCK'clk                         |      N/A      |      0 |               |          | N/A                       |     |
| clk                               |   uart_demo   |      0 | clock_latency |          | clk                       | 1   |
| clk/PAD#bidir_in                  |      PIO      |      0 |      net      | PT31D    | clk                       | 1   |
|    clk_pad/I                      |    xsIOBI     |        |               |          |                           |     |
|    clk_pad/O                      |    xsIOBI     |        |               |          |                           |     |
| clk/PADDI                         |      PIO      |   1091 |   PADI_DEL    |          | clk_c                     | 19  |
| u_baud_pulse_gen/cnt[14]/CLK      |    SLICEL     | 1735.4 |      net      | R32C101L | clk_c                     |     |
| --                                |      --       |     -- |      --       | --       | --                        | --  |
|    u_baud_pulse_gen/cnt_reg[14]/C | xsDFFSA_K1C1  |        |               |          |                           |     |
|    u_baud_pulse_gen/cnt_reg[14]/Q | xsDFFSA_K1C1  |        |               |          |                           |     |
| u_baud_pulse_gen/cnt[14]/AQ       |    SLICEL     |   30.5 |     Tcko      |          | u_baud_pulse_gen/cnt[14]  | 2   |
| u_baud_pulse_gen/cnt[12]/D5       |    SLICEL     |  751.3 |      net      | R32C103L | u_baud_pulse_gen/cnt[14]  |     |
|    _i_1/I4                        |   xsLUTSA6    |        |               |          |                           |     |
|    _i_1/O                         |   xsLUTSA6    |        |               |          |                           |     |
| u_baud_pulse_gen/cnt[12]/D        |    SLICEL     |   75.1 |     Tilo      |          | _n_1                      | 2   |
| u_baud_pulse_gen/cnt[4]/C3        |    SLICEL     |  504.1 |      net      | R32C102L | _n_1                      |     |
|    _i_2/I2                        |   xsLUTSA6    |        |               |          |                           |     |
|    _i_2/O                         |   xsLUTSA6    |        |               |          |                           |     |
| u_baud_pulse_gen/cnt[4]/C         |    SLICEL     |   75.1 |     Tilo      |          | _i_3/n106                 | 20  |
| u_baud_pulse_gen/cnt[13]/C1       |    SLICEL     |  648.9 |      net      | R33C103M | _i_3/n106                 |     |
|    _i_5/I0                        |   xsLUTSA6    |        |               |          |                           |     |
|    _i_5/O                         |   xsLUTSA6    |        |               |          |                           |     |
| u_baud_pulse_gen/cnt[13]/C        |    SLICEL     |   75.1 |     Tilo      |          | u_uart_tx/tx_reg_ctrl_din | 1   |
| uart_tx_MGIOL/TXDATA0             |    IOLOGIC    | 1858.7 |      net      | IOL_B76D | u_uart_tx/tx_reg_ctrl_din |     |
|    u_uart_tx/tx_reg_dup1/D        | xsODFF_K1P1E1 |        |               |          |                           |     |
===========================================================================================================================
Clock Path Delay     = 2826.4    
Data Path Delay      = 4018.7     (Tdatp)
    clock-to-q Delay = 30.5
    total cell delay = 225.3
    total wire delay = 3762.9
    logic Level      = 3

[Data Capture Path]
==========================================================================================================
|                 NODE                 |     CELL      | DELAY  |     TYPE      |   LOC    |  NET  | FO# |
==========================================================================================================
| CLOCK'clk                            |      N/A      |      0 |               |          | N/A   |     |
| clk                                  |   uart_demo   |      0 | clock_latency |          | clk   | 1   |
| clk/PAD#bidir_in                     |      PIO      |      0 |      net      | PT31D    | clk   | 1   |
|    /U_ARCH/IOLOGIC/IOLOGIC:3/TXDATA0 |    IOLOGIC    |        |               |          |       |     |
|    u_uart_tx/tx_reg_dup1/D           | xsODFF_K1P1E1 |        |               |          |       |     |
|    clk_pad/I                         |    xsIOBI     |        |               |          |       |     |
|    clk_pad/O                         |    xsIOBI     |        |               |          |       |     |
| clk/PADDI                            |      PIO      |   1091 |   PADI_DEL    |          | clk_c | 19  |
| uart_tx_MGIOL/CLK                    |    IOLOGIC    | 1672.4 |      net      | IOL_B76D | clk_c |     |
|    u_uart_tx/tx_reg_dup1/D           | xsODFF_K1P1E1 |        |               |          |       |     |
|    u_uart_tx/tx_reg_dup1/SCLK        | xsODFF_K1P1E1 |        |               |          |       |     |
==========================================================================================================

Clock Path Delay     = 2763.4    
      Clock Skew     = -63 (Tcksw)

[Delay Calculation]
======================================================================
Total Delay = Tdatap     + Tsu        - Tckpm      - Tcksw
            = 4018.7     + 302        - 0          - -63        
            = 4383.7
======================================================================
Tdatp -- Data Path delay 
Tsu   -- Library setup time 
Tckpm -- Clock Pessimism 


********************
* Path 2
********************
From  : u_baud_pulse_gen/cnt[14]/AQ [launch  clock : clk, rising edge 1]
To    : uart_rx_MGIOL/CE            [capture clock : clk, rising edge 2] 

[Data Launch Path]
==========================================================================================================================
|               NODE                |     CELL      | DELAY  |     TYPE      |   LOC    |           NET            | FO# |
==========================================================================================================================
| CLOCK'clk                         |      N/A      |      0 |               |          | N/A                      |     |
| clk                               |   uart_demo   |      0 | clock_latency |          | clk                      | 1   |
| clk/PAD#bidir_in                  |      PIO      |      0 |      net      | PT31D    | clk                      | 1   |
|    clk_pad/I                      |    xsIOBI     |        |               |          |                          |     |
|    clk_pad/O                      |    xsIOBI     |        |               |          |                          |     |
| clk/PADDI                         |      PIO      |   1091 |   PADI_DEL    |          | clk_c                    | 19  |
| u_baud_pulse_gen/cnt[14]/CLK      |    SLICEL     | 1735.4 |      net      | R32C101L | clk_c                    |     |
| --                                |      --       |     -- |      --       | --       | --                       | --  |
|    u_baud_pulse_gen/cnt_reg[14]/C | xsDFFSA_K1C1  |        |               |          |                          |     |
|    u_baud_pulse_gen/cnt_reg[14]/Q | xsDFFSA_K1C1  |        |               |          |                          |     |
| u_baud_pulse_gen/cnt[14]/AQ       |    SLICEL     |   30.5 |     Tcko      |          | u_baud_pulse_gen/cnt[14] | 2   |
| u_baud_pulse_gen/cnt[12]/D5       |    SLICEL     |  751.3 |      net      | R32C103L | u_baud_pulse_gen/cnt[14] |     |
|    _i_1/I4                        |   xsLUTSA6    |        |               |          |                          |     |
|    _i_1/O                         |   xsLUTSA6    |        |               |          |                          |     |
| u_baud_pulse_gen/cnt[12]/D        |    SLICEL     |   75.1 |     Tilo      |          | _n_1                     | 2   |
| u_baud_pulse_gen/cnt[4]/C3        |    SLICEL     |  504.1 |      net      | R32C102L | _n_1                     |     |
|    _i_2/I2                        |   xsLUTSA6    |        |               |          |                          |     |
|    _i_2/O                         |   xsLUTSA6    |        |               |          |                          |     |
| u_baud_pulse_gen/cnt[4]/C         |    SLICEL     |   75.1 |     Tilo      |          | _i_3/n106                | 20  |
| rx_valid/B5                       |    SLICEL     |  885.8 |      net      | R32C100M | _i_3/n106                |     |
|    _i_3/_i_15/I4                  |   xsLUTSA6    |        |               |          |                          |     |
|    _i_3/_i_15/O                   |   xsLUTSA6    |        |               |          |                          |     |
| rx_valid/B                        |    SLICEL     |   75.1 |     Tilo      |          | u_uart_rx/n_73           | 5   |
| uart_rx_MGIOL/CE                  |    IOLOGIC    | 1734.8 |      net      | IOL_B76B | u_uart_rx/n_73           |     |
|    u_uart_rx/byte_out_reg[0]/SP   | xsIDFF_K1C1E1 |        |               |          |                          |     |
==========================================================================================================================
Clock Path Delay     = 2826.4    
Data Path Delay      = 4131.7     (Tdatp)
    clock-to-q Delay = 30.5
    total cell delay = 225.3
    total wire delay = 3875.9
    logic Level      = 3

[Data Capture Path]
=======================================================================================================
|               NODE                |     CELL      | DELAY  |     TYPE      |   LOC    |  NET  | FO# |
=======================================================================================================
| CLOCK'clk                         |      N/A      |      0 |               |          | N/A   |     |
| clk                               |   uart_demo   |      0 | clock_latency |          | clk   | 1   |
| clk/PAD#bidir_in                  |      PIO      |      0 |      net      | PT31D    | clk   | 1   |
|    /U_ARCH/IOLOGIC/IOLOGIC:2/CE   |    IOLOGIC    |        |               |          |       |     |
|    u_uart_rx/byte_out_reg[0]/SP   | xsIDFF_K1C1E1 |        |               |          |       |     |
|    clk_pad/I                      |    xsIOBI     |        |               |          |       |     |
|    clk_pad/O                      |    xsIOBI     |        |               |          |       |     |
| clk/PADDI                         |      PIO      |   1091 |   PADI_DEL    |          | clk_c | 19  |
| uart_rx_MGIOL/CLK                 |    IOLOGIC    | 1672.4 |      net      | IOL_B76B | clk_c |     |
|    u_uart_rx/byte_out_reg[0]/SP   | xsIDFF_K1C1E1 |        |               |          |       |     |
|    u_uart_rx/byte_out_reg[0]/SCLK | xsIDFF_K1C1E1 |        |               |          |       |     |
=======================================================================================================

Clock Path Delay     = 2763.4    
      Clock Skew     = -63 (Tcksw)

[Delay Calculation]
======================================================================
Total Delay = Tdatap     + Tsu        - Tckpm      - Tcksw
            = 4131.7     + 63         - 0          - -63        
            = 4257.7
======================================================================
Tdatp -- Data Path delay 
Tsu   -- Library setup time 
Tckpm -- Clock Pessimism 


********************
* Path 3
********************
From  : u_baud_pulse_gen/cnt[14]/AQ [launch  clock : clk, rising edge 1]
To    : rx_byte[4]/CE               [capture clock : clk, rising edge 2] 

[Data Launch Path]
===========================================================================================================================
|               NODE                |      CELL      | DELAY  |     TYPE      |   LOC    |           NET            | FO# |
===========================================================================================================================
| CLOCK'clk                         |      N/A       |      0 |               |          | N/A                      |     |
| clk                               |   uart_demo    |      0 | clock_latency |          | clk                      | 1   |
| clk/PAD#bidir_in                  |      PIO       |      0 |      net      | PT31D    | clk                      | 1   |
|    clk_pad/I                      |     xsIOBI     |        |               |          |                          |     |
|    clk_pad/O                      |     xsIOBI     |        |               |          |                          |     |
| clk/PADDI                         |      PIO       |   1091 |   PADI_DEL    |          | clk_c                    | 19  |
| u_baud_pulse_gen/cnt[14]/CLK      |     SLICEL     | 1735.4 |      net      | R32C101L | clk_c                    |     |
| --                                |       --       |     -- |      --       | --       | --                       | --  |
|    u_baud_pulse_gen/cnt_reg[14]/C |  xsDFFSA_K1C1  |        |               |          |                          |     |
|    u_baud_pulse_gen/cnt_reg[14]/Q |  xsDFFSA_K1C1  |        |               |          |                          |     |
| u_baud_pulse_gen/cnt[14]/AQ       |     SLICEL     |   30.5 |     Tcko      |          | u_baud_pulse_gen/cnt[14] | 2   |
| u_baud_pulse_gen/cnt[12]/D5       |     SLICEL     |  751.3 |      net      | R32C103L | u_baud_pulse_gen/cnt[14] |     |
|    _i_1/I4                        |    xsLUTSA6    |        |               |          |                          |     |
|    _i_1/O                         |    xsLUTSA6    |        |               |          |                          |     |
| u_baud_pulse_gen/cnt[12]/D        |     SLICEL     |   75.1 |     Tilo      |          | _n_1                     | 2   |
| u_baud_pulse_gen/cnt[4]/C3        |     SLICEL     |  504.1 |      net      | R32C102L | _n_1                     |     |
|    _i_2/I2                        |    xsLUTSA6    |        |               |          |                          |     |
|    _i_2/O                         |    xsLUTSA6    |        |               |          |                          |     |
| u_baud_pulse_gen/cnt[4]/C         |     SLICEL     |   75.1 |     Tilo      |          | _i_3/n106                | 20  |
| rx_valid/B5                       |     SLICEL     |  885.8 |      net      | R32C100M | _i_3/n106                |     |
|    _i_3/_i_15/I4                  |    xsLUTSA6    |        |               |          |                          |     |
|    _i_3/_i_15/O                   |    xsLUTSA6    |        |               |          |                          |     |
| rx_valid/B                        |     SLICEL     |   75.1 |     Tilo      |          | u_uart_rx/n_73           | 5   |
| rx_byte[4]/CE                     |     SLICEL     |  747.9 |      net      | R32C99M  | u_uart_rx/n_73           |     |
|    u_uart_rx/byte_out_reg[1]/CE   | xsDFFSA_K1C1E1 |        |               |          |                          |     |
===========================================================================================================================
Clock Path Delay     = 2826.4    
Data Path Delay      = 3144.8     (Tdatp)
    clock-to-q Delay = 30.5
    total cell delay = 225.3
    total wire delay = 2889
    logic Level      = 3

[Data Capture Path]
=====================================================================================================
|              NODE               |      CELL      | DELAY  |     TYPE      |   LOC   |  NET  | FO# |
=====================================================================================================
| CLOCK'clk                       |      N/A       |      0 |               |         | N/A   |     |
| clk                             |   uart_demo    |      0 | clock_latency |         | clk   | 1   |
| clk/PAD#bidir_in                |      PIO       |      0 |      net      | PT31D   | clk   | 1   |
|    /U_ARCH/SLICEL/SLICEL:16/CE  |     SLICEL     |        |               |         |       |     |
|    u_uart_rx/byte_out_reg[1]/CE | xsDFFSA_K1C1E1 |        |               |         |       |     |
|    clk_pad/I                    |     xsIOBI     |        |               |         |       |     |
|    clk_pad/O                    |     xsIOBI     |        |               |         |       |     |
| clk/PADDI                       |      PIO       |   1091 |   PADI_DEL    |         | clk_c | 19  |
| rx_byte[4]/CLK                  |     SLICEL     | 1672.4 |      net      | R32C99M | clk_c |     |
|    u_uart_rx/byte_out_reg[1]/CE | xsDFFSA_K1C1E1 |        |               |         |       |     |
|    u_uart_rx/byte_out_reg[1]/C  | xsDFFSA_K1C1E1 |        |               |         |       |     |
=====================================================================================================

Clock Path Delay     = 2763.4    
      Clock Skew     = -63 (Tcksw)

[Delay Calculation]
======================================================================
Total Delay = Tdatap     + Tsu        - Tckpm      - Tcksw
            = 3144.8     + 47.5       - 0          - -63        
            = 3255.3
======================================================================
Tdatp -- Data Path delay 
Tsu   -- Library setup time 
Tckpm -- Clock Pessimism 


********************
* Path 4
********************
From  : u_baud_pulse_gen/cnt[14]/AQ [launch  clock : clk, rising edge 1]
To    : tx_byte[6]/CE               [capture clock : clk, rising edge 2] 

[Data Launch Path]
===========================================================================================================================
|               NODE                |      CELL      | DELAY  |     TYPE      |   LOC    |           NET            | FO# |
===========================================================================================================================
| CLOCK'clk                         |      N/A       |      0 |               |          | N/A                      |     |
| clk                               |   uart_demo    |      0 | clock_latency |          | clk                      | 1   |
| clk/PAD#bidir_in                  |      PIO       |      0 |      net      | PT31D    | clk                      | 1   |
|    clk_pad/I                      |     xsIOBI     |        |               |          |                          |     |
|    clk_pad/O                      |     xsIOBI     |        |               |          |                          |     |
| clk/PADDI                         |      PIO       |   1091 |   PADI_DEL    |          | clk_c                    | 19  |
| u_baud_pulse_gen/cnt[14]/CLK      |     SLICEL     | 1735.4 |      net      | R32C101L | clk_c                    |     |
| --                                |       --       |     -- |      --       | --       | --                       | --  |
|    u_baud_pulse_gen/cnt_reg[14]/C |  xsDFFSA_K1C1  |        |               |          |                          |     |
|    u_baud_pulse_gen/cnt_reg[14]/Q |  xsDFFSA_K1C1  |        |               |          |                          |     |
| u_baud_pulse_gen/cnt[14]/AQ       |     SLICEL     |   30.5 |     Tcko      |          | u_baud_pulse_gen/cnt[14] | 2   |
| u_baud_pulse_gen/cnt[12]/D5       |     SLICEL     |  751.3 |      net      | R32C103L | u_baud_pulse_gen/cnt[14] |     |
|    _i_1/I4                        |    xsLUTSA6    |        |               |          |                          |     |
|    _i_1/O                         |    xsLUTSA6    |        |               |          |                          |     |
| u_baud_pulse_gen/cnt[12]/D        |     SLICEL     |   75.1 |     Tilo      |          | _n_1                     | 2   |
| u_baud_pulse_gen/cnt[4]/C3        |     SLICEL     |  504.1 |      net      | R32C102L | _n_1                     |     |
|    _i_2/I2                        |    xsLUTSA6    |        |               |          |                          |     |
|    _i_2/O                         |    xsLUTSA6    |        |               |          |                          |     |
| u_baud_pulse_gen/cnt[4]/C         |     SLICEL     |   75.1 |     Tilo      |          | _i_3/n106                | 20  |
| rx_valid/A6                       |     SLICEL     |  777.2 |      net      | R32C100M | _i_3/n106                |     |
|    _i_3/_i_9/I5                   |    xsLUTSA6    |        |               |          |                          |     |
|    _i_3/_i_9/O                    |    xsLUTSA6    |        |               |          |                          |     |
| rx_valid/A                        |     SLICEL     |   75.1 |     Tilo      |          | rx_valid                 | 4   |
| tx_byte[6]/CE                     |     SLICEL     |  774.6 |      net      | R33C101L | rx_valid                 |     |
|    u_loop_ctrl/byte_out_reg[7]/CE | xsDFFSA_K1C1E1 |        |               |          |                          |     |
===========================================================================================================================
Clock Path Delay     = 2826.4    
Data Path Delay      = 3063       (Tdatp)
    clock-to-q Delay = 30.5
    total cell delay = 225.3
    total wire delay = 2807.2
    logic Level      = 3

[Data Capture Path]
========================================================================================================
|               NODE                |      CELL      | DELAY  |     TYPE      |   LOC    |  NET  | FO# |
========================================================================================================
| CLOCK'clk                         |      N/A       |      0 |               |          | N/A   |     |
| clk                               |   uart_demo    |      0 | clock_latency |          | clk   | 1   |
| clk/PAD#bidir_in                  |      PIO       |      0 |      net      | PT31D    | clk   | 1   |
|    /U_ARCH/SLICEL/SLICEL:19/CE    |     SLICEL     |        |               |          |       |     |
|    u_loop_ctrl/byte_out_reg[7]/CE | xsDFFSA_K1C1E1 |        |               |          |       |     |
|    clk_pad/I                      |     xsIOBI     |        |               |          |       |     |
|    clk_pad/O                      |     xsIOBI     |        |               |          |       |     |
| clk/PADDI                         |      PIO       |   1091 |   PADI_DEL    |          | clk_c | 19  |
| tx_byte[6]/CLK                    |     SLICEL     | 1672.4 |      net      | R33C101L | clk_c |     |
|    u_loop_ctrl/byte_out_reg[7]/CE | xsDFFSA_K1C1E1 |        |               |          |       |     |
|    u_loop_ctrl/byte_out_reg[7]/C  | xsDFFSA_K1C1E1 |        |               |          |       |     |
========================================================================================================

Clock Path Delay     = 2763.4    
      Clock Skew     = -63 (Tcksw)

[Delay Calculation]
======================================================================
Total Delay = Tdatap     + Tsu        - Tckpm      - Tcksw
            = 3063       + 47.5       - 0          - -63        
            = 3173.5
======================================================================
Tdatp -- Data Path delay 
Tsu   -- Library setup time 
Tckpm -- Clock Pessimism 


********************
* Path 5
********************
From  : u_baud_pulse_gen/cnt[14]/AQ   [launch  clock : clk, rising edge 1]
To    : u_uart_tx/data_baud_cnt[0]/CE [capture clock : clk, rising edge 2] 

[Data Launch Path]
==============================================================================================================================
|                 NODE                 |      CELL      | DELAY  |     TYPE      |   LOC    |           NET            | FO# |
==============================================================================================================================
| CLOCK'clk                            |      N/A       |      0 |               |          | N/A                      |     |
| clk                                  |   uart_demo    |      0 | clock_latency |          | clk                      | 1   |
| clk/PAD#bidir_in                     |      PIO       |      0 |      net      | PT31D    | clk                      | 1   |
|    clk_pad/I                         |     xsIOBI     |        |               |          |                          |     |
|    clk_pad/O                         |     xsIOBI     |        |               |          |                          |     |
| clk/PADDI                            |      PIO       |   1091 |   PADI_DEL    |          | clk_c                    | 19  |
| u_baud_pulse_gen/cnt[14]/CLK         |     SLICEL     | 1735.4 |      net      | R32C101L | clk_c                    |     |
| --                                   |       --       |     -- |      --       | --       | --                       | --  |
|    u_baud_pulse_gen/cnt_reg[14]/C    |  xsDFFSA_K1C1  |        |               |          |                          |     |
|    u_baud_pulse_gen/cnt_reg[14]/Q    |  xsDFFSA_K1C1  |        |               |          |                          |     |
| u_baud_pulse_gen/cnt[14]/AQ          |     SLICEL     |   30.5 |     Tcko      |          | u_baud_pulse_gen/cnt[14] | 2   |
| u_baud_pulse_gen/cnt[12]/D5          |     SLICEL     |  751.3 |      net      | R32C103L | u_baud_pulse_gen/cnt[14] |     |
|    _i_1/I4                           |    xsLUTSA6    |        |               |          |                          |     |
|    _i_1/O                            |    xsLUTSA6    |        |               |          |                          |     |
| u_baud_pulse_gen/cnt[12]/D           |     SLICEL     |   75.1 |     Tilo      |          | _n_1                     | 2   |
| u_baud_pulse_gen/cnt[4]/C3           |     SLICEL     |  504.1 |      net      | R32C102L | _n_1                     |     |
|    _i_2/I2                           |    xsLUTSA6    |        |               |          |                          |     |
|    _i_2/O                            |    xsLUTSA6    |        |               |          |                          |     |
| u_baud_pulse_gen/cnt[4]/C            |     SLICEL     |   75.1 |     Tilo      |          | _i_3/n106                | 20  |
| u_uart_tx/n_29/D3                    |     SLICEL     |  814.5 |      net      | R33C103L | _i_3/n106                |     |
|    _i_3/_i_37/I2                     |    xsLUTSA6    |        |               |          |                          |     |
|    _i_3/_i_37/O                      |    xsLUTSA6    |        |               |          |                          |     |
| u_uart_tx/n_29/D                     |     SLICEL     |   75.1 |     Tilo      |          | u_uart_tx/n_40           | 2   |
| u_uart_tx/data_baud_cnt[0]/CE        |     SLICEL     |  637.6 |      net      | R33C102M | u_uart_tx/n_40           |     |
|    u_uart_tx/data_baud_cnt_reg[0]/CE | xsDFFSA_K1P1E1 |        |               |          |                          |     |
==============================================================================================================================
Clock Path Delay     = 2826.4    
Data Path Delay      = 2963.3     (Tdatp)
    clock-to-q Delay = 30.5
    total cell delay = 225.3
    total wire delay = 2707.5
    logic Level      = 3

[Data Capture Path]
===========================================================================================================
|                 NODE                 |      CELL      | DELAY  |     TYPE      |   LOC    |  NET  | FO# |
===========================================================================================================
| CLOCK'clk                            |      N/A       |      0 |               |          | N/A   |     |
| clk                                  |   uart_demo    |      0 | clock_latency |          | clk   | 1   |
| clk/PAD#bidir_in                     |      PIO       |      0 |      net      | PT31D    | clk   | 1   |
|    /U_ARCH/SLICEL/SLICEL:15/CE       |     SLICEL     |        |               |          |       |     |
|    u_uart_tx/data_baud_cnt_reg[0]/CE | xsDFFSA_K1P1E1 |        |               |          |       |     |
|    clk_pad/I                         |     xsIOBI     |        |               |          |       |     |
|    clk_pad/O                         |     xsIOBI     |        |               |          |       |     |
| clk/PADDI                            |      PIO       |   1091 |   PADI_DEL    |          | clk_c | 19  |
| u_uart_tx/data_baud_cnt[0]/CLK       |     SLICEL     | 1672.4 |      net      | R33C102M | clk_c |     |
|    u_uart_tx/data_baud_cnt_reg[0]/CE | xsDFFSA_K1P1E1 |        |               |          |       |     |
|    u_uart_tx/data_baud_cnt_reg[0]/C  | xsDFFSA_K1P1E1 |        |               |          |       |     |
===========================================================================================================

Clock Path Delay     = 2763.4    
      Clock Skew     = -63 (Tcksw)

[Delay Calculation]
======================================================================
Total Delay = Tdatap     + Tsu        - Tckpm      - Tcksw
            = 2963.3     + 47.5       - 0          - -63        
            = 3073.8
======================================================================
Tdatp -- Data Path delay 
Tsu   -- Library setup time 
Tckpm -- Clock Pessimism 


********************
* Path 6
********************
From  : u_baud_pulse_gen/cnt[14]/AQ [launch  clock : clk, rising edge 1]
To    : tx_byte[4]/CE               [capture clock : clk, rising edge 2] 

[Data Launch Path]
===========================================================================================================================
|               NODE                |      CELL      | DELAY  |     TYPE      |   LOC    |           NET            | FO# |
===========================================================================================================================
| CLOCK'clk                         |      N/A       |      0 |               |          | N/A                      |     |
| clk                               |   uart_demo    |      0 | clock_latency |          | clk                      | 1   |
| clk/PAD#bidir_in                  |      PIO       |      0 |      net      | PT31D    | clk                      | 1   |
|    clk_pad/I                      |     xsIOBI     |        |               |          |                          |     |
|    clk_pad/O                      |     xsIOBI     |        |               |          |                          |     |
| clk/PADDI                         |      PIO       |   1091 |   PADI_DEL    |          | clk_c                    | 19  |
| u_baud_pulse_gen/cnt[14]/CLK      |     SLICEL     | 1735.4 |      net      | R32C101L | clk_c                    |     |
| --                                |       --       |     -- |      --       | --       | --                       | --  |
|    u_baud_pulse_gen/cnt_reg[14]/C |  xsDFFSA_K1C1  |        |               |          |                          |     |
|    u_baud_pulse_gen/cnt_reg[14]/Q |  xsDFFSA_K1C1  |        |               |          |                          |     |
| u_baud_pulse_gen/cnt[14]/AQ       |     SLICEL     |   30.5 |     Tcko      |          | u_baud_pulse_gen/cnt[14] | 2   |
| u_baud_pulse_gen/cnt[12]/D5       |     SLICEL     |  751.3 |      net      | R32C103L | u_baud_pulse_gen/cnt[14] |     |
|    _i_1/I4                        |    xsLUTSA6    |        |               |          |                          |     |
|    _i_1/O                         |    xsLUTSA6    |        |               |          |                          |     |
| u_baud_pulse_gen/cnt[12]/D        |     SLICEL     |   75.1 |     Tilo      |          | _n_1                     | 2   |
| u_baud_pulse_gen/cnt[4]/C3        |     SLICEL     |  504.1 |      net      | R32C102L | _n_1                     |     |
|    _i_2/I2                        |    xsLUTSA6    |        |               |          |                          |     |
|    _i_2/O                         |    xsLUTSA6    |        |               |          |                          |     |
| u_baud_pulse_gen/cnt[4]/C         |     SLICEL     |   75.1 |     Tilo      |          | _i_3/n106                | 20  |
| rx_valid/A6                       |     SLICEL     |  777.2 |      net      | R32C100M | _i_3/n106                |     |
|    _i_3/_i_9/I5                   |    xsLUTSA6    |        |               |          |                          |     |
|    _i_3/_i_9/O                    |    xsLUTSA6    |        |               |          |                          |     |
| rx_valid/A                        |     SLICEL     |   75.1 |     Tilo      |          | rx_valid                 | 4   |
| tx_byte[4]/CE                     |     SLICEL     |  632.6 |      net      | R33C99L  | rx_valid                 |     |
|    u_loop_ctrl/byte_out_reg[5]/CE | xsDFFSA_K1C1E1 |        |               |          |                          |     |
===========================================================================================================================
Clock Path Delay     = 2826.4    
Data Path Delay      = 2921       (Tdatp)
    clock-to-q Delay = 30.5
    total cell delay = 225.3
    total wire delay = 2665.2
    logic Level      = 3

[Data Capture Path]
=======================================================================================================
|               NODE                |      CELL      | DELAY  |     TYPE      |   LOC   |  NET  | FO# |
=======================================================================================================
| CLOCK'clk                         |      N/A       |      0 |               |         | N/A   |     |
| clk                               |   uart_demo    |      0 | clock_latency |         | clk   | 1   |
| clk/PAD#bidir_in                  |      PIO       |      0 |      net      | PT31D   | clk   | 1   |
|    /U_ARCH/SLICEL/SLICEL:20/CE    |     SLICEL     |        |               |         |       |     |
|    u_loop_ctrl/byte_out_reg[5]/CE | xsDFFSA_K1C1E1 |        |               |         |       |     |
|    clk_pad/I                      |     xsIOBI     |        |               |         |       |     |
|    clk_pad/O                      |     xsIOBI     |        |               |         |       |     |
| clk/PADDI                         |      PIO       |   1091 |   PADI_DEL    |         | clk_c | 19  |
| tx_byte[4]/CLK                    |     SLICEL     | 1672.4 |      net      | R33C99L | clk_c |     |
|    u_loop_ctrl/byte_out_reg[5]/CE | xsDFFSA_K1C1E1 |        |               |         |       |     |
|    u_loop_ctrl/byte_out_reg[5]/C  | xsDFFSA_K1C1E1 |        |               |         |       |     |
=======================================================================================================

Clock Path Delay     = 2763.4    
      Clock Skew     = -63 (Tcksw)

[Delay Calculation]
======================================================================
Total Delay = Tdatap     + Tsu        - Tckpm      - Tcksw
            = 2921       + 47.5       - 0          - -63        
            = 3031.5
======================================================================
Tdatp -- Data Path delay 
Tsu   -- Library setup time 
Tckpm -- Clock Pessimism 


********************
* Path 7
********************
From  : u_baud_pulse_gen/cnt[14]/AQ [launch  clock : clk, rising edge 1]
To    : rx_byte[7]/CE               [capture clock : clk, rising edge 2] 

[Data Launch Path]
===========================================================================================================================
|               NODE                |      CELL      | DELAY  |     TYPE      |   LOC    |           NET            | FO# |
===========================================================================================================================
| CLOCK'clk                         |      N/A       |      0 |               |          | N/A                      |     |
| clk                               |   uart_demo    |      0 | clock_latency |          | clk                      | 1   |
| clk/PAD#bidir_in                  |      PIO       |      0 |      net      | PT31D    | clk                      | 1   |
|    clk_pad/I                      |     xsIOBI     |        |               |          |                          |     |
|    clk_pad/O                      |     xsIOBI     |        |               |          |                          |     |
| clk/PADDI                         |      PIO       |   1091 |   PADI_DEL    |          | clk_c                    | 19  |
| u_baud_pulse_gen/cnt[14]/CLK      |     SLICEL     | 1735.4 |      net      | R32C101L | clk_c                    |     |
| --                                |       --       |     -- |      --       | --       | --                       | --  |
|    u_baud_pulse_gen/cnt_reg[14]/C |  xsDFFSA_K1C1  |        |               |          |                          |     |
|    u_baud_pulse_gen/cnt_reg[14]/Q |  xsDFFSA_K1C1  |        |               |          |                          |     |
| u_baud_pulse_gen/cnt[14]/AQ       |     SLICEL     |   30.5 |     Tcko      |          | u_baud_pulse_gen/cnt[14] | 2   |
| u_baud_pulse_gen/cnt[12]/D5       |     SLICEL     |  751.3 |      net      | R32C103L | u_baud_pulse_gen/cnt[14] |     |
|    _i_1/I4                        |    xsLUTSA6    |        |               |          |                          |     |
|    _i_1/O                         |    xsLUTSA6    |        |               |          |                          |     |
| u_baud_pulse_gen/cnt[12]/D        |     SLICEL     |   75.1 |     Tilo      |          | _n_1                     | 2   |
| u_baud_pulse_gen/cnt[4]/C3        |     SLICEL     |  504.1 |      net      | R32C102L | _n_1                     |     |
|    _i_2/I2                        |    xsLUTSA6    |        |               |          |                          |     |
|    _i_2/O                         |    xsLUTSA6    |        |               |          |                          |     |
| u_baud_pulse_gen/cnt[4]/C         |     SLICEL     |   75.1 |     Tilo      |          | _i_3/n106                | 20  |
| rx_valid/B5                       |     SLICEL     |  885.8 |      net      | R32C100M | _i_3/n106                |     |
|    _i_3/_i_15/I4                  |    xsLUTSA6    |        |               |          |                          |     |
|    _i_3/_i_15/O                   |    xsLUTSA6    |        |               |          |                          |     |
| rx_valid/B                        |     SLICEL     |   75.1 |     Tilo      |          | u_uart_rx/n_73           | 5   |
| rx_byte[7]/CE                     |     SLICEL     |  493.5 |      net      | R33C100M | u_uart_rx/n_73           |     |
|    u_uart_rx/byte_out_reg[6]/CE   | xsDFFSA_K1C1E1 |        |               |          |                          |     |
===========================================================================================================================
Clock Path Delay     = 2826.4    
Data Path Delay      = 2890.5     (Tdatp)
    clock-to-q Delay = 30.5
    total cell delay = 225.3
    total wire delay = 2634.7
    logic Level      = 3

[Data Capture Path]
======================================================================================================
|              NODE               |      CELL      | DELAY  |     TYPE      |   LOC    |  NET  | FO# |
======================================================================================================
| CLOCK'clk                       |      N/A       |      0 |               |          | N/A   |     |
| clk                             |   uart_demo    |      0 | clock_latency |          | clk   | 1   |
| clk/PAD#bidir_in                |      PIO       |      0 |      net      | PT31D    | clk   | 1   |
|    /U_ARCH/SLICEL/SLICEL:18/CE  |     SLICEL     |        |               |          |       |     |
|    u_uart_rx/byte_out_reg[6]/CE | xsDFFSA_K1C1E1 |        |               |          |       |     |
|    clk_pad/I                    |     xsIOBI     |        |               |          |       |     |
|    clk_pad/O                    |     xsIOBI     |        |               |          |       |     |
| clk/PADDI                       |      PIO       |   1091 |   PADI_DEL    |          | clk_c | 19  |
| rx_byte[7]/CLK                  |     SLICEL     | 1672.4 |      net      | R33C100M | clk_c |     |
|    u_uart_rx/byte_out_reg[6]/CE | xsDFFSA_K1C1E1 |        |               |          |       |     |
|    u_uart_rx/byte_out_reg[6]/C  | xsDFFSA_K1C1E1 |        |               |          |       |     |
======================================================================================================

Clock Path Delay     = 2763.4    
      Clock Skew     = -63 (Tcksw)

[Delay Calculation]
======================================================================
Total Delay = Tdatap     + Tsu        - Tckpm      - Tcksw
            = 2890.5     + 47.5       - 0          - -63        
            = 3001
======================================================================
Tdatp -- Data Path delay 
Tsu   -- Library setup time 
Tckpm -- Clock Pessimism 


********************
* Path 8
********************
From  : u_baud_pulse_gen/cnt[14]/AQ [launch  clock : clk, rising edge 1]
To    : rx_byte[5]/CE               [capture clock : clk, rising edge 2] 

[Data Launch Path]
===========================================================================================================================
|               NODE                |      CELL      | DELAY  |     TYPE      |   LOC    |           NET            | FO# |
===========================================================================================================================
| CLOCK'clk                         |      N/A       |      0 |               |          | N/A                      |     |
| clk                               |   uart_demo    |      0 | clock_latency |          | clk                      | 1   |
| clk/PAD#bidir_in                  |      PIO       |      0 |      net      | PT31D    | clk                      | 1   |
|    clk_pad/I                      |     xsIOBI     |        |               |          |                          |     |
|    clk_pad/O                      |     xsIOBI     |        |               |          |                          |     |
| clk/PADDI                         |      PIO       |   1091 |   PADI_DEL    |          | clk_c                    | 19  |
| u_baud_pulse_gen/cnt[14]/CLK      |     SLICEL     | 1735.4 |      net      | R32C101L | clk_c                    |     |
| --                                |       --       |     -- |      --       | --       | --                       | --  |
|    u_baud_pulse_gen/cnt_reg[14]/C |  xsDFFSA_K1C1  |        |               |          |                          |     |
|    u_baud_pulse_gen/cnt_reg[14]/Q |  xsDFFSA_K1C1  |        |               |          |                          |     |
| u_baud_pulse_gen/cnt[14]/AQ       |     SLICEL     |   30.5 |     Tcko      |          | u_baud_pulse_gen/cnt[14] | 2   |
| u_baud_pulse_gen/cnt[12]/D5       |     SLICEL     |  751.3 |      net      | R32C103L | u_baud_pulse_gen/cnt[14] |     |
|    _i_1/I4                        |    xsLUTSA6    |        |               |          |                          |     |
|    _i_1/O                         |    xsLUTSA6    |        |               |          |                          |     |
| u_baud_pulse_gen/cnt[12]/D        |     SLICEL     |   75.1 |     Tilo      |          | _n_1                     | 2   |
| u_baud_pulse_gen/cnt[4]/C3        |     SLICEL     |  504.1 |      net      | R32C102L | _n_1                     |     |
|    _i_2/I2                        |    xsLUTSA6    |        |               |          |                          |     |
|    _i_2/O                         |    xsLUTSA6    |        |               |          |                          |     |
| u_baud_pulse_gen/cnt[4]/C         |     SLICEL     |   75.1 |     Tilo      |          | _i_3/n106                | 20  |
| rx_valid/B5                       |     SLICEL     |  885.8 |      net      | R32C100M | _i_3/n106                |     |
|    _i_3/_i_15/I4                  |    xsLUTSA6    |        |               |          |                          |     |
|    _i_3/_i_15/O                   |    xsLUTSA6    |        |               |          |                          |     |
| rx_valid/B                        |     SLICEL     |   75.1 |     Tilo      |          | u_uart_rx/n_73           | 5   |
| rx_byte[5]/CE                     |     SLICEL     |  493.4 |      net      | R32C99L  | u_uart_rx/n_73           |     |
|    u_uart_rx/byte_out_reg[2]/CE   | xsDFFSA_K1C1E1 |        |               |          |                          |     |
===========================================================================================================================
Clock Path Delay     = 2826.4    
Data Path Delay      = 2890.3     (Tdatp)
    clock-to-q Delay = 30.5
    total cell delay = 225.3
    total wire delay = 2634.5
    logic Level      = 3

[Data Capture Path]
=====================================================================================================
|              NODE               |      CELL      | DELAY  |     TYPE      |   LOC   |  NET  | FO# |
=====================================================================================================
| CLOCK'clk                       |      N/A       |      0 |               |         | N/A   |     |
| clk                             |   uart_demo    |      0 | clock_latency |         | clk   | 1   |
| clk/PAD#bidir_in                |      PIO       |      0 |      net      | PT31D   | clk   | 1   |
|    /U_ARCH/SLICEL/SLICEL:17/CE  |     SLICEL     |        |               |         |       |     |
|    u_uart_rx/byte_out_reg[2]/CE | xsDFFSA_K1C1E1 |        |               |         |       |     |
|    clk_pad/I                    |     xsIOBI     |        |               |         |       |     |
|    clk_pad/O                    |     xsIOBI     |        |               |         |       |     |
| clk/PADDI                       |      PIO       |   1091 |   PADI_DEL    |         | clk_c | 19  |
| rx_byte[5]/CLK                  |     SLICEL     | 1672.4 |      net      | R32C99L | clk_c |     |
|    u_uart_rx/byte_out_reg[2]/CE | xsDFFSA_K1C1E1 |        |               |         |       |     |
|    u_uart_rx/byte_out_reg[2]/C  | xsDFFSA_K1C1E1 |        |               |         |       |     |
=====================================================================================================

Clock Path Delay     = 2763.4    
      Clock Skew     = -63 (Tcksw)

[Delay Calculation]
======================================================================
Total Delay = Tdatap     + Tsu        - Tckpm      - Tcksw
            = 2890.3     + 47.5       - 0          - -63        
            = 3000.8
======================================================================
Tdatp -- Data Path delay 
Tsu   -- Library setup time 
Tckpm -- Clock Pessimism 


********************
* Path 9
********************
From  : u_baud_pulse_gen/cnt[14]/AQ [launch  clock : clk, rising edge 1]
To    : tx_byte[2]/CE               [capture clock : clk, rising edge 2] 

[Data Launch Path]
===========================================================================================================================
|               NODE                |      CELL      | DELAY  |     TYPE      |   LOC    |           NET            | FO# |
===========================================================================================================================
| CLOCK'clk                         |      N/A       |      0 |               |          | N/A                      |     |
| clk                               |   uart_demo    |      0 | clock_latency |          | clk                      | 1   |
| clk/PAD#bidir_in                  |      PIO       |      0 |      net      | PT31D    | clk                      | 1   |
|    clk_pad/I                      |     xsIOBI     |        |               |          |                          |     |
|    clk_pad/O                      |     xsIOBI     |        |               |          |                          |     |
| clk/PADDI                         |      PIO       |   1091 |   PADI_DEL    |          | clk_c                    | 19  |
| u_baud_pulse_gen/cnt[14]/CLK      |     SLICEL     | 1735.4 |      net      | R32C101L | clk_c                    |     |
| --                                |       --       |     -- |      --       | --       | --                       | --  |
|    u_baud_pulse_gen/cnt_reg[14]/C |  xsDFFSA_K1C1  |        |               |          |                          |     |
|    u_baud_pulse_gen/cnt_reg[14]/Q |  xsDFFSA_K1C1  |        |               |          |                          |     |
| u_baud_pulse_gen/cnt[14]/AQ       |     SLICEL     |   30.5 |     Tcko      |          | u_baud_pulse_gen/cnt[14] | 2   |
| u_baud_pulse_gen/cnt[12]/D5       |     SLICEL     |  751.3 |      net      | R32C103L | u_baud_pulse_gen/cnt[14] |     |
|    _i_1/I4                        |    xsLUTSA6    |        |               |          |                          |     |
|    _i_1/O                         |    xsLUTSA6    |        |               |          |                          |     |
| u_baud_pulse_gen/cnt[12]/D        |     SLICEL     |   75.1 |     Tilo      |          | _n_1                     | 2   |
| u_baud_pulse_gen/cnt[4]/C3        |     SLICEL     |  504.1 |      net      | R32C102L | _n_1                     |     |
|    _i_2/I2                        |    xsLUTSA6    |        |               |          |                          |     |
|    _i_2/O                         |    xsLUTSA6    |        |               |          |                          |     |
| u_baud_pulse_gen/cnt[4]/C         |     SLICEL     |   75.1 |     Tilo      |          | _i_3/n106                | 20  |
| rx_valid/A6                       |     SLICEL     |  777.2 |      net      | R32C100M | _i_3/n106                |     |
|    _i_3/_i_9/I5                   |    xsLUTSA6    |        |               |          |                          |     |
|    _i_3/_i_9/O                    |    xsLUTSA6    |        |               |          |                          |     |
| rx_valid/A                        |     SLICEL     |   75.1 |     Tilo      |          | rx_valid                 | 4   |
| tx_byte[2]/CE                     |     SLICEL     |  522.7 |      net      | R33C100L | rx_valid                 |     |
|    u_loop_ctrl/byte_out_reg[3]/CE | xsDFFSA_K1C1E1 |        |               |          |                          |     |
===========================================================================================================================
Clock Path Delay     = 2826.4    
Data Path Delay      = 2811.1     (Tdatp)
    clock-to-q Delay = 30.5
    total cell delay = 225.3
    total wire delay = 2555.3
    logic Level      = 3

[Data Capture Path]
========================================================================================================
|               NODE                |      CELL      | DELAY  |     TYPE      |   LOC    |  NET  | FO# |
========================================================================================================
| CLOCK'clk                         |      N/A       |      0 |               |          | N/A   |     |
| clk                               |   uart_demo    |      0 | clock_latency |          | clk   | 1   |
| clk/PAD#bidir_in                  |      PIO       |      0 |      net      | PT31D    | clk   | 1   |
|    /U_ARCH/SLICEL/SLICEL:21/CE    |     SLICEL     |        |               |          |       |     |
|    u_loop_ctrl/byte_out_reg[3]/CE | xsDFFSA_K1C1E1 |        |               |          |       |     |
|    clk_pad/I                      |     xsIOBI     |        |               |          |       |     |
|    clk_pad/O                      |     xsIOBI     |        |               |          |       |     |
| clk/PADDI                         |      PIO       |   1091 |   PADI_DEL    |          | clk_c | 19  |
| tx_byte[2]/CLK                    |     SLICEL     | 1672.4 |      net      | R33C100L | clk_c |     |
|    u_loop_ctrl/byte_out_reg[3]/CE | xsDFFSA_K1C1E1 |        |               |          |       |     |
|    u_loop_ctrl/byte_out_reg[3]/C  | xsDFFSA_K1C1E1 |        |               |          |       |     |
========================================================================================================

Clock Path Delay     = 2763.4    
      Clock Skew     = -63 (Tcksw)

[Delay Calculation]
======================================================================
Total Delay = Tdatap     + Tsu        - Tckpm      - Tcksw
            = 2811.1     + 47.5       - 0          - -63        
            = 2921.6
======================================================================
Tdatp -- Data Path delay 
Tsu   -- Library setup time 
Tckpm -- Clock Pessimism 


********************
* Path 10
********************
From  : u_baud_pulse_gen/cnt[14]/AQ [launch  clock : clk, rising edge 1]
To    : tx_byte[0]/CE               [capture clock : clk, rising edge 2] 

[Data Launch Path]
===========================================================================================================================
|               NODE                |      CELL      | DELAY  |     TYPE      |   LOC    |           NET            | FO# |
===========================================================================================================================
| CLOCK'clk                         |      N/A       |      0 |               |          | N/A                      |     |
| clk                               |   uart_demo    |      0 | clock_latency |          | clk                      | 1   |
| clk/PAD#bidir_in                  |      PIO       |      0 |      net      | PT31D    | clk                      | 1   |
|    clk_pad/I                      |     xsIOBI     |        |               |          |                          |     |
|    clk_pad/O                      |     xsIOBI     |        |               |          |                          |     |
| clk/PADDI                         |      PIO       |   1091 |   PADI_DEL    |          | clk_c                    | 19  |
| u_baud_pulse_gen/cnt[14]/CLK      |     SLICEL     | 1735.4 |      net      | R32C101L | clk_c                    |     |
| --                                |       --       |     -- |      --       | --       | --                       | --  |
|    u_baud_pulse_gen/cnt_reg[14]/C |  xsDFFSA_K1C1  |        |               |          |                          |     |
|    u_baud_pulse_gen/cnt_reg[14]/Q |  xsDFFSA_K1C1  |        |               |          |                          |     |
| u_baud_pulse_gen/cnt[14]/AQ       |     SLICEL     |   30.5 |     Tcko      |          | u_baud_pulse_gen/cnt[14] | 2   |
| u_baud_pulse_gen/cnt[12]/D5       |     SLICEL     |  751.3 |      net      | R32C103L | u_baud_pulse_gen/cnt[14] |     |
|    _i_1/I4                        |    xsLUTSA6    |        |               |          |                          |     |
|    _i_1/O                         |    xsLUTSA6    |        |               |          |                          |     |
| u_baud_pulse_gen/cnt[12]/D        |     SLICEL     |   75.1 |     Tilo      |          | _n_1                     | 2   |
| u_baud_pulse_gen/cnt[4]/C3        |     SLICEL     |  504.1 |      net      | R32C102L | _n_1                     |     |
|    _i_2/I2                        |    xsLUTSA6    |        |               |          |                          |     |
|    _i_2/O                         |    xsLUTSA6    |        |               |          |                          |     |
| u_baud_pulse_gen/cnt[4]/C         |     SLICEL     |   75.1 |     Tilo      |          | _i_3/n106                | 20  |
| rx_valid/A6                       |     SLICEL     |  777.2 |      net      | R32C100M | _i_3/n106                |     |
|    _i_3/_i_9/I5                   |    xsLUTSA6    |        |               |          |                          |     |
|    _i_3/_i_9/O                    |    xsLUTSA6    |        |               |          |                          |     |
| rx_valid/A                        |     SLICEL     |   75.1 |     Tilo      |          | rx_valid                 | 4   |
| tx_byte[0]/CE                     |     SLICEL     |  496.2 |      net      | R33C99M  | rx_valid                 |     |
|    u_loop_ctrl/byte_out_reg[1]/CE | xsDFFSA_K1C1E1 |        |               |          |                          |     |
===========================================================================================================================
Clock Path Delay     = 2826.4    
Data Path Delay      = 2784.6     (Tdatp)
    clock-to-q Delay = 30.5
    total cell delay = 225.3
    total wire delay = 2528.8
    logic Level      = 3

[Data Capture Path]
=======================================================================================================
|               NODE                |      CELL      | DELAY  |     TYPE      |   LOC   |  NET  | FO# |
=======================================================================================================
| CLOCK'clk                         |      N/A       |      0 |               |         | N/A   |     |
| clk                               |   uart_demo    |      0 | clock_latency |         | clk   | 1   |
| clk/PAD#bidir_in                  |      PIO       |      0 |      net      | PT31D   | clk   | 1   |
|    /U_ARCH/SLICEL/SLICEL:22/CE    |     SLICEL     |        |               |         |       |     |
|    u_loop_ctrl/byte_out_reg[1]/CE | xsDFFSA_K1C1E1 |        |               |         |       |     |
|    clk_pad/I                      |     xsIOBI     |        |               |         |       |     |
|    clk_pad/O                      |     xsIOBI     |        |               |         |       |     |
| clk/PADDI                         |      PIO       |   1091 |   PADI_DEL    |         | clk_c | 19  |
| tx_byte[0]/CLK                    |     SLICEL     | 1672.4 |      net      | R33C99M | clk_c |     |
|    u_loop_ctrl/byte_out_reg[1]/CE | xsDFFSA_K1C1E1 |        |               |         |       |     |
|    u_loop_ctrl/byte_out_reg[1]/C  | xsDFFSA_K1C1E1 |        |               |         |       |     |
=======================================================================================================

Clock Path Delay     = 2763.4    
      Clock Skew     = -63 (Tcksw)

[Delay Calculation]
======================================================================
Total Delay = Tdatap     + Tsu        - Tckpm      - Tcksw
            = 2784.6     + 47.5       - 0          - -63        
            = 2895.1
======================================================================
Tdatp -- Data Path delay 
Tsu   -- Library setup time 
Tckpm -- Clock Pessimism 


############################################################################
# FMAX Summary
############################################################################
Slowest clock     : clk
Minimum period    : 4383.8 ps
Maximum frequency : 228.1 MHz
############################################################################
clk : 228.1 Mhz


