static int F_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = F_2 ( V_2 ) ;\r\nint V_5 = 0 ;\r\nswitch ( F_3 ( V_2 ) ) {\r\ncase V_6 :\r\nV_5 = F_4 (cam, {0x00 , 0x10}, {0x00 , 0x11},\r\n{0x0a , 0x14}, {0x40 , 0x01},\r\n{0x20 , 0x17}, {0x07 , 0x18},\r\n{0xa0 , 0x19}, {0x02 , 0x1c},\r\n{0x03 , 0x1d}, {0x0f , 0x1e},\r\n{0x0c , 0x1f}, {0x00 , 0x20},\r\n{0x10 , 0x21}, {0x20 , 0x22},\r\n{0x30 , 0x23}, {0x40 , 0x24},\r\n{0x50 , 0x25}, {0x60 , 0x26},\r\n{0x70 , 0x27}, {0x80 , 0x28},\r\n{0x90 , 0x29}, {0xa0 , 0x2a},\r\n{0xb0 , 0x2b}, {0xc0 , 0x2c},\r\n{0xd0 , 0x2d}, {0xe0 , 0x2e},\r\n{0xf0 , 0x2f}, {0xff , 0x30}) ;\r\nbreak;\r\ncase V_7 :\r\ncase V_8 :\r\nV_5 = F_4 (cam, {0x44 , 0x01}, {0x40 , 0x02},\r\n{0x00 , 0x03}, {0x1a , 0x04},\r\n{0x50 , 0x05}, {0x20 , 0x06},\r\n{0x10 , 0x07}, {0x03 , 0x10},\r\n{0x08 , 0x14}, {0xa2 , 0x17},\r\n{0x47 , 0x18}, {0x00 , 0x19},\r\n{0x1d , 0x1a}, {0x10 , 0x1b},\r\n{0x02 , 0x1c}, {0x03 , 0x1d},\r\n{0x0f , 0x1e}, {0x0c , 0x1f},\r\n{0x00 , 0x20}, {0x29 , 0x21},\r\n{0x40 , 0x22}, {0x54 , 0x23},\r\n{0x66 , 0x24}, {0x76 , 0x25},\r\n{0x85 , 0x26}, {0x94 , 0x27},\r\n{0xa1 , 0x28}, {0xae , 0x29},\r\n{0xbb , 0x2a}, {0xc7 , 0x2b},\r\n{0xd3 , 0x2c}, {0xde , 0x2d},\r\n{0xea , 0x2e}, {0xf4 , 0x2f},\r\n{0xff , 0x30}, {0x00 , 0x3F},\r\n{0xC7 , 0x40}, {0x01 , 0x41},\r\n{0x44 , 0x42}, {0x00 , 0x43},\r\n{0x44 , 0x44}, {0x00 , 0x45},\r\n{0x44 , 0x46}, {0x00 , 0x47},\r\n{0xC7 , 0x48}, {0x01 , 0x49},\r\n{0xC7 , 0x4A}, {0x01 , 0x4B},\r\n{0xC7 , 0x4C}, {0x01 , 0x4D},\r\n{0x44 , 0x4E}, {0x00 , 0x4F},\r\n{0x44 , 0x50}, {0x00 , 0x51},\r\n{0x44 , 0x52}, {0x00 , 0x53},\r\n{0xC7 , 0x54}, {0x01 , 0x55},\r\n{0xC7 , 0x56}, {0x01 , 0x57},\r\n{0xC7 , 0x58}, {0x01 , 0x59},\r\n{0x44 , 0x5A}, {0x00 , 0x5B},\r\n{0x44 , 0x5C}, {0x00 , 0x5D},\r\n{0x44 , 0x5E}, {0x00 , 0x5F},\r\n{0xC7 , 0x60}, {0x01 , 0x61},\r\n{0xC7 , 0x62}, {0x01 , 0x63},\r\n{0xC7 , 0x64}, {0x01 , 0x65},\r\n{0x44 , 0x66}, {0x00 , 0x67},\r\n{0x44 , 0x68}, {0x00 , 0x69},\r\n{0x44 , 0x6A}, {0x00 , 0x6B},\r\n{0xC7 , 0x6C}, {0x01 , 0x6D},\r\n{0xC7 , 0x6E}, {0x01 , 0x6F},\r\n{0xC7 , 0x70}, {0x01 , 0x71},\r\n{0x44 , 0x72}, {0x00 , 0x73},\r\n{0x44 , 0x74}, {0x00 , 0x75},\r\n{0x44 , 0x76}, {0x00 , 0x77},\r\n{0xC7 , 0x78}, {0x01 , 0x79},\r\n{0xC7 , 0x7A}, {0x01 , 0x7B},\r\n{0xC7 , 0x7C}, {0x01 , 0x7D},\r\n{0x44 , 0x7E}, {0x00 , 0x7F},\r\n{0x14 , 0x84}, {0x00 , 0x85},\r\n{0x27 , 0x86}, {0x00 , 0x87},\r\n{0x07 , 0x88}, {0x00 , 0x89},\r\n{0xEC , 0x8A}, {0x0f , 0x8B},\r\n{0xD8 , 0x8C}, {0x0f , 0x8D},\r\n{0x3D , 0x8E}, {0x00 , 0x8F},\r\n{0x3D , 0x90}, {0x00 , 0x91},\r\n{0xCD , 0x92}, {0x0f , 0x93},\r\n{0xf7 , 0x94}, {0x0f , 0x95},\r\n{0x0C , 0x96}, {0x00 , 0x97},\r\n{0x00 , 0x98}, {0x66 , 0x99},\r\n{0x05 , 0x9A}, {0x00 , 0x9B},\r\n{0x04 , 0x9C}, {0x00 , 0x9D},\r\n{0x08 , 0x9E}, {0x00 , 0x9F},\r\n{0x2D , 0xC0}, {0x2D , 0xC1},\r\n{0x3A , 0xC2}, {0x05 , 0xC3},\r\n{0x04 , 0xC4}, {0x3F , 0xC5},\r\n{0x00 , 0xC6}, {0x00 , 0xC7},\r\n{0x50 , 0xC8}, {0x3C , 0xC9},\r\n{0x28 , 0xCA}, {0xD8 , 0xCB},\r\n{0x14 , 0xCC}, {0xEC , 0xCD},\r\n{0x32 , 0xCE}, {0xDD , 0xCF},\r\n{0x32 , 0xD0}, {0xDD , 0xD1},\r\n{0x6A , 0xD2}, {0x50 , 0xD3},\r\n{0x00 , 0xD4}, {0x00 , 0xD5},\r\n{0x00 , 0xD6}) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nV_5 += F_5 ( V_2 , V_4 , 4 , V_4 -> V_9 , 0x0d ,\r\n0x00 , 0x01 , 0 , 0 ) ;\r\nV_5 += F_5 ( V_2 , V_4 , 4 , V_4 -> V_9 , 0x0d ,\r\n0x00 , 0x00 , 0 , 0 ) ;\r\nV_5 += F_5 ( V_2 , V_4 , 4 , V_4 -> V_9 , 0x03 ,\r\n0x01 , 0xe1 , 0 , 0 ) ;\r\nV_5 += F_5 ( V_2 , V_4 , 4 , V_4 -> V_9 , 0x04 ,\r\n0x02 , 0x81 , 0 , 0 ) ;\r\nV_5 += F_5 ( V_2 , V_4 , 4 , V_4 -> V_9 , 0x05 ,\r\n0x00 , 0x17 , 0 , 0 ) ;\r\nV_5 += F_5 ( V_2 , V_4 , 4 , V_4 -> V_9 , 0x06 ,\r\n0x00 , 0x11 , 0 , 0 ) ;\r\nV_5 += F_5 ( V_2 , V_4 , 4 , V_4 -> V_9 , 0x62 ,\r\n0x04 , 0x9a , 0 , 0 ) ;\r\nreturn V_5 ;\r\n}\r\nstatic int F_6 ( struct V_1 * V_2 ,\r\nstruct V_10 * V_11 )\r\n{\r\nstruct V_3 * V_4 = F_2 ( V_2 ) ;\r\nT_1 V_12 [ 2 ] ;\r\nswitch ( V_11 -> V_13 ) {\r\ncase V_14 :\r\nif ( F_7 ( V_2 , V_4 , V_4 -> V_9 , 0x09 , 2 ,\r\nV_12 ) < 0 )\r\nreturn - V_15 ;\r\nV_11 -> V_16 = V_12 [ 0 ] ;\r\nreturn 0 ;\r\ncase V_17 :\r\nif ( F_7 ( V_2 , V_4 , V_4 -> V_9 , 0x35 , 2 ,\r\nV_12 ) < 0 )\r\nreturn - V_15 ;\r\nV_11 -> V_16 = V_12 [ 1 ] ;\r\nreturn 0 ;\r\ncase V_18 :\r\nif ( F_7 ( V_2 , V_4 , V_4 -> V_9 , 0x2c , 2 ,\r\nV_12 ) < 0 )\r\nreturn - V_15 ;\r\nV_11 -> V_16 = V_12 [ 1 ] ;\r\nreturn 0 ;\r\ncase V_19 :\r\nif ( F_7 ( V_2 , V_4 , V_4 -> V_9 , 0x2d , 2 ,\r\nV_12 ) < 0 )\r\nreturn - V_15 ;\r\nV_11 -> V_16 = V_12 [ 1 ] ;\r\nreturn 0 ;\r\ncase V_20 :\r\nif ( F_7 ( V_2 , V_4 , V_4 -> V_9 , 0x2e , 2 ,\r\nV_12 ) < 0 )\r\nreturn - V_15 ;\r\nV_11 -> V_16 = V_12 [ 1 ] ;\r\nreturn 0 ;\r\ncase V_21 :\r\nif ( F_7 ( V_2 , V_4 , V_4 -> V_9 , 0x20 , 2 ,\r\nV_12 ) < 0 )\r\nreturn - V_15 ;\r\nV_11 -> V_16 = V_12 [ 1 ] & 0x20 ? 1 : 0 ;\r\nreturn 0 ;\r\ncase V_22 :\r\nif ( F_7 ( V_2 , V_4 , V_4 -> V_9 , 0x20 , 2 ,\r\nV_12 ) < 0 )\r\nreturn - V_15 ;\r\nV_11 -> V_16 = V_12 [ 1 ] & 0x80 ? 1 : 0 ;\r\nreturn 0 ;\r\ndefault:\r\nreturn - V_23 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_8 ( struct V_1 * V_2 ,\r\nconst struct V_10 * V_11 )\r\n{\r\nstruct V_3 * V_4 = F_2 ( V_2 ) ;\r\nint V_5 = 0 ;\r\nswitch ( V_11 -> V_13 ) {\r\ncase V_14 :\r\nV_5 += F_5 ( V_2 , V_4 , 4 , V_4 -> V_9 ,\r\n0x09 , V_11 -> V_16 , 0x00 ,\r\n0 , 0 ) ;\r\nbreak;\r\ncase V_17 :\r\nV_5 += F_5 ( V_2 , V_4 , 4 , V_4 -> V_9 ,\r\n0x35 , 0x03 , V_11 -> V_16 ,\r\n0 , 0 ) ;\r\nbreak;\r\ncase V_18 :\r\nV_5 += F_5 ( V_2 , V_4 , 4 , V_4 -> V_9 ,\r\n0x2c , 0x03 , V_11 -> V_16 ,\r\n0 , 0 ) ;\r\nbreak;\r\ncase V_19 :\r\nV_5 += F_5 ( V_2 , V_4 , 4 , V_4 -> V_9 ,\r\n0x2d , 0x03 , V_11 -> V_16 ,\r\n0 , 0 ) ;\r\nbreak;\r\ncase V_20 :\r\nV_5 += F_5 ( V_2 , V_4 , 4 , V_4 -> V_9 ,\r\n0x2b , 0x03 , V_11 -> V_16 ,\r\n0 , 0 ) ;\r\nV_5 += F_5 ( V_2 , V_4 , 4 , V_4 -> V_9 ,\r\n0x2e , 0x03 , V_11 -> V_16 ,\r\n0 , 0 ) ;\r\nbreak;\r\ncase V_21 :\r\nV_5 += F_5 ( V_2 , V_4 , 4 , V_4 -> V_9 ,\r\n0x20 , V_11 -> V_16 ? 0x40 : 0x00 ,\r\nV_11 -> V_16 ? 0x20 : 0x00 ,\r\n0 , 0 ) ;\r\nbreak;\r\ncase V_22 :\r\nV_5 += F_5 ( V_2 , V_4 , 4 , V_4 -> V_9 ,\r\n0x20 , V_11 -> V_16 ? 0x80 : 0x00 ,\r\nV_11 -> V_16 ? 0x80 : 0x00 ,\r\n0 , 0 ) ;\r\nbreak;\r\ndefault:\r\nreturn - V_23 ;\r\n}\r\nreturn V_5 ? - V_15 : 0 ;\r\n}\r\nstatic int F_9 ( struct V_1 * V_2 ,\r\nconst struct V_24 * V_25 )\r\n{\r\nstruct V_3 * V_4 = F_2 ( V_2 ) ;\r\nint V_5 = 0 ;\r\nT_1 V_26 = 0 , V_27 = ( T_1 ) ( V_25 -> V_28 - V_4 -> V_29 . V_30 . V_28 ) + 1 ;\r\nswitch ( F_3 ( V_2 ) ) {\r\ncase V_6 :\r\nV_26 = ( T_1 ) ( V_25 -> V_31 - V_4 -> V_29 . V_30 . V_31 ) + 0 ;\r\nbreak;\r\ncase V_7 :\r\ncase V_8 :\r\nV_26 = ( T_1 ) ( V_25 -> V_31 - V_4 -> V_29 . V_30 . V_31 ) + 1 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nV_5 += F_10 ( V_2 , V_26 , 0x12 ) ;\r\nV_5 += F_10 ( V_2 , V_27 , 0x13 ) ;\r\nreturn V_5 ;\r\n}\r\nstatic int F_11 ( struct V_1 * V_2 ,\r\nconst struct V_32 * V_33 )\r\n{\r\nstruct V_3 * V_4 = F_2 ( V_2 ) ;\r\nint V_5 = 0 ;\r\nif ( V_33 -> V_34 == V_35 ) {\r\nV_5 += F_5 ( V_2 , V_4 , 4 , V_4 -> V_9 ,\r\n0x0a , 0x00 , 0x05 , 0 , 0 ) ;\r\nV_5 += F_10 ( V_2 , 0x60 , 0x19 ) ;\r\nif ( F_3 ( V_2 ) == V_7 ||\r\nF_3 ( V_2 ) == V_8 )\r\nV_5 += F_10 ( V_2 , 0xa6 , 0x17 ) ;\r\n} else {\r\nV_5 += F_5 ( V_2 , V_4 , 4 , V_4 -> V_9 ,\r\n0x0a , 0x00 , 0x02 , 0 , 0 ) ;\r\nV_5 += F_10 ( V_2 , 0x20 , 0x19 ) ;\r\nif ( F_3 ( V_2 ) == V_7 ||\r\nF_3 ( V_2 ) == V_8 )\r\nV_5 += F_10 ( V_2 , 0xa2 , 0x17 ) ;\r\n}\r\nreturn V_5 ;\r\n}\r\nint F_12 ( struct V_1 * V_2 )\r\n{\r\nT_1 V_12 [ 2 ] ;\r\nswitch ( F_3 ( V_2 ) ) {\r\ncase V_6 :\r\nif ( F_4 (cam, {0x01 , 0x01}, {0x00 , 0x01},\r\n{0x28 , 0x17}) )\r\nreturn - V_15 ;\r\nbreak;\r\ncase V_7 :\r\ncase V_8 :\r\nif ( F_4 (cam, {0x01 , 0xf1}, {0x00 , 0xf1},\r\n{0x01 , 0x01}, {0x00 , 0x01},\r\n{0x28 , 0x17}) )\r\nreturn - V_15 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nif ( F_7 ( V_2 , & V_36 , V_36 . V_9 , 0x00 ,\r\n2 , V_12 ) < 0 )\r\nreturn - V_15 ;\r\nif ( V_12 [ 0 ] != 0x82 || V_12 [ 1 ] != 0x43 )\r\nreturn - V_37 ;\r\nF_13 ( V_2 , & V_36 ) ;\r\nreturn 0 ;\r\n}
