{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1501850983609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501850983610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  4 14:49:43 2017 " "Processing started: Fri Aug  4 14:49:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501850983610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501850983610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Virtual_JTAG_v1 -c Virtual_JTAG_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Virtual_JTAG_v1 -c Virtual_JTAG_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501850983610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1501850984221 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1501850984221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/Qsys/synthesis/Qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/Qsys/synthesis/Qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys " "Found entity 1: Qsys" {  } { { "Qsys/Qsys/synthesis/Qsys.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/Qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851000204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/Qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/Qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Qsys/Qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851000205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/Qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/Qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Qsys/Qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851000207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_new_sdram_controller_0_input_efifo_module " "Found entity 1: Qsys_new_sdram_controller_0_input_efifo_module" {  } { { "Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851000210 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_new_sdram_controller_0 " "Found entity 2: Qsys_new_sdram_controller_0" {  } { { "Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851000210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Seven_Seg_Driver.v 1 1 " "Found 1 design units, including 1 entities, in source file Seven_Seg_Driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_Seg_Driver " "Found entity 1: Seven_Seg_Driver" {  } { { "Seven_Seg_Driver.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Seven_Seg_Driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851000211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vJtag/vJTAG/synthesis/vJTAG.v 1 1 " "Found 1 design units, including 1 entities, in source file vJtag/vJTAG/synthesis/vJTAG.v" { { "Info" "ISGN_ENTITY_NAME" "1 vJTAG " "Found entity 1: vJTAG" {  } { { "vJtag/vJTAG/synthesis/vJTAG.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/vJtag/vJTAG/synthesis/vJTAG.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851000213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Virtual_JTAG_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file Virtual_JTAG_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Virtual_JTAG_v1 " "Found entity 1: Virtual_JTAG_v1" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851000214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL/PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL/PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL/PLL.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/PLL/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851000216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM/RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM/RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM/RAM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/RAM/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851000218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000218 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TDO Virtual_JTAG_v1.v(71) " "Verilog HDL Implicit Net warning at Virtual_JTAG_v1.v(71): created implicit net for \"TDO\"" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851000218 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Qsys_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at Qsys_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1501851000219 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Qsys_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at Qsys_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1501851000219 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Qsys_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at Qsys_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1501851000219 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Qsys_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at Qsys_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1501851000221 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Virtual_JTAG_v1 " "Elaborating entity \"Virtual_JTAG_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1501851000282 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst Virtual_JTAG_v1.v(37) " "Verilog HDL or VHDL warning at Virtual_JTAG_v1.v(37): object \"rst\" assigned a value but never read" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501851000283 "|Virtual_JTAG_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tdo Virtual_JTAG_v1.v(26) " "Output port \"tdo\" at Virtual_JTAG_v1.v(26) has no driver" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501851000284 "|Virtual_JTAG_v1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:my_PLL " "Elaborating entity \"PLL\" for hierarchy \"PLL:my_PLL\"" {  } { { "Virtual_JTAG_v1.v" "my_PLL" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851000325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:my_PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:my_PLL\|altpll:altpll_component\"" {  } { { "PLL/PLL.v" "altpll_component" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/PLL/PLL.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851000445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:my_PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:my_PLL\|altpll:altpll_component\"" {  } { { "PLL/PLL.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/PLL/PLL.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851000459 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:my_PLL\|altpll:altpll_component " "Instantiated megafunction \"PLL:my_PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2500 " "Parameter \"clk1_phase_shift\" = \"-2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 64 " "Parameter \"clk2_divide_by\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000460 ""}  } { { "PLL/PLL.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/PLL/PLL.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501851000460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/PLL_altpll.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/PLL_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851000514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851000515 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Controller.v 1 1 " "Using design file Controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851000554 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1501851000554 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Avalon_Read Controller.v(117) " "Verilog HDL Implicit Net warning at Controller.v(117): created implicit net for \"Avalon_Read\"" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851000554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:my_Controller " "Elaborating entity \"Controller\" for hierarchy \"Controller:my_Controller\"" {  } { { "Virtual_JTAG_v1.v" "my_Controller" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851000555 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "part Controller.v(44) " "Verilog HDL or VHDL warning at Controller.v(44): object \"part\" assigned a value but never read" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501851000556 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Read_WriteData Controller.v(69) " "Verilog HDL warning at Controller.v(69): object Read_WriteData used but never assigned" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 69 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1501851000556 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Avalon_ChipEnable Controller.v(145) " "Verilog HDL Always Construct warning at Controller.v(145): inferring latch(es) for variable \"Avalon_ChipEnable\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501851000557 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Avalon_Address Controller.v(145) " "Verilog HDL Always Construct warning at Controller.v(145): inferring latch(es) for variable \"Avalon_Address\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501851000557 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Avalon_ByteEnable Controller.v(145) " "Verilog HDL Always Construct warning at Controller.v(145): inferring latch(es) for variable \"Avalon_ByteEnable\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501851000558 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Avalon_WriteData Controller.v(145) " "Verilog HDL Always Construct warning at Controller.v(145): inferring latch(es) for variable \"Avalon_WriteData\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501851000558 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Avalon_Write Controller.v(145) " "Verilog HDL Always Construct warning at Controller.v(145): inferring latch(es) for variable \"Avalon_Write\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501851000558 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Avalon_Read Controller.v(145) " "Verilog HDL Always Construct warning at Controller.v(145): inferring latch(es) for variable \"Avalon_Read\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501851000558 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Write_WaitRequest Controller.v(145) " "Verilog HDL Always Construct warning at Controller.v(145): inferring latch(es) for variable \"Write_WaitRequest\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501851000558 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Write_ReadData Controller.v(145) " "Verilog HDL Always Construct warning at Controller.v(145): inferring latch(es) for variable \"Write_ReadData\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501851000558 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Write_ReadDataValid Controller.v(145) " "Verilog HDL Always Construct warning at Controller.v(145): inferring latch(es) for variable \"Write_ReadDataValid\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501851000558 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Read_WaitRequest Controller.v(145) " "Verilog HDL Always Construct warning at Controller.v(145): inferring latch(es) for variable \"Read_WaitRequest\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501851000558 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Read_ReadData Controller.v(145) " "Verilog HDL Always Construct warning at Controller.v(145): inferring latch(es) for variable \"Read_ReadData\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501851000558 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Read_ReadDataValid Controller.v(145) " "Verilog HDL Always Construct warning at Controller.v(145): inferring latch(es) for variable \"Read_ReadDataValid\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501851000558 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Read_WriteData 0 Controller.v(69) " "Net \"Read_WriteData\" at Controller.v(69) has no driver or initial value, using a default initial value '0'" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1501851000560 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_ReadDataValid Controller.v(145) " "Inferred latch for \"Read_ReadDataValid\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000563 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_ReadData\[0\] Controller.v(145) " "Inferred latch for \"Read_ReadData\[0\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000563 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_ReadData\[1\] Controller.v(145) " "Inferred latch for \"Read_ReadData\[1\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000563 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_ReadData\[2\] Controller.v(145) " "Inferred latch for \"Read_ReadData\[2\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000563 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_ReadData\[3\] Controller.v(145) " "Inferred latch for \"Read_ReadData\[3\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000563 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_ReadData\[4\] Controller.v(145) " "Inferred latch for \"Read_ReadData\[4\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000563 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_ReadData\[5\] Controller.v(145) " "Inferred latch for \"Read_ReadData\[5\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000564 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_ReadData\[6\] Controller.v(145) " "Inferred latch for \"Read_ReadData\[6\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000564 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_ReadData\[7\] Controller.v(145) " "Inferred latch for \"Read_ReadData\[7\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000564 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_ReadData\[8\] Controller.v(145) " "Inferred latch for \"Read_ReadData\[8\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000564 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_ReadData\[9\] Controller.v(145) " "Inferred latch for \"Read_ReadData\[9\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000564 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_ReadData\[10\] Controller.v(145) " "Inferred latch for \"Read_ReadData\[10\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000564 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_ReadData\[11\] Controller.v(145) " "Inferred latch for \"Read_ReadData\[11\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000564 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_ReadData\[12\] Controller.v(145) " "Inferred latch for \"Read_ReadData\[12\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000564 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_ReadData\[13\] Controller.v(145) " "Inferred latch for \"Read_ReadData\[13\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000564 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_ReadData\[14\] Controller.v(145) " "Inferred latch for \"Read_ReadData\[14\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000564 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_ReadData\[15\] Controller.v(145) " "Inferred latch for \"Read_ReadData\[15\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000564 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_WaitRequest Controller.v(145) " "Inferred latch for \"Read_WaitRequest\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000564 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_ReadDataValid Controller.v(145) " "Inferred latch for \"Write_ReadDataValid\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000564 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_ReadData\[0\] Controller.v(145) " "Inferred latch for \"Write_ReadData\[0\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000564 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_ReadData\[1\] Controller.v(145) " "Inferred latch for \"Write_ReadData\[1\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000565 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_ReadData\[2\] Controller.v(145) " "Inferred latch for \"Write_ReadData\[2\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000565 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_ReadData\[3\] Controller.v(145) " "Inferred latch for \"Write_ReadData\[3\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000565 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_ReadData\[4\] Controller.v(145) " "Inferred latch for \"Write_ReadData\[4\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000565 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_ReadData\[5\] Controller.v(145) " "Inferred latch for \"Write_ReadData\[5\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000565 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_ReadData\[6\] Controller.v(145) " "Inferred latch for \"Write_ReadData\[6\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000565 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_ReadData\[7\] Controller.v(145) " "Inferred latch for \"Write_ReadData\[7\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000565 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_ReadData\[8\] Controller.v(145) " "Inferred latch for \"Write_ReadData\[8\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000565 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_ReadData\[9\] Controller.v(145) " "Inferred latch for \"Write_ReadData\[9\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000565 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_ReadData\[10\] Controller.v(145) " "Inferred latch for \"Write_ReadData\[10\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000565 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_ReadData\[11\] Controller.v(145) " "Inferred latch for \"Write_ReadData\[11\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000565 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_ReadData\[12\] Controller.v(145) " "Inferred latch for \"Write_ReadData\[12\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000565 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_ReadData\[13\] Controller.v(145) " "Inferred latch for \"Write_ReadData\[13\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000565 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_ReadData\[14\] Controller.v(145) " "Inferred latch for \"Write_ReadData\[14\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000565 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_ReadData\[15\] Controller.v(145) " "Inferred latch for \"Write_ReadData\[15\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000566 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_WaitRequest Controller.v(145) " "Inferred latch for \"Write_WaitRequest\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000566 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_Read Controller.v(145) " "Inferred latch for \"Avalon_Read\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000566 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_Write Controller.v(145) " "Inferred latch for \"Avalon_Write\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000566 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_WriteData\[0\] Controller.v(145) " "Inferred latch for \"Avalon_WriteData\[0\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000566 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_WriteData\[1\] Controller.v(145) " "Inferred latch for \"Avalon_WriteData\[1\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000566 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_WriteData\[2\] Controller.v(145) " "Inferred latch for \"Avalon_WriteData\[2\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000566 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_WriteData\[3\] Controller.v(145) " "Inferred latch for \"Avalon_WriteData\[3\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000566 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_WriteData\[4\] Controller.v(145) " "Inferred latch for \"Avalon_WriteData\[4\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000566 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_WriteData\[5\] Controller.v(145) " "Inferred latch for \"Avalon_WriteData\[5\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000566 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_WriteData\[6\] Controller.v(145) " "Inferred latch for \"Avalon_WriteData\[6\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000566 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_WriteData\[7\] Controller.v(145) " "Inferred latch for \"Avalon_WriteData\[7\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000566 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_WriteData\[8\] Controller.v(145) " "Inferred latch for \"Avalon_WriteData\[8\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000566 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_WriteData\[9\] Controller.v(145) " "Inferred latch for \"Avalon_WriteData\[9\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000567 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_WriteData\[10\] Controller.v(145) " "Inferred latch for \"Avalon_WriteData\[10\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000567 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_WriteData\[11\] Controller.v(145) " "Inferred latch for \"Avalon_WriteData\[11\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000567 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_WriteData\[12\] Controller.v(145) " "Inferred latch for \"Avalon_WriteData\[12\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000567 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_WriteData\[13\] Controller.v(145) " "Inferred latch for \"Avalon_WriteData\[13\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000567 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_WriteData\[14\] Controller.v(145) " "Inferred latch for \"Avalon_WriteData\[14\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000567 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_WriteData\[15\] Controller.v(145) " "Inferred latch for \"Avalon_WriteData\[15\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000567 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_ByteEnable\[0\] Controller.v(145) " "Inferred latch for \"Avalon_ByteEnable\[0\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000567 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_ByteEnable\[1\] Controller.v(145) " "Inferred latch for \"Avalon_ByteEnable\[1\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000567 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_Address\[0\] Controller.v(145) " "Inferred latch for \"Avalon_Address\[0\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000567 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_Address\[1\] Controller.v(145) " "Inferred latch for \"Avalon_Address\[1\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000567 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_Address\[2\] Controller.v(145) " "Inferred latch for \"Avalon_Address\[2\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000567 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_Address\[3\] Controller.v(145) " "Inferred latch for \"Avalon_Address\[3\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000567 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_Address\[4\] Controller.v(145) " "Inferred latch for \"Avalon_Address\[4\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000568 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_Address\[5\] Controller.v(145) " "Inferred latch for \"Avalon_Address\[5\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000568 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_Address\[6\] Controller.v(145) " "Inferred latch for \"Avalon_Address\[6\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000568 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_Address\[7\] Controller.v(145) " "Inferred latch for \"Avalon_Address\[7\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000568 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_Address\[8\] Controller.v(145) " "Inferred latch for \"Avalon_Address\[8\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000568 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_Address\[9\] Controller.v(145) " "Inferred latch for \"Avalon_Address\[9\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000568 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_Address\[10\] Controller.v(145) " "Inferred latch for \"Avalon_Address\[10\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000568 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_Address\[11\] Controller.v(145) " "Inferred latch for \"Avalon_Address\[11\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000568 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_Address\[12\] Controller.v(145) " "Inferred latch for \"Avalon_Address\[12\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000568 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_Address\[13\] Controller.v(145) " "Inferred latch for \"Avalon_Address\[13\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000568 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_Address\[14\] Controller.v(145) " "Inferred latch for \"Avalon_Address\[14\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000568 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_Address\[15\] Controller.v(145) " "Inferred latch for \"Avalon_Address\[15\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000569 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_Address\[16\] Controller.v(145) " "Inferred latch for \"Avalon_Address\[16\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000569 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_Address\[17\] Controller.v(145) " "Inferred latch for \"Avalon_Address\[17\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000569 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_Address\[18\] Controller.v(145) " "Inferred latch for \"Avalon_Address\[18\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000569 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_Address\[19\] Controller.v(145) " "Inferred latch for \"Avalon_Address\[19\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000569 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_Address\[20\] Controller.v(145) " "Inferred latch for \"Avalon_Address\[20\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000569 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_Address\[21\] Controller.v(145) " "Inferred latch for \"Avalon_Address\[21\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000569 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_Address\[22\] Controller.v(145) " "Inferred latch for \"Avalon_Address\[22\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000569 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_Address\[23\] Controller.v(145) " "Inferred latch for \"Avalon_Address\[23\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000569 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_Address\[24\] Controller.v(145) " "Inferred latch for \"Avalon_Address\[24\]\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000569 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Avalon_ChipEnable Controller.v(145) " "Inferred latch for \"Avalon_ChipEnable\" at Controller.v(145)" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851000569 "|Virtual_JTAG_v1|Controller:my_Controller"}
{ "Warning" "WSGN_SEARCH_FILE" "VirtualJTAG_MM_Write.v 1 1 " "Using design file VirtualJTAG_MM_Write.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VirtualJTAG_MM_Write " "Found entity 1: VirtualJTAG_MM_Write" {  } { { "VirtualJTAG_MM_Write.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/VirtualJTAG_MM_Write.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851000585 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1501851000585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VirtualJTAG_MM_Write Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write " "Elaborating entity \"VirtualJTAG_MM_Write\" for hierarchy \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\"" {  } { { "Controller.v" "my_VirtualJTAG_MM_Write" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851000586 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "JTAG_Busy VirtualJTAG_MM_Write.v(153) " "Verilog HDL or VHDL warning at VirtualJTAG_MM_Write.v(153): object \"JTAG_Busy\" assigned a value but never read" {  } { { "VirtualJTAG_MM_Write.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/VirtualJTAG_MM_Write.v" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501851000587 "|Virtual_JTAG_v1|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 10 VirtualJTAG_MM_Write.v(265) " "Verilog HDL assignment warning at VirtualJTAG_MM_Write.v(265): truncated value with size 17 to match size of target (10)" {  } { { "VirtualJTAG_MM_Write.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/VirtualJTAG_MM_Write.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501851000589 "|Virtual_JTAG_v1|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0 " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "VirtualJTAG_MM_Write.v" "virtual_jtag_0" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/VirtualJTAG_MM_Write.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851000615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "VirtualJTAG_MM_Write.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/VirtualJTAG_MM_Write.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851000618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0 " "Instantiated megafunction \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index NO " "Parameter \"sld_auto_instance_index\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 1 " "Parameter \"sld_ir_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851000618 ""}  } { { "VirtualJTAG_MM_Write.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/VirtualJTAG_MM_Write.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501851000618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851000623 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "sld_virtual_jtag.v" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "VirtualJTAG_MM_Write.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/VirtualJTAG_MM_Write.v" 83 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851000627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851000628 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "VirtualJTAG_MM_Write.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/VirtualJTAG_MM_Write.v" 83 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851000633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851001321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851001657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|altsyncram:altsyncram_component\"" {  } { { "VirtualJTAG_MM_Write.v" "altsyncram_component" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/VirtualJTAG_MM_Write.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851001789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|altsyncram:altsyncram_component\"" {  } { { "VirtualJTAG_MM_Write.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/VirtualJTAG_MM_Write.v" 145 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851001800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|altsyncram:altsyncram_component " "Instantiated megafunction \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851001800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851001800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851001800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851001800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851001800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851001800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851001800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851001800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851001800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851001800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851001800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851001800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851001800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851001800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851001800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851001800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851001800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851001800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851001800 ""}  } { { "VirtualJTAG_MM_Write.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/VirtualJTAG_MM_Write.v" 145 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501851001800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sgl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sgl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sgl1 " "Found entity 1: altsyncram_sgl1" {  } { { "db/altsyncram_sgl1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/altsyncram_sgl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851001848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851001848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sgl1 Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|altsyncram:altsyncram_component\|altsyncram_sgl1:auto_generated " "Elaborating entity \"altsyncram_sgl1\" for hierarchy \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|altsyncram:altsyncram_component\|altsyncram_sgl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851001849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Seg_Driver Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|Seven_Seg_Driver:Seven_Seg_Driver_inst " "Elaborating entity \"Seven_Seg_Driver\" for hierarchy \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|Seven_Seg_Driver:Seven_Seg_Driver_inst\"" {  } { { "VirtualJTAG_MM_Write.v" "Seven_Seg_Driver_inst" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/VirtualJTAG_MM_Write.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851001859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys Controller:my_Controller\|Qsys:myQsys " "Elaborating entity \"Qsys\" for hierarchy \"Controller:my_Controller\|Qsys:myQsys\"" {  } { { "Controller.v" "myQsys" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851001866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_new_sdram_controller_0 Controller:my_Controller\|Qsys:myQsys\|Qsys_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"Qsys_new_sdram_controller_0\" for hierarchy \"Controller:my_Controller\|Qsys:myQsys\|Qsys_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "Qsys/Qsys/synthesis/Qsys.v" "new_sdram_controller_0" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/Qsys.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851001878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_new_sdram_controller_0_input_efifo_module Controller:my_Controller\|Qsys:myQsys\|Qsys_new_sdram_controller_0:new_sdram_controller_0\|Qsys_new_sdram_controller_0_input_efifo_module:the_Qsys_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"Qsys_new_sdram_controller_0_input_efifo_module\" for hierarchy \"Controller:my_Controller\|Qsys:myQsys\|Qsys_new_sdram_controller_0:new_sdram_controller_0\|Qsys_new_sdram_controller_0_input_efifo_module:the_Qsys_new_sdram_controller_0_input_efifo_module\"" {  } { { "Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" "the_Qsys_new_sdram_controller_0_input_efifo_module" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851001991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Controller:my_Controller\|Qsys:myQsys\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Controller:my_Controller\|Qsys:myQsys\|altera_reset_controller:rst_controller\"" {  } { { "Qsys/Qsys/synthesis/Qsys.v" "rst_controller" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/Qsys.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851002021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Controller:my_Controller\|Qsys:myQsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Controller:my_Controller\|Qsys:myQsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Qsys/Qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851002030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Controller:my_Controller\|Qsys:myQsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Controller:my_Controller\|Qsys:myQsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Qsys/Qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851002040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM Controller:my_Controller\|RAM:myRAM " "Elaborating entity \"RAM\" for hierarchy \"Controller:my_Controller\|RAM:myRAM\"" {  } { { "Controller.v" "myRAM" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Controller.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851002060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Controller:my_Controller\|RAM:myRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Controller:my_Controller\|RAM:myRAM\|altsyncram:altsyncram_component\"" {  } { { "RAM/RAM.v" "altsyncram_component" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/RAM/RAM.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851002074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:my_Controller\|RAM:myRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Controller:my_Controller\|RAM:myRAM\|altsyncram:altsyncram_component\"" {  } { { "RAM/RAM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/RAM/RAM.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851002094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:my_Controller\|RAM:myRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Controller:my_Controller\|RAM:myRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851002094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851002094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851002094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851002094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851002094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Matlab scripts/sin.mif " "Parameter \"init_file\" = \"./Matlab scripts/sin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851002094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851002094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851002094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851002094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851002094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851002094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851002094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851002094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851002094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851002094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851002094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851002094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851002094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851002094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851002094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501851002094 ""}  } { { "RAM/RAM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/RAM/RAM.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501851002094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mms1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mms1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mms1 " "Found entity 1: altsyncram_mms1" {  } { { "db/altsyncram_mms1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/altsyncram_mms1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851002156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851002156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mms1 Controller:my_Controller\|RAM:myRAM\|altsyncram:altsyncram_component\|altsyncram_mms1:auto_generated " "Elaborating entity \"altsyncram_mms1\" for hierarchy \"Controller:my_Controller\|RAM:myRAM\|altsyncram:altsyncram_component\|altsyncram_mms1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851002157 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "sin.mif " "Width of data items in \"sin.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Matlab scripts/sin.mif" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Matlab scripts/sin.mif" 5 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 -1 1501851002165 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "353 512 0 1 1 " "353 out of 512 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "159 511 " "Addresses ranging from 159 to 511 are not initialized" {  } { { "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Matlab scripts/sin.mif" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Matlab scripts/sin.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1501851002167 ""}  } { { "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Matlab scripts/sin.mif" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Matlab scripts/sin.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1501851002167 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 512 /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Matlab scripts/sin.mif " "Memory depth (1024) in the design file differs from memory depth (512) in the Memory Initialization File \"/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Matlab scripts/sin.mif\" -- setting initial value for remaining addresses to 0" {  } { { "RAM/RAM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/RAM/RAM.v" 89 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1501851002168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6g14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6g14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6g14 " "Found entity 1: altsyncram_6g14" {  } { { "db/altsyncram_6g14.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/altsyncram_6g14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851004996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851004996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i7c " "Found entity 1: mux_i7c" {  } { { "db/mux_i7c.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/mux_i7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851005263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851005263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851005344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851005344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_erh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_erh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_erh " "Found entity 1: cntr_erh" {  } { { "db/cntr_erh.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/cntr_erh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851005457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851005457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jrb " "Found entity 1: cmpr_jrb" {  } { { "db/cmpr_jrb.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/cmpr_jrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851005514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851005514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8hi " "Found entity 1: cntr_8hi" {  } { { "db/cntr_8hi.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/cntr_8hi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851005586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851005586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4rh " "Found entity 1: cntr_4rh" {  } { { "db/cntr_4rh.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/cntr_4rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851005679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851005679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_grb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_grb " "Found entity 1: cmpr_grb" {  } { { "db/cmpr_grb.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/cmpr_grb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851005731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851005731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851005808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851005808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851005866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851005866 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851006261 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1501851006678 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.08.04.14:50:13 Progress: Loading sld27be4727/alt_sld_fab_wrapper_hw.tcl " "2017.08.04.14:50:13 Progress: Loading sld27be4727/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851013972 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851018298 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851018574 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851020216 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851020393 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851020558 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851020762 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851020769 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851020770 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1501851021484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld27be4727/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld27be4727/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld27be4727/alt_sld_fab.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/ip/sld27be4727/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851021817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851021817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851021957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851021957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851021958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851021958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851022055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851022055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851022191 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851022191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851022191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501851022292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851022292 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1501851026015 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" 442 -1 0 } } { "Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" 356 -1 0 } } { "Qsys/Qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" 306 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1501851026136 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1501851026136 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SS0\[1\] VCC " "Pin \"SS0\[1\]\" is stuck at VCC" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501851026364 "|Virtual_JTAG_v1|SS0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS0\[2\] VCC " "Pin \"SS0\[2\]\" is stuck at VCC" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501851026364 "|Virtual_JTAG_v1|SS0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_Clock_Enable VCC " "Pin \"OP_DRAM_Clock_Enable\" is stuck at VCC" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501851026364 "|Virtual_JTAG_v1|OP_DRAM_Clock_Enable"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_Data_Mask\[0\] GND " "Pin \"OP_DRAM_Data_Mask\[0\]\" is stuck at GND" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501851026364 "|Virtual_JTAG_v1|OP_DRAM_Data_Mask[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_Data_Mask\[1\] GND " "Pin \"OP_DRAM_Data_Mask\[1\]\" is stuck at GND" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501851026364 "|Virtual_JTAG_v1|OP_DRAM_Data_Mask[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tdo GND " "Pin \"tdo\" is stuck at GND" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501851026364 "|Virtual_JTAG_v1|tdo"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1501851026364 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851026493 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1501851027128 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1501851027257 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1501851027257 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851027714 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1501851029179 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1501851029179 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851029368 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vJTAG 16 " "Ignored 16 assignments for entity \"vJTAG\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1501851029975 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 173 203 0 0 30 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 173 of its 203 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 30 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1501851032027 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1501851032151 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501851032151 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/PLL_altpll.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/PLL_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL/PLL.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/PLL/PLL.v" 103 0 0 } } { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 39 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1501851032456 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501851032671 "|Virtual_JTAG_v1|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501851032671 "|Virtual_JTAG_v1|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501851032671 "|Virtual_JTAG_v1|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501851032671 "|Virtual_JTAG_v1|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501851032671 "|Virtual_JTAG_v1|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "aclr " "No output dependent on input pin \"aclr\"" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501851032671 "|Virtual_JTAG_v1|aclr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501851032671 "|Virtual_JTAG_v1|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1501851032671 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2724 " "Implemented 2724 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1501851032672 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1501851032672 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1501851032672 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2514 " "Implemented 2514 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1501851032672 ""} { "Info" "ICUT_CUT_TM_RAMS" "94 " "Implemented 94 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1501851032672 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1501851032672 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1501851032672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1103 " "Peak virtual memory: 1103 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501851032704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  4 14:50:32 2017 " "Processing ended: Fri Aug  4 14:50:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501851032704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501851032704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501851032704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1501851032704 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1501851034823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501851034824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  4 14:50:33 2017 " "Processing started: Fri Aug  4 14:50:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501851034824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1501851034824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Virtual_JTAG_v1 -c Virtual_JTAG_v1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Virtual_JTAG_v1 -c Virtual_JTAG_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1501851034825 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1501851034963 ""}
{ "Info" "0" "" "Project  = Virtual_JTAG_v1" {  } {  } 0 0 "Project  = Virtual_JTAG_v1" 0 0 "Fitter" 0 0 1501851034964 ""}
{ "Info" "0" "" "Revision = Virtual_JTAG_v1" {  } {  } 0 0 "Revision = Virtual_JTAG_v1" 0 0 "Fitter" 0 0 1501851034964 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1501851035100 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1501851035100 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Virtual_JTAG_v1 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Virtual_JTAG_v1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1501851035130 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1501851035172 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1501851035172 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL_altpll.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/PLL_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 1055 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1501851035257 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -90 -2500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/PLL_altpll.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/PLL_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 1056 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1501851035257 ""}  } { { "db/PLL_altpll.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/PLL_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 1055 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1501851035257 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1501851035520 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1501851035532 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501851035780 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501851035780 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501851035780 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501851035780 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501851035780 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501851035780 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501851035780 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501851035780 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501851035780 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1501851035780 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 7066 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1501851035798 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 7068 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1501851035798 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 7070 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1501851035798 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 7072 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1501851035798 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1501851035798 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1501851035798 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1501851035798 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1501851035798 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1501851035798 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1501851035806 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1501851036406 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 110 " "No exact pin location assignment(s) for 3 pins of 110 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1501851036714 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "62 " "TimeQuest Timing Analyzer is analyzing 62 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1501851037915 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501851037921 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501851037921 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501851037921 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1501851037921 ""}
{ "Info" "ISTA_SDC_FOUND" "Qsys/Qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Qsys/Qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1501851037948 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|state\[1\] CLK " "Register Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|state\[1\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501851037971 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1501851037971 "|Virtual_JTAG_v1|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[1\] " "Node: SW\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Controller:my_Controller\|Avalon_Address\[10\] SW\[1\] " "Latch Controller:my_Controller\|Avalon_Address\[10\] is being clocked by SW\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501851037971 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1501851037971 "|Virtual_JTAG_v1|SW[1]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501851037972 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1501851037972 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1501851037996 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1501851037996 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1501851037996 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1501851037996 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1501851037996 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1501851037996 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1501851037997 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501851037998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501851037998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501851037998 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1501851037998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501851038455 ""}  } { { "db/PLL_altpll.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/PLL_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 1055 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501851038455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501851038455 ""}  } { { "db/PLL_altpll.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/PLL_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 1055 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501851038455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501851038455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|TCK_Sync\[0\] " "Destination node Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|TCK_Sync\[0\]" {  } { { "VirtualJTAG_MM_Write.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/VirtualJTAG_MM_Write.v" 214 -1 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 921 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501851038455 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1501851038455 ""}  } { { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 2083 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501851038455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501851038455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 5040 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501851038455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 5060 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501851038455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 2828 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501851038455 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1501851038455 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 3841 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501851038455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller:my_Controller\|Qsys:myQsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Controller:my_Controller\|Qsys:myQsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501851038456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:my_Controller\|Qsys:myQsys\|Qsys_new_sdram_controller_0:new_sdram_controller_0\|active_rnw~2 " "Destination node Controller:my_Controller\|Qsys:myQsys\|Qsys_new_sdram_controller_0:new_sdram_controller_0\|active_rnw~2" {  } { { "Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 1369 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501851038456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:my_Controller\|Qsys:myQsys\|Qsys_new_sdram_controller_0:new_sdram_controller_0\|active_cs_n~2 " "Destination node Controller:my_Controller\|Qsys:myQsys\|Qsys_new_sdram_controller_0:new_sdram_controller_0\|active_cs_n~2" {  } { { "Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 1381 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501851038456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:my_Controller\|Qsys:myQsys\|Qsys_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[0\] " "Destination node Controller:my_Controller\|Qsys:myQsys\|Qsys_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[0\]" {  } { { "Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 618 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501851038456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:my_Controller\|Qsys:myQsys\|Qsys_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[2\] " "Destination node Controller:my_Controller\|Qsys:myQsys\|Qsys_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[2\]" {  } { { "Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 616 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501851038456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:my_Controller\|Qsys:myQsys\|Qsys_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[1\] " "Destination node Controller:my_Controller\|Qsys:myQsys\|Qsys_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[1\]" {  } { { "Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 617 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501851038456 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1501851038456 ""}  } { { "Qsys/Qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 444 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501851038456 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1501851039409 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1501851039418 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1501851039419 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1501851039432 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1501851039478 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501851039478 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501851039478 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501851039478 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501851039478 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501851039478 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501851039478 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501851039478 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501851039478 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501851039478 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501851039478 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501851039478 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501851039478 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501851039478 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501851039478 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501851039478 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501851039478 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501851039478 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501851039478 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501851039478 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501851039478 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1501851039478 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1501851039479 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1501851039498 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1501851039498 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1501851039508 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1501851040404 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1501851040415 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "51 I/O Output Buffer " "Packed 51 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1501851040415 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1501851040415 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1501851040415 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 2 1 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 2 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1501851040454 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1501851040454 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1501851040454 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1501851040456 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1501851040456 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1501851040456 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1501851040456 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 1 47 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1501851040456 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 30 10 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1501851040456 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 39 21 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 39 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1501851040456 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 36 16 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1501851040456 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1501851040456 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1501851040456 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1501851040456 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] SDRAM_Clock~output " "PLL \"PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"SDRAM_Clock~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/PLL_altpll.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/PLL_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL/PLL.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/PLL/PLL.v" 103 0 0 } } { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 39 0 0 } } { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 23 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1501851040562 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO\[0\] " "Node \"Arduino_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501851041226 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO\[1\] " "Node \"Arduino_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501851041226 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO\[2\] " "Node \"Arduino_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501851041226 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1501851041226 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501851041226 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1501851041246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1501851043628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501851044413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1501851044472 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1501851045562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501851045562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1501851047000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1501851050310 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1501851050310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1501851050778 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1501851050778 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1501851050778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501851050780 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.76 " "Total time spent on timing analysis during the Fitter is 0.76 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1501851051159 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1501851051203 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1501851053093 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1501851053097 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1501851055422 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501851056902 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1501851057847 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "25 MAX 10 " "25 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 110 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501851057878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 111 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501851057878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 112 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501851057878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 113 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501851057878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 114 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501851057878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 115 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501851057878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "aclr 3.3-V LVTTL C10 " "Pin aclr uses I/O standard 3.3-V LVTTL at C10" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { aclr } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "aclr" } } } } { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 209 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501851057878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[0\] 3.3-V LVTTL Y21 " "Pin BP_DRAM_Data\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { BP_DRAM_Data[0] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[0\]" } } } } { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 179 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501851057878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[1\] 3.3-V LVTTL Y20 " "Pin BP_DRAM_Data\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { BP_DRAM_Data[1] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[1\]" } } } } { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 180 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501851057878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[2\] 3.3-V LVTTL AA22 " "Pin BP_DRAM_Data\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { BP_DRAM_Data[2] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[2\]" } } } } { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 181 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501851057878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[3\] 3.3-V LVTTL AA21 " "Pin BP_DRAM_Data\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { BP_DRAM_Data[3] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[3\]" } } } } { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 182 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501851057878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[4\] 3.3-V LVTTL Y22 " "Pin BP_DRAM_Data\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { BP_DRAM_Data[4] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[4\]" } } } } { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 183 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501851057878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[5\] 3.3-V LVTTL W22 " "Pin BP_DRAM_Data\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { BP_DRAM_Data[5] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[5\]" } } } } { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 184 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501851057878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[6\] 3.3-V LVTTL W20 " "Pin BP_DRAM_Data\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { BP_DRAM_Data[6] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[6\]" } } } } { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 185 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501851057878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[7\] 3.3-V LVTTL V21 " "Pin BP_DRAM_Data\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { BP_DRAM_Data[7] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[7\]" } } } } { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 186 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501851057878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[8\] 3.3-V LVTTL P21 " "Pin BP_DRAM_Data\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { BP_DRAM_Data[8] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[8\]" } } } } { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 187 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501851057878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[9\] 3.3-V LVTTL J22 " "Pin BP_DRAM_Data\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { BP_DRAM_Data[9] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[9\]" } } } } { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 188 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501851057878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[10\] 3.3-V LVTTL H21 " "Pin BP_DRAM_Data\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { BP_DRAM_Data[10] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[10\]" } } } } { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 189 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501851057878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[11\] 3.3-V LVTTL H22 " "Pin BP_DRAM_Data\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { BP_DRAM_Data[11] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[11\]" } } } } { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 190 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501851057878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[12\] 3.3-V LVTTL G22 " "Pin BP_DRAM_Data\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { BP_DRAM_Data[12] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[12\]" } } } } { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 191 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501851057878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[13\] 3.3-V LVTTL G20 " "Pin BP_DRAM_Data\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { BP_DRAM_Data[13] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[13\]" } } } } { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 192 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501851057878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[14\] 3.3-V LVTTL G19 " "Pin BP_DRAM_Data\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { BP_DRAM_Data[14] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[14\]" } } } } { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 193 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501851057878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[15\] 3.3-V LVTTL F22 " "Pin BP_DRAM_Data\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { BP_DRAM_Data[15] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[15\]" } } } } { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 194 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501851057878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 109 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501851057878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3-V LVTTL P11 " "Pin CLK uses I/O standard 3.3-V LVTTL at P11" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { CLK } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "Virtual_JTAG_v1.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/" { { 0 { 0 ""} 0 210 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501851057878 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1501851057878 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/output_files/Virtual_JTAG_v1.fit.smsg " "Generated suppressed messages file /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/output_files/Virtual_JTAG_v1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1501851058210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1339 " "Peak virtual memory: 1339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501851059379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  4 14:50:59 2017 " "Processing ended: Fri Aug  4 14:50:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501851059379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501851059379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501851059379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1501851059379 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1501851061113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501851061115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  4 14:51:00 2017 " "Processing started: Fri Aug  4 14:51:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501851061115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1501851061115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Virtual_JTAG_v1 -c Virtual_JTAG_v1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Virtual_JTAG_v1 -c Virtual_JTAG_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1501851061116 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1501851061425 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1501851064416 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1501851064487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "854 " "Peak virtual memory: 854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501851065482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  4 14:51:05 2017 " "Processing ended: Fri Aug  4 14:51:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501851065482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501851065482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501851065482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1501851065482 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1501851065665 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1501851066548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501851066549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  4 14:51:06 2017 " "Processing started: Fri Aug  4 14:51:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501851066549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851066549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Virtual_JTAG_v1 -c Virtual_JTAG_v1 " "Command: quartus_sta Virtual_JTAG_v1 -c Virtual_JTAG_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851066549 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1501851066626 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vJTAG 16 " "Ignored 16 assignments for entity \"vJTAG\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851066799 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851066893 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851066894 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851066934 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851066934 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "62 " "TimeQuest Timing Analyzer is analyzing 62 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851067326 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501851067396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501851067396 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501851067396 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851067396 ""}
{ "Info" "ISTA_SDC_FOUND" "Qsys/Qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Qsys/Qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851067424 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|state\[1\] CLK " "Register Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|state\[1\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501851067456 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851067456 "|Virtual_JTAG_v1|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[1\] " "Node: SW\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Controller:my_Controller\|Avalon_Write SW\[1\] " "Latch Controller:my_Controller\|Avalon_Write is being clocked by SW\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501851067456 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851067456 "|Virtual_JTAG_v1|SW[1]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501851067458 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851067458 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1501851067467 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1501851067467 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851067467 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1501851067467 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1501851067467 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851067467 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1501851067468 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1501851067478 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1501851067489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.035 " "Worst-case setup slack is 43.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851067493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851067493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.035               0.000 altera_reserved_tck  " "   43.035               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851067493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851067493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851067497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851067497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851067497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851067497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.447 " "Worst-case recovery slack is 95.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851067499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851067499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.447               0.000 altera_reserved_tck  " "   95.447               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851067499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851067499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.361 " "Worst-case removal slack is 1.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851067501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851067501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.361               0.000 altera_reserved_tck  " "    1.361               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851067501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851067501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.516 " "Worst-case minimum pulse width slack is 49.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851067503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851067503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.516               0.000 altera_reserved_tck  " "   49.516               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851067503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851067503 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501851067534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501851067534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501851067534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501851067534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 341.148 ns " "Worst Case Available Settling Time: 341.148 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501851067534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501851067534 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851067534 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1501851067537 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851067571 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851069966 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|state\[1\] CLK " "Register Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|state\[1\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501851070179 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851070179 "|Virtual_JTAG_v1|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[1\] " "Node: SW\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Controller:my_Controller\|Avalon_Write SW\[1\] " "Latch Controller:my_Controller\|Avalon_Write is being clocked by SW\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501851070179 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851070179 "|Virtual_JTAG_v1|SW[1]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501851070181 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851070181 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1501851070185 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1501851070185 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851070185 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1501851070185 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1501851070185 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851070185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.596 " "Worst-case setup slack is 43.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851070197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851070197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.596               0.000 altera_reserved_tck  " "   43.596               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851070197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851070197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851070201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851070201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851070201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851070201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.878 " "Worst-case recovery slack is 95.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851070203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851070203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.878               0.000 altera_reserved_tck  " "   95.878               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851070203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851070203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.256 " "Worst-case removal slack is 1.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851070205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851070205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.256               0.000 altera_reserved_tck  " "    1.256               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851070205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851070205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.537 " "Worst-case minimum pulse width slack is 49.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851070207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851070207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.537               0.000 altera_reserved_tck  " "   49.537               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851070207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851070207 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501851070230 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501851070230 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501851070230 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501851070230 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 341.876 ns " "Worst Case Available Settling Time: 341.876 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501851070230 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501851070230 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851070230 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1501851070233 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|state\[1\] CLK " "Register Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|state\[1\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501851070500 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851070500 "|Virtual_JTAG_v1|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[1\] " "Node: SW\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Controller:my_Controller\|Avalon_Write SW\[1\] " "Latch Controller:my_Controller\|Avalon_Write is being clocked by SW\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501851070500 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851070500 "|Virtual_JTAG_v1|SW[1]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501851070502 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851070502 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1501851070506 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1501851070506 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851070506 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1501851070506 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1501851070506 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851070506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.254 " "Worst-case setup slack is 47.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851070511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851070511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.254               0.000 altera_reserved_tck  " "   47.254               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851070511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851070511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851070518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851070518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851070518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851070518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.704 " "Worst-case recovery slack is 97.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851070520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851070520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.704               0.000 altera_reserved_tck  " "   97.704               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851070520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851070520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.581 " "Worst-case removal slack is 0.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851070522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851070522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.581               0.000 altera_reserved_tck  " "    0.581               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851070522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851070522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.378 " "Worst-case minimum pulse width slack is 49.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851070524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851070524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.378               0.000 altera_reserved_tck  " "   49.378               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501851070524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851070524 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501851070546 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501851070546 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501851070546 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501851070546 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.482 ns " "Worst Case Available Settling Time: 346.482 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501851070546 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501851070546 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851070546 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851071805 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851071810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 27 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "914 " "Peak virtual memory: 914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501851071876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  4 14:51:11 2017 " "Processing ended: Fri Aug  4 14:51:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501851071876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501851071876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501851071876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851071876 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 101 s " "Quartus Prime Full Compilation was successful. 0 errors, 101 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501851072071 ""}
