$date
	Sun Oct 23 05:00:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#748518
b110 &
b110 %
1$
b110 !
1"
#748519
0"
#748522
b11 &
b11 %
#748526
b1010 &
b1010 %
#748530
b101 &
b101 %
#748534
b10000 &
b10000 %
#748538
b1000 &
b1000 %
#748542
b100 &
b100 %
#748546
b10 &
b10 %
#748550
b1 &
1#
b1 %
#748554
b0 &
b0 %
0#
0$
#1744373
b1001 !
1"
#1744374
b1001 &
b1001 %
1$
#1744375
0"
#1744378
b11100 &
b11100 %
#1744382
b1110 &
b1110 %
#1744386
b111 &
b111 %
#1744390
b10110 &
b10110 %
#1744394
b1011 &
b1011 %
#1744398
b100010 &
b100010 %
#1744402
b10001 &
b10001 %
#1744406
b110100 &
b110100 %
#1744410
b11010 &
b11010 %
#1744414
b1101 &
b1101 %
#1744418
b101000 &
b101000 %
#1744422
b10100 &
b10100 %
#1744426
b1010 &
b1010 %
#1744430
b101 &
b101 %
#1744434
b10000 &
b10000 %
#1744438
b1000 &
b1000 %
#1744442
b100 &
b100 %
#1744446
b10 &
b10 %
#1744450
b1 &
b1 %
1#
#1744454
b0 &
0#
b0 %
0$
#2731230
b1010 &
b1010 %
1$
b1010 !
1"
#2731231
0"
#2731234
b101 &
b101 %
#2731238
b10000 &
b10000 %
#2731242
b1000 &
b1000 %
#2731246
b100 &
b100 %
#2731250
b10 &
b10 %
#2731254
b1 &
1#
b1 %
#2731258
b0 &
b0 %
0#
0$
#4500012
