

---

# üñ•Ô∏è **Computer Architecture - RISC-V Assignments** üñ•Ô∏è

<p align="center">
  <img src="https://img.shields.io/badge/RISC_V-00599C?style=for-the-badge&logo=risc-v&logoColor=white" alt="RISC-V Badge">
  <img src="https://img.shields.io/badge/Computer_Architecture-FF6F00?style=for-the-badge&logo=knowledge&logoColor=white" alt="Computer Architecture Badge">
  <img src="https://img.shields.io/badge/Assembly_Language-4CAF50?style=for-the-badge&logo=assembler&logoColor=white" alt="Assembly Language Badge">
</p>

---

## üë§ **Author Information**
- **Name:** Devin Maya  
- **Email:** [demaya1601@gmail.com](mailto:demaya1601@gmail.com)

---

## üìò **Overview**

This folder contains detailed assignments and work related to **Computer Architecture** using **RISC-V**. The assignments focus on understanding the fundamentals of **CPU design**, **pipelining**, **memory hierarchy**, and **instruction set architecture (ISA)**. Each assignment demonstrates a thorough exploration of **RISC-V architecture**, along with problem-solving for real-world computer system design challenges.

---

## üìÅ **Assignment Contents**

### 1. **Assignment 1 - Fundamentals of RISC-V Architecture**
- This assignment introduces the core principles of the **RISC-V Instruction Set Architecture (ISA)**. It includes problems related to instruction encoding, basic pipeline design, and implementation of simple RISC-V instructions.
- **File:** [COMPUTER ARCHITECT HW1.pdf](./COMPUTER%20ARCHITECT%20HW1.pdf)

### 2. **Assignment 2 - Pipelining and Hazard Detection**
- In this assignment, you‚Äôll find a deep dive into **pipelining concepts** such as data hazards, control hazards, and structural hazards. Solutions focus on detecting and resolving hazards using techniques like **forwarding**, **stalls**, and **branch prediction**.
- **File:** [COMPUTER ARCHITECT _HW2.pdf](./COMPUTER%20ARCHITECT%20_HW2.pdf)

### 3. **Assignment 4 - Memory Hierarchy and Cache Design**
- This assignment explores **memory hierarchy**, including cache design, cache coherence, and the principles of locality. Detailed problems include calculations for cache miss rate, hit time, and optimizations in memory systems.
- **File:** [COMPUTER ARCHITECT_HW4.pdf](./COMPUTER%20ARCHITECT_HW4.pdf)

### 4. **Assignment 5 - Advanced RISC-V Architecture Concepts**
- This assignment focuses on advanced topics in **RISC-V architecture**, including branch prediction algorithms, dynamic instruction scheduling, and out-of-order execution. Solutions demonstrate complex problem-solving in the design of modern CPUs.
- **File:** [COMPUTER ARCHITECT _HW5.pdf](./COMPUTER%20ARCHITECT%20_HW5.pdf)

### 5. **Assignment 6 - RISC-V Processor Design**
- The final assignment encompasses a complete **RISC-V processor design** with emphasis on integrating the **control unit**, **datapath**, and **memory system**. It provides solutions on how to build and simulate a simple RISC-V processor from scratch.
- **File:** [COMPUTER ARCHITECT_HW6.pdf](./COMPUTER%20ARCHITECT_HW6.pdf)

---

## üõ†Ô∏è **Technologies & Concepts**

This folder highlights the following key concepts in **computer architecture**:

- **RISC-V Instruction Set Architecture (ISA)**
- **Pipelining and Hazard Detection**
- **Cache Design and Memory Hierarchy**
- **Branch Prediction and Dynamic Instruction Scheduling**
- **RISC-V Processor Design and Simulation**
- **Assembly Language and Machine Code Translation**

---

## üîß **Key Learning Areas**

- **Instruction Set Design:** In-depth understanding of RISC-V ISA and how to design efficient instruction sets.
- **Pipeline Optimization:** Learn about optimizing CPU pipelines by managing hazards and improving instruction throughput.
- **Memory Hierarchy:** Understand cache designs and how to manage memory performance with locality principles.
- **Processor Design:** Gain insights into the fundamental process of designing a working RISC-V processor with all its components.

---

## üì¨ **Contact Information**

For questions or further discussions regarding these assignments or the computer architecture concepts, feel free to reach out:

**Devin Maya**  
üìß [demaya1601@gmail.com](mailto:demaya1601@gmail.com)  

---
