# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/reset/zynq-reset.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: Xilinx Zynq Reset Manager

maintainers:
  - Moritz Fischer <moritz.fischer@ettus.com>
description: |+
  The Zynq AP-SoC has several different resets.

  See Chapter 26 of the Zynq TRM (UG585) for more information about Zynq resets.

             

properties:
  compatible:
    items:
      - const: xlnx,zynq-reset
    minItems: 1
    maxItems: 1
    additionalItems: false
  reg:
    minItems: 1
    maxItems: 1
    additionalItems: false
  '#reset-cells':
    const: 0x1
  syscon: {}
examples:
  - |
    rstc: rstc@200 {
      compatible = "xlnx,zynq-reset";
      reg = <0x200 0x48>;
      #reset-cells = <1>;
      syscon = <&slcr>;
    };
historical: |+
  Xilinx Zynq Reset Manager

  The Zynq AP-SoC has several different resets.

  See Chapter 26 of the Zynq TRM (UG585) for more information about Zynq resets.

  Required properties:
  - compatible: "xlnx,zynq-reset"
  - reg: SLCR offset and size taken via syscon <0x200 0x48>
  - syscon: <&slcr>
    This should be a phandle to the Zynq's SLCR registers.
  - #reset-cells: Must be 1

  The Zynq Reset Manager needs to be a childnode of the SLCR.

...
