Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu May 15 08:13:22 2025
| Host         : DESKTOP-Q4LM6HA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (69)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clk_div_ins/clkout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (69)
-------------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   72          inf        0.000                      0                   72           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_ins/FSM_sequential_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            puerta_cerrada
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.559ns  (logic 4.244ns (49.585%)  route 4.315ns (50.415%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDCE                         0.000     0.000 r  control_ins/FSM_sequential_estado_actual_reg[1]/C
    SLICE_X43Y78         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  control_ins/FSM_sequential_estado_actual_reg[1]/Q
                         net (fo=6, routed)           0.481     0.900    control_ins/estado_actual_reg[1]
    SLICE_X43Y78         LUT2 (Prop_lut2_I0_O)        0.299     1.199 r  control_ins/puerta_cerrada_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.834     5.033    puerta_cerrada_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.526     8.559 r  puerta_cerrada_OBUF_inst/O
                         net (fo=0)                   0.000     8.559    puerta_cerrada
    V16                                                               r  puerta_cerrada (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_ins/FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            puerta_abierta
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.942ns  (logic 4.091ns (58.933%)  route 2.851ns (41.067%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDCE                         0.000     0.000 r  control_ins/FSM_sequential_estado_actual_reg[0]/C
    SLICE_X43Y78         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  control_ins/FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=6, routed)           0.935     1.391    control_ins/puerta_movimiento_OBUF
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.124     1.515 r  control_ins/puerta_abierta_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.916     3.431    puerta_abierta_OBUF
    F17                  OBUF (Prop_obuf_I_O)         3.511     6.942 r  puerta_abierta_OBUF_inst/O
                         net (fo=0)                   0.000     6.942    puerta_abierta
    F17                                                               r  puerta_abierta (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor_salida
                            (input port)
  Destination:            control_ins/contador_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.718ns  (logic 2.055ns (30.598%)  route 4.662ns (69.402%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  sensor_salida (IN)
                         net (fo=0)                   0.000     0.000    sensor_salida
    P16                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sensor_salida_IBUF_inst/O
                         net (fo=1, routed)           2.919     4.373    control_ins/sensor_salida_IBUF
    SLICE_X42Y78         LUT5 (Prop_lut5_I3_O)        0.150     4.523 f  control_ins/FSM_sequential_estado_actual[0]_i_2/O
                         net (fo=2, routed)           0.673     5.196    control_ins/FSM_sequential_estado_actual[0]_i_2_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I0_O)        0.328     5.524 f  control_ins/FSM_sequential_estado_actual[1]_i_4/O
                         net (fo=6, routed)           1.070     6.594    control_ins/FSM_sequential_estado_actual[1]_i_4_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.718 r  control_ins/contador[4]_i_1/O
                         net (fo=1, routed)           0.000     6.718    control_ins/contador[4]_i_1_n_0
    SLICE_X42Y78         FDCE                                         r  control_ins/contador_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor_salida
                            (input port)
  Destination:            control_ins/FSM_sequential_estado_actual_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.632ns  (logic 2.050ns (30.920%)  route 4.581ns (69.080%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  sensor_salida (IN)
                         net (fo=0)                   0.000     0.000    sensor_salida
    P16                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sensor_salida_IBUF_inst/O
                         net (fo=1, routed)           2.919     4.373    control_ins/sensor_salida_IBUF
    SLICE_X42Y78         LUT5 (Prop_lut5_I3_O)        0.150     4.523 r  control_ins/FSM_sequential_estado_actual[0]_i_2/O
                         net (fo=2, routed)           0.673     5.196    control_ins/FSM_sequential_estado_actual[0]_i_2_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I0_O)        0.328     5.524 r  control_ins/FSM_sequential_estado_actual[1]_i_4/O
                         net (fo=6, routed)           0.514     6.038    control_ins/FSM_sequential_estado_actual[1]_i_4_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I3_O)        0.119     6.157 r  control_ins/FSM_sequential_estado_actual[1]_i_1/O
                         net (fo=1, routed)           0.475     6.632    control_ins/FSM_sequential_estado_actual[1]_i_1_n_0
    SLICE_X43Y78         FDCE                                         r  control_ins/FSM_sequential_estado_actual_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor_salida
                            (input port)
  Destination:            control_ins/contador_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.474ns  (logic 2.083ns (32.180%)  route 4.391ns (67.820%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  sensor_salida (IN)
                         net (fo=0)                   0.000     0.000    sensor_salida
    P16                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sensor_salida_IBUF_inst/O
                         net (fo=1, routed)           2.919     4.373    control_ins/sensor_salida_IBUF
    SLICE_X42Y78         LUT5 (Prop_lut5_I3_O)        0.150     4.523 f  control_ins/FSM_sequential_estado_actual[0]_i_2/O
                         net (fo=2, routed)           0.673     5.196    control_ins/FSM_sequential_estado_actual[0]_i_2_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I0_O)        0.328     5.524 f  control_ins/FSM_sequential_estado_actual[1]_i_4/O
                         net (fo=6, routed)           0.798     6.322    control_ins/FSM_sequential_estado_actual[1]_i_4_n_0
    SLICE_X41Y78         LUT3 (Prop_lut3_I0_O)        0.152     6.474 r  control_ins/contador[1]_i_1/O
                         net (fo=1, routed)           0.000     6.474    control_ins/contador[1]_i_1_n_0
    SLICE_X41Y78         FDCE                                         r  control_ins/contador_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor_salida
                            (input port)
  Destination:            control_ins/contador_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.446ns  (logic 2.055ns (31.886%)  route 4.391ns (68.114%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  sensor_salida (IN)
                         net (fo=0)                   0.000     0.000    sensor_salida
    P16                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sensor_salida_IBUF_inst/O
                         net (fo=1, routed)           2.919     4.373    control_ins/sensor_salida_IBUF
    SLICE_X42Y78         LUT5 (Prop_lut5_I3_O)        0.150     4.523 f  control_ins/FSM_sequential_estado_actual[0]_i_2/O
                         net (fo=2, routed)           0.673     5.196    control_ins/FSM_sequential_estado_actual[0]_i_2_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I0_O)        0.328     5.524 f  control_ins/FSM_sequential_estado_actual[1]_i_4/O
                         net (fo=6, routed)           0.798     6.322    control_ins/FSM_sequential_estado_actual[1]_i_4_n_0
    SLICE_X41Y78         LUT2 (Prop_lut2_I0_O)        0.124     6.446 r  control_ins/contador[0]_i_1/O
                         net (fo=1, routed)           0.000     6.446    control_ins/contador[0]_i_1_n_0
    SLICE_X41Y78         FDCE                                         r  control_ins/contador_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor_salida
                            (input port)
  Destination:            control_ins/contador_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.442ns  (logic 2.081ns (32.312%)  route 4.360ns (67.688%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  sensor_salida (IN)
                         net (fo=0)                   0.000     0.000    sensor_salida
    P16                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sensor_salida_IBUF_inst/O
                         net (fo=1, routed)           2.919     4.373    control_ins/sensor_salida_IBUF
    SLICE_X42Y78         LUT5 (Prop_lut5_I3_O)        0.150     4.523 f  control_ins/FSM_sequential_estado_actual[0]_i_2/O
                         net (fo=2, routed)           0.673     5.196    control_ins/FSM_sequential_estado_actual[0]_i_2_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I0_O)        0.328     5.524 f  control_ins/FSM_sequential_estado_actual[1]_i_4/O
                         net (fo=6, routed)           0.768     6.292    control_ins/FSM_sequential_estado_actual[1]_i_4_n_0
    SLICE_X42Y78         LUT5 (Prop_lut5_I0_O)        0.150     6.442 r  control_ins/contador[3]_i_1/O
                         net (fo=1, routed)           0.000     6.442    control_ins/contador[3]_i_1_n_0
    SLICE_X42Y78         FDCE                                         r  control_ins/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor_salida
                            (input port)
  Destination:            control_ins/contador_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.416ns  (logic 2.055ns (32.038%)  route 4.360ns (67.962%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  sensor_salida (IN)
                         net (fo=0)                   0.000     0.000    sensor_salida
    P16                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sensor_salida_IBUF_inst/O
                         net (fo=1, routed)           2.919     4.373    control_ins/sensor_salida_IBUF
    SLICE_X42Y78         LUT5 (Prop_lut5_I3_O)        0.150     4.523 f  control_ins/FSM_sequential_estado_actual[0]_i_2/O
                         net (fo=2, routed)           0.673     5.196    control_ins/FSM_sequential_estado_actual[0]_i_2_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I0_O)        0.328     5.524 f  control_ins/FSM_sequential_estado_actual[1]_i_4/O
                         net (fo=6, routed)           0.768     6.292    control_ins/FSM_sequential_estado_actual[1]_i_4_n_0
    SLICE_X42Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.416 r  control_ins/contador[2]_i_1/O
                         net (fo=1, routed)           0.000     6.416    control_ins/contador[2]_i_1_n_0
    SLICE_X42Y78         FDCE                                         r  control_ins/contador_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_ins/FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            puerta_movimiento
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.925ns  (logic 4.052ns (68.385%)  route 1.873ns (31.615%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDCE                         0.000     0.000 r  control_ins/FSM_sequential_estado_actual_reg[0]/C
    SLICE_X43Y78         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  control_ins/FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=6, routed)           1.873     2.329    puerta_movimiento_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.596     5.925 r  puerta_movimiento_OBUF_inst/O
                         net (fo=0)                   0.000     5.925    puerta_movimiento
    M17                                                               r  puerta_movimiento (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_ins/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_ins/clkout_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.559ns  (logic 2.304ns (41.450%)  route 3.255ns (58.550%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE                         0.000     0.000 r  clk_div_ins/count_reg[2]/C
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  clk_div_ins/count_reg[2]/Q
                         net (fo=4, routed)           0.836     1.292    clk_div_ins/count[2]
    SLICE_X40Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.799 r  clk_div_ins/clkout1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.799    clk_div_ins/clkout1_carry_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.913 r  clk_div_ins/clkout1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.913    clk_div_ins/clkout1_carry__0_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.027 r  clk_div_ins/clkout1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.027    clk_div_ins/clkout1_carry__1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.141 r  clk_div_ins/clkout1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.141    clk_div_ins/clkout1_carry__2_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.255 r  clk_div_ins/clkout1_carry__3/CO[3]
                         net (fo=1, routed)           0.009     2.264    clk_div_ins/clkout1_carry__3_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.598 f  clk_div_ins/clkout1_carry__4/O[1]
                         net (fo=2, routed)           0.882     3.480    clk_div_ins/clkout1[22]
    SLICE_X42Y74         LUT3 (Prop_lut3_I2_O)        0.303     3.783 r  clk_div_ins/clkout_i_4/O
                         net (fo=1, routed)           0.662     4.445    clk_div_ins/clkout_i_4_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I0_O)        0.124     4.569 r  clk_div_ins/clkout_i_2/O
                         net (fo=1, routed)           0.865     5.435    clk_div_ins/clkout_i_2_n_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I4_O)        0.124     5.559 r  clk_div_ins/clkout_i_1/O
                         net (fo=1, routed)           0.000     5.559    clk_div_ins/clkout_i_1_n_0
    SLICE_X42Y76         FDRE                                         r  clk_div_ins/clkout_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_ins/contador_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            control_ins/contador_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (58.982%)  route 0.129ns (41.018%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE                         0.000     0.000 r  control_ins/contador_reg[0]/C
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  control_ins/contador_reg[0]/Q
                         net (fo=6, routed)           0.129     0.270    control_ins/contador_reg[0]
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.045     0.315 r  control_ins/contador[4]_i_1/O
                         net (fo=1, routed)           0.000     0.315    control_ins/contador[4]_i_1_n_0
    SLICE_X42Y78         FDCE                                         r  control_ins/contador_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_ins/FSM_sequential_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            control_ins/FSM_sequential_estado_actual_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.227ns (69.637%)  route 0.099ns (30.363%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDCE                         0.000     0.000 r  control_ins/FSM_sequential_estado_actual_reg[1]/C
    SLICE_X43Y78         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  control_ins/FSM_sequential_estado_actual_reg[1]/Q
                         net (fo=6, routed)           0.099     0.227    control_ins/estado_actual_reg[1]
    SLICE_X43Y78         LUT6 (Prop_lut6_I4_O)        0.099     0.326 r  control_ins/FSM_sequential_estado_actual[0]_i_1/O
                         net (fo=1, routed)           0.000     0.326    control_ins/FSM_sequential_estado_actual[0]_i_1_n_0
    SLICE_X43Y78         FDCE                                         r  control_ins/FSM_sequential_estado_actual_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_ins/contador_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            control_ins/contador_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE                         0.000     0.000 r  control_ins/contador_reg[0]/C
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  control_ins/contador_reg[0]/Q
                         net (fo=6, routed)           0.168     0.309    control_ins/contador_reg[0]
    SLICE_X41Y78         LUT3 (Prop_lut3_I1_O)        0.042     0.351 r  control_ins/contador[1]_i_1/O
                         net (fo=1, routed)           0.000     0.351    control_ins/contador[1]_i_1_n_0
    SLICE_X41Y78         FDCE                                         r  control_ins/contador_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_ins/contador_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            control_ins/contador_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE                         0.000     0.000 r  control_ins/contador_reg[0]/C
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  control_ins/contador_reg[0]/Q
                         net (fo=6, routed)           0.168     0.309    control_ins/contador_reg[0]
    SLICE_X41Y78         LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  control_ins/contador[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    control_ins/contador[0]_i_1_n_0
    SLICE_X41Y78         FDCE                                         r  control_ins/contador_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_ins/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_ins/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE                         0.000     0.000 r  clk_div_ins/count_reg[4]/C
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_div_ins/count_reg[4]/Q
                         net (fo=4, routed)           0.131     0.272    clk_div_ins/count[4]
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.380 r  clk_div_ins/count0_carry/O[3]
                         net (fo=1, routed)           0.000     0.380    clk_div_ins/p_1_in[4]
    SLICE_X41Y70         FDRE                                         r  clk_div_ins/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_ins/count_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_ins/count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.249ns (65.445%)  route 0.131ns (34.555%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE                         0.000     0.000 r  clk_div_ins/count_reg[12]/C
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_div_ins/count_reg[12]/Q
                         net (fo=4, routed)           0.131     0.272    clk_div_ins/count[12]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.380 r  clk_div_ins/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.380    clk_div_ins/p_1_in[12]
    SLICE_X41Y72         FDRE                                         r  clk_div_ins/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_ins/count_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_ins/count_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.249ns (65.445%)  route 0.131ns (34.555%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE                         0.000     0.000 r  clk_div_ins/count_reg[16]/C
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_div_ins/count_reg[16]/Q
                         net (fo=4, routed)           0.131     0.272    clk_div_ins/count[16]
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.380 r  clk_div_ins/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     0.380    clk_div_ins/p_1_in[16]
    SLICE_X41Y73         FDRE                                         r  clk_div_ins/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_ins/count_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_ins/count_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.249ns (65.445%)  route 0.131ns (34.555%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE                         0.000     0.000 r  clk_div_ins/count_reg[24]/C
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_div_ins/count_reg[24]/Q
                         net (fo=4, routed)           0.131     0.272    clk_div_ins/count[24]
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.380 r  clk_div_ins/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     0.380    clk_div_ins/p_1_in[24]
    SLICE_X41Y75         FDRE                                         r  clk_div_ins/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_ins/count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_ins/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.249ns (65.445%)  route 0.131ns (34.555%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE                         0.000     0.000 r  clk_div_ins/count_reg[8]/C
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_div_ins/count_reg[8]/Q
                         net (fo=4, routed)           0.131     0.272    clk_div_ins/count[8]
    SLICE_X41Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.380 r  clk_div_ins/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.380    clk_div_ins/p_1_in[8]
    SLICE_X41Y71         FDRE                                         r  clk_div_ins/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_ins/count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_ins/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.509%)  route 0.133ns (34.491%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE                         0.000     0.000 r  clk_div_ins/count_reg[11]/C
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_div_ins/count_reg[11]/Q
                         net (fo=4, routed)           0.133     0.274    clk_div_ins/count[11]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  clk_div_ins/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     0.385    clk_div_ins/p_1_in[11]
    SLICE_X41Y72         FDRE                                         r  clk_div_ins/count_reg[11]/D
  -------------------------------------------------------------------    -------------------





