

================================================================
== Vitis HLS Report for 'attention'
================================================================
* Date:           Tue May 27 19:57:08 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_test
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.929 ns|     0.40 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      110|      110|  0.367 us|  0.367 us|  111|  111|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                                                             |                                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                                   Instance                                  |                              Module                              |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181                  |attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2                  |        8|        8|  26.664 ns|  26.664 ns|    7|    7|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189  |attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3  |       14|       14|  46.662 ns|  46.662 ns|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200                |attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2                |       40|       40|   0.133 us|   0.133 us|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214                |attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4                |       31|       31|   0.103 us|   0.103 us|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226                                 |attention_Pipeline_VITIS_LOOP_8_1                                 |        8|        8|  26.664 ns|  26.664 ns|    6|    6|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|       2|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|    35|     6113|    8043|    0|
|Memory               |        0|     -|       32|      33|    0|
|Multiplexer          |        -|     -|        0|     238|    -|
|Register             |        -|     -|      243|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    35|     6388|    8316|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+------+-----+
    |                                   Instance                                  |                              Module                              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200                |attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2                |        0|   0|  2684|  2332|    0|
    |grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214                |attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4                |        0|  26|  1643|  3563|    0|
    |grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181                  |attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2                  |        0|   0|    13|   143|    0|
    |grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226                                 |attention_Pipeline_VITIS_LOOP_8_1                                 |        0|   3|   375|   497|    0|
    |grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189  |attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3  |        0|   0|   994|  1306|    0|
    |control_s_axi_U                                                              |control_s_axi                                                     |        0|   0|    74|   104|    0|
    |mul_32s_32s_32_2_1_U45                                                       |mul_32s_32s_32_2_1                                                |        0|   3|   165|    49|    0|
    |mul_32s_32s_32_2_1_U46                                                       |mul_32s_32s_32_2_1                                                |        0|   3|   165|    49|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                        |                                                                  |        0|  35|  6113|  8043|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|       Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |k_t_U  |k_t_RAM_AUTO_1R1W  |        0|  32|  33|    0|     6|   32|     1|          192|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                   |        0|  32|  33|    0|     6|   32|     1|          192|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  59|         11|    1|         11|
    |ap_done        |   9|          2|    1|          2|
    |grp_fu_465_ce  |  14|          3|    1|          3|
    |grp_fu_465_p0  |  14|          3|   32|         96|
    |grp_fu_465_p1  |  14|          3|   32|         96|
    |grp_fu_469_ce  |  14|          3|    1|          3|
    |grp_fu_469_p0  |  14|          3|   32|         96|
    |grp_fu_469_p1  |  14|          3|   32|         96|
    |k_t_address0   |  14|          3|    3|          9|
    |k_t_ce0        |  14|          3|    1|          3|
    |k_t_ce1        |   9|          2|    1|          2|
    |k_t_we0        |   9|          2|    1|          2|
    |v_Addr_A_orig  |  20|          4|   32|        128|
    |v_Addr_B_orig  |  20|          4|   32|        128|
    +---------------+----+-----------+-----+-----------+
    |Total          | 238|         49|  202|        675|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                           | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                 |  10|   0|   10|          0|
    |ap_done_reg                                                                               |   1|   0|    1|          0|
    |ap_rst_n_inv                                                                              |   1|   0|    1|          0|
    |ap_rst_reg_1                                                                              |   1|   0|    1|          0|
    |ap_rst_reg_2                                                                              |   1|   0|    1|          0|
    |d_k_read_reg_364                                                                          |  32|   0|   32|          0|
    |grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_ap_start_reg                |   1|   0|    1|          0|
    |grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_ap_start_reg                |   1|   0|    1|          0|
    |grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_ap_start_reg                  |   1|   0|    1|          0|
    |grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_ap_start_reg  |   1|   0|    1|          0|
    |grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_ap_start_reg                                 |   1|   0|    1|          0|
    |v_load_1_reg_418                                                                          |  32|   0|   32|          0|
    |v_load_2_reg_433                                                                          |  32|   0|   32|          0|
    |v_load_3_reg_438                                                                          |  32|   0|   32|          0|
    |v_load_4_reg_455                                                                          |  32|   0|   32|          0|
    |v_load_5_reg_460                                                                          |  32|   0|   32|          0|
    |v_load_reg_413                                                                            |  32|   0|   32|          0|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                     | 243|   0|  243|          0|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    5|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    5|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|     attention|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|     attention|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|     attention|  return value|
|out_r_Addr_A           |  out|   32|           bram|         out_r|         array|
|out_r_EN_A             |  out|    1|           bram|         out_r|         array|
|out_r_WEN_A            |  out|    4|           bram|         out_r|         array|
|out_r_Din_A            |  out|   32|           bram|         out_r|         array|
|out_r_Dout_A           |   in|   32|           bram|         out_r|         array|
|out_r_Clk_A            |  out|    1|           bram|         out_r|         array|
|out_r_Rst_A            |  out|    1|           bram|         out_r|         array|
|out_r_Addr_B           |  out|   32|           bram|         out_r|         array|
|out_r_EN_B             |  out|    1|           bram|         out_r|         array|
|out_r_WEN_B            |  out|    4|           bram|         out_r|         array|
|out_r_Din_B            |  out|   32|           bram|         out_r|         array|
|out_r_Dout_B           |   in|   32|           bram|         out_r|         array|
|out_r_Clk_B            |  out|    1|           bram|         out_r|         array|
|out_r_Rst_B            |  out|    1|           bram|         out_r|         array|
|q_Addr_A               |  out|   32|           bram|             q|         array|
|q_EN_A                 |  out|    1|           bram|             q|         array|
|q_WEN_A                |  out|    4|           bram|             q|         array|
|q_Din_A                |  out|   32|           bram|             q|         array|
|q_Dout_A               |   in|   32|           bram|             q|         array|
|q_Clk_A                |  out|    1|           bram|             q|         array|
|q_Rst_A                |  out|    1|           bram|             q|         array|
|q_Addr_B               |  out|   32|           bram|             q|         array|
|q_EN_B                 |  out|    1|           bram|             q|         array|
|q_WEN_B                |  out|    4|           bram|             q|         array|
|q_Din_B                |  out|   32|           bram|             q|         array|
|q_Dout_B               |   in|   32|           bram|             q|         array|
|q_Clk_B                |  out|    1|           bram|             q|         array|
|q_Rst_B                |  out|    1|           bram|             q|         array|
|k_Addr_A               |  out|   32|           bram|             k|         array|
|k_EN_A                 |  out|    1|           bram|             k|         array|
|k_WEN_A                |  out|    4|           bram|             k|         array|
|k_Din_A                |  out|   32|           bram|             k|         array|
|k_Dout_A               |   in|   32|           bram|             k|         array|
|k_Clk_A                |  out|    1|           bram|             k|         array|
|k_Rst_A                |  out|    1|           bram|             k|         array|
|v_Addr_A               |  out|   32|           bram|             v|         array|
|v_EN_A                 |  out|    1|           bram|             v|         array|
|v_WEN_A                |  out|    4|           bram|             v|         array|
|v_Din_A                |  out|   32|           bram|             v|         array|
|v_Dout_A               |   in|   32|           bram|             v|         array|
|v_Clk_A                |  out|    1|           bram|             v|         array|
|v_Rst_A                |  out|    1|           bram|             v|         array|
|v_Addr_B               |  out|   32|           bram|             v|         array|
|v_EN_B                 |  out|    1|           bram|             v|         array|
|v_WEN_B                |  out|    4|           bram|             v|         array|
|v_Din_B                |  out|   32|           bram|             v|         array|
|v_Dout_B               |   in|   32|           bram|             v|         array|
|v_Clk_B                |  out|    1|           bram|             v|         array|
|v_Rst_B                |  out|    1|           bram|             v|         array|
+-----------------------+-----+-----+---------------+--------------+--------------+

