#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Mon Apr 22 10:53:24 2019
# Process ID: 6664
# Log file: C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.runs/impl_1/AND_GATE.vdi
# Journal file: C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source AND_GATE.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sigout1'. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'sigout2'. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'sig1'. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'sig2'. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'led1'. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:193]
WARNING: [Vivado 12-584] No ports matched 'led1'. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:194]
WARNING: [Vivado 12-584] No ports matched 'led2'. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:197]
WARNING: [Vivado 12-584] No ports matched 'led2'. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:198]
WARNING: [Vivado 12-584] No ports matched 'led3'. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:200]
WARNING: [Vivado 12-584] No ports matched 'led3'. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:201]
WARNING: [Vivado 12-584] No ports matched 'led4'. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:203]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:203]
WARNING: [Vivado 12-584] No ports matched 'led4'. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:204]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:204]
WARNING: [Vivado 12-584] No ports matched 'led5'. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:206]
WARNING: [Vivado 12-584] No ports matched 'led5'. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:207]
WARNING: [Vivado 12-584] No ports matched 'led6'. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:209]
WARNING: [Vivado 12-584] No ports matched 'led6'. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:210]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:210]
WARNING: [Vivado 12-584] No ports matched 'button1'. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:243]
WARNING: [Vivado 12-584] No ports matched 'button1'. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:244]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:244]
WARNING: [Vivado 12-584] No ports matched 'button2'. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:245]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:245]
WARNING: [Vivado 12-584] No ports matched 'button2'. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:246]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc:246]
Finished Parsing XDC File [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/constrs_1/imports/Zynq_Book/zedboard_master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 452.090 ; gain = 269.699
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 454.496 ; gain = 2.406
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16d1c85b3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 871.582 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 31 cells.
Phase 2 Constant Propagation | Checksum: 1ee35ef6b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 871.582 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 54 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1e5c80f3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 871.582 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1e5c80f3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 871.582 ; gain = 0.000
Implement Debug Cores | Checksum: 295f77b96
Logic Optimization | Checksum: 295f77b96

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.13 ns.
Ending Power Optimization Task | Checksum: 1e5c80f3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 871.582 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 871.582 ; gain = 419.492
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 871.582 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 18d3f141f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 871.582 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 871.582 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 871.582 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: af7e07f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 871.582 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: af7e07f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 871.582 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: af7e07f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 871.582 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 1931102da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 871.582 ; gain = 0.000
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 1931102da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 871.582 ; gain = 0.000

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: af7e07f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 871.582 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: af7e07f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.380 . Memory (MB): peak = 871.582 ; gain = 0.000

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: af7e07f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.381 . Memory (MB): peak = 871.582 ; gain = 0.000

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: 1c7fb538

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.382 . Memory (MB): peak = 871.582 ; gain = 0.000
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10012b01b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.383 . Memory (MB): peak = 871.582 ; gain = 0.000

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design
Phase 2.1.6.1 Place Init Design | Checksum: 188f7b0a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.407 . Memory (MB): peak = 871.582 ; gain = 0.000
Phase 2.1.6 Build Placer Netlist Model | Checksum: 188f7b0a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.407 . Memory (MB): peak = 871.582 ; gain = 0.000

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 188f7b0a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.414 . Memory (MB): peak = 871.582 ; gain = 0.000
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 188f7b0a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.415 . Memory (MB): peak = 871.582 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 188f7b0a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.416 . Memory (MB): peak = 871.582 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 188f7b0a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.416 . Memory (MB): peak = 871.582 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1bb17cd9b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 871.582 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1bb17cd9b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 871.582 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 168f0bfc0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 871.582 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 17cbac031

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 871.582 ; gain = 0.000

Phase 4.4 Commit Small Macros & Core Logic
Phase 4.4 Commit Small Macros & Core Logic | Checksum: 14c72d3e9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 872.512 ; gain = 0.930

Phase 4.5 Re-assign LUT pins
Phase 4.5 Re-assign LUT pins | Checksum: 14c72d3e9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 872.512 ; gain = 0.930
Phase 4 Detail Placement | Checksum: 14c72d3e9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 872.512 ; gain = 0.930

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 14c72d3e9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 872.512 ; gain = 0.930

Phase 5.2 Post Placement Cleanup
Phase 5.2 Post Placement Cleanup | Checksum: 14c72d3e9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 872.512 ; gain = 0.930

Phase 5.3 Placer Reporting
Phase 5.3 Placer Reporting | Checksum: 14c72d3e9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 872.512 ; gain = 0.930

Phase 5.4 Final Placement Cleanup
Phase 5.4 Final Placement Cleanup | Checksum: 6b9eeeda

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 872.512 ; gain = 0.930
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 6b9eeeda

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 872.512 ; gain = 0.930
Ending Placer Task | Checksum: 5bc3721e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 872.512 ; gain = 0.930
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 872.895 ; gain = 0.383
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 883.457 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 62803ed0

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1030.250 ; gain = 134.488

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 164dd0781

Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 1041.484 ; gain = 145.723

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ef5248bb

Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 1041.484 ; gain = 145.723

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 177c96107

Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 1041.484 ; gain = 145.723
Phase 4 Rip-up And Reroute | Checksum: 177c96107

Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 1041.484 ; gain = 145.723

Phase 5 Post Hold Fix
Phase 5 Post Hold Fix | Checksum: 177c96107

Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 1041.484 ; gain = 145.723

Phase 6 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00217459 %
  Global Horizontal Routing Utilization  = 0.00126775 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 4.5045%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
Phase 6 Route finalize | Checksum: 177c96107

Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 1041.484 ; gain = 145.723

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 177c96107

Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 1041.484 ; gain = 145.723

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 16358601a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 1041.484 ; gain = 145.723
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 16358601a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:41 . Memory (MB): peak = 1041.484 ; gain = 145.723

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:41 . Memory (MB): peak = 1041.484 ; gain = 145.723
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 1041.484 ; gain = 158.027
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 1041.484 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.runs/impl_1/AND_GATE_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Power 33-232] No user defined clocks was found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Apr 22 10:54:41 2019...
