#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Oct 15 13:40:01 2024
# Process ID: 21720
# Current directory: D:/code/git/HLS/Vivado/test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent66980 D:\code\git\HLS\Vivado\test\test.xpr
# Log file: D:/code/git/HLS/Vivado/test/vivado.log
# Journal file: D:/code/git/HLS/Vivado/test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/code/git/HLS/Vivado/test/test.xpr
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  D:/code/git/HLS/HLS [current_project]
update_ip_catalog
update_ip_catalog -rebuild
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  D:/code/git/HLS/HLS [current_project]
update_ip_catalog
open_bd_design {D:/code/git/HLS/Vivado/test/test.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells Conv2D_1]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells Conv2D_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_cells Conv2D_2]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_ps7_0_50M]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:Conv2D:1.0 Conv2D_0
endgroup
delete_bd_objs [get_bd_cells Conv2D_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:Conv2D:1.0 Conv2D_0
endgroup
set_property name pos_embed [get_bd_cells Conv2D_0]
update_ip_catalog -rebuild
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  D:/code/git/HLS/HLS [current_project]
update_ip_catalog
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:Aff_channel:1.0 Aff_channel_0
endgroup
set_property location {2 498 -364} [get_bd_cells Aff_channel_0]
set_property location {1 137 -368} [get_bd_cells pos_embed]
set_property location {0.5 -306 -713} [get_bd_cells pos_embed]
set_property location {1.5 51 -722} [get_bd_cells Aff_channel_0]
set_property location {2 73 -705} [get_bd_cells Aff_channel_0]
set_property location {2 56 -716} [get_bd_cells Aff_channel_0]
set_property location {2 83 -709} [get_bd_cells Aff_channel_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:Conv2D:1.0 Conv2D_0
endgroup
set_property location {3 416 -701} [get_bd_cells Conv2D_0]
set_property location {2.5 390 -706} [get_bd_cells Conv2D_0]
set_property location {1 -299 -723} [get_bd_cells pos_embed]
set_property name normal_1 [get_bd_cells Aff_channel_0]
set_property name Conv2D_10 [get_bd_cells Conv2D_0]
copy_bd_objs /  [get_bd_cells {Conv2D_10}]
set_property location {4 630 -707} [get_bd_cells Conv2D_11]
set_property location {4 643 -705} [get_bd_cells Conv2D_11]
set_property location {4 681 -705} [get_bd_cells Conv2D_11]
set_property location {4 792 -709} [get_bd_cells Conv2D_11]
set_property name attn [get_bd_cells Conv2D_11]
copy_bd_objs /  [get_bd_cells {Conv2D_10}]
set_property location {4.5 1193 -703} [get_bd_cells Conv2D_11]
set_property location {5 1086 -718} [get_bd_cells Conv2D_11]
set_property name Conv2D_2 [get_bd_cells Conv2D_11]
copy_bd_objs /  [get_bd_cells {normal_1}]
set_property location {5.5 1509 -700} [get_bd_cells normal_2]
set_property location {6 1523 -719} [get_bd_cells normal_2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:gamma:1.0 gamma_0
endgroup
set_property location {1 -432 -456} [get_bd_cells gamma_0]
set_property name gamma_1 [get_bd_cells gamma_0]
copy_bd_objs /  [get_bd_cells {gamma_1}]
set_property location {1 -503 -685} [get_bd_cells pos_embed]
set_property location {1.5 -18 -678} [get_bd_cells normal_1]
set_property location {2.5 331 -693} [get_bd_cells Conv2D_10]
set_property location {3 329 -669} [get_bd_cells Conv2D_10]
set_property location {3 327 -678} [get_bd_cells Conv2D_10]
set_property location {3 327 -672} [get_bd_cells Conv2D_10]
set_property location {3 327 -680} [get_bd_cells Conv2D_10]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_addsub:12.0 c_addsub_0
endgroup
delete_bd_objs [get_bd_cells c_addsub_0]
set_property location {2 -18 -682} [get_bd_cells normal_1]
set_property location {2 -50 -478} [get_bd_cells gamma_1]
set_property location {3 322 -483} [get_bd_cells gamma_2]
set_property location {1 -381 -514} [get_bd_cells attn]
set_property location {3.5 791 -690} [get_bd_cells attn]
set_property location {1 -434 -547} [get_bd_cells normal_1]
set_property location {1 -399 -434} [get_bd_cells Conv2D_10]
set_property location {1 -341 -280} [get_bd_cells gamma_1]
set_property location {1 -317 -173} [get_bd_cells attn]
set_property location {1 -332 -19} [get_bd_cells Conv2D_2]
set_property location {1.5 -119 -447} [get_bd_cells Conv2D_10]
set_property location {1 -495 -446} [get_bd_cells gamma_1]
set_property location {1 -477 -307} [get_bd_cells Conv2D_10]
set_property name Conv2D_1 [get_bd_cells Conv2D_10]
set_property location {1 -498 117} [get_bd_cells gamma_2]
set_property location {1 -457 266} [get_bd_cells gamma_2]
set_property location {1.5 716 -330} [get_bd_cells normal_2]
set_property location {1 -466 121} [get_bd_cells normal_2]
set_property location {1 -498 425} [get_bd_cells gamma_2]
set_property location {1 -477 496} [get_bd_cells gamma_2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:GELU:1.0 GELU_0
endgroup
set_property location {2 -130 334} [get_bd_cells GELU_0]
set_property name GELU [get_bd_cells GELU_0]
set_property location {1 -202 570} [get_bd_cells gamma_2]
set_property location {1 -160 434} [get_bd_cells GELU]
set_property location {1 -165 344} [get_bd_cells GELU]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:Conv2D:1.0 Conv2D_0
endgroup
set_property location {1 -522 221} [get_bd_cells Conv2D_0]
set_property location {2 -122 810} [get_bd_cells gamma_2]
set_property location {2 -137 600} [get_bd_cells GELU]
set_property location {2 -196 322} [get_bd_cells Conv2D_0]
set_property location {1 -125 485} [get_bd_cells GELU]
copy_bd_objs /  [get_bd_cells {Conv2D_0}]
set_property name fc1 [get_bd_cells Conv2D_0]
set_property name fc2 [get_bd_cells Conv2D_3]
set_property location {1 -108 702} [get_bd_cells gamma_2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_interconnect:2.1 axis_interconnect_0
endgroup
set_property location {1.5 301 294} [get_bd_cells axis_interconnect_0]
set_property location {2 333 60} [get_bd_cells axis_interconnect_0]
delete_bd_objs [get_bd_cells GELU]
set_property -dict [list CONFIG.NUM_SI {10}] [get_bd_cells axis_interconnect_0]
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {10}] [get_bd_cells axis_interconnect_0]
set_property location {2 314 -267} [get_bd_cells axis_interconnect_0]
delete_bd_objs [get_bd_cells axis_interconnect_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property location {2.5 520 -507} [get_bd_cells axi_interconnect_0]
set_property -dict [list CONFIG.NUM_SI {10} CONFIG.NUM_MI {2}] [get_bd_cells axi_interconnect_0]
connect_bd_intf_net [get_bd_intf_pins pos_embed/m_axi_gmem] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins normal_1/m_axi_gmem] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S01_AXI]
connect_bd_intf_net [get_bd_intf_pins gamma_1/m_axi_gmem] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S02_AXI]
connect_bd_intf_net [get_bd_intf_pins Conv2D_1/m_axi_gmem] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S03_AXI]
connect_bd_intf_net [get_bd_intf_pins attn/m_axi_gmem] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S04_AXI]
set_property location {1 -107 -139} [get_bd_cells Conv2D_2]
set_property location {1 -122 -13} [get_bd_cells normal_2]
set_property location {1 -105 118} [get_bd_cells fc1]
set_property location {1 -108 226} [get_bd_cells fc2]
set_property location {1 -100 356} [get_bd_cells gamma_2]
connect_bd_intf_net [get_bd_intf_pins Conv2D_2/m_axi_gmem] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S05_AXI]
connect_bd_intf_net [get_bd_intf_pins normal_2/m_axi_gmem] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S06_AXI]
connect_bd_intf_net [get_bd_intf_pins fc1/m_axi_gmem] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S07_AXI]
connect_bd_intf_net [get_bd_intf_pins fc2/m_axi_gmem] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S08_AXI]
connect_bd_intf_net [get_bd_intf_pins gamma_2/m_axi_gmem] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S09_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/pos_embed/s_axi_AXILiteS} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins pos_embed/s_axi_AXILiteS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/normal_1/s_axi_AXILiteS} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins normal_1/s_axi_AXILiteS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/Conv2D_1/s_axi_AXILiteS} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins Conv2D_1/s_axi_AXILiteS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/attn/s_axi_AXILiteS} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins attn/s_axi_AXILiteS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/Conv2D_2/s_axi_AXILiteS} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins Conv2D_2/s_axi_AXILiteS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/normal_2/s_axi_AXILiteS} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins normal_2/s_axi_AXILiteS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/gamma_1/s_axi_AXILiteS} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins gamma_1/s_axi_AXILiteS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/gamma_2/s_axi_AXILiteS} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins gamma_2/s_axi_AXILiteS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/fc1/s_axi_AXILiteS} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins fc1/s_axi_AXILiteS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/fc2/s_axi_AXILiteS} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins fc2/s_axi_AXILiteS]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_0/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_0/S00_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_0/S01_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_0/S02_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_0/S03_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_0/S04_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_0/S05_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_0/S06_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_0/S07_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_0/S08_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_0/S09_ACLK]
endgroup
validate_bd_design
make_wrapper -files [get_files D:/code/git/HLS/Vivado/test/test.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse D:/code/git/HLS/Vivado/test/test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
generate_target all [get_files  D:/code/git/HLS/Vivado/test/test.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_Conv2D_0_2] }
catch { config_ip_cache -export [get_ips -all design_1_Aff_channel_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_Conv2D_0_4] }
catch { config_ip_cache -export [get_ips -all design_1_Conv2D_10_0] }
catch { config_ip_cache -export [get_ips -all design_1_Conv2D_10_1] }
catch { config_ip_cache -export [get_ips -all design_1_normal_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_gamma_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_gamma_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_Conv2D_0_5] }
catch { config_ip_cache -export [get_ips -all design_1_Conv2D_0_6] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_2] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_2] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_4] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_5] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_6] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_7] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_8] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_9] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_s00_mmu_0] }
catch { config_ip_cache -export [get_ips -all design_1_s01_mmu_0] }
catch { config_ip_cache -export [get_ips -all design_1_s02_mmu_0] }
catch { config_ip_cache -export [get_ips -all design_1_s03_mmu_0] }
catch { config_ip_cache -export [get_ips -all design_1_s04_mmu_0] }
catch { config_ip_cache -export [get_ips -all design_1_s05_mmu_0] }
catch { config_ip_cache -export [get_ips -all design_1_s06_mmu_0] }
catch { config_ip_cache -export [get_ips -all design_1_s07_mmu_0] }
catch { config_ip_cache -export [get_ips -all design_1_s08_mmu_0] }
catch { config_ip_cache -export [get_ips -all design_1_s09_mmu_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_1] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
export_ip_user_files -of_objects [get_files D:/code/git/HLS/Vivado/test/test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/code/git/HLS/Vivado/test/test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 16 {design_1_processing_system7_0_0_synth_1 design_1_Conv2D_0_2_synth_1 design_1_Aff_channel_0_0_synth_1 design_1_Conv2D_0_4_synth_1 design_1_Conv2D_10_0_synth_1 design_1_Conv2D_10_1_synth_1 design_1_normal_1_0_synth_1 design_1_gamma_0_0_synth_1 design_1_gamma_1_0_synth_1 design_1_Conv2D_0_5_synth_1 design_1_Conv2D_0_6_synth_1 design_1_xbar_2_synth_1 design_1_auto_us_0_synth_1 design_1_auto_us_1_synth_1 design_1_auto_us_2_synth_1 design_1_auto_us_3_synth_1 design_1_auto_us_4_synth_1 design_1_auto_us_5_synth_1 design_1_auto_us_6_synth_1 design_1_auto_us_7_synth_1 design_1_auto_us_8_synth_1 design_1_auto_us_9_synth_1 design_1_auto_pc_0_synth_1 design_1_auto_pc_1_synth_1 design_1_s00_mmu_0_synth_1 design_1_s01_mmu_0_synth_1 design_1_s02_mmu_0_synth_1 design_1_s03_mmu_0_synth_1 design_1_s04_mmu_0_synth_1 design_1_s05_mmu_0_synth_1 design_1_s06_mmu_0_synth_1 design_1_s07_mmu_0_synth_1 design_1_s08_mmu_0_synth_1 design_1_s09_mmu_0_synth_1 design_1_rst_ps7_0_50M_1_synth_1 design_1_xbar_3_synth_1 design_1_auto_pc_2_synth_1}
export_simulation -of_objects [get_files D:/code/git/HLS/Vivado/test/test.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/code/git/HLS/Vivado/test/test.ip_user_files/sim_scripts -ip_user_files_dir D:/code/git/HLS/Vivado/test/test.ip_user_files -ipstatic_source_dir D:/code/git/HLS/Vivado/test/test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/code/git/HLS/Vivado/test/test.cache/compile_simlib/modelsim} {questa=D:/code/git/HLS/Vivado/test/test.cache/compile_simlib/questa} {riviera=D:/code/git/HLS/Vivado/test/test.cache/compile_simlib/riviera} {activehdl=D:/code/git/HLS/Vivado/test/test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
endgroup
assign_bd_address
save_bd_design
make_wrapper -files [get_files D:/code/git/HLS/Vivado/test/test.srcs/sources_1/bd/design_1/design_1.bd] -top
validate_bd_design -force
make_wrapper -files [get_files D:/code/git/HLS/Vivado/test/test.srcs/sources_1/bd/design_1/design_1.bd] -top
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/code/git/HLS/Vivado/test/test.srcs/sources_1/bd/design_1/design_1.bd]
set_property synth_checkpoint_mode None [get_files  D:/code/git/HLS/Vivado/test/test.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  D:/code/git/HLS/Vivado/test/test.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/code/git/HLS/Vivado/test/test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/code/git/HLS/Vivado/test/test.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/code/git/HLS/Vivado/test/test.ip_user_files/sim_scripts -ip_user_files_dir D:/code/git/HLS/Vivado/test/test.ip_user_files -ipstatic_source_dir D:/code/git/HLS/Vivado/test/test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/code/git/HLS/Vivado/test/test.cache/compile_simlib/modelsim} {questa=D:/code/git/HLS/Vivado/test/test.cache/compile_simlib/questa} {riviera=D:/code/git/HLS/Vivado/test/test.cache/compile_simlib/riviera} {activehdl=D:/code/git/HLS/Vivado/test/test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_run impl_1
