
Loading design for application trce from file forthcpu_impl1.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Thu Nov 09 18:45:09 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ForthCPU_impl1.twr -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 24.210ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[8]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[3]  (to PIN_CLK_X1_c +)

   Delay:              58.973ns  (26.4% logic, 73.6% route), 33 logic levels.

 Constraint Details:

     58.973ns physical path delay SLICE_340 to coreInst/programCounterInst/SLICE_312 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 83.183ns) by 24.210ns

 Physical Path Details:

      Data path SLICE_340 to coreInst/programCounterInst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C13D.CLK to     R16C13D.Q0 SLICE_340 (from PIN_CLK_X1_c)
ROUTE        21     2.925     R16C13D.Q0 to     R12C14C.B1 coreInst/INSTRUCTION[8]
CTOF_DEL    ---     0.452     R12C14C.B1 to     R12C14C.F1 coreInst/SLICE_1197
ROUTE         1     0.873     R12C14C.F1 to     R12C16B.A1 coreInst/instructionPhaseDecoderInst/JMP_ALUB_SRCX_m_1_mb_mb_mb_1[0]
CTOF_DEL    ---     0.452     R12C16B.A1 to     R12C16B.F1 coreInst/SLICE_1009
ROUTE        13     1.573     R12C16B.F1 to     R12C19B.C0 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R12C19B.C0 to     R12C19B.F0 coreInst/fullALUInst/muxB/SLICE_912
ROUTE        13     0.900     R12C19B.F0 to     R12C19B.B1 coreInst/ALUB_DATA_6_i_0[14]
CTOF_DEL    ---     0.452     R12C19B.B1 to     R12C19B.F1 coreInst/fullALUInst/muxB/SLICE_912
ROUTE        21     6.122     R12C19B.F1 to      R9C21C.D1 coreInst/N_6
CTOF_DEL    ---     0.452      R9C21C.D1 to      R9C21C.F1 coreInst/fullALUInst/aluInst/SLICE_1032
ROUTE        25     2.564      R9C21C.F1 to      R8C17A.A1 coreInst/fullALUInst/aluInst/un3_tmp_0_14_4
CTOF_DEL    ---     0.452      R8C17A.A1 to      R8C17A.F1 coreInst/fullALUInst/aluInst/SLICE_1087
ROUTE        10     1.994      R8C17A.F1 to      R8C18B.B1 coreInst/fullALUInst/aluInst/un3_tmp_14[0]
CTOF_DEL    ---     0.452      R8C18B.B1 to      R8C18B.F1 coreInst/fullALUInst/aluInst/SLICE_920
ROUTE         6     1.154      R8C18B.F1 to      R8C22A.C0 coreInst/fullALUInst/aluInst/un3_tmp[5]
CTOF_DEL    ---     0.452      R8C22A.C0 to      R8C22A.F0 coreInst/fullALUInst/aluInst/SLICE_1273
ROUTE         1     0.610      R8C22A.F0 to      R8C22B.B1 coreInst/fullALUInst/aluInst/sex_2_1
CTOF_DEL    ---     0.452      R8C22B.B1 to      R8C22B.F1 coreInst/fullALUInst/aluInst/SLICE_1014
ROUTE         1     0.904      R8C22B.F1 to      R8C20C.B1 coreInst/fullALUInst/aluInst/sex_2_8
CTOF_DEL    ---     0.452      R8C20C.B1 to      R8C20C.F1 coreInst/fullALUInst/aluInst/SLICE_1045
ROUTE        16     1.235      R8C20C.F1 to      R7C21C.B0 coreInst/fullALUInst/aluInst/sex_2
CTOF_DEL    ---     0.452      R7C21C.B0 to      R7C21C.F0 coreInst/fullALUInst/aluInst/SLICE_1047
ROUTE         1     0.541      R7C21C.F0 to      R7C20B.D1 coreInst/fullALUInst/aluInst/N_246
CTOF_DEL    ---     0.452      R7C20B.D1 to      R7C20B.F1 coreInst/fullALUInst/aluInst/SLICE_1043
ROUTE         1     0.384      R7C20B.F1 to      R7C20B.C0 coreInst/fullALUInst/aluInst/N_262
CTOF_DEL    ---     0.452      R7C20B.C0 to      R7C20B.F0 coreInst/fullALUInst/aluInst/SLICE_1043
ROUTE         1     0.885      R7C20B.F0 to      R7C20D.B1 coreInst/fullALUInst/aluInst/RESULT_14_d[5]
CTOF_DEL    ---     0.452      R7C20D.B1 to      R7C20D.F1 coreInst/fullALUInst/aluInst/SLICE_1036
ROUTE         1     0.384      R7C20D.F1 to      R7C20D.C0 coreInst/fullALUInst/aluInst/N_278
CTOF_DEL    ---     0.452      R7C20D.C0 to      R7C20D.F0 coreInst/fullALUInst/aluInst/SLICE_1036
ROUTE         1     1.703      R7C20D.F0 to     R12C19A.A1 coreInst/fullALUInst/aluInst/N_294
CTOF_DEL    ---     0.452     R12C19A.A1 to     R12C19A.F1 coreInst/SLICE_984
ROUTE         6     1.652     R12C19A.F1 to     R14C15A.C0 coreInst.ALU_R[5]
CTOF_DEL    ---     0.452     R14C15A.C0 to     R14C15A.F0 boardInst/SLICE_930
ROUTE       131     1.636     R14C15A.F0 to     R17C14D.C0 N_102
CTOF_DEL    ---     0.452     R17C14D.C0 to     R17C14D.F0 mcuResourcesInst/memoryMapperInst/SLICE_953
ROUTE         5     1.254     R17C14D.F0 to     R16C13A.D1 mcuResourcesInst/CPU_DIN_0_o3_1_5_3[15]
CTOF_DEL    ---     0.452     R16C13A.D1 to     R16C13A.F1 mcuResourcesInst/memoryMapperInst/SLICE_949
ROUTE        16     1.770     R16C13A.F1 to     R18C18C.A1 mcuResourcesInst/memoryMapperInst/N_128
CTOF_DEL    ---     0.452     R18C18C.A1 to     R18C18C.F1 mcuResourcesInst/memoryMapperInst/SLICE_947
ROUTE        14     1.178     R18C18C.F1 to     R18C16C.A0 mcuResourcesInst.memoryMapperInst.GPIO_MAP
CTOF_DEL    ---     0.452     R18C16C.A0 to     R18C16C.F0 mcuResourcesInst/memoryMapperInst/SLICE_946
ROUTE         1     1.180     R18C16C.F0 to     R15C16A.B1 mcuResourcesInst/memoryMapperInst/N_68
CTOF_DEL    ---     0.452     R15C16A.B1 to     R15C16A.F1 SLICE_308
ROUTE         4     1.195     R15C16A.F1 to     R15C19B.B1 CPU_DIN[13]
CTOOFX_DEL  ---     0.661     R15C19B.B1 to   R15C19B.OFX0 SLICE_894
ROUTE         1     0.000   R15C19B.OFX0 to    R15C19A.FXA mcuResourcesInst/ROMInst/mem_3_1_1_0_f5a
FXTOOFX_DE  ---     0.223    R15C19A.FXA to   R15C19A.OFX1 mcuResourcesInst/UARTInst/SLICE_895
ROUTE         1     0.000   R15C19A.OFX1 to    R15C19B.FXB mcuResourcesInst/ROMInst/mem_3_1_1_f5b
FXTOOFX_DE  ---     0.223    R15C19B.FXB to   R15C19B.OFX1 SLICE_894
ROUTE         1     1.324   R15C19B.OFX1 to     R17C13C.A1 mcuResourcesInst/ROMInst/mdL0_14_3
CTOOFX_DEL  ---     0.661     R17C13C.A1 to   R17C13C.OFX0 mcuResourcesInst/ROMInst/mux_1/MUX21/SLICE_517
ROUTE         1     1.498   R17C13C.OFX0 to     R18C18D.C1 mcuResourcesInst/DIN_ROM[1]
CTOOFX_DEL  ---     0.661     R18C18D.C1 to   R18C18D.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[1]/SLICE_520
ROUTE         2     1.797   R18C18D.OFX0 to     R12C13D.A0 mcuResourcesInst.N_74
CTOF_DEL    ---     0.452     R12C13D.A0 to     R12C13D.F0 coreInst/SLICE_1259
ROUTE         1     1.324     R12C13D.F0 to     R11C10B.A0 coreInst/programCounterInst/DIN_m[1]
C0TOFCO_DE  ---     0.905     R11C10B.A0 to    R11C10B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R11C10B.FCO to    R11C10C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOF0_DE  ---     0.517    R11C10C.FCI to     R11C10C.F0 coreInst/programCounterInst/SLICE_70
ROUTE         4     1.705     R11C10C.F0 to     R10C11C.C1 coreInst/programCounterInst/PC_A_NEXT[3]
CTOF_DEL    ---     0.452     R10C11C.C1 to     R10C11C.F1 coreInst/programCounterInst/SLICE_1142
ROUTE         1     1.149     R10C11C.F1 to      R9C12D.A1 coreInst/programCounterInst/PC_A_3_6_i_i_N_2L1
CTOF_DEL    ---     0.452      R9C12D.A1 to      R9C12D.F1 coreInst/programCounterInst/SLICE_312
ROUTE         1     0.000      R9C12D.F1 to     R9C12D.DI1 coreInst/programCounterInst/PC_A_3_6_i_i[3] (to PIN_CLK_X1_c)
                  --------
                   58.973   (26.4% logic, 73.6% route), 33 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_340:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     2.351       C8.PADDI to    R16C13D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     2.351       C8.PADDI to     R9C12D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 24.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[8]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[3]  (to PIN_CLK_X1_c +)

   Delay:              58.900ns  (26.4% logic, 73.6% route), 33 logic levels.

 Constraint Details:

     58.900ns physical path delay SLICE_340 to coreInst/programCounterInst/SLICE_312 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 83.183ns) by 24.283ns

 Physical Path Details:

      Data path SLICE_340 to coreInst/programCounterInst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C13D.CLK to     R16C13D.Q0 SLICE_340 (from PIN_CLK_X1_c)
ROUTE        21     2.925     R16C13D.Q0 to     R12C14C.B1 coreInst/INSTRUCTION[8]
CTOF_DEL    ---     0.452     R12C14C.B1 to     R12C14C.F1 coreInst/SLICE_1197
ROUTE         1     0.873     R12C14C.F1 to     R12C16B.A1 coreInst/instructionPhaseDecoderInst/JMP_ALUB_SRCX_m_1_mb_mb_mb_1[0]
CTOF_DEL    ---     0.452     R12C16B.A1 to     R12C16B.F1 coreInst/SLICE_1009
ROUTE        13     1.573     R12C16B.F1 to     R12C19B.C0 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R12C19B.C0 to     R12C19B.F0 coreInst/fullALUInst/muxB/SLICE_912
ROUTE        13     0.900     R12C19B.F0 to     R12C19B.B1 coreInst/ALUB_DATA_6_i_0[14]
CTOF_DEL    ---     0.452     R12C19B.B1 to     R12C19B.F1 coreInst/fullALUInst/muxB/SLICE_912
ROUTE        21     6.122     R12C19B.F1 to      R9C21C.D1 coreInst/N_6
CTOF_DEL    ---     0.452      R9C21C.D1 to      R9C21C.F1 coreInst/fullALUInst/aluInst/SLICE_1032
ROUTE        25     2.564      R9C21C.F1 to      R8C17A.A1 coreInst/fullALUInst/aluInst/un3_tmp_0_14_4
CTOF_DEL    ---     0.452      R8C17A.A1 to      R8C17A.F1 coreInst/fullALUInst/aluInst/SLICE_1087
ROUTE        10     1.198      R8C17A.F1 to      R8C19A.A1 coreInst/fullALUInst/aluInst/un3_tmp_14[0]
CTOF_DEL    ---     0.452      R8C19A.A1 to      R8C19A.F1 coreInst/fullALUInst/aluInst/SLICE_1044
ROUTE         8     1.862      R8C19A.F1 to      R8C20D.C1 coreInst/fullALUInst/aluInst/un3_tmp[0]
CTOF_DEL    ---     0.452      R8C20D.C1 to      R8C20D.F1 coreInst/fullALUInst/aluInst/SLICE_1285
ROUTE         1     0.678      R8C20D.F1 to      R9C20D.C0 coreInst/fullALUInst/aluInst/sex_2_4
CTOF_DEL    ---     0.452      R9C20D.C0 to      R9C20D.F0 coreInst/fullALUInst/aluInst/SLICE_1058
ROUTE         1     0.851      R9C20D.F0 to      R8C20C.A1 coreInst/fullALUInst/aluInst/sex_2_10
CTOF_DEL    ---     0.452      R8C20C.A1 to      R8C20C.F1 coreInst/fullALUInst/aluInst/SLICE_1045
ROUTE        16     1.235      R8C20C.F1 to      R7C21C.B0 coreInst/fullALUInst/aluInst/sex_2
CTOF_DEL    ---     0.452      R7C21C.B0 to      R7C21C.F0 coreInst/fullALUInst/aluInst/SLICE_1047
ROUTE         1     0.541      R7C21C.F0 to      R7C20B.D1 coreInst/fullALUInst/aluInst/N_246
CTOF_DEL    ---     0.452      R7C20B.D1 to      R7C20B.F1 coreInst/fullALUInst/aluInst/SLICE_1043
ROUTE         1     0.384      R7C20B.F1 to      R7C20B.C0 coreInst/fullALUInst/aluInst/N_262
CTOF_DEL    ---     0.452      R7C20B.C0 to      R7C20B.F0 coreInst/fullALUInst/aluInst/SLICE_1043
ROUTE         1     0.885      R7C20B.F0 to      R7C20D.B1 coreInst/fullALUInst/aluInst/RESULT_14_d[5]
CTOF_DEL    ---     0.452      R7C20D.B1 to      R7C20D.F1 coreInst/fullALUInst/aluInst/SLICE_1036
ROUTE         1     0.384      R7C20D.F1 to      R7C20D.C0 coreInst/fullALUInst/aluInst/N_278
CTOF_DEL    ---     0.452      R7C20D.C0 to      R7C20D.F0 coreInst/fullALUInst/aluInst/SLICE_1036
ROUTE         1     1.703      R7C20D.F0 to     R12C19A.A1 coreInst/fullALUInst/aluInst/N_294
CTOF_DEL    ---     0.452     R12C19A.A1 to     R12C19A.F1 coreInst/SLICE_984
ROUTE         6     1.652     R12C19A.F1 to     R14C15A.C0 coreInst.ALU_R[5]
CTOF_DEL    ---     0.452     R14C15A.C0 to     R14C15A.F0 boardInst/SLICE_930
ROUTE       131     1.636     R14C15A.F0 to     R17C14D.C0 N_102
CTOF_DEL    ---     0.452     R17C14D.C0 to     R17C14D.F0 mcuResourcesInst/memoryMapperInst/SLICE_953
ROUTE         5     1.254     R17C14D.F0 to     R16C13A.D1 mcuResourcesInst/CPU_DIN_0_o3_1_5_3[15]
CTOF_DEL    ---     0.452     R16C13A.D1 to     R16C13A.F1 mcuResourcesInst/memoryMapperInst/SLICE_949
ROUTE        16     1.770     R16C13A.F1 to     R18C18C.A1 mcuResourcesInst/memoryMapperInst/N_128
CTOF_DEL    ---     0.452     R18C18C.A1 to     R18C18C.F1 mcuResourcesInst/memoryMapperInst/SLICE_947
ROUTE        14     1.178     R18C18C.F1 to     R18C16C.A0 mcuResourcesInst.memoryMapperInst.GPIO_MAP
CTOF_DEL    ---     0.452     R18C16C.A0 to     R18C16C.F0 mcuResourcesInst/memoryMapperInst/SLICE_946
ROUTE         1     1.180     R18C16C.F0 to     R15C16A.B1 mcuResourcesInst/memoryMapperInst/N_68
CTOF_DEL    ---     0.452     R15C16A.B1 to     R15C16A.F1 SLICE_308
ROUTE         4     1.195     R15C16A.F1 to     R15C19B.B1 CPU_DIN[13]
CTOOFX_DEL  ---     0.661     R15C19B.B1 to   R15C19B.OFX0 SLICE_894
ROUTE         1     0.000   R15C19B.OFX0 to    R15C19A.FXA mcuResourcesInst/ROMInst/mem_3_1_1_0_f5a
FXTOOFX_DE  ---     0.223    R15C19A.FXA to   R15C19A.OFX1 mcuResourcesInst/UARTInst/SLICE_895
ROUTE         1     0.000   R15C19A.OFX1 to    R15C19B.FXB mcuResourcesInst/ROMInst/mem_3_1_1_f5b
FXTOOFX_DE  ---     0.223    R15C19B.FXB to   R15C19B.OFX1 SLICE_894
ROUTE         1     1.324   R15C19B.OFX1 to     R17C13C.A1 mcuResourcesInst/ROMInst/mdL0_14_3
CTOOFX_DEL  ---     0.661     R17C13C.A1 to   R17C13C.OFX0 mcuResourcesInst/ROMInst/mux_1/MUX21/SLICE_517
ROUTE         1     1.498   R17C13C.OFX0 to     R18C18D.C1 mcuResourcesInst/DIN_ROM[1]
CTOOFX_DEL  ---     0.661     R18C18D.C1 to   R18C18D.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[1]/SLICE_520
ROUTE         2     1.797   R18C18D.OFX0 to     R12C13D.A0 mcuResourcesInst.N_74
CTOF_DEL    ---     0.452     R12C13D.A0 to     R12C13D.F0 coreInst/SLICE_1259
ROUTE         1     1.324     R12C13D.F0 to     R11C10B.A0 coreInst/programCounterInst/DIN_m[1]
C0TOFCO_DE  ---     0.905     R11C10B.A0 to    R11C10B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R11C10B.FCO to    R11C10C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOF0_DE  ---     0.517    R11C10C.FCI to     R11C10C.F0 coreInst/programCounterInst/SLICE_70
ROUTE         4     1.705     R11C10C.F0 to     R10C11C.C1 coreInst/programCounterInst/PC_A_NEXT[3]
CTOF_DEL    ---     0.452     R10C11C.C1 to     R10C11C.F1 coreInst/programCounterInst/SLICE_1142
ROUTE         1     1.149     R10C11C.F1 to      R9C12D.A1 coreInst/programCounterInst/PC_A_3_6_i_i_N_2L1
CTOF_DEL    ---     0.452      R9C12D.A1 to      R9C12D.F1 coreInst/programCounterInst/SLICE_312
ROUTE         1     0.000      R9C12D.F1 to     R9C12D.DI1 coreInst/programCounterInst/PC_A_3_6_i_i[3] (to PIN_CLK_X1_c)
                  --------
                   58.900   (26.4% logic, 73.6% route), 33 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_340:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     2.351       C8.PADDI to    R16C13D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     2.351       C8.PADDI to     R9C12D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 24.311ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/fullALUInst/CC_ZERO  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[3]  (to PIN_CLK_X1_c +)

   Delay:              58.872ns  (26.8% logic, 73.2% route), 33 logic levels.

 Constraint Details:

     58.872ns physical path delay coreInst/fullALUInst/SLICE_331 to coreInst/programCounterInst/SLICE_312 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 83.183ns) by 24.311ns

 Physical Path Details:

      Data path coreInst/fullALUInst/SLICE_331 to coreInst/programCounterInst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C17C.CLK to     R14C17C.Q0 coreInst/fullALUInst/SLICE_331 (from PIN_CLK_X1_c)
ROUTE         1     1.338     R14C17C.Q0 to     R11C15B.A0 coreInst/CC_ZERO
CTOOFX_DEL  ---     0.661     R11C15B.A0 to   R11C15B.OFX0 coreInst/jumpGroupDecoderInst/CC_3/SLICE_529
ROUTE         4     2.150   R11C15B.OFX0 to     R12C16B.B1 coreInst/CC
CTOF_DEL    ---     0.452     R12C16B.B1 to     R12C16B.F1 coreInst/SLICE_1009
ROUTE        13     1.573     R12C16B.F1 to     R12C19B.C0 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R12C19B.C0 to     R12C19B.F0 coreInst/fullALUInst/muxB/SLICE_912
ROUTE        13     0.900     R12C19B.F0 to     R12C19B.B1 coreInst/ALUB_DATA_6_i_0[14]
CTOF_DEL    ---     0.452     R12C19B.B1 to     R12C19B.F1 coreInst/fullALUInst/muxB/SLICE_912
ROUTE        21     6.122     R12C19B.F1 to      R9C21C.D1 coreInst/N_6
CTOF_DEL    ---     0.452      R9C21C.D1 to      R9C21C.F1 coreInst/fullALUInst/aluInst/SLICE_1032
ROUTE        25     2.564      R9C21C.F1 to      R8C17A.A1 coreInst/fullALUInst/aluInst/un3_tmp_0_14_4
CTOF_DEL    ---     0.452      R8C17A.A1 to      R8C17A.F1 coreInst/fullALUInst/aluInst/SLICE_1087
ROUTE        10     1.994      R8C17A.F1 to      R8C18B.B1 coreInst/fullALUInst/aluInst/un3_tmp_14[0]
CTOF_DEL    ---     0.452      R8C18B.B1 to      R8C18B.F1 coreInst/fullALUInst/aluInst/SLICE_920
ROUTE         6     1.154      R8C18B.F1 to      R8C22A.C0 coreInst/fullALUInst/aluInst/un3_tmp[5]
CTOF_DEL    ---     0.452      R8C22A.C0 to      R8C22A.F0 coreInst/fullALUInst/aluInst/SLICE_1273
ROUTE         1     0.610      R8C22A.F0 to      R8C22B.B1 coreInst/fullALUInst/aluInst/sex_2_1
CTOF_DEL    ---     0.452      R8C22B.B1 to      R8C22B.F1 coreInst/fullALUInst/aluInst/SLICE_1014
ROUTE         1     0.904      R8C22B.F1 to      R8C20C.B1 coreInst/fullALUInst/aluInst/sex_2_8
CTOF_DEL    ---     0.452      R8C20C.B1 to      R8C20C.F1 coreInst/fullALUInst/aluInst/SLICE_1045
ROUTE        16     1.235      R8C20C.F1 to      R7C21C.B0 coreInst/fullALUInst/aluInst/sex_2
CTOF_DEL    ---     0.452      R7C21C.B0 to      R7C21C.F0 coreInst/fullALUInst/aluInst/SLICE_1047
ROUTE         1     0.541      R7C21C.F0 to      R7C20B.D1 coreInst/fullALUInst/aluInst/N_246
CTOF_DEL    ---     0.452      R7C20B.D1 to      R7C20B.F1 coreInst/fullALUInst/aluInst/SLICE_1043
ROUTE         1     0.384      R7C20B.F1 to      R7C20B.C0 coreInst/fullALUInst/aluInst/N_262
CTOF_DEL    ---     0.452      R7C20B.C0 to      R7C20B.F0 coreInst/fullALUInst/aluInst/SLICE_1043
ROUTE         1     0.885      R7C20B.F0 to      R7C20D.B1 coreInst/fullALUInst/aluInst/RESULT_14_d[5]
CTOF_DEL    ---     0.452      R7C20D.B1 to      R7C20D.F1 coreInst/fullALUInst/aluInst/SLICE_1036
ROUTE         1     0.384      R7C20D.F1 to      R7C20D.C0 coreInst/fullALUInst/aluInst/N_278
CTOF_DEL    ---     0.452      R7C20D.C0 to      R7C20D.F0 coreInst/fullALUInst/aluInst/SLICE_1036
ROUTE         1     1.703      R7C20D.F0 to     R12C19A.A1 coreInst/fullALUInst/aluInst/N_294
CTOF_DEL    ---     0.452     R12C19A.A1 to     R12C19A.F1 coreInst/SLICE_984
ROUTE         6     1.652     R12C19A.F1 to     R14C15A.C0 coreInst.ALU_R[5]
CTOF_DEL    ---     0.452     R14C15A.C0 to     R14C15A.F0 boardInst/SLICE_930
ROUTE       131     1.636     R14C15A.F0 to     R17C14D.C0 N_102
CTOF_DEL    ---     0.452     R17C14D.C0 to     R17C14D.F0 mcuResourcesInst/memoryMapperInst/SLICE_953
ROUTE         5     1.254     R17C14D.F0 to     R16C13A.D1 mcuResourcesInst/CPU_DIN_0_o3_1_5_3[15]
CTOF_DEL    ---     0.452     R16C13A.D1 to     R16C13A.F1 mcuResourcesInst/memoryMapperInst/SLICE_949
ROUTE        16     1.770     R16C13A.F1 to     R18C18C.A1 mcuResourcesInst/memoryMapperInst/N_128
CTOF_DEL    ---     0.452     R18C18C.A1 to     R18C18C.F1 mcuResourcesInst/memoryMapperInst/SLICE_947
ROUTE        14     1.178     R18C18C.F1 to     R18C16C.A0 mcuResourcesInst.memoryMapperInst.GPIO_MAP
CTOF_DEL    ---     0.452     R18C16C.A0 to     R18C16C.F0 mcuResourcesInst/memoryMapperInst/SLICE_946
ROUTE         1     1.180     R18C16C.F0 to     R15C16A.B1 mcuResourcesInst/memoryMapperInst/N_68
CTOF_DEL    ---     0.452     R15C16A.B1 to     R15C16A.F1 SLICE_308
ROUTE         4     1.195     R15C16A.F1 to     R15C19B.B1 CPU_DIN[13]
CTOOFX_DEL  ---     0.661     R15C19B.B1 to   R15C19B.OFX0 SLICE_894
ROUTE         1     0.000   R15C19B.OFX0 to    R15C19A.FXA mcuResourcesInst/ROMInst/mem_3_1_1_0_f5a
FXTOOFX_DE  ---     0.223    R15C19A.FXA to   R15C19A.OFX1 mcuResourcesInst/UARTInst/SLICE_895
ROUTE         1     0.000   R15C19A.OFX1 to    R15C19B.FXB mcuResourcesInst/ROMInst/mem_3_1_1_f5b
FXTOOFX_DE  ---     0.223    R15C19B.FXB to   R15C19B.OFX1 SLICE_894
ROUTE         1     1.324   R15C19B.OFX1 to     R17C13C.A1 mcuResourcesInst/ROMInst/mdL0_14_3
CTOOFX_DEL  ---     0.661     R17C13C.A1 to   R17C13C.OFX0 mcuResourcesInst/ROMInst/mux_1/MUX21/SLICE_517
ROUTE         1     1.498   R17C13C.OFX0 to     R18C18D.C1 mcuResourcesInst/DIN_ROM[1]
CTOOFX_DEL  ---     0.661     R18C18D.C1 to   R18C18D.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[1]/SLICE_520
ROUTE         2     1.797   R18C18D.OFX0 to     R12C13D.A0 mcuResourcesInst.N_74
CTOF_DEL    ---     0.452     R12C13D.A0 to     R12C13D.F0 coreInst/SLICE_1259
ROUTE         1     1.324     R12C13D.F0 to     R11C10B.A0 coreInst/programCounterInst/DIN_m[1]
C0TOFCO_DE  ---     0.905     R11C10B.A0 to    R11C10B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R11C10B.FCO to    R11C10C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOF0_DE  ---     0.517    R11C10C.FCI to     R11C10C.F0 coreInst/programCounterInst/SLICE_70
ROUTE         4     1.705     R11C10C.F0 to     R10C11C.C1 coreInst/programCounterInst/PC_A_NEXT[3]
CTOF_DEL    ---     0.452     R10C11C.C1 to     R10C11C.F1 coreInst/programCounterInst/SLICE_1142
ROUTE         1     1.149     R10C11C.F1 to      R9C12D.A1 coreInst/programCounterInst/PC_A_3_6_i_i_N_2L1
CTOF_DEL    ---     0.452      R9C12D.A1 to      R9C12D.F1 coreInst/programCounterInst/SLICE_312
ROUTE         1     0.000      R9C12D.F1 to     R9C12D.DI1 coreInst/programCounterInst/PC_A_3_6_i_i[3] (to PIN_CLK_X1_c)
                  --------
                   58.872   (26.8% logic, 73.2% route), 33 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/fullALUInst/SLICE_331:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     2.351       C8.PADDI to    R14C17C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     2.351       C8.PADDI to     R9C12D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 24.357ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[13]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[3]  (to PIN_CLK_X1_c +)

   Delay:              58.826ns  (26.5% logic, 73.5% route), 33 logic levels.

 Constraint Details:

     58.826ns physical path delay SLICE_308 to coreInst/programCounterInst/SLICE_312 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 83.183ns) by 24.357ns

 Physical Path Details:

      Data path SLICE_308 to coreInst/programCounterInst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C16A.CLK to     R15C16A.Q1 SLICE_308 (from PIN_CLK_X1_c)
ROUTE        37     2.623     R15C16A.Q1 to     R10C16D.B1 coreInst.ALU_ALU_OPX[3]
CTOF_DEL    ---     0.452     R10C16D.B1 to     R10C16D.F1 coreInst/SLICE_1267
ROUTE         1     1.028     R10C16D.F1 to     R12C16B.C1 coreInst/instructionPhaseDecoderInst/JMP_ALUB_SRCX_m_1_mb_mb_mb_1_0[0]
CTOF_DEL    ---     0.452     R12C16B.C1 to     R12C16B.F1 coreInst/SLICE_1009
ROUTE        13     1.573     R12C16B.F1 to     R12C19B.C0 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R12C19B.C0 to     R12C19B.F0 coreInst/fullALUInst/muxB/SLICE_912
ROUTE        13     0.900     R12C19B.F0 to     R12C19B.B1 coreInst/ALUB_DATA_6_i_0[14]
CTOF_DEL    ---     0.452     R12C19B.B1 to     R12C19B.F1 coreInst/fullALUInst/muxB/SLICE_912
ROUTE        21     6.122     R12C19B.F1 to      R9C21C.D1 coreInst/N_6
CTOF_DEL    ---     0.452      R9C21C.D1 to      R9C21C.F1 coreInst/fullALUInst/aluInst/SLICE_1032
ROUTE        25     2.564      R9C21C.F1 to      R8C17A.A1 coreInst/fullALUInst/aluInst/un3_tmp_0_14_4
CTOF_DEL    ---     0.452      R8C17A.A1 to      R8C17A.F1 coreInst/fullALUInst/aluInst/SLICE_1087
ROUTE        10     1.994      R8C17A.F1 to      R8C18B.B1 coreInst/fullALUInst/aluInst/un3_tmp_14[0]
CTOF_DEL    ---     0.452      R8C18B.B1 to      R8C18B.F1 coreInst/fullALUInst/aluInst/SLICE_920
ROUTE         6     1.154      R8C18B.F1 to      R8C22A.C0 coreInst/fullALUInst/aluInst/un3_tmp[5]
CTOF_DEL    ---     0.452      R8C22A.C0 to      R8C22A.F0 coreInst/fullALUInst/aluInst/SLICE_1273
ROUTE         1     0.610      R8C22A.F0 to      R8C22B.B1 coreInst/fullALUInst/aluInst/sex_2_1
CTOF_DEL    ---     0.452      R8C22B.B1 to      R8C22B.F1 coreInst/fullALUInst/aluInst/SLICE_1014
ROUTE         1     0.904      R8C22B.F1 to      R8C20C.B1 coreInst/fullALUInst/aluInst/sex_2_8
CTOF_DEL    ---     0.452      R8C20C.B1 to      R8C20C.F1 coreInst/fullALUInst/aluInst/SLICE_1045
ROUTE        16     1.235      R8C20C.F1 to      R7C21C.B0 coreInst/fullALUInst/aluInst/sex_2
CTOF_DEL    ---     0.452      R7C21C.B0 to      R7C21C.F0 coreInst/fullALUInst/aluInst/SLICE_1047
ROUTE         1     0.541      R7C21C.F0 to      R7C20B.D1 coreInst/fullALUInst/aluInst/N_246
CTOF_DEL    ---     0.452      R7C20B.D1 to      R7C20B.F1 coreInst/fullALUInst/aluInst/SLICE_1043
ROUTE         1     0.384      R7C20B.F1 to      R7C20B.C0 coreInst/fullALUInst/aluInst/N_262
CTOF_DEL    ---     0.452      R7C20B.C0 to      R7C20B.F0 coreInst/fullALUInst/aluInst/SLICE_1043
ROUTE         1     0.885      R7C20B.F0 to      R7C20D.B1 coreInst/fullALUInst/aluInst/RESULT_14_d[5]
CTOF_DEL    ---     0.452      R7C20D.B1 to      R7C20D.F1 coreInst/fullALUInst/aluInst/SLICE_1036
ROUTE         1     0.384      R7C20D.F1 to      R7C20D.C0 coreInst/fullALUInst/aluInst/N_278
CTOF_DEL    ---     0.452      R7C20D.C0 to      R7C20D.F0 coreInst/fullALUInst/aluInst/SLICE_1036
ROUTE         1     1.703      R7C20D.F0 to     R12C19A.A1 coreInst/fullALUInst/aluInst/N_294
CTOF_DEL    ---     0.452     R12C19A.A1 to     R12C19A.F1 coreInst/SLICE_984
ROUTE         6     1.652     R12C19A.F1 to     R14C15A.C0 coreInst.ALU_R[5]
CTOF_DEL    ---     0.452     R14C15A.C0 to     R14C15A.F0 boardInst/SLICE_930
ROUTE       131     1.636     R14C15A.F0 to     R17C14D.C0 N_102
CTOF_DEL    ---     0.452     R17C14D.C0 to     R17C14D.F0 mcuResourcesInst/memoryMapperInst/SLICE_953
ROUTE         5     1.254     R17C14D.F0 to     R16C13A.D1 mcuResourcesInst/CPU_DIN_0_o3_1_5_3[15]
CTOF_DEL    ---     0.452     R16C13A.D1 to     R16C13A.F1 mcuResourcesInst/memoryMapperInst/SLICE_949
ROUTE        16     1.770     R16C13A.F1 to     R18C18C.A1 mcuResourcesInst/memoryMapperInst/N_128
CTOF_DEL    ---     0.452     R18C18C.A1 to     R18C18C.F1 mcuResourcesInst/memoryMapperInst/SLICE_947
ROUTE        14     1.178     R18C18C.F1 to     R18C16C.A0 mcuResourcesInst.memoryMapperInst.GPIO_MAP
CTOF_DEL    ---     0.452     R18C16C.A0 to     R18C16C.F0 mcuResourcesInst/memoryMapperInst/SLICE_946
ROUTE         1     1.180     R18C16C.F0 to     R15C16A.B1 mcuResourcesInst/memoryMapperInst/N_68
CTOF_DEL    ---     0.452     R15C16A.B1 to     R15C16A.F1 SLICE_308
ROUTE         4     1.195     R15C16A.F1 to     R15C19B.B1 CPU_DIN[13]
CTOOFX_DEL  ---     0.661     R15C19B.B1 to   R15C19B.OFX0 SLICE_894
ROUTE         1     0.000   R15C19B.OFX0 to    R15C19A.FXA mcuResourcesInst/ROMInst/mem_3_1_1_0_f5a
FXTOOFX_DE  ---     0.223    R15C19A.FXA to   R15C19A.OFX1 mcuResourcesInst/UARTInst/SLICE_895
ROUTE         1     0.000   R15C19A.OFX1 to    R15C19B.FXB mcuResourcesInst/ROMInst/mem_3_1_1_f5b
FXTOOFX_DE  ---     0.223    R15C19B.FXB to   R15C19B.OFX1 SLICE_894
ROUTE         1     1.324   R15C19B.OFX1 to     R17C13C.A1 mcuResourcesInst/ROMInst/mdL0_14_3
CTOOFX_DEL  ---     0.661     R17C13C.A1 to   R17C13C.OFX0 mcuResourcesInst/ROMInst/mux_1/MUX21/SLICE_517
ROUTE         1     1.498   R17C13C.OFX0 to     R18C18D.C1 mcuResourcesInst/DIN_ROM[1]
CTOOFX_DEL  ---     0.661     R18C18D.C1 to   R18C18D.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[1]/SLICE_520
ROUTE         2     1.797   R18C18D.OFX0 to     R12C13D.A0 mcuResourcesInst.N_74
CTOF_DEL    ---     0.452     R12C13D.A0 to     R12C13D.F0 coreInst/SLICE_1259
ROUTE         1     1.324     R12C13D.F0 to     R11C10B.A0 coreInst/programCounterInst/DIN_m[1]
C0TOFCO_DE  ---     0.905     R11C10B.A0 to    R11C10B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R11C10B.FCO to    R11C10C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOF0_DE  ---     0.517    R11C10C.FCI to     R11C10C.F0 coreInst/programCounterInst/SLICE_70
ROUTE         4     1.705     R11C10C.F0 to     R10C11C.C1 coreInst/programCounterInst/PC_A_NEXT[3]
CTOF_DEL    ---     0.452     R10C11C.C1 to     R10C11C.F1 coreInst/programCounterInst/SLICE_1142
ROUTE         1     1.149     R10C11C.F1 to      R9C12D.A1 coreInst/programCounterInst/PC_A_3_6_i_i_N_2L1
CTOF_DEL    ---     0.452      R9C12D.A1 to      R9C12D.F1 coreInst/programCounterInst/SLICE_312
ROUTE         1     0.000      R9C12D.F1 to     R9C12D.DI1 coreInst/programCounterInst/PC_A_3_6_i_i[3] (to PIN_CLK_X1_c)
                  --------
                   58.826   (26.5% logic, 73.5% route), 33 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     2.351       C8.PADDI to    R15C16A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     2.351       C8.PADDI to     R9C12D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 24.384ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/fullALUInst/CC_ZERO  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[3]  (to PIN_CLK_X1_c +)

   Delay:              58.799ns  (26.8% logic, 73.2% route), 33 logic levels.

 Constraint Details:

     58.799ns physical path delay coreInst/fullALUInst/SLICE_331 to coreInst/programCounterInst/SLICE_312 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 83.183ns) by 24.384ns

 Physical Path Details:

      Data path coreInst/fullALUInst/SLICE_331 to coreInst/programCounterInst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C17C.CLK to     R14C17C.Q0 coreInst/fullALUInst/SLICE_331 (from PIN_CLK_X1_c)
ROUTE         1     1.338     R14C17C.Q0 to     R11C15B.A0 coreInst/CC_ZERO
CTOOFX_DEL  ---     0.661     R11C15B.A0 to   R11C15B.OFX0 coreInst/jumpGroupDecoderInst/CC_3/SLICE_529
ROUTE         4     2.150   R11C15B.OFX0 to     R12C16B.B1 coreInst/CC
CTOF_DEL    ---     0.452     R12C16B.B1 to     R12C16B.F1 coreInst/SLICE_1009
ROUTE        13     1.573     R12C16B.F1 to     R12C19B.C0 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R12C19B.C0 to     R12C19B.F0 coreInst/fullALUInst/muxB/SLICE_912
ROUTE        13     0.900     R12C19B.F0 to     R12C19B.B1 coreInst/ALUB_DATA_6_i_0[14]
CTOF_DEL    ---     0.452     R12C19B.B1 to     R12C19B.F1 coreInst/fullALUInst/muxB/SLICE_912
ROUTE        21     6.122     R12C19B.F1 to      R9C21C.D1 coreInst/N_6
CTOF_DEL    ---     0.452      R9C21C.D1 to      R9C21C.F1 coreInst/fullALUInst/aluInst/SLICE_1032
ROUTE        25     2.564      R9C21C.F1 to      R8C17A.A1 coreInst/fullALUInst/aluInst/un3_tmp_0_14_4
CTOF_DEL    ---     0.452      R8C17A.A1 to      R8C17A.F1 coreInst/fullALUInst/aluInst/SLICE_1087
ROUTE        10     1.198      R8C17A.F1 to      R8C19A.A1 coreInst/fullALUInst/aluInst/un3_tmp_14[0]
CTOF_DEL    ---     0.452      R8C19A.A1 to      R8C19A.F1 coreInst/fullALUInst/aluInst/SLICE_1044
ROUTE         8     1.862      R8C19A.F1 to      R8C20D.C1 coreInst/fullALUInst/aluInst/un3_tmp[0]
CTOF_DEL    ---     0.452      R8C20D.C1 to      R8C20D.F1 coreInst/fullALUInst/aluInst/SLICE_1285
ROUTE         1     0.678      R8C20D.F1 to      R9C20D.C0 coreInst/fullALUInst/aluInst/sex_2_4
CTOF_DEL    ---     0.452      R9C20D.C0 to      R9C20D.F0 coreInst/fullALUInst/aluInst/SLICE_1058
ROUTE         1     0.851      R9C20D.F0 to      R8C20C.A1 coreInst/fullALUInst/aluInst/sex_2_10
CTOF_DEL    ---     0.452      R8C20C.A1 to      R8C20C.F1 coreInst/fullALUInst/aluInst/SLICE_1045
ROUTE        16     1.235      R8C20C.F1 to      R7C21C.B0 coreInst/fullALUInst/aluInst/sex_2
CTOF_DEL    ---     0.452      R7C21C.B0 to      R7C21C.F0 coreInst/fullALUInst/aluInst/SLICE_1047
ROUTE         1     0.541      R7C21C.F0 to      R7C20B.D1 coreInst/fullALUInst/aluInst/N_246
CTOF_DEL    ---     0.452      R7C20B.D1 to      R7C20B.F1 coreInst/fullALUInst/aluInst/SLICE_1043
ROUTE         1     0.384      R7C20B.F1 to      R7C20B.C0 coreInst/fullALUInst/aluInst/N_262
CTOF_DEL    ---     0.452      R7C20B.C0 to      R7C20B.F0 coreInst/fullALUInst/aluInst/SLICE_1043
ROUTE         1     0.885      R7C20B.F0 to      R7C20D.B1 coreInst/fullALUInst/aluInst/RESULT_14_d[5]
CTOF_DEL    ---     0.452      R7C20D.B1 to      R7C20D.F1 coreInst/fullALUInst/aluInst/SLICE_1036
ROUTE         1     0.384      R7C20D.F1 to      R7C20D.C0 coreInst/fullALUInst/aluInst/N_278
CTOF_DEL    ---     0.452      R7C20D.C0 to      R7C20D.F0 coreInst/fullALUInst/aluInst/SLICE_1036
ROUTE         1     1.703      R7C20D.F0 to     R12C19A.A1 coreInst/fullALUInst/aluInst/N_294
CTOF_DEL    ---     0.452     R12C19A.A1 to     R12C19A.F1 coreInst/SLICE_984
ROUTE         6     1.652     R12C19A.F1 to     R14C15A.C0 coreInst.ALU_R[5]
CTOF_DEL    ---     0.452     R14C15A.C0 to     R14C15A.F0 boardInst/SLICE_930
ROUTE       131     1.636     R14C15A.F0 to     R17C14D.C0 N_102
CTOF_DEL    ---     0.452     R17C14D.C0 to     R17C14D.F0 mcuResourcesInst/memoryMapperInst/SLICE_953
ROUTE         5     1.254     R17C14D.F0 to     R16C13A.D1 mcuResourcesInst/CPU_DIN_0_o3_1_5_3[15]
CTOF_DEL    ---     0.452     R16C13A.D1 to     R16C13A.F1 mcuResourcesInst/memoryMapperInst/SLICE_949
ROUTE        16     1.770     R16C13A.F1 to     R18C18C.A1 mcuResourcesInst/memoryMapperInst/N_128
CTOF_DEL    ---     0.452     R18C18C.A1 to     R18C18C.F1 mcuResourcesInst/memoryMapperInst/SLICE_947
ROUTE        14     1.178     R18C18C.F1 to     R18C16C.A0 mcuResourcesInst.memoryMapperInst.GPIO_MAP
CTOF_DEL    ---     0.452     R18C16C.A0 to     R18C16C.F0 mcuResourcesInst/memoryMapperInst/SLICE_946
ROUTE         1     1.180     R18C16C.F0 to     R15C16A.B1 mcuResourcesInst/memoryMapperInst/N_68
CTOF_DEL    ---     0.452     R15C16A.B1 to     R15C16A.F1 SLICE_308
ROUTE         4     1.195     R15C16A.F1 to     R15C19B.B1 CPU_DIN[13]
CTOOFX_DEL  ---     0.661     R15C19B.B1 to   R15C19B.OFX0 SLICE_894
ROUTE         1     0.000   R15C19B.OFX0 to    R15C19A.FXA mcuResourcesInst/ROMInst/mem_3_1_1_0_f5a
FXTOOFX_DE  ---     0.223    R15C19A.FXA to   R15C19A.OFX1 mcuResourcesInst/UARTInst/SLICE_895
ROUTE         1     0.000   R15C19A.OFX1 to    R15C19B.FXB mcuResourcesInst/ROMInst/mem_3_1_1_f5b
FXTOOFX_DE  ---     0.223    R15C19B.FXB to   R15C19B.OFX1 SLICE_894
ROUTE         1     1.324   R15C19B.OFX1 to     R17C13C.A1 mcuResourcesInst/ROMInst/mdL0_14_3
CTOOFX_DEL  ---     0.661     R17C13C.A1 to   R17C13C.OFX0 mcuResourcesInst/ROMInst/mux_1/MUX21/SLICE_517
ROUTE         1     1.498   R17C13C.OFX0 to     R18C18D.C1 mcuResourcesInst/DIN_ROM[1]
CTOOFX_DEL  ---     0.661     R18C18D.C1 to   R18C18D.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[1]/SLICE_520
ROUTE         2     1.797   R18C18D.OFX0 to     R12C13D.A0 mcuResourcesInst.N_74
CTOF_DEL    ---     0.452     R12C13D.A0 to     R12C13D.F0 coreInst/SLICE_1259
ROUTE         1     1.324     R12C13D.F0 to     R11C10B.A0 coreInst/programCounterInst/DIN_m[1]
C0TOFCO_DE  ---     0.905     R11C10B.A0 to    R11C10B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R11C10B.FCO to    R11C10C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOF0_DE  ---     0.517    R11C10C.FCI to     R11C10C.F0 coreInst/programCounterInst/SLICE_70
ROUTE         4     1.705     R11C10C.F0 to     R10C11C.C1 coreInst/programCounterInst/PC_A_NEXT[3]
CTOF_DEL    ---     0.452     R10C11C.C1 to     R10C11C.F1 coreInst/programCounterInst/SLICE_1142
ROUTE         1     1.149     R10C11C.F1 to      R9C12D.A1 coreInst/programCounterInst/PC_A_3_6_i_i_N_2L1
CTOF_DEL    ---     0.452      R9C12D.A1 to      R9C12D.F1 coreInst/programCounterInst/SLICE_312
ROUTE         1     0.000      R9C12D.F1 to     R9C12D.DI1 coreInst/programCounterInst/PC_A_3_6_i_i[3] (to PIN_CLK_X1_c)
                  --------
                   58.799   (26.8% logic, 73.2% route), 33 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/fullALUInst/SLICE_331:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     2.351       C8.PADDI to    R14C17C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     2.351       C8.PADDI to     R9C12D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 24.422ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[8]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[3]  (to PIN_CLK_X1_c +)

   Delay:              58.761ns  (26.5% logic, 73.5% route), 33 logic levels.

 Constraint Details:

     58.761ns physical path delay SLICE_340 to coreInst/programCounterInst/SLICE_312 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 83.183ns) by 24.422ns

 Physical Path Details:

      Data path SLICE_340 to coreInst/programCounterInst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C13D.CLK to     R16C13D.Q0 SLICE_340 (from PIN_CLK_X1_c)
ROUTE        21     2.925     R16C13D.Q0 to     R12C14C.B1 coreInst/INSTRUCTION[8]
CTOF_DEL    ---     0.452     R12C14C.B1 to     R12C14C.F1 coreInst/SLICE_1197
ROUTE         1     0.873     R12C14C.F1 to     R12C16B.A1 coreInst/instructionPhaseDecoderInst/JMP_ALUB_SRCX_m_1_mb_mb_mb_1[0]
CTOF_DEL    ---     0.452     R12C16B.A1 to     R12C16B.F1 coreInst/SLICE_1009
ROUTE        13     1.573     R12C16B.F1 to     R12C19C.C1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R12C19C.C1 to     R12C19C.F1 coreInst/fullALUInst/muxB/SLICE_911
ROUTE        19     0.688     R12C19C.F1 to     R12C19B.C1 coreInst/fullALUInst/ALUB_DATA_6_i_o5[15]
CTOF_DEL    ---     0.452     R12C19B.C1 to     R12C19B.F1 coreInst/fullALUInst/muxB/SLICE_912
ROUTE        21     6.122     R12C19B.F1 to      R9C21C.D1 coreInst/N_6
CTOF_DEL    ---     0.452      R9C21C.D1 to      R9C21C.F1 coreInst/fullALUInst/aluInst/SLICE_1032
ROUTE        25     2.564      R9C21C.F1 to      R8C17A.A1 coreInst/fullALUInst/aluInst/un3_tmp_0_14_4
CTOF_DEL    ---     0.452      R8C17A.A1 to      R8C17A.F1 coreInst/fullALUInst/aluInst/SLICE_1087
ROUTE        10     1.994      R8C17A.F1 to      R8C18B.B1 coreInst/fullALUInst/aluInst/un3_tmp_14[0]
CTOF_DEL    ---     0.452      R8C18B.B1 to      R8C18B.F1 coreInst/fullALUInst/aluInst/SLICE_920
ROUTE         6     1.154      R8C18B.F1 to      R8C22A.C0 coreInst/fullALUInst/aluInst/un3_tmp[5]
CTOF_DEL    ---     0.452      R8C22A.C0 to      R8C22A.F0 coreInst/fullALUInst/aluInst/SLICE_1273
ROUTE         1     0.610      R8C22A.F0 to      R8C22B.B1 coreInst/fullALUInst/aluInst/sex_2_1
CTOF_DEL    ---     0.452      R8C22B.B1 to      R8C22B.F1 coreInst/fullALUInst/aluInst/SLICE_1014
ROUTE         1     0.904      R8C22B.F1 to      R8C20C.B1 coreInst/fullALUInst/aluInst/sex_2_8
CTOF_DEL    ---     0.452      R8C20C.B1 to      R8C20C.F1 coreInst/fullALUInst/aluInst/SLICE_1045
ROUTE        16     1.235      R8C20C.F1 to      R7C21C.B0 coreInst/fullALUInst/aluInst/sex_2
CTOF_DEL    ---     0.452      R7C21C.B0 to      R7C21C.F0 coreInst/fullALUInst/aluInst/SLICE_1047
ROUTE         1     0.541      R7C21C.F0 to      R7C20B.D1 coreInst/fullALUInst/aluInst/N_246
CTOF_DEL    ---     0.452      R7C20B.D1 to      R7C20B.F1 coreInst/fullALUInst/aluInst/SLICE_1043
ROUTE         1     0.384      R7C20B.F1 to      R7C20B.C0 coreInst/fullALUInst/aluInst/N_262
CTOF_DEL    ---     0.452      R7C20B.C0 to      R7C20B.F0 coreInst/fullALUInst/aluInst/SLICE_1043
ROUTE         1     0.885      R7C20B.F0 to      R7C20D.B1 coreInst/fullALUInst/aluInst/RESULT_14_d[5]
CTOF_DEL    ---     0.452      R7C20D.B1 to      R7C20D.F1 coreInst/fullALUInst/aluInst/SLICE_1036
ROUTE         1     0.384      R7C20D.F1 to      R7C20D.C0 coreInst/fullALUInst/aluInst/N_278
CTOF_DEL    ---     0.452      R7C20D.C0 to      R7C20D.F0 coreInst/fullALUInst/aluInst/SLICE_1036
ROUTE         1     1.703      R7C20D.F0 to     R12C19A.A1 coreInst/fullALUInst/aluInst/N_294
CTOF_DEL    ---     0.452     R12C19A.A1 to     R12C19A.F1 coreInst/SLICE_984
ROUTE         6     1.652     R12C19A.F1 to     R14C15A.C0 coreInst.ALU_R[5]
CTOF_DEL    ---     0.452     R14C15A.C0 to     R14C15A.F0 boardInst/SLICE_930
ROUTE       131     1.636     R14C15A.F0 to     R17C14D.C0 N_102
CTOF_DEL    ---     0.452     R17C14D.C0 to     R17C14D.F0 mcuResourcesInst/memoryMapperInst/SLICE_953
ROUTE         5     1.254     R17C14D.F0 to     R16C13A.D1 mcuResourcesInst/CPU_DIN_0_o3_1_5_3[15]
CTOF_DEL    ---     0.452     R16C13A.D1 to     R16C13A.F1 mcuResourcesInst/memoryMapperInst/SLICE_949
ROUTE        16     1.770     R16C13A.F1 to     R18C18C.A1 mcuResourcesInst/memoryMapperInst/N_128
CTOF_DEL    ---     0.452     R18C18C.A1 to     R18C18C.F1 mcuResourcesInst/memoryMapperInst/SLICE_947
ROUTE        14     1.178     R18C18C.F1 to     R18C16C.A0 mcuResourcesInst.memoryMapperInst.GPIO_MAP
CTOF_DEL    ---     0.452     R18C16C.A0 to     R18C16C.F0 mcuResourcesInst/memoryMapperInst/SLICE_946
ROUTE         1     1.180     R18C16C.F0 to     R15C16A.B1 mcuResourcesInst/memoryMapperInst/N_68
CTOF_DEL    ---     0.452     R15C16A.B1 to     R15C16A.F1 SLICE_308
ROUTE         4     1.195     R15C16A.F1 to     R15C19B.B1 CPU_DIN[13]
CTOOFX_DEL  ---     0.661     R15C19B.B1 to   R15C19B.OFX0 SLICE_894
ROUTE         1     0.000   R15C19B.OFX0 to    R15C19A.FXA mcuResourcesInst/ROMInst/mem_3_1_1_0_f5a
FXTOOFX_DE  ---     0.223    R15C19A.FXA to   R15C19A.OFX1 mcuResourcesInst/UARTInst/SLICE_895
ROUTE         1     0.000   R15C19A.OFX1 to    R15C19B.FXB mcuResourcesInst/ROMInst/mem_3_1_1_f5b
FXTOOFX_DE  ---     0.223    R15C19B.FXB to   R15C19B.OFX1 SLICE_894
ROUTE         1     1.324   R15C19B.OFX1 to     R17C13C.A1 mcuResourcesInst/ROMInst/mdL0_14_3
CTOOFX_DEL  ---     0.661     R17C13C.A1 to   R17C13C.OFX0 mcuResourcesInst/ROMInst/mux_1/MUX21/SLICE_517
ROUTE         1     1.498   R17C13C.OFX0 to     R18C18D.C1 mcuResourcesInst/DIN_ROM[1]
CTOOFX_DEL  ---     0.661     R18C18D.C1 to   R18C18D.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[1]/SLICE_520
ROUTE         2     1.797   R18C18D.OFX0 to     R12C13D.A0 mcuResourcesInst.N_74
CTOF_DEL    ---     0.452     R12C13D.A0 to     R12C13D.F0 coreInst/SLICE_1259
ROUTE         1     1.324     R12C13D.F0 to     R11C10B.A0 coreInst/programCounterInst/DIN_m[1]
C0TOFCO_DE  ---     0.905     R11C10B.A0 to    R11C10B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R11C10B.FCO to    R11C10C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOF0_DE  ---     0.517    R11C10C.FCI to     R11C10C.F0 coreInst/programCounterInst/SLICE_70
ROUTE         4     1.705     R11C10C.F0 to     R10C11C.C1 coreInst/programCounterInst/PC_A_NEXT[3]
CTOF_DEL    ---     0.452     R10C11C.C1 to     R10C11C.F1 coreInst/programCounterInst/SLICE_1142
ROUTE         1     1.149     R10C11C.F1 to      R9C12D.A1 coreInst/programCounterInst/PC_A_3_6_i_i_N_2L1
CTOF_DEL    ---     0.452      R9C12D.A1 to      R9C12D.F1 coreInst/programCounterInst/SLICE_312
ROUTE         1     0.000      R9C12D.F1 to     R9C12D.DI1 coreInst/programCounterInst/PC_A_3_6_i_i[3] (to PIN_CLK_X1_c)
                  --------
                   58.761   (26.5% logic, 73.5% route), 33 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_340:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     2.351       C8.PADDI to    R16C13D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     2.351       C8.PADDI to     R9C12D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 24.430ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[13]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[3]  (to PIN_CLK_X1_c +)

   Delay:              58.753ns  (26.5% logic, 73.5% route), 33 logic levels.

 Constraint Details:

     58.753ns physical path delay SLICE_308 to coreInst/programCounterInst/SLICE_312 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 83.183ns) by 24.430ns

 Physical Path Details:

      Data path SLICE_308 to coreInst/programCounterInst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C16A.CLK to     R15C16A.Q1 SLICE_308 (from PIN_CLK_X1_c)
ROUTE        37     2.623     R15C16A.Q1 to     R10C16D.B1 coreInst.ALU_ALU_OPX[3]
CTOF_DEL    ---     0.452     R10C16D.B1 to     R10C16D.F1 coreInst/SLICE_1267
ROUTE         1     1.028     R10C16D.F1 to     R12C16B.C1 coreInst/instructionPhaseDecoderInst/JMP_ALUB_SRCX_m_1_mb_mb_mb_1_0[0]
CTOF_DEL    ---     0.452     R12C16B.C1 to     R12C16B.F1 coreInst/SLICE_1009
ROUTE        13     1.573     R12C16B.F1 to     R12C19B.C0 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R12C19B.C0 to     R12C19B.F0 coreInst/fullALUInst/muxB/SLICE_912
ROUTE        13     0.900     R12C19B.F0 to     R12C19B.B1 coreInst/ALUB_DATA_6_i_0[14]
CTOF_DEL    ---     0.452     R12C19B.B1 to     R12C19B.F1 coreInst/fullALUInst/muxB/SLICE_912
ROUTE        21     6.122     R12C19B.F1 to      R9C21C.D1 coreInst/N_6
CTOF_DEL    ---     0.452      R9C21C.D1 to      R9C21C.F1 coreInst/fullALUInst/aluInst/SLICE_1032
ROUTE        25     2.564      R9C21C.F1 to      R8C17A.A1 coreInst/fullALUInst/aluInst/un3_tmp_0_14_4
CTOF_DEL    ---     0.452      R8C17A.A1 to      R8C17A.F1 coreInst/fullALUInst/aluInst/SLICE_1087
ROUTE        10     1.198      R8C17A.F1 to      R8C19A.A1 coreInst/fullALUInst/aluInst/un3_tmp_14[0]
CTOF_DEL    ---     0.452      R8C19A.A1 to      R8C19A.F1 coreInst/fullALUInst/aluInst/SLICE_1044
ROUTE         8     1.862      R8C19A.F1 to      R8C20D.C1 coreInst/fullALUInst/aluInst/un3_tmp[0]
CTOF_DEL    ---     0.452      R8C20D.C1 to      R8C20D.F1 coreInst/fullALUInst/aluInst/SLICE_1285
ROUTE         1     0.678      R8C20D.F1 to      R9C20D.C0 coreInst/fullALUInst/aluInst/sex_2_4
CTOF_DEL    ---     0.452      R9C20D.C0 to      R9C20D.F0 coreInst/fullALUInst/aluInst/SLICE_1058
ROUTE         1     0.851      R9C20D.F0 to      R8C20C.A1 coreInst/fullALUInst/aluInst/sex_2_10
CTOF_DEL    ---     0.452      R8C20C.A1 to      R8C20C.F1 coreInst/fullALUInst/aluInst/SLICE_1045
ROUTE        16     1.235      R8C20C.F1 to      R7C21C.B0 coreInst/fullALUInst/aluInst/sex_2
CTOF_DEL    ---     0.452      R7C21C.B0 to      R7C21C.F0 coreInst/fullALUInst/aluInst/SLICE_1047
ROUTE         1     0.541      R7C21C.F0 to      R7C20B.D1 coreInst/fullALUInst/aluInst/N_246
CTOF_DEL    ---     0.452      R7C20B.D1 to      R7C20B.F1 coreInst/fullALUInst/aluInst/SLICE_1043
ROUTE         1     0.384      R7C20B.F1 to      R7C20B.C0 coreInst/fullALUInst/aluInst/N_262
CTOF_DEL    ---     0.452      R7C20B.C0 to      R7C20B.F0 coreInst/fullALUInst/aluInst/SLICE_1043
ROUTE         1     0.885      R7C20B.F0 to      R7C20D.B1 coreInst/fullALUInst/aluInst/RESULT_14_d[5]
CTOF_DEL    ---     0.452      R7C20D.B1 to      R7C20D.F1 coreInst/fullALUInst/aluInst/SLICE_1036
ROUTE         1     0.384      R7C20D.F1 to      R7C20D.C0 coreInst/fullALUInst/aluInst/N_278
CTOF_DEL    ---     0.452      R7C20D.C0 to      R7C20D.F0 coreInst/fullALUInst/aluInst/SLICE_1036
ROUTE         1     1.703      R7C20D.F0 to     R12C19A.A1 coreInst/fullALUInst/aluInst/N_294
CTOF_DEL    ---     0.452     R12C19A.A1 to     R12C19A.F1 coreInst/SLICE_984
ROUTE         6     1.652     R12C19A.F1 to     R14C15A.C0 coreInst.ALU_R[5]
CTOF_DEL    ---     0.452     R14C15A.C0 to     R14C15A.F0 boardInst/SLICE_930
ROUTE       131     1.636     R14C15A.F0 to     R17C14D.C0 N_102
CTOF_DEL    ---     0.452     R17C14D.C0 to     R17C14D.F0 mcuResourcesInst/memoryMapperInst/SLICE_953
ROUTE         5     1.254     R17C14D.F0 to     R16C13A.D1 mcuResourcesInst/CPU_DIN_0_o3_1_5_3[15]
CTOF_DEL    ---     0.452     R16C13A.D1 to     R16C13A.F1 mcuResourcesInst/memoryMapperInst/SLICE_949
ROUTE        16     1.770     R16C13A.F1 to     R18C18C.A1 mcuResourcesInst/memoryMapperInst/N_128
CTOF_DEL    ---     0.452     R18C18C.A1 to     R18C18C.F1 mcuResourcesInst/memoryMapperInst/SLICE_947
ROUTE        14     1.178     R18C18C.F1 to     R18C16C.A0 mcuResourcesInst.memoryMapperInst.GPIO_MAP
CTOF_DEL    ---     0.452     R18C16C.A0 to     R18C16C.F0 mcuResourcesInst/memoryMapperInst/SLICE_946
ROUTE         1     1.180     R18C16C.F0 to     R15C16A.B1 mcuResourcesInst/memoryMapperInst/N_68
CTOF_DEL    ---     0.452     R15C16A.B1 to     R15C16A.F1 SLICE_308
ROUTE         4     1.195     R15C16A.F1 to     R15C19B.B1 CPU_DIN[13]
CTOOFX_DEL  ---     0.661     R15C19B.B1 to   R15C19B.OFX0 SLICE_894
ROUTE         1     0.000   R15C19B.OFX0 to    R15C19A.FXA mcuResourcesInst/ROMInst/mem_3_1_1_0_f5a
FXTOOFX_DE  ---     0.223    R15C19A.FXA to   R15C19A.OFX1 mcuResourcesInst/UARTInst/SLICE_895
ROUTE         1     0.000   R15C19A.OFX1 to    R15C19B.FXB mcuResourcesInst/ROMInst/mem_3_1_1_f5b
FXTOOFX_DE  ---     0.223    R15C19B.FXB to   R15C19B.OFX1 SLICE_894
ROUTE         1     1.324   R15C19B.OFX1 to     R17C13C.A1 mcuResourcesInst/ROMInst/mdL0_14_3
CTOOFX_DEL  ---     0.661     R17C13C.A1 to   R17C13C.OFX0 mcuResourcesInst/ROMInst/mux_1/MUX21/SLICE_517
ROUTE         1     1.498   R17C13C.OFX0 to     R18C18D.C1 mcuResourcesInst/DIN_ROM[1]
CTOOFX_DEL  ---     0.661     R18C18D.C1 to   R18C18D.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[1]/SLICE_520
ROUTE         2     1.797   R18C18D.OFX0 to     R12C13D.A0 mcuResourcesInst.N_74
CTOF_DEL    ---     0.452     R12C13D.A0 to     R12C13D.F0 coreInst/SLICE_1259
ROUTE         1     1.324     R12C13D.F0 to     R11C10B.A0 coreInst/programCounterInst/DIN_m[1]
C0TOFCO_DE  ---     0.905     R11C10B.A0 to    R11C10B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R11C10B.FCO to    R11C10C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOF0_DE  ---     0.517    R11C10C.FCI to     R11C10C.F0 coreInst/programCounterInst/SLICE_70
ROUTE         4     1.705     R11C10C.F0 to     R10C11C.C1 coreInst/programCounterInst/PC_A_NEXT[3]
CTOF_DEL    ---     0.452     R10C11C.C1 to     R10C11C.F1 coreInst/programCounterInst/SLICE_1142
ROUTE         1     1.149     R10C11C.F1 to      R9C12D.A1 coreInst/programCounterInst/PC_A_3_6_i_i_N_2L1
CTOF_DEL    ---     0.452      R9C12D.A1 to      R9C12D.F1 coreInst/programCounterInst/SLICE_312
ROUTE         1     0.000      R9C12D.F1 to     R9C12D.DI1 coreInst/programCounterInst/PC_A_3_6_i_i[3] (to PIN_CLK_X1_c)
                  --------
                   58.753   (26.5% logic, 73.5% route), 33 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     2.351       C8.PADDI to    R15C16A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     2.351       C8.PADDI to     R9C12D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 24.434ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[8]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[3]  (to PIN_CLK_X1_c +)

   Delay:              58.749ns  (26.6% logic, 73.4% route), 33 logic levels.

 Constraint Details:

     58.749ns physical path delay SLICE_340 to coreInst/programCounterInst/SLICE_312 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 83.183ns) by 24.434ns

 Physical Path Details:

      Data path SLICE_340 to coreInst/programCounterInst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C13D.CLK to     R16C13D.Q0 SLICE_340 (from PIN_CLK_X1_c)
ROUTE        21     2.925     R16C13D.Q0 to     R12C14C.B1 coreInst/INSTRUCTION[8]
CTOF_DEL    ---     0.452     R12C14C.B1 to     R12C14C.F1 coreInst/SLICE_1197
ROUTE         1     0.873     R12C14C.F1 to     R12C16B.A1 coreInst/instructionPhaseDecoderInst/JMP_ALUB_SRCX_m_1_mb_mb_mb_1[0]
CTOF_DEL    ---     0.452     R12C16B.A1 to     R12C16B.F1 coreInst/SLICE_1009
ROUTE        13     1.573     R12C16B.F1 to     R12C19B.C0 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R12C19B.C0 to     R12C19B.F0 coreInst/fullALUInst/muxB/SLICE_912
ROUTE        13     0.900     R12C19B.F0 to     R12C19B.B1 coreInst/ALUB_DATA_6_i_0[14]
CTOF_DEL    ---     0.452     R12C19B.B1 to     R12C19B.F1 coreInst/fullALUInst/muxB/SLICE_912
ROUTE        21     6.122     R12C19B.F1 to      R9C21C.D1 coreInst/N_6
CTOF_DEL    ---     0.452      R9C21C.D1 to      R9C21C.F1 coreInst/fullALUInst/aluInst/SLICE_1032
ROUTE        25     2.564      R9C21C.F1 to      R8C17A.A1 coreInst/fullALUInst/aluInst/un3_tmp_0_14_4
CTOF_DEL    ---     0.452      R8C17A.A1 to      R8C17A.F1 coreInst/fullALUInst/aluInst/SLICE_1087
ROUTE        10     1.994      R8C17A.F1 to      R8C18B.B1 coreInst/fullALUInst/aluInst/un3_tmp_14[0]
CTOF_DEL    ---     0.452      R8C18B.B1 to      R8C18B.F1 coreInst/fullALUInst/aluInst/SLICE_920
ROUTE         6     1.154      R8C18B.F1 to      R8C22A.C0 coreInst/fullALUInst/aluInst/un3_tmp[5]
CTOF_DEL    ---     0.452      R8C22A.C0 to      R8C22A.F0 coreInst/fullALUInst/aluInst/SLICE_1273
ROUTE         1     0.610      R8C22A.F0 to      R8C22B.B1 coreInst/fullALUInst/aluInst/sex_2_1
CTOF_DEL    ---     0.452      R8C22B.B1 to      R8C22B.F1 coreInst/fullALUInst/aluInst/SLICE_1014
ROUTE         1     0.904      R8C22B.F1 to      R8C20C.B1 coreInst/fullALUInst/aluInst/sex_2_8
CTOF_DEL    ---     0.452      R8C20C.B1 to      R8C20C.F1 coreInst/fullALUInst/aluInst/SLICE_1045
ROUTE        16     1.235      R8C20C.F1 to      R7C21C.B0 coreInst/fullALUInst/aluInst/sex_2
CTOF_DEL    ---     0.452      R7C21C.B0 to      R7C21C.F0 coreInst/fullALUInst/aluInst/SLICE_1047
ROUTE         1     0.541      R7C21C.F0 to      R7C20B.D1 coreInst/fullALUInst/aluInst/N_246
CTOF_DEL    ---     0.452      R7C20B.D1 to      R7C20B.F1 coreInst/fullALUInst/aluInst/SLICE_1043
ROUTE         1     0.384      R7C20B.F1 to      R7C20B.C0 coreInst/fullALUInst/aluInst/N_262
CTOF_DEL    ---     0.452      R7C20B.C0 to      R7C20B.F0 coreInst/fullALUInst/aluInst/SLICE_1043
ROUTE         1     0.885      R7C20B.F0 to      R7C20D.B1 coreInst/fullALUInst/aluInst/RESULT_14_d[5]
CTOF_DEL    ---     0.452      R7C20D.B1 to      R7C20D.F1 coreInst/fullALUInst/aluInst/SLICE_1036
ROUTE         1     0.384      R7C20D.F1 to      R7C20D.C0 coreInst/fullALUInst/aluInst/N_278
CTOF_DEL    ---     0.452      R7C20D.C0 to      R7C20D.F0 coreInst/fullALUInst/aluInst/SLICE_1036
ROUTE         1     1.703      R7C20D.F0 to     R12C19A.A1 coreInst/fullALUInst/aluInst/N_294
CTOF_DEL    ---     0.452     R12C19A.A1 to     R12C19A.F1 coreInst/SLICE_984
ROUTE         6     1.652     R12C19A.F1 to     R14C15A.C0 coreInst.ALU_R[5]
CTOF_DEL    ---     0.452     R14C15A.C0 to     R14C15A.F0 boardInst/SLICE_930
ROUTE       131     3.468     R14C15A.F0 to     R17C30C.M1 N_102
MTOOFX_DEL  ---     0.345     R17C30C.M1 to   R17C30C.OFX1 mcuResourcesInst/ROMInst/SLICE_819
ROUTE         1     0.000   R17C30C.OFX1 to    R17C30B.FXA mcuResourcesInst/ROMInst/mem_2_5_0_f5a
FXTOOFX_DE  ---     0.223    R17C30B.FXA to   R17C30B.OFX1 mcuResourcesInst/ROMInst/SLICE_820
ROUTE         1     1.028   R17C30B.OFX1 to     R18C30C.C1 mcuResourcesInst/ROMInst/mdL0_10_2
CTOOFX_DEL  ---     0.661     R18C30C.C1 to   R18C30C.OFX0 mcuResourcesInst/ROMInst/mux_5/MUX21/SLICE_513
ROUTE         1     1.766   R18C30C.OFX0 to     R18C17C.A1 mcuResourcesInst/DIN_ROM[5]
CTOF_DEL    ---     0.452     R18C17C.A1 to     R18C17C.F1 mcuResourcesInst/memoryMapperInst/SLICE_1255
ROUTE         1     0.656     R18C17C.F1 to     R17C17D.C0 mcuResourcesInst/memoryMapperInst/N_43
CTOOFX_DEL  ---     0.661     R17C17D.C0 to   R17C17D.OFX0 SLICE_321
ROUTE         4     0.989   R17C17D.OFX0 to     R15C19B.D1 CPU_DIN[5]
CTOOFX_DEL  ---     0.661     R15C19B.D1 to   R15C19B.OFX0 SLICE_894
ROUTE         1     0.000   R15C19B.OFX0 to    R15C19A.FXA mcuResourcesInst/ROMInst/mem_3_1_1_0_f5a
FXTOOFX_DE  ---     0.223    R15C19A.FXA to   R15C19A.OFX1 mcuResourcesInst/UARTInst/SLICE_895
ROUTE         1     0.000   R15C19A.OFX1 to    R15C19B.FXB mcuResourcesInst/ROMInst/mem_3_1_1_f5b
FXTOOFX_DE  ---     0.223    R15C19B.FXB to   R15C19B.OFX1 SLICE_894
ROUTE         1     1.324   R15C19B.OFX1 to     R17C13C.A1 mcuResourcesInst/ROMInst/mdL0_14_3
CTOOFX_DEL  ---     0.661     R17C13C.A1 to   R17C13C.OFX0 mcuResourcesInst/ROMInst/mux_1/MUX21/SLICE_517
ROUTE         1     1.498   R17C13C.OFX0 to     R18C18D.C1 mcuResourcesInst/DIN_ROM[1]
CTOOFX_DEL  ---     0.661     R18C18D.C1 to   R18C18D.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[1]/SLICE_520
ROUTE         2     1.797   R18C18D.OFX0 to     R12C13D.A0 mcuResourcesInst.N_74
CTOF_DEL    ---     0.452     R12C13D.A0 to     R12C13D.F0 coreInst/SLICE_1259
ROUTE         1     1.324     R12C13D.F0 to     R11C10B.A0 coreInst/programCounterInst/DIN_m[1]
C0TOFCO_DE  ---     0.905     R11C10B.A0 to    R11C10B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R11C10B.FCO to    R11C10C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOF0_DE  ---     0.517    R11C10C.FCI to     R11C10C.F0 coreInst/programCounterInst/SLICE_70
ROUTE         4     1.705     R11C10C.F0 to     R10C11C.C1 coreInst/programCounterInst/PC_A_NEXT[3]
CTOF_DEL    ---     0.452     R10C11C.C1 to     R10C11C.F1 coreInst/programCounterInst/SLICE_1142
ROUTE         1     1.149     R10C11C.F1 to      R9C12D.A1 coreInst/programCounterInst/PC_A_3_6_i_i_N_2L1
CTOF_DEL    ---     0.452      R9C12D.A1 to      R9C12D.F1 coreInst/programCounterInst/SLICE_312
ROUTE         1     0.000      R9C12D.F1 to     R9C12D.DI1 coreInst/programCounterInst/PC_A_3_6_i_i[3] (to PIN_CLK_X1_c)
                  --------
                   58.749   (26.6% logic, 73.4% route), 33 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_340:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     2.351       C8.PADDI to    R16C13D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     2.351       C8.PADDI to     R9C12D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 24.434ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[8]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[3]  (to PIN_CLK_X1_c +)

   Delay:              58.749ns  (26.6% logic, 73.4% route), 33 logic levels.

 Constraint Details:

     58.749ns physical path delay SLICE_340 to coreInst/programCounterInst/SLICE_312 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 83.183ns) by 24.434ns

 Physical Path Details:

      Data path SLICE_340 to coreInst/programCounterInst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C13D.CLK to     R16C13D.Q0 SLICE_340 (from PIN_CLK_X1_c)
ROUTE        21     2.925     R16C13D.Q0 to     R12C14C.B1 coreInst/INSTRUCTION[8]
CTOF_DEL    ---     0.452     R12C14C.B1 to     R12C14C.F1 coreInst/SLICE_1197
ROUTE         1     0.873     R12C14C.F1 to     R12C16B.A1 coreInst/instructionPhaseDecoderInst/JMP_ALUB_SRCX_m_1_mb_mb_mb_1[0]
CTOF_DEL    ---     0.452     R12C16B.A1 to     R12C16B.F1 coreInst/SLICE_1009
ROUTE        13     1.573     R12C16B.F1 to     R12C19B.C0 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R12C19B.C0 to     R12C19B.F0 coreInst/fullALUInst/muxB/SLICE_912
ROUTE        13     0.900     R12C19B.F0 to     R12C19B.B1 coreInst/ALUB_DATA_6_i_0[14]
CTOF_DEL    ---     0.452     R12C19B.B1 to     R12C19B.F1 coreInst/fullALUInst/muxB/SLICE_912
ROUTE        21     6.122     R12C19B.F1 to      R9C21C.D1 coreInst/N_6
CTOF_DEL    ---     0.452      R9C21C.D1 to      R9C21C.F1 coreInst/fullALUInst/aluInst/SLICE_1032
ROUTE        25     2.564      R9C21C.F1 to      R8C17A.A1 coreInst/fullALUInst/aluInst/un3_tmp_0_14_4
CTOF_DEL    ---     0.452      R8C17A.A1 to      R8C17A.F1 coreInst/fullALUInst/aluInst/SLICE_1087
ROUTE        10     1.994      R8C17A.F1 to      R8C18B.B1 coreInst/fullALUInst/aluInst/un3_tmp_14[0]
CTOF_DEL    ---     0.452      R8C18B.B1 to      R8C18B.F1 coreInst/fullALUInst/aluInst/SLICE_920
ROUTE         6     1.154      R8C18B.F1 to      R8C22A.C0 coreInst/fullALUInst/aluInst/un3_tmp[5]
CTOF_DEL    ---     0.452      R8C22A.C0 to      R8C22A.F0 coreInst/fullALUInst/aluInst/SLICE_1273
ROUTE         1     0.610      R8C22A.F0 to      R8C22B.B1 coreInst/fullALUInst/aluInst/sex_2_1
CTOF_DEL    ---     0.452      R8C22B.B1 to      R8C22B.F1 coreInst/fullALUInst/aluInst/SLICE_1014
ROUTE         1     0.904      R8C22B.F1 to      R8C20C.B1 coreInst/fullALUInst/aluInst/sex_2_8
CTOF_DEL    ---     0.452      R8C20C.B1 to      R8C20C.F1 coreInst/fullALUInst/aluInst/SLICE_1045
ROUTE        16     1.235      R8C20C.F1 to      R7C21C.B0 coreInst/fullALUInst/aluInst/sex_2
CTOF_DEL    ---     0.452      R7C21C.B0 to      R7C21C.F0 coreInst/fullALUInst/aluInst/SLICE_1047
ROUTE         1     0.541      R7C21C.F0 to      R7C20B.D1 coreInst/fullALUInst/aluInst/N_246
CTOF_DEL    ---     0.452      R7C20B.D1 to      R7C20B.F1 coreInst/fullALUInst/aluInst/SLICE_1043
ROUTE         1     0.384      R7C20B.F1 to      R7C20B.C0 coreInst/fullALUInst/aluInst/N_262
CTOF_DEL    ---     0.452      R7C20B.C0 to      R7C20B.F0 coreInst/fullALUInst/aluInst/SLICE_1043
ROUTE         1     0.885      R7C20B.F0 to      R7C20D.B1 coreInst/fullALUInst/aluInst/RESULT_14_d[5]
CTOF_DEL    ---     0.452      R7C20D.B1 to      R7C20D.F1 coreInst/fullALUInst/aluInst/SLICE_1036
ROUTE         1     0.384      R7C20D.F1 to      R7C20D.C0 coreInst/fullALUInst/aluInst/N_278
CTOF_DEL    ---     0.452      R7C20D.C0 to      R7C20D.F0 coreInst/fullALUInst/aluInst/SLICE_1036
ROUTE         1     1.703      R7C20D.F0 to     R12C19A.A1 coreInst/fullALUInst/aluInst/N_294
CTOF_DEL    ---     0.452     R12C19A.A1 to     R12C19A.F1 coreInst/SLICE_984
ROUTE         6     1.652     R12C19A.F1 to     R14C15A.C0 coreInst.ALU_R[5]
CTOF_DEL    ---     0.452     R14C15A.C0 to     R14C15A.F0 boardInst/SLICE_930
ROUTE       131     3.468     R14C15A.F0 to     R17C30A.M1 N_102
MTOOFX_DEL  ---     0.345     R17C30A.M1 to   R17C30A.OFX1 mcuResourcesInst/ROMInst/SLICE_821
ROUTE         1     0.000   R17C30A.OFX1 to    R17C30B.FXB mcuResourcesInst/ROMInst/mem_2_5_1_f5b
FXTOOFX_DE  ---     0.223    R17C30B.FXB to   R17C30B.OFX1 mcuResourcesInst/ROMInst/SLICE_820
ROUTE         1     1.028   R17C30B.OFX1 to     R18C30C.C1 mcuResourcesInst/ROMInst/mdL0_10_2
CTOOFX_DEL  ---     0.661     R18C30C.C1 to   R18C30C.OFX0 mcuResourcesInst/ROMInst/mux_5/MUX21/SLICE_513
ROUTE         1     1.766   R18C30C.OFX0 to     R18C17C.A1 mcuResourcesInst/DIN_ROM[5]
CTOF_DEL    ---     0.452     R18C17C.A1 to     R18C17C.F1 mcuResourcesInst/memoryMapperInst/SLICE_1255
ROUTE         1     0.656     R18C17C.F1 to     R17C17D.C0 mcuResourcesInst/memoryMapperInst/N_43
CTOOFX_DEL  ---     0.661     R17C17D.C0 to   R17C17D.OFX0 SLICE_321
ROUTE         4     0.989   R17C17D.OFX0 to     R15C19B.D1 CPU_DIN[5]
CTOOFX_DEL  ---     0.661     R15C19B.D1 to   R15C19B.OFX0 SLICE_894
ROUTE         1     0.000   R15C19B.OFX0 to    R15C19A.FXA mcuResourcesInst/ROMInst/mem_3_1_1_0_f5a
FXTOOFX_DE  ---     0.223    R15C19A.FXA to   R15C19A.OFX1 mcuResourcesInst/UARTInst/SLICE_895
ROUTE         1     0.000   R15C19A.OFX1 to    R15C19B.FXB mcuResourcesInst/ROMInst/mem_3_1_1_f5b
FXTOOFX_DE  ---     0.223    R15C19B.FXB to   R15C19B.OFX1 SLICE_894
ROUTE         1     1.324   R15C19B.OFX1 to     R17C13C.A1 mcuResourcesInst/ROMInst/mdL0_14_3
CTOOFX_DEL  ---     0.661     R17C13C.A1 to   R17C13C.OFX0 mcuResourcesInst/ROMInst/mux_1/MUX21/SLICE_517
ROUTE         1     1.498   R17C13C.OFX0 to     R18C18D.C1 mcuResourcesInst/DIN_ROM[1]
CTOOFX_DEL  ---     0.661     R18C18D.C1 to   R18C18D.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[1]/SLICE_520
ROUTE         2     1.797   R18C18D.OFX0 to     R12C13D.A0 mcuResourcesInst.N_74
CTOF_DEL    ---     0.452     R12C13D.A0 to     R12C13D.F0 coreInst/SLICE_1259
ROUTE         1     1.324     R12C13D.F0 to     R11C10B.A0 coreInst/programCounterInst/DIN_m[1]
C0TOFCO_DE  ---     0.905     R11C10B.A0 to    R11C10B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R11C10B.FCO to    R11C10C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOF0_DE  ---     0.517    R11C10C.FCI to     R11C10C.F0 coreInst/programCounterInst/SLICE_70
ROUTE         4     1.705     R11C10C.F0 to     R10C11C.C1 coreInst/programCounterInst/PC_A_NEXT[3]
CTOF_DEL    ---     0.452     R10C11C.C1 to     R10C11C.F1 coreInst/programCounterInst/SLICE_1142
ROUTE         1     1.149     R10C11C.F1 to      R9C12D.A1 coreInst/programCounterInst/PC_A_3_6_i_i_N_2L1
CTOF_DEL    ---     0.452      R9C12D.A1 to      R9C12D.F1 coreInst/programCounterInst/SLICE_312
ROUTE         1     0.000      R9C12D.F1 to     R9C12D.DI1 coreInst/programCounterInst/PC_A_3_6_i_i[3] (to PIN_CLK_X1_c)
                  --------
                   58.749   (26.6% logic, 73.4% route), 33 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_340:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     2.351       C8.PADDI to    R16C13D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     2.351       C8.PADDI to     R9C12D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 24.495ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[8]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[3]  (to PIN_CLK_X1_c +)

   Delay:              58.688ns  (26.5% logic, 73.5% route), 33 logic levels.

 Constraint Details:

     58.688ns physical path delay SLICE_340 to coreInst/programCounterInst/SLICE_312 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 83.183ns) by 24.495ns

 Physical Path Details:

      Data path SLICE_340 to coreInst/programCounterInst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C13D.CLK to     R16C13D.Q0 SLICE_340 (from PIN_CLK_X1_c)
ROUTE        21     2.925     R16C13D.Q0 to     R12C14C.B1 coreInst/INSTRUCTION[8]
CTOF_DEL    ---     0.452     R12C14C.B1 to     R12C14C.F1 coreInst/SLICE_1197
ROUTE         1     0.873     R12C14C.F1 to     R12C16B.A1 coreInst/instructionPhaseDecoderInst/JMP_ALUB_SRCX_m_1_mb_mb_mb_1[0]
CTOF_DEL    ---     0.452     R12C16B.A1 to     R12C16B.F1 coreInst/SLICE_1009
ROUTE        13     1.573     R12C16B.F1 to     R12C19C.C1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R12C19C.C1 to     R12C19C.F1 coreInst/fullALUInst/muxB/SLICE_911
ROUTE        19     0.688     R12C19C.F1 to     R12C19B.C1 coreInst/fullALUInst/ALUB_DATA_6_i_o5[15]
CTOF_DEL    ---     0.452     R12C19B.C1 to     R12C19B.F1 coreInst/fullALUInst/muxB/SLICE_912
ROUTE        21     6.122     R12C19B.F1 to      R9C21C.D1 coreInst/N_6
CTOF_DEL    ---     0.452      R9C21C.D1 to      R9C21C.F1 coreInst/fullALUInst/aluInst/SLICE_1032
ROUTE        25     2.564      R9C21C.F1 to      R8C17A.A1 coreInst/fullALUInst/aluInst/un3_tmp_0_14_4
CTOF_DEL    ---     0.452      R8C17A.A1 to      R8C17A.F1 coreInst/fullALUInst/aluInst/SLICE_1087
ROUTE        10     1.198      R8C17A.F1 to      R8C19A.A1 coreInst/fullALUInst/aluInst/un3_tmp_14[0]
CTOF_DEL    ---     0.452      R8C19A.A1 to      R8C19A.F1 coreInst/fullALUInst/aluInst/SLICE_1044
ROUTE         8     1.862      R8C19A.F1 to      R8C20D.C1 coreInst/fullALUInst/aluInst/un3_tmp[0]
CTOF_DEL    ---     0.452      R8C20D.C1 to      R8C20D.F1 coreInst/fullALUInst/aluInst/SLICE_1285
ROUTE         1     0.678      R8C20D.F1 to      R9C20D.C0 coreInst/fullALUInst/aluInst/sex_2_4
CTOF_DEL    ---     0.452      R9C20D.C0 to      R9C20D.F0 coreInst/fullALUInst/aluInst/SLICE_1058
ROUTE         1     0.851      R9C20D.F0 to      R8C20C.A1 coreInst/fullALUInst/aluInst/sex_2_10
CTOF_DEL    ---     0.452      R8C20C.A1 to      R8C20C.F1 coreInst/fullALUInst/aluInst/SLICE_1045
ROUTE        16     1.235      R8C20C.F1 to      R7C21C.B0 coreInst/fullALUInst/aluInst/sex_2
CTOF_DEL    ---     0.452      R7C21C.B0 to      R7C21C.F0 coreInst/fullALUInst/aluInst/SLICE_1047
ROUTE         1     0.541      R7C21C.F0 to      R7C20B.D1 coreInst/fullALUInst/aluInst/N_246
CTOF_DEL    ---     0.452      R7C20B.D1 to      R7C20B.F1 coreInst/fullALUInst/aluInst/SLICE_1043
ROUTE         1     0.384      R7C20B.F1 to      R7C20B.C0 coreInst/fullALUInst/aluInst/N_262
CTOF_DEL    ---     0.452      R7C20B.C0 to      R7C20B.F0 coreInst/fullALUInst/aluInst/SLICE_1043
ROUTE         1     0.885      R7C20B.F0 to      R7C20D.B1 coreInst/fullALUInst/aluInst/RESULT_14_d[5]
CTOF_DEL    ---     0.452      R7C20D.B1 to      R7C20D.F1 coreInst/fullALUInst/aluInst/SLICE_1036
ROUTE         1     0.384      R7C20D.F1 to      R7C20D.C0 coreInst/fullALUInst/aluInst/N_278
CTOF_DEL    ---     0.452      R7C20D.C0 to      R7C20D.F0 coreInst/fullALUInst/aluInst/SLICE_1036
ROUTE         1     1.703      R7C20D.F0 to     R12C19A.A1 coreInst/fullALUInst/aluInst/N_294
CTOF_DEL    ---     0.452     R12C19A.A1 to     R12C19A.F1 coreInst/SLICE_984
ROUTE         6     1.652     R12C19A.F1 to     R14C15A.C0 coreInst.ALU_R[5]
CTOF_DEL    ---     0.452     R14C15A.C0 to     R14C15A.F0 boardInst/SLICE_930
ROUTE       131     1.636     R14C15A.F0 to     R17C14D.C0 N_102
CTOF_DEL    ---     0.452     R17C14D.C0 to     R17C14D.F0 mcuResourcesInst/memoryMapperInst/SLICE_953
ROUTE         5     1.254     R17C14D.F0 to     R16C13A.D1 mcuResourcesInst/CPU_DIN_0_o3_1_5_3[15]
CTOF_DEL    ---     0.452     R16C13A.D1 to     R16C13A.F1 mcuResourcesInst/memoryMapperInst/SLICE_949
ROUTE        16     1.770     R16C13A.F1 to     R18C18C.A1 mcuResourcesInst/memoryMapperInst/N_128
CTOF_DEL    ---     0.452     R18C18C.A1 to     R18C18C.F1 mcuResourcesInst/memoryMapperInst/SLICE_947
ROUTE        14     1.178     R18C18C.F1 to     R18C16C.A0 mcuResourcesInst.memoryMapperInst.GPIO_MAP
CTOF_DEL    ---     0.452     R18C16C.A0 to     R18C16C.F0 mcuResourcesInst/memoryMapperInst/SLICE_946
ROUTE         1     1.180     R18C16C.F0 to     R15C16A.B1 mcuResourcesInst/memoryMapperInst/N_68
CTOF_DEL    ---     0.452     R15C16A.B1 to     R15C16A.F1 SLICE_308
ROUTE         4     1.195     R15C16A.F1 to     R15C19B.B1 CPU_DIN[13]
CTOOFX_DEL  ---     0.661     R15C19B.B1 to   R15C19B.OFX0 SLICE_894
ROUTE         1     0.000   R15C19B.OFX0 to    R15C19A.FXA mcuResourcesInst/ROMInst/mem_3_1_1_0_f5a
FXTOOFX_DE  ---     0.223    R15C19A.FXA to   R15C19A.OFX1 mcuResourcesInst/UARTInst/SLICE_895
ROUTE         1     0.000   R15C19A.OFX1 to    R15C19B.FXB mcuResourcesInst/ROMInst/mem_3_1_1_f5b
FXTOOFX_DE  ---     0.223    R15C19B.FXB to   R15C19B.OFX1 SLICE_894
ROUTE         1     1.324   R15C19B.OFX1 to     R17C13C.A1 mcuResourcesInst/ROMInst/mdL0_14_3
CTOOFX_DEL  ---     0.661     R17C13C.A1 to   R17C13C.OFX0 mcuResourcesInst/ROMInst/mux_1/MUX21/SLICE_517
ROUTE         1     1.498   R17C13C.OFX0 to     R18C18D.C1 mcuResourcesInst/DIN_ROM[1]
CTOOFX_DEL  ---     0.661     R18C18D.C1 to   R18C18D.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[1]/SLICE_520
ROUTE         2     1.797   R18C18D.OFX0 to     R12C13D.A0 mcuResourcesInst.N_74
CTOF_DEL    ---     0.452     R12C13D.A0 to     R12C13D.F0 coreInst/SLICE_1259
ROUTE         1     1.324     R12C13D.F0 to     R11C10B.A0 coreInst/programCounterInst/DIN_m[1]
C0TOFCO_DE  ---     0.905     R11C10B.A0 to    R11C10B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R11C10B.FCO to    R11C10C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOF0_DE  ---     0.517    R11C10C.FCI to     R11C10C.F0 coreInst/programCounterInst/SLICE_70
ROUTE         4     1.705     R11C10C.F0 to     R10C11C.C1 coreInst/programCounterInst/PC_A_NEXT[3]
CTOF_DEL    ---     0.452     R10C11C.C1 to     R10C11C.F1 coreInst/programCounterInst/SLICE_1142
ROUTE         1     1.149     R10C11C.F1 to      R9C12D.A1 coreInst/programCounterInst/PC_A_3_6_i_i_N_2L1
CTOF_DEL    ---     0.452      R9C12D.A1 to      R9C12D.F1 coreInst/programCounterInst/SLICE_312
ROUTE         1     0.000      R9C12D.F1 to     R9C12D.DI1 coreInst/programCounterInst/PC_A_3_6_i_i[3] (to PIN_CLK_X1_c)
                  --------
                   58.688   (26.5% logic, 73.5% route), 33 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_340:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     2.351       C8.PADDI to    R16C13D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     2.351       C8.PADDI to     R9C12D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

Report:   16.914MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |   12.000 MHz|   16.914 MHz|  33  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD   Loads: 87
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 209
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 9739 connections (96.67% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Thu Nov 09 18:45:09 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ForthCPU_impl1.twr -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[14]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[14]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_20 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_20 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_20 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C13D.CLK to     R24C13D.Q1 mcuResourcesInst/UARTInst/uartTxInst/SLICE_20 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R24C13D.Q1 to     R24C13D.A1 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[14]
CTOF_DEL    ---     0.101     R24C13D.A1 to     R24C13D.F1 mcuResourcesInst/UARTInst/uartTxInst/SLICE_20
ROUTE         1     0.000     R24C13D.F1 to    R24C13D.DI1 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_13_0_S1_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     0.888       C8.PADDI to    R24C13D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     0.888       C8.PADDI to    R24C13D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[9]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[9]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_22 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_22 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_22 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C13B.CLK to     R24C13B.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_22 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R24C13B.Q0 to     R24C13B.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[9]
CTOF_DEL    ---     0.101     R24C13B.A0 to     R24C13B.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_22
ROUTE         1     0.000     R24C13B.F0 to    R24C13B.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_9_0_S0_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     0.888       C8.PADDI to    R24C13B.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     0.888       C8.PADDI to    R24C13B.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[5]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[5]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_24 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_24 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_24 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C12D.CLK to     R24C12D.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_24 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R24C12D.Q0 to     R24C12D.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[5]
CTOF_DEL    ---     0.101     R24C12D.A0 to     R24C12D.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_24
ROUTE         1     0.000     R24C12D.F0 to    R24C12D.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_5_0_S0_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     0.888       C8.PADDI to    R24C12D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     0.888       C8.PADDI to    R24C12D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[13]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[13]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_20 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_20 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_20 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C13D.CLK to     R24C13D.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_20 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R24C13D.Q0 to     R24C13D.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[13]
CTOF_DEL    ---     0.101     R24C13D.A0 to     R24C13D.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_20
ROUTE         1     0.000     R24C13D.F0 to    R24C13D.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_13_0_S0_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     0.888       C8.PADDI to    R24C13D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     0.888       C8.PADDI to    R24C13D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/PHASE[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE[0]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay coreInst/SLICE_367 to coreInst/SLICE_367 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path coreInst/SLICE_367 to coreInst/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C10A.CLK to     R12C10A.Q0 coreInst/SLICE_367 (from PIN_CLK_X1_c)
ROUTE         5     0.132     R12C10A.Q0 to     R12C10A.A0 coreInst/instructionPhaseDecoderInst/PHASE[0]
CTOF_DEL    ---     0.101     R12C10A.A0 to     R12C10A.F0 coreInst/SLICE_367
ROUTE         1     0.000     R12C10A.F0 to    R12C10A.DI0 coreInst/instructionPhaseDecoderInst/PHASE_0[0] (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     0.907       C8.PADDI to    R12C10A.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     0.907       C8.PADDI to    R12C10A.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[7]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[7]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_23 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_23 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_23 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C13A.CLK to     R24C13A.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_23 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R24C13A.Q0 to     R24C13A.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[7]
CTOF_DEL    ---     0.101     R24C13A.A0 to     R24C13A.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_23
ROUTE         1     0.000     R24C13A.F0 to    R24C13A.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_7_0_S0_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     0.888       C8.PADDI to    R24C13A.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     0.888       C8.PADDI to    R24C13A.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[12]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[12]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_21 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_21 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_21 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C13C.CLK to     R24C13C.Q1 mcuResourcesInst/UARTInst/uartTxInst/SLICE_21 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R24C13C.Q1 to     R24C13C.A1 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[12]
CTOF_DEL    ---     0.101     R24C13C.A1 to     R24C13C.F1 mcuResourcesInst/UARTInst/uartTxInst/SLICE_21
ROUTE         1     0.000     R24C13C.F1 to    R24C13C.DI1 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_11_0_S1_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     0.888       C8.PADDI to    R24C13C.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     0.888       C8.PADDI to    R24C13C.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[15]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[15]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_19 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_19 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_19 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C14A.CLK to     R24C14A.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_19 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R24C14A.Q0 to     R24C14A.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[15]
CTOF_DEL    ---     0.101     R24C14A.A0 to     R24C14A.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_19
ROUTE         1     0.000     R24C14A.F0 to    R24C14A.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_s_15_0_S0_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     0.888       C8.PADDI to    R24C14A.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     0.888       C8.PADDI to    R24C14A.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[3]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[3]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_25 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_25 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_25 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C12C.CLK to     R24C12C.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_25 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R24C12C.Q0 to     R24C12C.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[3]
CTOF_DEL    ---     0.101     R24C12C.A0 to     R24C12C.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_25
ROUTE         1     0.000     R24C12C.F0 to    R24C12C.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_3_0_S0_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     0.888       C8.PADDI to    R24C12C.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     0.888       C8.PADDI to    R24C12C.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[11]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[11]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_21 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_21 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_21 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C13C.CLK to     R24C13C.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_21 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R24C13C.Q0 to     R24C13C.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[11]
CTOF_DEL    ---     0.101     R24C13C.A0 to     R24C13C.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_21
ROUTE         1     0.000     R24C13C.F0 to    R24C13C.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_11_0_S0_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     0.888       C8.PADDI to    R24C13C.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       209     0.888       C8.PADDI to    R24C13C.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD   Loads: 87
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 209
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 9739 connections (96.67% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

