#ifndef __CHEBY__WB_RTMLAMP_OHWR_REGS__H__
#define __CHEBY__WB_RTMLAMP_OHWR_REGS__H__
#define WB_RTMLAMP_OHWR_REGS_SIZE 128

/* None */
#define WB_RTMLAMP_OHWR_REGS_CH 0x0UL
#define WB_RTMLAMP_OHWR_REGS_CH_SIZE 128

/* None */
#define WB_RTMLAMP_OHWR_REGS_CH_0 0x0UL
#define WB_RTMLAMP_OHWR_REGS_CH_0_SIZE 8

/* Channel status register */
#define WB_RTMLAMP_OHWR_REGS_CH_0_STA 0x0UL
#define WB_RTMLAMP_OHWR_REGS_CH_0_STA_AMP_IFLAG_L 0x1UL
#define WB_RTMLAMP_OHWR_REGS_CH_0_STA_AMP_TFLAG_L 0x2UL
#define WB_RTMLAMP_OHWR_REGS_CH_0_STA_AMP_IFLAG_R 0x4UL
#define WB_RTMLAMP_OHWR_REGS_CH_0_STA_AMP_TFLAG_R 0x8UL
#define WB_RTMLAMP_OHWR_REGS_CH_0_STA_RESERVED_MASK 0xfffffff0UL
#define WB_RTMLAMP_OHWR_REGS_CH_0_STA_RESERVED_SHIFT 4

/* Channel control register */
#define WB_RTMLAMP_OHWR_REGS_CH_0_CTL 0x4UL
#define WB_RTMLAMP_OHWR_REGS_CH_0_CTL_AMP_EN 0x1UL
#define WB_RTMLAMP_OHWR_REGS_CH_0_CTL_RESERVED_MASK 0xfffffffeUL
#define WB_RTMLAMP_OHWR_REGS_CH_0_CTL_RESERVED_SHIFT 1

/* None */
#define WB_RTMLAMP_OHWR_REGS_CH_1 0x8UL
#define WB_RTMLAMP_OHWR_REGS_CH_1_SIZE 8

/* Channel status register */
#define WB_RTMLAMP_OHWR_REGS_CH_1_STA 0x8UL
#define WB_RTMLAMP_OHWR_REGS_CH_1_STA_AMP_IFLAG_L 0x1UL
#define WB_RTMLAMP_OHWR_REGS_CH_1_STA_AMP_TFLAG_L 0x2UL
#define WB_RTMLAMP_OHWR_REGS_CH_1_STA_AMP_IFLAG_R 0x4UL
#define WB_RTMLAMP_OHWR_REGS_CH_1_STA_AMP_TFLAG_R 0x8UL
#define WB_RTMLAMP_OHWR_REGS_CH_1_STA_RESERVED_MASK 0xfffffff0UL
#define WB_RTMLAMP_OHWR_REGS_CH_1_STA_RESERVED_SHIFT 4

/* Channel control register */
#define WB_RTMLAMP_OHWR_REGS_CH_1_CTL 0xcUL
#define WB_RTMLAMP_OHWR_REGS_CH_1_CTL_AMP_EN 0x1UL
#define WB_RTMLAMP_OHWR_REGS_CH_1_CTL_RESERVED_MASK 0xfffffffeUL
#define WB_RTMLAMP_OHWR_REGS_CH_1_CTL_RESERVED_SHIFT 1

/* None */
#define WB_RTMLAMP_OHWR_REGS_CH_2 0x10UL
#define WB_RTMLAMP_OHWR_REGS_CH_2_SIZE 8

/* Channel status register */
#define WB_RTMLAMP_OHWR_REGS_CH_2_STA 0x10UL
#define WB_RTMLAMP_OHWR_REGS_CH_2_STA_AMP_IFLAG_L 0x1UL
#define WB_RTMLAMP_OHWR_REGS_CH_2_STA_AMP_TFLAG_L 0x2UL
#define WB_RTMLAMP_OHWR_REGS_CH_2_STA_AMP_IFLAG_R 0x4UL
#define WB_RTMLAMP_OHWR_REGS_CH_2_STA_AMP_TFLAG_R 0x8UL
#define WB_RTMLAMP_OHWR_REGS_CH_2_STA_RESERVED_MASK 0xfffffff0UL
#define WB_RTMLAMP_OHWR_REGS_CH_2_STA_RESERVED_SHIFT 4

/* Channel control register */
#define WB_RTMLAMP_OHWR_REGS_CH_2_CTL 0x14UL
#define WB_RTMLAMP_OHWR_REGS_CH_2_CTL_AMP_EN 0x1UL
#define WB_RTMLAMP_OHWR_REGS_CH_2_CTL_RESERVED_MASK 0xfffffffeUL
#define WB_RTMLAMP_OHWR_REGS_CH_2_CTL_RESERVED_SHIFT 1

/* None */
#define WB_RTMLAMP_OHWR_REGS_CH_3 0x18UL
#define WB_RTMLAMP_OHWR_REGS_CH_3_SIZE 8

/* Channel status register */
#define WB_RTMLAMP_OHWR_REGS_CH_3_STA 0x18UL
#define WB_RTMLAMP_OHWR_REGS_CH_3_STA_AMP_IFLAG_L 0x1UL
#define WB_RTMLAMP_OHWR_REGS_CH_3_STA_AMP_TFLAG_L 0x2UL
#define WB_RTMLAMP_OHWR_REGS_CH_3_STA_AMP_IFLAG_R 0x4UL
#define WB_RTMLAMP_OHWR_REGS_CH_3_STA_AMP_TFLAG_R 0x8UL
#define WB_RTMLAMP_OHWR_REGS_CH_3_STA_RESERVED_MASK 0xfffffff0UL
#define WB_RTMLAMP_OHWR_REGS_CH_3_STA_RESERVED_SHIFT 4

/* Channel control register */
#define WB_RTMLAMP_OHWR_REGS_CH_3_CTL 0x1cUL
#define WB_RTMLAMP_OHWR_REGS_CH_3_CTL_AMP_EN 0x1UL
#define WB_RTMLAMP_OHWR_REGS_CH_3_CTL_RESERVED_MASK 0xfffffffeUL
#define WB_RTMLAMP_OHWR_REGS_CH_3_CTL_RESERVED_SHIFT 1

/* None */
#define WB_RTMLAMP_OHWR_REGS_CH_4 0x20UL
#define WB_RTMLAMP_OHWR_REGS_CH_4_SIZE 8

/* Channel status register */
#define WB_RTMLAMP_OHWR_REGS_CH_4_STA 0x20UL
#define WB_RTMLAMP_OHWR_REGS_CH_4_STA_AMP_IFLAG_L 0x1UL
#define WB_RTMLAMP_OHWR_REGS_CH_4_STA_AMP_TFLAG_L 0x2UL
#define WB_RTMLAMP_OHWR_REGS_CH_4_STA_AMP_IFLAG_R 0x4UL
#define WB_RTMLAMP_OHWR_REGS_CH_4_STA_AMP_TFLAG_R 0x8UL
#define WB_RTMLAMP_OHWR_REGS_CH_4_STA_RESERVED_MASK 0xfffffff0UL
#define WB_RTMLAMP_OHWR_REGS_CH_4_STA_RESERVED_SHIFT 4

/* Channel control register */
#define WB_RTMLAMP_OHWR_REGS_CH_4_CTL 0x24UL
#define WB_RTMLAMP_OHWR_REGS_CH_4_CTL_AMP_EN 0x1UL
#define WB_RTMLAMP_OHWR_REGS_CH_4_CTL_RESERVED_MASK 0xfffffffeUL
#define WB_RTMLAMP_OHWR_REGS_CH_4_CTL_RESERVED_SHIFT 1

/* None */
#define WB_RTMLAMP_OHWR_REGS_CH_5 0x28UL
#define WB_RTMLAMP_OHWR_REGS_CH_5_SIZE 8

/* Channel status register */
#define WB_RTMLAMP_OHWR_REGS_CH_5_STA 0x28UL
#define WB_RTMLAMP_OHWR_REGS_CH_5_STA_AMP_IFLAG_L 0x1UL
#define WB_RTMLAMP_OHWR_REGS_CH_5_STA_AMP_TFLAG_L 0x2UL
#define WB_RTMLAMP_OHWR_REGS_CH_5_STA_AMP_IFLAG_R 0x4UL
#define WB_RTMLAMP_OHWR_REGS_CH_5_STA_AMP_TFLAG_R 0x8UL
#define WB_RTMLAMP_OHWR_REGS_CH_5_STA_RESERVED_MASK 0xfffffff0UL
#define WB_RTMLAMP_OHWR_REGS_CH_5_STA_RESERVED_SHIFT 4

/* Channel control register */
#define WB_RTMLAMP_OHWR_REGS_CH_5_CTL 0x2cUL
#define WB_RTMLAMP_OHWR_REGS_CH_5_CTL_AMP_EN 0x1UL
#define WB_RTMLAMP_OHWR_REGS_CH_5_CTL_RESERVED_MASK 0xfffffffeUL
#define WB_RTMLAMP_OHWR_REGS_CH_5_CTL_RESERVED_SHIFT 1

/* None */
#define WB_RTMLAMP_OHWR_REGS_CH_6 0x30UL
#define WB_RTMLAMP_OHWR_REGS_CH_6_SIZE 8

/* Channel status register */
#define WB_RTMLAMP_OHWR_REGS_CH_6_STA 0x30UL
#define WB_RTMLAMP_OHWR_REGS_CH_6_STA_AMP_IFLAG_L 0x1UL
#define WB_RTMLAMP_OHWR_REGS_CH_6_STA_AMP_TFLAG_L 0x2UL
#define WB_RTMLAMP_OHWR_REGS_CH_6_STA_AMP_IFLAG_R 0x4UL
#define WB_RTMLAMP_OHWR_REGS_CH_6_STA_AMP_TFLAG_R 0x8UL
#define WB_RTMLAMP_OHWR_REGS_CH_6_STA_RESERVED_MASK 0xfffffff0UL
#define WB_RTMLAMP_OHWR_REGS_CH_6_STA_RESERVED_SHIFT 4

/* Channel control register */
#define WB_RTMLAMP_OHWR_REGS_CH_6_CTL 0x34UL
#define WB_RTMLAMP_OHWR_REGS_CH_6_CTL_AMP_EN 0x1UL
#define WB_RTMLAMP_OHWR_REGS_CH_6_CTL_RESERVED_MASK 0xfffffffeUL
#define WB_RTMLAMP_OHWR_REGS_CH_6_CTL_RESERVED_SHIFT 1

/* None */
#define WB_RTMLAMP_OHWR_REGS_CH_7 0x38UL
#define WB_RTMLAMP_OHWR_REGS_CH_7_SIZE 8

/* Channel status register */
#define WB_RTMLAMP_OHWR_REGS_CH_7_STA 0x38UL
#define WB_RTMLAMP_OHWR_REGS_CH_7_STA_AMP_IFLAG_L 0x1UL
#define WB_RTMLAMP_OHWR_REGS_CH_7_STA_AMP_TFLAG_L 0x2UL
#define WB_RTMLAMP_OHWR_REGS_CH_7_STA_AMP_IFLAG_R 0x4UL
#define WB_RTMLAMP_OHWR_REGS_CH_7_STA_AMP_TFLAG_R 0x8UL
#define WB_RTMLAMP_OHWR_REGS_CH_7_STA_RESERVED_MASK 0xfffffff0UL
#define WB_RTMLAMP_OHWR_REGS_CH_7_STA_RESERVED_SHIFT 4

/* Channel control register */
#define WB_RTMLAMP_OHWR_REGS_CH_7_CTL 0x3cUL
#define WB_RTMLAMP_OHWR_REGS_CH_7_CTL_AMP_EN 0x1UL
#define WB_RTMLAMP_OHWR_REGS_CH_7_CTL_RESERVED_MASK 0xfffffffeUL
#define WB_RTMLAMP_OHWR_REGS_CH_7_CTL_RESERVED_SHIFT 1

/* None */
#define WB_RTMLAMP_OHWR_REGS_CH_8 0x40UL
#define WB_RTMLAMP_OHWR_REGS_CH_8_SIZE 8

/* Channel status register */
#define WB_RTMLAMP_OHWR_REGS_CH_8_STA 0x40UL
#define WB_RTMLAMP_OHWR_REGS_CH_8_STA_AMP_IFLAG_L 0x1UL
#define WB_RTMLAMP_OHWR_REGS_CH_8_STA_AMP_TFLAG_L 0x2UL
#define WB_RTMLAMP_OHWR_REGS_CH_8_STA_AMP_IFLAG_R 0x4UL
#define WB_RTMLAMP_OHWR_REGS_CH_8_STA_AMP_TFLAG_R 0x8UL
#define WB_RTMLAMP_OHWR_REGS_CH_8_STA_RESERVED_MASK 0xfffffff0UL
#define WB_RTMLAMP_OHWR_REGS_CH_8_STA_RESERVED_SHIFT 4

/* Channel control register */
#define WB_RTMLAMP_OHWR_REGS_CH_8_CTL 0x44UL
#define WB_RTMLAMP_OHWR_REGS_CH_8_CTL_AMP_EN 0x1UL
#define WB_RTMLAMP_OHWR_REGS_CH_8_CTL_RESERVED_MASK 0xfffffffeUL
#define WB_RTMLAMP_OHWR_REGS_CH_8_CTL_RESERVED_SHIFT 1

/* None */
#define WB_RTMLAMP_OHWR_REGS_CH_9 0x48UL
#define WB_RTMLAMP_OHWR_REGS_CH_9_SIZE 8

/* Channel status register */
#define WB_RTMLAMP_OHWR_REGS_CH_9_STA 0x48UL
#define WB_RTMLAMP_OHWR_REGS_CH_9_STA_AMP_IFLAG_L 0x1UL
#define WB_RTMLAMP_OHWR_REGS_CH_9_STA_AMP_TFLAG_L 0x2UL
#define WB_RTMLAMP_OHWR_REGS_CH_9_STA_AMP_IFLAG_R 0x4UL
#define WB_RTMLAMP_OHWR_REGS_CH_9_STA_AMP_TFLAG_R 0x8UL
#define WB_RTMLAMP_OHWR_REGS_CH_9_STA_RESERVED_MASK 0xfffffff0UL
#define WB_RTMLAMP_OHWR_REGS_CH_9_STA_RESERVED_SHIFT 4

/* Channel control register */
#define WB_RTMLAMP_OHWR_REGS_CH_9_CTL 0x4cUL
#define WB_RTMLAMP_OHWR_REGS_CH_9_CTL_AMP_EN 0x1UL
#define WB_RTMLAMP_OHWR_REGS_CH_9_CTL_RESERVED_MASK 0xfffffffeUL
#define WB_RTMLAMP_OHWR_REGS_CH_9_CTL_RESERVED_SHIFT 1

/* None */
#define WB_RTMLAMP_OHWR_REGS_CH_10 0x50UL
#define WB_RTMLAMP_OHWR_REGS_CH_10_SIZE 8

/* Channel status register */
#define WB_RTMLAMP_OHWR_REGS_CH_10_STA 0x50UL
#define WB_RTMLAMP_OHWR_REGS_CH_10_STA_AMP_IFLAG_L 0x1UL
#define WB_RTMLAMP_OHWR_REGS_CH_10_STA_AMP_TFLAG_L 0x2UL
#define WB_RTMLAMP_OHWR_REGS_CH_10_STA_AMP_IFLAG_R 0x4UL
#define WB_RTMLAMP_OHWR_REGS_CH_10_STA_AMP_TFLAG_R 0x8UL
#define WB_RTMLAMP_OHWR_REGS_CH_10_STA_RESERVED_MASK 0xfffffff0UL
#define WB_RTMLAMP_OHWR_REGS_CH_10_STA_RESERVED_SHIFT 4

/* Channel control register */
#define WB_RTMLAMP_OHWR_REGS_CH_10_CTL 0x54UL
#define WB_RTMLAMP_OHWR_REGS_CH_10_CTL_AMP_EN 0x1UL
#define WB_RTMLAMP_OHWR_REGS_CH_10_CTL_RESERVED_MASK 0xfffffffeUL
#define WB_RTMLAMP_OHWR_REGS_CH_10_CTL_RESERVED_SHIFT 1

/* None */
#define WB_RTMLAMP_OHWR_REGS_CH_11 0x58UL
#define WB_RTMLAMP_OHWR_REGS_CH_11_SIZE 8

/* Channel status register */
#define WB_RTMLAMP_OHWR_REGS_CH_11_STA 0x58UL
#define WB_RTMLAMP_OHWR_REGS_CH_11_STA_AMP_IFLAG_L 0x1UL
#define WB_RTMLAMP_OHWR_REGS_CH_11_STA_AMP_TFLAG_L 0x2UL
#define WB_RTMLAMP_OHWR_REGS_CH_11_STA_AMP_IFLAG_R 0x4UL
#define WB_RTMLAMP_OHWR_REGS_CH_11_STA_AMP_TFLAG_R 0x8UL
#define WB_RTMLAMP_OHWR_REGS_CH_11_STA_RESERVED_MASK 0xfffffff0UL
#define WB_RTMLAMP_OHWR_REGS_CH_11_STA_RESERVED_SHIFT 4

/* Channel control register */
#define WB_RTMLAMP_OHWR_REGS_CH_11_CTL 0x5cUL
#define WB_RTMLAMP_OHWR_REGS_CH_11_CTL_AMP_EN 0x1UL
#define WB_RTMLAMP_OHWR_REGS_CH_11_CTL_RESERVED_MASK 0xfffffffeUL
#define WB_RTMLAMP_OHWR_REGS_CH_11_CTL_RESERVED_SHIFT 1

struct wb_rtmlamp_ohwr_regs {
  /* [0x0]: BLOCK (no description) */
  struct ch {
    /* [0x0]: BLOCK (no description) */
    struct 0 {
      /* [0x0]: REG (ro) Channel status register */
      uint32_t sta;

      /* [0x4]: REG (rw) Channel control register */
      uint32_t ctl;
    } 0;

    /* [0x8]: BLOCK (no description) */
    struct 1 {
      /* [0x0]: REG (ro) Channel status register */
      uint32_t sta;

      /* [0x4]: REG (rw) Channel control register */
      uint32_t ctl;
    } 1;

    /* [0x10]: BLOCK (no description) */
    struct 2 {
      /* [0x0]: REG (ro) Channel status register */
      uint32_t sta;

      /* [0x4]: REG (rw) Channel control register */
      uint32_t ctl;
    } 2;

    /* [0x18]: BLOCK (no description) */
    struct 3 {
      /* [0x0]: REG (ro) Channel status register */
      uint32_t sta;

      /* [0x4]: REG (rw) Channel control register */
      uint32_t ctl;
    } 3;

    /* [0x20]: BLOCK (no description) */
    struct 4 {
      /* [0x0]: REG (ro) Channel status register */
      uint32_t sta;

      /* [0x4]: REG (rw) Channel control register */
      uint32_t ctl;
    } 4;

    /* [0x28]: BLOCK (no description) */
    struct 5 {
      /* [0x0]: REG (ro) Channel status register */
      uint32_t sta;

      /* [0x4]: REG (rw) Channel control register */
      uint32_t ctl;
    } 5;

    /* [0x30]: BLOCK (no description) */
    struct 6 {
      /* [0x0]: REG (ro) Channel status register */
      uint32_t sta;

      /* [0x4]: REG (rw) Channel control register */
      uint32_t ctl;
    } 6;

    /* [0x38]: BLOCK (no description) */
    struct 7 {
      /* [0x0]: REG (ro) Channel status register */
      uint32_t sta;

      /* [0x4]: REG (rw) Channel control register */
      uint32_t ctl;
    } 7;

    /* [0x40]: BLOCK (no description) */
    struct 8 {
      /* [0x0]: REG (ro) Channel status register */
      uint32_t sta;

      /* [0x4]: REG (rw) Channel control register */
      uint32_t ctl;
    } 8;

    /* [0x48]: BLOCK (no description) */
    struct 9 {
      /* [0x0]: REG (ro) Channel status register */
      uint32_t sta;

      /* [0x4]: REG (rw) Channel control register */
      uint32_t ctl;
    } 9;

    /* [0x50]: BLOCK (no description) */
    struct 10 {
      /* [0x0]: REG (ro) Channel status register */
      uint32_t sta;

      /* [0x4]: REG (rw) Channel control register */
      uint32_t ctl;
    } 10;

    /* [0x58]: BLOCK (no description) */
    struct 11 {
      /* [0x0]: REG (ro) Channel status register */
      uint32_t sta;

      /* [0x4]: REG (rw) Channel control register */
      uint32_t ctl;
    } 11;

    /* padding to: 22 words */
    uint32_t __padding_0[8];
  } ch;
};

#endif /* __CHEBY__WB_RTMLAMP_OHWR_REGS__H__ */
