Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Martina/Desktop/EV-20-Grupo2/Pipeline/UC1_isim_beh.exe -prj C:/Users/Martina/Desktop/EV-20-Grupo2/Pipeline/UC1_beh.prj work.UC1 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Martina/Desktop/EV-20-Grupo2/Pipeline/mux1.vf" into library work
Analyzing Verilog file "C:/Users/Martina/Desktop/EV-20-Grupo2/Pipeline/mux2.vf" into library work
Analyzing Verilog file "C:/Users/Martina/Desktop/EV-20-Grupo2/Pipeline/mux4.vf" into library work
Analyzing Verilog file "C:/Users/Martina/Desktop/EV-20-Grupo2/Pipeline/mux5.vf" into library work
Analyzing Verilog file "C:/Users/Martina/Desktop/EV-20-Grupo2/Pipeline/mux6.vf" into library work
Analyzing Verilog file "C:/Users/Martina/Desktop/EV-20-Grupo2/Pipeline/mux7.vf" into library work
Analyzing Verilog file "C:/Users/Martina/Desktop/EV-20-Grupo2/Pipeline/UC1.vf" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module MUXCY
Compiling module mux1_MUSER_UC1
Compiling module mux2_MUSER_UC1
Compiling module mux4_MUSER_UC1
Compiling module mux5_MUSER_UC1
Compiling module mux6_MUSER_UC1
Compiling module mux7_MUSER_UC1
Compiling module UC1
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable C:/Users/Martina/Desktop/EV-20-Grupo2/Pipeline/UC1_isim_beh.exe
Fuse Memory Usage: 27756 KB
Fuse CPU Usage: 656 ms
