module module_0 (
    input id_1,
    input id_2,
    output id_3,
    input id_4,
    input [id_1 : id_2] id_5,
    input logic id_6,
    output logic [id_3 : id_5] id_7,
    input [id_6 : id_4] id_8,
    input logic id_9,
    input id_10,
    input logic id_11
);
  assign id_11 = 1;
  id_12 id_13 (
      .id_3 (id_11),
      .id_10(id_5[id_10]),
      .id_5 (id_1)
  );
  id_14 id_15 (
      .id_13(id_4),
      .id_3 (id_3)
  );
endmodule
