Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/FPGA/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ddab081e63fb4f9ebdcbe8e57e377979 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sdram_control_top_tb_behav xil_defaultlib.sdram_control_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'wr_addr' [H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sim_1/new/sdram_control_top_tb.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'wr_max_addr' [H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sim_1/new/sdram_control_top_tb.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'rd_addr' [H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sim_1/new/sdram_control_top_tb.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'rd_max_addr' [H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sim_1/new/sdram_control_top_tb.v:55]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sdram_init_default
Compiling module xil_defaultlib.sdram_control_default
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.fifo_wr_xpm_cdc_gray
Compiling module xil_defaultlib.fifo_wr_xpm_cdc_gray__2
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RAM_MODE="SDP...
Compiling module unisims_ver.RAMB18E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.fifo_wr_xpm_cdc_async_rst
Compiling module xil_defaultlib.fifo_wr_xpm_cdc_single
Compiling module xil_defaultlib.fifo_wr_xpm_cdc_single__2
Compiling module xil_defaultlib.fifo_wr_xpm_cdc_async_rst__1
Compiling module xil_defaultlib.fifo_wr
Compiling module xil_defaultlib.fifo_rd_xpm_cdc_gray
Compiling module xil_defaultlib.fifo_rd_xpm_cdc_gray__2
Compiling module xil_defaultlib.fifo_rd_xpm_cdc_async_rst
Compiling module xil_defaultlib.fifo_rd_xpm_cdc_single
Compiling module xil_defaultlib.fifo_rd_xpm_cdc_single__2
Compiling module xil_defaultlib.fifo_rd_xpm_cdc_async_rst__1
Compiling module xil_defaultlib.fifo_rd
Compiling module xil_defaultlib.sdram_control_top_default
Compiling module xil_defaultlib.sdr_default
Compiling module xil_defaultlib.sdram_control_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sdram_control_top_tb_behav
