<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xczu7ev-ffvc1156-2-e" LaunchTime="1761541832">
  <File Type="PA-TCL" Name="adc_tech_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="adc_tech_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="adc_tech_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="adc_tech_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="adc_tech_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="adc_tech_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="adc_tech_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="adc_tech_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="adc_tech_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/data_splitter.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/bram_tester.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/dac_cal.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/i2c_master.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/data_acquitision.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/adc_to_bram.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/adc_tech/adc_tech.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/adc_tech/hdl/adc_tech_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/i2c.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ad5669.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/fifo_tester.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/i2c_new.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/bram_test.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="adc_tech_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../constraints/io_pins.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PPRDIR/../constraints/io_pins.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_proc_sys_reset_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_axi_gpio_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_zynq_ultra_ps_e_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_bram_writer_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_jtag_axi_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_util_ds_buf_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_data_splitter_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_axi_gpio_1_1"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_util_ds_buf_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_dac_cal_read_0"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_auto_pc_2"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_c_counter_binary_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_adc_to_bram_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_axi_bram_ctrl_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_blk_mem_gen_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_axi_bram_ctrl_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_i2c_master_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_data_acquitision_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_auto_pc_3"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_dac_cal_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_axi_bram_ctrl_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_auto_pc_1"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_auto_pc_4"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_auto_pc_5"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_s01_mmu_0"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_auto_pc_6"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_tech_s00_mmu_0"/>
</GenRun>
