{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 01 20:44:32 2025 " "Info: Processing started: Wed Oct 01 20:44:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Q2_lyf -c Q2_lyf " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Q2_lyf -c Q2_lyf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Info: Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Q2_lyf EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"Q2_lyf\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "28 28 " "Critical Warning: No exact pin location assignment(s) for 28 pins of 28 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "matrix_en\[0\] " "Info: Pin matrix_en\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { matrix_en[0] } } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 12 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { matrix_en[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/参考资料/数电实验二/Digital-Experiment/" 0 { } { { 0 { 0 ""} 0 610 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "matrix_en\[1\] " "Info: Pin matrix_en\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { matrix_en[1] } } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 12 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { matrix_en[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/参考资料/数电实验二/Digital-Experiment/" 0 { } { { 0 { 0 ""} 0 611 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "matrix_en\[2\] " "Info: Pin matrix_en\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { matrix_en[2] } } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 12 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { matrix_en[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/参考资料/数电实验二/Digital-Experiment/" 0 { } { { 0 { 0 ""} 0 612 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "matrix_en\[3\] " "Info: Pin matrix_en\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { matrix_en[3] } } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 12 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { matrix_en[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/参考资料/数电实验二/Digital-Experiment/" 0 { } { { 0 { 0 ""} 0 613 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "matrix_en\[4\] " "Info: Pin matrix_en\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { matrix_en[4] } } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 12 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { matrix_en[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/参考资料/数电实验二/Digital-Experiment/" 0 { } { { 0 { 0 ""} 0 614 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "matrix_en\[5\] " "Info: Pin matrix_en\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { matrix_en[5] } } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 12 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { matrix_en[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/参考资料/数电实验二/Digital-Experiment/" 0 { } { { 0 { 0 ""} 0 615 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "matrix_en\[6\] " "Info: Pin matrix_en\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { matrix_en[6] } } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 12 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { matrix_en[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/参考资料/数电实验二/Digital-Experiment/" 0 { } { { 0 { 0 ""} 0 616 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "matrix_en\[7\] " "Info: Pin matrix_en\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { matrix_en[7] } } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 12 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { matrix_en[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/参考资料/数电实验二/Digital-Experiment/" 0 { } { { 0 { 0 ""} 0 617 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "matrix_R\[0\] " "Info: Pin matrix_R\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { matrix_R[0] } } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 13 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { matrix_R[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/参考资料/数电实验二/Digital-Experiment/" 0 { } { { 0 { 0 ""} 0 618 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "matrix_R\[1\] " "Info: Pin matrix_R\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { matrix_R[1] } } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 13 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { matrix_R[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/参考资料/数电实验二/Digital-Experiment/" 0 { } { { 0 { 0 ""} 0 619 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "matrix_R\[2\] " "Info: Pin matrix_R\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { matrix_R[2] } } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 13 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { matrix_R[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/参考资料/数电实验二/Digital-Experiment/" 0 { } { { 0 { 0 ""} 0 620 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "matrix_R\[3\] " "Info: Pin matrix_R\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { matrix_R[3] } } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 13 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { matrix_R[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/参考资料/数电实验二/Digital-Experiment/" 0 { } { { 0 { 0 ""} 0 621 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "matrix_R\[4\] " "Info: Pin matrix_R\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { matrix_R[4] } } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 13 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { matrix_R[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/参考资料/数电实验二/Digital-Experiment/" 0 { } { { 0 { 0 ""} 0 622 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "matrix_R\[5\] " "Info: Pin matrix_R\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { matrix_R[5] } } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 13 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { matrix_R[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/参考资料/数电实验二/Digital-Experiment/" 0 { } { { 0 { 0 ""} 0 623 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "matrix_R\[6\] " "Info: Pin matrix_R\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { matrix_R[6] } } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 13 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { matrix_R[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/参考资料/数电实验二/Digital-Experiment/" 0 { } { { 0 { 0 ""} 0 624 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "matrix_R\[7\] " "Info: Pin matrix_R\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { matrix_R[7] } } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 13 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { matrix_R[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/参考资料/数电实验二/Digital-Experiment/" 0 { } { { 0 { 0 ""} 0 625 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "matrix_G\[0\] " "Info: Pin matrix_G\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { matrix_G[0] } } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 14 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { matrix_G[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/参考资料/数电实验二/Digital-Experiment/" 0 { } { { 0 { 0 ""} 0 626 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "matrix_G\[1\] " "Info: Pin matrix_G\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { matrix_G[1] } } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 14 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { matrix_G[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/参考资料/数电实验二/Digital-Experiment/" 0 { } { { 0 { 0 ""} 0 627 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "matrix_G\[2\] " "Info: Pin matrix_G\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { matrix_G[2] } } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 14 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { matrix_G[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/参考资料/数电实验二/Digital-Experiment/" 0 { } { { 0 { 0 ""} 0 628 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "matrix_G\[3\] " "Info: Pin matrix_G\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { matrix_G[3] } } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 14 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { matrix_G[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/参考资料/数电实验二/Digital-Experiment/" 0 { } { { 0 { 0 ""} 0 629 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "matrix_G\[4\] " "Info: Pin matrix_G\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { matrix_G[4] } } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 14 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { matrix_G[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/参考资料/数电实验二/Digital-Experiment/" 0 { } { { 0 { 0 ""} 0 630 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "matrix_G\[5\] " "Info: Pin matrix_G\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { matrix_G[5] } } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 14 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { matrix_G[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/参考资料/数电实验二/Digital-Experiment/" 0 { } { { 0 { 0 ""} 0 631 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "matrix_G\[6\] " "Info: Pin matrix_G\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { matrix_G[6] } } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 14 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { matrix_G[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/参考资料/数电实验二/Digital-Experiment/" 0 { } { { 0 { 0 ""} 0 632 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "matrix_G\[7\] " "Info: Pin matrix_G\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { matrix_G[7] } } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 14 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { matrix_G[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/参考资料/数电实验二/Digital-Experiment/" 0 { } { { 0 { 0 ""} 0 633 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { clk } } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 7 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/参考资料/数电实验二/Digital-Experiment/" 0 { } { { 0 { 0 ""} 0 636 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { rst } } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 10 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/参考资料/数电实验二/Digital-Experiment/" 0 { } { { 0 { 0 ""} 0 639 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_100hz " "Info: Pin clk_100hz not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { clk_100hz } } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 8 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_100hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/参考资料/数电实验二/Digital-Experiment/" 0 { } { { 0 { 0 ""} 0 637 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "button " "Info: Pin button not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { button } } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 9 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { button } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/参考资料/数电实验二/Digital-Experiment/" 0 { } { { 0 { 0 ""} 0 638 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk_100hz Global clock in PIN 20 " "Info: Automatically promoted signal \"clk_100hz\" to use Global clock in PIN 20" {  } { { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 8 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "LedMatrix:led_matrix_inst\|clk_div Global clock " "Info: Automatically promoted signal \"LedMatrix:led_matrix_inst\|clk_div\" to use Global clock" {  } { { "LedMatrix.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/LedMatrix.vhd" 57 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "rst Global clock in PIN 91 " "Info: Automatically promoted some destinations of signal \"rst\" to use Global clock in PIN 91" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LedMatrix:led_matrix_inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[15\] " "Info: Destination \"LedMatrix:led_matrix_inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[15\]\" may be non-global or may not use global clock" {  } { { "LedMatrix_Animation.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/LedMatrix_Animation.vhd" 73 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LedMatrix:led_matrix_inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[23\] " "Info: Destination \"LedMatrix:led_matrix_inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[23\]\" may be non-global or may not use global clock" {  } { { "LedMatrix_Animation.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/LedMatrix_Animation.vhd" 73 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LedMatrix:led_matrix_inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[0\] " "Info: Destination \"LedMatrix:led_matrix_inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[0\]\" may be non-global or may not use global clock" {  } { { "LedMatrix_Animation.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/LedMatrix_Animation.vhd" 73 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LedMatrix:led_matrix_inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[31\] " "Info: Destination \"LedMatrix:led_matrix_inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[31\]\" may be non-global or may not use global clock" {  } { { "LedMatrix_Animation.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/LedMatrix_Animation.vhd" 73 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 10 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "25 unused 3.3V 1 24 0 " "Info: Number of I/O pins in group: 25 (unused VREF, 3.3V VCCIO, 1 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 24 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 29 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "17.161 ns register register " "Info: Estimated most critical path is register to register delay of 17.161 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|pwm_counter\[1\] 1 REG LAB_X13_Y10 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X13_Y10; Fanout = 9; REG Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|pwm_counter\[1\]'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_counter[1] } "NODE_NAME" } } { "LedMatrix_PwmController.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/LedMatrix_PwmController.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.978 ns) 1.928 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[0\]~COUT 2 COMB LAB_X13_Y10 1 " "Info: 2: + IC(0.950 ns) + CELL(0.978 ns) = 1.928 ns; Loc. = LAB_X13_Y10; Fanout = 1; COMB Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[0\]~COUT'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.928 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_counter[1] LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~COUT } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 2.743 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~20 3 COMB LAB_X13_Y10 3 " "Info: 3: + IC(0.000 ns) + CELL(0.815 ns) = 2.743 ns; Loc. = LAB_X13_Y10; Fanout = 3; COMB Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~20'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~COUT LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~20 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.892 ns) + CELL(0.978 ns) 5.613 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~12 4 COMB LAB_X13_Y9 2 " "Info: 4: + IC(1.892 ns) + CELL(0.978 ns) = 5.613 ns; Loc. = LAB_X13_Y9; Fanout = 2; COMB Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~12'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.870 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~20 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.736 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~7 5 COMB LAB_X13_Y9 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 5.736 ns; Loc. = LAB_X13_Y9; Fanout = 2; COMB Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~7'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.859 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~17 6 COMB LAB_X13_Y9 1 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 5.859 ns; Loc. = LAB_X13_Y9; Fanout = 1; COMB Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~17'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 6.674 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~0 7 COMB LAB_X13_Y9 7 " "Info: 7: + IC(0.000 ns) + CELL(0.815 ns) = 6.674 ns; Loc. = LAB_X13_Y9; Fanout = 7; COMB Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.914 ns) 9.568 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[16\]~4 8 COMB LAB_X9_Y8 4 " "Info: 8: + IC(1.980 ns) + CELL(0.914 ns) = 9.568 ns; Loc. = LAB_X9_Y8; Fanout = 4; COMB Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[16\]~4'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.894 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~4 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/db/alt_u_div_die.tdf" 57 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.658 ns) + CELL(0.747 ns) 12.973 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~12 9 COMB LAB_X13_Y9 2 " "Info: 9: + IC(2.658 ns) + CELL(0.747 ns) = 12.973 ns; Loc. = LAB_X13_Y9; Fanout = 2; COMB Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~12'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.405 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~4 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 13.096 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~2 10 COMB LAB_X13_Y9 1 " "Info: 10: + IC(0.000 ns) + CELL(0.123 ns) = 13.096 ns; Loc. = LAB_X13_Y9; Fanout = 1; COMB Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~2'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~2 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 13.219 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~22 11 COMB LAB_X13_Y9 1 " "Info: 11: + IC(0.000 ns) + CELL(0.123 ns) = 13.219 ns; Loc. = LAB_X13_Y9; Fanout = 1; COMB Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~22'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~2 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 14.034 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~5 12 COMB LAB_X13_Y9 4 " "Info: 12: + IC(0.000 ns) + CELL(0.815 ns) = 14.034 ns; Loc. = LAB_X13_Y9; Fanout = 4; COMB Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~5'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~5 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.066 ns) + CELL(1.061 ns) 17.161 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|pwm_counter\[0\] 13 REG LAB_X13_Y10 12 " "Info: 13: + IC(2.066 ns) + CELL(1.061 ns) = 17.161 ns; Loc. = LAB_X13_Y10; Fanout = 12; REG Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|pwm_counter\[0\]'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.127 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~5 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_counter[0] } "NODE_NAME" } } { "LedMatrix_PwmController.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/LedMatrix_PwmController.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.615 ns ( 44.37 % ) " "Info: Total cell delay = 7.615 ns ( 44.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.546 ns ( 55.63 % ) " "Info: Total interconnect delay = 9.546 ns ( 55.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "17.161 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_counter[1] LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~COUT LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~20 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~4 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~2 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~5 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_counter[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X9_Y0 X17_Y11 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.fit.smsg " "Info: Generated suppressed messages file D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4508 " "Info: Peak virtual memory: 4508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 01 20:44:32 2025 " "Info: Processing ended: Wed Oct 01 20:44:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
