// ==============================================================
// Generated by Vitis HLS v2023.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        inter0_233_dout,
        inter0_233_num_data_valid,
        inter0_233_fifo_cap,
        inter0_233_empty_n,
        inter0_233_read,
        convInp_i_din,
        convInp_i_num_data_valid,
        convInp_i_fifo_cap,
        convInp_i_full_n,
        convInp_i_write,
        bound
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] inter0_233_dout;
input  [7:0] inter0_233_num_data_valid;
input  [7:0] inter0_233_fifo_cap;
input   inter0_233_empty_n;
output   inter0_233_read;
output  [23:0] convInp_i_din;
input  [2:0] convInp_i_num_data_valid;
input  [2:0] convInp_i_fifo_cap;
input   convInp_i_full_n;
output   convInp_i_write;
input  [45:0] bound;

reg ap_idle;
reg inter0_233_read;
reg convInp_i_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln107_reg_904;
reg   [0:0] and_ln153_reg_946;
reg    ap_predicate_op161_read_state4;
reg    ap_block_state4_pp0_stage0_iter3;
reg   [0:0] icmp_ln107_reg_904_pp0_iter3_reg;
reg   [0:0] icmp_ln123_reg_908;
reg   [0:0] icmp_ln123_reg_908_pp0_iter3_reg;
reg    ap_predicate_op189_write_state5;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln104_fu_386_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    inter0_233_blk_n;
wire    ap_block_pp0_stage0;
reg    convInp_i_blk_n;
reg   [31:0] reg_321;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln104_reg_891;
wire   [0:0] icmp_ln107_fu_466_p2;
wire   [0:0] and_ln153_fu_650_p2;
wire   [0:0] icmp_ln105_fu_397_p2;
reg   [0:0] icmp_ln105_reg_895;
wire   [1:0] trunc_ln98_fu_462_p1;
reg   [1:0] trunc_ln98_reg_900;
wire   [0:0] icmp_ln123_fu_472_p2;
wire   [1:0] add_ln124_3_fu_494_p2;
reg   [1:0] add_ln124_3_reg_912;
wire   [23:0] p_0_fu_752_p11;
reg   [23:0] p_0_reg_956;
reg    ap_condition_exit_pp0_iter2_stage0;
reg   [4:0] inputBuf_address0;
reg    inputBuf_ce0;
reg    inputBuf_we0;
wire   [4:0] inputBuf_address1;
reg    inputBuf_ce1;
wire   [23:0] inputBuf_q1;
reg   [4:0] inputBuf_1_address0;
reg    inputBuf_1_ce0;
reg    inputBuf_1_we0;
wire   [4:0] inputBuf_1_address1;
reg    inputBuf_1_ce1;
wire   [23:0] inputBuf_1_q1;
reg   [4:0] inputBuf_2_address0;
reg    inputBuf_2_ce0;
reg    inputBuf_2_we0;
wire   [4:0] inputBuf_2_address1;
reg    inputBuf_2_ce1;
wire   [23:0] inputBuf_2_q1;
reg   [4:0] inputBuf_3_address0;
reg    inputBuf_3_ce0;
reg    inputBuf_3_we0;
wire   [4:0] inputBuf_3_address1;
reg    inputBuf_3_ce1;
wire   [23:0] inputBuf_3_q1;
wire   [63:0] zext_ln129_fu_506_p1;
wire   [63:0] zext_ln156_fu_775_p1;
wire   [63:0] zext_ln110_fu_783_p1;
reg   [31:0] read_block_fu_76;
wire   [31:0] select_ln98_fu_446_p3;
wire   [31:0] grp_fu_297_p2;
wire   [0:0] grp_fu_291_p2;
wire    ap_loop_init;
reg   [13:0] i_010_fu_80;
wire   [13:0] i_fu_409_p3;
reg   [45:0] indvar_flatten_fu_84;
wire   [45:0] add_ln104_fu_391_p2;
reg   [31:0] ofm_y_fu_88;
wire   [31:0] ofm_y_6_fu_600_p3;
wire   [0:0] icmp_ln135_fu_520_p2;
wire   [0:0] icmp_ln138_fu_531_p2;
wire   [0:0] icmp_ln141_fu_556_p2;
reg   [31:0] ofm_x_fu_92;
wire   [31:0] ofm_x_3_fu_550_p2;
reg   [31:0] inp_fu_96;
wire   [31:0] inp_13_fu_592_p3;
wire   [31:0] inp_12_fu_711_p2;
reg   [31:0] k_y_fu_100;
wire   [31:0] k_y_5_fu_484_p2;
reg   [31:0] current_block_write_11_fu_104;
wire   [31:0] grp_fu_313_p3;
reg   [31:0] k_x_fu_108;
wire   [31:0] k_x_4_fu_514_p2;
reg   [31:0] current_line_fu_112;
wire   [31:0] grp_fu_285_p2;
reg   [31:0] counter_internal_block_fu_116;
wire   [31:0] counter_internal_block_12_fu_698_p3;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] grp_fu_302_p2;
wire   [0:0] grp_fu_307_p2;
wire   [13:0] add_ln105_fu_403_p2;
wire   [1:0] trunc_ln124_fu_490_p1;
wire   [4:0] trunc_ln105_1_fu_458_p1;
wire   [4:0] trunc_ln105_fu_454_p1;
wire   [4:0] current_line_in_block_fu_500_p2;
wire   [31:0] ofm_y_5_fu_580_p2;
wire   [0:0] icmp_ln144_fu_586_p2;
wire   [26:0] tmp_fu_634_p4;
wire   [0:0] icmp_ln153_fu_628_p2;
wire   [0:0] icmp_ln153_4_fu_644_p2;
wire   [31:0] counter_internal_block_11_fu_686_p2;
wire   [0:0] icmp_ln172_fu_692_p2;
wire   [23:0] p_0_fu_752_p9;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op75_load_state3;
reg    ap_enable_operation_75;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_predicate_op156_load_state4;
reg    ap_enable_operation_156;
reg    ap_enable_state4_pp0_iter3_stage0;
reg    ap_predicate_op171_store_state4;
reg    ap_enable_operation_171;
reg    ap_predicate_op185_store_state4;
reg    ap_enable_operation_185;
reg    ap_predicate_op76_load_state3;
reg    ap_enable_operation_76;
reg    ap_predicate_op157_load_state4;
reg    ap_enable_operation_157;
reg    ap_predicate_op169_store_state4;
reg    ap_enable_operation_169;
reg    ap_predicate_op183_store_state4;
reg    ap_enable_operation_183;
reg    ap_predicate_op77_load_state3;
reg    ap_enable_operation_77;
reg    ap_predicate_op158_load_state4;
reg    ap_enable_operation_158;
reg    ap_predicate_op167_store_state4;
reg    ap_enable_operation_167;
reg    ap_predicate_op181_store_state4;
reg    ap_enable_operation_181;
reg    ap_predicate_op78_load_state3;
reg    ap_enable_operation_78;
reg    ap_predicate_op159_load_state4;
reg    ap_enable_operation_159;
reg    ap_predicate_op173_store_state4;
reg    ap_enable_operation_173;
reg    ap_predicate_op187_store_state4;
reg    ap_enable_operation_187;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_698;
reg    ap_condition_702;
reg    ap_condition_705;
reg    ap_condition_708;
reg    ap_condition_711;
reg    ap_condition_714;
wire   [1:0] p_0_fu_752_p1;
wire   [1:0] p_0_fu_752_p3;
wire  signed [1:0] p_0_fu_752_p5;
wire  signed [1:0] p_0_fu_752_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 read_block_fu_76 = 32'd0;
#0 i_010_fu_80 = 14'd0;
#0 indvar_flatten_fu_84 = 46'd0;
#0 ofm_y_fu_88 = 32'd0;
#0 ofm_x_fu_92 = 32'd0;
#0 inp_fu_96 = 32'd0;
#0 k_y_fu_100 = 32'd0;
#0 current_block_write_11_fu_104 = 32'd0;
#0 k_x_fu_108 = 32'd0;
#0 current_line_fu_112 = 32'd0;
#0 counter_internal_block_fu_116 = 32'd0;
#0 ap_done_reg = 1'b0;
end

BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBbkb #(
    .DataWidth( 24 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
inputBuf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_address0),
    .ce0(inputBuf_ce0),
    .we0(inputBuf_we0),
    .d0(inter0_233_dout),
    .address1(inputBuf_address1),
    .ce1(inputBuf_ce1),
    .q1(inputBuf_q1)
);

BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBbkb #(
    .DataWidth( 24 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
inputBuf_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_1_address0),
    .ce0(inputBuf_1_ce0),
    .we0(inputBuf_1_we0),
    .d0(inter0_233_dout),
    .address1(inputBuf_1_address1),
    .ce1(inputBuf_1_ce1),
    .q1(inputBuf_1_q1)
);

BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBbkb #(
    .DataWidth( 24 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
inputBuf_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_2_address0),
    .ce0(inputBuf_2_ce0),
    .we0(inputBuf_2_we0),
    .d0(inter0_233_dout),
    .address1(inputBuf_2_address1),
    .ce1(inputBuf_2_ce1),
    .q1(inputBuf_2_q1)
);

BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBbkb #(
    .DataWidth( 24 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
inputBuf_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_3_address0),
    .ce0(inputBuf_3_ce0),
    .we0(inputBuf_3_we0),
    .d0(inter0_233_dout),
    .address1(inputBuf_3_address1),
    .ce1(inputBuf_3_ce1),
    .q1(inputBuf_3_q1)
);

BlackBoxJam_sparsemux_9_2_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 24 ))
sparsemux_9_2_24_1_1_U28(
    .din0(inputBuf_q1),
    .din1(inputBuf_1_q1),
    .din2(inputBuf_2_q1),
    .din3(inputBuf_3_q1),
    .def(p_0_fu_752_p9),
    .sel(add_ln124_3_reg_912),
    .dout(p_0_fu_752_p11)
);

BlackBoxJam_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter2_stage0)) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (grp_fu_291_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd1) & (icmp_ln104_reg_891 == 1'd0)))) begin
        counter_internal_block_fu_116 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_891 == 1'd0))) begin
        counter_internal_block_fu_116 <= counter_internal_block_12_fu_698_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        current_block_write_11_fu_104 <= 32'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln153_fu_650_p2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (grp_fu_291_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_891 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (grp_fu_291_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd1) & (icmp_ln104_reg_891 == 1'd0)))) begin
        current_block_write_11_fu_104 <= grp_fu_313_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln153_fu_650_p2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (grp_fu_291_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_891 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (grp_fu_291_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd1) & (icmp_ln104_reg_891 == 1'd0)))) begin
        current_line_fu_112 <= 32'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln153_fu_650_p2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (grp_fu_291_p2 == 1'd0) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_891 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (grp_fu_291_p2 == 1'd0) & (icmp_ln107_fu_466_p2 == 1'd1) & (icmp_ln104_reg_891 == 1'd0)))) begin
        current_line_fu_112 <= grp_fu_285_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_010_fu_80 <= 14'd0;
        end else if (((icmp_ln104_fu_386_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_010_fu_80 <= i_fu_409_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_84 <= 46'd0;
        end else if (((icmp_ln104_fu_386_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten_fu_84 <= add_ln104_fu_391_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            inp_fu_96 <= 32'd0;
        end else if ((1'b1 == ap_condition_702)) begin
            inp_fu_96 <= inp_12_fu_711_p2;
        end else if ((1'b1 == ap_condition_698)) begin
            inp_fu_96 <= inp_13_fu_592_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln138_fu_531_p2 == 1'd0) & (icmp_ln135_fu_520_p2 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln123_fu_472_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_891 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln141_fu_556_p2 == 1'd0) & (icmp_ln138_fu_531_p2 == 1'd1) & (icmp_ln135_fu_520_p2 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln123_fu_472_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_891 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln141_fu_556_p2 == 1'd1) & (icmp_ln138_fu_531_p2 == 1'd1) & (icmp_ln135_fu_520_p2 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln123_fu_472_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_891 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        k_x_fu_108 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_fu_520_p2 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln123_fu_472_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_891 == 1'd0))) begin
        k_x_fu_108 <= k_x_4_fu_514_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln138_fu_531_p2 == 1'd1) & (icmp_ln135_fu_520_p2 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln123_fu_472_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_891 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        k_y_fu_100 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln138_fu_531_p2 == 1'd0) & (icmp_ln135_fu_520_p2 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln123_fu_472_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_891 == 1'd0))) begin
        k_y_fu_100 <= k_y_5_fu_484_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln141_fu_556_p2 == 1'd1) & (icmp_ln138_fu_531_p2 == 1'd1) & (icmp_ln135_fu_520_p2 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln123_fu_472_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_891 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ofm_x_fu_92 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln141_fu_556_p2 == 1'd0) & (icmp_ln138_fu_531_p2 == 1'd1) & (icmp_ln135_fu_520_p2 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln123_fu_472_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_891 == 1'd0))) begin
        ofm_x_fu_92 <= ofm_x_3_fu_550_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ofm_y_fu_88 <= 32'd0;
        end else if ((1'b1 == ap_condition_698)) begin
            ofm_y_fu_88 <= ofm_y_6_fu_600_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_block_fu_76 <= 32'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln153_fu_650_p2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (grp_fu_291_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_891 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (grp_fu_291_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd1) & (icmp_ln104_reg_891 == 1'd0)))) begin
        read_block_fu_76 <= grp_fu_297_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln153_fu_650_p2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_891 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln153_fu_650_p2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (grp_fu_291_p2 == 1'd0) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_891 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (grp_fu_291_p2 == 1'd0) & (icmp_ln107_fu_466_p2 == 1'd1) & (icmp_ln104_reg_891 == 1'd0)))) begin
        read_block_fu_76 <= select_ln98_fu_446_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln124_3_reg_912 <= add_ln124_3_fu_494_p2;
        and_ln153_reg_946 <= and_ln153_fu_650_p2;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln107_reg_904 <= icmp_ln107_fu_466_p2;
        icmp_ln107_reg_904_pp0_iter3_reg <= icmp_ln107_reg_904;
        icmp_ln123_reg_908 <= icmp_ln123_fu_472_p2;
        icmp_ln123_reg_908_pp0_iter3_reg <= icmp_ln123_reg_908;
        p_0_reg_956 <= p_0_fu_752_p11;
        trunc_ln98_reg_900 <= trunc_ln98_fu_462_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln104_reg_891 <= icmp_ln104_fu_386_p2;
        icmp_ln105_reg_895 <= icmp_ln105_fu_397_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln153_fu_650_p2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_891 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln107_fu_466_p2 == 1'd1) & (icmp_ln104_reg_891 == 1'd0)))) begin
        reg_321 <= current_line_fu_112;
    end
end

always @ (*) begin
    if (((icmp_ln104_fu_386_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln104_reg_891 == 1'd1))) begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op189_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        convInp_i_blk_n = convInp_i_full_n;
    end else begin
        convInp_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op189_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        convInp_i_write = 1'b1;
    end else begin
        convInp_i_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_705)) begin
        if ((icmp_ln107_reg_904 == 1'd1)) begin
            inputBuf_1_address0 = zext_ln110_fu_783_p1;
        end else if (((1'd1 == and_ln153_reg_946) & (icmp_ln107_reg_904 == 1'd0))) begin
            inputBuf_1_address0 = zext_ln156_fu_775_p1;
        end else begin
            inputBuf_1_address0 = 'bx;
        end
    end else begin
        inputBuf_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_904 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_900 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln153_reg_946) & (icmp_ln107_reg_904 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_900 == 2'd1)))) begin
        inputBuf_1_ce0 = 1'b1;
    end else begin
        inputBuf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_1_ce1 = 1'b1;
    end else begin
        inputBuf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_904 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_900 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln153_reg_946) & (icmp_ln107_reg_904 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_900 == 2'd1)))) begin
        inputBuf_1_we0 = 1'b1;
    end else begin
        inputBuf_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_708)) begin
        if ((icmp_ln107_reg_904 == 1'd1)) begin
            inputBuf_2_address0 = zext_ln110_fu_783_p1;
        end else if (((1'd1 == and_ln153_reg_946) & (icmp_ln107_reg_904 == 1'd0))) begin
            inputBuf_2_address0 = zext_ln156_fu_775_p1;
        end else begin
            inputBuf_2_address0 = 'bx;
        end
    end else begin
        inputBuf_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_904 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_900 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln153_reg_946) & (icmp_ln107_reg_904 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_900 == 2'd2)))) begin
        inputBuf_2_ce0 = 1'b1;
    end else begin
        inputBuf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_2_ce1 = 1'b1;
    end else begin
        inputBuf_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_904 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_900 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln153_reg_946) & (icmp_ln107_reg_904 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_900 == 2'd2)))) begin
        inputBuf_2_we0 = 1'b1;
    end else begin
        inputBuf_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_711)) begin
        if ((icmp_ln107_reg_904 == 1'd1)) begin
            inputBuf_3_address0 = zext_ln110_fu_783_p1;
        end else if (((1'd1 == and_ln153_reg_946) & (icmp_ln107_reg_904 == 1'd0))) begin
            inputBuf_3_address0 = zext_ln156_fu_775_p1;
        end else begin
            inputBuf_3_address0 = 'bx;
        end
    end else begin
        inputBuf_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_904 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_900 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln153_reg_946) & (icmp_ln107_reg_904 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_900 == 2'd3)))) begin
        inputBuf_3_ce0 = 1'b1;
    end else begin
        inputBuf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_3_ce1 = 1'b1;
    end else begin
        inputBuf_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_904 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_900 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln153_reg_946) & (icmp_ln107_reg_904 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_900 == 2'd3)))) begin
        inputBuf_3_we0 = 1'b1;
    end else begin
        inputBuf_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_714)) begin
        if ((icmp_ln107_reg_904 == 1'd1)) begin
            inputBuf_address0 = zext_ln110_fu_783_p1;
        end else if (((1'd1 == and_ln153_reg_946) & (icmp_ln107_reg_904 == 1'd0))) begin
            inputBuf_address0 = zext_ln156_fu_775_p1;
        end else begin
            inputBuf_address0 = 'bx;
        end
    end else begin
        inputBuf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_904 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_900 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln153_reg_946) & (icmp_ln107_reg_904 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_900 == 2'd0)))) begin
        inputBuf_ce0 = 1'b1;
    end else begin
        inputBuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_ce1 = 1'b1;
    end else begin
        inputBuf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_904 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_900 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln153_reg_946) & (icmp_ln107_reg_904 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_900 == 2'd0)))) begin
        inputBuf_we0 = 1'b1;
    end else begin
        inputBuf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (icmp_ln107_reg_904 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op161_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        inter0_233_blk_n = inter0_233_empty_n;
    end else begin
        inter0_233_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln107_reg_904 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op161_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        inter0_233_read = 1'b1;
    end else begin
        inter0_233_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln104_fu_391_p2 = (indvar_flatten_fu_84 + 46'd1);

assign add_ln105_fu_403_p2 = (i_010_fu_80 + 14'd1);

assign add_ln124_3_fu_494_p2 = (trunc_ln124_fu_490_p1 + trunc_ln98_fu_462_p1);

assign and_ln153_fu_650_p2 = (icmp_ln153_fu_628_p2 & icmp_ln153_4_fu_644_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter4)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter4)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter4)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (((icmp_ln107_reg_904 == 1'd1) & (inter0_233_empty_n == 1'b0)) | ((ap_predicate_op161_read_state4 == 1'b1) & (inter0_233_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((ap_predicate_op189_write_state5 == 1'b1) & (convInp_i_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_698 = ((icmp_ln141_fu_556_p2 == 1'd1) & (icmp_ln138_fu_531_p2 == 1'd1) & (icmp_ln135_fu_520_p2 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln123_fu_472_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_891 == 1'd0));
end

always @ (*) begin
    ap_condition_702 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln107_fu_466_p2 == 1'd1) & (icmp_ln104_reg_891 == 1'd0));
end

always @ (*) begin
    ap_condition_705 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_900 == 2'd1));
end

always @ (*) begin
    ap_condition_708 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_900 == 2'd2));
end

always @ (*) begin
    ap_condition_711 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_900 == 2'd3));
end

always @ (*) begin
    ap_condition_714 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln98_reg_900 == 2'd0));
end

always @ (*) begin
    ap_enable_operation_156 = (ap_predicate_op156_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_157 = (ap_predicate_op157_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_158 = (ap_predicate_op158_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_159 = (ap_predicate_op159_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_167 = (ap_predicate_op167_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_169 = (ap_predicate_op169_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_171 = (ap_predicate_op171_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_173 = (ap_predicate_op173_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_181 = (ap_predicate_op181_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_183 = (ap_predicate_op183_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_185 = (ap_predicate_op185_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_187 = (ap_predicate_op187_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_75 = (ap_predicate_op75_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_76 = (ap_predicate_op76_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_77 = (ap_predicate_op77_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_78 = (ap_predicate_op78_load_state3 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

always @ (*) begin
    ap_predicate_op156_load_state4 = ((icmp_ln123_reg_908 == 1'd1) & (icmp_ln107_reg_904 == 1'd0));
end

always @ (*) begin
    ap_predicate_op157_load_state4 = ((icmp_ln123_reg_908 == 1'd1) & (icmp_ln107_reg_904 == 1'd0));
end

always @ (*) begin
    ap_predicate_op158_load_state4 = ((icmp_ln123_reg_908 == 1'd1) & (icmp_ln107_reg_904 == 1'd0));
end

always @ (*) begin
    ap_predicate_op159_load_state4 = ((icmp_ln123_reg_908 == 1'd1) & (icmp_ln107_reg_904 == 1'd0));
end

always @ (*) begin
    ap_predicate_op161_read_state4 = ((1'd1 == and_ln153_reg_946) & (icmp_ln107_reg_904 == 1'd0));
end

always @ (*) begin
    ap_predicate_op167_store_state4 = ((1'd1 == and_ln153_reg_946) & (icmp_ln107_reg_904 == 1'd0) & (trunc_ln98_reg_900 == 2'd2));
end

always @ (*) begin
    ap_predicate_op169_store_state4 = ((1'd1 == and_ln153_reg_946) & (icmp_ln107_reg_904 == 1'd0) & (trunc_ln98_reg_900 == 2'd1));
end

always @ (*) begin
    ap_predicate_op171_store_state4 = ((1'd1 == and_ln153_reg_946) & (icmp_ln107_reg_904 == 1'd0) & (trunc_ln98_reg_900 == 2'd0));
end

always @ (*) begin
    ap_predicate_op173_store_state4 = ((1'd1 == and_ln153_reg_946) & (icmp_ln107_reg_904 == 1'd0) & (trunc_ln98_reg_900 == 2'd3));
end

always @ (*) begin
    ap_predicate_op181_store_state4 = ((icmp_ln107_reg_904 == 1'd1) & (trunc_ln98_reg_900 == 2'd2));
end

always @ (*) begin
    ap_predicate_op183_store_state4 = ((icmp_ln107_reg_904 == 1'd1) & (trunc_ln98_reg_900 == 2'd1));
end

always @ (*) begin
    ap_predicate_op185_store_state4 = ((icmp_ln107_reg_904 == 1'd1) & (trunc_ln98_reg_900 == 2'd0));
end

always @ (*) begin
    ap_predicate_op187_store_state4 = ((icmp_ln107_reg_904 == 1'd1) & (trunc_ln98_reg_900 == 2'd3));
end

always @ (*) begin
    ap_predicate_op189_write_state5 = ((icmp_ln123_reg_908_pp0_iter3_reg == 1'd1) & (icmp_ln107_reg_904_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op75_load_state3 = ((icmp_ln123_fu_472_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_891 == 1'd0));
end

always @ (*) begin
    ap_predicate_op76_load_state3 = ((icmp_ln123_fu_472_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_891 == 1'd0));
end

always @ (*) begin
    ap_predicate_op77_load_state3 = ((icmp_ln123_fu_472_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_891 == 1'd0));
end

always @ (*) begin
    ap_predicate_op78_load_state3 = ((icmp_ln123_fu_472_p2 == 1'd1) & (icmp_ln107_fu_466_p2 == 1'd0) & (icmp_ln104_reg_891 == 1'd0));
end

assign convInp_i_din = p_0_reg_956;

assign counter_internal_block_11_fu_686_p2 = (counter_internal_block_fu_116 + 32'd1);

assign counter_internal_block_12_fu_698_p3 = ((icmp_ln172_fu_692_p2[0:0] == 1'b1) ? 32'd0 : counter_internal_block_11_fu_686_p2);

assign current_line_in_block_fu_500_p2 = (trunc_ln105_1_fu_458_p1 + trunc_ln105_fu_454_p1);

assign grp_fu_285_p2 = (current_line_fu_112 + 32'd1);

assign grp_fu_291_p2 = ((grp_fu_285_p2 == 32'd32) ? 1'b1 : 1'b0);

assign grp_fu_297_p2 = (select_ln98_fu_446_p3 + 32'd1);

assign grp_fu_302_p2 = (current_block_write_11_fu_104 + 32'd1);

assign grp_fu_307_p2 = ((grp_fu_302_p2 == 32'd4) ? 1'b1 : 1'b0);

assign grp_fu_313_p3 = ((grp_fu_307_p2[0:0] == 1'b1) ? 32'd0 : grp_fu_302_p2);

assign i_fu_409_p3 = ((icmp_ln105_fu_397_p2[0:0] == 1'b1) ? 14'd1 : add_ln105_fu_403_p2);

assign icmp_ln104_fu_386_p2 = ((indvar_flatten_fu_84 == bound) ? 1'b1 : 1'b0);

assign icmp_ln105_fu_397_p2 = ((i_010_fu_80 == 14'd8196) ? 1'b1 : 1'b0);

assign icmp_ln107_fu_466_p2 = ((inp_fu_96 < 32'd96) ? 1'b1 : 1'b0);

assign icmp_ln123_fu_472_p2 = ((counter_internal_block_fu_116 < 32'd269) ? 1'b1 : 1'b0);

assign icmp_ln135_fu_520_p2 = ((k_x_4_fu_514_p2 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln138_fu_531_p2 = ((k_y_5_fu_484_p2 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln141_fu_556_p2 = ((ofm_x_3_fu_550_p2 == 32'd30) ? 1'b1 : 1'b0);

assign icmp_ln144_fu_586_p2 = ((ofm_y_5_fu_580_p2 == 32'd30) ? 1'b1 : 1'b0);

assign icmp_ln153_4_fu_644_p2 = ((tmp_fu_634_p4 == 27'd0) ? 1'b1 : 1'b0);

assign icmp_ln153_fu_628_p2 = ((counter_internal_block_fu_116 < 32'd31) ? 1'b1 : 1'b0);

assign icmp_ln172_fu_692_p2 = ((counter_internal_block_11_fu_686_p2 == 32'd269) ? 1'b1 : 1'b0);

assign inp_12_fu_711_p2 = (inp_fu_96 + 32'd1);

assign inp_13_fu_592_p3 = ((icmp_ln144_fu_586_p2[0:0] == 1'b1) ? 32'd0 : inp_fu_96);

assign inputBuf_1_address1 = zext_ln129_fu_506_p1;

assign inputBuf_2_address1 = zext_ln129_fu_506_p1;

assign inputBuf_3_address1 = zext_ln129_fu_506_p1;

assign inputBuf_address1 = zext_ln129_fu_506_p1;

assign k_x_4_fu_514_p2 = (k_x_fu_108 + 32'd1);

assign k_y_5_fu_484_p2 = (k_y_fu_100 + 32'd1);

assign ofm_x_3_fu_550_p2 = (ofm_x_fu_92 + 32'd1);

assign ofm_y_5_fu_580_p2 = (ofm_y_fu_88 + 32'd1);

assign ofm_y_6_fu_600_p3 = ((icmp_ln144_fu_586_p2[0:0] == 1'b1) ? 32'd0 : ofm_y_5_fu_580_p2);

assign p_0_fu_752_p9 = 'bx;

assign select_ln98_fu_446_p3 = ((icmp_ln105_reg_895[0:0] == 1'b1) ? 32'd0 : read_block_fu_76);

assign tmp_fu_634_p4 = {{select_ln98_fu_446_p3[31:5]}};

assign trunc_ln105_1_fu_458_p1 = ofm_x_fu_92[4:0];

assign trunc_ln105_fu_454_p1 = k_x_fu_108[4:0];

assign trunc_ln124_fu_490_p1 = k_y_5_fu_484_p2[1:0];

assign trunc_ln98_fu_462_p1 = current_block_write_11_fu_104[1:0];

assign zext_ln110_fu_783_p1 = reg_321;

assign zext_ln129_fu_506_p1 = current_line_in_block_fu_500_p2;

assign zext_ln156_fu_775_p1 = reg_321;

endmodule //BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2
