* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Sep 19 2024 18:23:58

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : leds_c_0
T_1_3_wire_logic_cluster/lc_0/out
T_1_3_lc_trk_g1_0
T_1_3_wire_logic_cluster/lc_6/in_3

T_1_3_wire_logic_cluster/lc_0/out
T_0_2_lc_trk_g1_0
T_0_2_wire_io_cluster/io_1/D_OUT_0

End 

Net : leds_c_1
T_1_3_wire_logic_cluster/lc_6/out
T_1_3_lc_trk_g3_6
T_1_3_wire_logic_cluster/lc_2/in_3

T_1_3_wire_logic_cluster/lc_6/out
T_0_3_lc_trk_g1_6
T_0_3_wire_io_cluster/io_1/D_OUT_0

End 

Net : leds_c_2
T_1_3_wire_logic_cluster/lc_2/out
T_1_3_lc_trk_g2_2
T_1_3_wire_logic_cluster/lc_3/in_3

T_1_3_wire_logic_cluster/lc_2/out
T_0_3_lc_trk_g0_2
T_0_3_wire_io_cluster/io_0/D_OUT_0

End 

Net : leds_c_3
T_1_3_wire_logic_cluster/lc_3/out
T_1_3_lc_trk_g0_3
T_1_3_wire_logic_cluster/lc_0/in_3

T_1_3_wire_logic_cluster/lc_3/out
T_0_2_lc_trk_g1_3
T_0_2_wire_io_cluster/io_0/D_OUT_0

End 

Net : enable_c_g
T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_3_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_3_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_3_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_3_wire_logic_cluster/lc_3/clk

End 

Net : reset_c
T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span4_horz_36
T_1_0_span4_vert_36
T_1_3_lc_trk_g0_4
T_1_3_wire_logic_cluster/lc_5/s_r

T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span4_horz_36
T_1_0_span4_vert_36
T_1_3_lc_trk_g0_4
T_1_3_wire_logic_cluster/lc_5/s_r

T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span4_horz_36
T_1_0_span4_vert_36
T_1_3_lc_trk_g0_4
T_1_3_wire_logic_cluster/lc_5/s_r

T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span4_horz_36
T_1_0_span4_vert_36
T_1_3_lc_trk_g0_4
T_1_3_wire_logic_cluster/lc_5/s_r

End 

