Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Aug 05 21:41:28 2020
| Host         : DESKTOP-U9MK50B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.520    -4969.516                  12611               104475        0.031        0.000                      0               104475        3.750        0.000                       0                 48564  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -1.520    -4969.516                  12611               104343        0.031        0.000                      0               104343        3.750        0.000                       0                 48564  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.997        0.000                      0                  132        0.212        0.000                      0                  132  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :        12611  Failing Endpoints,  Worst Slack       -1.520ns,  Total Violation    -4969.516ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.520ns  (required time - arrival time)
  Source:                 design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.169ns  (logic 5.070ns (45.394%)  route 6.099ns (54.606%))
  Logic Levels:           17  (CARRY4=11 LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.711     3.005    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X57Y57         FDRE                                         r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]/Q
                         net (fo=131, routed)         0.664     4.125    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]
    SLICE_X58Y57         LUT2 (Prop_lut2_I0_O)        0.124     4.249 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_33/O
                         net (fo=1, routed)           0.000     4.249    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_33_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.762 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.762    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_21_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.085 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_16/O[1]
                         net (fo=3, routed)           0.845     5.930    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata4[5]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.306     6.236 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_19/O
                         net (fo=1, routed)           0.000     6.236    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_19_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.786 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.786    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_12_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.008 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_239/O[0]
                         net (fo=6, routed)           0.814     7.822    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_239_n_7
    SLICE_X55Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     8.653 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_456/CO[3]
                         net (fo=1, routed)           0.000     8.653    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_456_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.767 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_380/CO[3]
                         net (fo=1, routed)           0.000     8.767    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_380_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.881 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_285/CO[3]
                         net (fo=1, routed)           0.000     8.881    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_285_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.995 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_284/CO[3]
                         net (fo=1, routed)           0.000     8.995    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_284_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.109 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_162/CO[3]
                         net (fo=1, routed)           0.000     9.109    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_162_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.348 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_161/O[2]
                         net (fo=5, routed)           0.933    10.282    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_161_n_5
    SLICE_X54Y58         LUT4 (Prop_lut4_I0_O)        0.302    10.584 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_66/O
                         net (fo=1, routed)           0.000    10.584    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_66_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.960 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_12/CO[3]
                         net (fo=4, routed)           1.004    11.964    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata2
    SLICE_X49Y57         LUT2 (Prop_lut2_I1_O)        0.124    12.088 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_57/O
                         net (fo=1, routed)           0.295    12.383    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata111_out
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.507 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_10/O
                         net (fo=32, routed)          1.543    14.050    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_10_n_0
    SLICE_X53Y47         LUT5 (Prop_lut5_I3_O)        0.124    14.174 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[17]_i_1/O
                         net (fo=1, routed)           0.000    14.174    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[17]_i_1_n_0
    SLICE_X53Y47         FDRE                                         r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.483    12.663    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X53Y47         FDRE                                         r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[17]/C
                         clock pessimism              0.115    12.777    
                         clock uncertainty           -0.154    12.623    
    SLICE_X53Y47         FDRE (Setup_fdre_C_D)        0.031    12.654    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[17]
  -------------------------------------------------------------------
                         required time                         12.654    
                         arrival time                         -14.174    
  -------------------------------------------------------------------
                         slack                                 -1.520    

Slack (VIOLATED) :        -1.474ns  (required time - arrival time)
  Source:                 design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.193ns  (logic 5.070ns (45.296%)  route 6.123ns (54.704%))
  Logic Levels:           17  (CARRY4=11 LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.711     3.005    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X57Y57         FDRE                                         r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]/Q
                         net (fo=131, routed)         0.664     4.125    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]
    SLICE_X58Y57         LUT2 (Prop_lut2_I0_O)        0.124     4.249 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_33/O
                         net (fo=1, routed)           0.000     4.249    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_33_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.762 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.762    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_21_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.085 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_16/O[1]
                         net (fo=3, routed)           0.845     5.930    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata4[5]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.306     6.236 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_19/O
                         net (fo=1, routed)           0.000     6.236    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_19_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.786 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.786    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_12_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.008 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_239/O[0]
                         net (fo=6, routed)           0.814     7.822    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_239_n_7
    SLICE_X55Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     8.653 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_456/CO[3]
                         net (fo=1, routed)           0.000     8.653    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_456_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.767 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_380/CO[3]
                         net (fo=1, routed)           0.000     8.767    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_380_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.881 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_285/CO[3]
                         net (fo=1, routed)           0.000     8.881    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_285_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.995 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_284/CO[3]
                         net (fo=1, routed)           0.000     8.995    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_284_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.109 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_162/CO[3]
                         net (fo=1, routed)           0.000     9.109    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_162_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.348 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_161/O[2]
                         net (fo=5, routed)           0.933    10.282    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_161_n_5
    SLICE_X54Y58         LUT4 (Prop_lut4_I0_O)        0.302    10.584 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_66/O
                         net (fo=1, routed)           0.000    10.584    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_66_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.960 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_12/CO[3]
                         net (fo=4, routed)           1.004    11.964    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata2
    SLICE_X49Y57         LUT2 (Prop_lut2_I1_O)        0.124    12.088 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_57/O
                         net (fo=1, routed)           0.295    12.383    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata111_out
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.507 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_10/O
                         net (fo=32, routed)          1.567    14.074    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_10_n_0
    SLICE_X55Y46         LUT5 (Prop_lut5_I3_O)        0.124    14.198 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[3]_i_1/O
                         net (fo=1, routed)           0.000    14.198    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[3]_i_1_n_0
    SLICE_X55Y46         FDRE                                         r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.553    12.733    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X55Y46         FDRE                                         r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[3]/C
                         clock pessimism              0.115    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X55Y46         FDRE (Setup_fdre_C_D)        0.031    12.724    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                         -14.198    
  -------------------------------------------------------------------
                         slack                                 -1.474    

Slack (VIOLATED) :        -1.458ns  (required time - arrival time)
  Source:                 design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.106ns  (logic 5.070ns (45.652%)  route 6.036ns (54.348%))
  Logic Levels:           17  (CARRY4=11 LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.711     3.005    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X57Y57         FDRE                                         r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]/Q
                         net (fo=131, routed)         0.664     4.125    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]
    SLICE_X58Y57         LUT2 (Prop_lut2_I0_O)        0.124     4.249 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_33/O
                         net (fo=1, routed)           0.000     4.249    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_33_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.762 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.762    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_21_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.085 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_16/O[1]
                         net (fo=3, routed)           0.845     5.930    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata4[5]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.306     6.236 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_19/O
                         net (fo=1, routed)           0.000     6.236    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_19_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.786 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.786    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_12_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.008 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_239/O[0]
                         net (fo=6, routed)           0.814     7.822    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_239_n_7
    SLICE_X55Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     8.653 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_456/CO[3]
                         net (fo=1, routed)           0.000     8.653    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_456_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.767 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_380/CO[3]
                         net (fo=1, routed)           0.000     8.767    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_380_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.881 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_285/CO[3]
                         net (fo=1, routed)           0.000     8.881    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_285_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.995 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_284/CO[3]
                         net (fo=1, routed)           0.000     8.995    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_284_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.109 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_162/CO[3]
                         net (fo=1, routed)           0.000     9.109    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_162_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.348 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_161/O[2]
                         net (fo=5, routed)           0.933    10.282    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_161_n_5
    SLICE_X54Y58         LUT4 (Prop_lut4_I0_O)        0.302    10.584 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_66/O
                         net (fo=1, routed)           0.000    10.584    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_66_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.960 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_12/CO[3]
                         net (fo=4, routed)           1.004    11.964    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata2
    SLICE_X49Y57         LUT2 (Prop_lut2_I1_O)        0.124    12.088 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_57/O
                         net (fo=1, routed)           0.295    12.383    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata111_out
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.507 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_10/O
                         net (fo=32, routed)          1.480    13.987    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_10_n_0
    SLICE_X53Y42         LUT5 (Prop_lut5_I3_O)        0.124    14.111 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[8]_i_1/O
                         net (fo=1, routed)           0.000    14.111    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[8]_i_1_n_0
    SLICE_X53Y42         FDRE                                         r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.481    12.660    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X53Y42         FDRE                                         r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[8]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X53Y42         FDRE (Setup_fdre_C_D)        0.031    12.652    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.652    
                         arrival time                         -14.111    
  -------------------------------------------------------------------
                         slack                                 -1.458    

Slack (VIOLATED) :        -1.409ns  (required time - arrival time)
  Source:                 design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.062ns  (logic 2.525ns (22.827%)  route 8.537ns (77.173%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.706     3.000    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/x_reg[2]/Q
                         net (fo=2777, routed)        1.464     4.920    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/x_reg[2]
    SLICE_X64Y56         LUT3 (Prop_lut3_I2_O)        0.124     5.044 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_381/O
                         net (fo=2, routed)           0.587     5.631    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_381_n_0
    SLICE_X65Y55         LUT4 (Prop_lut4_I3_O)        0.124     5.755 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_384/O
                         net (fo=1, routed)           0.000     5.755    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_384_n_0
    SLICE_X65Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     6.003 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_245/O[3]
                         net (fo=1346, routed)        2.955     8.958    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_245_n_4
    SLICE_X20Y9          MUXF8 (Prop_muxf8_S_O)       0.465     9.423 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_426/O
                         net (fo=1, routed)           1.301    10.724    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_426_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.319    11.043 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_264/O
                         net (fo=1, routed)           0.000    11.043    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_264_n_0
    SLICE_X48Y23         MUXF7 (Prop_muxf7_I1_O)      0.245    11.288 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_145/O
                         net (fo=1, routed)           0.000    11.288    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_145_n_0
    SLICE_X48Y23         MUXF8 (Prop_muxf8_I0_O)      0.104    11.392 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_56/O
                         net (fo=1, routed)           1.166    12.558    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_56_n_0
    SLICE_X61Y36         LUT5 (Prop_lut5_I4_O)        0.316    12.874 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_9/O
                         net (fo=1, routed)           1.064    13.938    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rready_time[31]
    SLICE_X53Y48         LUT5 (Prop_lut5_I2_O)        0.124    14.062 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_2/O
                         net (fo=1, routed)           0.000    14.062    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_2_n_0
    SLICE_X53Y48         FDRE                                         r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.483    12.663    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X53Y48         FDRE                                         r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]/C
                         clock pessimism              0.115    12.777    
                         clock uncertainty           -0.154    12.623    
    SLICE_X53Y48         FDRE (Setup_fdre_C_D)        0.029    12.652    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]
  -------------------------------------------------------------------
                         required time                         12.652    
                         arrival time                         -14.062    
  -------------------------------------------------------------------
                         slack                                 -1.409    

Slack (VIOLATED) :        -1.408ns  (required time - arrival time)
  Source:                 design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.058ns  (logic 5.070ns (45.850%)  route 5.988ns (54.150%))
  Logic Levels:           17  (CARRY4=11 LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.711     3.005    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X57Y57         FDRE                                         r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]/Q
                         net (fo=131, routed)         0.664     4.125    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]
    SLICE_X58Y57         LUT2 (Prop_lut2_I0_O)        0.124     4.249 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_33/O
                         net (fo=1, routed)           0.000     4.249    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_33_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.762 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.762    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_21_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.085 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_16/O[1]
                         net (fo=3, routed)           0.845     5.930    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata4[5]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.306     6.236 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_19/O
                         net (fo=1, routed)           0.000     6.236    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_19_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.786 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.786    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_12_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.008 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_239/O[0]
                         net (fo=6, routed)           0.814     7.822    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_239_n_7
    SLICE_X55Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     8.653 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_456/CO[3]
                         net (fo=1, routed)           0.000     8.653    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_456_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.767 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_380/CO[3]
                         net (fo=1, routed)           0.000     8.767    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_380_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.881 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_285/CO[3]
                         net (fo=1, routed)           0.000     8.881    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_285_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.995 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_284/CO[3]
                         net (fo=1, routed)           0.000     8.995    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_284_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.109 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_162/CO[3]
                         net (fo=1, routed)           0.000     9.109    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_162_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.348 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_161/O[2]
                         net (fo=5, routed)           0.933    10.282    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_161_n_5
    SLICE_X54Y58         LUT4 (Prop_lut4_I0_O)        0.302    10.584 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_66/O
                         net (fo=1, routed)           0.000    10.584    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_66_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.960 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_12/CO[3]
                         net (fo=4, routed)           1.004    11.964    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata2
    SLICE_X49Y57         LUT2 (Prop_lut2_I1_O)        0.124    12.088 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_57/O
                         net (fo=1, routed)           0.295    12.383    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata111_out
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.507 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_10/O
                         net (fo=32, routed)          1.432    13.939    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_10_n_0
    SLICE_X53Y48         LUT5 (Prop_lut5_I3_O)        0.124    14.063 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[26]_i_1/O
                         net (fo=1, routed)           0.000    14.063    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[26]_i_1_n_0
    SLICE_X53Y48         FDRE                                         r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.483    12.663    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X53Y48         FDRE                                         r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[26]/C
                         clock pessimism              0.115    12.777    
                         clock uncertainty           -0.154    12.623    
    SLICE_X53Y48         FDRE (Setup_fdre_C_D)        0.032    12.655    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[26]
  -------------------------------------------------------------------
                         required time                         12.655    
                         arrival time                         -14.063    
  -------------------------------------------------------------------
                         slack                                 -1.408    

Slack (VIOLATED) :        -1.407ns  (required time - arrival time)
  Source:                 design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.056ns  (logic 5.070ns (45.858%)  route 5.986ns (54.142%))
  Logic Levels:           17  (CARRY4=11 LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.711     3.005    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X57Y57         FDRE                                         r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]/Q
                         net (fo=131, routed)         0.664     4.125    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]
    SLICE_X58Y57         LUT2 (Prop_lut2_I0_O)        0.124     4.249 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_33/O
                         net (fo=1, routed)           0.000     4.249    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_33_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.762 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.762    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_21_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.085 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_16/O[1]
                         net (fo=3, routed)           0.845     5.930    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata4[5]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.306     6.236 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_19/O
                         net (fo=1, routed)           0.000     6.236    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_19_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.786 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.786    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_12_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.008 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_239/O[0]
                         net (fo=6, routed)           0.814     7.822    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_239_n_7
    SLICE_X55Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     8.653 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_456/CO[3]
                         net (fo=1, routed)           0.000     8.653    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_456_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.767 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_380/CO[3]
                         net (fo=1, routed)           0.000     8.767    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_380_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.881 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_285/CO[3]
                         net (fo=1, routed)           0.000     8.881    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_285_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.995 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_284/CO[3]
                         net (fo=1, routed)           0.000     8.995    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_284_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.109 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_162/CO[3]
                         net (fo=1, routed)           0.000     9.109    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_162_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.348 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_161/O[2]
                         net (fo=5, routed)           0.933    10.282    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_161_n_5
    SLICE_X54Y58         LUT4 (Prop_lut4_I0_O)        0.302    10.584 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_66/O
                         net (fo=1, routed)           0.000    10.584    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_66_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.960 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_12/CO[3]
                         net (fo=4, routed)           1.004    11.964    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata2
    SLICE_X49Y57         LUT2 (Prop_lut2_I1_O)        0.124    12.088 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_57/O
                         net (fo=1, routed)           0.295    12.383    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata111_out
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.507 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_10/O
                         net (fo=32, routed)          1.430    13.937    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_10_n_0
    SLICE_X53Y48         LUT5 (Prop_lut5_I3_O)        0.124    14.061 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[1]_i_1/O
                         net (fo=1, routed)           0.000    14.061    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[1]_i_1_n_0
    SLICE_X53Y48         FDRE                                         r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.483    12.663    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X53Y48         FDRE                                         r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[1]/C
                         clock pessimism              0.115    12.777    
                         clock uncertainty           -0.154    12.623    
    SLICE_X53Y48         FDRE (Setup_fdre_C_D)        0.031    12.654    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.654    
                         arrival time                         -14.061    
  -------------------------------------------------------------------
                         slack                                 -1.407    

Slack (VIOLATED) :        -1.400ns  (required time - arrival time)
  Source:                 design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.812ns  (logic 4.946ns (45.747%)  route 5.866ns (54.253%))
  Logic Levels:           16  (CARRY4=11 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.711     3.005    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X57Y57         FDRE                                         r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]/Q
                         net (fo=131, routed)         0.664     4.125    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]
    SLICE_X58Y57         LUT2 (Prop_lut2_I0_O)        0.124     4.249 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_33/O
                         net (fo=1, routed)           0.000     4.249    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_33_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.762 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.762    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_21_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.085 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_16/O[1]
                         net (fo=3, routed)           0.845     5.930    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata4[5]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.306     6.236 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_19/O
                         net (fo=1, routed)           0.000     6.236    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_19_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.786 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.786    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_12_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.008 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_239/O[0]
                         net (fo=6, routed)           0.814     7.822    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_239_n_7
    SLICE_X55Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     8.653 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_456/CO[3]
                         net (fo=1, routed)           0.000     8.653    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_456_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.767 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_380/CO[3]
                         net (fo=1, routed)           0.000     8.767    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_380_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.881 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_285/CO[3]
                         net (fo=1, routed)           0.000     8.881    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_285_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.995 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_284/CO[3]
                         net (fo=1, routed)           0.000     8.995    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_284_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.109 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_162/CO[3]
                         net (fo=1, routed)           0.000     9.109    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_162_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.348 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_161/O[2]
                         net (fo=5, routed)           0.933    10.282    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_161_n_5
    SLICE_X54Y58         LUT4 (Prop_lut4_I0_O)        0.302    10.584 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_66/O
                         net (fo=1, routed)           0.000    10.584    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_66_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.960 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_12/CO[3]
                         net (fo=4, routed)           1.226    12.186    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata2
    SLICE_X49Y57         LUT4 (Prop_lut4_I0_O)        0.124    12.310 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_3/O
                         net (fo=1, routed)           0.296    12.606    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_3_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.730 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_1/O
                         net (fo=32, routed)          1.087    13.817    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_1_n_0
    SLICE_X53Y42         FDRE                                         r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.481    12.660    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X53Y42         FDRE                                         r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[13]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X53Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.416    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[13]
  -------------------------------------------------------------------
                         required time                         12.416    
                         arrival time                         -13.817    
  -------------------------------------------------------------------
                         slack                                 -1.400    

Slack (VIOLATED) :        -1.400ns  (required time - arrival time)
  Source:                 design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.812ns  (logic 4.946ns (45.747%)  route 5.866ns (54.253%))
  Logic Levels:           16  (CARRY4=11 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.711     3.005    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X57Y57         FDRE                                         r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]/Q
                         net (fo=131, routed)         0.664     4.125    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]
    SLICE_X58Y57         LUT2 (Prop_lut2_I0_O)        0.124     4.249 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_33/O
                         net (fo=1, routed)           0.000     4.249    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_33_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.762 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.762    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_21_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.085 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_16/O[1]
                         net (fo=3, routed)           0.845     5.930    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata4[5]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.306     6.236 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_19/O
                         net (fo=1, routed)           0.000     6.236    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_19_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.786 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.786    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_12_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.008 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_239/O[0]
                         net (fo=6, routed)           0.814     7.822    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_239_n_7
    SLICE_X55Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     8.653 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_456/CO[3]
                         net (fo=1, routed)           0.000     8.653    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_456_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.767 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_380/CO[3]
                         net (fo=1, routed)           0.000     8.767    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_380_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.881 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_285/CO[3]
                         net (fo=1, routed)           0.000     8.881    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_285_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.995 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_284/CO[3]
                         net (fo=1, routed)           0.000     8.995    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_284_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.109 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_162/CO[3]
                         net (fo=1, routed)           0.000     9.109    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_162_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.348 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_161/O[2]
                         net (fo=5, routed)           0.933    10.282    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_161_n_5
    SLICE_X54Y58         LUT4 (Prop_lut4_I0_O)        0.302    10.584 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_66/O
                         net (fo=1, routed)           0.000    10.584    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_66_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.960 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_12/CO[3]
                         net (fo=4, routed)           1.226    12.186    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata2
    SLICE_X49Y57         LUT4 (Prop_lut4_I0_O)        0.124    12.310 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_3/O
                         net (fo=1, routed)           0.296    12.606    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_3_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.730 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_1/O
                         net (fo=32, routed)          1.087    13.817    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_1_n_0
    SLICE_X53Y42         FDRE                                         r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.481    12.660    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X53Y42         FDRE                                         r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[8]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X53Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.416    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.416    
                         arrival time                         -13.817    
  -------------------------------------------------------------------
                         slack                                 -1.400    

Slack (VIOLATED) :        -1.387ns  (required time - arrival time)
  Source:                 design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.048ns  (logic 5.070ns (45.890%)  route 5.978ns (54.110%))
  Logic Levels:           17  (CARRY4=11 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.711     3.005    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X57Y57         FDRE                                         r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]/Q
                         net (fo=131, routed)         0.664     4.125    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]
    SLICE_X58Y57         LUT2 (Prop_lut2_I0_O)        0.124     4.249 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_33/O
                         net (fo=1, routed)           0.000     4.249    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_33_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.762 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.762    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_21_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.085 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_16/O[1]
                         net (fo=3, routed)           0.845     5.930    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata4[5]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.306     6.236 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_19/O
                         net (fo=1, routed)           0.000     6.236    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_19_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.786 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.786    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_12_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.008 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_239/O[0]
                         net (fo=6, routed)           0.814     7.822    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_239_n_7
    SLICE_X55Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     8.653 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_456/CO[3]
                         net (fo=1, routed)           0.000     8.653    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_456_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.767 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_380/CO[3]
                         net (fo=1, routed)           0.000     8.767    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_380_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.881 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_285/CO[3]
                         net (fo=1, routed)           0.000     8.881    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_285_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.995 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_284/CO[3]
                         net (fo=1, routed)           0.000     8.995    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_284_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.109 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_162/CO[3]
                         net (fo=1, routed)           0.000     9.109    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_162_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.348 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_161/O[2]
                         net (fo=5, routed)           0.933    10.282    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_161_n_5
    SLICE_X54Y58         LUT4 (Prop_lut4_I0_O)        0.302    10.584 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_66/O
                         net (fo=1, routed)           0.000    10.584    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_66_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.960 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_12/CO[3]
                         net (fo=4, routed)           0.793    11.753    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata2
    SLICE_X57Y55         LUT6 (Prop_lut6_I4_O)        0.124    11.877 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_59/O
                         net (fo=32, routed)          0.962    12.838    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_59_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.962 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[18]_i_5/O
                         net (fo=1, routed)           0.967    13.929    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[18]_i_5_n_0
    SLICE_X48Y48         LUT5 (Prop_lut5_I4_O)        0.124    14.053 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[18]_i_1/O
                         net (fo=1, routed)           0.000    14.053    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[18]_i_1_n_0
    SLICE_X48Y48         FDRE                                         r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.494    12.674    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X48Y48         FDRE                                         r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[18]/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X48Y48         FDRE (Setup_fdre_C_D)        0.032    12.666    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[18]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                         -14.053    
  -------------------------------------------------------------------
                         slack                                 -1.387    

Slack (VIOLATED) :        -1.385ns  (required time - arrival time)
  Source:                 design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.043ns  (logic 5.070ns (45.913%)  route 5.973ns (54.087%))
  Logic Levels:           17  (CARRY4=11 LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.711     3.005    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X57Y57         FDRE                                         r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]/Q
                         net (fo=131, routed)         0.664     4.125    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/i_reg[0]
    SLICE_X58Y57         LUT2 (Prop_lut2_I0_O)        0.124     4.249 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_33/O
                         net (fo=1, routed)           0.000     4.249    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_33_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.762 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.762    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_21_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.085 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_16/O[1]
                         net (fo=3, routed)           0.845     5.930    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata4[5]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.306     6.236 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_19/O
                         net (fo=1, routed)           0.000     6.236    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_19_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.786 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.786    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/rdata_val_reg_0_63_0_2_i_12_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.008 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_239/O[0]
                         net (fo=6, routed)           0.814     7.822    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_239_n_7
    SLICE_X55Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     8.653 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_456/CO[3]
                         net (fo=1, routed)           0.000     8.653    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_456_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.767 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_380/CO[3]
                         net (fo=1, routed)           0.000     8.767    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_380_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.881 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_285/CO[3]
                         net (fo=1, routed)           0.000     8.881    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_285_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.995 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_284/CO[3]
                         net (fo=1, routed)           0.000     8.995    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_284_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.109 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_162/CO[3]
                         net (fo=1, routed)           0.000     9.109    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_162_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.348 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_161/O[2]
                         net (fo=5, routed)           0.933    10.282    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_161_n_5
    SLICE_X54Y58         LUT4 (Prop_lut4_I0_O)        0.302    10.584 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_66/O
                         net (fo=1, routed)           0.000    10.584    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_66_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.960 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_12/CO[3]
                         net (fo=4, routed)           1.004    11.964    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata2
    SLICE_X49Y57         LUT2 (Prop_lut2_I1_O)        0.124    12.088 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_57/O
                         net (fo=1, routed)           0.295    12.383    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata111_out
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.507 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_10/O
                         net (fo=32, routed)          1.417    13.924    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[31]_i_10_n_0
    SLICE_X49Y40         LUT5 (Prop_lut5_I3_O)        0.124    14.048 r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[2]_i_1/O
                         net (fo=1, routed)           0.000    14.048    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata[2]_i_1_n_0
    SLICE_X49Y40         FDRE                                         r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.491    12.670    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X49Y40         FDRE                                         r  design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[2]/C
                         clock pessimism              0.115    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X49Y40         FDRE (Setup_fdre_C_D)        0.031    12.662    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                         -14.048    
  -------------------------------------------------------------------
                         slack                                 -1.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.552     0.888    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y63         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.132    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X36Y63         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.819     1.185    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X36Y63         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.284     0.901    
    SLICE_X36Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.101    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.552     0.888    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y63         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.132    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X36Y63         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.819     1.185    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X36Y63         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.284     0.901    
    SLICE_X36Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.101    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.552     0.888    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y63         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.132    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X36Y63         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.819     1.185    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X36Y63         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.284     0.901    
    SLICE_X36Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.101    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.552     0.888    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y63         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.132    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X36Y63         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.819     1.185    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X36Y63         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.284     0.901    
    SLICE_X36Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.101    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.552     0.888    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y63         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.132    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X36Y63         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.819     1.185    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X36Y63         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.284     0.901    
    SLICE_X36Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.101    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.552     0.888    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y63         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.132    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X36Y63         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.819     1.185    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X36Y63         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.284     0.901    
    SLICE_X36Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.101    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.552     0.888    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y63         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.132    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X36Y63         RAMS32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.819     1.185    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X36Y63         RAMS32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.284     0.901    
    SLICE_X36Y63         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.101    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.552     0.888    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y63         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.132    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X36Y63         RAMS32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.819     1.185    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X36Y63         RAMS32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.284     0.901    
    SLICE_X36Y63         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.101    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.221%)  route 0.219ns (60.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.552     0.888    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y63         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.219     1.247    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X36Y63         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.819     1.185    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X36Y63         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.284     0.901    
    SLICE_X36Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.211    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.221%)  route 0.219ns (60.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.552     0.888    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y63         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.219     1.247    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X36Y63         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.819     1.185    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X36Y63         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.284     0.901    
    SLICE_X36Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.211    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y134   design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/arvalid_time_reg[146][22]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y134   design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/arvalid_time_reg[146][23]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y138   design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/arvalid_time_reg[146][24]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y142   design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/arvalid_time_reg[146][25]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y137   design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/arvalid_time_reg[146][26]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y137   design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/arvalid_time_reg[146][27]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y137   design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/arvalid_time_reg[146][28]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y137   design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/arvalid_time_reg[146][29]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y134   design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/arvalid_time_reg[146][2]/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y73    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/arready_time_reg_0_63_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y73    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/arready_time_reg_0_63_6_8/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y73    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/arready_time_reg_0_63_6_8/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y73    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/arready_time_reg_0_63_6_8/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y78    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/arready_time_reg_128_191_18_20/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y78    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/arready_time_reg_128_191_18_20/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y78    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/arready_time_reg_128_191_18_20/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y78    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/arready_time_reg_128_191_18_20/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y83    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/arready_time_reg_128_191_24_26/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y83    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/arready_time_reg_128_191_24_26/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y63    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/arready_time_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y63    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/arready_time_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y63    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/arready_time_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y63    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/arready_time_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y65    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/arready_time_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y65    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/arready_time_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y65    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/arready_time_reg_0_63_15_17/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y65    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/arready_time_reg_0_63_15_17/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y74    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/arready_time_reg_0_63_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y74    design_1_i/Prefetch_M_S_IP_0/inst/Prefetch_M_S_IP_v1_0_M00_AXI_inst/arready_time_reg_0_63_18_20/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.997ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 0.580ns (10.848%)  route 4.767ns (89.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.631     2.925    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y66         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456     3.381 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=21, routed)          2.166     5.547    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.124     5.671 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=123, routed)         2.601     8.272    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X33Y63         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.474    12.653    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y63         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X33Y63         FDPE (Recov_fdpe_C_PRE)     -0.359    12.269    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                  3.997    

Slack (MET) :             3.997ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 0.580ns (10.848%)  route 4.767ns (89.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.631     2.925    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y66         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456     3.381 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=21, routed)          2.166     5.547    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.124     5.671 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=123, routed)         2.601     8.272    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X33Y63         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.474    12.653    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y63         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X33Y63         FDPE (Recov_fdpe_C_PRE)     -0.359    12.269    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                  3.997    

Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 0.580ns (11.081%)  route 4.654ns (88.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.631     2.925    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y66         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456     3.381 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=21, routed)          2.166     5.547    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.124     5.671 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=123, routed)         2.489     8.159    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X39Y65         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.473    12.652    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y65         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X39Y65         FDPE (Recov_fdpe_C_PRE)     -0.359    12.268    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  4.108    

Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 0.580ns (11.081%)  route 4.654ns (88.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.631     2.925    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y66         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456     3.381 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=21, routed)          2.166     5.547    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.124     5.671 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=123, routed)         2.489     8.159    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X39Y65         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.473    12.652    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y65         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X39Y65         FDPE (Recov_fdpe_C_PRE)     -0.359    12.268    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  4.108    

Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 0.580ns (11.081%)  route 4.654ns (88.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.631     2.925    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y66         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456     3.381 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=21, routed)          2.166     5.547    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.124     5.671 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=123, routed)         2.489     8.159    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X39Y65         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.473    12.652    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y65         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X39Y65         FDPE (Recov_fdpe_C_PRE)     -0.359    12.268    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  4.108    

Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 0.580ns (11.081%)  route 4.654ns (88.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.631     2.925    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y66         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456     3.381 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=21, routed)          2.166     5.547    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.124     5.671 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=123, routed)         2.489     8.159    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X39Y65         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.473    12.652    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y65         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X39Y65         FDPE (Recov_fdpe_C_PRE)     -0.359    12.268    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  4.108    

Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 0.580ns (11.081%)  route 4.654ns (88.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.631     2.925    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y66         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456     3.381 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=21, routed)          2.166     5.547    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.124     5.671 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=123, routed)         2.489     8.159    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X39Y65         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.473    12.652    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y65         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X39Y65         FDPE (Recov_fdpe_C_PRE)     -0.359    12.268    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  4.108    

Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 0.580ns (11.081%)  route 4.654ns (88.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.631     2.925    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y66         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456     3.381 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=21, routed)          2.166     5.547    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.124     5.671 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=123, routed)         2.489     8.159    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X39Y65         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.473    12.652    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y65         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X39Y65         FDPE (Recov_fdpe_C_PRE)     -0.359    12.268    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  4.108    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.580ns (12.381%)  route 4.105ns (87.619%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.631     2.925    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y66         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456     3.381 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=21, routed)          2.166     5.547    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.124     5.671 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=123, routed)         1.939     7.610    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X53Y69         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.455    12.634    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y69         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.263    12.897    
                         clock uncertainty           -0.154    12.743    
    SLICE_X53Y69         FDPE (Recov_fdpe_C_PRE)     -0.359    12.384    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.384    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.580ns (12.381%)  route 4.105ns (87.619%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.631     2.925    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y66         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456     3.381 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=21, routed)          2.166     5.547    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.124     5.671 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=123, routed)         1.939     7.610    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X53Y69         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       1.455    12.634    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y69         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.263    12.897    
                         clock uncertainty           -0.154    12.743    
    SLICE_X53Y69         FDPE (Recov_fdpe_C_PRE)     -0.359    12.384    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.384    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  4.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.901%)  route 0.241ns (63.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.551     0.887    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y63         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141     1.028 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.241     1.269    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X51Y61         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.818     1.184    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y61         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y61         FDCE (Remov_fdce_C_CLR)     -0.092     1.057    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.901%)  route 0.241ns (63.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.551     0.887    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y63         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141     1.028 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.241     1.269    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X51Y61         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.818     1.184    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y61         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y61         FDCE (Remov_fdce_C_CLR)     -0.092     1.057    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.901%)  route 0.241ns (63.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.551     0.887    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y63         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141     1.028 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.241     1.269    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X51Y61         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.818     1.184    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y61         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y61         FDCE (Remov_fdce_C_CLR)     -0.092     1.057    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.941%)  route 0.261ns (67.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.544     0.880    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y69         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDPE (Prop_fdpe_C_Q)         0.128     1.008 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.261     1.268    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y69         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.814     1.180    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y69         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.035     1.145    
    SLICE_X43Y69         FDPE (Remov_fdpe_C_PRE)     -0.148     0.997    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.286%)  route 0.209ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.553     0.889    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y62         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.030 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.209     1.239    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X36Y62         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.820     1.186    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y62         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X36Y62         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.286%)  route 0.209ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.553     0.889    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y62         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.030 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.209     1.239    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X36Y62         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.820     1.186    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y62         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.264     0.922    
    SLICE_X36Y62         FDPE (Remov_fdpe_C_PRE)     -0.071     0.851    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.286%)  route 0.209ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.553     0.889    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y62         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.030 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.209     1.239    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X36Y62         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.820     1.186    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y62         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.264     0.922    
    SLICE_X36Y62         FDPE (Remov_fdpe_C_PRE)     -0.071     0.851    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.286%)  route 0.209ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.553     0.889    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y62         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.030 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.209     1.239    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X36Y62         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.820     1.186    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y62         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.264     0.922    
    SLICE_X36Y62         FDPE (Remov_fdpe_C_PRE)     -0.071     0.851    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.286%)  route 0.209ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.553     0.889    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y62         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.030 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.209     1.239    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X36Y62         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.820     1.186    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X36Y62         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.264     0.922    
    SLICE_X36Y62         FDPE (Remov_fdpe_C_PRE)     -0.071     0.851    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.286%)  route 0.209ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.553     0.889    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y62         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.030 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.209     1.239    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X36Y62         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=48565, routed)       0.820     1.186    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X36Y62         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.264     0.922    
    SLICE_X36Y62         FDPE (Remov_fdpe_C_PRE)     -0.071     0.851    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.388    





