var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[12.5235, 7.98744, 5.27096, 3.11284, 5.35714], "total":[7692, 11551, 16, 6, 53], "name":"System", "max_resources":[109572, 219144, 514, 112, 5478], "children":[{"name":"aggregation", "compute_units":1, "type":"function", "total_percent":[10.2298, 6.52539, 4.30493, 3.11284, 3.57143], "total_kernel_resources":[6450, 9434, 16, 3.5, 35], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Task call", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 448 bits wide with a buffer size of 0 elements."}, {"type":"brief", "text":"448b wide with 0 elements."}]}, {"name":"Task return", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 352 bits wide with a buffer size of 0 elements."}, {"type":"brief", "text":"352b wide with 0 elements."}]}, {"name":"Variable: \\n - \'avg\' (main.cpp:78)", "type":"resource", "data":[0, 0, 0, 0, 2], "debug":[[{"filename":"main.cpp", "line":78}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 25", "details":[{"type":"text", "text":" Depth was increased by a factor of 25 due to a loop initiation interval of 25."}]}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 25 depth"}]}, {"name":"Variable: \\n - \'count\' (main.cpp:78)", "type":"resource", "data":[85, 156, 0, 0, 2], "debug":[[{"filename":"main.cpp", "line":78}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 25", "details":[{"type":"text", "text":" Depth was increased by a factor of 25 due to a loop initiation interval of 25."}]}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 25 depth"}]}, {"name":"Variable: \\n - \'max\' (main.cpp:78)", "type":"resource", "data":[0, 0, 0, 0, 2], "debug":[[{"filename":"main.cpp", "line":78}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 25", "details":[{"type":"text", "text":" Depth was increased by a factor of 25 due to a loop initiation interval of 25."}]}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 25 depth"}]}, {"name":"Variable: \\n - \'min\' (main.cpp:78)", "type":"resource", "data":[0, 0, 0, 0, 2], "debug":[[{"filename":"main.cpp", "line":78}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 25", "details":[{"type":"text", "text":" Depth was increased by a factor of 25 due to a loop initiation interval of 25."}]}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 25 depth"}]}, {"name":"Variable: \\n - \'sum\' (main.cpp:78)", "type":"resource", "data":[85, 156, 0, 0, 2], "debug":[[{"filename":"main.cpp", "line":78}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 25", "details":[{"type":"text", "text":" Depth was increased by a factor of 25 due to a loop initiation interval of 25."}]}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 25 depth"}]}, {"name":"aggregation.B1.start", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[492, 2222, 4, 0, 14], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[492, 2222, 4, 0, 14]}]}, {"name":"Feedback", "type":"resource", "data":[44, 48, 0, 0, 1], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"main.cpp:71 > main.cpp:78", "type":"resource", "data":[44, 48, 0, 0, 1], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":71}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":78}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[33, 22, 8, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[96, 96, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":3, "data":[96, 96, 0, 0, 0]}]}, {"name":"main.cpp:71 > main.cpp:78", "type":"resource", "data":[81.0833, 17.75, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":71}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":78}]], "children":[{"name":"1-bit And", "type":"resource", "count":5, "data":[1.25, 1.25, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0.5, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":3, "data":[30.3333, 0, 0, 0, 0]}, {"name":"llvm.fpga.case", "type":"resource", "count":2, "data":[48, 16, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:71", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":71}]], "children":[{"name":"Stream Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:80", "type":"resource", "data":[0.5, 0.5, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":80}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:81", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":81}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:82", "type":"resource", "data":[991, 1113.33, 0, 0, 3], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":82}]], "children":[{"name":"32-bit Floating-point Add", "type":"resource", "count":1, "data":[975, 1108, 0, 0, 3]}, {"name":"llvm.fpga.case", "type":"resource", "count":1, "data":[16, 5.33333, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:84", "type":"resource", "data":[0.5, 0.5, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":84}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:85", "type":"resource", "data":[1373, 1722.67, 0, 0, 3], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":85}]], "children":[{"name":"32-bit Floating-point Add", "type":"resource", "count":1, "data":[975, 1108, 0, 0, 3]}, {"name":"32-bit Integer to Floating-point Conversion", "type":"resource", "count":1, "data":[366, 604, 0, 0, 0]}, {"name":"llvm.fpga.case", "type":"resource", "count":1, "data":[32, 10.6667, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:86", "type":"resource", "data":[16, 5.33333, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":86}]], "children":[{"name":"llvm.fpga.case", "type":"resource", "count":1, "data":[16, 5.33333, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:87", "type":"resource", "data":[540, 863, 4, 3.5, 1], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":87}]], "children":[{"name":"32-bit Floating-point Divide", "type":"resource", "count":1, "data":[527, 863, 4, 3.5, 1]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:89", "type":"resource", "data":[1.5, 1.5, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":89}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[1.5, 1.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:90", "type":"resource", "data":[16, 5.33333, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":90}]], "children":[{"name":"llvm.fpga.case", "type":"resource", "count":1, "data":[16, 5.33333, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:91", "type":"resource", "data":[556.833, 649, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":91}]], "children":[{"name":"1-bit And", "type":"resource", "count":4, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Compare", "type":"resource", "count":1, "data":[108, 12, 0, 0, 0]}, {"name":"32-bit Integer to Floating-point Conversion", "type":"resource", "count":1, "data":[366, 604, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[17.3333, 0, 0, 0, 0]}, {"name":"llvm.fpga.case", "type":"resource", "count":1, "data":[64, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:95", "type":"resource", "data":[0.75, 0.75, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":95}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[0.75, 0.75, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:96", "type":"resource", "data":[16, 5.33333, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":96}]], "children":[{"name":"llvm.fpga.case", "type":"resource", "count":1, "data":[16, 5.33333, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:97", "type":"resource", "data":[493.833, 618, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":97}]], "children":[{"name":"1-bit And", "type":"resource", "count":6, "data":[1.5, 1.5, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[1, 0.5, 0, 0, 0]}, {"name":"32-bit Floating-point Compare", "type":"resource", "count":1, "data":[108, 12, 0, 0, 0]}, {"name":"32-bit Integer to Floating-point Conversion", "type":"resource", "count":1, "data":[366, 604, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[17.3333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:102", "type":"resource", "data":[16, 5.33333, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":102}]], "children":[{"name":"llvm.fpga.case", "type":"resource", "count":1, "data":[16, 5.33333, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:103", "type":"resource", "data":[1373, 1722.67, 0, 0, 3], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":103}]], "children":[{"name":"32-bit Floating-point Add", "type":"resource", "count":1, "data":[975, 1108, 0, 0, 3]}, {"name":"32-bit Integer to Floating-point Conversion", "type":"resource", "count":1, "data":[366, 604, 0, 0, 0]}, {"name":"llvm.fpga.case", "type":"resource", "count":1, "data":[32, 10.6667, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:113", "type":"resource", "data":[134, 0, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":113}]], "children":[{"name":"32-bit Select", "type":"resource", "count":5, "data":[130, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:122", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":122}]], "children":[{"name":"Stream Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"projection", "compute_units":1, "type":"function", "total_percent":[1.0695, 0.773008, 0.380572, 0, 1.78571], "total_kernel_resources":[487, 834, 0, 2, 18], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Stream \'s0\'", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 352 bits wide with a buffer size of 0 elements."}, {"type":"brief", "text":"352b wide with 0 elements."}]}, {"name":"Stream \'s_in\'", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 352 bits wide with a buffer size of 0 elements."}, {"type":"brief", "text":"352b wide with 0 elements."}]}, {"name":"Task call", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 1 bit wide with a buffer size of 0 elements."}, {"type":"brief", "text":"1b wide with 0 elements."}]}, {"name":"Task return", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 1 bit wide with a buffer size of 0 elements."}, {"type":"brief", "text":"1b wide with 0 elements."}]}, {"name":"projection.B1.start", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[117, 787, 0, 0, 18], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[117, 787, 0, 0, 18]}]}, {"name":"Feedback", "type":"resource", "data":[7, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"main.cpp:48", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":48}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[2, 0, 0, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[248, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Select", "type":"resource", "count":1, "data":[248, 0, 0, 0, 0]}]}, {"name":"main.cpp:51 > _stream.h:591", "type":"resource", "data":[3, 0, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":51}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":591}]], "children":[{"name":"Stream Read", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:54 > _stream.h:853", "type":"resource", "data":[1.5, 1, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":54}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":853}]], "children":[{"name":"Stream Write", "type":"resource", "count":1, "data":[1.5, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:66 > _stream.h:853", "type":"resource", "data":[1.5, 1, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":66}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":853}]], "children":[{"name":"Stream Write", "type":"resource", "count":1, "data":[1.5, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:48", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":48}]], "children":[{"name":"Stream Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:60", "type":"resource", "data":[68, 35, 0, 2, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":60}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[68, 35, 0, 2, 0]}], "replace_name":"true"}, {"name":"main.cpp:62", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":62}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:69", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":69}]], "children":[{"name":"Stream Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"streamer", "compute_units":1, "type":"function", "total_percent":[0.0241996, 0.0209908, 0.00593217, 0, 0], "total_kernel_resources":[23, 13, 0, 0, 0], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Component call", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 1 bit wide with a buffer size of 0 elements."}, {"type":"brief", "text":"1b wide with 0 elements."}]}, {"name":"Component return", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 1 bit wide with a buffer size of 0 elements."}, {"type":"brief", "text":"1b wide with 0 elements."}]}, {"name":"streamer.B1.start", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[7, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"main.cpp:147", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":147}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[1, 0, 0, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"main.cpp:149 > _task.h:121 > \\n_task.h:74 > _task_FPGA.h:62", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":149}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":121}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":74}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":62}]], "children":[{"name":"Stream Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:150 > _task.h:121 > \\n_task.h:74 > _task_FPGA.h:62", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":150}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":121}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":74}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":62}]], "children":[{"name":"Stream Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:151 > _task.h:129 > \\n_task.h:81 > _task_FPGA.h:67", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":151}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":129}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":81}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":67}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"Stream Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:152 > _task.h:129 > \\n_task.h:81 > _task_FPGA.h:67", "type":"resource", "data":[3.5, 0, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":152}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":129}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":81}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":67}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"Stream Read", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:147", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":147}]], "children":[{"name":"Stream Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:154", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":154}]], "children":[{"name":"Stream Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"windowing", "compute_units":1, "type":"function", "total_percent":[1.19998, 0.668054, 0.579528, 0, 0], "total_kernel_resources":[732, 1270, 0, 0, 0], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Stream \'s0\'", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 352 bits wide with a buffer size of 0 elements."}, {"type":"brief", "text":"352b wide with 0 elements."}]}, {"name":"Stream \'s_out\'", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 352 bits wide with a buffer size of 0 elements."}, {"type":"brief", "text":"352b wide with 0 elements."}]}, {"name":"Task call", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 1 bit wide with a buffer size of 0 elements."}, {"type":"brief", "text":"1b wide with 0 elements."}]}, {"name":"Task return", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 1 bit wide with a buffer size of 0 elements."}, {"type":"brief", "text":"1b wide with 0 elements."}]}, {"name":"Variable: \\n - \'i\' (main.cpp:127)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"main.cpp", "line":127}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"windowing.B1.start", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[452, 1221, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[452, 1221, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"main.cpp:125 > main.cpp:127", "type":"resource", "data":[7.5, 7, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":125}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":127}]]}, {"name":"main.cpp:138", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":138}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[2, 0, 0, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[248, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Select", "type":"resource", "count":1, "data":[248, 0, 0, 0, 0]}]}, {"name":"main.cpp:128 > _stream.h:845", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":128}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":845}]], "children":[{"name":"Stream Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:130 > _stream.h:725", "type":"resource", "data":[1.5, 1, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":130}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":725}]], "children":[{"name":"Stream Write", "type":"resource", "count":1, "data":[1.5, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:134 > _task.h:121 > \\n_task.h:74 > _task_FPGA.h:62", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":134}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":121}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":74}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":62}]], "children":[{"name":"Stream Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:135 > _task.h:129 > \\n_task.h:81 > _task_FPGA.h:67", "type":"resource", "data":[3, 0, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":135}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":129}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":81}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":67}]], "children":[{"name":"Stream Read", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:137 > _stream.h:725", "type":"resource", "data":[1.5, 1, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":137}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":725}]], "children":[{"name":"Stream Write", "type":"resource", "count":1, "data":[1.5, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:125", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":125}]], "children":[{"name":"Stream Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:134", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":134}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:141", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":141}]], "children":[{"name":"Stream Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[77,70,8,0,1],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 448 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"448b wide with 0 elements.","type":"brief"}],"name":"Task call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 352 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"352b wide with 0 elements.","type":"brief"}],"name":"Task return","type":"resource"},{"data":[0,0,0,0,2],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 25 due to a loop initiation interval of 25.","type":"text"}],"text":"1 register of width 32 bits and depth 25","type":"text"},{"text":"Register,\\n1 reg, 32 width by 25 depth","type":"brief"}],"name":"Variable: \\n - \'avg\' (main.cpp:78)","type":"resource"},{"data":[85,156,0,0,2],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 25 due to a loop initiation interval of 25.","type":"text"}],"text":"1 register of width 32 bits and depth 25","type":"text"},{"text":"Register,\\n1 reg, 32 width by 25 depth","type":"brief"}],"name":"Variable: \\n - \'count\' (main.cpp:78)","type":"resource"},{"data":[0,0,0,0,2],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 25 due to a loop initiation interval of 25.","type":"text"}],"text":"1 register of width 32 bits and depth 25","type":"text"},{"text":"Register,\\n1 reg, 32 width by 25 depth","type":"brief"}],"name":"Variable: \\n - \'max\' (main.cpp:78)","type":"resource"},{"data":[0,0,0,0,2],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 25 due to a loop initiation interval of 25.","type":"text"}],"text":"1 register of width 32 bits and depth 25","type":"text"},{"text":"Register,\\n1 reg, 32 width by 25 depth","type":"brief"}],"name":"Variable: \\n - \'min\' (main.cpp:78)","type":"resource"},{"data":[85,156,0,0,2],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 25 due to a loop initiation interval of 25.","type":"text"}],"text":"1 register of width 32 bits and depth 25","type":"text"},{"text":"Register,\\n1 reg, 32 width by 25 depth","type":"brief"}],"name":"Variable: \\n - \'sum\' (main.cpp:78)","type":"resource"},{"children":[{"count":"1","data":[492,2222,4,0,14],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":3,"data":[96,96,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[588,2318,4,0,14],"name":"No Source Line","type":"resource"},{"children":[{"children":[{"count":5,"data":[1.25,1.25,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0.5,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[30.3333,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[48,16,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[81.0833,17.75,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":71},{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":78}]],"name":"main.cpp:71 > main.cpp:78","replace_name":true,"type":"resource"}],"data":[81.0833,17.75,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":71}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:71","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":71}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:71","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"1-bit And","type":"resource"}],"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":80}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:80","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":81}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:81","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[975,1108,0,0,3],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"32-bit Floating-point Add","type":"resource"},{"count":1,"data":[16,5.33333,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[991,1113.33,0,0,3],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":82}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:82","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"1-bit And","type":"resource"}],"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":84}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:84","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[975,1108,0,0,3],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"32-bit Floating-point Add","type":"resource"},{"count":1,"data":[366,604,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"32-bit Integer to Floating-point Conversion","type":"resource"},{"count":1,"data":[32,10.6667,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[1373,1722.67,0,0,3],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":85}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:85","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,5.33333,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[16,5.33333,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":86}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:86","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[527,863,4,3.5,1],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"32-bit Floating-point Divide","type":"resource"},{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"32-bit Select","type":"resource"}],"data":[540,863,4,3.5,1],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":87}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:87","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[1.5,1.5,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"1-bit And","type":"resource"}],"data":[1.5,1.5,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":89}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:89","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,5.33333,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[16,5.33333,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":90}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:90","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[1,1,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[108,12,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"32-bit Floating-point Compare","type":"resource"},{"count":1,"data":[366,604,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"32-bit Integer to Floating-point Conversion","type":"resource"},{"count":2,"data":[17.3333,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[64,32,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[556.833,649,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":91}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:91","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[0.75,0.75,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"1-bit And","type":"resource"}],"data":[0.75,0.75,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":95}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:95","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,5.33333,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[16,5.33333,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":96}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:96","replace_name":"true","type":"resource"},{"children":[{"count":6,"data":[1.5,1.5,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1,0.5,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[108,12,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"32-bit Floating-point Compare","type":"resource"},{"count":1,"data":[366,604,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"32-bit Integer to Floating-point Conversion","type":"resource"},{"count":2,"data":[17.3333,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"32-bit Select","type":"resource"}],"data":[493.833,618,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":97}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:97","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,5.33333,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[16,5.33333,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":102}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:102","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[975,1108,0,0,3],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"32-bit Floating-point Add","type":"resource"},{"count":1,"data":[366,604,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"32-bit Integer to Floating-point Conversion","type":"resource"},{"count":1,"data":[32,10.6667,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[1373,1722.67,0,0,3],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":103}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:103","replace_name":"true","type":"resource"},{"children":[{"count":5,"data":[130,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"8-bit Select","type":"resource"}],"data":[134,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":113}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:113","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":122}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:122","replace_name":"true","type":"resource"}],"compute_units":1,"data":[6449.9993,9434.00332,16,3.5,35],"debug":[[{"filename":"main.cpp","line":78}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"aggregation","total_kernel_resources":[6450,9434,16,3.5,35],"total_percent":[10.2298,6.52539,4.30493,3.11284,3.57143],"type":"function"},{"children":[{"data":[9,7,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 352 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"352b wide with 0 elements.","type":"brief"}],"name":"Stream \'s0\'","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 352 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"352b wide with 0 elements.","type":"brief"}],"name":"Stream \'s_in\'","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Task call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Task return","type":"resource"},{"children":[{"count":"1","data":[117,787,0,0,18],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[248,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Select","type":"resource"}],"data":[365,787,0,0,18],"name":"No Source Line","type":"resource"},{"children":[{"children":[{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Read","type":"resource"}],"data":[3,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":51},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h","line":591}]],"name":"main.cpp:51 > _stream.h:591","replace_name":true,"type":"resource"}],"data":[3,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":51}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:51","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[1.5,1,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":54},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h","line":853}]],"name":"main.cpp:54 > _stream.h:853","replace_name":true,"type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":54}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:54","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[1.5,1,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":66},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h","line":853}]],"name":"main.cpp:66 > _stream.h:853","replace_name":true,"type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":66}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:66","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":48}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:48","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[68,35,0,2,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[68,35,0,2,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":60}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:60","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":62}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:62","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":69}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:69","replace_name":"true","type":"resource"}],"compute_units":1,"data":[487,834,0,2,18],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"projection","total_kernel_resources":[487,834,0,2,18],"total_percent":[1.0695,0.773008,0.380572,0,1.78571],"type":"function"},{"children":[{"data":[8,7,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Component call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Component return","type":"resource"},{"children":[{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":149},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h","line":121},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h","line":74},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h","line":62}]],"name":"main.cpp:149 > _task.h:121 > \\n_task.h:74 > _task_FPGA.h:62","replace_name":true,"type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":149}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:149","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":150},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h","line":121},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h","line":74},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h","line":62}]],"name":"main.cpp:150 > _task.h:121 > \\n_task.h:74 > _task_FPGA.h:62","replace_name":true,"type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":150}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:150","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Read","type":"resource"}],"data":[1.5,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":151},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h","line":129},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h","line":81},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h","line":67}]],"name":"main.cpp:151 > _task.h:129 > \\n_task.h:81 > _task_FPGA.h:67","replace_name":true,"type":"resource"}],"data":[1.5,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":151}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:151","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Read","type":"resource"}],"data":[3.5,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":152},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h","line":129},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h","line":81},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h","line":67}]],"name":"main.cpp:152 > _task.h:129 > \\n_task.h:81 > _task_FPGA.h:67","replace_name":true,"type":"resource"}],"data":[3.5,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":152}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:152","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":147}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:147","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":154}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:154","replace_name":"true","type":"resource"}],"compute_units":1,"data":[23,13,0,0,0],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"streamer","total_kernel_resources":[23,13,0,0,0],"total_percent":[0.0241996,0.0209908,0.00593217,0,0],"type":"function"},{"children":[{"data":[10,7,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 352 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"352b wide with 0 elements.","type":"brief"}],"name":"Stream \'s0\'","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 352 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"352b wide with 0 elements.","type":"brief"}],"name":"Stream \'s_out\'","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Task call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Task return","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \\n - \'i\' (main.cpp:127)","type":"resource"},{"children":[{"count":"1","data":[452,1221,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[248,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Select","type":"resource"}],"data":[700,1221,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":128},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h","line":845}]],"name":"main.cpp:128 > _stream.h:845","replace_name":true,"type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":128}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:128","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[1.5,1,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":130},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h","line":725}]],"name":"main.cpp:130 > _stream.h:725","replace_name":true,"type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":130}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:130","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":134},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h","line":121},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h","line":74},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h","line":62}]],"name":"main.cpp:134 > _task.h:121 > \\n_task.h:74 > _task_FPGA.h:62","replace_name":true,"type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":134}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:134","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Read","type":"resource"}],"data":[3,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":135},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h","line":129},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h","line":81},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h","line":67}]],"name":"main.cpp:135 > _task.h:129 > \\n_task.h:81 > _task_FPGA.h:67","replace_name":true,"type":"resource"}],"data":[3,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":135}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:135","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[1.5,1,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":137},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h","line":725}]],"name":"main.cpp:137 > _stream.h:725","replace_name":true,"type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":137}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:137","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":125}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:125","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":134}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:134","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":141}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:141","replace_name":"true","type":"resource"}],"compute_units":1,"data":[732,1270,0,0,0],"debug":[[{"filename":"main.cpp","line":127}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"windowing","total_kernel_resources":[732,1270,0,0,0],"total_percent":[1.19998,0.668054,0.579528,0,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[7691.9993,11551.00332,16,5.5,53],"debug_enabled":"true","max_resources":[109572,219144,514,112,5478],"name":"System","total":[7692,11551,16,6,53],"total_percent":[12.5235,7.98744,5.27096,3.11284,5.35714],"type":"module"};
var mavJSON={"nodes":[{"type":"component", "id":2, "name":"streamer", "children":[{"type":"bb", "id":3, "name":"streamer.B0.runOnce", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"streamer.B1.start", "children":[{"type":"inst", "id":5, "name":"Stream Read", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":147}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Start Cycle":"1", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":7, "name":"Stream Write", "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":62}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Start Cycle":"1", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":9, "name":"Stream Write", "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":62}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Start Cycle":"1", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":11, "name":"Stream Read", "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":67}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Start Cycle":"1", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":13, "name":"Stream Read", "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":67}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Start Cycle":"1", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":15, "name":"Stream Write", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":154}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Start Cycle":"1", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":17, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"18"}]}, {"type":"inst", "id":18, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"1", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"1", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"component", "id":19, "name":"windowing", "children":[{"type":"bb", "id":20, "name":"windowing.B0.runOnce", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":21, "name":"windowing.B1.start", "children":[{"type":"inst", "id":22, "name":"Stream Read", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":125}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Start Cycle":"1", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":24, "name":"Stream Read", "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":845}]], "details":[{"type":"table", "Width":"352 bits", "Depth":"0", "Stall-free":"No", "Start Cycle":"1", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":26, "name":"Stream Write", "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":62}]], "details":[{"type":"table", "Width":"448 bits", "Depth":"0", "Stall-free":"No", "Start Cycle":"3", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":28, "name":"Stream Read", "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":67}]], "details":[{"type":"table", "Width":"352 bits", "Depth":"0", "Stall-free":"No", "Start Cycle":"3", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":30, "name":"Stream Write", "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":725}]], "details":[{"type":"table", "Width":"352 bits", "Depth":"0", "Stall-free":"No", "Start Cycle":"3", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":32, "name":"Stream Write", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":141}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Start Cycle":"3", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":34, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"35"}]}, {"type":"inst", "id":35, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"3", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"3", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"component", "id":36, "name":"projection", "children":[{"type":"bb", "id":37, "name":"projection.B0.runOnce", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":38, "name":"projection.B1.start", "children":[{"type":"inst", "id":39, "name":"Stream Read", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":48}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Start Cycle":"1", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":41, "name":"Stream Read", "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":591}]], "details":[{"type":"table", "Width":"352 bits", "Depth":"0", "Stall-free":"No", "Start Cycle":"1", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":43, "name":"Stream Write", "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":853}]], "details":[{"type":"table", "Width":"352 bits", "Depth":"0", "Stall-free":"No", "Start Cycle":"7", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":45, "name":"Stream Write", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":69}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Start Cycle":"7", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":47, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"48"}]}, {"type":"inst", "id":48, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"1", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"1", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"component", "id":49, "name":"aggregation", "children":[{"type":"bb", "id":50, "name":"aggregation.B0.runOnce", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":51, "name":"aggregation.B1.start", "children":[{"type":"inst", "id":52, "name":"Stream Read", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":71}]], "details":[{"type":"table", "Width":"448 bits", "Depth":"0", "Stall-free":"No", "Start Cycle":"25", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":54, "name":"Stream Write", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":122}]], "details":[{"type":"table", "Width":"352 bits", "Depth":"0", "Stall-free":"No", "Start Cycle":"78", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":56, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"57"}]}, {"type":"inst", "id":57, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"78", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"78", "II":"25", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 25. See Loops Analysis for more information."}]}]}, {"type":"stream", "id":27, "name":"call.aggregation", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":125}]]}, {"type":"stream", "id":53, "name":"call.aggregation", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":71}]], "details":[{"type":"table", "Width":"448 bits", "Depth":"0", "Bits per symbol":"448 bits", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Valid":"Yes", "Ready Latency":"0"}]}, {"type":"stream", "id":8, "name":"call.projection", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":147}]]}, {"type":"stream", "id":40, "name":"call.projection", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":48}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Bits per symbol":"1 bit", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Valid":"Yes", "Ready Latency":"0"}]}, {"type":"stream", "id":6, "name":"call.streamer", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":147}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Bits per symbol":"1 bit", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Valid":"Yes", "Ready Latency":"0"}]}, {"type":"stream", "id":23, "name":"call.windowing", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":125}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Bits per symbol":"1 bit", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Valid":"Yes", "Ready Latency":"0"}]}, {"type":"stream", "id":10, "name":"call.windowing", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":147}]]}, {"type":"stream", "id":29, "name":"return.aggregation", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":125}]]}, {"type":"stream", "id":55, "name":"return.aggregation", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":71}]], "details":[{"type":"table", "Width":"352 bits", "Depth":"0", "Bits per symbol":"352 bits", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Ready":"Yes", "Ready Latency":"0"}]}, {"type":"stream", "id":12, "name":"return.projection", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":147}]]}, {"type":"stream", "id":46, "name":"return.projection", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":48}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Bits per symbol":"1 bit", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Ready":"Yes", "Ready Latency":"0"}]}, {"type":"stream", "id":16, "name":"return.streamer", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":147}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Bits per symbol":"1 bit", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Ready":"Yes", "Ready Latency":"0"}]}, {"type":"stream", "id":33, "name":"return.windowing", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":125}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Bits per symbol":"1 bit", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Ready":"Yes", "Ready Latency":"0"}]}, {"type":"stream", "id":14, "name":"return.windowing", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":147}]]}, {"type":"stream", "id":25, "name":"s0", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":125}]], "details":[{"type":"table", "Width":"352 bits", "Depth":"0", "Bits per symbol":"352 bits", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Ready":"Yes", "Ready Latency":"0"}]}, {"type":"stream", "id":44, "name":"s0", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":48}]], "details":[{"type":"table", "Width":"352 bits", "Depth":"0", "Bits per symbol":"352 bits", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Ready":"Yes", "Ready Latency":"0"}]}, {"type":"stream", "id":42, "name":"s_in", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":48}]], "details":[{"type":"table", "Width":"352 bits", "Depth":"0", "Bits per symbol":"352 bits", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Valid":"Yes", "Ready Latency":"0"}]}, {"type":"stream", "id":31, "name":"s_out", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":125}]], "details":[{"type":"table", "Width":"352 bits", "Depth":"0", "Bits per symbol":"352 bits", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Ready":"Yes", "Ready Latency":"0"}]}, {"type":"interface", "id":61, "name":"eos", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":71}]], "details":[{"type":"table", "Stable":"No", "Width":"1 bit", "Component":"aggregation"}]}, {"type":"interface", "id":60, "name":"field_code", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":71}]], "details":[{"type":"table", "Stable":"No", "Width":"32 bits", "Component":"aggregation"}]}, {"type":"interface", "id":59, "name":"function_code", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":71}]], "details":[{"type":"table", "Stable":"No", "Width":"32 bits", "Component":"aggregation"}]}, {"type":"interface", "id":58, "name":"in_tuple", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":71}]], "details":[{"type":"table", "Stable":"No", "Width":"352 bits", "Component":"aggregation"}]}], "links":[{"from":6, "to":5}, {"from":7, "to":8}, {"from":9, "to":10}, {"from":12, "to":11}, {"from":14, "to":13}, {"from":15, "to":16}, {"from":18, "to":17}, {"from":3, "to":17}, {"from":5, "to":18}, {"from":7, "to":18}, {"from":9, "to":18}, {"from":11, "to":18}, {"from":13, "to":18}, {"from":15, "to":18}, {"from":17, "to":5}, {"from":5, "to":7}, {"from":5, "to":9}, {"from":7, "to":11}, {"from":9, "to":13}, {"from":11, "to":15}, {"from":13, "to":15}, {"from":23, "to":22}, {"from":25, "to":24}, {"from":26, "to":27}, {"from":29, "to":28}, {"from":30, "to":31}, {"from":32, "to":33}, {"from":35, "to":34}, {"from":20, "to":34}, {"from":22, "to":35}, {"from":24, "to":35}, {"from":26, "to":35}, {"from":28, "to":35}, {"from":30, "to":35}, {"from":32, "to":35}, {"from":34, "to":22}, {"from":22, "to":24}, {"from":24, "to":26}, {"from":24, "to":28}, {"from":26, "to":28}, {"from":24, "to":30}, {"from":28, "to":30}, {"from":30, "to":32}, {"from":40, "to":39}, {"from":42, "to":41}, {"from":43, "to":44}, {"from":45, "to":46}, {"from":48, "to":47}, {"from":37, "to":47}, {"from":39, "to":48}, {"from":41, "to":48}, {"from":43, "to":48}, {"from":45, "to":48}, {"from":47, "to":39}, {"from":39, "to":41}, {"from":41, "to":43}, {"from":43, "to":45}, {"from":53, "to":52}, {"from":54, "to":55}, {"from":58, "to":52}, {"from":59, "to":52}, {"from":60, "to":52}, {"from":61, "to":52}, {"from":57, "to":56}, {"from":50, "to":56}, {"from":52, "to":57}, {"from":54, "to":57}, {"from":56, "to":52}, {"from":52, "to":54}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Component: streamer", "data":["", "", ""], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":147}]], "details":[{"type":"brief", "text":"Task function"}, {"type":"text", "text":"Task function"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Component", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462820640727"}]}], "children":[{"name":"streamer.B1.start", "data":["Yes", "~1", "n/a"], "debug":[[{"filename":"Component invocation", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Stream Read Operation (%L)", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"147"}]}, {"type":"text", "text":"Stream Write Operation (%L > %L > %L > %L)", "links":[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"149"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":"121"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":"74"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":"62"}]}, {"type":"text", "text":"Stream Write Operation (%L > %L > %L > %L)", "links":[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"150"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":"121"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":"74"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":"62"}]}, {"type":"text", "text":"Stream Read Operation (%L > %L > %L > %L)", "links":[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"151"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":"129"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":"81"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":"67"}]}, {"type":"text", "text":"Stream Read Operation (%L > %L > %L > %L)", "links":[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"152"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":"129"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":"81"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":"67"}]}, {"type":"text", "text":"Stream Write Operation (%L)", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"154"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Loops in Components", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"}]}], "children":[]}]}, {"name":"Task: windowing", "data":["", "", ""], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":125}]], "details":[{"type":"brief", "text":"Task function"}, {"type":"text", "text":"Task function"}, {"type":"text", "text":"Fmax bottlenck block: windowing.B1.start"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Component", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462820640727"}]}], "children":[{"name":"windowing.B1.start", "data":["Yes", "~1", "n/a"], "debug":[[{"filename":"Component invocation", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Stream Read Operation (%L)", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"125"}]}, {"type":"text", "text":"Stream Read Operation (%L > %L)", "links":[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"128"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":"845"}]}, {"type":"text", "text":"Stream Write Operation (%L > %L > %L > %L)", "links":[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"134"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":"121"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":"74"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":"62"}]}, {"type":"text", "text":"Stream Read Operation (%L > %L > %L > %L)", "links":[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"135"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":"129"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h", "line":"81"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":"67"}]}, {"type":"text", "text":"Stream Write Operation (%L > %L, %L)", "links":[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"130"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":"725"}, {"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"137"}]}, {"type":"text", "text":"Stream Write Operation (%L)", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"141"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Loops in Components", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"}]}], "children":[]}]}, {"name":"Task: projection", "data":["", "", ""], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":48}]], "details":[{"type":"brief", "text":"Task function"}, {"type":"text", "text":"Task function"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Component", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462820640727"}]}], "children":[{"name":"projection.B1.start", "data":["Yes", "~1", "n/a"], "debug":[[{"filename":"Component invocation", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Stream Read Operation (%L)", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"48"}]}, {"type":"text", "text":"Stream Read Operation (%L > %L)", "links":[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"51"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":"591"}]}, {"type":"text", "text":"Stream Write Operation (%L > %L, %L)", "links":[{"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"54"}, {"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":"853"}, {"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"66"}]}, {"type":"text", "text":"Stream Write Operation (%L)", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"69"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Loops in Components", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"}]}], "children":[]}]}, {"name":"Task: aggregation", "data":["", "", ""], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":71}]], "details":[{"type":"brief", "text":"Task function"}, {"type":"text", "text":"Task function"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Component", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462820640727"}]}], "children":[{"name":"aggregation.B1.start", "data":["Yes", "~25", "n/a"], "debug":[[{"filename":"Component invocation", "line":0}]], "details":[{"type":"brief", "text":"Data dependency"}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):", "details":[{"type":"text", "text":"sum (%L)", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"78"}]}]}, {"type":"text", "text":"Most critical loop feedback path during scheduling:", "details":[{"type":"text", "text":"21.00 clock cycles 32-bit Floating-point Add Operation (%L)", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"85"}]}, {"type":"text", "text":"21.00 clock cycles 32-bit Floating-point Add Operation (%L)", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"82"}]}, {"type":"text", "text":"1.00 clock cycle 32-bit Select Operation (%L)", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"113"}]}, {"type":"text", "text":"1.00 clock cycle llvm.fpga.case Operation (%L, %L, %L, %L, %L, %L > %L)", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"82"}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"86"}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"90"}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"96"}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"102"}, {"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"71"}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"78"}]}, {"type":"text", "text":"1.00 clock cycle llvm.fpga.case Operation (%L, %L, %L > %L)", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"85"}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"103"}, {"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"71"}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"78"}]}, {"type":"text", "text":"1.00 clock cycle 32-bit Select Operation (%L)", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"113"}]}, {"type":"text", "text":"1.00 clock cycle 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"1.00 clock cycle 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):", "details":[{"type":"text", "text":"count (%L)", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"78"}]}]}, {"type":"text", "text":"Most critical loop feedback path during scheduling:", "details":[{"type":"text", "text":"21.00 clock cycles 32-bit Floating-point Add Operation (%L)", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"85"}]}, {"type":"text", "text":"21.00 clock cycles 32-bit Floating-point Add Operation (%L)", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"82"}]}, {"type":"text", "text":"1.00 clock cycle 32-bit Select Operation (%L)", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"113"}]}, {"type":"text", "text":"1.00 clock cycle llvm.fpga.case Operation (%L, %L, %L, %L, %L, %L > %L)", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"82"}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"86"}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"90"}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"96"}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"102"}, {"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"71"}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"78"}]}, {"type":"text", "text":"1.00 clock cycle llvm.fpga.case Operation (%L, %L, %L > %L)", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"85"}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"103"}, {"filename":"D:\\project\\ip\\hls\\main/main.cpp", "line":"71"}, {"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"78"}]}, {"type":"text", "text":"1.00 clock cycle 32-bit Select Operation (%L)", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"113"}]}, {"type":"text", "text":"1.00 clock cycle 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"1.00 clock cycle 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Stream Read Operation (%L)", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"71"}]}, {"type":"text", "text":"Stream Write Operation (%L)", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"122"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Loops in Components", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"}]}], "children":[]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":4294967295, "nodes":[{"name":"projection", "id":4171154096, "clk":"No", "fmax":"240.00", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":48}]], "type":"kernel", "children":[{"name":"projection.B0.runOnce", "id":4162663040, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"projection.B1.start", "id":4162663136, "af":"240.00", "br":"0", "ci":"1", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"7.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":48}]], "type":"loop"}]}, {"name":"aggregation", "id":4172023536, "clk":"No", "fmax":"240.00", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":76}]], "type":"kernel", "children":[{"name":"aggregation.B0.runOnce", "id":4162667360, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"aggregation.B1.start", "id":4162666592, "af":"240.00", "br":"0", "ci":"1", "fo":"Disabled", "ii":"25", "ll":"1", "lt":"78.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":76}]], "type":"loop"}]}, {"name":"windowing", "id":4169787024, "clk":"No", "fmax":"240.00", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":125}]], "type":"kernel", "children":[{"name":"windowing.B0.runOnce", "id":4162660352, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"windowing.B1.start", "id":4162661024, "af":"174.96", "br":"0", "ci":"1", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"3.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":125}]], "type":"loop"}]}, {"name":"streamer", "id":4168435808, "clk":"No", "fmax":"240.00", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":147}]], "type":"component", "children":[{"name":"streamer.B0.runOnce", "id":4162665920, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"streamer.B1.start", "id":4162666400, "af":"240.00", "br":"0", "ci":"1", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":147}]], "type":"loop"}]}]};
var summaryJSON={"functionNameMapping":{"name":"Synthesized Function Name Mapping", "columns":["User-defined Function Name", "Mapped Function Name"], "children":[{"name":"struct Tuple __cdecl aggregation(struct Tuple, int, int, bool)", "data":["aggregation"], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":71}]]}, {"name":"void __cdecl projection<class ihc::stream_in<struct Tuple> s_in, class ihc::stream<struct Tuple> s0>(void)", "data":["projection"], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":48}]]}, {"name":"void __cdecl streamer(void)", "data":["streamer"], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":147}]]}, {"name":"void __cdecl windowing<class ihc::stream<struct Tuple> s0, class ihc::stream_out<struct Tuple> s_out>(void)", "data":["windowing"], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":125}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Function Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"aggregation", "data":[6450, 9434, 16, 3.5, 35], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":71}]]}, {"name":"projection", "data":[487, 834, 0, 2, 18], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":48}]]}, {"name":"streamer", "data":[23, 13, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":147}]]}, {"name":"windowing", "data":[732, 1270, 0, 0, 0], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":125}]]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[7692, 11551, 16, 5, 53], "data_percent":[7.02004, 5.27096, 3.11284, 5.35714]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[109572, 219144, 514, 112, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}};
var warningsJSON={"nodes":[]};
var fileJSON=[{"path":"d:/project/ip/hls/main/main.cpp", "name":"main.cpp", "has_active_debug_locs":false, "absName":"d:/project/ip/hls/main/main.cpp", "content":"/*  Author: Ahmad Saleh\012    <gen> tag means this lines will generated by our custom generator\012*/\012\012#include \"HLS/hls.h\"\012#include \"HLS/stdio.h\"\012#include \"HLS/hls.h\"\012#include \"HLS/hls_float.h\"\012#include <stdlib.h>\012\012\012\012// SUPPORTED AGGREGATIN FUNCTIONS: COUNT, AVERAGE, MIN, MAX\012#define BUILDIN_AGGREGATION_FUNCTIONS_NUMBER_OF_SUPPORTED 5\012#define BUILDIN_AGGREGATION_FUNCTIONS_CODE_COUNT 0\012#define BUILDIN_AGGREGATION_FUNCTIONS_CODE_AVG   1\012#define BUILDIN_AGGREGATION_FUNCTIONS_CODE_MIN   2\012#define BUILDIN_AGGREGATION_FUNCTIONS_CODE_MAX   3\012#define BUILDIN_AGGREGATION_FUNCTIONS_CODE_SUM   4\012\012#define BUILDIN_NUMBER_OF_TESTS 100\012#define BUILDIN_ORDER_OF_TESTS  500\012\012\012//<gen>\012#define TUPLE_DATA_SIZE             4\012#define WINDOWING_k                 4\012#define AGGREGATION_FUNCTION_CODE   1\012#define AGGREGATION_FIELD_CODE      0\012//</gen>\012\012\012struct Tuple {\012    bool valid = false;\012    int data[TUPLE_DATA_SIZE] = {0};\012    bool aggregation_ready = false;\012    float aggregation_results[BUILDIN_AGGREGATION_FUNCTIONS_NUMBER_OF_SUPPORTED] = {0.0};\012};\012\012\012ihc::stream_in<Tuple> s_in;\012ihc::stream_out<Tuple> s_out;\012//<gen>\012ihc::stream<Tuple> s0;\012//</gen>\012\012\012template <auto &stream_in_tuple, auto &stream_out_tuple> void projection() {\012\012        \012    auto tuple = stream_in_tuple.read();\012\012    if (!tuple.valid){\012        stream_out_tuple.write(tuple);\012        return;\012    }\012\012\012    //<gen>\012    int left_hand_cond = (tuple.data[0] * tuple.data[1]);\012    int right_hand_cond = 20000;\012    bool projection_result = left_hand_cond < right_hand_cond;\012    // </gen>\012\012    tuple.valid = projection_result;\012    stream_out_tuple.write(tuple);\012\012    return;\012}\012\012Tuple aggregation (\012                        Tuple in_tuple,\012                        int function_code,\012                        int field_code,\012                        bool eos\012){\012\012    static float count=0.0, avg=0.0, min=0.0, max=0.0, sum=0.0;\012\012    if (in_tuple.valid) {\012        if (function_code == BUILDIN_AGGREGATION_FUNCTIONS_CODE_COUNT){\012            count = count + 1;\012        }\012        else if (function_code == BUILDIN_AGGREGATION_FUNCTIONS_CODE_AVG){\012            sum = sum + in_tuple.data[field_code];\012            count = count + 1;\012            avg = sum / count;\012        }\012        else if (function_code == BUILDIN_AGGREGATION_FUNCTIONS_CODE_MAX){\012            count = count + 1;\012            if (in_tuple.data[field_code] > max){\012                max = in_tuple.data[field_code];\012            }\012        }\012        else if (function_code == BUILDIN_AGGREGATION_FUNCTIONS_CODE_MIN){\012            count = count + 1;\012            if (in_tuple.data[field_code] < min){\012                min = in_tuple.data[field_code];\012            }\012        }\012        else if (function_code == BUILDIN_AGGREGATION_FUNCTIONS_CODE_SUM){\012            count = count + 1;\012            sum = sum + in_tuple.data[field_code];\012        }\012    }\012\012    in_tuple.aggregation_results[BUILDIN_AGGREGATION_FUNCTIONS_CODE_COUNT] = count;\012    in_tuple.aggregation_results[BUILDIN_AGGREGATION_FUNCTIONS_CODE_AVG] = avg;\012    in_tuple.aggregation_results[BUILDIN_AGGREGATION_FUNCTIONS_CODE_MAX] = max;\012    in_tuple.aggregation_results[BUILDIN_AGGREGATION_FUNCTIONS_CODE_MIN] = min;\012    in_tuple.aggregation_results[BUILDIN_AGGREGATION_FUNCTIONS_CODE_SUM] = sum;\012\012    if (eos) {\012        count = 0;\012        avg = 0;\012        min = FLT_MAX;\012        max = FLT_MIN;\012        sum = 0;\012        in_tuple.aggregation_ready = true;\012    }\012\012    return in_tuple;\012}\012\012template <auto &stream_in_tuple, auto &stream_out_tuple> void windowing () {\012\012    static int i = 1;\012    auto tuple = stream_in_tuple.read();\012    if (!tuple.valid){\012        stream_out_tuple.write(tuple);\012        return;\012    }\012\012    ihc::launch<aggregation>(tuple, AGGREGATION_FUNCTION_CODE, AGGREGATION_FIELD_CODE, i%WINDOWING_k == 0);\012    tuple = ihc::collect<aggregation>();\012\012    stream_out_tuple.write(tuple);\012    i++;\012\012    return;\012}\012\012// component void groupBy (){\012\012// } \012\012component void streamer (){\012    //<gen>\012    ihc::launch<projection<s_in, s0>>();\012    ihc::launch<windowing<s0, s_out>>();\012    ihc::collect<projection<s_in, s0>>();\012    ihc::collect<windowing<s0, s_out>>();\012    //</gen>\012}\012\012int main() {\012\012    Tuple tuple[BUILDIN_NUMBER_OF_TESTS];\012    Tuple results[BUILDIN_NUMBER_OF_TESTS];\012\012    for (int i = 0; i < BUILDIN_NUMBER_OF_TESTS; i++) {\012        tuple[i].valid = true;\012        tuple[i].data[0] = rand() % BUILDIN_ORDER_OF_TESTS;       //price\012        tuple[i].data[1] = rand() % BUILDIN_ORDER_OF_TESTS;      //volume\012        tuple[i].data[2] = rand() % BUILDIN_ORDER_OF_TESTS;       //code\012        tuple[i].data[3] = rand() % BUILDIN_ORDER_OF_TESTS;       //stock\012        tuple[i].aggregation_ready = false;\012        tuple[i].aggregation_results[0] = 0.0;\012        tuple[i].aggregation_results[1] = 0.0;\012        tuple[i].aggregation_results[2] = 0.0;\012        tuple[i].aggregation_results[3] = 0.0;\012        tuple[i].aggregation_results[4] = 0.0;\012    }\012    \012\012    Tuple interTuple;\012    for (int i = 0; i < BUILDIN_NUMBER_OF_TESTS; i++) {\012\012        \012        s_in.write(tuple[i]);\012        streamer();\012        results[i] = s_out.read();\012        \012\012        if (results[i].valid) {\012            printf(\"accepted: price:%d, volume:%d, code:%d, stock:%d, count:%f, avg:%f, min:%f, max:%f, sum:%f, readyag:%d \\n\",\012             results[i].data[0], results[i].data[1], results[i].data[2], results[i].data[3],\012             results[i].aggregation_results[0], results[i].aggregation_results[1], \012             results[i].aggregation_results[2], results[i].aggregation_results[3],\012             results[i].aggregation_results[4], results[i].aggregation_ready);\012        }     \012        else {\012            printf(\"rejected: price:%d, volume:%d, code:%d, stock:%d, count:%f, avg:%f, min:%f, max:%f, sum:%f, readyag:%d \\n\",\012             results[i].data[0], results[i].data[1], results[i].data[2], results[i].data[3],\012             results[i].aggregation_results[0], results[i].aggregation_results[1], \012             results[i].aggregation_results[2], results[i].aggregation_results[3],\012             results[i].aggregation_results[4], results[i].aggregation_ready);\012        }\012    }\012\012    return 0;\012\012}\012"}];
var alpha_viewer=false;