{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 10:51:15 2018 " "Info: Processing started: Thu Nov 29 10:51:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEST_BARKER -c TEST_BARKER " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TEST_BARKER -c TEST_BARKER" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../MY_BARKER/MY_BARKER.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../MY_BARKER/MY_BARKER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY_BARKER-behave " "Info: Found design unit 1: MY_BARKER-behave" {  } { { "../MY_BARKER/MY_BARKER.vhd" "" { Text "D:/LKW_108/MY_BARKER/MY_BARKER.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 MY_BARKER " "Info: Found entity 1: MY_BARKER" {  } { { "../MY_BARKER/MY_BARKER.vhd" "" { Text "D:/LKW_108/MY_BARKER/MY_BARKER.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../MY_DIVIDER/MY_DIVIDER.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../MY_DIVIDER/MY_DIVIDER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY_DIVIDER-behave " "Info: Found design unit 1: MY_DIVIDER-behave" {  } { { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 MY_DIVIDER " "Info: Found entity 1: MY_DIVIDER" {  } { { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TEST_BARKER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file TEST_BARKER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEST_BARKER " "Info: Found entity 1: TEST_BARKER" {  } { { "TEST_BARKER.bdf" "" { Schematic "D:/LKW_108/TEST_BARKER/TEST_BARKER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "TEST_BARKER " "Info: Elaborating entity \"TEST_BARKER\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MY_BARKER MY_BARKER:inst " "Info: Elaborating entity \"MY_BARKER\" for hierarchy \"MY_BARKER:inst\"" {  } { { "TEST_BARKER.bdf" "inst" { Schematic "D:/LKW_108/TEST_BARKER/TEST_BARKER.bdf" { { 624 1208 1304 720 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MY_DIVIDER MY_DIVIDER:inst1 " "Info: Elaborating entity \"MY_DIVIDER\" for hierarchy \"MY_DIVIDER:inst1\"" {  } { { "TEST_BARKER.bdf" "inst1" { Schematic "D:/LKW_108/TEST_BARKER/TEST_BARKER.bdf" { { 624 1064 1160 720 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Info: Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Info: Implemented 45 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 10:51:19 2018 " "Info: Processing ended: Thu Nov 29 10:51:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 10:51:20 2018 " "Info: Processing started: Thu Nov 29 10:51:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TEST_BARKER -c TEST_BARKER " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off TEST_BARKER -c TEST_BARKER" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "TEST_BARKER EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"TEST_BARKER\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MY_DIVIDER:inst1\|Q " "Info: Destination node MY_DIVIDER:inst1\|Q" {  } { { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_DIVIDER:inst1|Q } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { CLK } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "TEST_BARKER.bdf" "" { Schematic "D:/LKW_108/TEST_BARKER/TEST_BARKER.bdf" { { 648 848 1016 664 "CLK" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MY_DIVIDER:inst1\|Q  " "Info: Automatically promoted node MY_DIVIDER:inst1\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MY_DIVIDER:inst1\|Q~5 " "Info: Destination node MY_DIVIDER:inst1\|Q~5" {  } { { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_DIVIDER:inst1|Q~5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OCLK " "Info: Destination node OCLK" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { OCLK } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OCLK" } } } } { "TEST_BARKER.bdf" "" { Schematic "D:/LKW_108/TEST_BARKER/TEST_BARKER.bdf" { { 664 1400 1576 680 "OCLK" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { OCLK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_DIVIDER:inst1|Q } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.580 ns register register " "Info: Estimated most critical path is register to register delay of 3.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MY_DIVIDER:inst1\|DATA\[0\] 1 REG LAB_X2_Y7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X2_Y7; Fanout = 3; REG Node = 'MY_DIVIDER:inst1\|DATA\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_DIVIDER:inst1|DATA[0] } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns MY_DIVIDER:inst1\|Add0~289 2 COMB LAB_X2_Y7 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = LAB_X2_Y7; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~289'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { MY_DIVIDER:inst1|DATA[0] MY_DIVIDER:inst1|Add0~289 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.940 ns MY_DIVIDER:inst1\|Add0~291 3 COMB LAB_X2_Y7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.940 ns; Loc. = LAB_X2_Y7; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~291'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~289 MY_DIVIDER:inst1|Add0~291 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.011 ns MY_DIVIDER:inst1\|Add0~293 4 COMB LAB_X2_Y7 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.011 ns; Loc. = LAB_X2_Y7; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~293'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~291 MY_DIVIDER:inst1|Add0~293 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.082 ns MY_DIVIDER:inst1\|Add0~295 5 COMB LAB_X2_Y7 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.082 ns; Loc. = LAB_X2_Y7; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~295'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~293 MY_DIVIDER:inst1|Add0~295 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.153 ns MY_DIVIDER:inst1\|Add0~297 6 COMB LAB_X2_Y7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.153 ns; Loc. = LAB_X2_Y7; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~297'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~295 MY_DIVIDER:inst1|Add0~297 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.224 ns MY_DIVIDER:inst1\|Add0~299 7 COMB LAB_X2_Y7 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.224 ns; Loc. = LAB_X2_Y7; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~299'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~297 MY_DIVIDER:inst1|Add0~299 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.295 ns MY_DIVIDER:inst1\|Add0~301 8 COMB LAB_X2_Y7 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.295 ns; Loc. = LAB_X2_Y7; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~301'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~299 MY_DIVIDER:inst1|Add0~301 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.366 ns MY_DIVIDER:inst1\|Add0~303 9 COMB LAB_X2_Y7 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.366 ns; Loc. = LAB_X2_Y7; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~303'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~301 MY_DIVIDER:inst1|Add0~303 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.437 ns MY_DIVIDER:inst1\|Add0~305 10 COMB LAB_X2_Y7 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.437 ns; Loc. = LAB_X2_Y7; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~305'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~303 MY_DIVIDER:inst1|Add0~305 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.508 ns MY_DIVIDER:inst1\|Add0~307 11 COMB LAB_X2_Y7 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.508 ns; Loc. = LAB_X2_Y7; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~307'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~305 MY_DIVIDER:inst1|Add0~307 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.579 ns MY_DIVIDER:inst1\|Add0~309 12 COMB LAB_X2_Y7 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.579 ns; Loc. = LAB_X2_Y7; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~309'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~307 MY_DIVIDER:inst1|Add0~309 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.650 ns MY_DIVIDER:inst1\|Add0~311 13 COMB LAB_X2_Y7 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.650 ns; Loc. = LAB_X2_Y7; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~311'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~309 MY_DIVIDER:inst1|Add0~311 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 1.811 ns MY_DIVIDER:inst1\|Add0~313 14 COMB LAB_X2_Y6 2 " "Info: 14: + IC(0.090 ns) + CELL(0.071 ns) = 1.811 ns; Loc. = LAB_X2_Y6; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~313'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { MY_DIVIDER:inst1|Add0~311 MY_DIVIDER:inst1|Add0~313 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.882 ns MY_DIVIDER:inst1\|Add0~315 15 COMB LAB_X2_Y6 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.882 ns; Loc. = LAB_X2_Y6; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~315'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~313 MY_DIVIDER:inst1|Add0~315 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.953 ns MY_DIVIDER:inst1\|Add0~317 16 COMB LAB_X2_Y6 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.953 ns; Loc. = LAB_X2_Y6; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~317'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~315 MY_DIVIDER:inst1|Add0~317 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.024 ns MY_DIVIDER:inst1\|Add0~319 17 COMB LAB_X2_Y6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.024 ns; Loc. = LAB_X2_Y6; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~319'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~317 MY_DIVIDER:inst1|Add0~319 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.095 ns MY_DIVIDER:inst1\|Add0~321 18 COMB LAB_X2_Y6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.095 ns; Loc. = LAB_X2_Y6; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~321'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~319 MY_DIVIDER:inst1|Add0~321 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.166 ns MY_DIVIDER:inst1\|Add0~323 19 COMB LAB_X2_Y6 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.166 ns; Loc. = LAB_X2_Y6; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~323'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~321 MY_DIVIDER:inst1|Add0~323 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.237 ns MY_DIVIDER:inst1\|Add0~325 20 COMB LAB_X2_Y6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.237 ns; Loc. = LAB_X2_Y6; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~325'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~323 MY_DIVIDER:inst1|Add0~325 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.308 ns MY_DIVIDER:inst1\|Add0~327 21 COMB LAB_X2_Y6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.308 ns; Loc. = LAB_X2_Y6; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~327'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~325 MY_DIVIDER:inst1|Add0~327 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.379 ns MY_DIVIDER:inst1\|Add0~329 22 COMB LAB_X2_Y6 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.379 ns; Loc. = LAB_X2_Y6; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~329'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~327 MY_DIVIDER:inst1|Add0~329 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.450 ns MY_DIVIDER:inst1\|Add0~331 23 COMB LAB_X2_Y6 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.450 ns; Loc. = LAB_X2_Y6; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~331'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~329 MY_DIVIDER:inst1|Add0~331 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.521 ns MY_DIVIDER:inst1\|Add0~333 24 COMB LAB_X2_Y6 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.521 ns; Loc. = LAB_X2_Y6; Fanout = 1; COMB Node = 'MY_DIVIDER:inst1\|Add0~333'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~331 MY_DIVIDER:inst1|Add0~333 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.931 ns MY_DIVIDER:inst1\|Add0~334 25 COMB LAB_X2_Y6 1 " "Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 2.931 ns; Loc. = LAB_X2_Y6; Fanout = 1; COMB Node = 'MY_DIVIDER:inst1\|Add0~334'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { MY_DIVIDER:inst1|Add0~333 MY_DIVIDER:inst1|Add0~334 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 3.496 ns MY_DIVIDER:inst1\|DATA~202 26 COMB LAB_X2_Y6 1 " "Info: 26: + IC(0.127 ns) + CELL(0.438 ns) = 3.496 ns; Loc. = LAB_X2_Y6; Fanout = 1; COMB Node = 'MY_DIVIDER:inst1\|DATA~202'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { MY_DIVIDER:inst1|Add0~334 MY_DIVIDER:inst1|DATA~202 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.580 ns MY_DIVIDER:inst1\|DATA\[23\] 27 REG LAB_X2_Y6 2 " "Info: 27: + IC(0.000 ns) + CELL(0.084 ns) = 3.580 ns; Loc. = LAB_X2_Y6; Fanout = 2; REG Node = 'MY_DIVIDER:inst1\|DATA\[23\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { MY_DIVIDER:inst1|DATA~202 MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.908 ns ( 81.23 % ) " "Info: Total cell delay = 2.908 ns ( 81.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.672 ns ( 18.77 % ) " "Info: Total interconnect delay = 0.672 ns ( 18.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.580 ns" { MY_DIVIDER:inst1|DATA[0] MY_DIVIDER:inst1|Add0~289 MY_DIVIDER:inst1|Add0~291 MY_DIVIDER:inst1|Add0~293 MY_DIVIDER:inst1|Add0~295 MY_DIVIDER:inst1|Add0~297 MY_DIVIDER:inst1|Add0~299 MY_DIVIDER:inst1|Add0~301 MY_DIVIDER:inst1|Add0~303 MY_DIVIDER:inst1|Add0~305 MY_DIVIDER:inst1|Add0~307 MY_DIVIDER:inst1|Add0~309 MY_DIVIDER:inst1|Add0~311 MY_DIVIDER:inst1|Add0~313 MY_DIVIDER:inst1|Add0~315 MY_DIVIDER:inst1|Add0~317 MY_DIVIDER:inst1|Add0~319 MY_DIVIDER:inst1|Add0~321 MY_DIVIDER:inst1|Add0~323 MY_DIVIDER:inst1|Add0~325 MY_DIVIDER:inst1|Add0~327 MY_DIVIDER:inst1|Add0~329 MY_DIVIDER:inst1|Add0~331 MY_DIVIDER:inst1|Add0~333 MY_DIVIDER:inst1|Add0~334 MY_DIVIDER:inst1|DATA~202 MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y11 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "2 " "Warning: Found 2 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BA 0 " "Info: Pin \"BA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OCLK 0 " "Info: Pin \"OCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/LKW_108/TEST_BARKER/TEST_BARKER.fit.smsg " "Info: Generated suppressed messages file D:/LKW_108/TEST_BARKER/TEST_BARKER.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 10:51:26 2018 " "Info: Processing ended: Thu Nov 29 10:51:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 10:51:26 2018 " "Info: Processing started: Thu Nov 29 10:51:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TEST_BARKER -c TEST_BARKER " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off TEST_BARKER -c TEST_BARKER" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 10:51:30 2018 " "Info: Processing ended: Thu Nov 29 10:51:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 10:51:30 2018 " "Info: Processing started: Thu Nov 29 10:51:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TEST_BARKER -c TEST_BARKER --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TEST_BARKER -c TEST_BARKER --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "TEST_BARKER.bdf" "" { Schematic "D:/LKW_108/TEST_BARKER/TEST_BARKER.bdf" { { 648 848 1016 664 "CLK" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "MY_DIVIDER:inst1\|Q " "Info: Detected ripple clock \"MY_DIVIDER:inst1\|Q\" as buffer" {  } { { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "MY_DIVIDER:inst1\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register MY_DIVIDER:inst1\|DATA\[0\] register MY_DIVIDER:inst1\|DATA\[23\] 275.86 MHz 3.625 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 275.86 MHz between source register \"MY_DIVIDER:inst1\|DATA\[0\]\" and destination register \"MY_DIVIDER:inst1\|DATA\[23\]\" (period= 3.625 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.418 ns + Longest register register " "Info: + Longest register to register delay is 3.418 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MY_DIVIDER:inst1\|DATA\[0\] 1 REG LCFF_X2_Y7_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y7_N1; Fanout = 3; REG Node = 'MY_DIVIDER:inst1\|DATA\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_DIVIDER:inst1|DATA[0] } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.393 ns) 0.713 ns MY_DIVIDER:inst1\|Add0~289 2 COMB LCCOMB_X2_Y7_N8 2 " "Info: 2: + IC(0.320 ns) + CELL(0.393 ns) = 0.713 ns; Loc. = LCCOMB_X2_Y7_N8; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~289'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.713 ns" { MY_DIVIDER:inst1|DATA[0] MY_DIVIDER:inst1|Add0~289 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.784 ns MY_DIVIDER:inst1\|Add0~291 3 COMB LCCOMB_X2_Y7_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.784 ns; Loc. = LCCOMB_X2_Y7_N10; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~291'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~289 MY_DIVIDER:inst1|Add0~291 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.855 ns MY_DIVIDER:inst1\|Add0~293 4 COMB LCCOMB_X2_Y7_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.855 ns; Loc. = LCCOMB_X2_Y7_N12; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~293'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~291 MY_DIVIDER:inst1|Add0~293 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.014 ns MY_DIVIDER:inst1\|Add0~295 5 COMB LCCOMB_X2_Y7_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.014 ns; Loc. = LCCOMB_X2_Y7_N14; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~295'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { MY_DIVIDER:inst1|Add0~293 MY_DIVIDER:inst1|Add0~295 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.085 ns MY_DIVIDER:inst1\|Add0~297 6 COMB LCCOMB_X2_Y7_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.085 ns; Loc. = LCCOMB_X2_Y7_N16; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~297'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~295 MY_DIVIDER:inst1|Add0~297 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.156 ns MY_DIVIDER:inst1\|Add0~299 7 COMB LCCOMB_X2_Y7_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.156 ns; Loc. = LCCOMB_X2_Y7_N18; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~299'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~297 MY_DIVIDER:inst1|Add0~299 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.227 ns MY_DIVIDER:inst1\|Add0~301 8 COMB LCCOMB_X2_Y7_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.227 ns; Loc. = LCCOMB_X2_Y7_N20; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~301'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~299 MY_DIVIDER:inst1|Add0~301 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.298 ns MY_DIVIDER:inst1\|Add0~303 9 COMB LCCOMB_X2_Y7_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.298 ns; Loc. = LCCOMB_X2_Y7_N22; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~303'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~301 MY_DIVIDER:inst1|Add0~303 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.369 ns MY_DIVIDER:inst1\|Add0~305 10 COMB LCCOMB_X2_Y7_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.369 ns; Loc. = LCCOMB_X2_Y7_N24; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~305'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~303 MY_DIVIDER:inst1|Add0~305 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.440 ns MY_DIVIDER:inst1\|Add0~307 11 COMB LCCOMB_X2_Y7_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.440 ns; Loc. = LCCOMB_X2_Y7_N26; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~307'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~305 MY_DIVIDER:inst1|Add0~307 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.511 ns MY_DIVIDER:inst1\|Add0~309 12 COMB LCCOMB_X2_Y7_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.511 ns; Loc. = LCCOMB_X2_Y7_N28; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~309'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~307 MY_DIVIDER:inst1|Add0~309 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.657 ns MY_DIVIDER:inst1\|Add0~311 13 COMB LCCOMB_X2_Y7_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 1.657 ns; Loc. = LCCOMB_X2_Y7_N30; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~311'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { MY_DIVIDER:inst1|Add0~309 MY_DIVIDER:inst1|Add0~311 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.728 ns MY_DIVIDER:inst1\|Add0~313 14 COMB LCCOMB_X2_Y6_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.728 ns; Loc. = LCCOMB_X2_Y6_N0; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~313'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~311 MY_DIVIDER:inst1|Add0~313 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.799 ns MY_DIVIDER:inst1\|Add0~315 15 COMB LCCOMB_X2_Y6_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.799 ns; Loc. = LCCOMB_X2_Y6_N2; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~315'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~313 MY_DIVIDER:inst1|Add0~315 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.870 ns MY_DIVIDER:inst1\|Add0~317 16 COMB LCCOMB_X2_Y6_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.870 ns; Loc. = LCCOMB_X2_Y6_N4; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~317'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~315 MY_DIVIDER:inst1|Add0~317 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.941 ns MY_DIVIDER:inst1\|Add0~319 17 COMB LCCOMB_X2_Y6_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.941 ns; Loc. = LCCOMB_X2_Y6_N6; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~319'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~317 MY_DIVIDER:inst1|Add0~319 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.012 ns MY_DIVIDER:inst1\|Add0~321 18 COMB LCCOMB_X2_Y6_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.012 ns; Loc. = LCCOMB_X2_Y6_N8; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~321'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~319 MY_DIVIDER:inst1|Add0~321 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.083 ns MY_DIVIDER:inst1\|Add0~323 19 COMB LCCOMB_X2_Y6_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.083 ns; Loc. = LCCOMB_X2_Y6_N10; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~323'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~321 MY_DIVIDER:inst1|Add0~323 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.154 ns MY_DIVIDER:inst1\|Add0~325 20 COMB LCCOMB_X2_Y6_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.154 ns; Loc. = LCCOMB_X2_Y6_N12; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~325'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~323 MY_DIVIDER:inst1|Add0~325 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.313 ns MY_DIVIDER:inst1\|Add0~327 21 COMB LCCOMB_X2_Y6_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 2.313 ns; Loc. = LCCOMB_X2_Y6_N14; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~327'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { MY_DIVIDER:inst1|Add0~325 MY_DIVIDER:inst1|Add0~327 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.384 ns MY_DIVIDER:inst1\|Add0~329 22 COMB LCCOMB_X2_Y6_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.384 ns; Loc. = LCCOMB_X2_Y6_N16; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~329'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~327 MY_DIVIDER:inst1|Add0~329 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.455 ns MY_DIVIDER:inst1\|Add0~331 23 COMB LCCOMB_X2_Y6_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.455 ns; Loc. = LCCOMB_X2_Y6_N18; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~331'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~329 MY_DIVIDER:inst1|Add0~331 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.526 ns MY_DIVIDER:inst1\|Add0~333 24 COMB LCCOMB_X2_Y6_N20 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.526 ns; Loc. = LCCOMB_X2_Y6_N20; Fanout = 1; COMB Node = 'MY_DIVIDER:inst1\|Add0~333'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~331 MY_DIVIDER:inst1|Add0~333 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.936 ns MY_DIVIDER:inst1\|Add0~334 25 COMB LCCOMB_X2_Y6_N22 1 " "Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 2.936 ns; Loc. = LCCOMB_X2_Y6_N22; Fanout = 1; COMB Node = 'MY_DIVIDER:inst1\|Add0~334'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { MY_DIVIDER:inst1|Add0~333 MY_DIVIDER:inst1|Add0~334 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 3.334 ns MY_DIVIDER:inst1\|DATA~202 26 COMB LCCOMB_X2_Y6_N30 1 " "Info: 26: + IC(0.248 ns) + CELL(0.150 ns) = 3.334 ns; Loc. = LCCOMB_X2_Y6_N30; Fanout = 1; COMB Node = 'MY_DIVIDER:inst1\|DATA~202'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { MY_DIVIDER:inst1|Add0~334 MY_DIVIDER:inst1|DATA~202 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.418 ns MY_DIVIDER:inst1\|DATA\[23\] 27 REG LCFF_X2_Y6_N31 2 " "Info: 27: + IC(0.000 ns) + CELL(0.084 ns) = 3.418 ns; Loc. = LCFF_X2_Y6_N31; Fanout = 2; REG Node = 'MY_DIVIDER:inst1\|DATA\[23\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { MY_DIVIDER:inst1|DATA~202 MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 83.38 % ) " "Info: Total cell delay = 2.850 ns ( 83.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.568 ns ( 16.62 % ) " "Info: Total interconnect delay = 0.568 ns ( 16.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.418 ns" { MY_DIVIDER:inst1|DATA[0] MY_DIVIDER:inst1|Add0~289 MY_DIVIDER:inst1|Add0~291 MY_DIVIDER:inst1|Add0~293 MY_DIVIDER:inst1|Add0~295 MY_DIVIDER:inst1|Add0~297 MY_DIVIDER:inst1|Add0~299 MY_DIVIDER:inst1|Add0~301 MY_DIVIDER:inst1|Add0~303 MY_DIVIDER:inst1|Add0~305 MY_DIVIDER:inst1|Add0~307 MY_DIVIDER:inst1|Add0~309 MY_DIVIDER:inst1|Add0~311 MY_DIVIDER:inst1|Add0~313 MY_DIVIDER:inst1|Add0~315 MY_DIVIDER:inst1|Add0~317 MY_DIVIDER:inst1|Add0~319 MY_DIVIDER:inst1|Add0~321 MY_DIVIDER:inst1|Add0~323 MY_DIVIDER:inst1|Add0~325 MY_DIVIDER:inst1|Add0~327 MY_DIVIDER:inst1|Add0~329 MY_DIVIDER:inst1|Add0~331 MY_DIVIDER:inst1|Add0~333 MY_DIVIDER:inst1|Add0~334 MY_DIVIDER:inst1|DATA~202 MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.418 ns" { MY_DIVIDER:inst1|DATA[0] {} MY_DIVIDER:inst1|Add0~289 {} MY_DIVIDER:inst1|Add0~291 {} MY_DIVIDER:inst1|Add0~293 {} MY_DIVIDER:inst1|Add0~295 {} MY_DIVIDER:inst1|Add0~297 {} MY_DIVIDER:inst1|Add0~299 {} MY_DIVIDER:inst1|Add0~301 {} MY_DIVIDER:inst1|Add0~303 {} MY_DIVIDER:inst1|Add0~305 {} MY_DIVIDER:inst1|Add0~307 {} MY_DIVIDER:inst1|Add0~309 {} MY_DIVIDER:inst1|Add0~311 {} MY_DIVIDER:inst1|Add0~313 {} MY_DIVIDER:inst1|Add0~315 {} MY_DIVIDER:inst1|Add0~317 {} MY_DIVIDER:inst1|Add0~319 {} MY_DIVIDER:inst1|Add0~321 {} MY_DIVIDER:inst1|Add0~323 {} MY_DIVIDER:inst1|Add0~325 {} MY_DIVIDER:inst1|Add0~327 {} MY_DIVIDER:inst1|Add0~329 {} MY_DIVIDER:inst1|Add0~331 {} MY_DIVIDER:inst1|Add0~333 {} MY_DIVIDER:inst1|Add0~334 {} MY_DIVIDER:inst1|DATA~202 {} MY_DIVIDER:inst1|DATA[23] {} } { 0.000ns 0.320ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.248ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.007 ns - Smallest " "Info: - Smallest clock skew is 0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.676 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST_BARKER.bdf" "" { Schematic "D:/LKW_108/TEST_BARKER/TEST_BARKER.bdf" { { 648 848 1016 664 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "TEST_BARKER.bdf" "" { Schematic "D:/LKW_108/TEST_BARKER/TEST_BARKER.bdf" { { 648 848 1016 664 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.676 ns MY_DIVIDER:inst1\|DATA\[23\] 3 REG LCFF_X2_Y6_N31 2 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X2_Y6_N31; Fanout = 2; REG Node = 'MY_DIVIDER:inst1\|DATA\[23\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { CLK~clkctrl MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CLK CLK~clkctrl MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MY_DIVIDER:inst1|DATA[23] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.669 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST_BARKER.bdf" "" { Schematic "D:/LKW_108/TEST_BARKER/TEST_BARKER.bdf" { { 648 848 1016 664 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "TEST_BARKER.bdf" "" { Schematic "D:/LKW_108/TEST_BARKER/TEST_BARKER.bdf" { { 648 848 1016 664 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns MY_DIVIDER:inst1\|DATA\[0\] 3 REG LCFF_X2_Y7_N1 3 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X2_Y7_N1; Fanout = 3; REG Node = 'MY_DIVIDER:inst1\|DATA\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { CLK~clkctrl MY_DIVIDER:inst1|DATA[0] } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLK CLK~clkctrl MY_DIVIDER:inst1|DATA[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MY_DIVIDER:inst1|DATA[0] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CLK CLK~clkctrl MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MY_DIVIDER:inst1|DATA[23] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLK CLK~clkctrl MY_DIVIDER:inst1|DATA[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MY_DIVIDER:inst1|DATA[0] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.418 ns" { MY_DIVIDER:inst1|DATA[0] MY_DIVIDER:inst1|Add0~289 MY_DIVIDER:inst1|Add0~291 MY_DIVIDER:inst1|Add0~293 MY_DIVIDER:inst1|Add0~295 MY_DIVIDER:inst1|Add0~297 MY_DIVIDER:inst1|Add0~299 MY_DIVIDER:inst1|Add0~301 MY_DIVIDER:inst1|Add0~303 MY_DIVIDER:inst1|Add0~305 MY_DIVIDER:inst1|Add0~307 MY_DIVIDER:inst1|Add0~309 MY_DIVIDER:inst1|Add0~311 MY_DIVIDER:inst1|Add0~313 MY_DIVIDER:inst1|Add0~315 MY_DIVIDER:inst1|Add0~317 MY_DIVIDER:inst1|Add0~319 MY_DIVIDER:inst1|Add0~321 MY_DIVIDER:inst1|Add0~323 MY_DIVIDER:inst1|Add0~325 MY_DIVIDER:inst1|Add0~327 MY_DIVIDER:inst1|Add0~329 MY_DIVIDER:inst1|Add0~331 MY_DIVIDER:inst1|Add0~333 MY_DIVIDER:inst1|Add0~334 MY_DIVIDER:inst1|DATA~202 MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.418 ns" { MY_DIVIDER:inst1|DATA[0] {} MY_DIVIDER:inst1|Add0~289 {} MY_DIVIDER:inst1|Add0~291 {} MY_DIVIDER:inst1|Add0~293 {} MY_DIVIDER:inst1|Add0~295 {} MY_DIVIDER:inst1|Add0~297 {} MY_DIVIDER:inst1|Add0~299 {} MY_DIVIDER:inst1|Add0~301 {} MY_DIVIDER:inst1|Add0~303 {} MY_DIVIDER:inst1|Add0~305 {} MY_DIVIDER:inst1|Add0~307 {} MY_DIVIDER:inst1|Add0~309 {} MY_DIVIDER:inst1|Add0~311 {} MY_DIVIDER:inst1|Add0~313 {} MY_DIVIDER:inst1|Add0~315 {} MY_DIVIDER:inst1|Add0~317 {} MY_DIVIDER:inst1|Add0~319 {} MY_DIVIDER:inst1|Add0~321 {} MY_DIVIDER:inst1|Add0~323 {} MY_DIVIDER:inst1|Add0~325 {} MY_DIVIDER:inst1|Add0~327 {} MY_DIVIDER:inst1|Add0~329 {} MY_DIVIDER:inst1|Add0~331 {} MY_DIVIDER:inst1|Add0~333 {} MY_DIVIDER:inst1|Add0~334 {} MY_DIVIDER:inst1|DATA~202 {} MY_DIVIDER:inst1|DATA[23] {} } { 0.000ns 0.320ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.248ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CLK CLK~clkctrl MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MY_DIVIDER:inst1|DATA[23] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLK CLK~clkctrl MY_DIVIDER:inst1|DATA[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MY_DIVIDER:inst1|DATA[0] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK BA MY_BARKER:inst\|COUNT\[0\] 10.979 ns register " "Info: tco from clock \"CLK\" to destination pin \"BA\" through register \"MY_BARKER:inst\|COUNT\[0\]\" is 10.979 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.175 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 6.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST_BARKER.bdf" "" { Schematic "D:/LKW_108/TEST_BARKER/TEST_BARKER.bdf" { { 648 848 1016 664 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.787 ns) 3.037 ns MY_DIVIDER:inst1\|Q 2 REG LCFF_X1_Y7_N9 3 " "Info: 2: + IC(1.251 ns) + CELL(0.787 ns) = 3.037 ns; Loc. = LCFF_X1_Y7_N9; Fanout = 3; REG Node = 'MY_DIVIDER:inst1\|Q'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.038 ns" { CLK MY_DIVIDER:inst1|Q } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.000 ns) 4.588 ns MY_DIVIDER:inst1\|Q~clkctrl 3 COMB CLKCTRL_G1 3 " "Info: 3: + IC(1.551 ns) + CELL(0.000 ns) = 4.588 ns; Loc. = CLKCTRL_G1; Fanout = 3; COMB Node = 'MY_DIVIDER:inst1\|Q~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { MY_DIVIDER:inst1|Q MY_DIVIDER:inst1|Q~clkctrl } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.537 ns) 6.175 ns MY_BARKER:inst\|COUNT\[0\] 4 REG LCFF_X64_Y2_N1 4 " "Info: 4: + IC(1.050 ns) + CELL(0.537 ns) = 6.175 ns; Loc. = LCFF_X64_Y2_N1; Fanout = 4; REG Node = 'MY_BARKER:inst\|COUNT\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { MY_DIVIDER:inst1|Q~clkctrl MY_BARKER:inst|COUNT[0] } "NODE_NAME" } } { "../MY_BARKER/MY_BARKER.vhd" "" { Text "D:/LKW_108/MY_BARKER/MY_BARKER.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 37.62 % ) " "Info: Total cell delay = 2.323 ns ( 37.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.852 ns ( 62.38 % ) " "Info: Total interconnect delay = 3.852 ns ( 62.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.175 ns" { CLK MY_DIVIDER:inst1|Q MY_DIVIDER:inst1|Q~clkctrl MY_BARKER:inst|COUNT[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.175 ns" { CLK {} CLK~combout {} MY_DIVIDER:inst1|Q {} MY_DIVIDER:inst1|Q~clkctrl {} MY_BARKER:inst|COUNT[0] {} } { 0.000ns 0.000ns 1.251ns 1.551ns 1.050ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../MY_BARKER/MY_BARKER.vhd" "" { Text "D:/LKW_108/MY_BARKER/MY_BARKER.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.554 ns + Longest register pin " "Info: + Longest register to pin delay is 4.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MY_BARKER:inst\|COUNT\[0\] 1 REG LCFF_X64_Y2_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y2_N1; Fanout = 4; REG Node = 'MY_BARKER:inst\|COUNT\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_BARKER:inst|COUNT[0] } "NODE_NAME" } } { "../MY_BARKER/MY_BARKER.vhd" "" { Text "D:/LKW_108/MY_BARKER/MY_BARKER.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.438 ns) 1.142 ns MY_BARKER:inst\|Mux0~34 2 COMB LCCOMB_X64_Y2_N6 1 " "Info: 2: + IC(0.704 ns) + CELL(0.438 ns) = 1.142 ns; Loc. = LCCOMB_X64_Y2_N6; Fanout = 1; COMB Node = 'MY_BARKER:inst\|Mux0~34'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { MY_BARKER:inst|COUNT[0] MY_BARKER:inst|Mux0~34 } "NODE_NAME" } } { "../MY_BARKER/MY_BARKER.vhd" "" { Text "D:/LKW_108/MY_BARKER/MY_BARKER.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(2.818 ns) 4.554 ns BA 3 PIN PIN_AE23 0 " "Info: 3: + IC(0.594 ns) + CELL(2.818 ns) = 4.554 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'BA'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.412 ns" { MY_BARKER:inst|Mux0~34 BA } "NODE_NAME" } } { "TEST_BARKER.bdf" "" { Schematic "D:/LKW_108/TEST_BARKER/TEST_BARKER.bdf" { { 648 1400 1576 664 "BA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.256 ns ( 71.50 % ) " "Info: Total cell delay = 3.256 ns ( 71.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.298 ns ( 28.50 % ) " "Info: Total interconnect delay = 1.298 ns ( 28.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.554 ns" { MY_BARKER:inst|COUNT[0] MY_BARKER:inst|Mux0~34 BA } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.554 ns" { MY_BARKER:inst|COUNT[0] {} MY_BARKER:inst|Mux0~34 {} BA {} } { 0.000ns 0.704ns 0.594ns } { 0.000ns 0.438ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.175 ns" { CLK MY_DIVIDER:inst1|Q MY_DIVIDER:inst1|Q~clkctrl MY_BARKER:inst|COUNT[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.175 ns" { CLK {} CLK~combout {} MY_DIVIDER:inst1|Q {} MY_DIVIDER:inst1|Q~clkctrl {} MY_BARKER:inst|COUNT[0] {} } { 0.000ns 0.000ns 1.251ns 1.551ns 1.050ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.554 ns" { MY_BARKER:inst|COUNT[0] MY_BARKER:inst|Mux0~34 BA } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.554 ns" { MY_BARKER:inst|COUNT[0] {} MY_BARKER:inst|Mux0~34 {} BA {} } { 0.000ns 0.704ns 0.594ns } { 0.000ns 0.438ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "155 " "Info: Peak virtual memory: 155 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 10:51:33 2018 " "Info: Processing ended: Thu Nov 29 10:51:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 3 s " "Info: Quartus II Full Compilation was successful. 0 errors, 3 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
