handles	,	V_49
atomic_set	,	F_17
amdgpu_fence_count_emitted	,	F_73
ring	,	V_53
CP_PACKET_GET_COUNT	,	F_53
"UVD handle collision detected!\n"	,	L_19
amdgpu_cs_parser	,	V_124
amdgpu_uvd_free_job	,	F_55
dpb_size	,	V_91
dev	,	V_36
PAGE_SHIFT	,	V_68
"Unknown packet type %d !\n"	,	L_29
PACKET0	,	F_64
PACKET2	,	F_65
cancel_delayed_work_sync	,	F_78
height	,	V_90
FIRMWARE_KABINI	,	V_19
INIT_DELAYED_WORK	,	F_2
height_in_mb	,	V_95
ctx	,	V_71
min_dpb_size	,	V_99
asic_type	,	V_15
ib_idx	,	V_80
set_clocks	,	V_147
"amdgpu_uvd: Can't load firmware \"%s\"\n"	,	L_1
size	,	V_57
amdgpu_uvd_idle_work_handler	,	V_14
AMDGPU_GPU_PAGE_SIZE	,	V_112
"(%d) UVD map failed\n"	,	L_7
domain	,	V_84
adev	,	V_2
placement	,	V_64
GFP_KERNEL	,	V_135
CHIP_STONEY	,	V_32
rbo	,	V_63
amdgpu_uvd_cs_msg_decode	,	F_39
"UVD-IBs need a msg command!\n"	,	L_31
"Illegal UVD message type (%d)!\n"	,	L_21
bo	,	V_74
bo_size	,	V_3
FIRMWARE_HAWAII	,	V_23
CP_PACKET_GET_TYPE	,	F_51
BUG	,	F_45
amdgpu_uvd_get_destroy_msg	,	F_26
ttm_validate_buffer	,	V_127
amdgpu_bo_size	,	F_31
FIRMWARE_FIJI	,	V_29
cb	,	F_49
ttm_eu_fence_buffer_objects	,	F_67
atomic_read	,	F_24
amdgpu_uvd_free_handles	,	F_32
image_size	,	V_97
f	,	V_133
min_ctx_size	,	V_101
idle_work	,	V_13
data1	,	V_82
i	,	V_10
CHIP_KABINI	,	V_18
uint32_t	,	T_1
data0	,	V_81
"amdgpu_uvd: Can't validate firmware \"%s\"\n"	,	L_2
ENOENT	,	V_105
r	,	V_11
AMDGPU_FENCE_OWNER_UNDEFINED	,	V_138
amdgpu_bo_unreserve	,	F_15
ibs	,	V_113
amdgpu_bo_reserve	,	F_12
ttm_eu_backoff_reservation	,	F_69
tv	,	V_128
"No more free UVD handles!\n"	,	L_18
"UVD IB length (%d) not 16 dwords aligned!\n"	,	L_30
AMDGPU_UVD_HEAP_SIZE	,	V_41
ucode_version	,	V_38
FIRMWARE_BONAIRE	,	V_17
INIT_LIST_HEAD	,	F_59
num_placement	,	V_65
reg	,	V_116
"msg/fb buffer %LX-%LX out of 256MB segment!\n"	,	L_25
mmUVD_GPCOM_VCPU_CMD	,	V_120
amdgpu_ring_fini	,	F_22
amdgpu_bo	,	V_62
amdgpu_uvd_cs_pass1	,	F_34
amdgpu_uvd_cs_pass2	,	F_46
CP_PACKET0_GET_REG	,	F_52
"UVD codec not handled %d!\n"	,	L_10
amdgpu_uvd_sw_init	,	F_1
amdgpu_uvd_ring_parse_cs	,	F_54
last	,	V_111
count	,	V_115
AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED	,	V_44
"(%d) UVD bo pin failed\n"	,	L_6
AMDGPU_GEM_DOMAIN_VRAM	,	V_43
DRM_ERROR	,	F_27
parser	,	V_79
fence_put	,	F_29
amdgpu_bo_pin	,	F_14
"Invalid UVD handle!\n"	,	L_16
msg_type	,	V_102
idx	,	V_83
CONFIG_DRM_AMDGPU_CIK	,	F_3
work_struct	,	V_141
MAX_SCHEDULE_TIMEOUT	,	V_104
gpu_addr	,	V_46
placements	,	V_66
dev_err	,	F_5
amdgpu_bo_unpin	,	F_21
fw	,	V_35
amdgpu_asic_set_uvd_clocks	,	F_75
kzalloc	,	F_62
cpu_to_le32	,	F_71
le32_to_cpu	,	F_8
end	,	V_109
FIRMWARE_TONGA	,	V_27
ticket	,	V_130
CHIP_CARRIZO	,	V_30
start	,	V_108
amdgpu_ib_get	,	F_63
release_firmware	,	F_7
AMDGPU_UVD_STACK_SIZE	,	V_40
amdgpu_uvd_suspend	,	F_23
ptr	,	V_58
ttm_eu_reserve_buffers	,	F_61
has_msg_cmd	,	V_114
amdgpu_cs_find_mapping	,	F_36
amdgpu_uvd_cs_reg	,	F_48
amdgpu_ttm_placement_from_domain	,	F_37
"Invalid reg 0x%X!\n"	,	L_28
hdr	,	V_6
fence_get	,	F_68
hi	,	V_77
ENOMEM	,	V_136
fw_name	,	V_4
uint64_t	,	T_2
tmp	,	V_98
ib	,	V_107
amdgpu_bo_gpu_offset	,	F_47
CHIP_TONGA	,	V_26
fence_wait	,	F_28
pitch	,	V_92
mmUVD_ENGINE_CNTL	,	V_121
"Error destroying UVD (%d)!\n"	,	L_8
"Can't find BO for addr 0x%08Lx\n"	,	L_9
"invalid UVD command %X!\n"	,	L_23
family_id	,	V_9
fpfn	,	V_67
mapping	,	V_73
work	,	V_142
"Register command after end of CS!\n"	,	L_27
handle	,	V_55
it	,	V_110
amdgpu_bo_kunmap	,	F_20
"Message needed before other commands are send!\n"	,	L_26
PAGE_SIZE	,	V_42
cmd	,	V_75
atomic_cmpxchg	,	F_44
PACKET_TYPE2	,	V_123
DRM_INFO	,	F_9
err2	,	V_139
PACKET_TYPE0	,	V_122
err1	,	V_137
CHIP_KAVERI	,	V_20
kfree	,	F_57
address_64_bit	,	V_52
FIRMWARE_KAVERI	,	V_21
ALIGN	,	F_40
amdgpu_enable_scheduler	,	V_140
amdgpu_uvd_send_msg	,	F_58
ucode_array_offset_bytes	,	V_60
vcpu_bo	,	V_45
"(%d) failed to reserve UVD bo\n"	,	L_5
amdgpu_bo_kmap	,	F_16
AMDGPU_GPU_PAGE_ALIGN	,	F_10
dpm_enabled	,	V_145
CHIP_HAWAII	,	V_22
FIRMWARE_MULLINS	,	V_25
"(%d) failed to allocate UVD bo\n"	,	L_4
amdgpu_uvd_cs_ctx	,	V_70
err	,	V_134
max	,	F_41
common_firmware_header	,	V_5
FIRMWARE_CARRIZO	,	V_31
num_dpb_buffer	,	V_100
AMD_IP_BLOCK_TYPE_UVD	,	V_51
EINVAL	,	V_34
length_dw	,	V_117
width	,	V_89
lpfn	,	V_69
msg	,	V_86
lo	,	V_76
amdgpu_sched_ib_submit_kernel_helper	,	F_66
data	,	V_37
amdgpu_uvd_cs_msg	,	F_42
amdgpu_uvd_cs_packets	,	F_50
amdgpu_ring	,	V_54
amdgpu_bo_va_mapping	,	V_72
"reloc %LX-%LX crossing 256MB boundary!\n"	,	L_24
ww_acquire_ctx	,	V_129
CHIP_FIJI	,	V_28
"Found UVD firmware Version: %hu.%hu Family ID: %hu\n"	,	L_3
amdgpu_bo_create	,	F_11
stream_type	,	V_88
"Invalid UVD handle 0x%x!\n"	,	L_20
int32_t	,	T_3
amdgpu_ip_block_version_cmp	,	F_18
"Invalid dpb_size in UVD message (%d / %d)!\n"	,	L_12
offset	,	V_59
level	,	V_93
amdgpu_ib	,	V_106
amdgpu_get_ib_value	,	F_35
filp	,	V_50
"Failed waiting for UVD message (%ld)!\n"	,	L_14
amdgpu_dpm_enable_uvd	,	F_74
version_major	,	V_7
amdgpu_uvd_resume	,	F_30
version_minor	,	V_8
fences	,	V_143
amdgpu_job	,	V_125
reservation_object_wait_timeout_rcu	,	F_43
list_add	,	F_60
buf_sizes	,	V_87
job	,	V_126
tbo	,	V_85
amdgpu_ib_free	,	F_56
CHIP_BONAIRE	,	V_16
ttm_bo_validate	,	F_38
amdgpu_uvd_get_create_msg	,	F_70
fs_in_mb	,	V_96
"buffer (%d) to small (%d / %d)!\n"	,	L_22
UVD_IDLE_TIMEOUT_MS	,	V_146
FIRMWARE_STONEY	,	V_33
head	,	V_132
msecs_to_jiffies	,	F_77
amdgpu_uvd_sw_fini	,	F_19
amdgpu_bo_unref	,	F_13
"Failed mapping the UVD message (%ld)!\n"	,	L_15
"Handle 0x%x already in use!\n"	,	L_17
request_firmware	,	F_4
addr	,	V_78
schedule_delayed_work	,	F_76
"Invalid UVD decoding target pitch!\n"	,	L_11
amdgpu_device	,	V_1
CHIP_MULLINS	,	V_24
AMDGPU_MAX_UVD_HANDLES	,	V_48
uvd	,	V_12
mmUVD_GPCOM_VCPU_DATA1	,	V_119
resv	,	V_103
mmUVD_GPCOM_VCPU_DATA0	,	V_118
list_head	,	V_131
width_in_mb	,	V_94
"UVD messages must be 64 byte aligned!\n"	,	L_13
ucode_size_bytes	,	V_39
amdgpu_ucode_validate	,	F_6
container_of	,	F_72
cpu_addr	,	V_47
amdgpu_uvd_force_into_uvd_segment	,	F_33
drm_file	,	V_61
fence	,	V_56
pm	,	V_144
amdgpu_uvd_note_usage	,	F_25
