/*
 * Copyright (c) Huawei Technologies Co., Ltd. 2025. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */

#ifndef PLATFORM_CHIP_H
#define PLATFORM_CHIP_H

#define ASCEND_CHIP_NUM_MAX             16
#define ASCEND_DIE_NUM_MAX              2

#define BASEADDR_EACH_CHIP_OFFSET       0x80000000000ULL    /* 8T */
#define BASEADDR_EACH_DIE_OFFSET        0x10000000000ULL    /* 1T */
#define BASE_HW_INFO_MEM_ADDR           0xE8005800
#define BASE_IMP_SRAM_INFO_MEM_ADDR     0xE8000540
#define BASE_DEVMNG_INFO_MEM_ADDR       0x1797E000

#define CORE_NUM_PER_CHIP 8

/* ipc msg send channel */
#define DMS_TS_IPC_CHAN_ID  HISI_RPROC_TX_TS_MBX3
#define DMS_LP_IPC_CHAN_ID  HISI_RPROC_TX_IMU_MBX28

/* not used */
#define SC_PAD_INFO_BASE 0

/* sharemem baseaddr */
#define SHAREMEM_BASE_ADDR  0x29220000

/* aicore num */
#define DMS_AI_CORE_NUM 36

/* aivector num */
#define DMS_AI_VECTOR_NUM 72

/* chip die offset */
#define ASCEND_CHIP_ADDR_OFFSET 0x10000000000

/* L3T register */
/* L3T number */
#define L3T_TOTAL_NUM 0x4

/* L3T register base addr */
#define L3_TAG0_REG_BASE 0x004200A40000
#define L3_TAG1_REG_BASE 0x004200A50000
#define L3_TAG2_REG_BASE 0x004300A40000
#define L3_TAG3_REG_BASE 0x004300A50000

/* Miniest spec: aicore/vpc/jpegd/cpu/hbm/l2/mata. */
#define SOC_DEFAULT_AICORE_FREQ         1800
#define SOC_DEFAULT_AICORE_TOTAL_NUM    36
#define SOC_DEFAULT_AICORE_MIN_NUM      36
#define SOC_DEFAULT_AICORE_BITMAP       0xFFFFFFFFF
#define SOC_DEFAULT_AIVECTOR_FREQ       0
#define SOC_DEFAULT_AIVECTOR_TOTAL_NUM  64
#define SOC_DEFAULT_AIVECTOR_MIN_NUM    64
#define SOC_DEFAULT_AIVECTOR_BITMAP     0xFFFFFFFFFFFFFFFF
#define SOC_DEFAULT_VPC_TOTAL_NUM       4
#define SOC_DEFAULT_VPC_MIN_NUM         4
#define SOC_DEFAULT_VPC_BITMAP          0xF
#define SOC_DEFAULT_JPEGD_TOTAL_NUM     14
#define SOC_DEFAULT_JPEGD_MIN_NUM       4
#define SOC_DEFAULT_JPEGD_BITMAP        0xFFF
#define SOC_DEFAULT_CPU_TOTAL_NUM       8
#define SOC_DEFAULT_CPU_MIN_NUM         8
#define SOC_DEFAULT_CPU_BITMAP          0xFF
#define SOC_DEFAULT_HBM_FREQ            1600
#define SOC_DEFAULT_HBM_TOTAL_NUM       4
#define SOC_DEFAULT_HBM_MIN_NUM         1
#define SOC_DEFAULT_HBM_BITMAP          0x01
#define SOC_DEFAULT_L2_FREQ             2400
#define SOC_DEFAULT_L2_TOTAL_NUM        32
#define SOC_DEFAULT_L2_MIN_NUM          8
#define SOC_DEFAULT_L2_BITMAP           0xFFFFFFFF
#define SOC_DEFAULT_MATA_MIN_NUM        2
#define SOC_DEFAULT_SPEC_SINGLE_DIE     "Ascend950PR_9599"
#define SOC_DEFAULT_SPEC_MULTI_DIE      "Ascend950PR_9599"
#define SOC_DEFAULT_SPEC_910_55_STUB    "Ascend910_5591"
#define SOC_DEFAULT_STARS_DIE_ID        0

#define SOC_DEFAULT_AICORE_FREQ_PER_DIE         1800
#define SOC_DEFAULT_AICORE_TOTAL_NUM_PER_DIE    18
#define SOC_DEFAULT_AICORE_MIN_NUM_PER_DIE      18
#define SOC_DEFAULT_AICORE_BITMAP_PER_DIE       0x3FFFF
#define SOC_DEFAULT_AIVECTOR_FREQ_PER_DIE       0
#define SOC_DEFAULT_AIVECTOR_TOTAL_NUM_PER_DIE  36
#define SOC_DEFAULT_AIVECTOR_MIN_NUM_PER_DIE    36
#define SOC_DEFAULT_AIVECTOR_BITMAP_PER_DIE     0xFFFFFFFFF
#define SOC_DEFAULT_VPC_TOTAL_NUM_PER_DIE       2
#define SOC_DEFAULT_VPC_MIN_NUM_PER_DIE         2
#define SOC_DEFAULT_VPC_BITMAP_PER_DIE          0x3
#define SOC_DEFAULT_JPEGD_TOTAL_NUM_PER_DIE     4
#define SOC_DEFAULT_JPEGD_MIN_NUM_PER_DIE       4
#define SOC_DEFAULT_JPEGD_BITMAP_PER_DIE        0xF
#define SOC_DEFAULT_CPU_TOTAL_NUM_PER_DIE       4
#define SOC_DEFAULT_CPU_MIN_NUM_PER_DIE         4
#define SOC_DEFAULT_CPU_BITMAP_PER_DIE          0xF
#define SOC_DEFAULT_HBM_FREQ_PER_DIE            1600
#define SOC_DEFAULT_HBM_TOTAL_NUM_PER_DIE       2
#define SOC_DEFAULT_HBM_MIN_NUM_PER_DIE         2
#define SOC_DEFAULT_HBM_BITMAP_PER_DIE          0x01
#define SOC_DEFAULT_L2_FREQ_PER_DIE             2400
#define SOC_DEFAULT_L2_TOTAL_NUM_PER_DIE        16
#define SOC_DEFAULT_L2_MIN_NUM_PER_DIE          16
#define SOC_DEFAULT_L2_BITMAP_PER_DIE           0xFFFF
#define SOC_DEFAULT_MATA_MIN_NUM_PER_DIE        1

/* Max spec: aicore/hbm/mata. */
#define SOC_MAX_AICORE_NUM_PER_DIE        18
#define SOC_MAX_HBM_NUM_PER_DIE           2
#define SOC_MAX_MATA_NUM_PER_DIE          16

/* group specs */
#define DEVDRV_CAPABILITY_GROUP_NUM       0x8

/* mainboard id */
#define MAINBOARD_ID_DUAL_SERVER_SECOND 0x2
#define DUAL_SERVER_EACH_CHIP_COUNT 8

/* bbox ddr dump address */
#define ASCEND_PLATFORM_MEMDUMP_ADDR 0x17D00000 /* bbox */
#define ASCEND_PLATFORM_MEMDUMP_SIZE 0x00A00000 /* 10M for bbox */

/* Bbox export register feature */
#define PCIE_DDR_READ_REG_BASE 0x18700000
#define PCIE_DDR_READ_REG_SIZE 0x1400000

/* HCCS profiling */
#define HCCS_NUM 4
#define HCCS_PHY_ADDR_INTERVAL 0x10000L

#define HLLC_HYDRA_RX_CH0_FLIT_CNT_OFFSET 0x10E8
#define HLLC_HYDRA_RX_CH1_FLIT_CNT_OFFSET 0x10EC
#define HLLC_HYDRA_RX_CH2_FLIT_CNT_OFFSET 0

#define PHY_TX_CH0_FLIT_CNT_OFFSET 0x10D8
#define PHY_TX_CH1_FLIT_CNT_OFFSET 0x10DC
#define PHY_TX_CH2_FLIT_CNT_OFFSET 0xFFFFFFFF

#define HCCS_REG_LEN 0x2000

#define HCCS_PACKET_LEN 0x20

#define HCCS_DEV0_PHY_BASE_ADDR 0x000601910000
#define HCCS_DEV1_PHY_BASE_ADDR 0x000601910000
#define HCCS_DEV2_PHY_BASE_ADDR 0x0
#define HCCS_DEV3_PHY_BASE_ADDR 0x0

/* sys_ctrl address */
#define SYSCTL_REG_BASE_ADDR      0x80000000U
#define SYSCTL_REG_SIZE           0x10000

/* Chip info */
#define SOC_CHIP_INFO_REG_BASE    0x8000F000UL /* SYSCTL_REG_BASE_ADDR + 0xF000 */
#define SOC_CHIP_INFO_MAP_SIZE    0x1000
#define SOC_CHIP_INFO_REG_OFFSET  0xFF8
#define SOC_ACC_TYPE_REG_OFFSET   0x85C /* distinguish 910B or 910_93 */
#define SOC_ACC_TYPE_VALUE_910B   0x5A5A5A5AUL
#define SOC_ACC_TYPE_VALUE_910_93 0xA5A5A5A5UL

/* efuse info */
#define EFUSE0_CTRL_BASE             0x10230000
#define EFUSE_NS_FORBID_OFFSET       (EFUSE0_CTRL_BASE + 0x8C)    /* secure check enable flag */
#define EFUSE1_CTRL_BASE             0x10240000
#define EFUSE_ROTPK1_OFFSET          (EFUSE1_CTRL_BASE + 0x78)    /* efuse pub key */
#define EFUSE_HW_CATEGORY_OFFSET     (EFUSE1_CTRL_BASE + 0x74)    /* sub key category */
#define EFUSE_SUBKEYID_MASK          (EFUSE1_CTRL_BASE + 0x4)     /* key revocated mask */

typedef struct soc_chip_ver_reg {
    unsigned int chip_name : 16;
    unsigned int chip_ver : 12;
    unsigned int reserved : 4;
} soc_chip_ver_reg_t;

#define SIO_SLLC_MAX_NUM 32
#define SIO_SLLC_1BIT_ECC_CNT_L 0x9CC0  /* low 32 bit, SIO_SLLC_PHY_RX_FLIT_1BIT_ECC_ERR_CNT_L */
#define SIO_SLLC_1BIT_ECC_CNT_H 0x9CC4  /* high 32 bit, SIO_SLLC_PHY_RX_FLIT_1BIT_ECC_ERR_CNT_H */

/*************** STUB IN Ascend950 ***************/
#define SIO_SLLC0_RETRY_BASE_ADDR 0
#define SIO_SLLC1_RETRY_BASE_ADDR 0
#define SIO_SLLC_TX_RETRY_ST_CNT_OFFSET 0
#define SIO_SLLC_RX_RETRY_ST_CNT_OFFSET 0
#define SIO_SLLC_RETRY_CNT_MASK 0
/****************************************************/

#define SOC_CRACK_CHECK_NUM     14

#endif
