-- VHDL for IBM SMS ALD page 12.61.12.1
-- Title: TEST AND BRANCH RESULTS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/15/2020 4:54:06 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_61_12_1_TEST_AND_BRANCH_RESULTS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_NO_SCAN:	 in STD_LOGIC;
		PS_QUESTION_MK_OP_MODIFIER:	 in STD_LOGIC;
		PS_COND_TEST_BRANCH_OP_CODE:	 in STD_LOGIC;
		PS_EXCLAM_MARK_OR_REC_MARK_OP_MOD:	 in STD_LOGIC;
		PS_LAST_LOGIC_GATE_1:	 in STD_LOGIC;
		PS_K_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_PERCENT_SIGN_OP_MODIFIER:	 in STD_LOGIC;
		PS_W_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_LAST_LOGIC_GATE_2:	 in STD_LOGIC;
		PS_Z_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		MS_Q_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		MS_ASTERISK_OP_MODIFIER:	 in STD_LOGIC;
		MS_RESET_READER_ERROR_LATCH:	 out STD_LOGIC;
		MS_RES_PUNCH_OR_PRINT_ERROR:	 out STD_LOGIC;
		MS_RESET_END_OF_REEL_IND:	 out STD_LOGIC;
		MS_RESET_PROCESS_CK_LAT:	 out STD_LOGIC;
		MS_SET_NO_DIV_OVERFLOW:	 out STD_LOGIC;
		MS_RESET_DIV_OVERFLOW:	 out STD_LOGIC;
		MS_RESET_INQUIRY_ERROR:	 out STD_LOGIC;
		MS_SET_NO_OVERFLOW:	 out STD_LOGIC;
		MS_RESET_OVERFLOW:	 out STD_LOGIC);
end ALD_12_61_12_1_TEST_AND_BRANCH_RESULTS;

architecture behavioral of ALD_12_61_12_1_TEST_AND_BRANCH_RESULTS is 

	signal OUT_5A_NoPin: STD_LOGIC;
	signal OUT_4A_D: STD_LOGIC;
	signal OUT_3A_F: STD_LOGIC;
	signal OUT_3B_E: STD_LOGIC;
	signal OUT_3D_D: STD_LOGIC;
	signal OUT_3E_F: STD_LOGIC;
	signal OUT_3F_E: STD_LOGIC;
	signal OUT_3G_D: STD_LOGIC;
	signal OUT_3H_C: STD_LOGIC;
	signal OUT_2H_C: STD_LOGIC;
	signal OUT_4I_C: STD_LOGIC;
	signal OUT_3I_C: STD_LOGIC;

begin

	OUT_5A_NoPin <= NOT(PS_NO_SCAN AND PS_COND_TEST_BRANCH_OP_CODE );
	OUT_4A_D <= NOT OUT_5A_NoPin;
	OUT_3A_F <= NOT(OUT_4A_D AND PS_QUESTION_MK_OP_MODIFIER AND PS_LAST_LOGIC_GATE_1 );
	OUT_3B_E <= NOT(OUT_4A_D AND PS_EXCLAM_MARK_OR_REC_MARK_OP_MOD AND PS_LAST_LOGIC_GATE_1 );
	OUT_3D_D <= NOT(OUT_4A_D AND PS_LAST_LOGIC_GATE_1 AND PS_K_SYMBOL_OP_MODIFIER );
	OUT_3E_F <= NOT(OUT_4A_D AND PS_PERCENT_SIGN_OP_MODIFIER AND PS_LAST_LOGIC_GATE_1 );
	OUT_3F_E <= NOT(OUT_4A_D AND PS_W_SYMBOL_OP_MODIFIER AND PS_LAST_LOGIC_GATE_1 );
	OUT_3G_D <= NOT(OUT_4A_D AND PS_W_SYMBOL_OP_MODIFIER AND PS_LAST_LOGIC_GATE_2 );
	OUT_3H_C <= NOT(OUT_4A_D AND PS_Z_SYMBOL_OP_MODIFIER AND PS_LAST_LOGIC_GATE_1 );
	OUT_2H_C <= NOT(OUT_4A_D AND PS_LAST_LOGIC_GATE_2 AND OUT_4I_C );
	OUT_4I_C <= NOT(MS_Q_SYMBOL_OP_MODIFIER AND MS_ASTERISK_OP_MODIFIER );
	OUT_3I_C <= NOT(OUT_4A_D AND PS_Z_SYMBOL_OP_MODIFIER AND PS_LAST_LOGIC_GATE_2 );

	MS_RESET_READER_ERROR_LATCH <= OUT_3A_F;
	MS_RES_PUNCH_OR_PRINT_ERROR <= OUT_3B_E;
	MS_RESET_END_OF_REEL_IND <= OUT_3D_D;
	MS_RESET_PROCESS_CK_LAT <= OUT_3E_F;
	MS_SET_NO_DIV_OVERFLOW <= OUT_3F_E;
	MS_RESET_DIV_OVERFLOW <= OUT_3G_D;
	MS_SET_NO_OVERFLOW <= OUT_3H_C;
	MS_RESET_INQUIRY_ERROR <= OUT_2H_C;
	MS_RESET_OVERFLOW <= OUT_3I_C;


end;
