-- generated by newgenasym Wed Aug 12 15:28:17 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity lmh6517sq is
    port (    
	\+5v_1\:   INOUT  STD_LOGIC;    
	\+5v_2\:   INOUT  STD_LOGIC;    
	A0:        INOUT  STD_LOGIC;    
	\a1/sdo/s0a\: INOUT  STD_LOGIC;    
	\a2/cs/s1a\: INOUT  STD_LOGIC;    
	\a3/sdi/dna\: INOUT  STD_LOGIC;    
	\a4/clk/upa\: INOUT  STD_LOGIC;    
	A5:        INOUT  STD_LOGIC;    
	B0:        INOUT  STD_LOGIC;    
	\b1/s0b\:  INOUT  STD_LOGIC;    
	\b2/s1b\:  INOUT  STD_LOGIC;    
	\b3/dnb\:  INOUT  STD_LOGIC;    
	\b4/upb\:  INOUT  STD_LOGIC;    
	B5:        INOUT  STD_LOGIC;    
	ENA:       INOUT  STD_LOGIC;    
	ENB:       INOUT  STD_LOGIC;    
	GND1:      INOUT  STD_LOGIC;    
	GND2:      INOUT  STD_LOGIC;    
	GND3:      INOUT  STD_LOGIC;    
	GND4:      INOUT  STD_LOGIC;    
	\ipa+\:    INOUT  STD_LOGIC;    
	\ipa-\:    INOUT  STD_LOGIC;    
	\ipb+\:    INOUT  STD_LOGIC;    
	\ipb-\:    INOUT  STD_LOGIC;    
	LATA:      INOUT  STD_LOGIC;    
	LATB:      INOUT  STD_LOGIC;    
	MOD0:      INOUT  STD_LOGIC;    
	MOD1:      INOUT  STD_LOGIC;    
	\opa+\:    INOUT  STD_LOGIC;    
	\opa-\:    INOUT  STD_LOGIC;    
	\opb+\:    INOUT  STD_LOGIC;    
	\opb-\:    INOUT  STD_LOGIC;    
	PAD:       INOUT  STD_LOGIC);
end lmh6517sq;
