#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fb419904080 .scope module, "ClockDivSerialTb" "ClockDivSerialTb" 2 1;
 .timescale 0 0;
v0x60000178c2d0_0 .var "clk", 0 0;
v0x60000178c360_0 .net "clk_out", 0 0, v0x60000178c120_0;  1 drivers
v0x60000178c3f0_0 .var "freq_val", 31 0;
v0x60000178c480_0 .var "reset", 0 0;
S_0x7fb418f06690 .scope module, "clk_div_inst" "clockDivMod" 2 36, 3 1 0, S_0x7fb419904080;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "FREQ_VAL";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clk_in";
    .port_info 3 /OUTPUT 1 "clk_out";
v0x60000178c000_0 .net "FREQ_VAL", 31 0, v0x60000178c3f0_0;  1 drivers
v0x60000178c090_0 .net "clk_in", 0 0, v0x60000178c2d0_0;  1 drivers
v0x60000178c120_0 .var "clk_out", 0 0;
v0x60000178c1b0_0 .var "counter", 31 0;
v0x60000178c240_0 .net "reset", 0 0, v0x60000178c480_0;  1 drivers
E_0x60000308de00 .event posedge, v0x60000178c240_0, v0x60000178c090_0;
    .scope S_0x7fb418f06690;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000178c1b0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7fb418f06690;
T_1 ;
    %wait E_0x60000308de00;
    %load/vec4 v0x60000178c240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x60000178c000_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %assign/vec4 v0x60000178c1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000178c120_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x60000178c1b0_0;
    %load/vec4 v0x60000178c000_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000178c1b0_0, 0;
    %load/vec4 v0x60000178c120_0;
    %inv;
    %assign/vec4 v0x60000178c120_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x60000178c120_0;
    %assign/vec4 v0x60000178c120_0, 0;
    %load/vec4 v0x60000178c1b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x60000178c1b0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb419904080;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000178c480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000178c2d0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fb419904080;
T_3 ;
    %vpi_call 2 14 "$dumpfile", "clockDivMod_test.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fb419904080 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x60000178c3f0_0, 0, 32;
    %delay 17, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000178c480_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000178c480_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x60000178c3f0_0, 0, 32;
    %delay 29, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000178c480_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000178c480_0, 0, 1;
    %delay 513, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fb419904080;
T_4 ;
    %delay 1, 0;
    %load/vec4 v0x60000178c2d0_0;
    %nor/r;
    %store/vec4 v0x60000178c2d0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fb419904080;
T_5 ;
    %vpi_call 2 44 "$monitor", "At time %t, clk_out = %h (%0d)", $time, v0x60000178c360_0, v0x60000178c360_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ClockDivSerialTb.v";
    "clockDivMod.v";
