// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_graph_top_rfi_C_stdDeviationList (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        list_address0,
        list_ce0,
        list_q0,
        average,
        deviation_list_address0,
        deviation_list_ce0,
        deviation_list_we0,
        deviation_list_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] list_address0;
output   list_ce0;
input  [15:0] list_q0;
input  [6:0] average;
output  [10:0] deviation_list_address0;
output   deviation_list_ce0;
output   deviation_list_we0;
output  [15:0] deviation_list_d0;

reg ap_idle;
reg list_ce0;
reg deviation_list_ce0;
reg deviation_list_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_enable_reg_pp0_iter54;
reg    ap_enable_reg_pp0_iter55;
reg    ap_enable_reg_pp0_iter56;
reg    ap_enable_reg_pp0_iter57;
reg    ap_enable_reg_pp0_iter58;
reg    ap_enable_reg_pp0_iter59;
reg    ap_enable_reg_pp0_iter60;
reg    ap_enable_reg_pp0_iter61;
reg    ap_enable_reg_pp0_iter62;
reg    ap_enable_reg_pp0_iter63;
reg    ap_enable_reg_pp0_iter64;
reg    ap_enable_reg_pp0_iter65;
reg    ap_enable_reg_pp0_iter66;
reg    ap_enable_reg_pp0_iter67;
reg    ap_enable_reg_pp0_iter68;
reg    ap_enable_reg_pp0_iter69;
reg    ap_enable_reg_pp0_iter70;
reg    ap_enable_reg_pp0_iter71;
reg    ap_enable_reg_pp0_iter72;
reg    ap_enable_reg_pp0_iter73;
reg    ap_enable_reg_pp0_iter74;
reg    ap_enable_reg_pp0_iter75;
reg    ap_enable_reg_pp0_iter76;
reg    ap_enable_reg_pp0_iter77;
reg    ap_enable_reg_pp0_iter78;
reg    ap_enable_reg_pp0_iter79;
reg    ap_enable_reg_pp0_iter80;
reg    ap_enable_reg_pp0_iter81;
reg    ap_enable_reg_pp0_iter82;
reg    ap_enable_reg_pp0_iter83;
reg    ap_enable_reg_pp0_iter84;
reg    ap_enable_reg_pp0_iter85;
reg    ap_enable_reg_pp0_iter86;
reg    ap_enable_reg_pp0_iter87;
reg    ap_enable_reg_pp0_iter88;
reg    ap_enable_reg_pp0_iter89;
reg    ap_enable_reg_pp0_iter90;
reg    ap_enable_reg_pp0_iter91;
reg    ap_enable_reg_pp0_iter92;
reg    ap_enable_reg_pp0_iter93;
reg    ap_enable_reg_pp0_iter94;
reg    ap_enable_reg_pp0_iter95;
reg    ap_enable_reg_pp0_iter96;
reg    ap_enable_reg_pp0_iter97;
reg    ap_enable_reg_pp0_iter98;
reg    ap_enable_reg_pp0_iter99;
reg    ap_enable_reg_pp0_iter100;
reg    ap_enable_reg_pp0_iter101;
reg    ap_enable_reg_pp0_iter102;
reg    ap_enable_reg_pp0_iter103;
reg    ap_enable_reg_pp0_iter104;
reg    ap_enable_reg_pp0_iter105;
reg    ap_enable_reg_pp0_iter106;
reg    ap_enable_reg_pp0_iter107;
reg    ap_enable_reg_pp0_iter108;
reg    ap_enable_reg_pp0_iter109;
reg    ap_enable_reg_pp0_iter110;
reg    ap_enable_reg_pp0_iter111;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    ap_block_state38_pp0_stage0_iter37;
wire    ap_block_state39_pp0_stage0_iter38;
wire    ap_block_state40_pp0_stage0_iter39;
wire    ap_block_state41_pp0_stage0_iter40;
wire    ap_block_state42_pp0_stage0_iter41;
wire    ap_block_state43_pp0_stage0_iter42;
wire    ap_block_state44_pp0_stage0_iter43;
wire    ap_block_state45_pp0_stage0_iter44;
wire    ap_block_state46_pp0_stage0_iter45;
wire    ap_block_state47_pp0_stage0_iter46;
wire    ap_block_state48_pp0_stage0_iter47;
wire    ap_block_state49_pp0_stage0_iter48;
wire    ap_block_state50_pp0_stage0_iter49;
wire    ap_block_state51_pp0_stage0_iter50;
wire    ap_block_state52_pp0_stage0_iter51;
wire    ap_block_state53_pp0_stage0_iter52;
wire    ap_block_state54_pp0_stage0_iter53;
wire    ap_block_state55_pp0_stage0_iter54;
wire    ap_block_state56_pp0_stage0_iter55;
wire    ap_block_state57_pp0_stage0_iter56;
wire    ap_block_state58_pp0_stage0_iter57;
wire    ap_block_state59_pp0_stage0_iter58;
wire    ap_block_state60_pp0_stage0_iter59;
wire    ap_block_state61_pp0_stage0_iter60;
wire    ap_block_state62_pp0_stage0_iter61;
wire    ap_block_state63_pp0_stage0_iter62;
wire    ap_block_state64_pp0_stage0_iter63;
wire    ap_block_state65_pp0_stage0_iter64;
wire    ap_block_state66_pp0_stage0_iter65;
wire    ap_block_state67_pp0_stage0_iter66;
wire    ap_block_state68_pp0_stage0_iter67;
wire    ap_block_state69_pp0_stage0_iter68;
wire    ap_block_state70_pp0_stage0_iter69;
wire    ap_block_state71_pp0_stage0_iter70;
wire    ap_block_state72_pp0_stage0_iter71;
wire    ap_block_state73_pp0_stage0_iter72;
wire    ap_block_state74_pp0_stage0_iter73;
wire    ap_block_state75_pp0_stage0_iter74;
wire    ap_block_state76_pp0_stage0_iter75;
wire    ap_block_state77_pp0_stage0_iter76;
wire    ap_block_state78_pp0_stage0_iter77;
wire    ap_block_state79_pp0_stage0_iter78;
wire    ap_block_state80_pp0_stage0_iter79;
wire    ap_block_state81_pp0_stage0_iter80;
wire    ap_block_state82_pp0_stage0_iter81;
wire    ap_block_state83_pp0_stage0_iter82;
wire    ap_block_state84_pp0_stage0_iter83;
wire    ap_block_state85_pp0_stage0_iter84;
wire    ap_block_state86_pp0_stage0_iter85;
wire    ap_block_state87_pp0_stage0_iter86;
wire    ap_block_state88_pp0_stage0_iter87;
wire    ap_block_state89_pp0_stage0_iter88;
wire    ap_block_state90_pp0_stage0_iter89;
wire    ap_block_state91_pp0_stage0_iter90;
wire    ap_block_state92_pp0_stage0_iter91;
wire    ap_block_state93_pp0_stage0_iter92;
wire    ap_block_state94_pp0_stage0_iter93;
wire    ap_block_state95_pp0_stage0_iter94;
wire    ap_block_state96_pp0_stage0_iter95;
wire    ap_block_state97_pp0_stage0_iter96;
wire    ap_block_state98_pp0_stage0_iter97;
wire    ap_block_state99_pp0_stage0_iter98;
wire    ap_block_state100_pp0_stage0_iter99;
wire    ap_block_state101_pp0_stage0_iter100;
wire    ap_block_state102_pp0_stage0_iter101;
wire    ap_block_state103_pp0_stage0_iter102;
wire    ap_block_state104_pp0_stage0_iter103;
wire    ap_block_state105_pp0_stage0_iter104;
wire    ap_block_state106_pp0_stage0_iter105;
wire    ap_block_state107_pp0_stage0_iter106;
wire    ap_block_state108_pp0_stage0_iter107;
wire    ap_block_state109_pp0_stage0_iter108;
wire    ap_block_state110_pp0_stage0_iter109;
wire    ap_block_state111_pp0_stage0_iter110;
wire    ap_block_state112_pp0_stage0_iter111;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln39_fu_184_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire  signed [16:0] rhs_fu_172_p1;
reg  signed [16:0] rhs_reg_463;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln587_fu_196_p1;
reg   [63:0] zext_ln587_reg_472;
reg   [63:0] zext_ln587_reg_472_pp0_iter1_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter2_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter3_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter4_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter5_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter6_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter7_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter8_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter9_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter10_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter11_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter12_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter13_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter14_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter15_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter16_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter17_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter18_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter19_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter20_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter21_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter22_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter23_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter24_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter25_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter26_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter27_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter28_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter29_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter30_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter31_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter32_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter33_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter34_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter35_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter36_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter37_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter38_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter39_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter40_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter41_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter42_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter43_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter44_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter45_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter46_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter47_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter48_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter49_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter50_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter51_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter52_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter53_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter54_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter55_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter56_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter57_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter58_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter59_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter60_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter61_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter62_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter63_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter64_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter65_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter66_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter67_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter68_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter69_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter70_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter71_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter72_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter73_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter74_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter75_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter76_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter77_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter78_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter79_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter80_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter81_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter82_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter83_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter84_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter85_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter86_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter87_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter88_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter89_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter90_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter91_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter92_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter93_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter94_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter95_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter96_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter97_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter98_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter99_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter100_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter101_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter102_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter103_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter104_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter105_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter106_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter107_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter108_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter109_reg;
reg   [63:0] zext_ln587_reg_472_pp0_iter110_reg;
wire   [16:0] ret_fu_210_p2;
reg   [16:0] ret_reg_482;
wire   [31:0] grp_fu_161_p1;
reg   [31:0] p_x_assign_reg_492;
wire   [63:0] grp_fu_164_p1;
reg   [63:0] x_assign_reg_497;
wire   [63:0] grp_pow_generic_double_s_fu_132_ap_return;
reg   [63:0] tmp_reg_502;
wire   [63:0] grp_fu_167_p2;
reg   [63:0] val_reg_507;
wire   [63:0] reg_fu_219_p1;
reg   [63:0] reg_reg_512;
reg   [0:0] p_Result_s_reg_517;
reg   [0:0] p_Result_s_reg_517_pp0_iter110_reg;
wire   [15:0] trunc_ln359_fu_248_p1;
reg   [15:0] trunc_ln359_reg_522;
reg   [15:0] trunc_ln359_reg_522_pp0_iter110_reg;
wire   [0:0] icmp_ln354_fu_252_p2;
reg   [0:0] icmp_ln354_reg_528;
reg   [0:0] icmp_ln354_reg_528_pp0_iter110_reg;
wire   [11:0] sh_amt_fu_258_p2;
reg   [11:0] sh_amt_reg_534;
wire   [0:0] icmp_ln358_fu_268_p2;
reg   [0:0] icmp_ln358_reg_539;
reg   [0:0] icmp_ln358_reg_539_pp0_iter110_reg;
wire   [0:0] icmp_ln361_fu_280_p2;
reg   [0:0] icmp_ln361_reg_544;
wire   [9:0] sh_amt_1_fu_286_p2;
reg   [9:0] sh_amt_1_reg_550;
wire   [0:0] and_ln360_fu_320_p2;
reg   [0:0] and_ln360_reg_555;
wire   [0:0] and_ln379_fu_338_p2;
reg   [0:0] and_ln379_reg_561;
wire   [15:0] select_ln361_1_fu_418_p3;
reg   [15:0] select_ln361_1_reg_566;
wire    grp_pow_generic_double_s_fu_132_ap_start;
wire    grp_pow_generic_double_s_fu_132_ap_done;
wire    grp_pow_generic_double_s_fu_132_ap_idle;
wire    grp_pow_generic_double_s_fu_132_ap_ready;
reg    grp_pow_generic_double_s_fu_132_ap_start_reg;
wire    ap_block_pp0_stage0;
reg   [11:0] i_V_fu_96;
wire   [11:0] i_V_2_fu_190_p2;
wire    ap_loop_init;
reg   [11:0] ap_sig_allocacmp_i_V_1;
wire  signed [31:0] grp_fu_161_p0;
wire  signed [16:0] sext_ln232_fu_206_p1;
wire   [10:0] exp_fu_234_p4;
wire   [62:0] trunc_ln337_fu_222_p1;
wire   [11:0] zext_ln342_fu_244_p1;
wire   [9:0] trunc_ln357_fu_264_p1;
wire   [5:0] tmp_2_fu_292_p4;
wire   [0:0] or_ln358_fu_308_p2;
wire   [0:0] icmp_ln360_fu_274_p2;
wire   [0:0] xor_ln358_fu_314_p2;
wire   [0:0] or_ln360_fu_326_p2;
wire   [0:0] icmp_ln379_fu_302_p2;
wire   [0:0] xor_ln360_fu_332_p2;
wire   [51:0] trunc_ln346_fu_344_p1;
wire   [52:0] p_Result_1_fu_347_p3;
wire   [5:0] trunc_ln363_fu_359_p1;
wire   [53:0] zext_ln351_fu_355_p1;
wire   [53:0] zext_ln363_fu_362_p1;
wire   [53:0] lshr_ln363_fu_366_p2;
wire   [15:0] sh_amt_1cast_fu_376_p1;
wire   [0:0] and_ln361_fu_384_p2;
wire   [15:0] trunc_ln370_fu_372_p1;
wire   [15:0] shl_ln381_fu_379_p2;
wire   [15:0] select_ln361_fu_388_p3;
wire   [0:0] xor_ln361_fu_403_p2;
wire   [0:0] and_ln361_1_fu_408_p2;
wire   [0:0] or_ln361_fu_413_p2;
wire   [15:0] select_ln379_fu_396_p3;
wire   [0:0] xor_ln354_fu_426_p2;
wire   [0:0] and_ln358_fu_431_p2;
wire   [15:0] select_ln358_fu_436_p3;
wire   [15:0] sub_ln501_fu_442_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg    ap_loop_exit_ready_pp0_iter42_reg;
reg    ap_loop_exit_ready_pp0_iter43_reg;
reg    ap_loop_exit_ready_pp0_iter44_reg;
reg    ap_loop_exit_ready_pp0_iter45_reg;
reg    ap_loop_exit_ready_pp0_iter46_reg;
reg    ap_loop_exit_ready_pp0_iter47_reg;
reg    ap_loop_exit_ready_pp0_iter48_reg;
reg    ap_loop_exit_ready_pp0_iter49_reg;
reg    ap_loop_exit_ready_pp0_iter50_reg;
reg    ap_loop_exit_ready_pp0_iter51_reg;
reg    ap_loop_exit_ready_pp0_iter52_reg;
reg    ap_loop_exit_ready_pp0_iter53_reg;
reg    ap_loop_exit_ready_pp0_iter54_reg;
reg    ap_loop_exit_ready_pp0_iter55_reg;
reg    ap_loop_exit_ready_pp0_iter56_reg;
reg    ap_loop_exit_ready_pp0_iter57_reg;
reg    ap_loop_exit_ready_pp0_iter58_reg;
reg    ap_loop_exit_ready_pp0_iter59_reg;
reg    ap_loop_exit_ready_pp0_iter60_reg;
reg    ap_loop_exit_ready_pp0_iter61_reg;
reg    ap_loop_exit_ready_pp0_iter62_reg;
reg    ap_loop_exit_ready_pp0_iter63_reg;
reg    ap_loop_exit_ready_pp0_iter64_reg;
reg    ap_loop_exit_ready_pp0_iter65_reg;
reg    ap_loop_exit_ready_pp0_iter66_reg;
reg    ap_loop_exit_ready_pp0_iter67_reg;
reg    ap_loop_exit_ready_pp0_iter68_reg;
reg    ap_loop_exit_ready_pp0_iter69_reg;
reg    ap_loop_exit_ready_pp0_iter70_reg;
reg    ap_loop_exit_ready_pp0_iter71_reg;
reg    ap_loop_exit_ready_pp0_iter72_reg;
reg    ap_loop_exit_ready_pp0_iter73_reg;
reg    ap_loop_exit_ready_pp0_iter74_reg;
reg    ap_loop_exit_ready_pp0_iter75_reg;
reg    ap_loop_exit_ready_pp0_iter76_reg;
reg    ap_loop_exit_ready_pp0_iter77_reg;
reg    ap_loop_exit_ready_pp0_iter78_reg;
reg    ap_loop_exit_ready_pp0_iter79_reg;
reg    ap_loop_exit_ready_pp0_iter80_reg;
reg    ap_loop_exit_ready_pp0_iter81_reg;
reg    ap_loop_exit_ready_pp0_iter82_reg;
reg    ap_loop_exit_ready_pp0_iter83_reg;
reg    ap_loop_exit_ready_pp0_iter84_reg;
reg    ap_loop_exit_ready_pp0_iter85_reg;
reg    ap_loop_exit_ready_pp0_iter86_reg;
reg    ap_loop_exit_ready_pp0_iter87_reg;
reg    ap_loop_exit_ready_pp0_iter88_reg;
reg    ap_loop_exit_ready_pp0_iter89_reg;
reg    ap_loop_exit_ready_pp0_iter90_reg;
reg    ap_loop_exit_ready_pp0_iter91_reg;
reg    ap_loop_exit_ready_pp0_iter92_reg;
reg    ap_loop_exit_ready_pp0_iter93_reg;
reg    ap_loop_exit_ready_pp0_iter94_reg;
reg    ap_loop_exit_ready_pp0_iter95_reg;
reg    ap_loop_exit_ready_pp0_iter96_reg;
reg    ap_loop_exit_ready_pp0_iter97_reg;
reg    ap_loop_exit_ready_pp0_iter98_reg;
reg    ap_loop_exit_ready_pp0_iter99_reg;
reg    ap_loop_exit_ready_pp0_iter100_reg;
reg    ap_loop_exit_ready_pp0_iter101_reg;
reg    ap_loop_exit_ready_pp0_iter102_reg;
reg    ap_loop_exit_ready_pp0_iter103_reg;
reg    ap_loop_exit_ready_pp0_iter104_reg;
reg    ap_loop_exit_ready_pp0_iter105_reg;
reg    ap_loop_exit_ready_pp0_iter106_reg;
reg    ap_loop_exit_ready_pp0_iter107_reg;
reg    ap_loop_exit_ready_pp0_iter108_reg;
reg    ap_loop_exit_ready_pp0_iter109_reg;
reg    ap_loop_exit_ready_pp0_iter110_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter53 = 1'b0;
#0 ap_enable_reg_pp0_iter54 = 1'b0;
#0 ap_enable_reg_pp0_iter55 = 1'b0;
#0 ap_enable_reg_pp0_iter56 = 1'b0;
#0 ap_enable_reg_pp0_iter57 = 1'b0;
#0 ap_enable_reg_pp0_iter58 = 1'b0;
#0 ap_enable_reg_pp0_iter59 = 1'b0;
#0 ap_enable_reg_pp0_iter60 = 1'b0;
#0 ap_enable_reg_pp0_iter61 = 1'b0;
#0 ap_enable_reg_pp0_iter62 = 1'b0;
#0 ap_enable_reg_pp0_iter63 = 1'b0;
#0 ap_enable_reg_pp0_iter64 = 1'b0;
#0 ap_enable_reg_pp0_iter65 = 1'b0;
#0 ap_enable_reg_pp0_iter66 = 1'b0;
#0 ap_enable_reg_pp0_iter67 = 1'b0;
#0 ap_enable_reg_pp0_iter68 = 1'b0;
#0 ap_enable_reg_pp0_iter69 = 1'b0;
#0 ap_enable_reg_pp0_iter70 = 1'b0;
#0 ap_enable_reg_pp0_iter71 = 1'b0;
#0 ap_enable_reg_pp0_iter72 = 1'b0;
#0 ap_enable_reg_pp0_iter73 = 1'b0;
#0 ap_enable_reg_pp0_iter74 = 1'b0;
#0 ap_enable_reg_pp0_iter75 = 1'b0;
#0 ap_enable_reg_pp0_iter76 = 1'b0;
#0 ap_enable_reg_pp0_iter77 = 1'b0;
#0 ap_enable_reg_pp0_iter78 = 1'b0;
#0 ap_enable_reg_pp0_iter79 = 1'b0;
#0 ap_enable_reg_pp0_iter80 = 1'b0;
#0 ap_enable_reg_pp0_iter81 = 1'b0;
#0 ap_enable_reg_pp0_iter82 = 1'b0;
#0 ap_enable_reg_pp0_iter83 = 1'b0;
#0 ap_enable_reg_pp0_iter84 = 1'b0;
#0 ap_enable_reg_pp0_iter85 = 1'b0;
#0 ap_enable_reg_pp0_iter86 = 1'b0;
#0 ap_enable_reg_pp0_iter87 = 1'b0;
#0 ap_enable_reg_pp0_iter88 = 1'b0;
#0 ap_enable_reg_pp0_iter89 = 1'b0;
#0 ap_enable_reg_pp0_iter90 = 1'b0;
#0 ap_enable_reg_pp0_iter91 = 1'b0;
#0 ap_enable_reg_pp0_iter92 = 1'b0;
#0 ap_enable_reg_pp0_iter93 = 1'b0;
#0 ap_enable_reg_pp0_iter94 = 1'b0;
#0 ap_enable_reg_pp0_iter95 = 1'b0;
#0 ap_enable_reg_pp0_iter96 = 1'b0;
#0 ap_enable_reg_pp0_iter97 = 1'b0;
#0 ap_enable_reg_pp0_iter98 = 1'b0;
#0 ap_enable_reg_pp0_iter99 = 1'b0;
#0 ap_enable_reg_pp0_iter100 = 1'b0;
#0 ap_enable_reg_pp0_iter101 = 1'b0;
#0 ap_enable_reg_pp0_iter102 = 1'b0;
#0 ap_enable_reg_pp0_iter103 = 1'b0;
#0 ap_enable_reg_pp0_iter104 = 1'b0;
#0 ap_enable_reg_pp0_iter105 = 1'b0;
#0 ap_enable_reg_pp0_iter106 = 1'b0;
#0 ap_enable_reg_pp0_iter107 = 1'b0;
#0 ap_enable_reg_pp0_iter108 = 1'b0;
#0 ap_enable_reg_pp0_iter109 = 1'b0;
#0 ap_enable_reg_pp0_iter110 = 1'b0;
#0 ap_enable_reg_pp0_iter111 = 1'b0;
#0 grp_pow_generic_double_s_fu_132_ap_start_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

top_graph_top_rfi_C_pow_generic_double_s grp_pow_generic_double_s_fu_132(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_pow_generic_double_s_fu_132_ap_start),
    .ap_done(grp_pow_generic_double_s_fu_132_ap_done),
    .ap_idle(grp_pow_generic_double_s_fu_132_ap_idle),
    .ap_ready(grp_pow_generic_double_s_fu_132_ap_ready),
    .base_r(x_assign_reg_497),
    .ap_return(grp_pow_generic_double_s_fu_132_ap_return)
);

top_graph_top_rfi_C_sitofp_32s_32_5_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32s_32_5_no_dsp_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_161_p0),
    .ce(1'b1),
    .dout(grp_fu_161_p1)
);

top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_x_assign_reg_492),
    .ce(1'b1),
    .dout(grp_fu_164_p1)
);

top_graph_top_rfi_C_dsqrt_64ns_64ns_64_30_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 30 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsqrt_64ns_64ns_64_30_no_dsp_1_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(64'd0),
    .din1(tmp_reg_502),
    .ce(1'b1),
    .dout(grp_fu_167_p2)
);

top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter110_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter100 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter100 <= ap_enable_reg_pp0_iter99;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter101 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter101 <= ap_enable_reg_pp0_iter100;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter102 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter102 <= ap_enable_reg_pp0_iter101;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter103 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter103 <= ap_enable_reg_pp0_iter102;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter104 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter104 <= ap_enable_reg_pp0_iter103;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter105 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter105 <= ap_enable_reg_pp0_iter104;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter106 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter106 <= ap_enable_reg_pp0_iter105;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter107 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter107 <= ap_enable_reg_pp0_iter106;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter108 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter108 <= ap_enable_reg_pp0_iter107;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter109 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter109 <= ap_enable_reg_pp0_iter108;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter110 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter110 <= ap_enable_reg_pp0_iter109;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter111 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter111 <= ap_enable_reg_pp0_iter110;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter53 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter54 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter55 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter56 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter57 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter58 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter59 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter60 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter61 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter62 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter63 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter64 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter65 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter66 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter67 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter67 <= ap_enable_reg_pp0_iter66;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter68 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter68 <= ap_enable_reg_pp0_iter67;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter69 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter69 <= ap_enable_reg_pp0_iter68;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter70 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter70 <= ap_enable_reg_pp0_iter69;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter71 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter71 <= ap_enable_reg_pp0_iter70;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter72 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter72 <= ap_enable_reg_pp0_iter71;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter73 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter73 <= ap_enable_reg_pp0_iter72;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter74 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter74 <= ap_enable_reg_pp0_iter73;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter75 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter75 <= ap_enable_reg_pp0_iter74;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter76 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter76 <= ap_enable_reg_pp0_iter75;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter77 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter77 <= ap_enable_reg_pp0_iter76;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter78 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter78 <= ap_enable_reg_pp0_iter77;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter79 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter79 <= ap_enable_reg_pp0_iter78;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter80 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter80 <= ap_enable_reg_pp0_iter79;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter81 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter81 <= ap_enable_reg_pp0_iter80;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter82 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter82 <= ap_enable_reg_pp0_iter81;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter83 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter83 <= ap_enable_reg_pp0_iter82;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter84 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter84 <= ap_enable_reg_pp0_iter83;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter85 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter85 <= ap_enable_reg_pp0_iter84;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter86 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter86 <= ap_enable_reg_pp0_iter85;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter87 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter87 <= ap_enable_reg_pp0_iter86;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter88 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter88 <= ap_enable_reg_pp0_iter87;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter89 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter89 <= ap_enable_reg_pp0_iter88;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter90 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter90 <= ap_enable_reg_pp0_iter89;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter91 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter91 <= ap_enable_reg_pp0_iter90;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter92 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter92 <= ap_enable_reg_pp0_iter91;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter93 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter93 <= ap_enable_reg_pp0_iter92;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter94 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter94 <= ap_enable_reg_pp0_iter93;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter95 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter95 <= ap_enable_reg_pp0_iter94;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter96 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter96 <= ap_enable_reg_pp0_iter95;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter97 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter97 <= ap_enable_reg_pp0_iter96;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter98 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter98 <= ap_enable_reg_pp0_iter97;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter99 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter99 <= ap_enable_reg_pp0_iter98;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_pow_generic_double_s_fu_132_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
            grp_pow_generic_double_s_fu_132_ap_start_reg <= 1'b1;
        end else if ((grp_pow_generic_double_s_fu_132_ap_ready == 1'b1)) begin
            grp_pow_generic_double_s_fu_132_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln39_fu_184_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_V_fu_96 <= i_V_2_fu_190_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_V_fu_96 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln360_reg_555 <= and_ln360_fu_320_p2;
        and_ln379_reg_561 <= and_ln379_fu_338_p2;
        ap_loop_exit_ready_pp0_iter100_reg <= ap_loop_exit_ready_pp0_iter99_reg;
        ap_loop_exit_ready_pp0_iter101_reg <= ap_loop_exit_ready_pp0_iter100_reg;
        ap_loop_exit_ready_pp0_iter102_reg <= ap_loop_exit_ready_pp0_iter101_reg;
        ap_loop_exit_ready_pp0_iter103_reg <= ap_loop_exit_ready_pp0_iter102_reg;
        ap_loop_exit_ready_pp0_iter104_reg <= ap_loop_exit_ready_pp0_iter103_reg;
        ap_loop_exit_ready_pp0_iter105_reg <= ap_loop_exit_ready_pp0_iter104_reg;
        ap_loop_exit_ready_pp0_iter106_reg <= ap_loop_exit_ready_pp0_iter105_reg;
        ap_loop_exit_ready_pp0_iter107_reg <= ap_loop_exit_ready_pp0_iter106_reg;
        ap_loop_exit_ready_pp0_iter108_reg <= ap_loop_exit_ready_pp0_iter107_reg;
        ap_loop_exit_ready_pp0_iter109_reg <= ap_loop_exit_ready_pp0_iter108_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter110_reg <= ap_loop_exit_ready_pp0_iter109_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
        ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
        ap_loop_exit_ready_pp0_iter44_reg <= ap_loop_exit_ready_pp0_iter43_reg;
        ap_loop_exit_ready_pp0_iter45_reg <= ap_loop_exit_ready_pp0_iter44_reg;
        ap_loop_exit_ready_pp0_iter46_reg <= ap_loop_exit_ready_pp0_iter45_reg;
        ap_loop_exit_ready_pp0_iter47_reg <= ap_loop_exit_ready_pp0_iter46_reg;
        ap_loop_exit_ready_pp0_iter48_reg <= ap_loop_exit_ready_pp0_iter47_reg;
        ap_loop_exit_ready_pp0_iter49_reg <= ap_loop_exit_ready_pp0_iter48_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter50_reg <= ap_loop_exit_ready_pp0_iter49_reg;
        ap_loop_exit_ready_pp0_iter51_reg <= ap_loop_exit_ready_pp0_iter50_reg;
        ap_loop_exit_ready_pp0_iter52_reg <= ap_loop_exit_ready_pp0_iter51_reg;
        ap_loop_exit_ready_pp0_iter53_reg <= ap_loop_exit_ready_pp0_iter52_reg;
        ap_loop_exit_ready_pp0_iter54_reg <= ap_loop_exit_ready_pp0_iter53_reg;
        ap_loop_exit_ready_pp0_iter55_reg <= ap_loop_exit_ready_pp0_iter54_reg;
        ap_loop_exit_ready_pp0_iter56_reg <= ap_loop_exit_ready_pp0_iter55_reg;
        ap_loop_exit_ready_pp0_iter57_reg <= ap_loop_exit_ready_pp0_iter56_reg;
        ap_loop_exit_ready_pp0_iter58_reg <= ap_loop_exit_ready_pp0_iter57_reg;
        ap_loop_exit_ready_pp0_iter59_reg <= ap_loop_exit_ready_pp0_iter58_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter60_reg <= ap_loop_exit_ready_pp0_iter59_reg;
        ap_loop_exit_ready_pp0_iter61_reg <= ap_loop_exit_ready_pp0_iter60_reg;
        ap_loop_exit_ready_pp0_iter62_reg <= ap_loop_exit_ready_pp0_iter61_reg;
        ap_loop_exit_ready_pp0_iter63_reg <= ap_loop_exit_ready_pp0_iter62_reg;
        ap_loop_exit_ready_pp0_iter64_reg <= ap_loop_exit_ready_pp0_iter63_reg;
        ap_loop_exit_ready_pp0_iter65_reg <= ap_loop_exit_ready_pp0_iter64_reg;
        ap_loop_exit_ready_pp0_iter66_reg <= ap_loop_exit_ready_pp0_iter65_reg;
        ap_loop_exit_ready_pp0_iter67_reg <= ap_loop_exit_ready_pp0_iter66_reg;
        ap_loop_exit_ready_pp0_iter68_reg <= ap_loop_exit_ready_pp0_iter67_reg;
        ap_loop_exit_ready_pp0_iter69_reg <= ap_loop_exit_ready_pp0_iter68_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter70_reg <= ap_loop_exit_ready_pp0_iter69_reg;
        ap_loop_exit_ready_pp0_iter71_reg <= ap_loop_exit_ready_pp0_iter70_reg;
        ap_loop_exit_ready_pp0_iter72_reg <= ap_loop_exit_ready_pp0_iter71_reg;
        ap_loop_exit_ready_pp0_iter73_reg <= ap_loop_exit_ready_pp0_iter72_reg;
        ap_loop_exit_ready_pp0_iter74_reg <= ap_loop_exit_ready_pp0_iter73_reg;
        ap_loop_exit_ready_pp0_iter75_reg <= ap_loop_exit_ready_pp0_iter74_reg;
        ap_loop_exit_ready_pp0_iter76_reg <= ap_loop_exit_ready_pp0_iter75_reg;
        ap_loop_exit_ready_pp0_iter77_reg <= ap_loop_exit_ready_pp0_iter76_reg;
        ap_loop_exit_ready_pp0_iter78_reg <= ap_loop_exit_ready_pp0_iter77_reg;
        ap_loop_exit_ready_pp0_iter79_reg <= ap_loop_exit_ready_pp0_iter78_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter80_reg <= ap_loop_exit_ready_pp0_iter79_reg;
        ap_loop_exit_ready_pp0_iter81_reg <= ap_loop_exit_ready_pp0_iter80_reg;
        ap_loop_exit_ready_pp0_iter82_reg <= ap_loop_exit_ready_pp0_iter81_reg;
        ap_loop_exit_ready_pp0_iter83_reg <= ap_loop_exit_ready_pp0_iter82_reg;
        ap_loop_exit_ready_pp0_iter84_reg <= ap_loop_exit_ready_pp0_iter83_reg;
        ap_loop_exit_ready_pp0_iter85_reg <= ap_loop_exit_ready_pp0_iter84_reg;
        ap_loop_exit_ready_pp0_iter86_reg <= ap_loop_exit_ready_pp0_iter85_reg;
        ap_loop_exit_ready_pp0_iter87_reg <= ap_loop_exit_ready_pp0_iter86_reg;
        ap_loop_exit_ready_pp0_iter88_reg <= ap_loop_exit_ready_pp0_iter87_reg;
        ap_loop_exit_ready_pp0_iter89_reg <= ap_loop_exit_ready_pp0_iter88_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter90_reg <= ap_loop_exit_ready_pp0_iter89_reg;
        ap_loop_exit_ready_pp0_iter91_reg <= ap_loop_exit_ready_pp0_iter90_reg;
        ap_loop_exit_ready_pp0_iter92_reg <= ap_loop_exit_ready_pp0_iter91_reg;
        ap_loop_exit_ready_pp0_iter93_reg <= ap_loop_exit_ready_pp0_iter92_reg;
        ap_loop_exit_ready_pp0_iter94_reg <= ap_loop_exit_ready_pp0_iter93_reg;
        ap_loop_exit_ready_pp0_iter95_reg <= ap_loop_exit_ready_pp0_iter94_reg;
        ap_loop_exit_ready_pp0_iter96_reg <= ap_loop_exit_ready_pp0_iter95_reg;
        ap_loop_exit_ready_pp0_iter97_reg <= ap_loop_exit_ready_pp0_iter96_reg;
        ap_loop_exit_ready_pp0_iter98_reg <= ap_loop_exit_ready_pp0_iter97_reg;
        ap_loop_exit_ready_pp0_iter99_reg <= ap_loop_exit_ready_pp0_iter98_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln354_reg_528 <= icmp_ln354_fu_252_p2;
        icmp_ln354_reg_528_pp0_iter110_reg <= icmp_ln354_reg_528;
        icmp_ln358_reg_539 <= icmp_ln358_fu_268_p2;
        icmp_ln358_reg_539_pp0_iter110_reg <= icmp_ln358_reg_539;
        icmp_ln361_reg_544 <= icmp_ln361_fu_280_p2;
        p_Result_s_reg_517 <= reg_fu_219_p1[32'd63];
        p_Result_s_reg_517_pp0_iter110_reg <= p_Result_s_reg_517;
        p_x_assign_reg_492 <= grp_fu_161_p1;
        reg_reg_512 <= reg_fu_219_p1;
        select_ln361_1_reg_566 <= select_ln361_1_fu_418_p3;
        sh_amt_1_reg_550 <= sh_amt_1_fu_286_p2;
        sh_amt_reg_534 <= sh_amt_fu_258_p2;
        tmp_reg_502 <= grp_pow_generic_double_s_fu_132_ap_return;
        trunc_ln359_reg_522 <= trunc_ln359_fu_248_p1;
        trunc_ln359_reg_522_pp0_iter110_reg <= trunc_ln359_reg_522;
        val_reg_507 <= grp_fu_167_p2;
        x_assign_reg_497 <= grp_fu_164_p1;
        zext_ln587_reg_472_pp0_iter100_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter99_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter101_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter100_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter102_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter101_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter103_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter102_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter104_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter103_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter105_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter104_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter106_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter105_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter107_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter106_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter108_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter107_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter109_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter108_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter10_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter9_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter110_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter109_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter11_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter10_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter12_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter11_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter13_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter12_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter14_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter13_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter15_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter14_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter16_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter15_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter17_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter16_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter18_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter17_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter19_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter18_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter20_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter19_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter21_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter20_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter22_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter21_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter23_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter22_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter24_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter23_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter25_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter24_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter26_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter25_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter27_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter26_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter28_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter27_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter29_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter28_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter2_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter1_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter30_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter29_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter31_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter30_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter32_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter31_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter33_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter32_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter34_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter33_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter35_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter34_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter36_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter35_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter37_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter36_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter38_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter37_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter39_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter38_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter3_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter2_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter40_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter39_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter41_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter40_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter42_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter41_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter43_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter42_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter44_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter43_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter45_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter44_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter46_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter45_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter47_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter46_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter48_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter47_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter49_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter48_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter4_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter3_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter50_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter49_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter51_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter50_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter52_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter51_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter53_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter52_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter54_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter53_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter55_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter54_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter56_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter55_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter57_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter56_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter58_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter57_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter59_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter58_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter5_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter4_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter60_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter59_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter61_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter60_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter62_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter61_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter63_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter62_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter64_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter63_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter65_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter64_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter66_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter65_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter67_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter66_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter68_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter67_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter69_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter68_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter6_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter5_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter70_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter69_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter71_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter70_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter72_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter71_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter73_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter72_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter74_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter73_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter75_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter74_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter76_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter75_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter77_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter76_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter78_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter77_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter79_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter78_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter7_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter6_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter80_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter79_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter81_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter80_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter82_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter81_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter83_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter82_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter84_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter83_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter85_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter84_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter86_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter85_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter87_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter86_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter88_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter87_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter89_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter88_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter8_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter7_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter90_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter89_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter91_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter90_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter92_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter91_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter93_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter92_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter94_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter93_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter95_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter94_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter96_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter95_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter97_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter96_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter98_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter97_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter99_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter98_reg[11 : 0];
        zext_ln587_reg_472_pp0_iter9_reg[11 : 0] <= zext_ln587_reg_472_pp0_iter8_reg[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ret_reg_482 <= ret_fu_210_p2;
        rhs_reg_463 <= rhs_fu_172_p1;
        zext_ln587_reg_472_pp0_iter1_reg[11 : 0] <= zext_ln587_reg_472[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_fu_184_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zext_ln587_reg_472[11 : 0] <= zext_ln587_fu_196_p1[11 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln39_fu_184_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter110_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter111 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter110 == 1'b0) & (ap_enable_reg_pp0_iter109 == 1'b0) & (ap_enable_reg_pp0_iter108 == 1'b0) & (ap_enable_reg_pp0_iter107 == 1'b0) & (ap_enable_reg_pp0_iter106 == 1'b0) & (ap_enable_reg_pp0_iter105 == 1'b0) & (ap_enable_reg_pp0_iter104 == 1'b0) & (ap_enable_reg_pp0_iter103 == 1'b0) & (ap_enable_reg_pp0_iter102 == 1'b0) & (ap_enable_reg_pp0_iter101 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter100 == 1'b0) & (ap_enable_reg_pp0_iter99 == 1'b0) & (ap_enable_reg_pp0_iter98 == 1'b0) & (ap_enable_reg_pp0_iter97 == 1'b0) & (ap_enable_reg_pp0_iter96 == 1'b0) & (ap_enable_reg_pp0_iter95 == 1'b0) & (ap_enable_reg_pp0_iter94 == 1'b0) & (ap_enable_reg_pp0_iter93 == 1'b0) & (ap_enable_reg_pp0_iter92 == 1'b0) & (ap_enable_reg_pp0_iter91 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter90 == 1'b0) & (ap_enable_reg_pp0_iter89 == 1'b0) & (ap_enable_reg_pp0_iter88 == 1'b0) & (ap_enable_reg_pp0_iter87 == 1'b0) & (ap_enable_reg_pp0_iter86 == 1'b0) & (ap_enable_reg_pp0_iter85 == 1'b0) & (ap_enable_reg_pp0_iter84 == 1'b0) & (ap_enable_reg_pp0_iter83 == 1'b0) & (ap_enable_reg_pp0_iter82 == 1'b0) & (ap_enable_reg_pp0_iter81 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter80 == 1'b0) & (ap_enable_reg_pp0_iter79 == 1'b0) & (ap_enable_reg_pp0_iter78 == 1'b0) & (ap_enable_reg_pp0_iter77 == 1'b0) & (ap_enable_reg_pp0_iter76 == 1'b0) & (ap_enable_reg_pp0_iter75 == 1'b0) & (ap_enable_reg_pp0_iter74 == 1'b0) & (ap_enable_reg_pp0_iter73 == 1'b0) & (ap_enable_reg_pp0_iter72 == 1'b0) & (ap_enable_reg_pp0_iter71 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter70 == 1'b0) & (ap_enable_reg_pp0_iter69 == 1'b0) & (ap_enable_reg_pp0_iter68 == 1'b0) & (ap_enable_reg_pp0_iter67 == 1'b0) & (ap_enable_reg_pp0_iter66 == 1'b0) & (ap_enable_reg_pp0_iter65 == 1'b0) & (ap_enable_reg_pp0_iter64 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b0) & (ap_enable_reg_pp0_iter62 == 1'b0) & (ap_enable_reg_pp0_iter61 == 1'b0) & (ap_enable_reg_pp0_iter60 == 1'b0) & (ap_enable_reg_pp0_iter59 == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_V_1 = 12'd0;
    end else begin
        ap_sig_allocacmp_i_V_1 = i_V_fu_96;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter111 == 1'b1))) begin
        deviation_list_ce0 = 1'b1;
    end else begin
        deviation_list_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter111 == 1'b1))) begin
        deviation_list_we0 = 1'b1;
    end else begin
        deviation_list_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        list_ce0 = 1'b1;
    end else begin
        list_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln358_fu_431_p2 = (xor_ln354_fu_426_p2 & icmp_ln358_reg_539_pp0_iter110_reg);

assign and_ln360_fu_320_p2 = (xor_ln358_fu_314_p2 & icmp_ln360_fu_274_p2);

assign and_ln361_1_fu_408_p2 = (xor_ln361_fu_403_p2 & and_ln360_reg_555);

assign and_ln361_fu_384_p2 = (icmp_ln361_reg_544 & and_ln360_reg_555);

assign and_ln379_fu_338_p2 = (xor_ln360_fu_332_p2 & icmp_ln379_fu_302_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state100_pp0_stage0_iter99 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp0_stage0_iter100 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp0_stage0_iter101 = ~(1'b1 == 1'b1);

assign ap_block_state103_pp0_stage0_iter102 = ~(1'b1 == 1'b1);

assign ap_block_state104_pp0_stage0_iter103 = ~(1'b1 == 1'b1);

assign ap_block_state105_pp0_stage0_iter104 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp0_stage0_iter105 = ~(1'b1 == 1'b1);

assign ap_block_state107_pp0_stage0_iter106 = ~(1'b1 == 1'b1);

assign ap_block_state108_pp0_stage0_iter107 = ~(1'b1 == 1'b1);

assign ap_block_state109_pp0_stage0_iter108 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state110_pp0_stage0_iter109 = ~(1'b1 == 1'b1);

assign ap_block_state111_pp0_stage0_iter110 = ~(1'b1 == 1'b1);

assign ap_block_state112_pp0_stage0_iter111 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter48 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter49 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter50 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter51 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter52 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter53 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter54 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter55 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter56 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter57 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter58 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage0_iter59 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter60 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter61 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage0_iter62 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter63 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter64 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter65 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter66 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage0_iter67 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage0_iter68 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage0_iter69 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage0_iter70 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage0_iter71 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter72 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage0_iter73 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage0_iter74 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage0_iter75 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage0_iter76 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage0_iter77 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage0_iter78 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage0_iter79 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage0_iter80 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage0_iter81 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage0_iter82 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage0_iter83 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage0_iter84 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage0_iter85 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage0_iter86 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage0_iter87 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage0_iter88 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage0_iter89 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage0_iter90 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage0_iter91 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage0_iter92 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage0_iter93 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage0_iter94 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage0_iter95 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage0_iter96 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage0_iter97 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp0_stage0_iter98 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign deviation_list_address0 = zext_ln587_reg_472_pp0_iter110_reg;

assign deviation_list_d0 = ((p_Result_s_reg_517_pp0_iter110_reg[0:0] == 1'b1) ? sub_ln501_fu_442_p2 : select_ln358_fu_436_p3);

assign exp_fu_234_p4 = {{reg_fu_219_p1[62:52]}};

assign grp_fu_161_p0 = $signed(ret_reg_482);

assign grp_pow_generic_double_s_fu_132_ap_start = grp_pow_generic_double_s_fu_132_ap_start_reg;

assign i_V_2_fu_190_p2 = (ap_sig_allocacmp_i_V_1 + 12'd1);

assign icmp_ln354_fu_252_p2 = ((trunc_ln337_fu_222_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln358_fu_268_p2 = ((exp_fu_234_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln360_fu_274_p2 = (($signed(sh_amt_fu_258_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln361_fu_280_p2 = (($signed(sh_amt_fu_258_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln379_fu_302_p2 = ((tmp_2_fu_292_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln39_fu_184_p2 = ((ap_sig_allocacmp_i_V_1 == 12'd2048) ? 1'b1 : 1'b0);

assign list_address0 = zext_ln587_fu_196_p1;

assign lshr_ln363_fu_366_p2 = zext_ln351_fu_355_p1 >> zext_ln363_fu_362_p1;

assign or_ln358_fu_308_p2 = (icmp_ln358_fu_268_p2 | icmp_ln354_fu_252_p2);

assign or_ln360_fu_326_p2 = (or_ln358_fu_308_p2 | icmp_ln360_fu_274_p2);

assign or_ln361_fu_413_p2 = (icmp_ln354_reg_528 | and_ln361_1_fu_408_p2);

assign p_Result_1_fu_347_p3 = {{1'd1}, {trunc_ln346_fu_344_p1}};

assign reg_fu_219_p1 = val_reg_507;

assign ret_fu_210_p2 = ($signed(sext_ln232_fu_206_p1) - $signed(rhs_reg_463));

assign rhs_fu_172_p1 = $signed(average);

assign select_ln358_fu_436_p3 = ((and_ln358_fu_431_p2[0:0] == 1'b1) ? trunc_ln359_reg_522_pp0_iter110_reg : select_ln361_1_reg_566);

assign select_ln361_1_fu_418_p3 = ((or_ln361_fu_413_p2[0:0] == 1'b1) ? 16'd0 : select_ln379_fu_396_p3);

assign select_ln361_fu_388_p3 = ((and_ln361_fu_384_p2[0:0] == 1'b1) ? trunc_ln370_fu_372_p1 : 16'd0);

assign select_ln379_fu_396_p3 = ((and_ln379_reg_561[0:0] == 1'b1) ? shl_ln381_fu_379_p2 : select_ln361_fu_388_p3);

assign sext_ln232_fu_206_p1 = $signed(list_q0);

assign sh_amt_1_fu_286_p2 = (10'd0 - trunc_ln357_fu_264_p1);

assign sh_amt_1cast_fu_376_p1 = sh_amt_1_reg_550;

assign sh_amt_fu_258_p2 = (12'd1075 - zext_ln342_fu_244_p1);

assign shl_ln381_fu_379_p2 = trunc_ln359_reg_522 << sh_amt_1cast_fu_376_p1;

assign sub_ln501_fu_442_p2 = (16'd0 - select_ln358_fu_436_p3);

assign tmp_2_fu_292_p4 = {{sh_amt_1_fu_286_p2[9:4]}};

assign trunc_ln337_fu_222_p1 = reg_fu_219_p1[62:0];

assign trunc_ln346_fu_344_p1 = reg_reg_512[51:0];

assign trunc_ln357_fu_264_p1 = sh_amt_fu_258_p2[9:0];

assign trunc_ln359_fu_248_p1 = reg_fu_219_p1[15:0];

assign trunc_ln363_fu_359_p1 = sh_amt_reg_534[5:0];

assign trunc_ln370_fu_372_p1 = lshr_ln363_fu_366_p2[15:0];

assign xor_ln354_fu_426_p2 = (icmp_ln354_reg_528_pp0_iter110_reg ^ 1'd1);

assign xor_ln358_fu_314_p2 = (or_ln358_fu_308_p2 ^ 1'd1);

assign xor_ln360_fu_332_p2 = (or_ln360_fu_326_p2 ^ 1'd1);

assign xor_ln361_fu_403_p2 = (icmp_ln361_reg_544 ^ 1'd1);

assign zext_ln342_fu_244_p1 = exp_fu_234_p4;

assign zext_ln351_fu_355_p1 = p_Result_1_fu_347_p3;

assign zext_ln363_fu_362_p1 = trunc_ln363_fu_359_p1;

assign zext_ln587_fu_196_p1 = ap_sig_allocacmp_i_V_1;

always @ (posedge ap_clk) begin
    zext_ln587_reg_472[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter1_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter2_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter3_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter4_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter5_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter6_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter7_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter8_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter9_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter10_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter11_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter12_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter13_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter14_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter15_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter16_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter17_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter18_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter19_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter20_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter21_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter22_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter23_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter24_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter25_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter26_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter27_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter28_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter29_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter30_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter31_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter32_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter33_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter34_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter35_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter36_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter37_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter38_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter39_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter40_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter41_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter42_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter43_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter44_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter45_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter46_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter47_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter48_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter49_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter50_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter51_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter52_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter53_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter54_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter55_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter56_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter57_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter58_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter59_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter60_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter61_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter62_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter63_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter64_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter65_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter66_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter67_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter68_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter69_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter70_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter71_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter72_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter73_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter74_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter75_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter76_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter77_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter78_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter79_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter80_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter81_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter82_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter83_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter84_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter85_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter86_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter87_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter88_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter89_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter90_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter91_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter92_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter93_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter94_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter95_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter96_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter97_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter98_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter99_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter100_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter101_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter102_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter103_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter104_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter105_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter106_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter107_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter108_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter109_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln587_reg_472_pp0_iter110_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
end

endmodule //top_graph_top_rfi_C_stdDeviationList
