0.7
2020.1
May 27 2020
20:09:33
C:/Users/osher/Verilog_Projects/RAM_8X4/RAM_8X4.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/osher/Verilog_Projects/RAM_8X4/RAM_8X4.srcs/sim_1/new/tb.v,1748591033,verilog,,,,tb,,,,,,,,
C:/Users/osher/Verilog_Projects/RAM_8X4/RAM_8X4.srcs/sources_1/new/ram.v,1748591131,verilog,,C:/Users/osher/Verilog_Projects/RAM_8X4/RAM_8X4.srcs/sim_1/new/tb.v,,ram,,,,,,,,
