0.6
2019.1
May 24 2019
15:06:07
C:/Users/Charles/Desktop/MIT/Fall 2019/6_111/FPGA SDR Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Charles/Desktop/MIT/Fall 2019/6_111/FPGA SDR Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sim_1/new/ADC_tb.sv,1573442004,systemVerilog,,,,ADC_tb,,,,,,,,
C:/Users/Charles/Desktop/MIT/Fall 2019/6_111/FPGA SDR Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/ADC_Interface.sv,1573440822,systemVerilog,,C:/Users/Charles/Desktop/MIT/Fall 2019/6_111/FPGA SDR Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sim_1/new/ADC_tb.sv,,ADC_Interface,,,,,,,,
