Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /media/bluefalcon/Shreyas/axi_to_avalon/emif_cal.ip --block-symbol-file --output-directory=/media/bluefalcon/Shreyas/axi_to_avalon/emif_cal --family=Agilex --part=AGFB027R24C2E2VR2
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /media/bluefalcon/Shreyas/axi_to_avalon/emif_cal.ip --synthesis=VERILOG --output-directory=/media/bluefalcon/Shreyas/axi_to_avalon/emif_cal --family=Agilex --part=AGFB027R24C2E2VR2
Info: emif_cal: "Transforming system: emif_cal"
Info: emif_cal: "Naming system components in system: emif_cal"
Info: emif_cal: "Processing generation queue"
Info: emif_cal: "Generating: emif_cal"
Info: emif_cal: "Generating: emif_cal_altera_emif_cal_262_nkkelhq"
Info: emif_cal: "Generating: emif_cal_altera_emif_cal_iossm_262_xlix7da"
Info: emif_cal: Done "emif_cal" with 3 modules, 11 files
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in emif_cal. No files generated.
Info: Finished: Generate IP Core Documentation
