---
- register:
    name: IMR
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MR0
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: MR0
            usage: read-write
            values:
              - name: Masked
                value: 0
              - name: Unmasked
                value: 1
      - name: MR1
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR2
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR3
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR4
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR5
        bitOffset: 5
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR6
        bitOffset: 6
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR7
        bitOffset: 7
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR8
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR9
        bitOffset: 9
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR10
        bitOffset: 10
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR11
        bitOffset: 11
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR12
        bitOffset: 12
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR13
        bitOffset: 13
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR14
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR15
        bitOffset: 15
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR16
        bitOffset: 16
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR17
        bitOffset: 17
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR18
        bitOffset: 18
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR19
        bitOffset: 19
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
- register:
    name: EMR
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MR0
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: MR0
            usage: read-write
            values:
              - name: Masked
                value: 0
              - name: Unmasked
                value: 1
      - name: MR1
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR2
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR3
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR4
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR5
        bitOffset: 5
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR6
        bitOffset: 6
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR7
        bitOffset: 7
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR8
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR9
        bitOffset: 9
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR10
        bitOffset: 10
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR11
        bitOffset: 11
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR12
        bitOffset: 12
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR13
        bitOffset: 13
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR14
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR15
        bitOffset: 15
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR16
        bitOffset: 16
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR17
        bitOffset: 17
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR18
        bitOffset: 18
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
      - name: MR19
        bitOffset: 19
        bitWidth: 1
        enumeratedValues:
          - derived_from: MR0
- register:
    name: RTSR
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TR0
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: TR0
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: TR1
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR2
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR3
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR4
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR5
        bitOffset: 5
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR6
        bitOffset: 6
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR7
        bitOffset: 7
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR8
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR9
        bitOffset: 9
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR10
        bitOffset: 10
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR11
        bitOffset: 11
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR12
        bitOffset: 12
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR13
        bitOffset: 13
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR14
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR15
        bitOffset: 15
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR16
        bitOffset: 16
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR17
        bitOffset: 17
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR18
        bitOffset: 18
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR19
        bitOffset: 19
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
- register:
    name: FTSR
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TR0
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: TR0
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: TR1
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR2
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR3
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR4
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR5
        bitOffset: 5
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR6
        bitOffset: 6
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR7
        bitOffset: 7
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR8
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR9
        bitOffset: 9
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR10
        bitOffset: 10
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR11
        bitOffset: 11
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR12
        bitOffset: 12
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR13
        bitOffset: 13
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR14
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR15
        bitOffset: 15
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR16
        bitOffset: 16
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR17
        bitOffset: 17
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR18
        bitOffset: 18
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
      - name: TR19
        bitOffset: 19
        bitWidth: 1
        enumeratedValues:
          - derived_from: TR0
- register:
    name: SWIER
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SWIER0
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: SWIER0W
            usage: write
            values:
              - name: Pend
                value: 1
      - name: SWIER1
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: SWIER0W
      - name: SWIER2
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: SWIER0W
      - name: SWIER3
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: SWIER0W
      - name: SWIER4
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: SWIER0W
      - name: SWIER5
        bitOffset: 5
        bitWidth: 1
        enumeratedValues:
          - derived_from: SWIER0W
      - name: SWIER6
        bitOffset: 6
        bitWidth: 1
        enumeratedValues:
          - derived_from: SWIER0W
      - name: SWIER7
        bitOffset: 7
        bitWidth: 1
        enumeratedValues:
          - derived_from: SWIER0W
      - name: SWIER8
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: SWIER0W
      - name: SWIER9
        bitOffset: 9
        bitWidth: 1
        enumeratedValues:
          - derived_from: SWIER0W
      - name: SWIER10
        bitOffset: 10
        bitWidth: 1
        enumeratedValues:
          - derived_from: SWIER0W
      - name: SWIER11
        bitOffset: 11
        bitWidth: 1
        enumeratedValues:
          - derived_from: SWIER0W
      - name: SWIER12
        bitOffset: 12
        bitWidth: 1
        enumeratedValues:
          - derived_from: SWIER0W
      - name: SWIER13
        bitOffset: 13
        bitWidth: 1
        enumeratedValues:
          - derived_from: SWIER0W
      - name: SWIER14
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - derived_from: SWIER0W
      - name: SWIER15
        bitOffset: 15
        bitWidth: 1
        enumeratedValues:
          - derived_from: SWIER0W
      - name: SWIER16
        bitOffset: 16
        bitWidth: 1
        enumeratedValues:
          - derived_from: SWIER0W
      - name: SWIER17
        bitOffset: 17
        bitWidth: 1
        enumeratedValues:
          - derived_from: SWIER0W
      - name: SWIER18
        bitOffset: 18
        bitWidth: 1
        enumeratedValues:
          - derived_from: SWIER0W
      - name: SWIER19
        bitOffset: 19
        bitWidth: 1
        enumeratedValues:
          - derived_from: SWIER0W
- register:
    name: PR
    addressOffset: 20
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PR0
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: PR0R
            usage: read
            values:
              - name: NotPending
                value: 0
              - name: Pending
                value: 1
          - name: PR0W
            usage: write
            values:
              - name: Clear
                value: 1
      - name: PR1
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: PR0R
          - derived_from: PR0W
      - name: PR2
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: PR0R
          - derived_from: PR0W
      - name: PR3
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: PR0R
          - derived_from: PR0W
      - name: PR4
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: PR0R
          - derived_from: PR0W
      - name: PR5
        bitOffset: 5
        bitWidth: 1
        enumeratedValues:
          - derived_from: PR0R
          - derived_from: PR0W
      - name: PR6
        bitOffset: 6
        bitWidth: 1
        enumeratedValues:
          - derived_from: PR0R
          - derived_from: PR0W
      - name: PR7
        bitOffset: 7
        bitWidth: 1
        enumeratedValues:
          - derived_from: PR0R
          - derived_from: PR0W
      - name: PR8
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: PR0R
          - derived_from: PR0W
      - name: PR9
        bitOffset: 9
        bitWidth: 1
        enumeratedValues:
          - derived_from: PR0R
          - derived_from: PR0W
      - name: PR10
        bitOffset: 10
        bitWidth: 1
        enumeratedValues:
          - derived_from: PR0R
          - derived_from: PR0W
      - name: PR11
        bitOffset: 11
        bitWidth: 1
        enumeratedValues:
          - derived_from: PR0R
          - derived_from: PR0W
      - name: PR12
        bitOffset: 12
        bitWidth: 1
        enumeratedValues:
          - derived_from: PR0R
          - derived_from: PR0W
      - name: PR13
        bitOffset: 13
        bitWidth: 1
        enumeratedValues:
          - derived_from: PR0R
          - derived_from: PR0W
      - name: PR14
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - derived_from: PR0R
          - derived_from: PR0W
      - name: PR15
        bitOffset: 15
        bitWidth: 1
        enumeratedValues:
          - derived_from: PR0R
          - derived_from: PR0W
      - name: PR16
        bitOffset: 16
        bitWidth: 1
        enumeratedValues:
          - derived_from: PR0R
          - derived_from: PR0W
      - name: PR17
        bitOffset: 17
        bitWidth: 1
        enumeratedValues:
          - derived_from: PR0R
          - derived_from: PR0W
      - name: PR18
        bitOffset: 18
        bitWidth: 1
        enumeratedValues:
          - derived_from: PR0R
          - derived_from: PR0W
      - name: PR19
        bitOffset: 19
        bitWidth: 1
        enumeratedValues:
          - derived_from: PR0R
          - derived_from: PR0W
