// Seed: 1753217134
module module_0 (
    output uwire id_0
);
  wire id_2;
  assign id_0 = 1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    output supply1 void id_2,
    input wire id_3,
    input uwire id_4,
    input supply0 id_5,
    input wand id_6
);
  tri0 id_8 = 1, id_9;
  wire id_10;
  module_0 modCall_1 (id_0);
endmodule
module module_2 (
    output tri id_0,
    input uwire id_1,
    output tri1 id_2,
    output uwire id_3,
    input tri1 id_4,
    output tri id_5,
    input wor id_6,
    output wor id_7,
    output supply1 id_8,
    input tri1 id_9,
    input tri1 id_10,
    output uwire id_11,
    output tri0 id_12,
    output tri id_13,
    output tri id_14,
    output supply0 id_15,
    output wor id_16,
    input tri id_17,
    output wor id_18,
    output tri0 id_19,
    input tri id_20,
    input tri1 id_21,
    output tri1 id_22,
    input wire id_23,
    output wor id_24,
    input wor id_25,
    output supply0 id_26,
    input wand id_27,
    input wor id_28,
    input tri1 id_29,
    input tri1 void id_30,
    input wand id_31,
    input tri0 id_32
);
  assign id_12 = -1;
  wire id_34;
  tri0 id_35 = 1;
  wire id_36;
  wire id_37;
  assign id_11 = -1;
  module_0 modCall_1 (id_8);
  assign modCall_1.type_3 = 0;
  assign id_15 = -id_32;
  assign id_26 = id_35 + id_35;
endmodule
