INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_6/project_6.srcs/sources_1/new/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2458] undeclared symbol add, assumed default net type wire [C:/Users/Administrator/Desktop/project_6/project_6.srcs/sources_1/new/Ctrl.v:27]
INFO: [VRFC 10-2458] undeclared symbol sub, assumed default net type wire [C:/Users/Administrator/Desktop/project_6/project_6.srcs/sources_1/new/Ctrl.v:28]
INFO: [VRFC 10-2458] undeclared symbol ori, assumed default net type wire [C:/Users/Administrator/Desktop/project_6/project_6.srcs/sources_1/new/Ctrl.v:29]
INFO: [VRFC 10-2458] undeclared symbol lw, assumed default net type wire [C:/Users/Administrator/Desktop/project_6/project_6.srcs/sources_1/new/Ctrl.v:30]
INFO: [VRFC 10-2458] undeclared symbol sw, assumed default net type wire [C:/Users/Administrator/Desktop/project_6/project_6.srcs/sources_1/new/Ctrl.v:31]
INFO: [VRFC 10-2458] undeclared symbol beq, assumed default net type wire [C:/Users/Administrator/Desktop/project_6/project_6.srcs/sources_1/new/Ctrl.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_6/project_6.srcs/sim_1/new/Ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_6/project_6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
