// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pow_generic_double_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        base_r,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] base_r;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    ap_block_state38_pp0_stage0_iter37;
reg    ap_block_pp0_stage0_11001;
wire   [5:0] pow_reduce_anonymo_20_address0;
reg    pow_reduce_anonymo_20_ce0;
wire   [5:0] pow_reduce_anonymo_20_q0;
wire   [5:0] pow_reduce_anonymo_19_address0;
reg    pow_reduce_anonymo_19_ce0;
wire   [108:0] pow_reduce_anonymo_19_q0;
wire   [3:0] pow_reduce_anonymo_16_address0;
reg    pow_reduce_anonymo_16_ce0;
wire   [104:0] pow_reduce_anonymo_16_q0;
wire   [5:0] pow_reduce_anonymo_17_address0;
reg    pow_reduce_anonymo_17_ce0;
wire   [101:0] pow_reduce_anonymo_17_q0;
wire   [5:0] pow_reduce_anonymo_9_address0;
reg    pow_reduce_anonymo_9_ce0;
wire   [96:0] pow_reduce_anonymo_9_q0;
wire   [5:0] pow_reduce_anonymo_12_address0;
reg    pow_reduce_anonymo_12_ce0;
wire   [91:0] pow_reduce_anonymo_12_q0;
wire   [5:0] pow_reduce_anonymo_13_address0;
reg    pow_reduce_anonymo_13_ce0;
wire   [86:0] pow_reduce_anonymo_13_q0;
wire   [5:0] pow_reduce_anonymo_14_address0;
reg    pow_reduce_anonymo_14_ce0;
wire   [81:0] pow_reduce_anonymo_14_q0;
wire   [5:0] pow_reduce_anonymo_15_address0;
reg    pow_reduce_anonymo_15_ce0;
wire   [76:0] pow_reduce_anonymo_15_q0;
wire   [7:0] pow_reduce_anonymo_18_address0;
reg    pow_reduce_anonymo_18_ce0;
wire   [57:0] pow_reduce_anonymo_18_q0;
wire   [7:0] pow_reduce_anonymo_address0;
reg    pow_reduce_anonymo_ce0;
wire   [25:0] pow_reduce_anonymo_q0;
wire   [7:0] pow_reduce_anonymo_address1;
reg    pow_reduce_anonymo_ce1;
wire   [25:0] pow_reduce_anonymo_q1;
wire   [7:0] pow_reduce_anonymo_21_address0;
reg    pow_reduce_anonymo_21_ce0;
wire   [41:0] pow_reduce_anonymo_21_q0;
wire   [51:0] tmp_V_4_fu_640_p1;
reg   [51:0] tmp_V_4_reg_2313;
reg   [51:0] tmp_V_4_reg_2313_pp0_iter1_reg;
wire   [0:0] x_is_p1_fu_678_p2;
reg   [0:0] x_is_p1_reg_2319;
reg   [0:0] x_is_p1_reg_2319_pp0_iter1_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter2_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter3_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter4_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter5_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter6_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter7_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter8_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter9_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter10_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter11_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter12_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter13_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter14_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter15_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter16_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter17_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter18_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter19_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter20_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter21_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter22_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter23_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter24_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter25_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter26_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter27_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter28_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter29_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter30_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter31_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter32_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter33_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter34_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter35_reg;
reg   [0:0] x_is_p1_reg_2319_pp0_iter36_reg;
wire   [0:0] icmp_ln415_fu_728_p2;
reg   [0:0] icmp_ln415_reg_2323;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter1_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter2_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter3_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter4_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter5_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter6_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter7_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter8_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter9_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter10_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter11_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter12_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter13_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter14_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter15_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter16_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter17_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter18_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter19_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter20_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter21_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter22_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter23_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter24_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter25_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter26_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter27_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter28_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter29_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter30_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter31_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter32_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter33_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter34_reg;
reg   [0:0] icmp_ln415_reg_2323_pp0_iter35_reg;
wire   [0:0] or_ln415_fu_734_p2;
reg   [0:0] or_ln415_reg_2328;
reg   [0:0] or_ln415_reg_2328_pp0_iter1_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter2_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter3_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter4_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter5_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter6_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter7_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter8_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter9_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter10_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter11_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter12_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter13_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter14_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter15_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter16_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter17_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter18_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter19_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter20_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter21_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter22_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter23_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter24_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter25_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter26_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter27_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter28_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter29_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter30_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter31_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter32_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter33_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter34_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter35_reg;
reg   [0:0] or_ln415_reg_2328_pp0_iter36_reg;
wire   [0:0] icmp_ln460_fu_748_p2;
reg   [0:0] icmp_ln460_reg_2332;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter1_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter2_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter3_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter4_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter5_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter6_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter7_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter8_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter9_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter10_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter11_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter12_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter13_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter14_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter15_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter16_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter17_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter18_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter19_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter20_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter21_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter22_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter23_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter24_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter25_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter26_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter27_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter28_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter29_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter30_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter31_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter32_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter33_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter34_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter35_reg;
reg   [0:0] icmp_ln460_reg_2332_pp0_iter36_reg;
wire   [0:0] icmp_ln467_fu_762_p2;
reg   [0:0] icmp_ln467_reg_2336;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter1_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter2_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter3_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter4_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter5_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter6_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter7_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter8_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter9_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter10_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter11_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter12_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter13_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter14_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter15_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter16_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter17_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter18_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter19_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter20_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter21_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter22_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter23_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter24_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter25_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter26_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter27_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter28_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter29_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter30_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter31_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter32_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter33_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter34_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter35_reg;
reg   [0:0] icmp_ln467_reg_2336_pp0_iter36_reg;
wire   [0:0] tmp_4_fu_768_p3;
reg   [0:0] tmp_4_reg_2340;
reg   [0:0] tmp_4_reg_2340_pp0_iter1_reg;
wire   [11:0] b_exp_3_fu_792_p3;
reg   [11:0] b_exp_3_reg_2345;
reg   [11:0] b_exp_3_reg_2345_pp0_iter1_reg;
reg   [11:0] b_exp_3_reg_2345_pp0_iter2_reg;
reg   [11:0] b_exp_3_reg_2345_pp0_iter3_reg;
reg   [11:0] b_exp_3_reg_2345_pp0_iter4_reg;
reg   [11:0] b_exp_3_reg_2345_pp0_iter5_reg;
reg   [11:0] b_exp_3_reg_2345_pp0_iter6_reg;
reg   [11:0] b_exp_3_reg_2345_pp0_iter7_reg;
reg   [11:0] b_exp_3_reg_2345_pp0_iter8_reg;
reg   [11:0] b_exp_3_reg_2345_pp0_iter9_reg;
reg   [11:0] b_exp_3_reg_2345_pp0_iter10_reg;
reg   [11:0] b_exp_3_reg_2345_pp0_iter11_reg;
reg   [11:0] b_exp_3_reg_2345_pp0_iter12_reg;
reg   [11:0] b_exp_3_reg_2345_pp0_iter13_reg;
reg   [11:0] b_exp_3_reg_2345_pp0_iter14_reg;
reg   [11:0] b_exp_3_reg_2345_pp0_iter15_reg;
reg   [11:0] b_exp_3_reg_2345_pp0_iter16_reg;
reg   [11:0] b_exp_3_reg_2345_pp0_iter17_reg;
reg   [11:0] b_exp_3_reg_2345_pp0_iter18_reg;
reg   [11:0] b_exp_3_reg_2345_pp0_iter19_reg;
reg   [11:0] b_exp_3_reg_2345_pp0_iter20_reg;
reg   [11:0] b_exp_3_reg_2345_pp0_iter21_reg;
reg   [11:0] b_exp_3_reg_2345_pp0_iter22_reg;
reg  signed [11:0] b_exp_3_reg_2345_pp0_iter23_reg;
wire   [63:0] zext_ln498_fu_800_p1;
reg   [63:0] zext_ln498_reg_2350;
reg   [63:0] zext_ln498_reg_2350_pp0_iter1_reg;
reg   [63:0] zext_ln498_reg_2350_pp0_iter2_reg;
reg   [63:0] zext_ln498_reg_2350_pp0_iter3_reg;
reg   [63:0] zext_ln498_reg_2350_pp0_iter4_reg;
reg   [63:0] zext_ln498_reg_2350_pp0_iter5_reg;
reg   [63:0] zext_ln498_reg_2350_pp0_iter6_reg;
reg   [63:0] zext_ln498_reg_2350_pp0_iter7_reg;
reg   [63:0] zext_ln498_reg_2350_pp0_iter8_reg;
reg   [63:0] zext_ln498_reg_2350_pp0_iter9_reg;
reg   [63:0] zext_ln498_reg_2350_pp0_iter10_reg;
reg   [63:0] zext_ln498_reg_2350_pp0_iter11_reg;
reg   [63:0] zext_ln498_reg_2350_pp0_iter12_reg;
reg   [63:0] zext_ln498_reg_2350_pp0_iter13_reg;
reg   [63:0] zext_ln498_reg_2350_pp0_iter14_reg;
reg   [63:0] zext_ln498_reg_2350_pp0_iter15_reg;
reg   [63:0] zext_ln498_reg_2350_pp0_iter16_reg;
reg   [63:0] zext_ln498_reg_2350_pp0_iter17_reg;
reg   [63:0] zext_ln498_reg_2350_pp0_iter18_reg;
reg   [63:0] zext_ln498_reg_2350_pp0_iter19_reg;
reg   [63:0] zext_ln498_reg_2350_pp0_iter20_reg;
reg   [63:0] zext_ln498_reg_2350_pp0_iter21_reg;
reg   [63:0] zext_ln498_reg_2350_pp0_iter22_reg;
reg   [63:0] zext_ln498_reg_2350_pp0_iter23_reg;
reg   [5:0] b_frac_tilde_inverse_reg_2360;
wire   [53:0] grp_fu_835_p2;
reg   [53:0] mul_ln682_reg_2375;
reg   [53:0] mul_ln682_reg_2375_pp0_iter4_reg;
reg   [53:0] mul_ln682_reg_2375_pp0_iter5_reg;
reg   [3:0] a_V_reg_2384;
reg   [3:0] a_V_reg_2384_pp0_iter4_reg;
reg   [3:0] a_V_reg_2384_pp0_iter5_reg;
reg   [3:0] a_V_reg_2384_pp0_iter6_reg;
reg   [3:0] a_V_reg_2384_pp0_iter7_reg;
reg   [3:0] a_V_reg_2384_pp0_iter8_reg;
reg   [3:0] a_V_reg_2384_pp0_iter9_reg;
reg   [3:0] a_V_reg_2384_pp0_iter10_reg;
reg   [3:0] a_V_reg_2384_pp0_iter11_reg;
reg   [3:0] a_V_reg_2384_pp0_iter12_reg;
reg   [3:0] a_V_reg_2384_pp0_iter13_reg;
reg   [3:0] a_V_reg_2384_pp0_iter14_reg;
reg   [3:0] a_V_reg_2384_pp0_iter15_reg;
reg   [3:0] a_V_reg_2384_pp0_iter16_reg;
reg   [3:0] a_V_reg_2384_pp0_iter17_reg;
reg   [3:0] a_V_reg_2384_pp0_iter18_reg;
reg   [3:0] a_V_reg_2384_pp0_iter19_reg;
reg   [3:0] a_V_reg_2384_pp0_iter20_reg;
reg   [3:0] a_V_reg_2384_pp0_iter21_reg;
reg   [3:0] a_V_reg_2384_pp0_iter22_reg;
reg   [3:0] a_V_reg_2384_pp0_iter23_reg;
wire   [74:0] grp_fu_865_p2;
reg   [74:0] r_V_24_reg_2400;
reg   [72:0] p_Val2_13_reg_2405;
reg   [72:0] p_Val2_13_reg_2405_pp0_iter7_reg;
reg   [72:0] p_Val2_13_reg_2405_pp0_iter8_reg;
reg   [5:0] a_V_1_reg_2411;
reg   [5:0] a_V_1_reg_2411_pp0_iter7_reg;
reg   [5:0] a_V_1_reg_2411_pp0_iter8_reg;
reg   [5:0] a_V_1_reg_2411_pp0_iter9_reg;
reg   [5:0] a_V_1_reg_2411_pp0_iter10_reg;
reg   [5:0] a_V_1_reg_2411_pp0_iter11_reg;
reg   [5:0] a_V_1_reg_2411_pp0_iter12_reg;
reg   [5:0] a_V_1_reg_2411_pp0_iter13_reg;
reg   [5:0] a_V_1_reg_2411_pp0_iter14_reg;
reg   [5:0] a_V_1_reg_2411_pp0_iter15_reg;
reg   [5:0] a_V_1_reg_2411_pp0_iter16_reg;
reg   [5:0] a_V_1_reg_2411_pp0_iter17_reg;
reg   [5:0] a_V_1_reg_2411_pp0_iter18_reg;
reg   [5:0] a_V_1_reg_2411_pp0_iter19_reg;
reg   [5:0] a_V_1_reg_2411_pp0_iter20_reg;
reg   [5:0] a_V_1_reg_2411_pp0_iter21_reg;
reg   [5:0] a_V_1_reg_2411_pp0_iter22_reg;
reg   [5:0] a_V_1_reg_2411_pp0_iter23_reg;
reg   [66:0] tmp_3_reg_2417;
reg   [66:0] tmp_3_reg_2417_pp0_iter7_reg;
reg   [66:0] tmp_3_reg_2417_pp0_iter8_reg;
wire   [78:0] grp_fu_982_p2;
reg   [78:0] r_V_25_reg_2432;
wire   [81:0] sub_ln685_fu_1027_p2;
reg   [81:0] sub_ln685_reg_2437;
reg   [5:0] a_V_2_reg_2443;
reg   [5:0] a_V_2_reg_2443_pp0_iter10_reg;
reg   [5:0] a_V_2_reg_2443_pp0_iter11_reg;
reg   [5:0] a_V_2_reg_2443_pp0_iter12_reg;
reg   [5:0] a_V_2_reg_2443_pp0_iter13_reg;
reg   [5:0] a_V_2_reg_2443_pp0_iter14_reg;
reg   [5:0] a_V_2_reg_2443_pp0_iter15_reg;
reg   [5:0] a_V_2_reg_2443_pp0_iter16_reg;
reg   [5:0] a_V_2_reg_2443_pp0_iter17_reg;
reg   [5:0] a_V_2_reg_2443_pp0_iter18_reg;
reg   [5:0] a_V_2_reg_2443_pp0_iter19_reg;
reg   [5:0] a_V_2_reg_2443_pp0_iter20_reg;
reg   [5:0] a_V_2_reg_2443_pp0_iter21_reg;
reg   [5:0] a_V_2_reg_2443_pp0_iter22_reg;
reg   [5:0] a_V_2_reg_2443_pp0_iter23_reg;
wire   [75:0] trunc_ln657_1_fu_1043_p1;
reg   [75:0] trunc_ln657_1_reg_2449;
wire   [101:0] ret_V_5_fu_1078_p2;
reg   [101:0] ret_V_5_reg_2454;
reg   [101:0] ret_V_5_reg_2454_pp0_iter11_reg;
wire   [88:0] grp_fu_1091_p2;
reg   [88:0] r_V_26_reg_2469;
reg   [91:0] p_Val2_26_reg_2474;
reg   [5:0] a_V_3_reg_2480;
reg   [5:0] a_V_3_reg_2480_pp0_iter13_reg;
reg   [5:0] a_V_3_reg_2480_pp0_iter14_reg;
reg   [5:0] a_V_3_reg_2480_pp0_iter15_reg;
reg   [5:0] a_V_3_reg_2480_pp0_iter16_reg;
reg   [5:0] a_V_3_reg_2480_pp0_iter17_reg;
reg   [5:0] a_V_3_reg_2480_pp0_iter18_reg;
reg   [5:0] a_V_3_reg_2480_pp0_iter19_reg;
reg   [5:0] a_V_3_reg_2480_pp0_iter20_reg;
reg   [5:0] a_V_3_reg_2480_pp0_iter21_reg;
reg   [5:0] a_V_3_reg_2480_pp0_iter22_reg;
reg   [5:0] a_V_3_reg_2480_pp0_iter23_reg;
reg   [85:0] tmp_5_reg_2486;
wire   [120:0] ret_V_7_fu_1169_p2;
reg   [120:0] ret_V_7_reg_2491;
reg   [120:0] ret_V_7_reg_2491_pp0_iter14_reg;
wire   [97:0] grp_fu_1181_p2;
reg   [97:0] r_V_27_reg_2506;
reg   [86:0] p_Val2_33_reg_2511;
reg   [5:0] a_V_4_reg_2517;
reg   [5:0] a_V_4_reg_2517_pp0_iter16_reg;
reg   [5:0] a_V_4_reg_2517_pp0_iter17_reg;
reg   [5:0] a_V_4_reg_2517_pp0_iter18_reg;
reg   [5:0] a_V_4_reg_2517_pp0_iter19_reg;
reg   [5:0] a_V_4_reg_2517_pp0_iter20_reg;
reg   [5:0] a_V_4_reg_2517_pp0_iter21_reg;
reg   [5:0] a_V_4_reg_2517_pp0_iter22_reg;
reg   [5:0] a_V_4_reg_2517_pp0_iter23_reg;
reg   [80:0] tmp_6_reg_2523;
wire   [125:0] ret_V_9_fu_1259_p2;
reg   [125:0] ret_V_9_reg_2528;
reg   [125:0] ret_V_9_reg_2528_pp0_iter17_reg;
wire   [92:0] grp_fu_1271_p2;
reg   [92:0] r_V_28_reg_2543;
reg   [81:0] p_Val2_40_reg_2548;
reg   [5:0] a_V_5_reg_2554;
reg   [5:0] a_V_5_reg_2554_pp0_iter19_reg;
reg   [5:0] a_V_5_reg_2554_pp0_iter20_reg;
reg   [5:0] a_V_5_reg_2554_pp0_iter21_reg;
reg   [5:0] a_V_5_reg_2554_pp0_iter22_reg;
reg   [5:0] a_V_5_reg_2554_pp0_iter23_reg;
reg   [75:0] tmp_7_reg_2560;
wire   [130:0] ret_V_11_fu_1349_p2;
reg   [130:0] ret_V_11_reg_2565;
reg   [130:0] ret_V_11_reg_2565_pp0_iter20_reg;
wire   [87:0] grp_fu_1361_p2;
reg   [87:0] r_V_29_reg_2580;
reg   [76:0] p_Val2_47_reg_2585;
reg   [76:0] p_Val2_47_reg_2585_pp0_iter22_reg;
reg   [76:0] p_Val2_47_reg_2585_pp0_iter23_reg;
reg   [5:0] a_V_6_reg_2591;
reg   [5:0] a_V_6_reg_2591_pp0_iter22_reg;
reg   [5:0] a_V_6_reg_2591_pp0_iter23_reg;
reg   [70:0] tmp_8_reg_2597;
reg   [70:0] tmp_8_reg_2597_pp0_iter22_reg;
reg   [70:0] tmp_8_reg_2597_pp0_iter23_reg;
wire   [82:0] grp_fu_1423_p2;
reg   [82:0] r_V_30_reg_2612;
reg   [71:0] tmp_9_reg_2662;
reg   [71:0] tmp_9_reg_2662_pp0_iter25_reg;
reg   [39:0] trunc_ln2_reg_2667;
wire   [89:0] grp_fu_1432_p2;
reg   [89:0] Elog2_V_reg_2672;
wire   [108:0] add_ln657_fu_1559_p2;
reg   [108:0] add_ln657_reg_2677;
wire   [102:0] add_ln657_1_fu_1565_p2;
reg   [102:0] add_ln657_1_reg_2682;
wire   [92:0] add_ln657_5_fu_1587_p2;
reg   [92:0] add_ln657_5_reg_2687;
reg   [78:0] lshr_ln_reg_2692;
wire   [120:0] ret_V_16_fu_1698_p2;
reg   [120:0] ret_V_16_reg_2697;
reg   [120:0] ret_V_16_reg_2697_pp0_iter27_reg;
reg   [120:0] ret_V_16_reg_2697_pp0_iter28_reg;
reg   [120:0] ret_V_16_reg_2697_pp0_iter29_reg;
reg   [120:0] ret_V_16_reg_2697_pp0_iter30_reg;
reg   [120:0] ret_V_16_reg_2697_pp0_iter31_reg;
reg   [120:0] ret_V_16_reg_2697_pp0_iter32_reg;
reg   [120:0] ret_V_16_reg_2697_pp0_iter33_reg;
reg   [120:0] ret_V_16_reg_2697_pp0_iter34_reg;
reg   [120:0] ret_V_16_reg_2697_pp0_iter35_reg;
reg   [120:0] ret_V_16_reg_2697_pp0_iter36_reg;
reg   [77:0] tmp_s_reg_2702;
reg   [76:0] tmp_1_reg_2707;
reg   [70:0] m_fix_V_reg_2712;
reg   [70:0] m_fix_V_reg_2712_pp0_iter27_reg;
reg   [70:0] m_fix_V_reg_2712_pp0_iter28_reg;
reg   [70:0] m_fix_V_reg_2712_pp0_iter29_reg;
reg  signed [15:0] m_fix_hi_V_reg_2717;
reg   [0:0] p_Result_23_reg_2722;
wire  signed [12:0] r_exp_V_3_fu_1825_p3;
reg  signed [12:0] r_exp_V_3_reg_2727;
reg  signed [12:0] r_exp_V_3_reg_2727_pp0_iter28_reg;
reg  signed [12:0] r_exp_V_3_reg_2727_pp0_iter29_reg;
reg  signed [12:0] r_exp_V_3_reg_2727_pp0_iter30_reg;
reg  signed [12:0] r_exp_V_3_reg_2727_pp0_iter31_reg;
reg  signed [12:0] r_exp_V_3_reg_2727_pp0_iter32_reg;
reg  signed [12:0] r_exp_V_3_reg_2727_pp0_iter33_reg;
reg  signed [12:0] r_exp_V_3_reg_2727_pp0_iter34_reg;
reg  signed [12:0] r_exp_V_3_reg_2727_pp0_iter35_reg;
reg  signed [12:0] r_exp_V_3_reg_2727_pp0_iter36_reg;
wire   [0:0] icmp_ln657_fu_1837_p2;
reg   [0:0] icmp_ln657_reg_2734;
reg   [0:0] icmp_ln657_reg_2734_pp0_iter28_reg;
reg   [0:0] icmp_ln657_reg_2734_pp0_iter29_reg;
reg   [0:0] icmp_ln657_reg_2734_pp0_iter30_reg;
reg   [0:0] icmp_ln657_reg_2734_pp0_iter31_reg;
reg   [0:0] icmp_ln657_reg_2734_pp0_iter32_reg;
reg   [0:0] icmp_ln657_reg_2734_pp0_iter33_reg;
reg   [0:0] icmp_ln657_reg_2734_pp0_iter34_reg;
reg   [0:0] icmp_ln657_reg_2734_pp0_iter35_reg;
reg   [0:0] icmp_ln657_reg_2734_pp0_iter36_reg;
reg   [70:0] m_fix_a_V_reg_2744;
reg   [7:0] m_diff_hi_V_reg_2749;
reg   [7:0] m_diff_hi_V_reg_2749_pp0_iter31_reg;
reg   [7:0] m_diff_hi_V_reg_2749_pp0_iter32_reg;
reg   [7:0] m_diff_hi_V_reg_2749_pp0_iter33_reg;
reg   [7:0] Z2_V_reg_2754;
reg   [7:0] Z2_V_reg_2754_pp0_iter31_reg;
reg   [7:0] Z2_V_reg_2754_pp0_iter32_reg;
reg   [7:0] Z2_V_reg_2754_pp0_iter33_reg;
reg   [7:0] Z2_V_reg_2754_pp0_iter34_reg;
wire   [7:0] Z3_V_fu_1894_p4;
reg   [7:0] Z3_V_reg_2761;
reg   [7:0] Z3_V_reg_2761_pp0_iter31_reg;
wire   [34:0] Z4_V_fu_1904_p1;
reg   [34:0] Z4_V_reg_2766;
wire   [35:0] ret_V_19_fu_1945_p2;
reg   [35:0] ret_V_19_reg_2781;
reg   [35:0] ret_V_19_reg_2781_pp0_iter32_reg;
reg   [25:0] p_Val2_71_reg_2787;
wire   [42:0] tmp_i_fu_1951_p4;
reg   [42:0] tmp_i_reg_2792;
reg   [19:0] tmp_10_reg_2797;
wire   [43:0] exp_Z2P_m_1_V_fu_2001_p2;
reg   [43:0] exp_Z2P_m_1_V_reg_2807;
reg   [43:0] exp_Z2P_m_1_V_reg_2807_pp0_iter34_reg;
reg   [39:0] tmp_11_reg_2813;
reg   [39:0] tmp_11_reg_2813_pp0_iter34_reg;
reg   [35:0] tmp_12_reg_2824;
reg   [57:0] exp_Z1_V_reg_2829;
reg   [49:0] exp_Z1P_m_1_V_reg_2834;
reg   [49:0] exp_Z1_hi_V_reg_2839;
wire   [63:0] select_ln415_fu_2104_p3;
wire   [58:0] ret_V_21_fu_2114_p2;
reg   [58:0] ret_V_21_reg_2849;
wire   [99:0] r_V_36_fu_2126_p2;
reg   [99:0] r_V_36_reg_2854;
wire   [57:0] trunc_ln1146_fu_2132_p1;
reg   [57:0] trunc_ln1146_reg_2860;
reg    ap_block_pp0_stage0_subdone;
reg   [63:0] ap_phi_mux_p_01254_phi_fu_590_p12;
wire   [63:0] bitcast_ln512_fu_2281_p1;
reg   [63:0] ap_phi_reg_pp0_iter37_p_01254_reg_584;
wire   [0:0] or_ln657_fu_2240_p2;
wire   [0:0] icmp_ln853_fu_2245_p2;
wire   [63:0] ap_phi_reg_pp0_iter0_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter1_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter2_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter3_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter4_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter5_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter6_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter7_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter8_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter9_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter10_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter11_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter12_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter13_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter14_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter15_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter16_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter17_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter18_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter19_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter20_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter21_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter22_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter23_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter24_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter25_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter26_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter27_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter28_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter29_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter30_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter31_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter32_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter33_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter34_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter35_p_01254_reg_584;
reg   [63:0] ap_phi_reg_pp0_iter36_p_01254_reg_584;
reg   [63:0] ap_phi_mux_UnifiedRetVal_phi_fu_611_p4;
wire   [63:0] select_ln658_fu_2293_p3;
wire   [63:0] ap_phi_reg_pp0_iter37_UnifiedRetVal_reg_608;
wire   [63:0] zext_ln498_1_fu_1438_p1;
wire   [63:0] zext_ln498_2_fu_1442_p1;
wire   [63:0] zext_ln498_4_fu_1446_p1;
wire   [63:0] zext_ln498_5_fu_1450_p1;
wire   [63:0] zext_ln498_6_fu_1454_p1;
wire   [63:0] zext_ln498_10_fu_1458_p1;
wire   [63:0] zext_ln498_11_fu_1507_p1;
wire   [63:0] zext_ln498_7_fu_1918_p1;
wire   [63:0] zext_ln498_8_fu_1923_p1;
wire   [63:0] zext_ln498_9_fu_1982_p1;
wire   [63:0] zext_ln498_3_fu_2017_p1;
wire   [63:0] p_Val2_s_fu_618_p1;
wire   [10:0] tmp_V_3_fu_630_p4;
wire   [11:0] zext_ln502_fu_644_p1;
wire   [11:0] b_exp_fu_648_p2;
wire   [0:0] icmp_ln369_fu_654_p2;
wire   [0:0] icmp_ln833_fu_660_p2;
wire   [0:0] p_Result_s_fu_622_p3;
wire   [0:0] and_ln369_fu_666_p2;
wire   [0:0] xor_ln936_fu_672_p2;
wire   [0:0] icmp_ln833_2_fu_690_p2;
wire   [0:0] icmp_ln837_fu_696_p2;
wire   [0:0] and_ln18_fu_702_p2;
wire   [31:0] or_ln415_1_fu_720_p3;
wire   [0:0] x_is_n1_fu_684_p2;
wire   [0:0] and_ln18_1_fu_714_p2;
wire   [31:0] or_ln460_2_fu_740_p3;
wire   [0:0] icmp_ln833_1_fu_708_p2;
wire   [31:0] or_ln467_2_fu_754_p3;
wire   [11:0] b_exp_1_fu_786_p2;
wire   [5:0] index0_V_fu_776_p4;
wire   [52:0] r_V_s_fu_814_p3;
wire   [53:0] r_V_23_fu_821_p1;
wire   [53:0] p_Result_22_fu_805_p4;
wire  signed [53:0] grp_fu_835_p0;
wire   [5:0] grp_fu_835_p1;
wire   [70:0] z1_V_fu_851_p3;
wire   [70:0] grp_fu_865_p0;
wire   [3:0] grp_fu_865_p1;
wire   [74:0] sf_fu_881_p4;
wire   [0:0] tmp_15_fu_874_p3;
wire   [75:0] tmp_2_fu_890_p4;
wire   [75:0] zext_ln1287_fu_899_p1;
wire   [49:0] trunc_ln657_fu_871_p1;
wire   [74:0] lhs_V_fu_911_p3;
wire   [75:0] eZ_V_fu_903_p3;
wire   [76:0] zext_ln682_1_fu_919_p1;
wire   [76:0] rhs_V_fu_923_p1;
wire   [76:0] ret_V_2_fu_927_p2;
wire   [77:0] lhs_V_1_fu_933_p1;
wire   [77:0] rhs_V_1_fu_937_p1;
wire   [77:0] ret_V_3_fu_940_p2;
wire   [72:0] grp_fu_982_p0;
wire   [5:0] grp_fu_982_p1;
wire   [80:0] lhs_V_2_fu_995_p3;
wire   [80:0] eZ_V_1_fu_988_p3;
wire   [81:0] zext_ln682_2_fu_1002_p1;
wire   [81:0] rhs_V_2_fu_1006_p1;
wire   [79:0] shl_ln685_1_fu_1016_p3;
wire   [81:0] ret_V_4_fu_1010_p2;
wire   [81:0] zext_ln685_fu_1023_p1;
wire   [100:0] lhs_V_3_fu_1063_p3;
wire   [95:0] eZ_V_2_fu_1054_p4;
wire   [101:0] zext_ln682_3_fu_1070_p1;
wire   [101:0] rhs_V_3_fu_1074_p1;
wire   [82:0] p_Val2_19_fu_1047_p3;
wire   [82:0] grp_fu_1091_p0;
wire   [5:0] grp_fu_1091_p1;
wire   [94:0] rhs_V_4_fu_1100_p3;
wire   [102:0] lhs_V_4_fu_1097_p1;
wire   [102:0] zext_ln682_4_fu_1107_p1;
wire   [102:0] ret_V_6_fu_1111_p2;
wire   [119:0] lhs_V_5_fu_1154_p3;
wire   [109:0] eZ_V_3_fu_1147_p3;
wire   [120:0] zext_ln682_5_fu_1161_p1;
wire   [120:0] rhs_V_5_fu_1165_p1;
wire   [91:0] grp_fu_1181_p0;
wire   [5:0] grp_fu_1181_p1;
wire   [108:0] rhs_V_6_fu_1190_p3;
wire   [121:0] lhs_V_6_fu_1187_p1;
wire   [121:0] zext_ln682_6_fu_1197_p1;
wire   [121:0] ret_V_8_fu_1201_p2;
wire   [124:0] lhs_V_7_fu_1244_p3;
wire   [109:0] eZ_V_4_fu_1237_p3;
wire   [125:0] zext_ln682_7_fu_1251_p1;
wire   [125:0] rhs_V_7_fu_1255_p1;
wire   [86:0] grp_fu_1271_p0;
wire   [5:0] grp_fu_1271_p1;
wire   [108:0] rhs_V_8_fu_1280_p3;
wire   [126:0] lhs_V_8_fu_1277_p1;
wire   [126:0] zext_ln682_8_fu_1287_p1;
wire   [126:0] ret_V_10_fu_1291_p2;
wire   [129:0] lhs_V_9_fu_1334_p3;
wire   [109:0] eZ_V_5_fu_1327_p3;
wire   [130:0] zext_ln682_9_fu_1341_p1;
wire   [130:0] rhs_V_9_fu_1345_p1;
wire   [81:0] grp_fu_1361_p0;
wire   [5:0] grp_fu_1361_p1;
wire   [108:0] rhs_V_10_fu_1370_p3;
wire   [131:0] lhs_V_10_fu_1367_p1;
wire   [131:0] zext_ln682_10_fu_1377_p1;
wire   [131:0] ret_V_12_fu_1381_p2;
wire   [76:0] grp_fu_1423_p0;
wire   [5:0] grp_fu_1423_p1;
wire   [79:0] grp_fu_1432_p0;
wire   [134:0] lhs_V_11_fu_1469_p3;
wire   [109:0] eZ_V_6_fu_1462_p3;
wire   [135:0] zext_ln682_11_fu_1476_p1;
wire   [135:0] rhs_V_11_fu_1480_p1;
wire   [108:0] rhs_V_12_fu_1490_p3;
wire   [135:0] ret_V_13_fu_1484_p2;
wire   [135:0] zext_ln682_12_fu_1497_p1;
wire   [135:0] ret_V_14_fu_1501_p2;
wire   [108:0] zext_ln157_fu_1531_p1;
wire   [102:0] zext_ln157_1_fu_1535_p1;
wire   [102:0] zext_ln157_2_fu_1539_p1;
wire   [92:0] zext_ln157_3_fu_1543_p1;
wire   [92:0] zext_ln157_4_fu_1547_p1;
wire   [82:0] zext_ln157_5_fu_1551_p1;
wire   [82:0] zext_ln157_6_fu_1555_p1;
wire   [82:0] add_ln657_4_fu_1577_p2;
wire   [92:0] zext_ln657_1_fu_1583_p1;
wire   [92:0] add_ln657_3_fu_1571_p2;
wire   [39:0] r_V_31_fu_1596_p0;
wire   [79:0] zext_ln1070_fu_1593_p1;
wire   [39:0] r_V_31_fu_1596_p1;
wire   [79:0] r_V_31_fu_1596_p2;
wire   [108:0] zext_ln657_fu_1612_p1;
wire   [108:0] zext_ln657_2_fu_1620_p1;
wire   [108:0] add_ln657_2_fu_1615_p2;
wire  signed [108:0] log_sum_V_1_fu_1623_p2;
wire   [116:0] lhs_V_12_fu_1633_p3;
wire   [117:0] zext_ln682_13_fu_1640_p1;
wire   [117:0] zext_ln657_3_fu_1644_p1;
wire   [117:0] ret_V_15_fu_1647_p2;
wire  signed [72:0] trunc_ln662_1_fu_1653_p4;
wire  signed [119:0] lhs_V_13_fu_1667_p3;
wire  signed [120:0] sext_ln654_fu_1674_p1;
wire  signed [120:0] sext_ln657_1_fu_1629_p1;
wire  signed [119:0] sext_ln654_1_fu_1678_p1;
wire   [120:0] add_ln654_fu_1682_p2;
wire  signed [120:0] sum_V_fu_1663_p1;
wire  signed [119:0] sext_ln1146_fu_1688_p1;
wire   [119:0] add_ln1146_fu_1692_p2;
wire   [119:0] add_ln1146_2_fu_1704_p2;
wire  signed [18:0] rhs_V_13_fu_1775_p3;
wire  signed [30:0] grp_fu_2302_p3;
wire   [17:0] trunc_ln805_fu_1802_p1;
wire   [12:0] tmp_fu_1786_p4;
wire   [0:0] icmp_ln805_fu_1805_p2;
wire   [12:0] add_ln805_fu_1811_p2;
wire   [0:0] p_Result_15_fu_1795_p3;
wire   [12:0] select_ln805_fu_1817_p3;
wire   [128:0] shl_ln_fu_1765_p3;
wire  signed [129:0] sext_ln657_4_fu_1833_p1;
wire   [129:0] m_frac_l_V_fu_1758_p3;
wire   [71:0] grp_fu_1846_p0;
wire   [82:0] grp_fu_1846_p2;
wire  signed [71:0] lhs_V_14_fu_1862_p1;
wire  signed [71:0] rhs_V_14_fu_1865_p1;
wire   [71:0] ret_V_18_fu_1868_p2;
wire   [7:0] Z4_ind_V_fu_1908_p4;
wire   [9:0] f_Z4_V_fu_1928_p4;
wire   [35:0] lhs_V_15_fu_1938_p1;
wire   [35:0] rhs_V_15_fu_1941_p1;
wire   [42:0] r_V_34_fu_1966_p0;
wire   [35:0] r_V_34_fu_1966_p1;
wire   [78:0] r_V_34_fu_1966_p2;
wire   [35:0] zext_ln657_6_fu_1989_p1;
wire   [35:0] add_ln657_7_fu_1992_p2;
wire   [43:0] zext_ln657_7_fu_1997_p1;
wire   [43:0] ret_V_20_fu_1986_p1;
wire   [48:0] lshr_ln662_s_fu_2021_p4;
wire   [48:0] r_V_35_fu_2036_p0;
wire   [43:0] r_V_35_fu_2036_p1;
wire   [92:0] r_V_35_fu_2036_p2;
wire   [50:0] lhs_V_16_fu_2052_p5;
wire   [43:0] zext_ln657_8_fu_2066_p1;
wire   [43:0] add_ln657_9_fu_2069_p2;
wire   [51:0] zext_ln657_9_fu_2074_p1;
wire   [51:0] zext_ln682_14_fu_2062_p1;
wire   [51:0] exp_Z1P_m_1_l_V_fu_2078_p2;
wire   [58:0] lhs_V_17_fu_2111_p1;
wire   [49:0] r_V_36_fu_2126_p0;
wire   [49:0] r_V_36_fu_2126_p1;
wire   [107:0] lhs_V_18_fu_2136_p3;
wire   [107:0] zext_ln657_11_fu_2143_p1;
wire   [106:0] zext_ln1146_fu_2146_p1;
wire   [106:0] trunc_ln3_fu_2149_p3;
wire   [107:0] ret_V_22_fu_2156_p2;
wire   [106:0] add_ln1146_7_fu_2162_p2;
wire   [57:0] tmp_13_fu_2186_p4;
wire   [0:0] tmp_19_fu_2178_p3;
wire   [58:0] trunc_ln662_s_fu_2168_p4;
wire   [58:0] and_ln_fu_2196_p3;
wire   [12:0] r_exp_V_fu_2204_p2;
wire   [12:0] r_exp_V_2_fu_2217_p3;
wire   [2:0] tmp_20_fu_2224_p4;
wire   [0:0] icmp_ln849_fu_2234_p2;
wire   [58:0] select_ln656_fu_2209_p3;
wire   [10:0] trunc_ln168_fu_2261_p1;
wire   [10:0] out_exp_V_fu_2265_p2;
wire   [51:0] tmp_V_fu_2251_p4;
wire   [63:0] p_Result_24_fu_2271_p4;
wire   [0:0] tmp_21_fu_2286_p3;
wire   [15:0] grp_fu_2302_p0;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to36;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [88:0] grp_fu_1091_p00;
wire   [88:0] grp_fu_1091_p10;
wire   [97:0] grp_fu_1181_p00;
wire   [97:0] grp_fu_1181_p10;
wire   [92:0] grp_fu_1271_p00;
wire   [92:0] grp_fu_1271_p10;
wire   [87:0] grp_fu_1361_p00;
wire   [87:0] grp_fu_1361_p10;
wire   [82:0] grp_fu_1423_p00;
wire   [82:0] grp_fu_1423_p10;
wire   [53:0] grp_fu_835_p10;
wire   [74:0] grp_fu_865_p00;
wire   [74:0] grp_fu_865_p10;
wire   [78:0] grp_fu_982_p00;
wire   [78:0] grp_fu_982_p10;
wire   [78:0] r_V_34_fu_1966_p00;
wire   [78:0] r_V_34_fu_1966_p10;
wire   [92:0] r_V_35_fu_2036_p00;
wire   [92:0] r_V_35_fu_2036_p10;
wire   [99:0] r_V_36_fu_2126_p00;
wire   [99:0] r_V_36_fu_2126_p10;
reg    ap_condition_1212;
reg    ap_condition_1333;
reg    ap_condition_1337;
reg    ap_condition_187;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
end

pow_generic_doublbkb #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_20_address0),
    .ce0(pow_reduce_anonymo_20_ce0),
    .q0(pow_reduce_anonymo_20_q0)
);

pow_generic_doublcud #(
    .DataWidth( 109 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_19_address0),
    .ce0(pow_reduce_anonymo_19_ce0),
    .q0(pow_reduce_anonymo_19_q0)
);

pow_generic_doubldEe #(
    .DataWidth( 105 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
pow_reduce_anonymo_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_16_address0),
    .ce0(pow_reduce_anonymo_16_ce0),
    .q0(pow_reduce_anonymo_16_q0)
);

pow_generic_doubleOg #(
    .DataWidth( 102 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_17_address0),
    .ce0(pow_reduce_anonymo_17_ce0),
    .q0(pow_reduce_anonymo_17_q0)
);

pow_generic_doublfYi #(
    .DataWidth( 97 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_9_address0),
    .ce0(pow_reduce_anonymo_9_ce0),
    .q0(pow_reduce_anonymo_9_q0)
);

pow_generic_doublg8j #(
    .DataWidth( 92 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_12_address0),
    .ce0(pow_reduce_anonymo_12_ce0),
    .q0(pow_reduce_anonymo_12_q0)
);

pow_generic_doublhbi #(
    .DataWidth( 87 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_13_address0),
    .ce0(pow_reduce_anonymo_13_ce0),
    .q0(pow_reduce_anonymo_13_q0)
);

pow_generic_doublibs #(
    .DataWidth( 82 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_14_address0),
    .ce0(pow_reduce_anonymo_14_ce0),
    .q0(pow_reduce_anonymo_14_q0)
);

pow_generic_doubljbC #(
    .DataWidth( 77 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_15_address0),
    .ce0(pow_reduce_anonymo_15_ce0),
    .q0(pow_reduce_anonymo_15_q0)
);

pow_generic_doublkbM #(
    .DataWidth( 58 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymo_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_18_address0),
    .ce0(pow_reduce_anonymo_18_ce0),
    .q0(pow_reduce_anonymo_18_q0)
);

pow_generic_doubllbW #(
    .DataWidth( 26 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_address0),
    .ce0(pow_reduce_anonymo_ce0),
    .q0(pow_reduce_anonymo_q0),
    .address1(pow_reduce_anonymo_address1),
    .ce1(pow_reduce_anonymo_ce1),
    .q1(pow_reduce_anonymo_q1)
);

pow_generic_doublmb6 #(
    .DataWidth( 42 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymo_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_21_address0),
    .ce0(pow_reduce_anonymo_21_ce0),
    .q0(pow_reduce_anonymo_21_q0)
);

distDouble_mul_54ncg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 54 ))
distDouble_mul_54ncg_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_835_p0),
    .din1(grp_fu_835_p1),
    .ce(1'b1),
    .dout(grp_fu_835_p2)
);

distDouble_mul_71ocq #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 71 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 75 ))
distDouble_mul_71ocq_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_865_p0),
    .din1(grp_fu_865_p1),
    .ce(1'b1),
    .dout(grp_fu_865_p2)
);

distDouble_mul_73pcA #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 73 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 79 ))
distDouble_mul_73pcA_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_982_p0),
    .din1(grp_fu_982_p1),
    .ce(1'b1),
    .dout(grp_fu_982_p2)
);

distDouble_mul_83qcK #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 83 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 89 ))
distDouble_mul_83qcK_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1091_p0),
    .din1(grp_fu_1091_p1),
    .ce(1'b1),
    .dout(grp_fu_1091_p2)
);

distDouble_mul_92rcU #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 92 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 98 ))
distDouble_mul_92rcU_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1181_p0),
    .din1(grp_fu_1181_p1),
    .ce(1'b1),
    .dout(grp_fu_1181_p2)
);

distDouble_mul_87sc4 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 87 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 93 ))
distDouble_mul_87sc4_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1271_p0),
    .din1(grp_fu_1271_p1),
    .ce(1'b1),
    .dout(grp_fu_1271_p2)
);

distDouble_mul_82tde #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 82 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 88 ))
distDouble_mul_82tde_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1361_p0),
    .din1(grp_fu_1361_p1),
    .ce(1'b1),
    .dout(grp_fu_1361_p2)
);

distDouble_mul_77udo #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 77 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 83 ))
distDouble_mul_77udo_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1423_p0),
    .din1(grp_fu_1423_p1),
    .ce(1'b1),
    .dout(grp_fu_1423_p2)
);

distDouble_mul_80vdy #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 80 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 90 ))
distDouble_mul_80vdy_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1432_p0),
    .din1(b_exp_3_reg_2345_pp0_iter23_reg),
    .ce(1'b1),
    .dout(grp_fu_1432_p2)
);

distDouble_mul_72wdI #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 72 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 83 ))
distDouble_mul_72wdI_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1846_p0),
    .din1(r_exp_V_3_reg_2727),
    .ce(1'b1),
    .dout(grp_fu_1846_p2)
);

distDouble_mac_muxdS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 31 ))
distDouble_mac_muxdS_U11(
    .din0(grp_fu_2302_p0),
    .din1(m_fix_hi_V_reg_2717),
    .din2(rhs_V_13_fu_1775_p3),
    .dout(grp_fu_2302_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_187)) begin
        if ((1'b1 == ap_condition_1337)) begin
            ap_phi_reg_pp0_iter1_p_01254_reg_584 <= 64'd0;
        end else if ((1'b1 == ap_condition_1333)) begin
            ap_phi_reg_pp0_iter1_p_01254_reg_584 <= 64'd9218868437227405312;
        end else if ((x_is_p1_fu_678_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_01254_reg_584 <= 64'd4607182418800017408;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_01254_reg_584 <= ap_phi_reg_pp0_iter0_p_01254_reg_584;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter36 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((or_ln415_reg_2328_pp0_iter35_reg == 1'd1) & (x_is_p1_reg_2319_pp0_iter35_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter37_p_01254_reg_584 <= select_ln415_fu_2104_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter37_p_01254_reg_584 <= ap_phi_reg_pp0_iter36_p_01254_reg_584;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter24_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter24_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter24_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter24_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Elog2_V_reg_2672 <= grp_fu_1432_p2;
        add_ln657_1_reg_2682 <= add_ln657_1_fu_1565_p2;
        add_ln657_5_reg_2687 <= add_ln657_5_fu_1587_p2;
        add_ln657_reg_2677 <= add_ln657_fu_1559_p2;
        lshr_ln_reg_2692 <= {{r_V_31_fu_1596_p2[79:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter29_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter29_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter29_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter29_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Z2_V_reg_2754 <= {{ret_V_18_fu_1868_p2[50:43]}};
        Z3_V_reg_2761 <= {{ret_V_18_fu_1868_p2[42:35]}};
        Z4_V_reg_2766 <= Z4_V_fu_1904_p1;
        m_diff_hi_V_reg_2749 <= {{ret_V_18_fu_1868_p2[58:51]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        Z2_V_reg_2754_pp0_iter31_reg <= Z2_V_reg_2754;
        Z2_V_reg_2754_pp0_iter32_reg <= Z2_V_reg_2754_pp0_iter31_reg;
        Z2_V_reg_2754_pp0_iter33_reg <= Z2_V_reg_2754_pp0_iter32_reg;
        Z2_V_reg_2754_pp0_iter34_reg <= Z2_V_reg_2754_pp0_iter33_reg;
        Z3_V_reg_2761_pp0_iter31_reg <= Z3_V_reg_2761;
        a_V_1_reg_2411_pp0_iter10_reg <= a_V_1_reg_2411_pp0_iter9_reg;
        a_V_1_reg_2411_pp0_iter11_reg <= a_V_1_reg_2411_pp0_iter10_reg;
        a_V_1_reg_2411_pp0_iter12_reg <= a_V_1_reg_2411_pp0_iter11_reg;
        a_V_1_reg_2411_pp0_iter13_reg <= a_V_1_reg_2411_pp0_iter12_reg;
        a_V_1_reg_2411_pp0_iter14_reg <= a_V_1_reg_2411_pp0_iter13_reg;
        a_V_1_reg_2411_pp0_iter15_reg <= a_V_1_reg_2411_pp0_iter14_reg;
        a_V_1_reg_2411_pp0_iter16_reg <= a_V_1_reg_2411_pp0_iter15_reg;
        a_V_1_reg_2411_pp0_iter17_reg <= a_V_1_reg_2411_pp0_iter16_reg;
        a_V_1_reg_2411_pp0_iter18_reg <= a_V_1_reg_2411_pp0_iter17_reg;
        a_V_1_reg_2411_pp0_iter19_reg <= a_V_1_reg_2411_pp0_iter18_reg;
        a_V_1_reg_2411_pp0_iter20_reg <= a_V_1_reg_2411_pp0_iter19_reg;
        a_V_1_reg_2411_pp0_iter21_reg <= a_V_1_reg_2411_pp0_iter20_reg;
        a_V_1_reg_2411_pp0_iter22_reg <= a_V_1_reg_2411_pp0_iter21_reg;
        a_V_1_reg_2411_pp0_iter23_reg <= a_V_1_reg_2411_pp0_iter22_reg;
        a_V_1_reg_2411_pp0_iter7_reg <= a_V_1_reg_2411;
        a_V_1_reg_2411_pp0_iter8_reg <= a_V_1_reg_2411_pp0_iter7_reg;
        a_V_1_reg_2411_pp0_iter9_reg <= a_V_1_reg_2411_pp0_iter8_reg;
        a_V_2_reg_2443_pp0_iter10_reg <= a_V_2_reg_2443;
        a_V_2_reg_2443_pp0_iter11_reg <= a_V_2_reg_2443_pp0_iter10_reg;
        a_V_2_reg_2443_pp0_iter12_reg <= a_V_2_reg_2443_pp0_iter11_reg;
        a_V_2_reg_2443_pp0_iter13_reg <= a_V_2_reg_2443_pp0_iter12_reg;
        a_V_2_reg_2443_pp0_iter14_reg <= a_V_2_reg_2443_pp0_iter13_reg;
        a_V_2_reg_2443_pp0_iter15_reg <= a_V_2_reg_2443_pp0_iter14_reg;
        a_V_2_reg_2443_pp0_iter16_reg <= a_V_2_reg_2443_pp0_iter15_reg;
        a_V_2_reg_2443_pp0_iter17_reg <= a_V_2_reg_2443_pp0_iter16_reg;
        a_V_2_reg_2443_pp0_iter18_reg <= a_V_2_reg_2443_pp0_iter17_reg;
        a_V_2_reg_2443_pp0_iter19_reg <= a_V_2_reg_2443_pp0_iter18_reg;
        a_V_2_reg_2443_pp0_iter20_reg <= a_V_2_reg_2443_pp0_iter19_reg;
        a_V_2_reg_2443_pp0_iter21_reg <= a_V_2_reg_2443_pp0_iter20_reg;
        a_V_2_reg_2443_pp0_iter22_reg <= a_V_2_reg_2443_pp0_iter21_reg;
        a_V_2_reg_2443_pp0_iter23_reg <= a_V_2_reg_2443_pp0_iter22_reg;
        a_V_3_reg_2480_pp0_iter13_reg <= a_V_3_reg_2480;
        a_V_3_reg_2480_pp0_iter14_reg <= a_V_3_reg_2480_pp0_iter13_reg;
        a_V_3_reg_2480_pp0_iter15_reg <= a_V_3_reg_2480_pp0_iter14_reg;
        a_V_3_reg_2480_pp0_iter16_reg <= a_V_3_reg_2480_pp0_iter15_reg;
        a_V_3_reg_2480_pp0_iter17_reg <= a_V_3_reg_2480_pp0_iter16_reg;
        a_V_3_reg_2480_pp0_iter18_reg <= a_V_3_reg_2480_pp0_iter17_reg;
        a_V_3_reg_2480_pp0_iter19_reg <= a_V_3_reg_2480_pp0_iter18_reg;
        a_V_3_reg_2480_pp0_iter20_reg <= a_V_3_reg_2480_pp0_iter19_reg;
        a_V_3_reg_2480_pp0_iter21_reg <= a_V_3_reg_2480_pp0_iter20_reg;
        a_V_3_reg_2480_pp0_iter22_reg <= a_V_3_reg_2480_pp0_iter21_reg;
        a_V_3_reg_2480_pp0_iter23_reg <= a_V_3_reg_2480_pp0_iter22_reg;
        a_V_4_reg_2517_pp0_iter16_reg <= a_V_4_reg_2517;
        a_V_4_reg_2517_pp0_iter17_reg <= a_V_4_reg_2517_pp0_iter16_reg;
        a_V_4_reg_2517_pp0_iter18_reg <= a_V_4_reg_2517_pp0_iter17_reg;
        a_V_4_reg_2517_pp0_iter19_reg <= a_V_4_reg_2517_pp0_iter18_reg;
        a_V_4_reg_2517_pp0_iter20_reg <= a_V_4_reg_2517_pp0_iter19_reg;
        a_V_4_reg_2517_pp0_iter21_reg <= a_V_4_reg_2517_pp0_iter20_reg;
        a_V_4_reg_2517_pp0_iter22_reg <= a_V_4_reg_2517_pp0_iter21_reg;
        a_V_4_reg_2517_pp0_iter23_reg <= a_V_4_reg_2517_pp0_iter22_reg;
        a_V_5_reg_2554_pp0_iter19_reg <= a_V_5_reg_2554;
        a_V_5_reg_2554_pp0_iter20_reg <= a_V_5_reg_2554_pp0_iter19_reg;
        a_V_5_reg_2554_pp0_iter21_reg <= a_V_5_reg_2554_pp0_iter20_reg;
        a_V_5_reg_2554_pp0_iter22_reg <= a_V_5_reg_2554_pp0_iter21_reg;
        a_V_5_reg_2554_pp0_iter23_reg <= a_V_5_reg_2554_pp0_iter22_reg;
        a_V_6_reg_2591_pp0_iter22_reg <= a_V_6_reg_2591;
        a_V_6_reg_2591_pp0_iter23_reg <= a_V_6_reg_2591_pp0_iter22_reg;
        a_V_reg_2384_pp0_iter10_reg <= a_V_reg_2384_pp0_iter9_reg;
        a_V_reg_2384_pp0_iter11_reg <= a_V_reg_2384_pp0_iter10_reg;
        a_V_reg_2384_pp0_iter12_reg <= a_V_reg_2384_pp0_iter11_reg;
        a_V_reg_2384_pp0_iter13_reg <= a_V_reg_2384_pp0_iter12_reg;
        a_V_reg_2384_pp0_iter14_reg <= a_V_reg_2384_pp0_iter13_reg;
        a_V_reg_2384_pp0_iter15_reg <= a_V_reg_2384_pp0_iter14_reg;
        a_V_reg_2384_pp0_iter16_reg <= a_V_reg_2384_pp0_iter15_reg;
        a_V_reg_2384_pp0_iter17_reg <= a_V_reg_2384_pp0_iter16_reg;
        a_V_reg_2384_pp0_iter18_reg <= a_V_reg_2384_pp0_iter17_reg;
        a_V_reg_2384_pp0_iter19_reg <= a_V_reg_2384_pp0_iter18_reg;
        a_V_reg_2384_pp0_iter20_reg <= a_V_reg_2384_pp0_iter19_reg;
        a_V_reg_2384_pp0_iter21_reg <= a_V_reg_2384_pp0_iter20_reg;
        a_V_reg_2384_pp0_iter22_reg <= a_V_reg_2384_pp0_iter21_reg;
        a_V_reg_2384_pp0_iter23_reg <= a_V_reg_2384_pp0_iter22_reg;
        a_V_reg_2384_pp0_iter4_reg <= a_V_reg_2384;
        a_V_reg_2384_pp0_iter5_reg <= a_V_reg_2384_pp0_iter4_reg;
        a_V_reg_2384_pp0_iter6_reg <= a_V_reg_2384_pp0_iter5_reg;
        a_V_reg_2384_pp0_iter7_reg <= a_V_reg_2384_pp0_iter6_reg;
        a_V_reg_2384_pp0_iter8_reg <= a_V_reg_2384_pp0_iter7_reg;
        a_V_reg_2384_pp0_iter9_reg <= a_V_reg_2384_pp0_iter8_reg;
        b_exp_3_reg_2345_pp0_iter10_reg <= b_exp_3_reg_2345_pp0_iter9_reg;
        b_exp_3_reg_2345_pp0_iter11_reg <= b_exp_3_reg_2345_pp0_iter10_reg;
        b_exp_3_reg_2345_pp0_iter12_reg <= b_exp_3_reg_2345_pp0_iter11_reg;
        b_exp_3_reg_2345_pp0_iter13_reg <= b_exp_3_reg_2345_pp0_iter12_reg;
        b_exp_3_reg_2345_pp0_iter14_reg <= b_exp_3_reg_2345_pp0_iter13_reg;
        b_exp_3_reg_2345_pp0_iter15_reg <= b_exp_3_reg_2345_pp0_iter14_reg;
        b_exp_3_reg_2345_pp0_iter16_reg <= b_exp_3_reg_2345_pp0_iter15_reg;
        b_exp_3_reg_2345_pp0_iter17_reg <= b_exp_3_reg_2345_pp0_iter16_reg;
        b_exp_3_reg_2345_pp0_iter18_reg <= b_exp_3_reg_2345_pp0_iter17_reg;
        b_exp_3_reg_2345_pp0_iter19_reg <= b_exp_3_reg_2345_pp0_iter18_reg;
        b_exp_3_reg_2345_pp0_iter20_reg <= b_exp_3_reg_2345_pp0_iter19_reg;
        b_exp_3_reg_2345_pp0_iter21_reg <= b_exp_3_reg_2345_pp0_iter20_reg;
        b_exp_3_reg_2345_pp0_iter22_reg <= b_exp_3_reg_2345_pp0_iter21_reg;
        b_exp_3_reg_2345_pp0_iter23_reg <= b_exp_3_reg_2345_pp0_iter22_reg;
        b_exp_3_reg_2345_pp0_iter2_reg <= b_exp_3_reg_2345_pp0_iter1_reg;
        b_exp_3_reg_2345_pp0_iter3_reg <= b_exp_3_reg_2345_pp0_iter2_reg;
        b_exp_3_reg_2345_pp0_iter4_reg <= b_exp_3_reg_2345_pp0_iter3_reg;
        b_exp_3_reg_2345_pp0_iter5_reg <= b_exp_3_reg_2345_pp0_iter4_reg;
        b_exp_3_reg_2345_pp0_iter6_reg <= b_exp_3_reg_2345_pp0_iter5_reg;
        b_exp_3_reg_2345_pp0_iter7_reg <= b_exp_3_reg_2345_pp0_iter6_reg;
        b_exp_3_reg_2345_pp0_iter8_reg <= b_exp_3_reg_2345_pp0_iter7_reg;
        b_exp_3_reg_2345_pp0_iter9_reg <= b_exp_3_reg_2345_pp0_iter8_reg;
        exp_Z2P_m_1_V_reg_2807_pp0_iter34_reg <= exp_Z2P_m_1_V_reg_2807;
        icmp_ln415_reg_2323_pp0_iter10_reg <= icmp_ln415_reg_2323_pp0_iter9_reg;
        icmp_ln415_reg_2323_pp0_iter11_reg <= icmp_ln415_reg_2323_pp0_iter10_reg;
        icmp_ln415_reg_2323_pp0_iter12_reg <= icmp_ln415_reg_2323_pp0_iter11_reg;
        icmp_ln415_reg_2323_pp0_iter13_reg <= icmp_ln415_reg_2323_pp0_iter12_reg;
        icmp_ln415_reg_2323_pp0_iter14_reg <= icmp_ln415_reg_2323_pp0_iter13_reg;
        icmp_ln415_reg_2323_pp0_iter15_reg <= icmp_ln415_reg_2323_pp0_iter14_reg;
        icmp_ln415_reg_2323_pp0_iter16_reg <= icmp_ln415_reg_2323_pp0_iter15_reg;
        icmp_ln415_reg_2323_pp0_iter17_reg <= icmp_ln415_reg_2323_pp0_iter16_reg;
        icmp_ln415_reg_2323_pp0_iter18_reg <= icmp_ln415_reg_2323_pp0_iter17_reg;
        icmp_ln415_reg_2323_pp0_iter19_reg <= icmp_ln415_reg_2323_pp0_iter18_reg;
        icmp_ln415_reg_2323_pp0_iter20_reg <= icmp_ln415_reg_2323_pp0_iter19_reg;
        icmp_ln415_reg_2323_pp0_iter21_reg <= icmp_ln415_reg_2323_pp0_iter20_reg;
        icmp_ln415_reg_2323_pp0_iter22_reg <= icmp_ln415_reg_2323_pp0_iter21_reg;
        icmp_ln415_reg_2323_pp0_iter23_reg <= icmp_ln415_reg_2323_pp0_iter22_reg;
        icmp_ln415_reg_2323_pp0_iter24_reg <= icmp_ln415_reg_2323_pp0_iter23_reg;
        icmp_ln415_reg_2323_pp0_iter25_reg <= icmp_ln415_reg_2323_pp0_iter24_reg;
        icmp_ln415_reg_2323_pp0_iter26_reg <= icmp_ln415_reg_2323_pp0_iter25_reg;
        icmp_ln415_reg_2323_pp0_iter27_reg <= icmp_ln415_reg_2323_pp0_iter26_reg;
        icmp_ln415_reg_2323_pp0_iter28_reg <= icmp_ln415_reg_2323_pp0_iter27_reg;
        icmp_ln415_reg_2323_pp0_iter29_reg <= icmp_ln415_reg_2323_pp0_iter28_reg;
        icmp_ln415_reg_2323_pp0_iter2_reg <= icmp_ln415_reg_2323_pp0_iter1_reg;
        icmp_ln415_reg_2323_pp0_iter30_reg <= icmp_ln415_reg_2323_pp0_iter29_reg;
        icmp_ln415_reg_2323_pp0_iter31_reg <= icmp_ln415_reg_2323_pp0_iter30_reg;
        icmp_ln415_reg_2323_pp0_iter32_reg <= icmp_ln415_reg_2323_pp0_iter31_reg;
        icmp_ln415_reg_2323_pp0_iter33_reg <= icmp_ln415_reg_2323_pp0_iter32_reg;
        icmp_ln415_reg_2323_pp0_iter34_reg <= icmp_ln415_reg_2323_pp0_iter33_reg;
        icmp_ln415_reg_2323_pp0_iter35_reg <= icmp_ln415_reg_2323_pp0_iter34_reg;
        icmp_ln415_reg_2323_pp0_iter3_reg <= icmp_ln415_reg_2323_pp0_iter2_reg;
        icmp_ln415_reg_2323_pp0_iter4_reg <= icmp_ln415_reg_2323_pp0_iter3_reg;
        icmp_ln415_reg_2323_pp0_iter5_reg <= icmp_ln415_reg_2323_pp0_iter4_reg;
        icmp_ln415_reg_2323_pp0_iter6_reg <= icmp_ln415_reg_2323_pp0_iter5_reg;
        icmp_ln415_reg_2323_pp0_iter7_reg <= icmp_ln415_reg_2323_pp0_iter6_reg;
        icmp_ln415_reg_2323_pp0_iter8_reg <= icmp_ln415_reg_2323_pp0_iter7_reg;
        icmp_ln415_reg_2323_pp0_iter9_reg <= icmp_ln415_reg_2323_pp0_iter8_reg;
        icmp_ln460_reg_2332_pp0_iter10_reg <= icmp_ln460_reg_2332_pp0_iter9_reg;
        icmp_ln460_reg_2332_pp0_iter11_reg <= icmp_ln460_reg_2332_pp0_iter10_reg;
        icmp_ln460_reg_2332_pp0_iter12_reg <= icmp_ln460_reg_2332_pp0_iter11_reg;
        icmp_ln460_reg_2332_pp0_iter13_reg <= icmp_ln460_reg_2332_pp0_iter12_reg;
        icmp_ln460_reg_2332_pp0_iter14_reg <= icmp_ln460_reg_2332_pp0_iter13_reg;
        icmp_ln460_reg_2332_pp0_iter15_reg <= icmp_ln460_reg_2332_pp0_iter14_reg;
        icmp_ln460_reg_2332_pp0_iter16_reg <= icmp_ln460_reg_2332_pp0_iter15_reg;
        icmp_ln460_reg_2332_pp0_iter17_reg <= icmp_ln460_reg_2332_pp0_iter16_reg;
        icmp_ln460_reg_2332_pp0_iter18_reg <= icmp_ln460_reg_2332_pp0_iter17_reg;
        icmp_ln460_reg_2332_pp0_iter19_reg <= icmp_ln460_reg_2332_pp0_iter18_reg;
        icmp_ln460_reg_2332_pp0_iter20_reg <= icmp_ln460_reg_2332_pp0_iter19_reg;
        icmp_ln460_reg_2332_pp0_iter21_reg <= icmp_ln460_reg_2332_pp0_iter20_reg;
        icmp_ln460_reg_2332_pp0_iter22_reg <= icmp_ln460_reg_2332_pp0_iter21_reg;
        icmp_ln460_reg_2332_pp0_iter23_reg <= icmp_ln460_reg_2332_pp0_iter22_reg;
        icmp_ln460_reg_2332_pp0_iter24_reg <= icmp_ln460_reg_2332_pp0_iter23_reg;
        icmp_ln460_reg_2332_pp0_iter25_reg <= icmp_ln460_reg_2332_pp0_iter24_reg;
        icmp_ln460_reg_2332_pp0_iter26_reg <= icmp_ln460_reg_2332_pp0_iter25_reg;
        icmp_ln460_reg_2332_pp0_iter27_reg <= icmp_ln460_reg_2332_pp0_iter26_reg;
        icmp_ln460_reg_2332_pp0_iter28_reg <= icmp_ln460_reg_2332_pp0_iter27_reg;
        icmp_ln460_reg_2332_pp0_iter29_reg <= icmp_ln460_reg_2332_pp0_iter28_reg;
        icmp_ln460_reg_2332_pp0_iter2_reg <= icmp_ln460_reg_2332_pp0_iter1_reg;
        icmp_ln460_reg_2332_pp0_iter30_reg <= icmp_ln460_reg_2332_pp0_iter29_reg;
        icmp_ln460_reg_2332_pp0_iter31_reg <= icmp_ln460_reg_2332_pp0_iter30_reg;
        icmp_ln460_reg_2332_pp0_iter32_reg <= icmp_ln460_reg_2332_pp0_iter31_reg;
        icmp_ln460_reg_2332_pp0_iter33_reg <= icmp_ln460_reg_2332_pp0_iter32_reg;
        icmp_ln460_reg_2332_pp0_iter34_reg <= icmp_ln460_reg_2332_pp0_iter33_reg;
        icmp_ln460_reg_2332_pp0_iter35_reg <= icmp_ln460_reg_2332_pp0_iter34_reg;
        icmp_ln460_reg_2332_pp0_iter36_reg <= icmp_ln460_reg_2332_pp0_iter35_reg;
        icmp_ln460_reg_2332_pp0_iter3_reg <= icmp_ln460_reg_2332_pp0_iter2_reg;
        icmp_ln460_reg_2332_pp0_iter4_reg <= icmp_ln460_reg_2332_pp0_iter3_reg;
        icmp_ln460_reg_2332_pp0_iter5_reg <= icmp_ln460_reg_2332_pp0_iter4_reg;
        icmp_ln460_reg_2332_pp0_iter6_reg <= icmp_ln460_reg_2332_pp0_iter5_reg;
        icmp_ln460_reg_2332_pp0_iter7_reg <= icmp_ln460_reg_2332_pp0_iter6_reg;
        icmp_ln460_reg_2332_pp0_iter8_reg <= icmp_ln460_reg_2332_pp0_iter7_reg;
        icmp_ln460_reg_2332_pp0_iter9_reg <= icmp_ln460_reg_2332_pp0_iter8_reg;
        icmp_ln467_reg_2336_pp0_iter10_reg <= icmp_ln467_reg_2336_pp0_iter9_reg;
        icmp_ln467_reg_2336_pp0_iter11_reg <= icmp_ln467_reg_2336_pp0_iter10_reg;
        icmp_ln467_reg_2336_pp0_iter12_reg <= icmp_ln467_reg_2336_pp0_iter11_reg;
        icmp_ln467_reg_2336_pp0_iter13_reg <= icmp_ln467_reg_2336_pp0_iter12_reg;
        icmp_ln467_reg_2336_pp0_iter14_reg <= icmp_ln467_reg_2336_pp0_iter13_reg;
        icmp_ln467_reg_2336_pp0_iter15_reg <= icmp_ln467_reg_2336_pp0_iter14_reg;
        icmp_ln467_reg_2336_pp0_iter16_reg <= icmp_ln467_reg_2336_pp0_iter15_reg;
        icmp_ln467_reg_2336_pp0_iter17_reg <= icmp_ln467_reg_2336_pp0_iter16_reg;
        icmp_ln467_reg_2336_pp0_iter18_reg <= icmp_ln467_reg_2336_pp0_iter17_reg;
        icmp_ln467_reg_2336_pp0_iter19_reg <= icmp_ln467_reg_2336_pp0_iter18_reg;
        icmp_ln467_reg_2336_pp0_iter20_reg <= icmp_ln467_reg_2336_pp0_iter19_reg;
        icmp_ln467_reg_2336_pp0_iter21_reg <= icmp_ln467_reg_2336_pp0_iter20_reg;
        icmp_ln467_reg_2336_pp0_iter22_reg <= icmp_ln467_reg_2336_pp0_iter21_reg;
        icmp_ln467_reg_2336_pp0_iter23_reg <= icmp_ln467_reg_2336_pp0_iter22_reg;
        icmp_ln467_reg_2336_pp0_iter24_reg <= icmp_ln467_reg_2336_pp0_iter23_reg;
        icmp_ln467_reg_2336_pp0_iter25_reg <= icmp_ln467_reg_2336_pp0_iter24_reg;
        icmp_ln467_reg_2336_pp0_iter26_reg <= icmp_ln467_reg_2336_pp0_iter25_reg;
        icmp_ln467_reg_2336_pp0_iter27_reg <= icmp_ln467_reg_2336_pp0_iter26_reg;
        icmp_ln467_reg_2336_pp0_iter28_reg <= icmp_ln467_reg_2336_pp0_iter27_reg;
        icmp_ln467_reg_2336_pp0_iter29_reg <= icmp_ln467_reg_2336_pp0_iter28_reg;
        icmp_ln467_reg_2336_pp0_iter2_reg <= icmp_ln467_reg_2336_pp0_iter1_reg;
        icmp_ln467_reg_2336_pp0_iter30_reg <= icmp_ln467_reg_2336_pp0_iter29_reg;
        icmp_ln467_reg_2336_pp0_iter31_reg <= icmp_ln467_reg_2336_pp0_iter30_reg;
        icmp_ln467_reg_2336_pp0_iter32_reg <= icmp_ln467_reg_2336_pp0_iter31_reg;
        icmp_ln467_reg_2336_pp0_iter33_reg <= icmp_ln467_reg_2336_pp0_iter32_reg;
        icmp_ln467_reg_2336_pp0_iter34_reg <= icmp_ln467_reg_2336_pp0_iter33_reg;
        icmp_ln467_reg_2336_pp0_iter35_reg <= icmp_ln467_reg_2336_pp0_iter34_reg;
        icmp_ln467_reg_2336_pp0_iter36_reg <= icmp_ln467_reg_2336_pp0_iter35_reg;
        icmp_ln467_reg_2336_pp0_iter3_reg <= icmp_ln467_reg_2336_pp0_iter2_reg;
        icmp_ln467_reg_2336_pp0_iter4_reg <= icmp_ln467_reg_2336_pp0_iter3_reg;
        icmp_ln467_reg_2336_pp0_iter5_reg <= icmp_ln467_reg_2336_pp0_iter4_reg;
        icmp_ln467_reg_2336_pp0_iter6_reg <= icmp_ln467_reg_2336_pp0_iter5_reg;
        icmp_ln467_reg_2336_pp0_iter7_reg <= icmp_ln467_reg_2336_pp0_iter6_reg;
        icmp_ln467_reg_2336_pp0_iter8_reg <= icmp_ln467_reg_2336_pp0_iter7_reg;
        icmp_ln467_reg_2336_pp0_iter9_reg <= icmp_ln467_reg_2336_pp0_iter8_reg;
        icmp_ln657_reg_2734_pp0_iter28_reg <= icmp_ln657_reg_2734;
        icmp_ln657_reg_2734_pp0_iter29_reg <= icmp_ln657_reg_2734_pp0_iter28_reg;
        icmp_ln657_reg_2734_pp0_iter30_reg <= icmp_ln657_reg_2734_pp0_iter29_reg;
        icmp_ln657_reg_2734_pp0_iter31_reg <= icmp_ln657_reg_2734_pp0_iter30_reg;
        icmp_ln657_reg_2734_pp0_iter32_reg <= icmp_ln657_reg_2734_pp0_iter31_reg;
        icmp_ln657_reg_2734_pp0_iter33_reg <= icmp_ln657_reg_2734_pp0_iter32_reg;
        icmp_ln657_reg_2734_pp0_iter34_reg <= icmp_ln657_reg_2734_pp0_iter33_reg;
        icmp_ln657_reg_2734_pp0_iter35_reg <= icmp_ln657_reg_2734_pp0_iter34_reg;
        icmp_ln657_reg_2734_pp0_iter36_reg <= icmp_ln657_reg_2734_pp0_iter35_reg;
        m_diff_hi_V_reg_2749_pp0_iter31_reg <= m_diff_hi_V_reg_2749;
        m_diff_hi_V_reg_2749_pp0_iter32_reg <= m_diff_hi_V_reg_2749_pp0_iter31_reg;
        m_diff_hi_V_reg_2749_pp0_iter33_reg <= m_diff_hi_V_reg_2749_pp0_iter32_reg;
        m_fix_V_reg_2712_pp0_iter27_reg <= m_fix_V_reg_2712;
        m_fix_V_reg_2712_pp0_iter28_reg <= m_fix_V_reg_2712_pp0_iter27_reg;
        m_fix_V_reg_2712_pp0_iter29_reg <= m_fix_V_reg_2712_pp0_iter28_reg;
        mul_ln682_reg_2375_pp0_iter4_reg <= mul_ln682_reg_2375;
        mul_ln682_reg_2375_pp0_iter5_reg <= mul_ln682_reg_2375_pp0_iter4_reg;
        or_ln415_reg_2328_pp0_iter10_reg <= or_ln415_reg_2328_pp0_iter9_reg;
        or_ln415_reg_2328_pp0_iter11_reg <= or_ln415_reg_2328_pp0_iter10_reg;
        or_ln415_reg_2328_pp0_iter12_reg <= or_ln415_reg_2328_pp0_iter11_reg;
        or_ln415_reg_2328_pp0_iter13_reg <= or_ln415_reg_2328_pp0_iter12_reg;
        or_ln415_reg_2328_pp0_iter14_reg <= or_ln415_reg_2328_pp0_iter13_reg;
        or_ln415_reg_2328_pp0_iter15_reg <= or_ln415_reg_2328_pp0_iter14_reg;
        or_ln415_reg_2328_pp0_iter16_reg <= or_ln415_reg_2328_pp0_iter15_reg;
        or_ln415_reg_2328_pp0_iter17_reg <= or_ln415_reg_2328_pp0_iter16_reg;
        or_ln415_reg_2328_pp0_iter18_reg <= or_ln415_reg_2328_pp0_iter17_reg;
        or_ln415_reg_2328_pp0_iter19_reg <= or_ln415_reg_2328_pp0_iter18_reg;
        or_ln415_reg_2328_pp0_iter20_reg <= or_ln415_reg_2328_pp0_iter19_reg;
        or_ln415_reg_2328_pp0_iter21_reg <= or_ln415_reg_2328_pp0_iter20_reg;
        or_ln415_reg_2328_pp0_iter22_reg <= or_ln415_reg_2328_pp0_iter21_reg;
        or_ln415_reg_2328_pp0_iter23_reg <= or_ln415_reg_2328_pp0_iter22_reg;
        or_ln415_reg_2328_pp0_iter24_reg <= or_ln415_reg_2328_pp0_iter23_reg;
        or_ln415_reg_2328_pp0_iter25_reg <= or_ln415_reg_2328_pp0_iter24_reg;
        or_ln415_reg_2328_pp0_iter26_reg <= or_ln415_reg_2328_pp0_iter25_reg;
        or_ln415_reg_2328_pp0_iter27_reg <= or_ln415_reg_2328_pp0_iter26_reg;
        or_ln415_reg_2328_pp0_iter28_reg <= or_ln415_reg_2328_pp0_iter27_reg;
        or_ln415_reg_2328_pp0_iter29_reg <= or_ln415_reg_2328_pp0_iter28_reg;
        or_ln415_reg_2328_pp0_iter2_reg <= or_ln415_reg_2328_pp0_iter1_reg;
        or_ln415_reg_2328_pp0_iter30_reg <= or_ln415_reg_2328_pp0_iter29_reg;
        or_ln415_reg_2328_pp0_iter31_reg <= or_ln415_reg_2328_pp0_iter30_reg;
        or_ln415_reg_2328_pp0_iter32_reg <= or_ln415_reg_2328_pp0_iter31_reg;
        or_ln415_reg_2328_pp0_iter33_reg <= or_ln415_reg_2328_pp0_iter32_reg;
        or_ln415_reg_2328_pp0_iter34_reg <= or_ln415_reg_2328_pp0_iter33_reg;
        or_ln415_reg_2328_pp0_iter35_reg <= or_ln415_reg_2328_pp0_iter34_reg;
        or_ln415_reg_2328_pp0_iter36_reg <= or_ln415_reg_2328_pp0_iter35_reg;
        or_ln415_reg_2328_pp0_iter3_reg <= or_ln415_reg_2328_pp0_iter2_reg;
        or_ln415_reg_2328_pp0_iter4_reg <= or_ln415_reg_2328_pp0_iter3_reg;
        or_ln415_reg_2328_pp0_iter5_reg <= or_ln415_reg_2328_pp0_iter4_reg;
        or_ln415_reg_2328_pp0_iter6_reg <= or_ln415_reg_2328_pp0_iter5_reg;
        or_ln415_reg_2328_pp0_iter7_reg <= or_ln415_reg_2328_pp0_iter6_reg;
        or_ln415_reg_2328_pp0_iter8_reg <= or_ln415_reg_2328_pp0_iter7_reg;
        or_ln415_reg_2328_pp0_iter9_reg <= or_ln415_reg_2328_pp0_iter8_reg;
        p_Val2_13_reg_2405_pp0_iter7_reg <= p_Val2_13_reg_2405;
        p_Val2_13_reg_2405_pp0_iter8_reg <= p_Val2_13_reg_2405_pp0_iter7_reg;
        p_Val2_47_reg_2585_pp0_iter22_reg <= p_Val2_47_reg_2585;
        p_Val2_47_reg_2585_pp0_iter23_reg <= p_Val2_47_reg_2585_pp0_iter22_reg;
        r_exp_V_3_reg_2727_pp0_iter28_reg <= r_exp_V_3_reg_2727;
        r_exp_V_3_reg_2727_pp0_iter29_reg <= r_exp_V_3_reg_2727_pp0_iter28_reg;
        r_exp_V_3_reg_2727_pp0_iter30_reg <= r_exp_V_3_reg_2727_pp0_iter29_reg;
        r_exp_V_3_reg_2727_pp0_iter31_reg <= r_exp_V_3_reg_2727_pp0_iter30_reg;
        r_exp_V_3_reg_2727_pp0_iter32_reg <= r_exp_V_3_reg_2727_pp0_iter31_reg;
        r_exp_V_3_reg_2727_pp0_iter33_reg <= r_exp_V_3_reg_2727_pp0_iter32_reg;
        r_exp_V_3_reg_2727_pp0_iter34_reg <= r_exp_V_3_reg_2727_pp0_iter33_reg;
        r_exp_V_3_reg_2727_pp0_iter35_reg <= r_exp_V_3_reg_2727_pp0_iter34_reg;
        r_exp_V_3_reg_2727_pp0_iter36_reg <= r_exp_V_3_reg_2727_pp0_iter35_reg;
        ret_V_11_reg_2565_pp0_iter20_reg <= ret_V_11_reg_2565;
        ret_V_16_reg_2697_pp0_iter27_reg <= ret_V_16_reg_2697;
        ret_V_16_reg_2697_pp0_iter28_reg <= ret_V_16_reg_2697_pp0_iter27_reg;
        ret_V_16_reg_2697_pp0_iter29_reg <= ret_V_16_reg_2697_pp0_iter28_reg;
        ret_V_16_reg_2697_pp0_iter30_reg <= ret_V_16_reg_2697_pp0_iter29_reg;
        ret_V_16_reg_2697_pp0_iter31_reg <= ret_V_16_reg_2697_pp0_iter30_reg;
        ret_V_16_reg_2697_pp0_iter32_reg <= ret_V_16_reg_2697_pp0_iter31_reg;
        ret_V_16_reg_2697_pp0_iter33_reg <= ret_V_16_reg_2697_pp0_iter32_reg;
        ret_V_16_reg_2697_pp0_iter34_reg <= ret_V_16_reg_2697_pp0_iter33_reg;
        ret_V_16_reg_2697_pp0_iter35_reg <= ret_V_16_reg_2697_pp0_iter34_reg;
        ret_V_16_reg_2697_pp0_iter36_reg <= ret_V_16_reg_2697_pp0_iter35_reg;
        ret_V_19_reg_2781_pp0_iter32_reg <= ret_V_19_reg_2781;
        ret_V_5_reg_2454_pp0_iter11_reg[101 : 1] <= ret_V_5_reg_2454[101 : 1];
        ret_V_7_reg_2491_pp0_iter14_reg <= ret_V_7_reg_2491;
        ret_V_9_reg_2528_pp0_iter17_reg <= ret_V_9_reg_2528;
        tmp_11_reg_2813_pp0_iter34_reg <= tmp_11_reg_2813;
        tmp_3_reg_2417_pp0_iter7_reg <= tmp_3_reg_2417;
        tmp_3_reg_2417_pp0_iter8_reg <= tmp_3_reg_2417_pp0_iter7_reg;
        tmp_8_reg_2597_pp0_iter22_reg <= tmp_8_reg_2597;
        tmp_8_reg_2597_pp0_iter23_reg <= tmp_8_reg_2597_pp0_iter22_reg;
        tmp_9_reg_2662_pp0_iter25_reg <= tmp_9_reg_2662;
        x_is_p1_reg_2319_pp0_iter10_reg <= x_is_p1_reg_2319_pp0_iter9_reg;
        x_is_p1_reg_2319_pp0_iter11_reg <= x_is_p1_reg_2319_pp0_iter10_reg;
        x_is_p1_reg_2319_pp0_iter12_reg <= x_is_p1_reg_2319_pp0_iter11_reg;
        x_is_p1_reg_2319_pp0_iter13_reg <= x_is_p1_reg_2319_pp0_iter12_reg;
        x_is_p1_reg_2319_pp0_iter14_reg <= x_is_p1_reg_2319_pp0_iter13_reg;
        x_is_p1_reg_2319_pp0_iter15_reg <= x_is_p1_reg_2319_pp0_iter14_reg;
        x_is_p1_reg_2319_pp0_iter16_reg <= x_is_p1_reg_2319_pp0_iter15_reg;
        x_is_p1_reg_2319_pp0_iter17_reg <= x_is_p1_reg_2319_pp0_iter16_reg;
        x_is_p1_reg_2319_pp0_iter18_reg <= x_is_p1_reg_2319_pp0_iter17_reg;
        x_is_p1_reg_2319_pp0_iter19_reg <= x_is_p1_reg_2319_pp0_iter18_reg;
        x_is_p1_reg_2319_pp0_iter20_reg <= x_is_p1_reg_2319_pp0_iter19_reg;
        x_is_p1_reg_2319_pp0_iter21_reg <= x_is_p1_reg_2319_pp0_iter20_reg;
        x_is_p1_reg_2319_pp0_iter22_reg <= x_is_p1_reg_2319_pp0_iter21_reg;
        x_is_p1_reg_2319_pp0_iter23_reg <= x_is_p1_reg_2319_pp0_iter22_reg;
        x_is_p1_reg_2319_pp0_iter24_reg <= x_is_p1_reg_2319_pp0_iter23_reg;
        x_is_p1_reg_2319_pp0_iter25_reg <= x_is_p1_reg_2319_pp0_iter24_reg;
        x_is_p1_reg_2319_pp0_iter26_reg <= x_is_p1_reg_2319_pp0_iter25_reg;
        x_is_p1_reg_2319_pp0_iter27_reg <= x_is_p1_reg_2319_pp0_iter26_reg;
        x_is_p1_reg_2319_pp0_iter28_reg <= x_is_p1_reg_2319_pp0_iter27_reg;
        x_is_p1_reg_2319_pp0_iter29_reg <= x_is_p1_reg_2319_pp0_iter28_reg;
        x_is_p1_reg_2319_pp0_iter2_reg <= x_is_p1_reg_2319_pp0_iter1_reg;
        x_is_p1_reg_2319_pp0_iter30_reg <= x_is_p1_reg_2319_pp0_iter29_reg;
        x_is_p1_reg_2319_pp0_iter31_reg <= x_is_p1_reg_2319_pp0_iter30_reg;
        x_is_p1_reg_2319_pp0_iter32_reg <= x_is_p1_reg_2319_pp0_iter31_reg;
        x_is_p1_reg_2319_pp0_iter33_reg <= x_is_p1_reg_2319_pp0_iter32_reg;
        x_is_p1_reg_2319_pp0_iter34_reg <= x_is_p1_reg_2319_pp0_iter33_reg;
        x_is_p1_reg_2319_pp0_iter35_reg <= x_is_p1_reg_2319_pp0_iter34_reg;
        x_is_p1_reg_2319_pp0_iter36_reg <= x_is_p1_reg_2319_pp0_iter35_reg;
        x_is_p1_reg_2319_pp0_iter3_reg <= x_is_p1_reg_2319_pp0_iter2_reg;
        x_is_p1_reg_2319_pp0_iter4_reg <= x_is_p1_reg_2319_pp0_iter3_reg;
        x_is_p1_reg_2319_pp0_iter5_reg <= x_is_p1_reg_2319_pp0_iter4_reg;
        x_is_p1_reg_2319_pp0_iter6_reg <= x_is_p1_reg_2319_pp0_iter5_reg;
        x_is_p1_reg_2319_pp0_iter7_reg <= x_is_p1_reg_2319_pp0_iter6_reg;
        x_is_p1_reg_2319_pp0_iter8_reg <= x_is_p1_reg_2319_pp0_iter7_reg;
        x_is_p1_reg_2319_pp0_iter9_reg <= x_is_p1_reg_2319_pp0_iter8_reg;
        zext_ln498_reg_2350_pp0_iter10_reg[5 : 0] <= zext_ln498_reg_2350_pp0_iter9_reg[5 : 0];
        zext_ln498_reg_2350_pp0_iter11_reg[5 : 0] <= zext_ln498_reg_2350_pp0_iter10_reg[5 : 0];
        zext_ln498_reg_2350_pp0_iter12_reg[5 : 0] <= zext_ln498_reg_2350_pp0_iter11_reg[5 : 0];
        zext_ln498_reg_2350_pp0_iter13_reg[5 : 0] <= zext_ln498_reg_2350_pp0_iter12_reg[5 : 0];
        zext_ln498_reg_2350_pp0_iter14_reg[5 : 0] <= zext_ln498_reg_2350_pp0_iter13_reg[5 : 0];
        zext_ln498_reg_2350_pp0_iter15_reg[5 : 0] <= zext_ln498_reg_2350_pp0_iter14_reg[5 : 0];
        zext_ln498_reg_2350_pp0_iter16_reg[5 : 0] <= zext_ln498_reg_2350_pp0_iter15_reg[5 : 0];
        zext_ln498_reg_2350_pp0_iter17_reg[5 : 0] <= zext_ln498_reg_2350_pp0_iter16_reg[5 : 0];
        zext_ln498_reg_2350_pp0_iter18_reg[5 : 0] <= zext_ln498_reg_2350_pp0_iter17_reg[5 : 0];
        zext_ln498_reg_2350_pp0_iter19_reg[5 : 0] <= zext_ln498_reg_2350_pp0_iter18_reg[5 : 0];
        zext_ln498_reg_2350_pp0_iter20_reg[5 : 0] <= zext_ln498_reg_2350_pp0_iter19_reg[5 : 0];
        zext_ln498_reg_2350_pp0_iter21_reg[5 : 0] <= zext_ln498_reg_2350_pp0_iter20_reg[5 : 0];
        zext_ln498_reg_2350_pp0_iter22_reg[5 : 0] <= zext_ln498_reg_2350_pp0_iter21_reg[5 : 0];
        zext_ln498_reg_2350_pp0_iter23_reg[5 : 0] <= zext_ln498_reg_2350_pp0_iter22_reg[5 : 0];
        zext_ln498_reg_2350_pp0_iter2_reg[5 : 0] <= zext_ln498_reg_2350_pp0_iter1_reg[5 : 0];
        zext_ln498_reg_2350_pp0_iter3_reg[5 : 0] <= zext_ln498_reg_2350_pp0_iter2_reg[5 : 0];
        zext_ln498_reg_2350_pp0_iter4_reg[5 : 0] <= zext_ln498_reg_2350_pp0_iter3_reg[5 : 0];
        zext_ln498_reg_2350_pp0_iter5_reg[5 : 0] <= zext_ln498_reg_2350_pp0_iter4_reg[5 : 0];
        zext_ln498_reg_2350_pp0_iter6_reg[5 : 0] <= zext_ln498_reg_2350_pp0_iter5_reg[5 : 0];
        zext_ln498_reg_2350_pp0_iter7_reg[5 : 0] <= zext_ln498_reg_2350_pp0_iter6_reg[5 : 0];
        zext_ln498_reg_2350_pp0_iter8_reg[5 : 0] <= zext_ln498_reg_2350_pp0_iter7_reg[5 : 0];
        zext_ln498_reg_2350_pp0_iter9_reg[5 : 0] <= zext_ln498_reg_2350_pp0_iter8_reg[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter5_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter5_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter5_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_V_1_reg_2411 <= {{ret_V_3_fu_940_p2[75:70]}};
        p_Val2_13_reg_2405 <= {{ret_V_3_fu_940_p2[75:3]}};
        tmp_3_reg_2417 <= {{ret_V_3_fu_940_p2[69:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter8_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter8_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter8_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_V_2_reg_2443 <= {{sub_ln685_fu_1027_p2[81:76]}};
        sub_ln685_reg_2437 <= sub_ln685_fu_1027_p2;
        trunc_ln657_1_reg_2449 <= trunc_ln657_1_fu_1043_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter11_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter11_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter11_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter11_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_V_3_reg_2480 <= {{ret_V_6_fu_1111_p2[101:96]}};
        p_Val2_26_reg_2474 <= {{ret_V_6_fu_1111_p2[101:10]}};
        tmp_5_reg_2486 <= {{ret_V_6_fu_1111_p2[95:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter14_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter14_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter14_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_V_4_reg_2517 <= {{ret_V_8_fu_1201_p2[120:115]}};
        p_Val2_33_reg_2511 <= {{ret_V_8_fu_1201_p2[120:34]}};
        tmp_6_reg_2523 <= {{ret_V_8_fu_1201_p2[114:34]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter17_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter17_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter17_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_V_5_reg_2554 <= {{ret_V_10_fu_1291_p2[125:120]}};
        p_Val2_40_reg_2548 <= {{ret_V_10_fu_1291_p2[125:44]}};
        tmp_7_reg_2560 <= {{ret_V_10_fu_1291_p2[119:44]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter20_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter20_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter20_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter20_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_V_6_reg_2591 <= {{ret_V_12_fu_1381_p2[130:125]}};
        p_Val2_47_reg_2585 <= {{ret_V_12_fu_1381_p2[130:54]}};
        tmp_8_reg_2597 <= {{ret_V_12_fu_1381_p2[124:54]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter2_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter2_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter2_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_V_reg_2384 <= {{grp_fu_835_p2[53:50]}};
        mul_ln682_reg_2375 <= grp_fu_835_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_p_01254_reg_584 <= ap_phi_reg_pp0_iter9_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_p_01254_reg_584 <= ap_phi_reg_pp0_iter10_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_p_01254_reg_584 <= ap_phi_reg_pp0_iter11_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_p_01254_reg_584 <= ap_phi_reg_pp0_iter12_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_p_01254_reg_584 <= ap_phi_reg_pp0_iter13_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_p_01254_reg_584 <= ap_phi_reg_pp0_iter14_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_p_01254_reg_584 <= ap_phi_reg_pp0_iter15_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_p_01254_reg_584 <= ap_phi_reg_pp0_iter16_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_p_01254_reg_584 <= ap_phi_reg_pp0_iter17_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_p_01254_reg_584 <= ap_phi_reg_pp0_iter18_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_p_01254_reg_584 <= ap_phi_reg_pp0_iter19_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_p_01254_reg_584 <= ap_phi_reg_pp0_iter20_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter22_p_01254_reg_584 <= ap_phi_reg_pp0_iter21_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter23_p_01254_reg_584 <= ap_phi_reg_pp0_iter22_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter24_p_01254_reg_584 <= ap_phi_reg_pp0_iter23_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter25_p_01254_reg_584 <= ap_phi_reg_pp0_iter24_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter26_p_01254_reg_584 <= ap_phi_reg_pp0_iter25_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter27_p_01254_reg_584 <= ap_phi_reg_pp0_iter26_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter28_p_01254_reg_584 <= ap_phi_reg_pp0_iter27_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter28 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter29_p_01254_reg_584 <= ap_phi_reg_pp0_iter28_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_p_01254_reg_584 <= ap_phi_reg_pp0_iter1_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter29 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter30_p_01254_reg_584 <= ap_phi_reg_pp0_iter29_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter30 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter31_p_01254_reg_584 <= ap_phi_reg_pp0_iter30_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter31 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter32_p_01254_reg_584 <= ap_phi_reg_pp0_iter31_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter32 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter33_p_01254_reg_584 <= ap_phi_reg_pp0_iter32_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter34_p_01254_reg_584 <= ap_phi_reg_pp0_iter33_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter35_p_01254_reg_584 <= ap_phi_reg_pp0_iter34_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter35 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter36_p_01254_reg_584 <= ap_phi_reg_pp0_iter35_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_p_01254_reg_584 <= ap_phi_reg_pp0_iter2_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_p_01254_reg_584 <= ap_phi_reg_pp0_iter3_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_p_01254_reg_584 <= ap_phi_reg_pp0_iter4_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_p_01254_reg_584 <= ap_phi_reg_pp0_iter5_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_p_01254_reg_584 <= ap_phi_reg_pp0_iter6_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_p_01254_reg_584 <= ap_phi_reg_pp0_iter7_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_p_01254_reg_584 <= ap_phi_reg_pp0_iter8_p_01254_reg_584;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_fu_762_p2 == 1'd1) & (icmp_ln460_fu_748_p2 == 1'd1) & (or_ln415_fu_734_p2 == 1'd0) & (x_is_p1_fu_678_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_exp_3_reg_2345 <= b_exp_3_fu_792_p3;
        tmp_4_reg_2340 <= p_Val2_s_fu_618_p1[32'd51];
        zext_ln498_reg_2350[5 : 0] <= zext_ln498_fu_800_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_exp_3_reg_2345_pp0_iter1_reg <= b_exp_3_reg_2345;
        icmp_ln415_reg_2323_pp0_iter1_reg <= icmp_ln415_reg_2323;
        icmp_ln460_reg_2332_pp0_iter1_reg <= icmp_ln460_reg_2332;
        icmp_ln467_reg_2336_pp0_iter1_reg <= icmp_ln467_reg_2336;
        or_ln415_reg_2328_pp0_iter1_reg <= or_ln415_reg_2328;
        tmp_4_reg_2340_pp0_iter1_reg <= tmp_4_reg_2340;
        tmp_V_4_reg_2313 <= tmp_V_4_fu_640_p1;
        tmp_V_4_reg_2313_pp0_iter1_reg <= tmp_V_4_reg_2313;
        x_is_p1_reg_2319 <= x_is_p1_fu_678_p2;
        x_is_p1_reg_2319_pp0_iter1_reg <= x_is_p1_reg_2319;
        zext_ln498_reg_2350_pp0_iter1_reg[5 : 0] <= zext_ln498_reg_2350[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336 == 1'd1) & (icmp_ln460_reg_2332 == 1'd1) & (or_ln415_reg_2328 == 1'd0) & (x_is_p1_reg_2319 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_frac_tilde_inverse_reg_2360 <= pow_reduce_anonymo_20_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter34_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter34_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter34_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter34_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_Z1P_m_1_V_reg_2834 <= {{exp_Z1P_m_1_l_V_fu_2078_p2[51:2]}};
        exp_Z1_V_reg_2829 <= pow_reduce_anonymo_18_q0;
        exp_Z1_hi_V_reg_2839 <= {{pow_reduce_anonymo_18_q0[57:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter32_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter32_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter32_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter32_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_Z2P_m_1_V_reg_2807 <= exp_Z2P_m_1_V_fu_2001_p2;
        tmp_11_reg_2813 <= {{pow_reduce_anonymo_21_q0[41:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((x_is_p1_fu_678_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln415_reg_2323 <= icmp_ln415_fu_728_p2;
        or_ln415_reg_2328 <= or_ln415_fu_734_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln415_fu_734_p2 == 1'd0) & (x_is_p1_fu_678_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln460_reg_2332 <= icmp_ln460_fu_748_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln460_fu_748_p2 == 1'd1) & (or_ln415_fu_734_p2 == 1'd0) & (x_is_p1_fu_678_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln467_reg_2336 <= icmp_ln467_fu_762_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter26_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter26_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter26_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter26_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln657_reg_2734 <= icmp_ln657_fu_1837_p2;
        r_exp_V_3_reg_2727 <= r_exp_V_3_fu_1825_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter25_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter25_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter25_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter25_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_fix_V_reg_2712 <= {{add_ln1146_2_fu_1704_p2[119:49]}};
        m_fix_hi_V_reg_2717 <= {{add_ln1146_2_fu_1704_p2[119:104]}};
        p_Result_23_reg_2722 <= add_ln1146_2_fu_1704_p2[32'd119];
        ret_V_16_reg_2697 <= ret_V_16_fu_1698_p2;
        tmp_1_reg_2707 <= {{ret_V_16_fu_1698_p2[119:43]}};
        tmp_s_reg_2702 <= {{ret_V_16_fu_1698_p2[120:43]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter28_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter28_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter28_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter28_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_fix_a_V_reg_2744 <= {{grp_fu_1846_p2[82:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter30_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter30_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter30_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter30_reg == 1'd0) & (ap_enable_reg_pp0_iter31 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_71_reg_2787 <= pow_reduce_anonymo_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter4_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter4_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter4_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_24_reg_2400 <= grp_fu_865_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter7_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter7_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter7_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_25_reg_2432 <= grp_fu_982_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter10_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter10_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter10_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_26_reg_2469 <= grp_fu_1091_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter13_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter13_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter13_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_27_reg_2506 <= grp_fu_1181_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter16_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter16_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter16_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_28_reg_2543 <= grp_fu_1271_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter19_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter19_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter19_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_29_reg_2580 <= grp_fu_1361_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter22_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter22_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter22_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter22_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_30_reg_2612 <= grp_fu_1423_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter35_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter35_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter35_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter35_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_36_reg_2854 <= r_V_36_fu_2126_p2;
        ret_V_21_reg_2849 <= ret_V_21_fu_2114_p2;
        trunc_ln1146_reg_2860 <= trunc_ln1146_fu_2132_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter18_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter18_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter18_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter18_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ret_V_11_reg_2565 <= ret_V_11_fu_1349_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter30_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter30_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter30_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter30_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ret_V_19_reg_2781 <= ret_V_19_fu_1945_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter9_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter9_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter9_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ret_V_5_reg_2454[101 : 1] <= ret_V_5_fu_1078_p2[101 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter12_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter12_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter12_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter12_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ret_V_7_reg_2491 <= ret_V_7_fu_1169_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter15_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter15_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter15_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter15_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ret_V_9_reg_2528 <= ret_V_9_fu_1259_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter31_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter31_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter31_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter31_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_10_reg_2797 <= {{r_V_34_fu_1966_p2[78:59]}};
        tmp_i_reg_2792[25 : 0] <= tmp_i_fu_1951_p4[25 : 0];
tmp_i_reg_2792[42 : 35] <= tmp_i_fu_1951_p4[42 : 35];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter33_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter33_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter33_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter33_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_12_reg_2824 <= {{r_V_35_fu_2036_p2[92:57]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_2336_pp0_iter23_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter23_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter23_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter23_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_9_reg_2662 <= {{ret_V_14_fu_1501_p2[135:64]}};
        trunc_ln2_reg_2667 <= {{ret_V_14_fu_1501_p2[135:96]}};
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter37 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0))) begin
        ap_idle_pp0_0to36 = 1'b1;
    end else begin
        ap_idle_pp0_0to36 = 1'b0;
    end
end

always @ (*) begin
    if (((x_is_p1_reg_2319_pp0_iter36_reg == 1'd1) | ((or_ln415_reg_2328_pp0_iter36_reg == 1'd1) | ((icmp_ln460_reg_2332_pp0_iter36_reg == 1'd0) | ((icmp_ln467_reg_2336_pp0_iter36_reg == 1'd0) | (or_ln657_fu_2240_p2 == 1'd0)))))) begin
        ap_phi_mux_UnifiedRetVal_phi_fu_611_p4 = ap_phi_mux_p_01254_phi_fu_590_p12;
    end else if (((icmp_ln467_reg_2336_pp0_iter36_reg == 1'd1) & (or_ln657_fu_2240_p2 == 1'd1) & (icmp_ln460_reg_2332_pp0_iter36_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter36_reg == 1'd0) & (x_is_p1_reg_2319_pp0_iter36_reg == 1'd0))) begin
        ap_phi_mux_UnifiedRetVal_phi_fu_611_p4 = select_ln658_fu_2293_p3;
    end else begin
        ap_phi_mux_UnifiedRetVal_phi_fu_611_p4 = ap_phi_reg_pp0_iter37_UnifiedRetVal_reg_608;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1212)) begin
        if ((icmp_ln853_fu_2245_p2 == 1'd1)) begin
            ap_phi_mux_p_01254_phi_fu_590_p12 = 64'd0;
        end else if ((icmp_ln853_fu_2245_p2 == 1'd0)) begin
            ap_phi_mux_p_01254_phi_fu_590_p12 = bitcast_ln512_fu_2281_p1;
        end else begin
            ap_phi_mux_p_01254_phi_fu_590_p12 = ap_phi_reg_pp0_iter37_p_01254_reg_584;
        end
    end else begin
        ap_phi_mux_p_01254_phi_fu_590_p12 = ap_phi_reg_pp0_iter37_p_01254_reg_584;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to36 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_12_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_13_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_14_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_15_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_16_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_17_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_18_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_19_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_20_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter32 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_21_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_9_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter30 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter30 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_ce1 = 1'b1;
    end else begin
        pow_reduce_anonymo_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Z3_V_fu_1894_p4 = {{ret_V_18_fu_1868_p2[42:35]}};

assign Z4_V_fu_1904_p1 = ret_V_18_fu_1868_p2[34:0];

assign Z4_ind_V_fu_1908_p4 = {{ret_V_18_fu_1868_p2[34:27]}};

assign add_ln1146_2_fu_1704_p2 = ($signed(sext_ln1146_fu_1688_p1) + $signed(add_ln1146_fu_1692_p2));

assign add_ln1146_7_fu_2162_p2 = (zext_ln1146_fu_2146_p1 + trunc_ln3_fu_2149_p3);

assign add_ln1146_fu_1692_p2 = ($signed(sext_ln654_1_fu_1678_p1) + $signed(lhs_V_13_fu_1667_p3));

assign add_ln654_fu_1682_p2 = ($signed(sext_ln654_fu_1674_p1) + $signed(sext_ln657_1_fu_1629_p1));

assign add_ln657_1_fu_1565_p2 = (zext_ln157_1_fu_1535_p1 + zext_ln157_2_fu_1539_p1);

assign add_ln657_2_fu_1615_p2 = (zext_ln657_fu_1612_p1 + add_ln657_reg_2677);

assign add_ln657_3_fu_1571_p2 = (zext_ln157_3_fu_1543_p1 + zext_ln157_4_fu_1547_p1);

assign add_ln657_4_fu_1577_p2 = (zext_ln157_5_fu_1551_p1 + zext_ln157_6_fu_1555_p1);

assign add_ln657_5_fu_1587_p2 = (zext_ln657_1_fu_1583_p1 + add_ln657_3_fu_1571_p2);

assign add_ln657_7_fu_1992_p2 = (ret_V_19_reg_2781_pp0_iter32_reg + zext_ln657_6_fu_1989_p1);

assign add_ln657_9_fu_2069_p2 = (exp_Z2P_m_1_V_reg_2807_pp0_iter34_reg + zext_ln657_8_fu_2066_p1);

assign add_ln657_fu_1559_p2 = (zext_ln157_fu_1531_p1 + pow_reduce_anonymo_19_q0);

assign add_ln805_fu_1811_p2 = (13'd1 + tmp_fu_1786_p4);

assign and_ln18_1_fu_714_p2 = (icmp_ln833_fu_660_p2 & icmp_ln833_2_fu_690_p2);

assign and_ln18_fu_702_p2 = (icmp_ln837_fu_696_p2 & icmp_ln833_2_fu_690_p2);

assign and_ln369_fu_666_p2 = (icmp_ln833_fu_660_p2 & icmp_ln369_fu_654_p2);

assign and_ln_fu_2196_p3 = {{tmp_13_fu_2186_p4}, {1'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1212 = ((icmp_ln467_reg_2336_pp0_iter36_reg == 1'd1) & (icmp_ln460_reg_2332_pp0_iter36_reg == 1'd1) & (or_ln415_reg_2328_pp0_iter36_reg == 1'd0) & (or_ln657_fu_2240_p2 == 1'd0) & (x_is_p1_reg_2319_pp0_iter36_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1333 = ((icmp_ln460_fu_748_p2 == 1'd0) & (or_ln415_fu_734_p2 == 1'd0) & (x_is_p1_fu_678_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1337 = ((icmp_ln460_fu_748_p2 == 1'd1) & (icmp_ln467_fu_762_p2 == 1'd0) & (or_ln415_fu_734_p2 == 1'd0) & (x_is_p1_fu_678_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_187 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_p_01254_reg_584 = 'bx;

assign ap_phi_reg_pp0_iter37_UnifiedRetVal_reg_608 = 'bx;

assign ap_return = ap_phi_mux_UnifiedRetVal_phi_fu_611_p4;

assign b_exp_1_fu_786_p2 = ($signed(12'd3074) + $signed(zext_ln502_fu_644_p1));

assign b_exp_3_fu_792_p3 = ((tmp_4_fu_768_p3[0:0] === 1'b1) ? b_exp_1_fu_786_p2 : b_exp_fu_648_p2);

assign b_exp_fu_648_p2 = ($signed(12'd3073) + $signed(zext_ln502_fu_644_p1));

assign bitcast_ln512_fu_2281_p1 = p_Result_24_fu_2271_p4;

assign eZ_V_1_fu_988_p3 = {{8'd128}, {p_Val2_13_reg_2405_pp0_iter8_reg}};

assign eZ_V_2_fu_1054_p4 = {{{{13'd4096}, {sub_ln685_reg_2437}}}, {1'd0}};

assign eZ_V_3_fu_1147_p3 = {{18'd131072}, {p_Val2_26_reg_2474}};

assign eZ_V_4_fu_1237_p3 = {{23'd4194304}, {p_Val2_33_reg_2511}};

assign eZ_V_5_fu_1327_p3 = {{28'd134217728}, {p_Val2_40_reg_2548}};

assign eZ_V_6_fu_1462_p3 = {{33'd4294967296}, {p_Val2_47_reg_2585_pp0_iter23_reg}};

assign eZ_V_fu_903_p3 = ((tmp_15_fu_874_p3[0:0] === 1'b1) ? tmp_2_fu_890_p4 : zext_ln1287_fu_899_p1);

assign exp_Z1P_m_1_l_V_fu_2078_p2 = (zext_ln657_9_fu_2074_p1 + zext_ln682_14_fu_2062_p1);

assign exp_Z2P_m_1_V_fu_2001_p2 = (zext_ln657_7_fu_1997_p1 + ret_V_20_fu_1986_p1);

assign f_Z4_V_fu_1928_p4 = {{pow_reduce_anonymo_q0[25:16]}};

assign grp_fu_1091_p0 = grp_fu_1091_p00;

assign grp_fu_1091_p00 = p_Val2_19_fu_1047_p3;

assign grp_fu_1091_p1 = grp_fu_1091_p10;

assign grp_fu_1091_p10 = a_V_2_reg_2443;

assign grp_fu_1181_p0 = grp_fu_1181_p00;

assign grp_fu_1181_p00 = p_Val2_26_reg_2474;

assign grp_fu_1181_p1 = grp_fu_1181_p10;

assign grp_fu_1181_p10 = a_V_3_reg_2480;

assign grp_fu_1271_p0 = grp_fu_1271_p00;

assign grp_fu_1271_p00 = p_Val2_33_reg_2511;

assign grp_fu_1271_p1 = grp_fu_1271_p10;

assign grp_fu_1271_p10 = a_V_4_reg_2517;

assign grp_fu_1361_p0 = grp_fu_1361_p00;

assign grp_fu_1361_p00 = p_Val2_40_reg_2548;

assign grp_fu_1361_p1 = grp_fu_1361_p10;

assign grp_fu_1361_p10 = a_V_5_reg_2554;

assign grp_fu_1423_p0 = grp_fu_1423_p00;

assign grp_fu_1423_p00 = p_Val2_47_reg_2585;

assign grp_fu_1423_p1 = grp_fu_1423_p10;

assign grp_fu_1423_p10 = a_V_6_reg_2591;

assign grp_fu_1432_p0 = 90'd418981761686000620659953;

assign grp_fu_1846_p0 = 83'd1636647506585939924452;

assign grp_fu_2302_p0 = 31'd23637;

assign grp_fu_835_p0 = ((tmp_4_reg_2340_pp0_iter1_reg[0:0] === 1'b1) ? r_V_23_fu_821_p1 : p_Result_22_fu_805_p4);

assign grp_fu_835_p1 = grp_fu_835_p10;

assign grp_fu_835_p10 = b_frac_tilde_inverse_reg_2360;

assign grp_fu_865_p0 = grp_fu_865_p00;

assign grp_fu_865_p00 = z1_V_fu_851_p3;

assign grp_fu_865_p1 = grp_fu_865_p10;

assign grp_fu_865_p10 = a_V_reg_2384;

assign grp_fu_982_p0 = grp_fu_982_p00;

assign grp_fu_982_p00 = p_Val2_13_reg_2405;

assign grp_fu_982_p1 = grp_fu_982_p10;

assign grp_fu_982_p10 = a_V_1_reg_2411;

assign icmp_ln369_fu_654_p2 = ((b_exp_fu_648_p2 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln415_fu_728_p2 = ((or_ln415_1_fu_720_p3 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln460_fu_748_p2 = ((or_ln460_2_fu_740_p3 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln467_fu_762_p2 = ((or_ln467_2_fu_754_p3 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln657_fu_1837_p2 = ((sext_ln657_4_fu_1833_p1 != m_frac_l_V_fu_1758_p3) ? 1'b1 : 1'b0);

assign icmp_ln805_fu_1805_p2 = ((trunc_ln805_fu_1802_p1 == 18'd0) ? 1'b1 : 1'b0);

assign icmp_ln833_1_fu_708_p2 = ((tmp_V_3_fu_630_p4 == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln833_2_fu_690_p2 = ((tmp_V_3_fu_630_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln833_fu_660_p2 = ((tmp_V_4_fu_640_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln837_fu_696_p2 = ((tmp_V_4_fu_640_p1 != 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln849_fu_2234_p2 = (($signed(tmp_20_fu_2224_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln853_fu_2245_p2 = (($signed(r_exp_V_2_fu_2217_p3) < $signed(13'd7170)) ? 1'b1 : 1'b0);

assign index0_V_fu_776_p4 = {{p_Val2_s_fu_618_p1[51:46]}};

assign lhs_V_10_fu_1367_p1 = ret_V_11_reg_2565_pp0_iter20_reg;

assign lhs_V_11_fu_1469_p3 = {{tmp_8_reg_2597_pp0_iter23_reg}, {64'd0}};

assign lhs_V_12_fu_1633_p3 = {{tmp_9_reg_2662_pp0_iter25_reg}, {45'd0}};

assign lhs_V_13_fu_1667_p3 = {{Elog2_V_reg_2672}, {30'd0}};

assign lhs_V_14_fu_1862_p1 = $signed(m_fix_V_reg_2712_pp0_iter29_reg);

assign lhs_V_15_fu_1938_p1 = Z4_V_reg_2766;

assign lhs_V_16_fu_2052_p5 = {{{{Z2_V_reg_2754_pp0_iter34_reg}, {1'd0}}, {tmp_11_reg_2813_pp0_iter34_reg}}, {2'd0}};

assign lhs_V_17_fu_2111_p1 = exp_Z1_V_reg_2829;

assign lhs_V_18_fu_2136_p3 = {{ret_V_21_reg_2849}, {49'd0}};

assign lhs_V_1_fu_933_p1 = ret_V_2_fu_927_p2;

assign lhs_V_2_fu_995_p3 = {{tmp_3_reg_2417_pp0_iter8_reg}, {14'd0}};

assign lhs_V_3_fu_1063_p3 = {{trunc_ln657_1_reg_2449}, {25'd0}};

assign lhs_V_4_fu_1097_p1 = ret_V_5_reg_2454_pp0_iter11_reg;

assign lhs_V_5_fu_1154_p3 = {{tmp_5_reg_2486}, {34'd0}};

assign lhs_V_6_fu_1187_p1 = ret_V_7_reg_2491_pp0_iter14_reg;

assign lhs_V_7_fu_1244_p3 = {{tmp_6_reg_2523}, {44'd0}};

assign lhs_V_8_fu_1277_p1 = ret_V_9_reg_2528_pp0_iter17_reg;

assign lhs_V_9_fu_1334_p3 = {{tmp_7_reg_2560}, {54'd0}};

assign lhs_V_fu_911_p3 = {{trunc_ln657_fu_871_p1}, {25'd0}};

assign log_sum_V_1_fu_1623_p2 = (zext_ln657_2_fu_1620_p1 + add_ln657_2_fu_1615_p2);

assign lshr_ln662_s_fu_2021_p4 = {{{Z2_V_reg_2754_pp0_iter33_reg}, {1'd0}}, {tmp_11_reg_2813}};

assign m_frac_l_V_fu_1758_p3 = {{tmp_s_reg_2702}, {52'd0}};

assign or_ln415_1_fu_720_p3 = {{31'd0}, {and_ln18_fu_702_p2}};

assign or_ln415_fu_734_p2 = (x_is_n1_fu_684_p2 | icmp_ln415_fu_728_p2);

assign or_ln460_2_fu_740_p3 = {{31'd0}, {and_ln18_1_fu_714_p2}};

assign or_ln467_2_fu_754_p3 = {{31'd0}, {icmp_ln833_1_fu_708_p2}};

assign or_ln657_fu_2240_p2 = (icmp_ln849_fu_2234_p2 | icmp_ln657_reg_2734_pp0_iter36_reg);

assign out_exp_V_fu_2265_p2 = (11'd1023 + trunc_ln168_fu_2261_p1);

assign p_Result_15_fu_1795_p3 = grp_fu_2302_p3[32'd30];

assign p_Result_22_fu_805_p4 = {{{{1'd1}, {tmp_V_4_reg_2313_pp0_iter1_reg}}}, {1'd0}};

assign p_Result_24_fu_2271_p4 = {{{{1'd0}, {out_exp_V_fu_2265_p2}}}, {tmp_V_fu_2251_p4}};

assign p_Result_s_fu_622_p3 = p_Val2_s_fu_618_p1[32'd63];

assign p_Val2_19_fu_1047_p3 = {{sub_ln685_reg_2437}, {1'd0}};

assign p_Val2_s_fu_618_p1 = base_r;

assign pow_reduce_anonymo_12_address0 = zext_ln498_5_fu_1450_p1;

assign pow_reduce_anonymo_13_address0 = zext_ln498_6_fu_1454_p1;

assign pow_reduce_anonymo_14_address0 = zext_ln498_10_fu_1458_p1;

assign pow_reduce_anonymo_15_address0 = zext_ln498_11_fu_1507_p1;

assign pow_reduce_anonymo_16_address0 = zext_ln498_1_fu_1438_p1;

assign pow_reduce_anonymo_17_address0 = zext_ln498_2_fu_1442_p1;

assign pow_reduce_anonymo_18_address0 = zext_ln498_3_fu_2017_p1;

assign pow_reduce_anonymo_19_address0 = zext_ln498_reg_2350_pp0_iter23_reg;

assign pow_reduce_anonymo_20_address0 = zext_ln498_fu_800_p1;

assign pow_reduce_anonymo_21_address0 = zext_ln498_9_fu_1982_p1;

assign pow_reduce_anonymo_9_address0 = zext_ln498_4_fu_1446_p1;

assign pow_reduce_anonymo_address0 = zext_ln498_7_fu_1918_p1;

assign pow_reduce_anonymo_address1 = zext_ln498_8_fu_1923_p1;

assign r_V_23_fu_821_p1 = r_V_s_fu_814_p3;

assign r_V_31_fu_1596_p0 = zext_ln1070_fu_1593_p1;

assign r_V_31_fu_1596_p1 = zext_ln1070_fu_1593_p1;

assign r_V_31_fu_1596_p2 = (r_V_31_fu_1596_p0 * r_V_31_fu_1596_p1);

assign r_V_34_fu_1966_p0 = r_V_34_fu_1966_p00;

assign r_V_34_fu_1966_p00 = tmp_i_fu_1951_p4;

assign r_V_34_fu_1966_p1 = r_V_34_fu_1966_p10;

assign r_V_34_fu_1966_p10 = ret_V_19_reg_2781;

assign r_V_34_fu_1966_p2 = (r_V_34_fu_1966_p0 * r_V_34_fu_1966_p1);

assign r_V_35_fu_2036_p0 = r_V_35_fu_2036_p00;

assign r_V_35_fu_2036_p00 = lshr_ln662_s_fu_2021_p4;

assign r_V_35_fu_2036_p1 = r_V_35_fu_2036_p10;

assign r_V_35_fu_2036_p10 = exp_Z2P_m_1_V_reg_2807;

assign r_V_35_fu_2036_p2 = (r_V_35_fu_2036_p0 * r_V_35_fu_2036_p1);

assign r_V_36_fu_2126_p0 = r_V_36_fu_2126_p00;

assign r_V_36_fu_2126_p00 = exp_Z1_hi_V_reg_2839;

assign r_V_36_fu_2126_p1 = r_V_36_fu_2126_p10;

assign r_V_36_fu_2126_p10 = exp_Z1P_m_1_V_reg_2834;

assign r_V_36_fu_2126_p2 = (r_V_36_fu_2126_p0 * r_V_36_fu_2126_p1);

assign r_V_s_fu_814_p3 = {{1'd1}, {tmp_V_4_reg_2313_pp0_iter1_reg}};

assign r_exp_V_2_fu_2217_p3 = ((tmp_19_fu_2178_p3[0:0] === 1'b1) ? r_exp_V_3_reg_2727_pp0_iter36_reg : r_exp_V_fu_2204_p2);

assign r_exp_V_3_fu_1825_p3 = ((p_Result_15_fu_1795_p3[0:0] === 1'b1) ? select_ln805_fu_1817_p3 : tmp_fu_1786_p4);

assign r_exp_V_fu_2204_p2 = ($signed(13'd8191) + $signed(r_exp_V_3_reg_2727_pp0_iter36_reg));

assign ret_V_10_fu_1291_p2 = (lhs_V_8_fu_1277_p1 - zext_ln682_8_fu_1287_p1);

assign ret_V_11_fu_1349_p2 = (zext_ln682_9_fu_1341_p1 + rhs_V_9_fu_1345_p1);

assign ret_V_12_fu_1381_p2 = (lhs_V_10_fu_1367_p1 - zext_ln682_10_fu_1377_p1);

assign ret_V_13_fu_1484_p2 = (zext_ln682_11_fu_1476_p1 + rhs_V_11_fu_1480_p1);

assign ret_V_14_fu_1501_p2 = (ret_V_13_fu_1484_p2 - zext_ln682_12_fu_1497_p1);

assign ret_V_15_fu_1647_p2 = (zext_ln682_13_fu_1640_p1 - zext_ln657_3_fu_1644_p1);

assign ret_V_16_fu_1698_p2 = ($signed(add_ln654_fu_1682_p2) + $signed(sum_V_fu_1663_p1));

assign ret_V_18_fu_1868_p2 = ($signed(lhs_V_14_fu_1862_p1) - $signed(rhs_V_14_fu_1865_p1));

assign ret_V_19_fu_1945_p2 = (lhs_V_15_fu_1938_p1 + rhs_V_15_fu_1941_p1);

assign ret_V_20_fu_1986_p1 = tmp_i_reg_2792;

assign ret_V_21_fu_2114_p2 = (59'd16 + lhs_V_17_fu_2111_p1);

assign ret_V_22_fu_2156_p2 = (lhs_V_18_fu_2136_p3 + zext_ln657_11_fu_2143_p1);

assign ret_V_2_fu_927_p2 = (zext_ln682_1_fu_919_p1 + rhs_V_fu_923_p1);

assign ret_V_3_fu_940_p2 = (lhs_V_1_fu_933_p1 - rhs_V_1_fu_937_p1);

assign ret_V_4_fu_1010_p2 = (zext_ln682_2_fu_1002_p1 + rhs_V_2_fu_1006_p1);

assign ret_V_5_fu_1078_p2 = (zext_ln682_3_fu_1070_p1 + rhs_V_3_fu_1074_p1);

assign ret_V_6_fu_1111_p2 = (lhs_V_4_fu_1097_p1 - zext_ln682_4_fu_1107_p1);

assign ret_V_7_fu_1169_p2 = (zext_ln682_5_fu_1161_p1 + rhs_V_5_fu_1165_p1);

assign ret_V_8_fu_1201_p2 = (lhs_V_6_fu_1187_p1 - zext_ln682_6_fu_1197_p1);

assign ret_V_9_fu_1259_p2 = (zext_ln682_7_fu_1251_p1 + rhs_V_7_fu_1255_p1);

assign rhs_V_10_fu_1370_p3 = {{r_V_29_reg_2580}, {21'd0}};

assign rhs_V_11_fu_1480_p1 = eZ_V_6_fu_1462_p3;

assign rhs_V_12_fu_1490_p3 = {{r_V_30_reg_2612}, {26'd0}};

assign rhs_V_13_fu_1775_p3 = {{p_Result_23_reg_2722}, {18'd131072}};

assign rhs_V_14_fu_1865_p1 = $signed(m_fix_a_V_reg_2744);

assign rhs_V_15_fu_1941_p1 = f_Z4_V_fu_1928_p4;

assign rhs_V_1_fu_937_p1 = r_V_24_reg_2400;

assign rhs_V_2_fu_1006_p1 = eZ_V_1_fu_988_p3;

assign rhs_V_3_fu_1074_p1 = eZ_V_2_fu_1054_p4;

assign rhs_V_4_fu_1100_p3 = {{r_V_26_reg_2469}, {6'd0}};

assign rhs_V_5_fu_1165_p1 = eZ_V_3_fu_1147_p3;

assign rhs_V_6_fu_1190_p3 = {{r_V_27_reg_2506}, {11'd0}};

assign rhs_V_7_fu_1255_p1 = eZ_V_4_fu_1237_p3;

assign rhs_V_8_fu_1280_p3 = {{r_V_28_reg_2543}, {16'd0}};

assign rhs_V_9_fu_1345_p1 = eZ_V_5_fu_1327_p3;

assign rhs_V_fu_923_p1 = eZ_V_fu_903_p3;

assign select_ln415_fu_2104_p3 = ((icmp_ln415_reg_2323_pp0_iter35_reg[0:0] === 1'b1) ? 64'd9223372036854775807 : 64'd4607182418800017408);

assign select_ln656_fu_2209_p3 = ((tmp_19_fu_2178_p3[0:0] === 1'b1) ? trunc_ln662_s_fu_2168_p4 : and_ln_fu_2196_p3);

assign select_ln658_fu_2293_p3 = ((tmp_21_fu_2286_p3[0:0] === 1'b1) ? 64'd0 : 64'd9218868437227405312);

assign select_ln805_fu_1817_p3 = ((icmp_ln805_fu_1805_p2[0:0] === 1'b1) ? tmp_fu_1786_p4 : add_ln805_fu_1811_p2);

assign sext_ln1146_fu_1688_p1 = trunc_ln662_1_fu_1653_p4;

assign sext_ln654_1_fu_1678_p1 = log_sum_V_1_fu_1623_p2;

assign sext_ln654_fu_1674_p1 = lhs_V_13_fu_1667_p3;

assign sext_ln657_1_fu_1629_p1 = log_sum_V_1_fu_1623_p2;

assign sext_ln657_4_fu_1833_p1 = $signed(shl_ln_fu_1765_p3);

assign sf_fu_881_p4 = {{{{5'd16}, {mul_ln682_reg_2375_pp0_iter5_reg}}}, {16'd0}};

assign shl_ln685_1_fu_1016_p3 = {{r_V_25_reg_2432}, {1'd0}};

assign shl_ln_fu_1765_p3 = {{tmp_1_reg_2707}, {52'd0}};

assign sub_ln685_fu_1027_p2 = (ret_V_4_fu_1010_p2 - zext_ln685_fu_1023_p1);

assign sum_V_fu_1663_p1 = trunc_ln662_1_fu_1653_p4;

assign tmp_13_fu_2186_p4 = {{ret_V_22_fu_2156_p2[106:49]}};

assign tmp_15_fu_874_p3 = mul_ln682_reg_2375_pp0_iter5_reg[32'd53];

assign tmp_19_fu_2178_p3 = add_ln1146_7_fu_2162_p2[32'd106];

assign tmp_20_fu_2224_p4 = {{r_exp_V_2_fu_2217_p3[12:10]}};

assign tmp_21_fu_2286_p3 = ret_V_16_reg_2697_pp0_iter36_reg[32'd120];

assign tmp_2_fu_890_p4 = {{{{5'd16}, {mul_ln682_reg_2375_pp0_iter5_reg}}}, {17'd0}};

assign tmp_4_fu_768_p3 = p_Val2_s_fu_618_p1[32'd51];

assign tmp_V_3_fu_630_p4 = {{p_Val2_s_fu_618_p1[62:52]}};

assign tmp_V_4_fu_640_p1 = p_Val2_s_fu_618_p1[51:0];

assign tmp_V_fu_2251_p4 = {{select_ln656_fu_2209_p3[56:5]}};

assign tmp_fu_1786_p4 = {{grp_fu_2302_p3[30:18]}};

assign tmp_i_fu_1951_p4 = {{{Z3_V_reg_2761_pp0_iter31_reg}, {9'd0}}, {p_Val2_71_reg_2787}};

assign trunc_ln1146_fu_2132_p1 = ret_V_21_fu_2114_p2[57:0];

assign trunc_ln168_fu_2261_p1 = r_exp_V_2_fu_2217_p3[10:0];

assign trunc_ln3_fu_2149_p3 = {{trunc_ln1146_reg_2860}, {49'd0}};

assign trunc_ln657_1_fu_1043_p1 = sub_ln685_fu_1027_p2[75:0];

assign trunc_ln657_fu_871_p1 = mul_ln682_reg_2375_pp0_iter5_reg[49:0];

assign trunc_ln662_1_fu_1653_p4 = {{ret_V_15_fu_1647_p2[117:45]}};

assign trunc_ln662_s_fu_2168_p4 = {{ret_V_22_fu_2156_p2[107:49]}};

assign trunc_ln805_fu_1802_p1 = grp_fu_2302_p3[17:0];

assign x_is_n1_fu_684_p2 = (p_Result_s_fu_622_p3 & and_ln369_fu_666_p2);

assign x_is_p1_fu_678_p2 = (xor_ln936_fu_672_p2 & and_ln369_fu_666_p2);

assign xor_ln936_fu_672_p2 = (p_Result_s_fu_622_p3 ^ 1'd1);

assign z1_V_fu_851_p3 = {{mul_ln682_reg_2375}, {17'd0}};

assign zext_ln1070_fu_1593_p1 = trunc_ln2_reg_2667;

assign zext_ln1146_fu_2146_p1 = r_V_36_reg_2854;

assign zext_ln1287_fu_899_p1 = sf_fu_881_p4;

assign zext_ln157_1_fu_1535_p1 = pow_reduce_anonymo_17_q0;

assign zext_ln157_2_fu_1539_p1 = pow_reduce_anonymo_9_q0;

assign zext_ln157_3_fu_1543_p1 = pow_reduce_anonymo_12_q0;

assign zext_ln157_4_fu_1547_p1 = pow_reduce_anonymo_13_q0;

assign zext_ln157_5_fu_1551_p1 = pow_reduce_anonymo_14_q0;

assign zext_ln157_6_fu_1555_p1 = pow_reduce_anonymo_15_q0;

assign zext_ln157_fu_1531_p1 = pow_reduce_anonymo_16_q0;

assign zext_ln498_10_fu_1458_p1 = a_V_5_reg_2554_pp0_iter23_reg;

assign zext_ln498_11_fu_1507_p1 = a_V_6_reg_2591_pp0_iter23_reg;

assign zext_ln498_1_fu_1438_p1 = a_V_reg_2384_pp0_iter23_reg;

assign zext_ln498_2_fu_1442_p1 = a_V_1_reg_2411_pp0_iter23_reg;

assign zext_ln498_3_fu_2017_p1 = m_diff_hi_V_reg_2749_pp0_iter33_reg;

assign zext_ln498_4_fu_1446_p1 = a_V_2_reg_2443_pp0_iter23_reg;

assign zext_ln498_5_fu_1450_p1 = a_V_3_reg_2480_pp0_iter23_reg;

assign zext_ln498_6_fu_1454_p1 = a_V_4_reg_2517_pp0_iter23_reg;

assign zext_ln498_7_fu_1918_p1 = Z4_ind_V_fu_1908_p4;

assign zext_ln498_8_fu_1923_p1 = Z3_V_fu_1894_p4;

assign zext_ln498_9_fu_1982_p1 = Z2_V_reg_2754_pp0_iter31_reg;

assign zext_ln498_fu_800_p1 = index0_V_fu_776_p4;

assign zext_ln502_fu_644_p1 = tmp_V_3_fu_630_p4;

assign zext_ln657_11_fu_2143_p1 = r_V_36_reg_2854;

assign zext_ln657_1_fu_1583_p1 = add_ln657_4_fu_1577_p2;

assign zext_ln657_2_fu_1620_p1 = add_ln657_5_reg_2687;

assign zext_ln657_3_fu_1644_p1 = lshr_ln_reg_2692;

assign zext_ln657_6_fu_1989_p1 = tmp_10_reg_2797;

assign zext_ln657_7_fu_1997_p1 = add_ln657_7_fu_1992_p2;

assign zext_ln657_8_fu_2066_p1 = tmp_12_reg_2824;

assign zext_ln657_9_fu_2074_p1 = add_ln657_9_fu_2069_p2;

assign zext_ln657_fu_1612_p1 = add_ln657_1_reg_2682;

assign zext_ln682_10_fu_1377_p1 = rhs_V_10_fu_1370_p3;

assign zext_ln682_11_fu_1476_p1 = lhs_V_11_fu_1469_p3;

assign zext_ln682_12_fu_1497_p1 = rhs_V_12_fu_1490_p3;

assign zext_ln682_13_fu_1640_p1 = lhs_V_12_fu_1633_p3;

assign zext_ln682_14_fu_2062_p1 = lhs_V_16_fu_2052_p5;

assign zext_ln682_1_fu_919_p1 = lhs_V_fu_911_p3;

assign zext_ln682_2_fu_1002_p1 = lhs_V_2_fu_995_p3;

assign zext_ln682_3_fu_1070_p1 = lhs_V_3_fu_1063_p3;

assign zext_ln682_4_fu_1107_p1 = rhs_V_4_fu_1100_p3;

assign zext_ln682_5_fu_1161_p1 = lhs_V_5_fu_1154_p3;

assign zext_ln682_6_fu_1197_p1 = rhs_V_6_fu_1190_p3;

assign zext_ln682_7_fu_1251_p1 = lhs_V_7_fu_1244_p3;

assign zext_ln682_8_fu_1287_p1 = rhs_V_8_fu_1280_p3;

assign zext_ln682_9_fu_1341_p1 = lhs_V_9_fu_1334_p3;

assign zext_ln685_fu_1023_p1 = shl_ln685_1_fu_1016_p3;

always @ (posedge ap_clk) begin
    zext_ln498_reg_2350[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln498_reg_2350_pp0_iter1_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln498_reg_2350_pp0_iter2_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln498_reg_2350_pp0_iter3_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln498_reg_2350_pp0_iter4_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln498_reg_2350_pp0_iter5_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln498_reg_2350_pp0_iter6_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln498_reg_2350_pp0_iter7_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln498_reg_2350_pp0_iter8_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln498_reg_2350_pp0_iter9_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln498_reg_2350_pp0_iter10_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln498_reg_2350_pp0_iter11_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln498_reg_2350_pp0_iter12_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln498_reg_2350_pp0_iter13_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln498_reg_2350_pp0_iter14_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln498_reg_2350_pp0_iter15_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln498_reg_2350_pp0_iter16_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln498_reg_2350_pp0_iter17_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln498_reg_2350_pp0_iter18_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln498_reg_2350_pp0_iter19_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln498_reg_2350_pp0_iter20_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln498_reg_2350_pp0_iter21_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln498_reg_2350_pp0_iter22_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln498_reg_2350_pp0_iter23_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    ret_V_5_reg_2454[0] <= 1'b0;
    ret_V_5_reg_2454_pp0_iter11_reg[0] <= 1'b0;
    tmp_i_reg_2792[34:26] <= 9'b000000000;
end

endmodule //pow_generic_double_s
