// Seed: 1002209017
module module_0 ();
  wire id_1;
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output logic id_1,
    input tri id_2,
    input wor id_3,
    input tri id_4,
    output supply1 id_5,
    output supply0 id_6,
    input supply1 id_7,
    output wand id_8,
    output supply1 id_9,
    output wand id_10,
    output wire id_11
    , id_14,
    input wand id_12
);
  wire id_15;
  initial begin : LABEL_0
    id_1 <= 1;
  end
  wire id_16;
  module_0 modCall_1 ();
endmodule
