<?xml version="1.0"?>
<dblpperson name="Vinay B. Y. Kumar" pid="39/3973" n="17">
<person key="homepages/39/3973" mdate="2021-01-03">
<author pid="39/3973">Vinay B. Y. Kumar</author>
<url>https://orcid.org/0000-0001-8363-2852</url>
</person>
<r><article key="journals/jhss/KumarDGBHCM20" mdate="2020-12-01">
<author orcid="0000-0001-8363-2852" pid="39/3973">Vinay B. Y. Kumar</author>
<author pid="128/3106">Suman Deb</author>
<author pid="83/7953-1">Naina Gupta 0001</author>
<author pid="94/7837">Shivam Bhasin</author>
<author pid="218/1227">Jawad Haj-Yahya</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="01/1397">Avi Mendelson</author>
<title>Towards Designing a Secure RISC-V System-on-Chip: ITUS.</title>
<pages>329-342</pages>
<year>2020</year>
<volume>4</volume>
<journal>J. Hardw. Syst. Secur.</journal>
<number>4</number>
<ee>https://doi.org/10.1007/s41635-020-00108-8</ee>
<url>db/journals/jhss/jhss4.html#KumarDGBHCM20</url>
</article>
</r>
<r><inproceedings key="conf/acisp/BaksiKKBSC20" mdate="2020-12-29">
<author pid="160/3845">Anubhab Baksi</author>
<author orcid="0000-0001-8363-2852" pid="39/3973">Vinay B. Y. Kumar</author>
<author pid="271/9688">Banashri Karmakar</author>
<author pid="94/7837">Shivam Bhasin</author>
<author pid="32/6561">Dhiman Saha</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>A Novel Duplication Based Countermeasure to Statistical Ineffective Fault Analysis.</title>
<pages>525-542</pages>
<year>2020</year>
<booktitle>ACISP</booktitle>
<ee>https://doi.org/10.1007/978-3-030-55304-3_27</ee>
<crossref>conf/acisp/2020</crossref>
<url>db/conf/acisp/acisp2020.html#BaksiKKBSC20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/Kumar0CKKN20" mdate="2020-12-29">
<author orcid="0000-0001-8363-2852" pid="39/3973">Vinay B. Y. Kumar</author>
<author pid="83/7953-1">Naina Gupta 0001</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="06/9">Michael Kasper</author>
<author pid="34/4605">Christoph Krau&#223;</author>
<author pid="62/7604">Ruben Niederhagen</author>
<title>Post-Quantum Secure Boot.</title>
<pages>1582-1585</pages>
<year>2020</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE48585.2020.9116252</ee>
<crossref>conf/date/2020</crossref>
<url>db/conf/date/date2020.html#Kumar0CKKN20</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/iacr/BaksiKKBSC20" mdate="2020-10-30">
<author pid="160/3845">Anubhab Baksi</author>
<author pid="39/3973">Vinay B. Y. Kumar</author>
<author pid="271/9688">Banashri Karmakar</author>
<author pid="94/7837">Shivam Bhasin</author>
<author pid="32/6561">Dhiman Saha</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>A Novel Duplication Based Countermeasure To Statistical Ineffective Fault Analysis.</title>
<pages>1268</pages>
<year>2020</year>
<volume>2020</volume>
<journal>IACR Cryptol. ePrint Arch.</journal>
<ee type="oa">https://eprint.iacr.org/2020/1268</ee>
<url>db/journals/iacr/iacr2020.html#BaksiKKBSC20</url>
</article>
</r>
<r><article publtype="informal" key="journals/iacr/BaksiBBCK20" mdate="2021-01-04">
<author pid="160/3845">Anubhab Baksi</author>
<author pid="94/7837">Shivam Bhasin</author>
<author pid="05/10163">Jakub Breier</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="39/3973">Vinay B. Y. Kumar</author>
<title>Feeding Three Birds With One Scone: A Generic Duplication Based Countermeasure To Fault Attacks (Extended Version).</title>
<pages>1542</pages>
<year>2020</year>
<volume>2020</volume>
<journal>IACR Cryptol. ePrint Arch.</journal>
<ee type="oa">https://eprint.iacr.org/2020/1542</ee>
<url>db/journals/iacr/iacr2020.html#BaksiBBCK20</url>
</article>
</r>
<r><inproceedings key="conf/ats/KumarDKKCM19" mdate="2020-12-29">
<author orcid="0000-0001-8363-2852" pid="39/3973">Vinay B. Y. Kumar</author>
<author pid="128/3106">Suman Deb</author>
<author pid="41/11351">Rupesh Kumar</author>
<author pid="127/2364">Mustafa Khairallah</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="01/1397">Avi Mendelson</author>
<title>Recruiting Fault Tolerance Techniques for Microprocessor Security.</title>
<pages>80-85</pages>
<year>2019</year>
<booktitle>ATS</booktitle>
<ee>https://doi.org/10.1109/ATS47505.2019.00015</ee>
<crossref>conf/ats/2019</crossref>
<url>db/conf/ats/ats2019.html#KumarDKKCM19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/socc/KumarCHM19" mdate="2020-12-29">
<author orcid="0000-0001-8363-2852" pid="39/3973">Vinay B. Y. Kumar</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="218/1227">Jawad Haj-Yahya</author>
<author pid="01/1397">Avi Mendelson</author>
<title>ITUS: A Secure RISC-V System-on-Chip.</title>
<pages>418-423</pages>
<year>2019</year>
<booktitle>SoCC</booktitle>
<ee>https://doi.org/10.1109/SOCC46988.2019.1570564307</ee>
<crossref>conf/socc/2019</crossref>
<url>db/conf/socc/socc2019.html#KumarCHM19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/KumarSDP18" mdate="2020-12-29">
<author orcid="0000-0001-8363-2852" pid="39/3973">Vinay B. Y. Kumar</author>
<author pid="217/0997">Deval Shah</author>
<author pid="141/0549">Mandar Datar</author>
<author pid="70/178">Sachin B. Patkar</author>
<title>Lightweight Forth Programmable NoCs.</title>
<pages>368-373</pages>
<year>2018</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2018.92</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/VLSID.2018.92</ee>
<crossref>conf/vlsid/2018</crossref>
<url>db/conf/vlsid/vlsid2018.html#KumarSDP18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/KumarDDPNP16" mdate="2020-12-29">
<author orcid="0000-0001-8363-2852" pid="39/3973">Vinay B. Y. Kumar</author>
<author pid="177/5678">Kulshreshth Dhiman</author>
<author pid="141/0549">Mandar Datar</author>
<author pid="177/6007">Akash Pacharne</author>
<author pid="05/5131">H. Narayanan</author>
<author pid="70/178">Sachin B. Patkar</author>
<title>Relaxation Based Circuit Simulation Acceleration over CPU-FPGA.</title>
<pages>409-414</pages>
<year>2016</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2016.84</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/VLSID.2016.84</ee>
<crossref>conf/vlsid/2016</crossref>
<url>db/conf/vlsid/vlsid2016.html#KumarDDPNP16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vdat/DashBKTP15" mdate="2020-12-29">
<author pid="167/2411">Satyabrata Dash</author>
<author pid="167/2577">Vivek Bangera</author>
<author orcid="0000-0001-8363-2852" pid="39/3973">Vinay B. Y. Kumar</author>
<author pid="81/828">Gaurav Trivedi</author>
<author pid="70/178">Sachin B. Patkar</author>
<title>Parallel two step random walk algorithm to analyze VLSI power grid networks.</title>
<pages>1-2</pages>
<year>2015</year>
<booktitle>VDAT</booktitle>
<ee>https://doi.org/10.1109/ISVDAT.2015.7208101</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISVDAT.2015.7208101</ee>
<crossref>conf/vdat/2015</crossref>
<url>db/conf/vdat/vdat2015.html#DashBKTP15</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/KumarEDTADP15" mdate="2018-08-13">
<author pid="39/3973">Vinay B. Y. Kumar</author>
<author pid="161/3146">Pinalkumar Engineer</author>
<author pid="141/0549">Mandar Datar</author>
<author pid="129/7577">Yatish Turakhia</author>
<author pid="37/2620">Saurabh Agarwal</author>
<author pid="167/4040">Sanket Diwale</author>
<author pid="70/178">Sachin B. Patkar</author>
<title>Framework for Application Mapping over Packet-Switched Network of FPGAs: Case Studies.</title>
<year>2015</year>
<volume>abs/1508.06823</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1508.06823</ee>
<url>db/journals/corr/corr1508.html#KumarEDTADP15</url>
</article>
</r>
<r><inproceedings key="conf/iccd/KumarMP14" mdate="2020-12-29">
<author orcid="0000-0001-8363-2852" pid="39/3973">Vinay B. Y. Kumar</author>
<author pid="87/11142">Shovan Maity</author>
<author pid="70/178">Sachin B. Patkar</author>
<title>Storage-allocation to sequential structures in High-Level Synthesis-assisted prototyping.</title>
<pages>464-469</pages>
<year>2014</year>
<booktitle>ICCD</booktitle>
<ee>https://doi.org/10.1109/ICCD.2014.6974720</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICCD.2014.6974720</ee>
<crossref>conf/iccd/2014</crossref>
<url>db/conf/iccd/iccd2014.html#KumarMP14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vdat/KumarKP14" mdate="2020-12-29">
<author pid="82/2381">Vivek Kumar</author>
<author orcid="0000-0001-8363-2852" pid="39/3973">Vinay B. Y. Kumar</author>
<author pid="70/178">Sachin B. Patkar</author>
<title>FPGA-based implementation of M4RM for matrix multiplication over GF(2).</title>
<pages>1-2</pages>
<year>2014</year>
<booktitle>VDAT</booktitle>
<ee>https://doi.org/10.1109/ISVDAT.2014.6881072</ee>
<crossref>conf/vdat/2014</crossref>
<url>db/conf/vdat/vdat2014.html#KumarKP14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi-dat/PorwalDKP14" mdate="2020-12-29">
<author pid="93/2287">Janak Porwal</author>
<author pid="167/4040">Sanket Diwale</author>
<author orcid="0000-0001-8363-2852" pid="39/3973">Vinay B. Y. Kumar</author>
<author pid="70/178">Sachin B. Patkar</author>
<title>Projective Geometry and precedence constraint based application mapping on multicore network-on-chip systems.</title>
<pages>1-4</pages>
<year>2014</year>
<booktitle>VLSI-DAT</booktitle>
<ee>https://doi.org/10.1109/VLSI-DAT.2014.6834911</ee>
<crossref>conf/vlsi-dat/2014</crossref>
<url>db/conf/vlsi-dat/vlsi-dat2014.html#PorwalDKP14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/peccs/SaxenaKSNP13" mdate="2013-07-14">
<author pid="90/105">Prateek Saxena</author>
<author pid="39/3973">Vinay B. Y. Kumar</author>
<author pid="132/2264">Dilawar Singh</author>
<author pid="05/5131">H. Narayanan</author>
<author pid="70/178">Sachin B. Patkar</author>
<title>Hardware-software Scalable Architectures for Gaussian Elimination over GF(2) and Higher Galois Fields.</title>
<pages>195-201</pages>
<year>2013</year>
<booktitle>PECCS</booktitle>
<crossref>conf/peccs/2013</crossref>
<url>db/conf/peccs/peccs2013.html#SaxenaKSNP13</url>
</inproceedings>
</r>
<r><article key="journals/ijpp/KumarJPN10" mdate="2020-12-29">
<author orcid="0000-0001-8363-2852" pid="39/3973">Vinay B. Y. Kumar</author>
<author pid="63/6495">Siddharth Joshi</author>
<author pid="70/178">Sachin B. Patkar</author>
<author pid="05/5131">H. Narayanan</author>
<title>FPGA Based High Performance Double-Precision Matrix Multiplication.</title>
<pages>322-338</pages>
<year>2010</year>
<volume>38</volume>
<journal>Int. J. Parallel Program.</journal>
<number>3-4</number>
<ee>https://doi.org/10.1007/s10766-010-0131-8</ee>
<url>db/journals/ijpp/ijpp38.html#KumarJPN10</url>
</article>
</r>
<r><inproceedings key="conf/vlsid/KumarJPN09" mdate="2020-12-29">
<author orcid="0000-0001-8363-2852" pid="39/3973">Vinay B. Y. Kumar</author>
<author pid="63/6495">Siddharth Joshi</author>
<author pid="70/178">Sachin B. Patkar</author>
<author pid="05/5131">H. Narayanan</author>
<title>FPGA Based High Performance Double-Precision Matrix Multiplication.</title>
<pages>341-346</pages>
<year>2009</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSI.Design.2009.13</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/VLSI.Design.2009.13</ee>
<crossref>conf/vlsid/2009</crossref>
<url>db/conf/vlsid/vlsid2009.html#KumarJPN09</url>
</inproceedings>
</r>
<coauthors n="34" nc="2">
<co c="0"><na f="a/Agarwal:Saurabh" pid="37/2620">Saurabh Agarwal</na></co>
<co c="1"><na f="b/Baksi:Anubhab" pid="160/3845">Anubhab Baksi</na></co>
<co c="0"><na f="b/Bangera:Vivek" pid="167/2577">Vivek Bangera</na></co>
<co c="1"><na f="b/Bhasin:Shivam" pid="94/7837">Shivam Bhasin</na></co>
<co c="1"><na f="b/Breier:Jakub" pid="05/10163">Jakub Breier</na></co>
<co c="1"><na f="c/Chattopadhyay:Anupam" pid="99/4535">Anupam Chattopadhyay</na></co>
<co c="0"><na f="d/Dash:Satyabrata" pid="167/2411">Satyabrata Dash</na></co>
<co c="0"><na f="d/Datar:Mandar" pid="141/0549">Mandar Datar</na></co>
<co c="1"><na f="d/Deb:Suman" pid="128/3106">Suman Deb</na></co>
<co c="0"><na f="d/Dhiman:Kulshreshth" pid="177/5678">Kulshreshth Dhiman</na></co>
<co c="0"><na f="d/Diwale:Sanket" pid="167/4040">Sanket Diwale</na></co>
<co c="0"><na f="e/Engineer:Pinalkumar" pid="161/3146">Pinalkumar Engineer</na></co>
<co c="1"><na f="g/Gupta_0001:Naina" pid="83/7953-1">Naina Gupta 0001</na></co>
<co c="1"><na f="h/Haj=Yahya:Jawad" pid="218/1227">Jawad Haj-Yahya</na></co>
<co c="0"><na f="j/Joshi:Siddharth" pid="63/6495">Siddharth Joshi</na></co>
<co c="1"><na f="k/Karmakar:Banashri" pid="271/9688">Banashri Karmakar</na></co>
<co c="1"><na f="k/Kasper:Michael" pid="06/9">Michael Kasper</na></co>
<co c="1"><na f="k/Khairallah:Mustafa" pid="127/2364">Mustafa Khairallah</na></co>
<co c="1"><na f="k/Krau=szlig=:Christoph" pid="34/4605">Christoph Krau&#223;</na></co>
<co c="1"><na f="k/Kumar:Rupesh" pid="41/11351">Rupesh Kumar</na></co>
<co c="0"><na f="k/Kumar:Vivek" pid="82/2381">Vivek Kumar</na></co>
<co c="0"><na f="m/Maity:Shovan" pid="87/11142">Shovan Maity</na></co>
<co c="1"><na f="m/Mendelson:Avi" pid="01/1397">Avi Mendelson</na></co>
<co c="0"><na f="n/Narayanan:H=" pid="05/5131">H. Narayanan</na></co>
<co c="1"><na f="n/Niederhagen:Ruben" pid="62/7604">Ruben Niederhagen</na></co>
<co c="0"><na f="p/Pacharne:Akash" pid="177/6007">Akash Pacharne</na></co>
<co c="0"><na f="p/Patkar:Sachin_B=" pid="70/178">Sachin B. Patkar</na></co>
<co c="0"><na f="p/Porwal:Janak" pid="93/2287">Janak Porwal</na></co>
<co c="1"><na f="s/Saha:Dhiman" pid="32/6561">Dhiman Saha</na></co>
<co c="0"><na f="s/Saxena:Prateek" pid="90/105">Prateek Saxena</na></co>
<co c="0"><na f="s/Shah:Deval" pid="217/0997">Deval Shah</na></co>
<co c="0"><na f="s/Singh:Dilawar" pid="132/2264">Dilawar Singh</na></co>
<co c="0"><na f="t/Trivedi:Gaurav" pid="81/828">Gaurav Trivedi</na></co>
<co c="0"><na f="t/Turakhia:Yatish" pid="129/7577">Yatish Turakhia</na></co>
</coauthors>
</dblpperson>

