# Programmable Output Drive Strength

For LVCMOS, LVTTL, LVDS, and PPDS I/O standards, the I/O output buffer has programmable drive strength control to mitigate the effects of high-signal attenuation caused by long transmission lines.

The following table lists the programmable drive strength support and settings.

<table id="ID-000022C9"><thead><tr id="ID-000022D4"><th id="ID-000022D5">

I/O Standards

</th><th id="ID-000022D7">

Supported I/O Types

</th><th id="ID-000022D9">

Drive Strength Settings \(mA\)

</th></tr></thead><tbody><tr id="ID-000022DC"><td id="ID-000022DD">

LVTTL

</td><td id="ID-000022DF">

GPIO \(output only\)

</td><td id="ID-000022E1">

2, 4, 8, 12, 16, 20**Note:** Default is 8.

</td></tr><tr id="ID-000022E3"><td id="ID-000022E4">

LVCMOS33

</td><td id="ID-000022E6">

GPIO \(output only\)

</td><td id="ID-000022E8">

2, 4, 8, 12, 16, 20**Note:** Default is 8.

</td></tr><tr id="ID-000022EA"><td id="ID-000022EB">

LVCMOS25

</td><td id="ID-000022ED">

GPIO \(output only\)

</td><td id="ID-000022EF">

2, 4, 6, 8, 12, 16**Note:** Default is 8.

</td></tr><tr id="ID-000022F1"><td id="ID-000022F2">

LVDS25 and LVDS33

</td><td id="ID-000022F4">

GPIO \(output only\)

</td><td id="ID-000022F6">

3, 3.5, 4, 6[1](#ID-00002330)**Note:** Default is 6.

</td></tr><tr id="ID-000022F9"><td id="ID-000022FA">

RSDS33 and RSDS25

</td><td id="ID-000022FC">

GPIO \(output only\)

</td><td id="ID-000022FE">

1.5, 2, 3**Note:** Default is 3.

</td></tr><tr id="ID-00002300"><td id="ID-00002301">

MINILVDS33 and MINILVDS25

</td><td id="ID-00002303">

GPIO \(output only\)

</td><td id="ID-00002305">

3, 3.5, 4, 6**Note:** Default is 6.

</td></tr><tr id="ID-00002307"><td id="ID-00002308">

SUBLVDS33 and SUBLVDS25

</td><td id="ID-0000230A">

GPIO \(output only\)

</td><td id="ID-0000230C">

1, 1.5, 2, 3**Note:** Default is 2.

</td></tr><tr id="ID-0000230E"><td id="ID-0000230F">

PPDS33 and PPDS25

</td><td id="ID-00002311">

GPIO \(output only\)

</td><td id="ID-00002313">

1.5, 2, 3**Note:** Default is 3.

</td></tr><tr id="ID-00002315"><td id="ID-00002316">

LVCMOS18

</td><td id="ID-00002318">

GPIO and HSIO \(output only\)

</td><td id="ID-0000231A">

2, 4, 6, 8, 10, 12**Note:** Default is 8.

</td></tr><tr id="ID-0000231C"><td id="ID-0000231D">

LVCMOS15

</td><td id="ID-0000231F">

GPIO and HSIO \(output only\)

</td><td id="ID-00002321">

2, 4, 6, 8, 10**Note:** Default is 8.

</td></tr><tr id="ID-00002323"><td id="ID-00002324">

LVCMOS12[2](#ID-00002334)

</td><td id="ID-00002327">

GPIO and HSIO \(output only\)

</td><td id="ID-00002329">

2, 4, 6, 8, 10**Note:** Default is 8.

</td></tr></tbody><tbody><tr id="ID-0000232F"><td id="ID-00002330">

\(1\)<br /> Recommendation to use 100Ω source termination with 6 mA LVDS output<br /> drive strength, that is, `SOURCE_TERM` = 100 when<br /> `OUT_DRIVE` = 6.\(2\) LVCMOS12 output drive strength of 10<br /> mA is supported only for HSIO.

</td><td id="ID-00002336">

 

</td></tr></tbody>
</table>The programmable drive strength is set by using the I/O attribute editor in Libero SoC or by using the following PDC command:

``` {#ID-00002338}
set_io –OUT_DRIVE <value>
```

Values can be set as listed in [Table   1](#ID-000022C9).

**Parent topic:**[I/O Analog \(IOA\) Buffer Programmable Features](GUID-CC29CF66-77AD-471C-8A06-94A7337826B5.md)

