// Seed: 2929437512
module module_0 ();
  uwire id_1, id_2, id_3, id_4 = 1;
  wire id_5;
  assign id_5 = id_5;
  wire id_6;
  wire id_7;
  assign id_2 = id_4;
endmodule
module module_1 (
    input  uwire id_0,
    input  wire  id_1,
    input  uwire id_2,
    input  tri   id_3,
    output logic id_4,
    input  tri   id_5
);
  always
    if (id_0 && "") id_4 <= 1;
    else begin
      id_4 = 1 - 1;
    end
  module_0();
endmodule
module module_2 (
    input logic id_0,
    input wire  id_1
);
  initial
    if (1) begin
      id_3 <= 1 ? 1 : id_0;
    end
  module_0();
endmodule
