// Seed: 2441474258
module module_0 (
    input wand id_0,
    output wor id_1,
    input wire id_2,
    output supply0 id_3
);
  assign id_3 = id_2;
  assign id_3 = id_0;
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wand id_3,
    input tri0 id_4,
    input wire id_5,
    output supply0 id_6,
    output uwire id_7,
    input wand id_8,
    input tri0 id_9,
    input tri0 id_10,
    input tri1 id_11,
    input tri0 id_12,
    output uwire id_13,
    inout tri1 id_14,
    input wire id_15,
    output tri id_16
    , id_24,
    input tri1 id_17,
    input uwire id_18,
    output wire id_19,
    input wand id_20,
    input tri0 id_21,
    output wor id_22
);
  logic id_25;
  ;
  xor primCall (
      id_19,
      id_8,
      id_9,
      id_15,
      id_12,
      id_21,
      id_3,
      id_17,
      id_5,
      id_0,
      id_4,
      id_18,
      id_2,
      id_25,
      id_11,
      id_24,
      id_20,
      id_14,
      id_10,
      id_1
  );
  module_0 modCall_1 (
      id_20,
      id_6,
      id_3,
      id_19
  );
endmodule
