INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micha/Documents/Xilnux/VGA/vga_phase3/vga_phase3.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micha/Documents/Xilnux/VGA/vga_phase3/vga_phase3.srcs/sources_1/new/vga_phase3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hsync
INFO: [VRFC 10-311] analyzing module vsync
INFO: [VRFC 10-311] analyzing module delay_one_cycle
INFO: [VRFC 10-311] analyzing module delay_two_cycle
INFO: [VRFC 10-311] analyzing module delay_three_cycle
INFO: [VRFC 10-311] analyzing module delay_three_cycle_10bit
INFO: [VRFC 10-311] analyzing module delay_four_cycle
INFO: [VRFC 10-311] analyzing module delay_five_cycle
INFO: [VRFC 10-311] analyzing module delay_two_cycle_10bit
INFO: [VRFC 10-311] analyzing module delay_three_cycle_10bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'delay_three_cycle_10bit' [C:/Users/micha/Documents/Xilnux/VGA/vga_phase3/vga_phase3.srcs/sources_1/new/vga_phase3.v:236]
INFO: [VRFC 10-311] analyzing module delay_four_cycle_10bit
INFO: [VRFC 10-311] analyzing module delay_five_cycle_10bit
INFO: [VRFC 10-311] analyzing module delay_two_cycle_20bit
INFO: [VRFC 10-311] analyzing module delay_three_cycle_20bit
INFO: [VRFC 10-311] analyzing module vga_phase3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micha/Documents/Xilnux/VGA/vga_phase3/vga_phase3.srcs/sim_1/new/vga_phase3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_phase3_tb
