Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cyclonev
Quartus root          :  /opt/intelFPGA/24.1/quartus/linux64/
Quartus sim root      :  /opt/intelFPGA/24.1/quartus/eda/sim_lib
Simulation Tool       :  questa intel fpga
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  pulpino_qsys_test.vo
Sim SDF file          :  pulpino_qsys_test__verilog.sdo
Sim dir               :  simulation/questa

=======================================================

Info: Starting NativeLink simulation with Questa Intel FPGA software
Sourced NativeLink script /opt/intelFPGA/24.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Error: Gate Level Simulation Netlist not found -- run EDA NetList Writer to generate Gate Level simulation netlist
