# Tiny Tapeout project information
project:
  title:        "ALU 8 BITS"      # Project title
  author:       "BYRON"      # Your name
  discord:      "."      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "ALU DE 8 BITS 4 FUNCIONES"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_byron"

  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:
    - "tt_um_byron.v"
    - "alu_8bit.v"
    - "carry_lookahead_adder_8bit.v"
   

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.

pinout:
  io_in:   "Entradas_A_B_y_selector_de_operaci√≥n"
  io_out:  "Resultado_de_ALU"
  clk:     "Clock_del_sistema"
  ena:     ""
  rst_n:   ""
  ui_in:   ""
  uo_out:  ""
  uo_oe:   ""
  uio_in:  ""
  uio_out: ""
  uio_oe:  ""


# Do not change!
yaml_version: 6
