

================================================================
== Vitis HLS Report for 'krnl_LZW'
================================================================
* Date:           Fri Dec  1 23:01:25 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        LZW_HW
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+---------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |   max   |   Type   |
    +---------+---------+----------+----------+-------+---------+----------+
    |    33058|  1269894|  0.220 ms|  8.466 ms|  32915|  1269751|  dataflow|
    +---------+---------+----------+----------+-------+---------+----------+

    + Detail: 
        * Instance: 
        +-----------------------+--------------------+---------+---------+----------+----------+-------+---------+---------+
        |                       |                    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |        Instance       |       Module       |   min   |   max   |    min   |    max   |  min  |   max   |   Type  |
        +-----------------------+--------------------+---------+---------+----------+----------+-------+---------+---------+
        |compute_LZW_U0         |compute_LZW         |    32914|  1269750|  0.219 ms|  8.465 ms|  32914|  1269750|     none|
        |Block_split1_proc5_U0  |Block_split1_proc5  |       71|       71|  0.473 us|  0.473 us|     71|       71|     none|
        |read_input_U0          |read_input          |        1|    65608|  6.667 ns|  0.437 ms|      1|    65608|     none|
        +-----------------------+--------------------+---------+---------+----------+----------+-------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     12|    -|
|FIFO             |        -|    -|     594|    402|    -|
|Instance         |       76|    -|   79447|  25514|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       76|    0|   80046|  25946|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       17|    0|      56|     36|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-------+-------+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-----------------------+--------------------+---------+----+-------+-------+-----+
    |Block_split1_proc5_U0  |Block_split1_proc5  |        0|   0|     87|    453|    0|
    |aximm1_m_axi_U         |aximm1_m_axi        |        2|   0|    548|    700|    0|
    |aximm2_m_axi_U         |aximm2_m_axi        |        2|   0|    537|    677|    0|
    |aximm3_m_axi_U         |aximm3_m_axi        |        2|   0|    512|    580|    0|
    |aximm4_m_axi_U         |aximm4_m_axi        |        2|   0|    537|    677|    0|
    |compute_LZW_U0         |compute_LZW         |       68|   0|  76733|  21340|    0|
    |control_s_axi_U        |control_s_axi       |        0|   0|    316|    552|    0|
    |read_input_U0          |read_input          |        0|   0|    177|    535|    0|
    +-----------------------+--------------------+---------+----+-------+-------+-----+
    |Total                  |                    |       76|   0|  79447|  25514|    0|
    +-----------------------+--------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+----+----+-----+------+-----+---------+
    |        Name       | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+----+----+-----+------+-----+---------+
    |inStream_in_U      |        0|  99|   0|    -|     2|    8|       16|
    |in_c_U             |        0|  99|   0|    -|     2|   64|      128|
    |in_len_V_loc_c7_U  |        0|  99|   0|    -|     2|   13|       26|
    |in_len_V_loc_c_U   |        0|  99|   0|    -|     2|   13|       26|
    |output_length_c_U  |        0|  99|   0|    -|     3|   64|      192|
    |send_data_c_U      |        0|  99|   0|    -|     3|   64|      192|
    +-------------------+---------+----+----+-----+------+-----+---------+
    |Total              |        0| 594|   0|    0|    14|  226|      580|
    +-------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |Block_split1_proc5_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_idle                                 |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                           |       and|   0|  0|   2|           1|           1|
    |read_input_U0_ap_start                  |       and|   0|  0|   2|           1|           1|
    |ap_sync_Block_split1_proc5_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_input_U0_ap_ready          |        or|   0|  0|   2|           1|           1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                   |          |   0|  0|  12|           6|           6|
    +----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Block_split1_proc5_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_read_input_U0_ap_ready          |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |  18|          4|    2|          4|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |ap_rst_n_inv                                |  1|   0|    1|          0|
    |ap_rst_reg_1                                |  1|   0|    1|          0|
    |ap_rst_reg_2                                |  1|   0|    1|          0|
    |ap_sync_reg_Block_split1_proc5_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_read_input_U0_ap_ready          |  1|   0|    1|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       |  5|   0|    5|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|      krnl_LZW|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|      krnl_LZW|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|      krnl_LZW|  return value|
|m_axi_aximm1_AWVALID   |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWREADY   |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWADDR    |  out|   64|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWID      |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWLEN     |  out|    8|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWSIZE    |  out|    3|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWBURST   |  out|    2|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWLOCK    |  out|    2|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWCACHE   |  out|    4|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWPROT    |  out|    3|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWQOS     |  out|    4|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWREGION  |  out|    4|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWUSER    |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_WVALID    |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_WREADY    |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_WDATA     |  out|   32|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_WSTRB     |  out|    4|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_WLAST     |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_WID       |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_WUSER     |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARVALID   |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARREADY   |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARADDR    |  out|   64|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARID      |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARLEN     |  out|    8|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARSIZE    |  out|    3|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARBURST   |  out|    2|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARLOCK    |  out|    2|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARCACHE   |  out|    4|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARPROT    |  out|    3|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARQOS     |  out|    4|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARREGION  |  out|    4|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARUSER    |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_RVALID    |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_RREADY    |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_RDATA     |   in|   32|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_RLAST     |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_RID       |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_RUSER     |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_RRESP     |   in|    2|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_BVALID    |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_BREADY    |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_BRESP     |   in|    2|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_BID       |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_BUSER     |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm2_AWVALID   |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWREADY   |   in|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWADDR    |  out|   64|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWID      |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWLEN     |  out|    8|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWSIZE    |  out|    3|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWBURST   |  out|    2|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWLOCK    |  out|    2|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWCACHE   |  out|    4|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWPROT    |  out|    3|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWQOS     |  out|    4|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWREGION  |  out|    4|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWUSER    |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_WVALID    |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_WREADY    |   in|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_WDATA     |  out|   32|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_WSTRB     |  out|    4|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_WLAST     |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_WID       |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_WUSER     |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARVALID   |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARREADY   |   in|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARADDR    |  out|   64|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARID      |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARLEN     |  out|    8|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARSIZE    |  out|    3|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARBURST   |  out|    2|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARLOCK    |  out|    2|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARCACHE   |  out|    4|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARPROT    |  out|    3|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARQOS     |  out|    4|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARREGION  |  out|    4|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARUSER    |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_RVALID    |   in|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_RREADY    |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_RDATA     |   in|   32|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_RLAST     |   in|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_RID       |   in|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_RUSER     |   in|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_RRESP     |   in|    2|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_BVALID    |   in|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_BREADY    |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_BRESP     |   in|    2|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_BID       |   in|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_BUSER     |   in|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm3_AWVALID   |  out|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_AWREADY   |   in|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_AWADDR    |  out|   64|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_AWID      |  out|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_AWLEN     |  out|    8|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_AWSIZE    |  out|    3|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_AWBURST   |  out|    2|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_AWLOCK    |  out|    2|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_AWCACHE   |  out|    4|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_AWPROT    |  out|    3|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_AWQOS     |  out|    4|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_AWREGION  |  out|    4|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_AWUSER    |  out|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_WVALID    |  out|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_WREADY    |   in|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_WDATA     |  out|   32|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_WSTRB     |  out|    4|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_WLAST     |  out|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_WID       |  out|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_WUSER     |  out|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_ARVALID   |  out|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_ARREADY   |   in|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_ARADDR    |  out|   64|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_ARID      |  out|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_ARLEN     |  out|    8|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_ARSIZE    |  out|    3|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_ARBURST   |  out|    2|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_ARLOCK    |  out|    2|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_ARCACHE   |  out|    4|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_ARPROT    |  out|    3|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_ARQOS     |  out|    4|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_ARREGION  |  out|    4|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_ARUSER    |  out|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_RVALID    |   in|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_RREADY    |  out|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_RDATA     |   in|   32|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_RLAST     |   in|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_RID       |   in|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_RUSER     |   in|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_RRESP     |   in|    2|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_BVALID    |   in|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_BREADY    |  out|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_BRESP     |   in|    2|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_BID       |   in|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_BUSER     |   in|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm4_AWVALID   |  out|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_AWREADY   |   in|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_AWADDR    |  out|   64|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_AWID      |  out|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_AWLEN     |  out|    8|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_AWSIZE    |  out|    3|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_AWBURST   |  out|    2|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_AWLOCK    |  out|    2|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_AWCACHE   |  out|    4|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_AWPROT    |  out|    3|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_AWQOS     |  out|    4|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_AWREGION  |  out|    4|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_AWUSER    |  out|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_WVALID    |  out|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_WREADY    |   in|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_WDATA     |  out|   32|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_WSTRB     |  out|    4|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_WLAST     |  out|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_WID       |  out|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_WUSER     |  out|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_ARVALID   |  out|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_ARREADY   |   in|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_ARADDR    |  out|   64|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_ARID      |  out|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_ARLEN     |  out|    8|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_ARSIZE    |  out|    3|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_ARBURST   |  out|    2|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_ARLOCK    |  out|    2|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_ARCACHE   |  out|    4|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_ARPROT    |  out|    3|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_ARQOS     |  out|    4|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_ARREGION  |  out|    4|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_ARUSER    |  out|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_RVALID    |   in|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_RREADY    |  out|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_RDATA     |   in|   32|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_RLAST     |   in|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_RID       |   in|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_RUSER     |   in|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_RRESP     |   in|    2|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_BVALID    |   in|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_BREADY    |  out|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_BRESP     |   in|    2|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_BID       |   in|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_BUSER     |   in|    1|          m_axi|        aximm4|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%output_length_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_length"   --->   Operation 8 'read' 'output_length_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%send_data_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %send_data"   --->   Operation 9 'read' 'send_data_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%input_length_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_length"   --->   Operation 10 'read' 'input_length_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in_r"   --->   Operation 11 'read' 'in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_len_V_loc_c7 = alloca i64 1"   --->   Operation 12 'alloca' 'in_len_V_loc_c7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_length_c = alloca i64 1" [LZW_hybrid_hash_HW.cpp:279]   --->   Operation 13 'alloca' 'output_length_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%send_data_c = alloca i64 1" [LZW_hybrid_hash_HW.cpp:279]   --->   Operation 14 'alloca' 'send_data_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_c = alloca i64 1" [LZW_hybrid_hash_HW.cpp:279]   --->   Operation 15 'alloca' 'in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_len_V_loc_c = alloca i64 1"   --->   Operation 16 'alloca' 'in_len_V_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 4.86>
ST_2 : Operation 17 [2/2] (4.86ns)   --->   "%call_ln279 = call void @Block_.split1_proc5, i64 %input_length_read, i16 %aximm2, i64 %in_read, i64 %send_data_read, i64 %output_length_read, i13 %in_len_V_loc_c, i64 %in_c, i64 %send_data_c, i64 %output_length_c" [LZW_hybrid_hash_HW.cpp:279]   --->   Operation 17 'call' 'call_ln279' <Predicate = true> <Delay = 4.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln279 = call void @Block_.split1_proc5, i64 %input_length_read, i16 %aximm2, i64 %in_read, i64 %send_data_read, i64 %output_length_read, i13 %in_len_V_loc_c, i64 %in_c, i64 %send_data_c, i64 %output_length_c" [LZW_hybrid_hash_HW.cpp:279]   --->   Operation 18 'call' 'call_ln279' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln290 = call void @read_input, i8 %aximm1, i64 %in_c, i13 %in_len_V_loc_c, i13 %in_len_V_loc_c7, i8 %inStream_in" [LZW_hybrid_hash_HW.cpp:290]   --->   Operation 19 'call' 'call_ln290' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln290 = call void @read_input, i8 %aximm1, i64 %in_c, i13 %in_len_V_loc_c, i13 %in_len_V_loc_c7, i8 %inStream_in" [LZW_hybrid_hash_HW.cpp:290]   --->   Operation 20 'call' 'call_ln290' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln291 = call void @compute_LZW, i32 %aximm3, i16 %aximm4, i13 %in_len_V_loc_c7, i64 %send_data_c, i64 %output_length_c, i8 %inStream_in" [LZW_hybrid_hash_HW.cpp:291]   --->   Operation 21 'call' 'call_ln291' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_3"   --->   Operation 22 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @inStream_in_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %inStream_in, i8 %inStream_in"   --->   Operation 23 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_20"   --->   Operation 24 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %aximm1, void @empty_14, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_0, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %aximm1"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %aximm2, void @empty_14, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_2, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %aximm2"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aximm3, void @empty_14, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_11, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %aximm3"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %aximm4, void @empty_14, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_19, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %aximm4"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_18, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_17, void @empty_16, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_4"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_4"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_length, void @empty_18, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_17, void @empty_6, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_4"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_length, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_4"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %send_data, void @empty_18, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_17, void @empty_15, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_4"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %send_data, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_4"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_length, void @empty_18, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_17, void @empty_5, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_4"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_length, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_4"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_18, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_17, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream_in, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @in_len_OC_V_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i13 %in_len_V_loc_c, i13 %in_len_V_loc_c"   --->   Operation 44 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %in_len_V_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%empty_46 = specchannel i32 @_ssdm_op_SpecChannel, void @in_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i64 %in_c, i64 %in_c" [LZW_hybrid_hash_HW.cpp:279]   --->   Operation 46 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln279 = specinterface void @_ssdm_op_SpecInterface, i64 %in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [LZW_hybrid_hash_HW.cpp:279]   --->   Operation 47 'specinterface' 'specinterface_ln279' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%empty_47 = specchannel i32 @_ssdm_op_SpecChannel, void @send_data_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %send_data_c, i64 %send_data_c" [LZW_hybrid_hash_HW.cpp:279]   --->   Operation 48 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln279 = specinterface void @_ssdm_op_SpecInterface, i64 %send_data_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [LZW_hybrid_hash_HW.cpp:279]   --->   Operation 49 'specinterface' 'specinterface_ln279' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @output_length_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %output_length_c, i64 %output_length_c" [LZW_hybrid_hash_HW.cpp:279]   --->   Operation 50 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln279 = specinterface void @_ssdm_op_SpecInterface, i64 %output_length_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [LZW_hybrid_hash_HW.cpp:279]   --->   Operation 51 'specinterface' 'specinterface_ln279' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @in_len_OC_V_OC_loc_c7_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i13 %in_len_V_loc_c7, i13 %in_len_V_loc_c7"   --->   Operation 52 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %in_len_V_loc_c7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln291 = call void @compute_LZW, i32 %aximm3, i16 %aximm4, i13 %in_len_V_loc_c7, i64 %send_data_c, i64 %output_length_c, i8 %inStream_in" [LZW_hybrid_hash_HW.cpp:291]   --->   Operation 54 'call' 'call_ln291' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln292 = ret" [LZW_hybrid_hash_HW.cpp:292]   --->   Operation 55 'ret' 'ret_ln292' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ aximm1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ aximm2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ aximm3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ aximm4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ send_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inStream_in]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_length_read       (read                ) [ 00110000]
send_data_read           (read                ) [ 00110000]
input_length_read        (read                ) [ 00110000]
in_read                  (read                ) [ 00110000]
in_len_V_loc_c7          (alloca              ) [ 00111111]
output_length_c          (alloca              ) [ 00111111]
send_data_c              (alloca              ) [ 00111111]
in_c                     (alloca              ) [ 00111111]
in_len_V_loc_c           (alloca              ) [ 00111111]
call_ln279               (call                ) [ 00000000]
call_ln290               (call                ) [ 00000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 00000000]
empty                    (specchannel         ) [ 00000000]
spectopmodule_ln0        (spectopmodule       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
empty_45                 (specchannel         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
empty_46                 (specchannel         ) [ 00000000]
specinterface_ln279      (specinterface       ) [ 00000000]
empty_47                 (specchannel         ) [ 00000000]
specinterface_ln279      (specinterface       ) [ 00000000]
empty_48                 (specchannel         ) [ 00000000]
specinterface_ln279      (specinterface       ) [ 00000000]
empty_49                 (specchannel         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
call_ln291               (call                ) [ 00000000]
ret_ln292                (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="aximm1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aximm1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="aximm2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aximm2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="aximm3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aximm3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="aximm4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aximm4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_length">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_length"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="send_data">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_data"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_length">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_length"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="inStream_in">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_in"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_.split1_proc5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_input"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_LZW"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_in_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_len_OC_V_OC_loc_c_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_c_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_data_c_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_length_c_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_len_OC_V_OC_loc_c7_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="in_len_V_loc_c7_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_len_V_loc_c7/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="output_length_c_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_length_c/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="send_data_c_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="send_data_c/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="in_c_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_c/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="in_len_V_loc_c_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_len_V_loc_c/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="output_length_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_length_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="send_data_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="send_data_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="input_length_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_length_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="in_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_compute_LZW_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="16" slack="0"/>
<pin id="152" dir="0" index="3" bw="13" slack="5"/>
<pin id="153" dir="0" index="4" bw="64" slack="5"/>
<pin id="154" dir="0" index="5" bw="64" slack="5"/>
<pin id="155" dir="0" index="6" bw="8" slack="0"/>
<pin id="156" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln291/6 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_Block_split1_proc5_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="64" slack="1"/>
<pin id="164" dir="0" index="2" bw="16" slack="0"/>
<pin id="165" dir="0" index="3" bw="64" slack="1"/>
<pin id="166" dir="0" index="4" bw="64" slack="1"/>
<pin id="167" dir="0" index="5" bw="64" slack="1"/>
<pin id="168" dir="0" index="6" bw="13" slack="1"/>
<pin id="169" dir="0" index="7" bw="64" slack="1"/>
<pin id="170" dir="0" index="8" bw="64" slack="1"/>
<pin id="171" dir="0" index="9" bw="64" slack="1"/>
<pin id="172" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln279/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_read_input_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="0"/>
<pin id="178" dir="0" index="2" bw="64" slack="3"/>
<pin id="179" dir="0" index="3" bw="13" slack="3"/>
<pin id="180" dir="0" index="4" bw="13" slack="3"/>
<pin id="181" dir="0" index="5" bw="8" slack="0"/>
<pin id="182" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln290/4 "/>
</bind>
</comp>

<comp id="186" class="1005" name="output_length_read_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="1"/>
<pin id="188" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_length_read "/>
</bind>
</comp>

<comp id="191" class="1005" name="send_data_read_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="1"/>
<pin id="193" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="send_data_read "/>
</bind>
</comp>

<comp id="196" class="1005" name="input_length_read_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="1"/>
<pin id="198" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_length_read "/>
</bind>
</comp>

<comp id="201" class="1005" name="in_read_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="1"/>
<pin id="203" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_read "/>
</bind>
</comp>

<comp id="206" class="1005" name="in_len_V_loc_c7_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="13" slack="3"/>
<pin id="208" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="in_len_V_loc_c7 "/>
</bind>
</comp>

<comp id="212" class="1005" name="output_length_c_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="1"/>
<pin id="214" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_length_c "/>
</bind>
</comp>

<comp id="218" class="1005" name="send_data_c_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="1"/>
<pin id="220" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="send_data_c "/>
</bind>
</comp>

<comp id="224" class="1005" name="in_c_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="1"/>
<pin id="226" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_c "/>
</bind>
</comp>

<comp id="230" class="1005" name="in_len_V_loc_c_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="13" slack="1"/>
<pin id="232" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="in_len_V_loc_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="18" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="148" pin=6"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="174"><net_src comp="2" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="0" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="175" pin=5"/></net>

<net id="189"><net_src comp="124" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="161" pin=5"/></net>

<net id="194"><net_src comp="130" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="161" pin=4"/></net>

<net id="199"><net_src comp="136" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="204"><net_src comp="142" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="161" pin=3"/></net>

<net id="209"><net_src comp="104" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="175" pin=4"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="148" pin=3"/></net>

<net id="215"><net_src comp="108" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="161" pin=9"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="148" pin=5"/></net>

<net id="221"><net_src comp="112" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="161" pin=8"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="148" pin=4"/></net>

<net id="227"><net_src comp="116" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="161" pin=7"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="233"><net_src comp="120" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="161" pin=6"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="175" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: aximm3 | {6 7 }
	Port: aximm4 | {6 7 }
	Port: inStream_in | {4 5 }
 - Input state : 
	Port: krnl_LZW : aximm1 | {4 5 }
	Port: krnl_LZW : aximm2 | {2 3 }
	Port: krnl_LZW : in_r | {1 }
	Port: krnl_LZW : input_length | {1 }
	Port: krnl_LZW : send_data | {1 }
	Port: krnl_LZW : output_length | {1 }
	Port: krnl_LZW : inStream_in | {6 7 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |     grp_compute_LZW_fu_148     |    68   |  11.114 |  76559  |   9992  |
|   call   |  grp_Block_split1_proc5_fu_161 |    0    |  0.489  |   221   |    9    |
|          |      grp_read_input_fu_175     |    0    |  0.489  |    89   |    53   |
|----------|--------------------------------|---------|---------|---------|---------|
|          | output_length_read_read_fu_124 |    0    |    0    |    0    |    0    |
|   read   |   send_data_read_read_fu_130   |    0    |    0    |    0    |    0    |
|          |  input_length_read_read_fu_136 |    0    |    0    |    0    |    0    |
|          |       in_read_read_fu_142      |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    68   |  12.092 |  76869  |  10054  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|       in_c_reg_224       |   64   |
|  in_len_V_loc_c7_reg_206 |   13   |
|  in_len_V_loc_c_reg_230  |   13   |
|      in_read_reg_201     |   64   |
| input_length_read_reg_196|   64   |
|  output_length_c_reg_212 |   64   |
|output_length_read_reg_186|   64   |
|    send_data_c_reg_218   |   64   |
|  send_data_read_reg_191  |   64   |
+--------------------------+--------+
|           Total          |   474  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   68   |   12   |  76869 |  10054 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   474  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   68   |   12   |  77343 |  10054 |
+-----------+--------+--------+--------+--------+
