<stg><name>monte_sim</name>


<trans_list>

<trans id="366" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="10" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="12" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="21" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="23" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="35" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="75" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="78" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="80" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="85" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="86" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:0  %size_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %size)

]]></Node>
<StgValue><ssdm name="size_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:1  %out_r_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %out_r_V)

]]></Node>
<StgValue><ssdm name="out_r_V_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:2  %in2_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %in2_V)

]]></Node>
<StgValue><ssdm name="in2_V_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:3  %in1_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %in1_V)

]]></Node>
<StgValue><ssdm name="in1_V_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:4  %out_r_V5 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %out_r_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="out_r_V5"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:5  %empty = zext i62 %out_r_V5 to i64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:6  %in2_V3 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %in2_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="in2_V3"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:7  %empty_40 = zext i62 %in2_V3 to i64

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:8  %in1_V1 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %in1_V_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="in1_V1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="62">
<![CDATA[
arrayctor.loop1.preheader:9  %empty_41 = zext i62 %in1_V1 to i64

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !201

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i32 %size), !map !207

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop1.preheader:12  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @monte_sim_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:13  %v1_buffer_V = alloca [1024 x i32], align 4

]]></Node>
<StgValue><ssdm name="v1_buffer_V"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:14  %v2_buffer_V = alloca [1024 x i32], align 4

]]></Node>
<StgValue><ssdm name="v2_buffer_V"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:15  %vout_buffer_V = alloca [1024 x i32], align 4

]]></Node>
<StgValue><ssdm name="vout_buffer_V"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:16  call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [5 x i8]* @p_str7, [6 x i8]* @p_str8, [1 x i8]* @p_str6, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln32"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:17  call void (...)* @_ssdm_op_SpecInterface(i64 %in1_V, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln35"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:18  call void (...)* @_ssdm_op_SpecInterface(i64 %in2_V, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln36"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:19  call void (...)* @_ssdm_op_SpecInterface(i64 %out_r_V, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln37"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:20  call void (...)* @_ssdm_op_SpecInterface(i32 %size, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln38"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:21  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln39"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:22  %v2_buffer_V_addr = getelementptr [1024 x i32]* %v2_buffer_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="v2_buffer_V_addr"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:23  %v2_buffer_V_addr_1 = getelementptr [1024 x i32]* %v2_buffer_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="v2_buffer_V_addr_1"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:24  %v2_buffer_V_addr_2 = getelementptr [1024 x i32]* %v2_buffer_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="v2_buffer_V_addr_2"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:25  %v2_buffer_V_addr_3 = getelementptr [1024 x i32]* %v2_buffer_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="v2_buffer_V_addr_3"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:26  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %size_read, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:27  %add_ln46 = add i32 %size_read, 1023

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:28  %tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln46, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:29  %sub_ln46 = sub i32 -1023, %size_read

]]></Node>
<StgValue><ssdm name="sub_ln46"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:30  %p_lshr = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %sub_ln46, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="p_lshr"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
arrayctor.loop1.preheader:31  %sub_ln46_1 = sub i22 0, %p_lshr

]]></Node>
<StgValue><ssdm name="sub_ln46_1"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:32  %tmp_59 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln46, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
arrayctor.loop1.preheader:33  %select_ln46 = select i1 %tmp_58, i22 %sub_ln46_1, i22 %tmp_59

]]></Node>
<StgValue><ssdm name="select_ln46"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
arrayctor.loop1.preheader:34  %select_ln46_1 = select i1 %tmp_57, i22 0, i22 %select_ln46

]]></Node>
<StgValue><ssdm name="select_ln46_1"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader:35  %tmp_60 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %select_ln46_1, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:36  br label %.preheader1367

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader1367:0  %i_0 = phi i32 [ %i, %hls_label_0_end ], [ 0, %arrayctor.loop1.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1367:1  %icmp_ln46 = icmp eq i32 %i_0, %tmp_60

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1367:2  br i1 %icmp_ln46, label %3, label %hls_label_0_begin

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:2  %i = add nsw i32 %i_0, 1024

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:3  %icmp_ln50 = icmp sgt i32 %i, %size_read

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:4  %chunk_size = sub nsw i32 %size_read, %i_0

]]></Node>
<StgValue><ssdm name="chunk_size"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0_begin:5  %select_ln50 = select i1 %icmp_ln50, i32 %chunk_size, i32 1024

]]></Node>
<StgValue><ssdm name="select_ln50"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:6  %sext_ln58 = sext i32 %i_0 to i64

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0_begin:7  %add_ln203 = add i64 %empty_41, %sext_ln58

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_0_begin:8  %gmem_addr = getelementptr i32* %gmem, i64 %add_ln203

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln104"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="134" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0_begin:9  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln50)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="135" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0_begin:9  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln50)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="136" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0_begin:9  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln50)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="137" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0_begin:9  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln50)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="138" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0_begin:9  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln50)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="139" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0_begin:9  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln50)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
hls_label_0_begin:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 4, i32 4, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln47"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0_begin:9  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln50)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_begin:10  br label %0

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0  %j_0 = phi i31 [ 0, %hls_label_0_begin ], [ %j, %read1 ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="31">
<![CDATA[
:1  %zext_ln55 = zext i31 %j_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln55 = icmp slt i32 %zext_ln55, %select_ln50

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %j = add i31 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln55, label %read1, label %.preheader1366.preheader

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="149" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
read1:5  %gmem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
read1:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln55"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
read1:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
read1:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1024, i32 1024, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln56"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
read1:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln57"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="31">
<![CDATA[
read1:4  %zext_ln58 = zext i31 %j_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
read1:6  %v1_buffer_V_addr = getelementptr [1024 x i32]* %v1_buffer_V, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="v1_buffer_V_addr"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
read1:7  store i32 %gmem_addr_read, i32* %v1_buffer_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
read1:8  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str12, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
read1:9  br label %0

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="159" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader1366.preheader:0  %add_ln203_1 = add i64 %empty_40, %sext_ln58

]]></Node>
<StgValue><ssdm name="add_ln203_1"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.preheader1366.preheader:1  %gmem_addr_1 = getelementptr i32* %gmem, i64 %add_ln203_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="161" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1366.preheader:2  %gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln50)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="162" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1366.preheader:2  %gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln50)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="163" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1366.preheader:2  %gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln50)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="164" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1366.preheader:2  %gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln50)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="165" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1366.preheader:2  %gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln50)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="166" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1366.preheader:2  %gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln50)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="167" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader1366.preheader:2  %gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln50)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>

<operation id="168" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
.preheader1366.preheader:3  br label %.preheader1366

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="169" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.preheader1366:0  %j3_0 = phi i31 [ %j_1, %read2 ], [ 0, %.preheader1366.preheader ]

]]></Node>
<StgValue><ssdm name="j3_0"/></StgValue>
</operation>

<operation id="170" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="31">
<![CDATA[
.preheader1366:1  %zext_ln62 = zext i31 %j3_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="171" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1366:2  %icmp_ln62 = icmp slt i32 %zext_ln62, %select_ln50

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="172" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader1366:3  %j_1 = add i31 %j3_0, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="173" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1366:4  br i1 %icmp_ln62, label %read2, label %1

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="174" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
read2:4  %gmem_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_1)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="175" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
read2:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln62"/></StgValue>
</operation>

<operation id="176" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
read2:1  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="177" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
read2:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln64"/></StgValue>
</operation>

<operation id="178" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="31">
<![CDATA[
read2:3  %zext_ln65 = zext i31 %j3_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="179" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
read2:5  %v2_buffer_V_addr_4 = getelementptr [1024 x i32]* %v2_buffer_V, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="v2_buffer_V_addr_4"/></StgValue>
</operation>

<operation id="180" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
read2:6  store i32 %gmem_addr_1_read, i32* %v2_buffer_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="181" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
read2:7  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str13, i32 %tmp_14)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="182" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
read2:8  br label %.preheader1366

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="183" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="10">
<![CDATA[
:3  %sig_V = load i32* %v2_buffer_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sig_V"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="184" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="10">
<![CDATA[
:3  %sig_V = load i32* %v2_buffer_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sig_V"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="185" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="32">
<![CDATA[
:4  %r_V_2 = sext i32 %sig_V to i64

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="186" st_id="26" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %r_V_19 = mul nsw i64 %r_V_2, %r_V_2

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="187" st_id="27" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %r_V_19 = mul nsw i64 %r_V_2, %r_V_2

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="188" st_id="28" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %r_V_19 = mul nsw i64 %r_V_2, %r_V_2

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="189" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="10">
<![CDATA[
:0  %t_V = load i32* %v2_buffer_V_addr, align 16

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="190" st_id="29" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %r_V_19 = mul nsw i64 %r_V_2, %r_V_2

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="191" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %hls_p_V = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %r_V_19, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="hls_p_V"/></StgValue>
</operation>

<operation id="192" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:7  %tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_19, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="193" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sub_ln709 = sub i32 0, %hls_p_V

]]></Node>
<StgValue><ssdm name="sub_ln709"/></StgValue>
</operation>

<operation id="194" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %lshr_ln709_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln709, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln709_1"/></StgValue>
</operation>

<operation id="195" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="31" op_0_bw="31" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %trunc_ln709_1 = call i31 @_ssdm_op_PartSelect.i31.i64.i32.i32(i64 %r_V_19, i32 17, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln709_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="196" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="10">
<![CDATA[
:0  %t_V = load i32* %v2_buffer_V_addr, align 16

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="197" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="31">
<![CDATA[
:10  %zext_ln709_1 = zext i31 %lshr_ln709_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln709_1"/></StgValue>
</operation>

<operation id="198" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %sub_ln709_1 = sub i32 0, %zext_ln709_1

]]></Node>
<StgValue><ssdm name="sub_ln709_1"/></StgValue>
</operation>

<operation id="199" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="31">
<![CDATA[
:13  %zext_ln709 = zext i31 %trunc_ln709_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln709"/></StgValue>
</operation>

<operation id="200" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %select_ln709 = select i1 %tmp_61, i32 %sub_ln709_1, i32 %zext_ln709

]]></Node>
<StgValue><ssdm name="select_ln709"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="201" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="48" op_0_bw="32">
<![CDATA[
:15  %sext_ln728 = sext i32 %select_ln709 to i48

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="202" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="48" op_0_bw="32">
<![CDATA[
:16  %sext_ln728_1 = sext i32 %t_V to i48

]]></Node>
<StgValue><ssdm name="sext_ln728_1"/></StgValue>
</operation>

<operation id="203" st_id="31" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:17  %mul_ln728 = mul i48 %sext_ln728_1, %sext_ln728

]]></Node>
<StgValue><ssdm name="mul_ln728"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="204" st_id="32" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:17  %mul_ln728 = mul i48 %sext_ln728_1, %sext_ln728

]]></Node>
<StgValue><ssdm name="mul_ln728"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="205" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="10">
<![CDATA[
:1  %so_V = load i32* %v2_buffer_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="so_V"/></StgValue>
</operation>

<operation id="206" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="10">
<![CDATA[
:2  %r_V_18 = load i32* %v2_buffer_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="207" st_id="33" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:17  %mul_ln728 = mul i48 %sext_ln728_1, %sext_ln728

]]></Node>
<StgValue><ssdm name="mul_ln728"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="208" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="10">
<![CDATA[
:1  %so_V = load i32* %v2_buffer_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="so_V"/></StgValue>
</operation>

<operation id="209" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="10">
<![CDATA[
:2  %r_V_18 = load i32* %v2_buffer_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="210" st_id="34" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:17  %mul_ln728 = mul i48 %sext_ln728_1, %sext_ln728

]]></Node>
<StgValue><ssdm name="mul_ln728"/></StgValue>
</operation>

<operation id="211" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:18  %lhs_V = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %r_V_18, i16 0)

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="212" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:19  %sub_ln728 = sub i48 %lhs_V, %mul_ln728

]]></Node>
<StgValue><ssdm name="sub_ln728"/></StgValue>
</operation>

<operation id="213" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:20  %lhs_V_1 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 %sub_ln728, i16 0)

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="214" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="48" op_0_bw="32">
<![CDATA[
:21  %sext_ln74 = sext i32 %so_V to i48

]]></Node>
<StgValue><ssdm name="sext_ln74"/></StgValue>
</operation>

<operation id="215" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %2

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="216" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0  %j4_0 = phi i31 [ 0, %1 ], [ %j_2, %monte_sim_taylor ]

]]></Node>
<StgValue><ssdm name="j4_0"/></StgValue>
</operation>

<operation id="217" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="31">
<![CDATA[
:1  %zext_ln74 = zext i31 %j4_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="218" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln74 = icmp slt i32 %zext_ln74, %select_ln50

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="219" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %j_2 = add i31 %j4_0, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="220" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln74, label %monte_sim_taylor, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="221" st_id="35" stage="14" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
monte_sim_taylor:7  %hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)

]]></Node>
<StgValue><ssdm name="hls_sq_V"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="222" st_id="36" stage="13" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
monte_sim_taylor:7  %hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)

]]></Node>
<StgValue><ssdm name="hls_sq_V"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="223" st_id="37" stage="12" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
monte_sim_taylor:7  %hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)

]]></Node>
<StgValue><ssdm name="hls_sq_V"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="224" st_id="38" stage="11" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
monte_sim_taylor:7  %hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)

]]></Node>
<StgValue><ssdm name="hls_sq_V"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="225" st_id="39" stage="10" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
monte_sim_taylor:7  %hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)

]]></Node>
<StgValue><ssdm name="hls_sq_V"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="226" st_id="40" stage="9" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
monte_sim_taylor:7  %hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)

]]></Node>
<StgValue><ssdm name="hls_sq_V"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="227" st_id="41" stage="8" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
monte_sim_taylor:7  %hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)

]]></Node>
<StgValue><ssdm name="hls_sq_V"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="228" st_id="42" stage="7" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
monte_sim_taylor:7  %hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)

]]></Node>
<StgValue><ssdm name="hls_sq_V"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="229" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="31">
<![CDATA[
monte_sim_taylor:4  %zext_ln78 = zext i31 %j4_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="230" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
monte_sim_taylor:5  %v1_buffer_V_addr_1 = getelementptr [1024 x i32]* %v1_buffer_V, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="v1_buffer_V_addr_1"/></StgValue>
</operation>

<operation id="231" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="10">
<![CDATA[
monte_sim_taylor:6  %x_V = load i32* %v1_buffer_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="232" st_id="43" stage="6" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
monte_sim_taylor:7  %hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)

]]></Node>
<StgValue><ssdm name="hls_sq_V"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="233" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="10">
<![CDATA[
monte_sim_taylor:6  %x_V = load i32* %v1_buffer_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="234" st_id="44" stage="5" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
monte_sim_taylor:7  %hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)

]]></Node>
<StgValue><ssdm name="hls_sq_V"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="235" st_id="45" stage="4" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
monte_sim_taylor:7  %hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)

]]></Node>
<StgValue><ssdm name="hls_sq_V"/></StgValue>
</operation>

<operation id="236" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="32">
<![CDATA[
monte_sim_taylor:8  %r_V = sext i32 %x_V to i64

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="237" st_id="45" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
monte_sim_taylor:9  %r_V_4 = mul nsw i64 %r_V_2, %r_V

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="238" st_id="46" stage="3" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
monte_sim_taylor:7  %hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)

]]></Node>
<StgValue><ssdm name="hls_sq_V"/></StgValue>
</operation>

<operation id="239" st_id="46" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
monte_sim_taylor:9  %r_V_4 = mul nsw i64 %r_V_2, %r_V

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="240" st_id="47" stage="2" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
monte_sim_taylor:7  %hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)

]]></Node>
<StgValue><ssdm name="hls_sq_V"/></StgValue>
</operation>

<operation id="241" st_id="47" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
monte_sim_taylor:9  %r_V_4 = mul nsw i64 %r_V_2, %r_V

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="242" st_id="48" stage="1" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
monte_sim_taylor:7  %hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)

]]></Node>
<StgValue><ssdm name="hls_sq_V"/></StgValue>
</operation>

<operation id="243" st_id="48" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
monte_sim_taylor:9  %r_V_4 = mul nsw i64 %r_V_2, %r_V

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="244" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="24">
<![CDATA[
monte_sim_taylor:10  %zext_ln1192 = zext i24 %hls_sq_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln1192"/></StgValue>
</operation>

<operation id="245" st_id="49" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
monte_sim_taylor:11  %mul_ln1192 = mul i64 %r_V_4, %zext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="246" st_id="50" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
monte_sim_taylor:11  %mul_ln1192 = mul i64 %r_V_4, %zext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="247" st_id="51" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
monte_sim_taylor:11  %mul_ln1192 = mul i64 %r_V_4, %zext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="248" st_id="52" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
monte_sim_taylor:11  %mul_ln1192 = mul i64 %r_V_4, %zext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="249" st_id="53" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
monte_sim_taylor:11  %mul_ln1192 = mul i64 %r_V_4, %zext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="250" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
monte_sim_taylor:12  %ret_V = add i64 %lhs_V_1, %mul_ln1192

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="251" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
monte_sim_taylor:13  %xo_V = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %ret_V, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="xo_V"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="252" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="48" op_0_bw="32">
<![CDATA[
monte_sim_taylor:14  %sext_ln1116 = sext i32 %xo_V to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="253" st_id="55" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:15  %r_V_20 = mul i48 %sext_ln1116, %sext_ln1116

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="254" st_id="56" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:15  %r_V_20 = mul i48 %sext_ln1116, %sext_ln1116

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="255" st_id="57" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:15  %r_V_20 = mul i48 %sext_ln1116, %sext_ln1116

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="256" st_id="58" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:15  %r_V_20 = mul i48 %sext_ln1116, %sext_ln1116

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="257" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
monte_sim_taylor:16  %x2_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %r_V_20, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="258" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="48" op_0_bw="32">
<![CDATA[
monte_sim_taylor:17  %sext_ln1116_1 = sext i32 %x2_V to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="259" st_id="59" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:18  %r_V_21 = mul i48 %sext_ln1116, %sext_ln1116_1

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="260" st_id="59" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:20  %r_V_22 = mul i48 %sext_ln1116_1, %sext_ln1116_1

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="261" st_id="60" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:18  %r_V_21 = mul i48 %sext_ln1116, %sext_ln1116_1

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="262" st_id="60" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:20  %r_V_22 = mul i48 %sext_ln1116_1, %sext_ln1116_1

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="263" st_id="61" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:18  %r_V_21 = mul i48 %sext_ln1116, %sext_ln1116_1

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="264" st_id="61" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:20  %r_V_22 = mul i48 %sext_ln1116_1, %sext_ln1116_1

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="265" st_id="62" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:18  %r_V_21 = mul i48 %sext_ln1116, %sext_ln1116_1

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="266" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
monte_sim_taylor:19  %x3_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %r_V_21, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="x3_V"/></StgValue>
</operation>

<operation id="267" st_id="62" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:20  %r_V_22 = mul i48 %sext_ln1116_1, %sext_ln1116_1

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="268" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
monte_sim_taylor:21  %x4_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %r_V_22, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="x4_V"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="269" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="47" op_0_bw="32">
<![CDATA[
monte_sim_taylor:22  %sext_ln1118 = sext i32 %x3_V to i47

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="270" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="48" op_0_bw="32">
<![CDATA[
monte_sim_taylor:23  %sext_ln1118_1 = sext i32 %x3_V to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="271" st_id="63" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:24  %r_V_23 = mul i48 %sext_ln1116_1, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="272" st_id="63" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:26  %r_V_24 = mul i48 %sext_ln1118_1, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="273" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="48" op_0_bw="32">
<![CDATA[
monte_sim_taylor:28  %sext_ln1118_2 = sext i32 %x4_V to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="274" st_id="63" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:29  %r_V_25 = mul i48 %sext_ln1118_2, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="275" st_id="63" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
monte_sim_taylor:36  %r_V_27 = mul i47 %sext_ln1118, 10922

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="276" st_id="64" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:24  %r_V_23 = mul i48 %sext_ln1116_1, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="277" st_id="64" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:26  %r_V_24 = mul i48 %sext_ln1118_1, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="278" st_id="64" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:29  %r_V_25 = mul i48 %sext_ln1118_2, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="279" st_id="64" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
monte_sim_taylor:36  %r_V_27 = mul i47 %sext_ln1118, 10922

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="280" st_id="65" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:24  %r_V_23 = mul i48 %sext_ln1116_1, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="281" st_id="65" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:26  %r_V_24 = mul i48 %sext_ln1118_1, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="282" st_id="65" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:29  %r_V_25 = mul i48 %sext_ln1118_2, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="283" st_id="65" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
monte_sim_taylor:36  %r_V_27 = mul i47 %sext_ln1118, 10922

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="284" st_id="66" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:24  %r_V_23 = mul i48 %sext_ln1116_1, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="285" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
monte_sim_taylor:25  %x5_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %r_V_23, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="x5_V"/></StgValue>
</operation>

<operation id="286" st_id="66" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:26  %r_V_24 = mul i48 %sext_ln1118_1, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="287" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
monte_sim_taylor:27  %x6_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %r_V_24, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="288" st_id="66" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:29  %r_V_25 = mul i48 %sext_ln1118_2, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="289" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
monte_sim_taylor:30  %x7_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %r_V_25, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>

<operation id="290" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
monte_sim_taylor:31  %r_V_26 = call i47 @_ssdm_op_BitConcatenate.i47.i32.i15(i32 %x2_V, i15 0)

]]></Node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>

<operation id="291" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
monte_sim_taylor:32  %add_ln700 = add i32 %xo_V, 65536

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="292" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
monte_sim_taylor:33  %shl_ln = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %add_ln700, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="293" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="48" op_0_bw="47">
<![CDATA[
monte_sim_taylor:34  %sext_ln700 = sext i47 %r_V_26 to i48

]]></Node>
<StgValue><ssdm name="sext_ln700"/></StgValue>
</operation>

<operation id="294" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:35  %add_ln700_1 = add i48 %shl_ln, %sext_ln700

]]></Node>
<StgValue><ssdm name="add_ln700_1"/></StgValue>
</operation>

<operation id="295" st_id="66" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
monte_sim_taylor:36  %r_V_27 = mul i47 %sext_ln1118, 10922

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>

<operation id="296" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="48" op_0_bw="47">
<![CDATA[
monte_sim_taylor:37  %sext_ln700_1 = sext i47 %r_V_27 to i48

]]></Node>
<StgValue><ssdm name="sext_ln700_1"/></StgValue>
</operation>

<operation id="297" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:38  %add_ln700_2 = add i48 %add_ln700_1, %sext_ln700_1

]]></Node>
<StgValue><ssdm name="add_ln700_2"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="298" st_id="67" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:39  %r_V_28 = mul i48 %sext_ln1118_2, 27306

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>

<operation id="299" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="43" op_0_bw="32">
<![CDATA[
monte_sim_taylor:41  %sext_ln1116_2 = sext i32 %x5_V to i43

]]></Node>
<StgValue><ssdm name="sext_ln1116_2"/></StgValue>
</operation>

<operation id="300" st_id="67" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
monte_sim_taylor:42  %r_V_29 = mul i43 %sext_ln1116_2, 546

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="301" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="40" op_0_bw="32">
<![CDATA[
monte_sim_taylor:45  %sext_ln1116_3 = sext i32 %x6_V to i40

]]></Node>
<StgValue><ssdm name="sext_ln1116_3"/></StgValue>
</operation>

<operation id="302" st_id="67" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
monte_sim_taylor:46  %r_V_30 = mul i40 %sext_ln1116_3, 91

]]></Node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>

<operation id="303" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="37" op_0_bw="32">
<![CDATA[
monte_sim_taylor:49  %sext_ln1116_4 = sext i32 %x7_V to i37

]]></Node>
<StgValue><ssdm name="sext_ln1116_4"/></StgValue>
</operation>

<operation id="304" st_id="67" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
monte_sim_taylor:50  %r_V_31 = mul i37 %sext_ln1116_4, 13

]]></Node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="305" st_id="68" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:39  %r_V_28 = mul i48 %sext_ln1118_2, 27306

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>

<operation id="306" st_id="68" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
monte_sim_taylor:42  %r_V_29 = mul i43 %sext_ln1116_2, 546

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="307" st_id="68" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
monte_sim_taylor:46  %r_V_30 = mul i40 %sext_ln1116_3, 91

]]></Node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>

<operation id="308" st_id="68" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
monte_sim_taylor:50  %r_V_31 = mul i37 %sext_ln1116_4, 13

]]></Node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="309" st_id="69" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:39  %r_V_28 = mul i48 %sext_ln1118_2, 27306

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>

<operation id="310" st_id="69" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
monte_sim_taylor:42  %r_V_29 = mul i43 %sext_ln1116_2, 546

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="311" st_id="69" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
monte_sim_taylor:46  %r_V_30 = mul i40 %sext_ln1116_3, 91

]]></Node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>

<operation id="312" st_id="69" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
monte_sim_taylor:50  %r_V_31 = mul i37 %sext_ln1116_4, 13

]]></Node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="313" st_id="70" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:39  %r_V_28 = mul i48 %sext_ln1118_2, 27306

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>

<operation id="314" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:40  %add_ln700_3 = add i48 %add_ln700_2, %r_V_28

]]></Node>
<StgValue><ssdm name="add_ln700_3"/></StgValue>
</operation>

<operation id="315" st_id="70" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
monte_sim_taylor:42  %r_V_29 = mul i43 %sext_ln1116_2, 546

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="316" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="48" op_0_bw="43">
<![CDATA[
monte_sim_taylor:43  %sext_ln700_2 = sext i43 %r_V_29 to i48

]]></Node>
<StgValue><ssdm name="sext_ln700_2"/></StgValue>
</operation>

<operation id="317" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:44  %add_ln700_4 = add i48 %add_ln700_3, %sext_ln700_2

]]></Node>
<StgValue><ssdm name="add_ln700_4"/></StgValue>
</operation>

<operation id="318" st_id="70" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
monte_sim_taylor:46  %r_V_30 = mul i40 %sext_ln1116_3, 91

]]></Node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>

<operation id="319" st_id="70" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
monte_sim_taylor:50  %r_V_31 = mul i37 %sext_ln1116_4, 13

]]></Node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="320" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="48" op_0_bw="40">
<![CDATA[
monte_sim_taylor:47  %sext_ln700_3 = sext i40 %r_V_30 to i48

]]></Node>
<StgValue><ssdm name="sext_ln700_3"/></StgValue>
</operation>

<operation id="321" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:48  %add_ln700_5 = add i48 %add_ln700_4, %sext_ln700_3

]]></Node>
<StgValue><ssdm name="add_ln700_5"/></StgValue>
</operation>

<operation id="322" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="48" op_0_bw="37">
<![CDATA[
monte_sim_taylor:51  %sext_ln1192 = sext i37 %r_V_31 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="323" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:52  %ret_V_1 = add i48 %add_ln700_5, %sext_ln1192

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="324" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
monte_sim_taylor:53  %exp_result_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %ret_V_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="exp_result_V"/></StgValue>
</operation>

<operation id="325" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="48" op_0_bw="32">
<![CDATA[
monte_sim_taylor:54  %sext_ln1118_3 = sext i32 %exp_result_V to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="326" st_id="71" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:55  %r_V_32 = mul i48 %sext_ln74, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="327" st_id="72" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:55  %r_V_32 = mul i48 %sext_ln74, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="328" st_id="73" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:55  %r_V_32 = mul i48 %sext_ln74, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="329" st_id="74" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
monte_sim_taylor:55  %r_V_32 = mul i48 %sext_ln74, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="330" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
monte_sim_taylor:56  %s_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %r_V_32, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="s_V"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="331" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
monte_sim_taylor:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln74"/></StgValue>
</operation>

<operation id="332" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
monte_sim_taylor:1  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="333" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
monte_sim_taylor:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1024, i32 1024, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln75"/></StgValue>
</operation>

<operation id="334" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
monte_sim_taylor:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln76"/></StgValue>
</operation>

<operation id="335" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
monte_sim_taylor:57  %vout_buffer_V_addr = getelementptr [1024 x i32]* %vout_buffer_V, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="vout_buffer_V_addr"/></StgValue>
</operation>

<operation id="336" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
monte_sim_taylor:58  store i32 %s_V, i32* %vout_buffer_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="337" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
monte_sim_taylor:59  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str14, i32 %tmp_15)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="338" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
monte_sim_taylor:60  br label %2

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="339" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:0  %add_ln203_2 = add i64 %empty, %sext_ln58

]]></Node>
<StgValue><ssdm name="add_ln203_2"/></StgValue>
</operation>

<operation id="340" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.preheader.preheader:1  %gmem_addr_2 = getelementptr i32* %gmem, i64 %add_ln203_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="341" st_id="77" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:2  %gmem_addr_4_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_2, i32 %select_ln50)

]]></Node>
<StgValue><ssdm name="gmem_addr_4_wr_req"/></StgValue>
</operation>

<operation id="342" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:3  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="343" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.preheader:0  %j5_0 = phi i31 [ %j_3, %write ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j5_0"/></StgValue>
</operation>

<operation id="344" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="31">
<![CDATA[
.preheader:1  %zext_ln97 = zext i31 %j5_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="345" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:2  %icmp_ln97 = icmp slt i32 %zext_ln97, %select_ln50

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="346" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader:3  %j_3 = add i31 %j5_0, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="347" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln97, label %write, label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="348" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="31">
<![CDATA[
write:4  %zext_ln100 = zext i31 %j5_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln100"/></StgValue>
</operation>

<operation id="349" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
write:5  %vout_buffer_V_addr_1 = getelementptr [1024 x i32]* %vout_buffer_V, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="vout_buffer_V_addr_1"/></StgValue>
</operation>

<operation id="350" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="10">
<![CDATA[
write:6  %vout_buffer_V_load = load i32* %vout_buffer_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="vout_buffer_V_load"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="351" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="10">
<![CDATA[
write:6  %vout_buffer_V_load = load i32* %vout_buffer_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="vout_buffer_V_load"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="352" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
write:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln97"/></StgValue>
</operation>

<operation id="353" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
write:1  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="354" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
write:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1024, i32 1024, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln98"/></StgValue>
</operation>

<operation id="355" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
write:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln99"/></StgValue>
</operation>

<operation id="356" st_id="80" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1">
<![CDATA[
write:7  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_2, i32 %vout_buffer_V_load, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln100"/></StgValue>
</operation>

<operation id="357" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
write:8  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str15, i32 %tmp_16)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="358" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
write:9  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="359" st_id="81" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
hls_label_0_end:0  %gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)

]]></Node>
<StgValue><ssdm name="gmem_addr_4_wr_resp"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="360" st_id="82" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
hls_label_0_end:0  %gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)

]]></Node>
<StgValue><ssdm name="gmem_addr_4_wr_resp"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="361" st_id="83" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
hls_label_0_end:0  %gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)

]]></Node>
<StgValue><ssdm name="gmem_addr_4_wr_resp"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="362" st_id="84" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
hls_label_0_end:0  %gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)

]]></Node>
<StgValue><ssdm name="gmem_addr_4_wr_resp"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="363" st_id="85" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
hls_label_0_end:0  %gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)

]]></Node>
<StgValue><ssdm name="gmem_addr_4_wr_resp"/></StgValue>
</operation>

<operation id="364" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end:1  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="365" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_end:2  br label %.preheader1367

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
