<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
               "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en" xml:lang="en">
<head>
<title>Virtex-6 FPGA OverView</title>
<meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
<meta name="title" content="Virtex-6 FPGA OverView"/>
<meta name="generator" content="Org-mode"/>
<meta name="generated" content="2013-01-30 15:26:02 HKT"/>
<meta name="author" content="Shi Shougang"/>
<meta name="description" content=""/>
<meta name="keywords" content=""/>
<style type="text/css">
 <!--/*--><![CDATA[/*><!--*/
  html { font-family: Times, serif; font-size: 12pt; }
  .title  { text-align: center; }
  .todo   { color: red; }
  .done   { color: green; }
  .tag    { background-color: #add8e6; font-weight:normal }
  .target { }
  .timestamp { color: #bebebe; }
  .timestamp-kwd { color: #5f9ea0; }
  .right  {margin-left:auto; margin-right:0px;  text-align:right;}
  .left   {margin-left:0px;  margin-right:auto; text-align:left;}
  .center {margin-left:auto; margin-right:auto; text-align:center;}
  p.verse { margin-left: 3% }
  pre {
	border: 1pt solid #AEBDCC;
	background-color: #F3F5F7;
	padding: 5pt;
	font-family: courier, monospace;
        font-size: 90%;
        overflow:auto;
  }
  table { border-collapse: collapse; }
  td, th { vertical-align: top;  }
  th.right  { text-align:center;  }
  th.left   { text-align:center;   }
  th.center { text-align:center; }
  td.right  { text-align:right;  }
  td.left   { text-align:left;   }
  td.center { text-align:center; }
  dt { font-weight: bold; }
  div.figure { padding: 0.5em; }
  div.figure p { text-align: center; }
  div.inlinetask {
    padding:10px;
    border:2px solid gray;
    margin:10px;
    background: #ffffcc;
  }
  textarea { overflow-x: auto; }
  .linenr { font-size:smaller }
  .code-highlighted {background-color:#ffff00;}
  .org-info-js_info-navigation { border-style:none; }
  #org-info-js_console-label { font-size:10px; font-weight:bold;
                               white-space:nowrap; }
  .org-info-js_search-highlight {background-color:#ffff00; color:#000000;
                                 font-weight:bold; }
  /*]]>*/-->
</style><link rel="stylesheet" href="./assets/stylesheet.css" type="text/css"/>
<link rel="stylesheet" type="text/css" href="../../assets/stylesheet.css" />
<script type="text/javascript">
<!--/*--><![CDATA[/*><!--*/
 function CodeHighlightOn(elem, id)
 {
   var target = document.getElementById(id);
   if(null != target) {
     elem.cacheClassElem = elem.className;
     elem.cacheClassTarget = target.className;
     target.className = "code-highlighted";
     elem.className   = "code-highlighted";
   }
 }
 function CodeHighlightOff(elem, id)
 {
   var target = document.getElementById(id);
   if(elem.cacheClassElem)
     elem.className = elem.cacheClassElem;
   if(elem.cacheClassTarget)
     target.className = elem.cacheClassTarget;
 }
/*]]>*///-->
</script>

</head>
<body>
<div id="org-div-home-and-up" style="text-align:right;font-size:70%;white-space:nowrap;">
 <a accesskey="h" href="../../index.html"> UP </a>
 |
 <a accesskey="H" href="../../index.html"> HOME </a>
</div>

<div id="preamble">

</div>

<div id="content">
<h1 class="title">Virtex-6 FPGA OverView</h1>



<div id="table-of-contents">
<h2>Table of Contents</h2>
<div id="text-table-of-contents">
<ul>
<li><a href="#sec-1">docs</a></li>
<li><a href="#sec-2">Virtex-6 FPGA ML605 Evaluation Kit - 13.4 docs</a></li>
<li><a href="#sec-3">Notes</a>
<ul>
<li><a href="#sec-3-1">UG360 Virtex-6 FPGA Configuration User Guide Notes</a></li>
</ul>
</li>
</ul>
</div>
</div>

<div id="outline-container-1" class="outline-2">
<h2 id="sec-1">docs</h2>
<div class="outline-text-2" id="text-1">

<p>This section provides references to documentation supporting Virtex-6 FPGAs, tools, and 
IP. For additional information, see www.xilinx.com/support/documentation/index.htm. 
</p><ol>
<li>UG534, ML605 Hardware User Guide
</li>
<li>UG535, ML605 Reference Design User Guide
</li>
<li>DS150, Virtex-6 Family Overview
</li>
<li>DS152, Virtex-6 FPGA Data Sheet: DC and Switching Characteristics
</li>
<li>UG360, Virtex-6 FPGA Configuration User Guide
</li>
<li>UG361, Virtex-6 FPGA SelectIO Resources User Guide
</li>
<li>UG362, Virtex-6 FPGA User Guide: Clocking Resources
</li>
<li>UG363, Virtex-6 FPGA Memory Resources User Guide
</li>
<li>UG364, Virtex-6 FPGA Configurable Logic Block User Guide
</li>
<li>UG365, Virtex-6 FPGA Packaging and Pinout Specifications
</li>
<li>UG366, Virtex-6 FPGA GTX Transceivers User Guide
</li>
<li>UG369, Virtex-6 FPGA DSP48E1 Slice User Guide 
</li>
<li>DS186, Virtex-6 FPGA Memory Interface Solutions Data Sheet
</li>
<li>UG370, Virtex-6 FPGA System Monitor User Guide
</li>
<li>DS643, Multi-Port Memory Controller (MPMC) (v5.02a) Data Sheet
</li>
<li>UG086, Memory Interface Solutions User Guide
</li>
<li>UG138, LogiCORE™ IP Tri-Mode Ethernet MAC v4.3 User Guide 
</li>
<li>UG517, LogiCORE™ IP Virtex-6 FPGA Integrated Block User Guide v1.3 for PCI Express
</li>
<li>DS715, Virtex-6 FPGA Integrated Block v1.3 for PCI Express Data Sheet
</li>
<li>Platform Studio EDK
</li>
</ol>

<p>ML605 tutorials and design files are located at 
<a href="http://www.xilinx.com/products/boards/ml605/reference_designs.htm">http://www.xilinx.com/products/boards/ml605/reference_designs.htm</a>:
</p>

</div>

</div>

<div id="outline-container-2" class="outline-2">
<h2 id="sec-2">Virtex-6 FPGA ML605 Evaluation Kit - 13.4 docs</h2>
<div class="outline-text-2" id="text-2">

<p><a href="http://www.xilinx.com/support/documentation/ml605_13-4.htm">http://www.xilinx.com/support/documentation/ml605_13-4.htm</a>
</p>

</div>

</div>

<div id="outline-container-3" class="outline-2">
<h2 id="sec-3">Notes</h2>
<div class="outline-text-2" id="text-3">


</div>

<div id="outline-container-3-1" class="outline-3">
<h3 id="sec-3-1">UG360 Virtex-6 FPGA Configuration User Guide Notes</h3>
<div class="outline-text-3" id="text-3-1">

<ul>
<li id="sec-3-1-1">OverView<br/>

<p>
These configuration pins serve as the interface
for a number of different configuration modes:
</p>
<ul>
<li>Master-Serial configuration mode
</li>
<li>Slave-Serial configuration mode
</li>
<li>Master SelectMAP (parallel) configuration mode (x8 and x16)
</li>
<li>Slave SelectMAP (parallel) configuration mode (x8, x16, and x32)
</li>
<li>JTAG/boundary-scan configuration mode
</li>
<li>Master Serial Peripheral Interface (SPI) flash configuration mode
</li>
<li>Master Byte Peripheral Interface Up or Down (BPI-Up or BPI-Down) flash
  configuration mode (x8 and x16 only)
</li>
</ul>


<p>
The terms Master and Slave refer to the direction of the configuration
clock (CCLK):
</p><ul>
<li>In Master configuration modes, the Virtex-6 device drives CCLK from an internal
  oscillator. To select the desired frequency, BitGen -g ConfigRate option is used. The
  BitGen section of UG628, Command Line Tools User Guide provides more
  information.
</li>
<li>In Slave configuration modes, CCLK is an input.
</li>
</ul>

</li>
</ul>
<ul>
<li id="sec-3-1-2">Chapter 2<br/>
Virtex-6 FPGA Configuration Modes


<p class="verse">
Configuration Mode    M[2:0]    Bus Width  CCLK Direction<br/>
Master Serial         000       1          Output<br/>
Master SPI            001       1          Output<br/>
Master BPI-Up         010       8, 16      Output<br/>
Master BPI-Down       011       8, 16      Output<br/>
Master SelectMAP      100       8, 16      Output<br/>
JTAG                  101       1          Input (TCK)<br/>
Slave SelectMAP       110       8, 16, 32  Input<br/>
Slave Serial          111       1          Input<br/>
</p>


<ul>
<li id="sec-3-1-2-1">Master BPI Configuration Interface<br/>
From the Master Byte-wide Peripheral Interface (BPI), the Virtex-6 FPGA can configure
itself in BPI-Up (M[2:0]=010) or BPI-Down (M[2:0] = 011) mode. 

<p>
In BPI modes, the CCLK output is not connected to the BPI flash device. However, the
FPGA outputs an address after the rising edge of CCLK, and the data is still sampled on
the next rising edge of CCLK. The timing parameters related to BPI use CCLK as a
reference. 
</p>
<p>
In the BPI-Up mode, the address starts at 0 and increments by 1 until the DONE pin is
asserted.
</p>
<p>
In the BPI-Down mode, the address start at 26’h3FFFFFF and decrements by 1 until the
DONE pin is asserted.
</p>
<p>
The iMPACT programming software provides the ability to program Top boot parallel
NOR flash using an indirect programming method. “Introduction to Indirect Programming – SPI or BPI Flash Memory.” For software flow
details, see XAPP973, <b>Indirect Programming of BPI PROMs with Virtex-5 FPGAs</b>.
</p>


</li>
</ul>
</li>
</ul>
</div>
</div>
</div>
</div>

<div id="postamble">
<p class="date">Date: 2013-01-30 15:26:02 HKT</p>
<p class="author">Author: Shi Shougang</p>
<p class="creator">Org version 7.8.11 with Emacs version 24</p>
<a href="http://validator.w3.org/check?uri=referer">Validate XHTML 1.0</a>

</div>
</body>
</html>
