// Seed: 2524732708
`define pp_10 0
`define pp_11 0
`define pp_12 0
`define pp_13 0
`timescale 1ps / 1ps
`define pp_14 0
`define pp_15 0
`define pp_16 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout id_9;
  inout id_8;
  inout id_7;
  output id_6;
  inout id_5;
  inout id_4;
  input id_3;
  output id_2;
  output id_1;
  initial begin
    id_8 <= 1;
    if (1 * 1) id_9 <= 1 ^ 1'b0;
  end
  always @* begin
    id_2 <= id_7;
  end
endmodule
`define pp_17 0
`default_nettype id_3
`define pp_18 0
`define pp_19 0
`define pp_20 0
`timescale 1ps / 1ps `timescale 1ps / 1ps `timescale 1ps / 1 ps
module module_1 (
    output logic id_0,
    input id_1,
    output id_2
);
  assign id_5 = id_4;
endmodule
