#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Mar 27 22:56:12 2019
# Process ID: 6400
# Current directory: E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13996 E:\ECE532\WorkSpace\IPU_proj\Verification\MB_Validation\MB_Validation.xpr
# Log file: E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/vivado.log
# Journal file: E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0324-1715'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0327-0230'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0325-0030'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 983.027 ; gain = 224.664
update_compile_order -fileset sources_1
open_bd_design {E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/vi_sys.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:user:IPU:2.10 - IPU_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <vi_sys> from BD file <E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/vi_sys.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1069.984 ; gain = 80.477
set_property  ip_repo_paths  {e:/ECE532/WorkSpace/IPU_proj/Packaged/0324-1715 E:/ECE532/WorkSpace/IPU_proj/Packaged/0327-2300 e:/ECE532/WorkSpace/IPU_proj/Packaged/0327-0230 e:/ECE532/WorkSpace/IPU_proj/Packaged/0325-0030} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0324-1715'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0327-2300'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0327-0230'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0325-0030'.
update_ip_catalog
update_ip_catalog
report_ip_status -name ip_status 
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 27 22:59:06 2019...
