$date
	Sat Oct 22 21:40:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#264870
b10 &
b10 %
1$
b10 !
1"
#264871
0"
#264874
b1 &
b1 %
1#
#264878
b0 &
0#
b0 %
0$
#1225353
b10111 !
1"
#1225354
b10111 &
b10111 %
1$
#1225355
0"
#1225358
b1000110 &
b1000110 %
#1225362
b100011 &
b100011 %
#1225366
b1101010 &
b1101010 %
#1225370
b110101 &
b110101 %
#1225374
b10100000 &
b10100000 %
#1225378
b1010000 &
b1010000 %
#1225382
b101000 &
b101000 %
#1225386
b10100 &
b10100 %
#1225390
b1010 &
b1010 %
#1225394
b101 &
b101 %
#1225398
b10000 &
b10000 %
#1225402
b1000 &
b1000 %
#1225406
b100 &
b100 %
#1225410
b10 &
b10 %
#1225414
b1 &
1#
b1 %
#1225418
b0 &
b0 %
0#
0$
#2236028
b1100 !
1"
#2236030
b1100 &
b1100 %
1$
#2236031
0"
#2236034
b110 &
b110 %
#2236038
b11 &
b11 %
#2236042
b1010 &
b1010 %
#2236046
b101 &
b101 %
#2236050
b10000 &
b10000 %
#2236054
b1000 &
b1000 %
#2236058
b100 &
b100 %
#2236062
b10 &
b10 %
#2236066
b1 &
b1 %
1#
#2236070
b0 &
0#
b0 %
0$
#4500012
