=====
SETUP
5.515
8.757
14.272
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/wr_ptr_2_s0
4.359
4.591
spi_inst/tx_fifo_inst/n45_s0
6.331
6.880
spi_inst/tx_fifo_inst/n46_s0
6.880
6.915
spi_inst/tx_fifo_inst/n47_s0
6.915
6.950
spi_inst/tx_fifo_inst/n48_s0
6.950
6.985
spi_inst/tx_fifo_inst/n49_s0
6.985
7.021
spi_inst/tx_fifo_inst/n50_s0
7.021
7.056
spi_inst/tx_fifo_inst/n51_s0
7.056
7.091
spi_inst/tx_fifo_inst/rd_fetch_s2
7.818
8.388
spi_inst/tx_fifo_inst/memory_memory_0_0_s
8.757
=====
SETUP
5.560
8.764
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/wr_ptr_2_s0
4.359
4.591
spi_inst/tx_fifo_inst/n45_s0
6.331
6.880
spi_inst/tx_fifo_inst/n46_s0
6.880
6.915
spi_inst/tx_fifo_inst/n47_s0
6.915
6.950
spi_inst/tx_fifo_inst/n48_s0
6.950
6.985
spi_inst/tx_fifo_inst/n49_s0
6.985
7.021
spi_inst/tx_fifo_inst/n50_s0
7.021
7.056
spi_inst/tx_fifo_inst/n51_s0
7.056
7.091
spi_inst/tx_fifo_inst/rd_fetch_s2
7.818
8.388
spi_inst/tx_fifo_inst/rd_ptr_1_s0
8.764
=====
SETUP
5.560
8.764
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/wr_ptr_2_s0
4.359
4.591
spi_inst/tx_fifo_inst/n45_s0
6.331
6.880
spi_inst/tx_fifo_inst/n46_s0
6.880
6.915
spi_inst/tx_fifo_inst/n47_s0
6.915
6.950
spi_inst/tx_fifo_inst/n48_s0
6.950
6.985
spi_inst/tx_fifo_inst/n49_s0
6.985
7.021
spi_inst/tx_fifo_inst/n50_s0
7.021
7.056
spi_inst/tx_fifo_inst/n51_s0
7.056
7.091
spi_inst/tx_fifo_inst/rd_fetch_s2
7.818
8.388
spi_inst/tx_fifo_inst/rd_ptr_2_s0
8.764
=====
SETUP
5.560
8.764
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/wr_ptr_2_s0
4.359
4.591
spi_inst/tx_fifo_inst/n45_s0
6.331
6.880
spi_inst/tx_fifo_inst/n46_s0
6.880
6.915
spi_inst/tx_fifo_inst/n47_s0
6.915
6.950
spi_inst/tx_fifo_inst/n48_s0
6.950
6.985
spi_inst/tx_fifo_inst/n49_s0
6.985
7.021
spi_inst/tx_fifo_inst/n50_s0
7.021
7.056
spi_inst/tx_fifo_inst/n51_s0
7.056
7.091
spi_inst/tx_fifo_inst/rd_fetch_s2
7.818
8.388
spi_inst/tx_fifo_inst/rd_ptr_3_s0
8.764
=====
SETUP
5.560
8.764
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/wr_ptr_2_s0
4.359
4.591
spi_inst/tx_fifo_inst/n45_s0
6.331
6.880
spi_inst/tx_fifo_inst/n46_s0
6.880
6.915
spi_inst/tx_fifo_inst/n47_s0
6.915
6.950
spi_inst/tx_fifo_inst/n48_s0
6.950
6.985
spi_inst/tx_fifo_inst/n49_s0
6.985
7.021
spi_inst/tx_fifo_inst/n50_s0
7.021
7.056
spi_inst/tx_fifo_inst/n51_s0
7.056
7.091
spi_inst/tx_fifo_inst/rd_fetch_s2
7.818
8.388
spi_inst/tx_fifo_inst/rd_ptr_4_s0
8.764
=====
SETUP
5.560
8.764
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/wr_ptr_2_s0
4.359
4.591
spi_inst/tx_fifo_inst/n45_s0
6.331
6.880
spi_inst/tx_fifo_inst/n46_s0
6.880
6.915
spi_inst/tx_fifo_inst/n47_s0
6.915
6.950
spi_inst/tx_fifo_inst/n48_s0
6.950
6.985
spi_inst/tx_fifo_inst/n49_s0
6.985
7.021
spi_inst/tx_fifo_inst/n50_s0
7.021
7.056
spi_inst/tx_fifo_inst/n51_s0
7.056
7.091
spi_inst/tx_fifo_inst/rd_fetch_s2
7.818
8.388
spi_inst/tx_fifo_inst/rd_ptr_5_s0
8.764
=====
SETUP
5.560
8.764
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/wr_ptr_2_s0
4.359
4.591
spi_inst/tx_fifo_inst/n45_s0
6.331
6.880
spi_inst/tx_fifo_inst/n46_s0
6.880
6.915
spi_inst/tx_fifo_inst/n47_s0
6.915
6.950
spi_inst/tx_fifo_inst/n48_s0
6.950
6.985
spi_inst/tx_fifo_inst/n49_s0
6.985
7.021
spi_inst/tx_fifo_inst/n50_s0
7.021
7.056
spi_inst/tx_fifo_inst/n51_s0
7.056
7.091
spi_inst/tx_fifo_inst/rd_fetch_s2
7.818
8.388
spi_inst/tx_fifo_inst/rd_ptr_6_s0
8.764
=====
SETUP
5.567
8.757
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/wr_ptr_2_s0
4.359
4.591
spi_inst/tx_fifo_inst/n45_s0
6.331
6.880
spi_inst/tx_fifo_inst/n46_s0
6.880
6.915
spi_inst/tx_fifo_inst/n47_s0
6.915
6.950
spi_inst/tx_fifo_inst/n48_s0
6.950
6.985
spi_inst/tx_fifo_inst/n49_s0
6.985
7.021
spi_inst/tx_fifo_inst/n50_s0
7.021
7.056
spi_inst/tx_fifo_inst/n51_s0
7.056
7.091
spi_inst/tx_fifo_inst/rd_fetch_s2
7.818
8.388
spi_inst/tx_fifo_inst/rd_ptr_7_s0
8.757
=====
SETUP
5.567
8.757
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/wr_ptr_2_s0
4.359
4.591
spi_inst/tx_fifo_inst/n45_s0
6.331
6.880
spi_inst/tx_fifo_inst/n46_s0
6.880
6.915
spi_inst/tx_fifo_inst/n47_s0
6.915
6.950
spi_inst/tx_fifo_inst/n48_s0
6.950
6.985
spi_inst/tx_fifo_inst/n49_s0
6.985
7.021
spi_inst/tx_fifo_inst/n50_s0
7.021
7.056
spi_inst/tx_fifo_inst/n51_s0
7.056
7.091
spi_inst/tx_fifo_inst/rd_fetch_s2
7.818
8.388
spi_inst/tx_fifo_inst/rd_ptr_8_s0
8.757
=====
SETUP
5.659
8.613
14.272
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/wr_ptr_2_s0
4.359
4.591
spi_inst/tx_fifo_inst/n45_s1
6.088
6.637
spi_inst/tx_fifo_inst/n46_s1
6.637
6.672
spi_inst/tx_fifo_inst/n47_s1
6.672
6.708
spi_inst/tx_fifo_inst/n48_s1
6.708
6.743
spi_inst/tx_fifo_inst/n49_s1
6.743
6.778
spi_inst/tx_fifo_inst/n50_s1
6.778
6.813
spi_inst/tx_fifo_inst/wr_enable_s2
7.530
8.100
spi_inst/tx_fifo_inst/memory_memory_0_0_s
8.613
=====
SETUP
5.679
8.645
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/wr_ptr_2_s0
4.359
4.591
spi_inst/tx_fifo_inst/n45_s1
6.088
6.637
spi_inst/tx_fifo_inst/n46_s1
6.637
6.672
spi_inst/tx_fifo_inst/n47_s1
6.672
6.708
spi_inst/tx_fifo_inst/n48_s1
6.708
6.743
spi_inst/tx_fifo_inst/n49_s1
6.743
6.778
spi_inst/tx_fifo_inst/n50_s1
6.778
6.813
spi_inst/tx_fifo_inst/wr_enable_s2
7.530
8.100
spi_inst/tx_fifo_inst/wr_ptr_8_s0
8.645
=====
SETUP
5.679
8.645
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/wr_ptr_2_s0
4.359
4.591
spi_inst/tx_fifo_inst/n45_s1
6.088
6.637
spi_inst/tx_fifo_inst/n46_s1
6.637
6.672
spi_inst/tx_fifo_inst/n47_s1
6.672
6.708
spi_inst/tx_fifo_inst/n48_s1
6.708
6.743
spi_inst/tx_fifo_inst/n49_s1
6.743
6.778
spi_inst/tx_fifo_inst/n50_s1
6.778
6.813
spi_inst/tx_fifo_inst/wr_enable_s2
7.530
8.100
spi_inst/tx_fifo_inst/wr_ptr_7_s0
8.645
=====
SETUP
5.703
8.621
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/memory_memory_0_0_s
4.359
6.619
spi_inst/spi_inst_0/n394_s1
7.379
7.832
spi_inst/spi_inst_0/tx_shift_31_s1
8.621
=====
SETUP
5.708
8.616
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/wr_ptr_2_s0
4.359
4.591
spi_inst/tx_fifo_inst/n45_s1
6.088
6.637
spi_inst/tx_fifo_inst/n46_s1
6.637
6.672
spi_inst/tx_fifo_inst/n47_s1
6.672
6.708
spi_inst/tx_fifo_inst/n48_s1
6.708
6.743
spi_inst/tx_fifo_inst/n49_s1
6.743
6.778
spi_inst/tx_fifo_inst/n50_s1
6.778
6.813
spi_inst/tx_fifo_inst/wr_enable_s2
7.530
8.100
spi_inst/tx_fifo_inst/wr_ptr_1_s0
8.616
=====
SETUP
5.708
8.616
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/wr_ptr_2_s0
4.359
4.591
spi_inst/tx_fifo_inst/n45_s1
6.088
6.637
spi_inst/tx_fifo_inst/n46_s1
6.637
6.672
spi_inst/tx_fifo_inst/n47_s1
6.672
6.708
spi_inst/tx_fifo_inst/n48_s1
6.708
6.743
spi_inst/tx_fifo_inst/n49_s1
6.743
6.778
spi_inst/tx_fifo_inst/n50_s1
6.778
6.813
spi_inst/tx_fifo_inst/wr_enable_s2
7.530
8.100
spi_inst/tx_fifo_inst/wr_ptr_2_s0
8.616
=====
SETUP
5.708
8.616
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/wr_ptr_2_s0
4.359
4.591
spi_inst/tx_fifo_inst/n45_s1
6.088
6.637
spi_inst/tx_fifo_inst/n46_s1
6.637
6.672
spi_inst/tx_fifo_inst/n47_s1
6.672
6.708
spi_inst/tx_fifo_inst/n48_s1
6.708
6.743
spi_inst/tx_fifo_inst/n49_s1
6.743
6.778
spi_inst/tx_fifo_inst/n50_s1
6.778
6.813
spi_inst/tx_fifo_inst/wr_enable_s2
7.530
8.100
spi_inst/tx_fifo_inst/wr_ptr_3_s0
8.616
=====
SETUP
5.708
8.616
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/wr_ptr_2_s0
4.359
4.591
spi_inst/tx_fifo_inst/n45_s1
6.088
6.637
spi_inst/tx_fifo_inst/n46_s1
6.637
6.672
spi_inst/tx_fifo_inst/n47_s1
6.672
6.708
spi_inst/tx_fifo_inst/n48_s1
6.708
6.743
spi_inst/tx_fifo_inst/n49_s1
6.743
6.778
spi_inst/tx_fifo_inst/n50_s1
6.778
6.813
spi_inst/tx_fifo_inst/wr_enable_s2
7.530
8.100
spi_inst/tx_fifo_inst/wr_ptr_4_s0
8.616
=====
SETUP
5.708
8.616
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/wr_ptr_2_s0
4.359
4.591
spi_inst/tx_fifo_inst/n45_s1
6.088
6.637
spi_inst/tx_fifo_inst/n46_s1
6.637
6.672
spi_inst/tx_fifo_inst/n47_s1
6.672
6.708
spi_inst/tx_fifo_inst/n48_s1
6.708
6.743
spi_inst/tx_fifo_inst/n49_s1
6.743
6.778
spi_inst/tx_fifo_inst/n50_s1
6.778
6.813
spi_inst/tx_fifo_inst/wr_enable_s2
7.530
8.100
spi_inst/tx_fifo_inst/wr_ptr_5_s0
8.616
=====
SETUP
5.708
8.616
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/wr_ptr_2_s0
4.359
4.591
spi_inst/tx_fifo_inst/n45_s1
6.088
6.637
spi_inst/tx_fifo_inst/n46_s1
6.637
6.672
spi_inst/tx_fifo_inst/n47_s1
6.672
6.708
spi_inst/tx_fifo_inst/n48_s1
6.708
6.743
spi_inst/tx_fifo_inst/n49_s1
6.743
6.778
spi_inst/tx_fifo_inst/n50_s1
6.778
6.813
spi_inst/tx_fifo_inst/wr_enable_s2
7.530
8.100
spi_inst/tx_fifo_inst/wr_ptr_6_s0
8.616
=====
SETUP
5.764
8.560
14.324
clk_ibuf
0.000
2.088
spi_inst/spi_inst_0/spi_cs_n_d2_s0
4.359
4.591
spi_inst/spi_inst_0/n811_s3
6.118
6.635
spi_inst/spi_inst_0/n283_s2
7.446
8.016
spi_inst/spi_inst_0/rx_valid_s0
8.560
=====
SETUP
5.796
8.528
14.324
clk_ibuf
0.000
2.088
spi_inst/rx_fifo_inst/wr_ptr_4_s0
4.359
4.591
spi_inst/rx_fifo_inst/n47_s1
5.913
6.462
spi_inst/rx_fifo_inst/n48_s1
6.462
6.497
spi_inst/rx_fifo_inst/n49_s1
6.497
6.532
spi_inst/rx_fifo_inst/n50_s1
6.532
6.567
spi_inst/rx_fifo_inst/wr_enable_s2
7.046
7.616
spi_inst/rx_fifo_inst/wr_ptr_0_s0
8.528
=====
SETUP
5.884
8.441
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/wr_ptr_2_s0
4.359
4.591
spi_inst/tx_fifo_inst/n45_s0
6.331
6.880
spi_inst/tx_fifo_inst/n46_s0
6.880
6.915
spi_inst/tx_fifo_inst/n47_s0
6.915
6.950
spi_inst/tx_fifo_inst/n48_s0
6.950
6.985
spi_inst/tx_fifo_inst/n49_s0
6.985
7.021
spi_inst/tx_fifo_inst/n50_s0
7.021
7.056
spi_inst/tx_fifo_inst/n51_s0
7.056
7.091
spi_inst/tx_fifo_inst/rd_fetch_s3
7.979
8.441
spi_inst/tx_fifo_inst/rd_valid_reg_s5
8.441
=====
SETUP
5.936
8.388
14.324
clk_ibuf
0.000
2.088
spi_inst/tx_fifo_inst/wr_ptr_2_s0
4.359
4.591
spi_inst/tx_fifo_inst/n45_s0
6.331
6.880
spi_inst/tx_fifo_inst/n46_s0
6.880
6.915
spi_inst/tx_fifo_inst/n47_s0
6.915
6.950
spi_inst/tx_fifo_inst/n48_s0
6.950
6.985
spi_inst/tx_fifo_inst/n49_s0
6.985
7.021
spi_inst/tx_fifo_inst/n50_s0
7.021
7.056
spi_inst/tx_fifo_inst/n51_s0
7.056
7.091
spi_inst/tx_fifo_inst/rd_ptr_next_0_s3
7.818
8.388
spi_inst/tx_fifo_inst/rd_ptr_0_s3
8.388
=====
SETUP
6.143
8.129
14.272
clk_ibuf
0.000
2.088
spi_inst/rx_fifo_inst/wr_ptr_4_s0
4.359
4.591
spi_inst/rx_fifo_inst/n47_s1
5.913
6.462
spi_inst/rx_fifo_inst/n48_s1
6.462
6.497
spi_inst/rx_fifo_inst/n49_s1
6.497
6.532
spi_inst/rx_fifo_inst/n50_s1
6.532
6.567
spi_inst/rx_fifo_inst/wr_enable_s2
7.046
7.616
spi_inst/rx_fifo_inst/memory_memory_0_0_s
8.129
=====
SETUP
6.151
8.173
14.324
clk_ibuf
0.000
2.088
spi_inst/spi_inst_0/spi_cs_n_d2_s0
4.359
4.591
spi_inst/spi_inst_0/n811_s3
6.118
6.635
spi_inst/spi_inst_0/n811_s1
7.297
7.624
spi_inst/spi_inst_0/rx_data_0_s0
8.173
=====
HOLD
0.074
3.226
3.152
clk_ibuf
0.000
1.392
loopback_reg_13_s0
2.903
3.104
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.226
=====
HOLD
0.074
3.226
3.152
clk_ibuf
0.000
1.392
loopback_reg_12_s0
2.903
3.104
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.226
=====
HOLD
0.198
3.350
3.152
clk_ibuf
0.000
1.392
loopback_reg_26_s0
2.903
3.105
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.350
=====
HOLD
0.198
3.350
3.152
clk_ibuf
0.000
1.392
loopback_reg_0_s0
2.903
3.105
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.350
=====
HOLD
0.202
3.354
3.152
clk_ibuf
0.000
1.392
loopback_reg_17_s0
2.903
3.105
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.354
=====
HOLD
0.202
3.354
3.152
clk_ibuf
0.000
1.392
loopback_reg_15_s0
2.903
3.105
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.354
=====
HOLD
0.202
3.354
3.152
clk_ibuf
0.000
1.392
loopback_reg_14_s0
2.903
3.105
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.354
=====
HOLD
0.213
3.366
3.152
clk_ibuf
0.000
1.392
loopback_reg_31_s0
2.903
3.105
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.366
=====
HOLD
0.213
3.366
3.152
clk_ibuf
0.000
1.392
loopback_reg_30_s0
2.903
3.105
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.366
=====
HOLD
0.213
3.366
3.152
clk_ibuf
0.000
1.392
loopback_reg_24_s0
2.903
3.105
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.366
=====
HOLD
0.213
3.366
3.152
clk_ibuf
0.000
1.392
loopback_reg_16_s0
2.903
3.105
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.366
=====
HOLD
0.213
3.366
3.152
clk_ibuf
0.000
1.392
loopback_reg_11_s0
2.903
3.105
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.366
=====
HOLD
0.213
3.366
3.152
clk_ibuf
0.000
1.392
loopback_reg_10_s0
2.903
3.105
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.366
=====
HOLD
0.213
3.366
3.152
clk_ibuf
0.000
1.392
loopback_reg_9_s0
2.903
3.105
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.366
=====
HOLD
0.225
3.378
3.152
clk_ibuf
0.000
1.392
spi_inst/spi_inst_0/rx_data_7_s0
2.903
3.105
spi_inst/rx_fifo_inst/memory_memory_0_0_s
3.378
=====
HOLD
0.225
3.378
3.152
clk_ibuf
0.000
1.392
spi_inst/spi_inst_0/rx_data_2_s0
2.903
3.105
spi_inst/rx_fifo_inst/memory_memory_0_0_s
3.378
=====
HOLD
0.225
3.378
3.152
clk_ibuf
0.000
1.392
spi_inst/spi_inst_0/rx_data_1_s0
2.903
3.105
spi_inst/rx_fifo_inst/memory_memory_0_0_s
3.378
=====
HOLD
0.225
3.378
3.152
clk_ibuf
0.000
1.392
spi_inst/spi_inst_0/rx_data_0_s0
2.903
3.105
spi_inst/rx_fifo_inst/memory_memory_0_0_s
3.378
=====
HOLD
0.320
3.472
3.152
clk_ibuf
0.000
1.392
loopback_reg_23_s0
2.903
3.105
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.472
=====
HOLD
0.324
3.476
3.152
clk_ibuf
0.000
1.392
loopback_reg_29_s0
2.903
3.105
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.476
=====
HOLD
0.335
3.488
3.152
clk_ibuf
0.000
1.392
loopback_reg_21_s0
2.903
3.105
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.488
=====
HOLD
0.335
3.488
3.152
clk_ibuf
0.000
1.392
loopback_reg_20_s0
2.903
3.105
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.488
=====
HOLD
0.335
3.488
3.152
clk_ibuf
0.000
1.392
loopback_reg_19_s0
2.903
3.105
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.488
=====
HOLD
0.335
3.488
3.152
clk_ibuf
0.000
1.392
loopback_reg_18_s0
2.903
3.105
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.488
=====
HOLD
0.335
3.488
3.152
clk_ibuf
0.000
1.392
loopback_reg_8_s0
2.903
3.105
spi_inst/tx_fifo_inst/memory_memory_0_0_s
3.488
