Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Jun 24 18:46:32 2021
| Host         : DESKTOP-NDG2QTT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_1_RCA_timing_summary_routed.rpt -rpx TOP_1_RCA_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_1_RCA
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 145 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.092        0.000                      0                  237        0.037        0.000                      0                  237        9.500        0.000                       0                   382  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              10.092        0.000                      0                  237        0.037        0.000                      0                  237        9.500        0.000                       0                   382  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       10.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.092ns  (required time - arrival time)
  Source:                 C2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            E2_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 2.158ns (22.676%)  route 7.359ns (77.324%))
  Logic Levels:           13  (LUT2=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 24.510 - 20.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.864     5.108    clk_IBUF_BUFG
    SLICE_X112Y58        FDRE                                         r  C2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDRE (Prop_fdre_C_Q)         0.518     5.626 r  C2_reg[5]/Q
                         net (fo=5, routed)           1.182     6.807    C2[5]
    SLICE_X112Y53        LUT2 (Prop_lut2_I1_O)        0.124     6.931 r  E2[13]_i_7/O
                         net (fo=1, routed)           0.667     7.599    RCA32_AC/GEN_REG[5].FAX/W_sum
    SLICE_X112Y53        LUT6 (Prop_lut6_I0_O)        0.124     7.723 r  E2[13]_i_6/O
                         net (fo=1, routed)           0.302     8.025    RCA32_AC/GEN_REG[5].FAX/W_carry2
    SLICE_X112Y54        LUT6 (Prop_lut6_I1_O)        0.124     8.149 r  E2[13]_i_4/O
                         net (fo=2, routed)           0.454     8.603    RCA32_AC/c_int_7
    SLICE_X112Y57        LUT6 (Prop_lut6_I5_O)        0.124     8.727 r  E2[18]_i_6/O
                         net (fo=1, routed)           0.564     9.291    RCA32_AC/GEN_REG[10].FAX/W_carry2
    SLICE_X111Y57        LUT6 (Prop_lut6_I1_O)        0.124     9.415 r  E2[18]_i_4/O
                         net (fo=2, routed)           0.333     9.748    RCA32_AC/c_int_12
    SLICE_X108Y56        LUT6 (Prop_lut6_I5_O)        0.124     9.872 r  E2[23]_i_6/O
                         net (fo=1, routed)           0.443    10.315    RCA32_AC/GEN_REG[15].FAX/W_carry2
    SLICE_X106Y54        LUT6 (Prop_lut6_I1_O)        0.124    10.439 r  E2[23]_i_4/O
                         net (fo=2, routed)           0.537    10.976    RCA32_AC/c_int_17
    SLICE_X105Y52        LUT6 (Prop_lut6_I5_O)        0.124    11.100 r  E2[28]_i_6/O
                         net (fo=1, routed)           0.351    11.451    RCA32_AC/GEN_REG[20].FAX/W_carry2
    SLICE_X104Y52        LUT6 (Prop_lut6_I1_O)        0.124    11.575 r  E2[28]_i_4/O
                         net (fo=2, routed)           0.604    12.179    RCA32_AC/c_int_22
    SLICE_X103Y55        LUT6 (Prop_lut6_I5_O)        0.124    12.303 r  E2[32]_i_5/O
                         net (fo=1, routed)           0.465    12.768    RCA32_AC/GEN_REG[25].FAX/W_carry2
    SLICE_X104Y55        LUT6 (Prop_lut6_I1_O)        0.124    12.892 r  E2[32]_i_3/O
                         net (fo=1, routed)           0.161    13.053    RCA32_AC/c_int_27
    SLICE_X104Y55        LUT5 (Prop_lut5_I0_O)        0.124    13.177 r  E2[32]_i_2/O
                         net (fo=1, routed)           0.822    13.999    RCA32_AC/c_int_29
    SLICE_X103Y56        LUT5 (Prop_lut5_I0_O)        0.152    14.151 r  E2[32]_i_1/O
                         net (fo=1, routed)           0.473    14.624    E1[32]
    SLICE_X102Y55        FDRE                                         r  E2_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    20.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.609    24.510    clk_IBUF_BUFG
    SLICE_X102Y55        FDRE                                         r  E2_reg[32]/C
                         clock pessimism              0.457    24.967    
                         clock uncertainty           -0.035    24.931    
    SLICE_X102Y55        FDRE (Setup_fdre_C_D)       -0.215    24.716    E2_reg[32]
  -------------------------------------------------------------------
                         required time                         24.716    
                         arrival time                         -14.624    
  -------------------------------------------------------------------
                         slack                                 10.092    

Slack (MET) :             10.821ns  (required time - arrival time)
  Source:                 C2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            E2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        9.079ns  (logic 2.326ns (25.619%)  route 6.753ns (74.381%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 24.510 - 20.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.864     5.108    clk_IBUF_BUFG
    SLICE_X112Y58        FDRE                                         r  C2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDRE (Prop_fdre_C_Q)         0.518     5.626 r  C2_reg[5]/Q
                         net (fo=5, routed)           1.182     6.807    C2[5]
    SLICE_X112Y53        LUT2 (Prop_lut2_I1_O)        0.124     6.931 r  E2[13]_i_7/O
                         net (fo=1, routed)           0.667     7.599    RCA32_AC/GEN_REG[5].FAX/W_sum
    SLICE_X112Y53        LUT6 (Prop_lut6_I0_O)        0.124     7.723 r  E2[13]_i_6/O
                         net (fo=1, routed)           0.302     8.025    RCA32_AC/GEN_REG[5].FAX/W_carry2
    SLICE_X112Y54        LUT6 (Prop_lut6_I1_O)        0.124     8.149 r  E2[13]_i_4/O
                         net (fo=2, routed)           0.454     8.603    RCA32_AC/c_int_7
    SLICE_X112Y57        LUT6 (Prop_lut6_I5_O)        0.124     8.727 r  E2[18]_i_6/O
                         net (fo=1, routed)           0.564     9.291    RCA32_AC/GEN_REG[10].FAX/W_carry2
    SLICE_X111Y57        LUT6 (Prop_lut6_I1_O)        0.124     9.415 r  E2[18]_i_4/O
                         net (fo=2, routed)           0.333     9.748    RCA32_AC/c_int_12
    SLICE_X108Y56        LUT6 (Prop_lut6_I5_O)        0.124     9.872 r  E2[23]_i_6/O
                         net (fo=1, routed)           0.443    10.315    RCA32_AC/GEN_REG[15].FAX/W_carry2
    SLICE_X106Y54        LUT6 (Prop_lut6_I1_O)        0.124    10.439 r  E2[23]_i_4/O
                         net (fo=2, routed)           0.537    10.976    RCA32_AC/c_int_17
    SLICE_X105Y52        LUT6 (Prop_lut6_I5_O)        0.124    11.100 r  E2[28]_i_6/O
                         net (fo=1, routed)           0.351    11.451    RCA32_AC/GEN_REG[20].FAX/W_carry2
    SLICE_X104Y52        LUT6 (Prop_lut6_I1_O)        0.124    11.575 r  E2[28]_i_4/O
                         net (fo=2, routed)           0.609    12.184    RCA32_AC/c_int_22
    SLICE_X103Y55        LUT5 (Prop_lut5_I0_O)        0.124    12.308 r  E2[28]_i_3/O
                         net (fo=1, routed)           0.407    12.715    RCA32_AC/c_int_24
    SLICE_X103Y55        LUT5 (Prop_lut5_I0_O)        0.124    12.839 r  E2[28]_i_2/O
                         net (fo=2, routed)           0.421    13.260    RCA32_AC/c_int_26
    SLICE_X104Y55        LUT5 (Prop_lut5_I0_O)        0.116    13.376 r  E2[31]_i_3/O
                         net (fo=3, routed)           0.483    13.859    RCA32_AC/c_int_28
    SLICE_X104Y56        LUT3 (Prop_lut3_I2_O)        0.328    14.187 r  E2[29]_i_1/O
                         net (fo=1, routed)           0.000    14.187    E1[29]
    SLICE_X104Y56        FDRE                                         r  E2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    20.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.609    24.510    clk_IBUF_BUFG
    SLICE_X104Y56        FDRE                                         r  E2_reg[29]/C
                         clock pessimism              0.457    24.967    
                         clock uncertainty           -0.035    24.931    
    SLICE_X104Y56        FDRE (Setup_fdre_C_D)        0.077    25.008    E2_reg[29]
  -------------------------------------------------------------------
                         required time                         25.008    
                         arrival time                         -14.187    
  -------------------------------------------------------------------
                         slack                                 10.821    

Slack (MET) :             10.870ns  (required time - arrival time)
  Source:                 C2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            E2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        9.071ns  (logic 2.318ns (25.553%)  route 6.753ns (74.447%))
  Logic Levels:           13  (LUT2=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 24.510 - 20.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.864     5.108    clk_IBUF_BUFG
    SLICE_X112Y58        FDRE                                         r  C2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDRE (Prop_fdre_C_Q)         0.518     5.626 r  C2_reg[5]/Q
                         net (fo=5, routed)           1.182     6.807    C2[5]
    SLICE_X112Y53        LUT2 (Prop_lut2_I1_O)        0.124     6.931 r  E2[13]_i_7/O
                         net (fo=1, routed)           0.667     7.599    RCA32_AC/GEN_REG[5].FAX/W_sum
    SLICE_X112Y53        LUT6 (Prop_lut6_I0_O)        0.124     7.723 r  E2[13]_i_6/O
                         net (fo=1, routed)           0.302     8.025    RCA32_AC/GEN_REG[5].FAX/W_carry2
    SLICE_X112Y54        LUT6 (Prop_lut6_I1_O)        0.124     8.149 r  E2[13]_i_4/O
                         net (fo=2, routed)           0.454     8.603    RCA32_AC/c_int_7
    SLICE_X112Y57        LUT6 (Prop_lut6_I5_O)        0.124     8.727 r  E2[18]_i_6/O
                         net (fo=1, routed)           0.564     9.291    RCA32_AC/GEN_REG[10].FAX/W_carry2
    SLICE_X111Y57        LUT6 (Prop_lut6_I1_O)        0.124     9.415 r  E2[18]_i_4/O
                         net (fo=2, routed)           0.333     9.748    RCA32_AC/c_int_12
    SLICE_X108Y56        LUT6 (Prop_lut6_I5_O)        0.124     9.872 r  E2[23]_i_6/O
                         net (fo=1, routed)           0.443    10.315    RCA32_AC/GEN_REG[15].FAX/W_carry2
    SLICE_X106Y54        LUT6 (Prop_lut6_I1_O)        0.124    10.439 r  E2[23]_i_4/O
                         net (fo=2, routed)           0.537    10.976    RCA32_AC/c_int_17
    SLICE_X105Y52        LUT6 (Prop_lut6_I5_O)        0.124    11.100 r  E2[28]_i_6/O
                         net (fo=1, routed)           0.351    11.451    RCA32_AC/GEN_REG[20].FAX/W_carry2
    SLICE_X104Y52        LUT6 (Prop_lut6_I1_O)        0.124    11.575 r  E2[28]_i_4/O
                         net (fo=2, routed)           0.609    12.184    RCA32_AC/c_int_22
    SLICE_X103Y55        LUT5 (Prop_lut5_I0_O)        0.124    12.308 r  E2[28]_i_3/O
                         net (fo=1, routed)           0.407    12.715    RCA32_AC/c_int_24
    SLICE_X103Y55        LUT5 (Prop_lut5_I0_O)        0.124    12.839 r  E2[28]_i_2/O
                         net (fo=2, routed)           0.421    13.260    RCA32_AC/c_int_26
    SLICE_X104Y55        LUT5 (Prop_lut5_I0_O)        0.116    13.376 r  E2[31]_i_3/O
                         net (fo=3, routed)           0.483    13.859    RCA32_AC/c_int_28
    SLICE_X104Y56        LUT5 (Prop_lut5_I4_O)        0.320    14.179 r  E2[30]_i_1/O
                         net (fo=1, routed)           0.000    14.179    E1[30]
    SLICE_X104Y56        FDRE                                         r  E2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    20.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.609    24.510    clk_IBUF_BUFG
    SLICE_X104Y56        FDRE                                         r  E2_reg[30]/C
                         clock pessimism              0.457    24.967    
                         clock uncertainty           -0.035    24.931    
    SLICE_X104Y56        FDRE (Setup_fdre_C_D)        0.118    25.049    E2_reg[30]
  -------------------------------------------------------------------
                         required time                         25.049    
                         arrival time                         -14.179    
  -------------------------------------------------------------------
                         slack                                 10.870    

Slack (MET) :             10.954ns  (required time - arrival time)
  Source:                 B2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            F2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        8.944ns  (logic 2.588ns (28.934%)  route 6.356ns (71.065%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 24.509 - 20.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.865     5.109    clk_IBUF_BUFG
    SLICE_X112Y54        FDRE                                         r  B2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDRE (Prop_fdre_C_Q)         0.518     5.627 r  B2_reg[5]/Q
                         net (fo=5, routed)           1.001     6.627    B2[5]
    SLICE_X108Y53        LUT2 (Prop_lut2_I0_O)        0.150     6.777 r  F2[13]_i_7/O
                         net (fo=1, routed)           0.425     7.203    RCA32_BD/GEN_REG[5].FAX/W_sum
    SLICE_X110Y53        LUT6 (Prop_lut6_I0_O)        0.328     7.531 r  F2[13]_i_6/O
                         net (fo=1, routed)           0.299     7.830    RCA32_BD/GEN_REG[5].FAX/W_carry2
    SLICE_X110Y54        LUT6 (Prop_lut6_I1_O)        0.124     7.954 r  F2[13]_i_4/O
                         net (fo=2, routed)           0.169     8.123    RCA32_BD/c_int_7
    SLICE_X110Y54        LUT6 (Prop_lut6_I5_O)        0.124     8.247 r  F2[18]_i_6/O
                         net (fo=1, routed)           0.302     8.549    RCA32_BD/GEN_REG[10].FAX/W_carry2
    SLICE_X110Y56        LUT6 (Prop_lut6_I1_O)        0.124     8.673 r  F2[18]_i_4/O
                         net (fo=2, routed)           0.169     8.842    RCA32_BD/c_int_12
    SLICE_X110Y56        LUT6 (Prop_lut6_I5_O)        0.124     8.966 r  F2[23]_i_6/O
                         net (fo=1, routed)           0.440     9.406    RCA32_BD/GEN_REG[15].FAX/W_carry2
    SLICE_X107Y55        LUT6 (Prop_lut6_I1_O)        0.124     9.530 r  F2[23]_i_4/O
                         net (fo=2, routed)           0.359     9.889    RCA32_BD/c_int_17
    SLICE_X106Y55        LUT6 (Prop_lut6_I5_O)        0.124    10.013 r  F2[28]_i_6/O
                         net (fo=1, routed)           0.536    10.549    RCA32_BD/GEN_REG[20].FAX/W_carry2
    SLICE_X105Y56        LUT6 (Prop_lut6_I1_O)        0.124    10.673 r  F2[28]_i_4/O
                         net (fo=2, routed)           0.679    11.352    RCA32_BD/c_int_22
    SLICE_X106Y58        LUT5 (Prop_lut5_I0_O)        0.124    11.476 r  F2[28]_i_3/O
                         net (fo=1, routed)           0.465    11.942    RCA32_BD/c_int_24
    SLICE_X106Y59        LUT5 (Prop_lut5_I0_O)        0.124    12.066 r  F2[28]_i_2/O
                         net (fo=2, routed)           0.757    12.822    RCA32_BD/c_int_26
    SLICE_X104Y59        LUT5 (Prop_lut5_I0_O)        0.148    12.970 r  F2[31]_i_3/O
                         net (fo=3, routed)           0.755    13.725    RCA32_BD/c_int_28
    SLICE_X102Y58        LUT3 (Prop_lut3_I2_O)        0.328    14.053 r  F2[29]_i_1/O
                         net (fo=1, routed)           0.000    14.053    F1[29]
    SLICE_X102Y58        FDRE                                         r  F2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    20.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.608    24.509    clk_IBUF_BUFG
    SLICE_X102Y58        FDRE                                         r  F2_reg[29]/C
                         clock pessimism              0.457    24.966    
                         clock uncertainty           -0.035    24.930    
    SLICE_X102Y58        FDRE (Setup_fdre_C_D)        0.077    25.007    F2_reg[29]
  -------------------------------------------------------------------
                         required time                         25.007    
                         arrival time                         -14.053    
  -------------------------------------------------------------------
                         slack                                 10.954    

Slack (MET) :             10.969ns  (required time - arrival time)
  Source:                 B2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            F2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        8.970ns  (logic 2.614ns (29.140%)  route 6.356ns (70.859%))
  Logic Levels:           13  (LUT2=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 24.509 - 20.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.865     5.109    clk_IBUF_BUFG
    SLICE_X112Y54        FDRE                                         r  B2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDRE (Prop_fdre_C_Q)         0.518     5.627 r  B2_reg[5]/Q
                         net (fo=5, routed)           1.001     6.627    B2[5]
    SLICE_X108Y53        LUT2 (Prop_lut2_I0_O)        0.150     6.777 r  F2[13]_i_7/O
                         net (fo=1, routed)           0.425     7.203    RCA32_BD/GEN_REG[5].FAX/W_sum
    SLICE_X110Y53        LUT6 (Prop_lut6_I0_O)        0.328     7.531 r  F2[13]_i_6/O
                         net (fo=1, routed)           0.299     7.830    RCA32_BD/GEN_REG[5].FAX/W_carry2
    SLICE_X110Y54        LUT6 (Prop_lut6_I1_O)        0.124     7.954 r  F2[13]_i_4/O
                         net (fo=2, routed)           0.169     8.123    RCA32_BD/c_int_7
    SLICE_X110Y54        LUT6 (Prop_lut6_I5_O)        0.124     8.247 r  F2[18]_i_6/O
                         net (fo=1, routed)           0.302     8.549    RCA32_BD/GEN_REG[10].FAX/W_carry2
    SLICE_X110Y56        LUT6 (Prop_lut6_I1_O)        0.124     8.673 r  F2[18]_i_4/O
                         net (fo=2, routed)           0.169     8.842    RCA32_BD/c_int_12
    SLICE_X110Y56        LUT6 (Prop_lut6_I5_O)        0.124     8.966 r  F2[23]_i_6/O
                         net (fo=1, routed)           0.440     9.406    RCA32_BD/GEN_REG[15].FAX/W_carry2
    SLICE_X107Y55        LUT6 (Prop_lut6_I1_O)        0.124     9.530 r  F2[23]_i_4/O
                         net (fo=2, routed)           0.359     9.889    RCA32_BD/c_int_17
    SLICE_X106Y55        LUT6 (Prop_lut6_I5_O)        0.124    10.013 r  F2[28]_i_6/O
                         net (fo=1, routed)           0.536    10.549    RCA32_BD/GEN_REG[20].FAX/W_carry2
    SLICE_X105Y56        LUT6 (Prop_lut6_I1_O)        0.124    10.673 r  F2[28]_i_4/O
                         net (fo=2, routed)           0.679    11.352    RCA32_BD/c_int_22
    SLICE_X106Y58        LUT5 (Prop_lut5_I0_O)        0.124    11.476 r  F2[28]_i_3/O
                         net (fo=1, routed)           0.465    11.942    RCA32_BD/c_int_24
    SLICE_X106Y59        LUT5 (Prop_lut5_I0_O)        0.124    12.066 r  F2[28]_i_2/O
                         net (fo=2, routed)           0.757    12.822    RCA32_BD/c_int_26
    SLICE_X104Y59        LUT5 (Prop_lut5_I0_O)        0.148    12.970 r  F2[31]_i_3/O
                         net (fo=3, routed)           0.755    13.725    RCA32_BD/c_int_28
    SLICE_X102Y58        LUT5 (Prop_lut5_I4_O)        0.354    14.079 r  F2[30]_i_1/O
                         net (fo=1, routed)           0.000    14.079    F1[30]
    SLICE_X102Y58        FDRE                                         r  F2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    20.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.608    24.509    clk_IBUF_BUFG
    SLICE_X102Y58        FDRE                                         r  F2_reg[30]/C
                         clock pessimism              0.457    24.966    
                         clock uncertainty           -0.035    24.930    
    SLICE_X102Y58        FDRE (Setup_fdre_C_D)        0.118    25.048    F2_reg[30]
  -------------------------------------------------------------------
                         required time                         25.048    
                         arrival time                         -14.079    
  -------------------------------------------------------------------
                         slack                                 10.969    

Slack (MET) :             10.988ns  (required time - arrival time)
  Source:                 C2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            E2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        8.917ns  (logic 2.326ns (26.086%)  route 6.591ns (73.914%))
  Logic Levels:           13  (LUT2=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 24.510 - 20.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.864     5.108    clk_IBUF_BUFG
    SLICE_X112Y58        FDRE                                         r  C2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDRE (Prop_fdre_C_Q)         0.518     5.626 r  C2_reg[5]/Q
                         net (fo=5, routed)           1.182     6.807    C2[5]
    SLICE_X112Y53        LUT2 (Prop_lut2_I1_O)        0.124     6.931 r  E2[13]_i_7/O
                         net (fo=1, routed)           0.667     7.599    RCA32_AC/GEN_REG[5].FAX/W_sum
    SLICE_X112Y53        LUT6 (Prop_lut6_I0_O)        0.124     7.723 r  E2[13]_i_6/O
                         net (fo=1, routed)           0.302     8.025    RCA32_AC/GEN_REG[5].FAX/W_carry2
    SLICE_X112Y54        LUT6 (Prop_lut6_I1_O)        0.124     8.149 r  E2[13]_i_4/O
                         net (fo=2, routed)           0.454     8.603    RCA32_AC/c_int_7
    SLICE_X112Y57        LUT6 (Prop_lut6_I5_O)        0.124     8.727 r  E2[18]_i_6/O
                         net (fo=1, routed)           0.564     9.291    RCA32_AC/GEN_REG[10].FAX/W_carry2
    SLICE_X111Y57        LUT6 (Prop_lut6_I1_O)        0.124     9.415 r  E2[18]_i_4/O
                         net (fo=2, routed)           0.333     9.748    RCA32_AC/c_int_12
    SLICE_X108Y56        LUT6 (Prop_lut6_I5_O)        0.124     9.872 r  E2[23]_i_6/O
                         net (fo=1, routed)           0.443    10.315    RCA32_AC/GEN_REG[15].FAX/W_carry2
    SLICE_X106Y54        LUT6 (Prop_lut6_I1_O)        0.124    10.439 r  E2[23]_i_4/O
                         net (fo=2, routed)           0.537    10.976    RCA32_AC/c_int_17
    SLICE_X105Y52        LUT6 (Prop_lut6_I5_O)        0.124    11.100 r  E2[28]_i_6/O
                         net (fo=1, routed)           0.351    11.451    RCA32_AC/GEN_REG[20].FAX/W_carry2
    SLICE_X104Y52        LUT6 (Prop_lut6_I1_O)        0.124    11.575 r  E2[28]_i_4/O
                         net (fo=2, routed)           0.609    12.184    RCA32_AC/c_int_22
    SLICE_X103Y55        LUT5 (Prop_lut5_I0_O)        0.124    12.308 r  E2[28]_i_3/O
                         net (fo=1, routed)           0.407    12.715    RCA32_AC/c_int_24
    SLICE_X103Y55        LUT5 (Prop_lut5_I0_O)        0.124    12.839 r  E2[28]_i_2/O
                         net (fo=2, routed)           0.421    13.260    RCA32_AC/c_int_26
    SLICE_X104Y55        LUT5 (Prop_lut5_I0_O)        0.116    13.376 r  E2[31]_i_3/O
                         net (fo=3, routed)           0.321    13.696    RCA32_AC/c_int_28
    SLICE_X104Y56        LUT6 (Prop_lut6_I5_O)        0.328    14.024 r  E2[31]_i_1/O
                         net (fo=1, routed)           0.000    14.024    E1[31]
    SLICE_X104Y56        FDRE                                         r  E2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    20.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.609    24.510    clk_IBUF_BUFG
    SLICE_X104Y56        FDRE                                         r  E2_reg[31]/C
                         clock pessimism              0.457    24.967    
                         clock uncertainty           -0.035    24.931    
    SLICE_X104Y56        FDRE (Setup_fdre_C_D)        0.081    25.012    E2_reg[31]
  -------------------------------------------------------------------
                         required time                         25.012    
                         arrival time                         -14.024    
  -------------------------------------------------------------------
                         slack                                 10.988    

Slack (MET) :             11.136ns  (required time - arrival time)
  Source:                 C2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            E2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        8.630ns  (logic 2.006ns (23.245%)  route 6.624ns (76.754%))
  Logic Levels:           12  (LUT2=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 24.510 - 20.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.864     5.108    clk_IBUF_BUFG
    SLICE_X112Y58        FDRE                                         r  C2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDRE (Prop_fdre_C_Q)         0.518     5.626 r  C2_reg[5]/Q
                         net (fo=5, routed)           1.182     6.807    C2[5]
    SLICE_X112Y53        LUT2 (Prop_lut2_I1_O)        0.124     6.931 r  E2[13]_i_7/O
                         net (fo=1, routed)           0.667     7.599    RCA32_AC/GEN_REG[5].FAX/W_sum
    SLICE_X112Y53        LUT6 (Prop_lut6_I0_O)        0.124     7.723 r  E2[13]_i_6/O
                         net (fo=1, routed)           0.302     8.025    RCA32_AC/GEN_REG[5].FAX/W_carry2
    SLICE_X112Y54        LUT6 (Prop_lut6_I1_O)        0.124     8.149 r  E2[13]_i_4/O
                         net (fo=2, routed)           0.454     8.603    RCA32_AC/c_int_7
    SLICE_X112Y57        LUT6 (Prop_lut6_I5_O)        0.124     8.727 r  E2[18]_i_6/O
                         net (fo=1, routed)           0.564     9.291    RCA32_AC/GEN_REG[10].FAX/W_carry2
    SLICE_X111Y57        LUT6 (Prop_lut6_I1_O)        0.124     9.415 r  E2[18]_i_4/O
                         net (fo=2, routed)           0.333     9.748    RCA32_AC/c_int_12
    SLICE_X108Y56        LUT6 (Prop_lut6_I5_O)        0.124     9.872 r  E2[23]_i_6/O
                         net (fo=1, routed)           0.443    10.315    RCA32_AC/GEN_REG[15].FAX/W_carry2
    SLICE_X106Y54        LUT6 (Prop_lut6_I1_O)        0.124    10.439 r  E2[23]_i_4/O
                         net (fo=2, routed)           0.537    10.976    RCA32_AC/c_int_17
    SLICE_X105Y52        LUT6 (Prop_lut6_I5_O)        0.124    11.100 r  E2[28]_i_6/O
                         net (fo=1, routed)           0.351    11.451    RCA32_AC/GEN_REG[20].FAX/W_carry2
    SLICE_X104Y52        LUT6 (Prop_lut6_I1_O)        0.124    11.575 r  E2[28]_i_4/O
                         net (fo=2, routed)           0.609    12.184    RCA32_AC/c_int_22
    SLICE_X103Y55        LUT5 (Prop_lut5_I0_O)        0.124    12.308 r  E2[28]_i_3/O
                         net (fo=1, routed)           0.407    12.715    RCA32_AC/c_int_24
    SLICE_X103Y55        LUT5 (Prop_lut5_I0_O)        0.124    12.839 r  E2[28]_i_2/O
                         net (fo=2, routed)           0.421    13.260    RCA32_AC/c_int_26
    SLICE_X104Y55        LUT5 (Prop_lut5_I4_O)        0.124    13.384 r  E2[28]_i_1/O
                         net (fo=1, routed)           0.353    13.737    E1[28]
    SLICE_X103Y55        FDRE                                         r  E2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    20.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.609    24.510    clk_IBUF_BUFG
    SLICE_X103Y55        FDRE                                         r  E2_reg[28]/C
                         clock pessimism              0.457    24.967    
                         clock uncertainty           -0.035    24.931    
    SLICE_X103Y55        FDRE (Setup_fdre_C_D)       -0.058    24.873    E2_reg[28]
  -------------------------------------------------------------------
                         required time                         24.873    
                         arrival time                         -13.737    
  -------------------------------------------------------------------
                         slack                                 11.136    

Slack (MET) :             11.177ns  (required time - arrival time)
  Source:                 C2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            E2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        8.676ns  (logic 2.405ns (27.720%)  route 6.271ns (72.280%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 24.510 - 20.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.864     5.108    clk_IBUF_BUFG
    SLICE_X112Y58        FDRE                                         r  C2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDRE (Prop_fdre_C_Q)         0.518     5.626 r  C2_reg[5]/Q
                         net (fo=5, routed)           1.182     6.807    C2[5]
    SLICE_X112Y53        LUT2 (Prop_lut2_I1_O)        0.124     6.931 r  E2[13]_i_7/O
                         net (fo=1, routed)           0.667     7.599    RCA32_AC/GEN_REG[5].FAX/W_sum
    SLICE_X112Y53        LUT6 (Prop_lut6_I0_O)        0.124     7.723 r  E2[13]_i_6/O
                         net (fo=1, routed)           0.302     8.025    RCA32_AC/GEN_REG[5].FAX/W_carry2
    SLICE_X112Y54        LUT6 (Prop_lut6_I1_O)        0.124     8.149 r  E2[13]_i_4/O
                         net (fo=2, routed)           0.454     8.603    RCA32_AC/c_int_7
    SLICE_X112Y57        LUT6 (Prop_lut6_I5_O)        0.124     8.727 r  E2[18]_i_6/O
                         net (fo=1, routed)           0.564     9.291    RCA32_AC/GEN_REG[10].FAX/W_carry2
    SLICE_X111Y57        LUT6 (Prop_lut6_I1_O)        0.124     9.415 r  E2[18]_i_4/O
                         net (fo=2, routed)           0.333     9.748    RCA32_AC/c_int_12
    SLICE_X108Y56        LUT6 (Prop_lut6_I5_O)        0.124     9.872 r  E2[23]_i_6/O
                         net (fo=1, routed)           0.443    10.315    RCA32_AC/GEN_REG[15].FAX/W_carry2
    SLICE_X106Y54        LUT6 (Prop_lut6_I1_O)        0.124    10.439 r  E2[23]_i_4/O
                         net (fo=2, routed)           0.542    10.981    RCA32_AC/c_int_17
    SLICE_X105Y52        LUT5 (Prop_lut5_I0_O)        0.124    11.105 r  E2[23]_i_3/O
                         net (fo=1, routed)           0.403    11.508    RCA32_AC/c_int_19
    SLICE_X105Y52        LUT5 (Prop_lut5_I0_O)        0.124    11.632 r  E2[23]_i_2/O
                         net (fo=2, routed)           0.414    12.046    RCA32_AC/c_int_21
    SLICE_X103Y52        LUT5 (Prop_lut5_I0_O)        0.119    12.165 r  E2[25]_i_2/O
                         net (fo=3, routed)           0.562    12.727    RCA32_AC/c_int_23
    SLICE_X103Y54        LUT5 (Prop_lut5_I0_O)        0.326    13.053 r  E2[27]_i_2/O
                         net (fo=2, routed)           0.405    13.458    RCA32_AC/c_int_25
    SLICE_X103Y55        LUT3 (Prop_lut3_I2_O)        0.326    13.784 r  E2[26]_i_1/O
                         net (fo=1, routed)           0.000    13.784    E1[26]
    SLICE_X103Y55        FDRE                                         r  E2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    20.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.609    24.510    clk_IBUF_BUFG
    SLICE_X103Y55        FDRE                                         r  E2_reg[26]/C
                         clock pessimism              0.457    24.967    
                         clock uncertainty           -0.035    24.931    
    SLICE_X103Y55        FDRE (Setup_fdre_C_D)        0.029    24.960    E2_reg[26]
  -------------------------------------------------------------------
                         required time                         24.960    
                         arrival time                         -13.784    
  -------------------------------------------------------------------
                         slack                                 11.177    

Slack (MET) :             11.229ns  (required time - arrival time)
  Source:                 C2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            E2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 2.399ns (27.670%)  route 6.271ns (72.330%))
  Logic Levels:           12  (LUT2=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 24.510 - 20.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.864     5.108    clk_IBUF_BUFG
    SLICE_X112Y58        FDRE                                         r  C2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDRE (Prop_fdre_C_Q)         0.518     5.626 r  C2_reg[5]/Q
                         net (fo=5, routed)           1.182     6.807    C2[5]
    SLICE_X112Y53        LUT2 (Prop_lut2_I1_O)        0.124     6.931 r  E2[13]_i_7/O
                         net (fo=1, routed)           0.667     7.599    RCA32_AC/GEN_REG[5].FAX/W_sum
    SLICE_X112Y53        LUT6 (Prop_lut6_I0_O)        0.124     7.723 r  E2[13]_i_6/O
                         net (fo=1, routed)           0.302     8.025    RCA32_AC/GEN_REG[5].FAX/W_carry2
    SLICE_X112Y54        LUT6 (Prop_lut6_I1_O)        0.124     8.149 r  E2[13]_i_4/O
                         net (fo=2, routed)           0.454     8.603    RCA32_AC/c_int_7
    SLICE_X112Y57        LUT6 (Prop_lut6_I5_O)        0.124     8.727 r  E2[18]_i_6/O
                         net (fo=1, routed)           0.564     9.291    RCA32_AC/GEN_REG[10].FAX/W_carry2
    SLICE_X111Y57        LUT6 (Prop_lut6_I1_O)        0.124     9.415 r  E2[18]_i_4/O
                         net (fo=2, routed)           0.333     9.748    RCA32_AC/c_int_12
    SLICE_X108Y56        LUT6 (Prop_lut6_I5_O)        0.124     9.872 r  E2[23]_i_6/O
                         net (fo=1, routed)           0.443    10.315    RCA32_AC/GEN_REG[15].FAX/W_carry2
    SLICE_X106Y54        LUT6 (Prop_lut6_I1_O)        0.124    10.439 r  E2[23]_i_4/O
                         net (fo=2, routed)           0.542    10.981    RCA32_AC/c_int_17
    SLICE_X105Y52        LUT5 (Prop_lut5_I0_O)        0.124    11.105 r  E2[23]_i_3/O
                         net (fo=1, routed)           0.403    11.508    RCA32_AC/c_int_19
    SLICE_X105Y52        LUT5 (Prop_lut5_I0_O)        0.124    11.632 r  E2[23]_i_2/O
                         net (fo=2, routed)           0.414    12.046    RCA32_AC/c_int_21
    SLICE_X103Y52        LUT5 (Prop_lut5_I0_O)        0.119    12.165 r  E2[25]_i_2/O
                         net (fo=3, routed)           0.562    12.727    RCA32_AC/c_int_23
    SLICE_X103Y54        LUT5 (Prop_lut5_I0_O)        0.326    13.053 r  E2[27]_i_2/O
                         net (fo=2, routed)           0.405    13.458    RCA32_AC/c_int_25
    SLICE_X103Y55        LUT5 (Prop_lut5_I4_O)        0.320    13.778 r  E2[27]_i_1/O
                         net (fo=1, routed)           0.000    13.778    E1[27]
    SLICE_X103Y55        FDRE                                         r  E2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    20.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.609    24.510    clk_IBUF_BUFG
    SLICE_X103Y55        FDRE                                         r  E2_reg[27]/C
                         clock pessimism              0.457    24.967    
                         clock uncertainty           -0.035    24.931    
    SLICE_X103Y55        FDRE (Setup_fdre_C_D)        0.075    25.006    E2_reg[27]
  -------------------------------------------------------------------
                         required time                         25.006    
                         arrival time                         -13.778    
  -------------------------------------------------------------------
                         slack                                 11.229    

Slack (MET) :             11.248ns  (required time - arrival time)
  Source:                 B2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            F2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        8.654ns  (logic 2.588ns (29.904%)  route 6.066ns (70.096%))
  Logic Levels:           13  (LUT2=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 24.509 - 20.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.865     5.109    clk_IBUF_BUFG
    SLICE_X112Y54        FDRE                                         r  B2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDRE (Prop_fdre_C_Q)         0.518     5.627 r  B2_reg[5]/Q
                         net (fo=5, routed)           1.001     6.627    B2[5]
    SLICE_X108Y53        LUT2 (Prop_lut2_I0_O)        0.150     6.777 r  F2[13]_i_7/O
                         net (fo=1, routed)           0.425     7.203    RCA32_BD/GEN_REG[5].FAX/W_sum
    SLICE_X110Y53        LUT6 (Prop_lut6_I0_O)        0.328     7.531 r  F2[13]_i_6/O
                         net (fo=1, routed)           0.299     7.830    RCA32_BD/GEN_REG[5].FAX/W_carry2
    SLICE_X110Y54        LUT6 (Prop_lut6_I1_O)        0.124     7.954 r  F2[13]_i_4/O
                         net (fo=2, routed)           0.169     8.123    RCA32_BD/c_int_7
    SLICE_X110Y54        LUT6 (Prop_lut6_I5_O)        0.124     8.247 r  F2[18]_i_6/O
                         net (fo=1, routed)           0.302     8.549    RCA32_BD/GEN_REG[10].FAX/W_carry2
    SLICE_X110Y56        LUT6 (Prop_lut6_I1_O)        0.124     8.673 r  F2[18]_i_4/O
                         net (fo=2, routed)           0.169     8.842    RCA32_BD/c_int_12
    SLICE_X110Y56        LUT6 (Prop_lut6_I5_O)        0.124     8.966 r  F2[23]_i_6/O
                         net (fo=1, routed)           0.440     9.406    RCA32_BD/GEN_REG[15].FAX/W_carry2
    SLICE_X107Y55        LUT6 (Prop_lut6_I1_O)        0.124     9.530 r  F2[23]_i_4/O
                         net (fo=2, routed)           0.359     9.889    RCA32_BD/c_int_17
    SLICE_X106Y55        LUT6 (Prop_lut6_I5_O)        0.124    10.013 r  F2[28]_i_6/O
                         net (fo=1, routed)           0.536    10.549    RCA32_BD/GEN_REG[20].FAX/W_carry2
    SLICE_X105Y56        LUT6 (Prop_lut6_I1_O)        0.124    10.673 r  F2[28]_i_4/O
                         net (fo=2, routed)           0.679    11.352    RCA32_BD/c_int_22
    SLICE_X106Y58        LUT5 (Prop_lut5_I0_O)        0.124    11.476 r  F2[28]_i_3/O
                         net (fo=1, routed)           0.465    11.942    RCA32_BD/c_int_24
    SLICE_X106Y59        LUT5 (Prop_lut5_I0_O)        0.124    12.066 r  F2[28]_i_2/O
                         net (fo=2, routed)           0.757    12.822    RCA32_BD/c_int_26
    SLICE_X104Y59        LUT5 (Prop_lut5_I0_O)        0.148    12.970 r  F2[31]_i_3/O
                         net (fo=3, routed)           0.465    13.435    RCA32_BD/c_int_28
    SLICE_X102Y58        LUT6 (Prop_lut6_I5_O)        0.328    13.763 r  F2[31]_i_1/O
                         net (fo=1, routed)           0.000    13.763    F1[31]
    SLICE_X102Y58        FDRE                                         r  F2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    20.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.608    24.509    clk_IBUF_BUFG
    SLICE_X102Y58        FDRE                                         r  F2_reg[31]/C
                         clock pessimism              0.457    24.966    
                         clock uncertainty           -0.035    24.930    
    SLICE_X102Y58        FDRE (Setup_fdre_C_D)        0.081    25.011    F2_reg[31]
  -------------------------------------------------------------------
                         required time                         25.011    
                         arrival time                         -13.763    
  -------------------------------------------------------------------
                         slack                                 11.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 D1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            D2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.098%)  route 0.229ns (61.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.643     1.509    clk_IBUF_BUFG
    SLICE_X110Y49        FDRE                                         r  D1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  D1_reg[0]/Q
                         net (fo=1, routed)           0.229     1.880    D1[0]
    SLICE_X109Y51        FDRE                                         r  D2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.906     2.021    clk_IBUF_BUFG
    SLICE_X109Y51        FDRE                                         r  D2_reg[0]/C
                         clock pessimism             -0.248     1.773    
    SLICE_X109Y51        FDRE (Hold_fdre_C_D)         0.070     1.843    D2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 A1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            A2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.433%)  route 0.222ns (57.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.642     1.508    clk_IBUF_BUFG
    SLICE_X112Y46        FDRE                                         r  A1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDRE (Prop_fdre_C_Q)         0.164     1.672 r  A1_reg[2]/Q
                         net (fo=1, routed)           0.222     1.895    A1[2]
    SLICE_X111Y50        FDRE                                         r  A2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.909     2.024    clk_IBUF_BUFG
    SLICE_X111Y50        FDRE                                         r  A2_reg[2]/C
                         clock pessimism             -0.248     1.776    
    SLICE_X111Y50        FDRE (Hold_fdre_C_D)         0.070     1.846    A2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 A1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            A2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.716%)  route 0.260ns (61.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.642     1.508    clk_IBUF_BUFG
    SLICE_X112Y46        FDRE                                         r  A1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDRE (Prop_fdre_C_Q)         0.164     1.672 r  A1_reg[3]/Q
                         net (fo=1, routed)           0.260     1.932    A1[3]
    SLICE_X112Y51        FDRE                                         r  A2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.909     2.024    clk_IBUF_BUFG
    SLICE_X112Y51        FDRE                                         r  A2_reg[3]/C
                         clock pessimism             -0.248     1.776    
    SLICE_X112Y51        FDRE (Hold_fdre_C_D)         0.059     1.835    A2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 A1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            A2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.933%)  route 0.268ns (62.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.642     1.508    clk_IBUF_BUFG
    SLICE_X112Y46        FDRE                                         r  A1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDRE (Prop_fdre_C_Q)         0.164     1.672 r  A1_reg[1]/Q
                         net (fo=1, routed)           0.268     1.941    A1[1]
    SLICE_X111Y50        FDRE                                         r  A2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.909     2.024    clk_IBUF_BUFG
    SLICE_X111Y50        FDRE                                         r  A2_reg[1]/C
                         clock pessimism             -0.248     1.776    
    SLICE_X111Y50        FDRE (Hold_fdre_C_D)         0.066     1.842    A2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 D1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            D2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.272%)  route 0.296ns (67.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.643     1.509    clk_IBUF_BUFG
    SLICE_X110Y49        FDRE                                         r  D1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  D1_reg[2]/Q
                         net (fo=1, routed)           0.296     1.946    D1[2]
    SLICE_X109Y51        FDRE                                         r  D2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.906     2.021    clk_IBUF_BUFG
    SLICE_X109Y51        FDRE                                         r  D2_reg[2]/C
                         clock pessimism             -0.248     1.773    
    SLICE_X109Y51        FDRE (Hold_fdre_C_D)         0.072     1.845    D2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 D2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            F2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.201%)  route 0.301ns (61.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.643     1.509    clk_IBUF_BUFG
    SLICE_X110Y49        FDRE                                         r  D2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  D2_reg[3]/Q
                         net (fo=4, routed)           0.301     1.951    D2[3]
    SLICE_X109Y53        LUT3 (Prop_lut3_I0_O)        0.045     1.996 r  F2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.996    F1[3]
    SLICE_X109Y53        FDRE                                         r  F2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.905     2.020    clk_IBUF_BUFG
    SLICE_X109Y53        FDRE                                         r  F2_reg[3]/C
                         clock pessimism             -0.248     1.772    
    SLICE_X109Y53        FDRE (Hold_fdre_C_D)         0.092     1.864    F2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 sel1_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel_3reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.614     1.480    clk_IBUF_BUFG
    SLICE_X105Y46        FDRE                                         r  sel1_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y46        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  sel1_1_reg[3]/Q
                         net (fo=3, routed)           0.098     1.720    sel1_1[3]
    SLICE_X104Y46        LUT3 (Prop_lut3_I1_O)        0.045     1.765 r  sel_3reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.765    sel_3[3]
    SLICE_X104Y46        FDRE                                         r  sel_3reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.884     1.999    clk_IBUF_BUFG
    SLICE_X104Y46        FDRE                                         r  sel_3reg_reg[3]/C
                         clock pessimism             -0.506     1.493    
    SLICE_X104Y46        FDRE (Hold_fdre_C_D)         0.120     1.613    sel_3reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 A1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            A2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.636     1.503    clk_IBUF_BUFG
    SLICE_X113Y56        FDRE                                         r  A1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141     1.644 r  A1_reg[12]/Q
                         net (fo=1, routed)           0.100     1.744    A1[12]
    SLICE_X111Y56        FDRE                                         r  A2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.908     2.023    clk_IBUF_BUFG
    SLICE_X111Y56        FDRE                                         r  A2_reg[12]/C
                         clock pessimism             -0.505     1.519    
    SLICE_X111Y56        FDRE (Hold_fdre_C_D)         0.066     1.585    A2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 C1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.637     1.504    clk_IBUF_BUFG
    SLICE_X113Y52        FDRE                                         r  C1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDRE (Prop_fdre_C_Q)         0.141     1.645 r  C1_reg[1]/Q
                         net (fo=1, routed)           0.100     1.745    C1[1]
    SLICE_X110Y52        FDRE                                         r  C2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.909     2.024    clk_IBUF_BUFG
    SLICE_X110Y52        FDRE                                         r  C2_reg[1]/C
                         clock pessimism             -0.505     1.520    
    SLICE_X110Y52        FDRE (Hold_fdre_C_D)         0.066     1.586    C2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 A1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            A2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.609     1.476    clk_IBUF_BUFG
    SLICE_X104Y51        FDRE                                         r  A1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDRE (Prop_fdre_C_Q)         0.164     1.640 r  A1_reg[28]/Q
                         net (fo=1, routed)           0.056     1.695    A1[28]
    SLICE_X104Y51        FDRE                                         r  A2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.880     1.995    clk_IBUF_BUFG
    SLICE_X104Y51        FDRE                                         r  A2_reg[28]/C
                         clock pessimism             -0.520     1.476    
    SLICE_X104Y51        FDRE (Hold_fdre_C_D)         0.060     1.536    A2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X110Y46   A1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X113Y56   A1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X113Y56   A1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X113Y56   A1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X111Y56   A1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X108Y51   A1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X109Y51   A1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X108Y51   A1_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X106Y50   A1_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y56   A1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y56   A1_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y56   A1_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X111Y56   A1_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X105Y51   A1_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X105Y51   A1_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X103Y51   A1_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X102Y50   A1_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X104Y50   A1_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X103Y50   A1_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X105Y47   sel2_1_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X105Y47   sel2_1_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X105Y47   sel1_1_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X104Y47   sel_3reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X104Y47   sel_3reg_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X104Y49   sel_3reg_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X104Y47   sel_3reg_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X104Y47   sel_3reg_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X110Y46   A1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y56   A1_reg[10]/C



