

================================================================
== Vivado HLS Report for 'ma_unitdatax_request'
================================================================
* Date:           Sun Nov  8 21:11:00 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.485 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        2|     1563| 20.000 ns | 15.630 us |    2|  1563|   none  |
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      140|      140|         2|          -|          -|    70|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 17 2 3 16 4 
2 --> 9 
3 --> 9 
4 --> 5 6 
5 --> 4 
6 --> 14 12 10 7 9 
7 --> 8 
8 --> 9 
9 --> 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 9 
14 --> 15 
15 --> 9 
16 --> 9 
17 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.39>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i8]* %source_addr_mac), !map !83"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i8]* %dest_addr_mac), !map !89"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([70 x i8]* %data), !map !93"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %up), !map !99"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %s_class), !map !105"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %c_identifier_operating_class), !map !109"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %c_identifier_channel_number), !map !113"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %t_slot), !map !117"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i7 %d_rate), !map !121"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %tx_power_lvl), !map !125"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %expiry_time), !map !129"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %medium_state), !map !133"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @ma_unitdatax_request_1) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tx_power_lvl_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tx_power_lvl)"   --->   Operation 31 'read' 'tx_power_lvl_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%d_rate_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %d_rate)"   --->   Operation 32 'read' 'd_rate_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%c_identifier_channel = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %c_identifier_channel_number)"   --->   Operation 33 'read' 'c_identifier_channel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%c_identifier_operati = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %c_identifier_operating_class)"   --->   Operation 34 'read' 'c_identifier_operati' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%s_class_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %s_class)"   --->   Operation 35 'read' 's_class_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%up_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %up)"   --->   Operation 36 'read' 'up_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%llc_data = alloca [70 x i8], align 16" [fyp/MA_UNITDATAX_request.c:32]   --->   Operation 37 'alloca' 'llc_data' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 70> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mac_data = alloca [100 x i8], align 16" [fyp/MA_UNITDATAX_request.c:33]   --->   Operation 38 'alloca' 'mac_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %up_read, i32 3)" [fyp/MA_UNITDATAX_request.c:15]   --->   Operation 39 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %2" [fyp/MA_UNITDATAX_request.c:15]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %s_class_read, label %4, label %3" [fyp/MA_UNITDATAX_request.c:19]   --->   Operation 41 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.47ns)   --->   "%icmp_ln23 = icmp eq i8 %c_identifier_operati, 17" [fyp/MA_UNITDATAX_request.c:23]   --->   Operation 42 'icmp' 'icmp_ln23' <Predicate = (!tmp & s_class_read)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.47ns)   --->   "%icmp_ln23_1 = icmp eq i8 %c_identifier_channel, -78" [fyp/MA_UNITDATAX_request.c:23]   --->   Operation 43 'icmp' 'icmp_ln23_1' <Predicate = (!tmp & s_class_read)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.97ns)   --->   "%and_ln23 = and i1 %icmp_ln23, %icmp_ln23_1" [fyp/MA_UNITDATAX_request.c:23]   --->   Operation 44 'and' 'and_ln23' <Predicate = (!tmp & s_class_read)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %and_ln23, label %5, label %._crit_edge" [fyp/MA_UNITDATAX_request.c:23]   --->   Operation 45 'br' <Predicate = (!tmp & s_class_read)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.46ns)   --->   "%empty = icmp eq i7 %d_rate_read, 24"   --->   Operation 46 'icmp' 'empty' <Predicate = (!tmp & s_class_read & and_ln23)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.46ns)   --->   "%empty_9 = icmp eq i7 %d_rate_read, 12"   --->   Operation 47 'icmp' 'empty_9' <Predicate = (!tmp & s_class_read & and_ln23)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node empty_12)   --->   "%empty_10 = or i1 %empty_9, %empty"   --->   Operation 48 'or' 'empty_10' <Predicate = (!tmp & s_class_read & and_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.46ns)   --->   "%empty_11 = icmp eq i7 %d_rate_read, 6"   --->   Operation 49 'icmp' 'empty_11' <Predicate = (!tmp & s_class_read & and_ln23)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_12 = or i1 %empty_11, %empty_10"   --->   Operation 50 'or' 'empty_12' <Predicate = (!tmp & s_class_read & and_ln23)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %empty_12, label %._crit_edge18, label %._crit_edge15"   --->   Operation 51 'br' <Predicate = (!tmp & s_class_read & and_ln23)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.44ns)   --->   "%empty_13 = icmp eq i4 %tx_power_lvl_read, -1"   --->   Operation 52 'icmp' 'empty_13' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.44ns)   --->   "%empty_14 = icmp eq i4 %tx_power_lvl_read, -2"   --->   Operation 53 'icmp' 'empty_14' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%empty_15 = or i1 %empty_14, %empty_13"   --->   Operation 54 'or' 'empty_15' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.44ns)   --->   "%empty_16 = icmp eq i4 %tx_power_lvl_read, -3"   --->   Operation 55 'icmp' 'empty_16' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%empty_17 = or i1 %empty_16, %empty_15"   --->   Operation 56 'or' 'empty_17' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.44ns)   --->   "%empty_18 = icmp eq i4 %tx_power_lvl_read, -4"   --->   Operation 57 'icmp' 'empty_18' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%empty_19 = or i1 %empty_18, %empty_17"   --->   Operation 58 'or' 'empty_19' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.44ns)   --->   "%empty_20 = icmp eq i4 %tx_power_lvl_read, -5"   --->   Operation 59 'icmp' 'empty_20' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%empty_21 = or i1 %empty_20, %empty_19"   --->   Operation 60 'or' 'empty_21' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.44ns)   --->   "%empty_22 = icmp eq i4 %tx_power_lvl_read, -6"   --->   Operation 61 'icmp' 'empty_22' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_23 = or i1 %empty_22, %empty_21"   --->   Operation 62 'or' 'empty_23' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.44ns)   --->   "%empty_24 = icmp eq i4 %tx_power_lvl_read, -7"   --->   Operation 63 'icmp' 'empty_24' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node empty_27)   --->   "%empty_25 = or i1 %empty_24, %empty_23"   --->   Operation 64 'or' 'empty_25' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (1.44ns)   --->   "%empty_26 = icmp eq i4 %tx_power_lvl_read, 0"   --->   Operation 65 'icmp' 'empty_26' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_27 = or i1 %empty_26, %empty_25"   --->   Operation 66 'or' 'empty_27' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %empty_27, label %._crit_edge15, label %.preheader.preheader"   --->   Operation 67 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.66ns)   --->   "br label %.preheader" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 68 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27)> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.18>
ST_2 : Operation 69 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext 2)" [fyp/MA_UNITDATAX_request.c:20]   --->   Operation 69 'call' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:21]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 1> <Delay = 3.18>
ST_3 : Operation 71 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext 3)" [fyp/MA_UNITDATAX_request.c:24]   --->   Operation 71 'call' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:25]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 2.22>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ %i, %6 ], [ 0, %.preheader.preheader ]"   --->   Operation 73 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.46ns)   --->   "%icmp_ln35 = icmp eq i7 %i_0, -58" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 74 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 70, i64 70, i64 70)"   --->   Operation 75 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (2.03ns)   --->   "%i = add i7 %i_0, 1" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 76 'add' 'i' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %7, label %6" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i7 %i_0 to i64" [fyp/MA_UNITDATAX_request.c:36]   --->   Operation 78 'zext' 'zext_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%data_addr = getelementptr [70 x i8]* %data, i64 0, i64 %zext_ln36" [fyp/MA_UNITDATAX_request.c:36]   --->   Operation 79 'getelementptr' 'data_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 80 [2/2] (2.16ns)   --->   "%data_load = load i8* %data_addr, align 1" [fyp/MA_UNITDATAX_request.c:36]   --->   Operation 80 'load' 'data_load' <Predicate = (!icmp_ln35)> <Delay = 2.16> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 70> <RAM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%seq_number_load = load i12* @seq_number, align 2" [fyp/MA_UNITDATAX_request.c:39]   --->   Operation 81 'load' 'seq_number_load' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (2.22ns)   --->   "call fastcc void @compose_mac_frame([6 x i8]* byval %source_addr_mac, i12 zeroext %seq_number_load, i4 zeroext %up_read, [70 x i8]* %llc_data, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:39]   --->   Operation 82 'call' <Predicate = (icmp_ln35)> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 2> <Delay = 4.32>
ST_5 : Operation 83 [1/2] (2.16ns)   --->   "%data_load = load i8* %data_addr, align 1" [fyp/MA_UNITDATAX_request.c:36]   --->   Operation 83 'load' 'data_load' <Predicate = true> <Delay = 2.16> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 70> <RAM>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%llc_data_addr = getelementptr inbounds [70 x i8]* %llc_data, i64 0, i64 %zext_ln36" [fyp/MA_UNITDATAX_request.c:36]   --->   Operation 84 'getelementptr' 'llc_data_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (2.16ns)   --->   "store i8 %data_load, i8* %llc_data_addr, align 1" [fyp/MA_UNITDATAX_request.c:36]   --->   Operation 85 'store' <Predicate = true> <Delay = 2.16> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 70> <RAM>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "br label %.preheader" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 2.96>
ST_6 : Operation 87 [1/2] (0.00ns)   --->   "call fastcc void @compose_mac_frame([6 x i8]* byval %source_addr_mac, i12 zeroext %seq_number_load, i4 zeroext %up_read, [70 x i8]* %llc_data, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:39]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 88 [1/1] (1.77ns)   --->   "%add_ln41 = add i4 %up_read, -1" [fyp/MA_UNITDATAX_request.c:41]   --->   Operation 88 'add' 'add_ln41' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_2 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %add_ln41, i32 1, i32 3)" [fyp/MA_UNITDATAX_request.c:41]   --->   Operation 89 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.18ns)   --->   "%icmp_ln41 = icmp eq i3 %tmp_2, 0" [fyp/MA_UNITDATAX_request.c:41]   --->   Operation 90 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %8, label %12" [fyp/MA_UNITDATAX_request.c:41]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.44ns)   --->   "%empty_29 = icmp eq i4 %up_read, 3"   --->   Operation 92 'icmp' 'empty_29' <Predicate = (!icmp_ln41)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (1.44ns)   --->   "%empty_30 = icmp eq i4 %up_read, 0"   --->   Operation 93 'icmp' 'empty_30' <Predicate = (!icmp_ln41)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.97ns)   --->   "%empty_31 = or i1 %empty_30, %empty_29"   --->   Operation 94 'or' 'empty_31' <Predicate = (!icmp_ln41)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %empty_31, label %._crit_edge29, label %16"   --->   Operation 95 'br' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i4 %up_read to i3" [fyp/MA_UNITDATAX_request.c:67]   --->   Operation 96 'trunc' 'trunc_ln67' <Predicate = (!icmp_ln41 & !empty_31)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (1.18ns)   --->   "%icmp_ln67 = icmp slt i3 %trunc_ln67, -2" [fyp/MA_UNITDATAX_request.c:67]   --->   Operation 97 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln41 & !empty_31)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67, label %17, label %21" [fyp/MA_UNITDATAX_request.c:67]   --->   Operation 98 'br' <Predicate = (!icmp_ln41 & !empty_31)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (1.77ns)   --->   "%add_ln80 = add i4 %up_read, -6" [fyp/MA_UNITDATAX_request.c:80]   --->   Operation 99 'add' 'add_ln80' <Predicate = (!icmp_ln41 & !empty_31 & !icmp_ln67)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_3 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %add_ln80, i32 1, i32 3)" [fyp/MA_UNITDATAX_request.c:80]   --->   Operation 100 'partselect' 'tmp_3' <Predicate = (!icmp_ln41 & !empty_31 & !icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (1.18ns)   --->   "%icmp_ln80 = icmp eq i3 %tmp_3, 0" [fyp/MA_UNITDATAX_request.c:80]   --->   Operation 101 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln41 & !empty_31 & !icmp_ln67)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %icmp_ln80, label %22, label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:80]   --->   Operation 102 'br' <Predicate = (!icmp_ln41 & !empty_31 & !icmp_ln67)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 4.48>
ST_7 : Operation 103 [2/2] (4.48ns)   --->   "%enqueue_res_vo = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext -1, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:81]   --->   Operation 103 'call' 'enqueue_res_vo' <Predicate = true> <Delay = 4.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 1.75>
ST_8 : Operation 104 [1/2] (0.00ns)   --->   "%enqueue_res_vo = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext -1, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:81]   --->   Operation 104 'call' 'enqueue_res_vo' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 105 [1/1] (1.18ns)   --->   "%icmp_ln82 = icmp eq i3 %enqueue_res_vo, -2" [fyp/MA_UNITDATAX_request.c:82]   --->   Operation 105 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln82, label %23, label %25" [fyp/MA_UNITDATAX_request.c:82]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%medium_state_read_3 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %medium_state)" [fyp/MA_UNITDATAX_request.c:83]   --->   Operation 107 'read' 'medium_state_read_3' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %medium_state_read_3, label %._crit_edge33, label %24" [fyp/MA_UNITDATAX_request.c:83]   --->   Operation 108 'br' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 109 [2/2] (1.75ns)   --->   "call fastcc void @random_int_gen() nounwind" [fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 109 'call' <Predicate = (icmp_ln82 & !medium_state_read_3)> <Delay = 1.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 3.88>
ST_9 : Operation 110 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext -3)" [fyp/MA_UNITDATAX_request.c:90]   --->   Operation 110 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & !icmp_ln67 & icmp_ln80 & !icmp_ln82)> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:91]   --->   Operation 111 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & !icmp_ln67 & icmp_ln80 & !icmp_ln82)> <Delay = 0.00>
ST_9 : Operation 112 [1/2] (0.00ns)   --->   "call fastcc void @random_int_gen() nounwind" [fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 112 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & !icmp_ln67 & icmp_ln80 & icmp_ln82 & !medium_state_read_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "br label %._crit_edge33" [fyp/MA_UNITDATAX_request.c:85]   --->   Operation 113 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & !icmp_ln67 & icmp_ln80 & icmp_ln82 & !medium_state_read_3)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext 0)" [fyp/MA_UNITDATAX_request.c:86]   --->   Operation 114 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & !icmp_ln67 & icmp_ln80 & icmp_ln82)> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 115 [1/1] (2.13ns)   --->   "%add_ln87 = add i12 %seq_number_load, 1" [fyp/MA_UNITDATAX_request.c:87]   --->   Operation 115 'add' 'add_ln87' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & !icmp_ln67 & icmp_ln80 & icmp_ln82)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (1.75ns)   --->   "store i12 %add_ln87, i12* @seq_number, align 2" [fyp/MA_UNITDATAX_request.c:87]   --->   Operation 116 'store' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & !icmp_ln67 & icmp_ln80 & icmp_ln82)> <Delay = 1.75>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:88]   --->   Operation 117 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & !icmp_ln67 & icmp_ln80 & icmp_ln82)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext -3)" [fyp/MA_UNITDATAX_request.c:77]   --->   Operation 118 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & icmp_ln67 & !icmp_ln69)> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:78]   --->   Operation 119 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & icmp_ln67 & !icmp_ln69)> <Delay = 0.00>
ST_9 : Operation 120 [1/2] (0.00ns)   --->   "call fastcc void @random_int_gen() nounwind" [fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 120 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & icmp_ln67 & icmp_ln69 & !medium_state_read_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "br label %._crit_edge31" [fyp/MA_UNITDATAX_request.c:72]   --->   Operation 121 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & icmp_ln67 & icmp_ln69 & !medium_state_read_2)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext 0)" [fyp/MA_UNITDATAX_request.c:73]   --->   Operation 122 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & icmp_ln67 & icmp_ln69)> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 123 [1/1] (2.13ns)   --->   "%add_ln74 = add i12 %seq_number_load, 1" [fyp/MA_UNITDATAX_request.c:74]   --->   Operation 123 'add' 'add_ln74' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & icmp_ln67 & icmp_ln69)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (1.75ns)   --->   "store i12 %add_ln74, i12* @seq_number, align 2" [fyp/MA_UNITDATAX_request.c:74]   --->   Operation 124 'store' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & icmp_ln67 & icmp_ln69)> <Delay = 1.75>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:75]   --->   Operation 125 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & icmp_ln67 & icmp_ln69)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext -3)" [fyp/MA_UNITDATAX_request.c:64]   --->   Operation 126 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_31 & !icmp_ln56)> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:65]   --->   Operation 127 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_31 & !icmp_ln56)> <Delay = 0.00>
ST_9 : Operation 128 [1/2] (0.00ns)   --->   "call fastcc void @random_int_gen() nounwind" [fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 128 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_31 & icmp_ln56 & !medium_state_read_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "br label %._crit_edge30" [fyp/MA_UNITDATAX_request.c:59]   --->   Operation 129 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_31 & icmp_ln56 & !medium_state_read_1)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext 0)" [fyp/MA_UNITDATAX_request.c:60]   --->   Operation 130 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_31 & icmp_ln56)> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 131 [1/1] (2.13ns)   --->   "%add_ln61 = add i12 %seq_number_load, 1" [fyp/MA_UNITDATAX_request.c:61]   --->   Operation 131 'add' 'add_ln61' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_31 & icmp_ln56)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (1.75ns)   --->   "store i12 %add_ln61, i12* @seq_number, align 2" [fyp/MA_UNITDATAX_request.c:61]   --->   Operation 132 'store' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_31 & icmp_ln56)> <Delay = 1.75>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:62]   --->   Operation 133 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_31 & icmp_ln56)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext -3)" [fyp/MA_UNITDATAX_request.c:51]   --->   Operation 134 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & !icmp_ln43)> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:52]   --->   Operation 135 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & !icmp_ln43)> <Delay = 0.00>
ST_9 : Operation 136 [1/2] (0.00ns)   --->   "call fastcc void @random_int_gen() nounwind" [fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 136 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43 & !medium_state_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "br label %._crit_edge27" [fyp/MA_UNITDATAX_request.c:46]   --->   Operation 137 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43 & !medium_state_read)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext 0)" [fyp/MA_UNITDATAX_request.c:47]   --->   Operation 138 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43)> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 139 [1/1] (2.13ns)   --->   "%add_ln48 = add i12 %seq_number_load, 1" [fyp/MA_UNITDATAX_request.c:48]   --->   Operation 139 'add' 'add_ln48' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (1.75ns)   --->   "store i12 %add_ln48, i12* @seq_number, align 2" [fyp/MA_UNITDATAX_request.c:48]   --->   Operation 140 'store' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43)> <Delay = 1.75>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:49]   --->   Operation 141 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "ret void" [fyp/MA_UNITDATAX_request.c:94]   --->   Operation 142 'ret' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 4.48>
ST_10 : Operation 143 [2/2] (4.48ns)   --->   "%enqueue_res_vi = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext -2, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:68]   --->   Operation 143 'call' 'enqueue_res_vi' <Predicate = true> <Delay = 4.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 4> <Delay = 1.75>
ST_11 : Operation 144 [1/2] (0.00ns)   --->   "%enqueue_res_vi = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext -2, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:68]   --->   Operation 144 'call' 'enqueue_res_vi' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 145 [1/1] (1.18ns)   --->   "%icmp_ln69 = icmp eq i3 %enqueue_res_vi, -2" [fyp/MA_UNITDATAX_request.c:69]   --->   Operation 145 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %18, label %20" [fyp/MA_UNITDATAX_request.c:69]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%medium_state_read_2 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %medium_state)" [fyp/MA_UNITDATAX_request.c:70]   --->   Operation 147 'read' 'medium_state_read_2' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %medium_state_read_2, label %._crit_edge31, label %19" [fyp/MA_UNITDATAX_request.c:70]   --->   Operation 148 'br' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_11 : Operation 149 [2/2] (1.75ns)   --->   "call fastcc void @random_int_gen() nounwind" [fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 149 'call' <Predicate = (icmp_ln69 & !medium_state_read_2)> <Delay = 1.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 3> <Delay = 4.48>
ST_12 : Operation 150 [2/2] (4.48ns)   --->   "%enqueue_res_be = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext 1, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:55]   --->   Operation 150 'call' 'enqueue_res_be' <Predicate = true> <Delay = 4.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 4> <Delay = 1.75>
ST_13 : Operation 151 [1/2] (0.00ns)   --->   "%enqueue_res_be = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext 1, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:55]   --->   Operation 151 'call' 'enqueue_res_be' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 152 [1/1] (1.18ns)   --->   "%icmp_ln56 = icmp eq i3 %enqueue_res_be, -2" [fyp/MA_UNITDATAX_request.c:56]   --->   Operation 152 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %icmp_ln56, label %13, label %15" [fyp/MA_UNITDATAX_request.c:56]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%medium_state_read_1 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %medium_state)" [fyp/MA_UNITDATAX_request.c:57]   --->   Operation 154 'read' 'medium_state_read_1' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "br i1 %medium_state_read_1, label %._crit_edge30, label %14" [fyp/MA_UNITDATAX_request.c:57]   --->   Operation 155 'br' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_13 : Operation 156 [2/2] (1.75ns)   --->   "call fastcc void @random_int_gen() nounwind" [fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 156 'call' <Predicate = (icmp_ln56 & !medium_state_read_1)> <Delay = 1.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 3> <Delay = 4.48>
ST_14 : Operation 157 [2/2] (4.48ns)   --->   "%enqueue_res_bk = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext 0, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:42]   --->   Operation 157 'call' 'enqueue_res_bk' <Predicate = true> <Delay = 4.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 4> <Delay = 1.75>
ST_15 : Operation 158 [1/2] (0.00ns)   --->   "%enqueue_res_bk = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext 0, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:42]   --->   Operation 158 'call' 'enqueue_res_bk' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 159 [1/1] (1.18ns)   --->   "%icmp_ln43 = icmp eq i3 %enqueue_res_bk, -2" [fyp/MA_UNITDATAX_request.c:43]   --->   Operation 159 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43, label %9, label %11" [fyp/MA_UNITDATAX_request.c:43]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%medium_state_read = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %medium_state)" [fyp/MA_UNITDATAX_request.c:44]   --->   Operation 161 'read' 'medium_state_read' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %medium_state_read, label %._crit_edge27, label %10" [fyp/MA_UNITDATAX_request.c:44]   --->   Operation 162 'br' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_15 : Operation 163 [2/2] (1.75ns)   --->   "call fastcc void @random_int_gen() nounwind" [fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 163 'call' <Predicate = (icmp_ln43 & !medium_state_read)> <Delay = 1.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 1> <Delay = 3.18>
ST_16 : Operation 164 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext -4)" [fyp/MA_UNITDATAX_request.c:28]   --->   Operation 164 'call' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:29]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 1> <Delay = 3.18>
ST_17 : Operation 166 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext 1)" [fyp/MA_UNITDATAX_request.c:16]   --->   Operation 166 'call' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:17]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.4ns
The critical path consists of the following:
	wire read on port 'tx_power_lvl' [49]  (0 ns)
	'icmp' operation ('empty_22') [89]  (1.44 ns)
	'or' operation ('empty_23') [90]  (0.978 ns)
	'or' operation ('empty_25') [92]  (0 ns)
	'or' operation ('empty_27') [94]  (0.978 ns)

 <State 2>: 3.18ns
The critical path consists of the following:
	'call' operation ('call_ln20', fyp/MA_UNITDATAX_request.c:20) to 'ma_unitdatax_status_' [62]  (3.18 ns)

 <State 3>: 3.18ns
The critical path consists of the following:
	'call' operation ('call_ln24', fyp/MA_UNITDATAX_request.c:24) to 'ma_unitdatax_status_' [70]  (3.18 ns)

 <State 4>: 2.23ns
The critical path consists of the following:
	'load' operation ('seq_number_load', fyp/MA_UNITDATAX_request.c:39) on static variable 'seq_number' [112]  (0 ns)
	'call' operation ('call_ln39', fyp/MA_UNITDATAX_request.c:39) to 'compose_mac_frame' [113]  (2.23 ns)

 <State 5>: 4.33ns
The critical path consists of the following:
	'load' operation ('data_load', fyp/MA_UNITDATAX_request.c:36) on array 'data' [107]  (2.16 ns)
	'store' operation ('store_ln36', fyp/MA_UNITDATAX_request.c:36) of variable 'data_load', fyp/MA_UNITDATAX_request.c:36 on array 'llc_data', fyp/MA_UNITDATAX_request.c:32 [109]  (2.16 ns)

 <State 6>: 2.97ns
The critical path consists of the following:
	'add' operation ('add_ln41', fyp/MA_UNITDATAX_request.c:41) [114]  (1.78 ns)
	'icmp' operation ('icmp_ln41', fyp/MA_UNITDATAX_request.c:41) [116]  (1.19 ns)

 <State 7>: 4.49ns
The critical path consists of the following:
	'call' operation ('enqueue_res_vo', fyp/MA_UNITDATAX_request.c:81) to 'enqueue_dequeue_fram' [133]  (4.49 ns)

 <State 8>: 1.75ns
The critical path consists of the following:
	'call' operation ('call_ln312', fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84) to 'random_int_gen' [143]  (1.75 ns)

 <State 9>: 3.88ns
The critical path consists of the following:
	'add' operation ('add_ln87', fyp/MA_UNITDATAX_request.c:87) [147]  (2.13 ns)
	'store' operation ('store_ln87', fyp/MA_UNITDATAX_request.c:87) of variable 'add_ln87', fyp/MA_UNITDATAX_request.c:87 on static variable 'seq_number' [148]  (1.75 ns)

 <State 10>: 4.49ns
The critical path consists of the following:
	'call' operation ('enqueue_res_vi', fyp/MA_UNITDATAX_request.c:68) to 'enqueue_dequeue_fram' [151]  (4.49 ns)

 <State 11>: 1.75ns
The critical path consists of the following:
	'call' operation ('call_ln323', fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71) to 'random_int_gen' [161]  (1.75 ns)

 <State 12>: 4.49ns
The critical path consists of the following:
	'call' operation ('enqueue_res_be', fyp/MA_UNITDATAX_request.c:55) to 'enqueue_dequeue_fram' [169]  (4.49 ns)

 <State 13>: 1.75ns
The critical path consists of the following:
	'call' operation ('call_ln334', fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58) to 'random_int_gen' [179]  (1.75 ns)

 <State 14>: 4.49ns
The critical path consists of the following:
	'call' operation ('enqueue_res_bk', fyp/MA_UNITDATAX_request.c:42) to 'enqueue_dequeue_fram' [187]  (4.49 ns)

 <State 15>: 1.75ns
The critical path consists of the following:
	'call' operation ('call_ln345', fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45) to 'random_int_gen' [197]  (1.75 ns)

 <State 16>: 3.18ns
The critical path consists of the following:
	'call' operation ('call_ln28', fyp/MA_UNITDATAX_request.c:28) to 'ma_unitdatax_status_' [205]  (3.18 ns)

 <State 17>: 3.18ns
The critical path consists of the following:
	'call' operation ('call_ln16', fyp/MA_UNITDATAX_request.c:16) to 'ma_unitdatax_status_' [208]  (3.18 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
