/*!
* TCC Version 1.0
* Copyright (c) Telechips Inc.
* All rights reserved 
*  \file        extenddisplay.cpp
*  \brief       HDMI TX controller driver
*  \details   
*  \version     1.0
*  \date        2014-2018
*  \copyright
This source code contains confidential information of Telechips.
Any unauthorized use without a written permission of Telechips including not 
limited to re-distribution in source or binary form is strictly prohibited.
This source code is provided "AS IS"and nothing contained in this source 
code shall constitute any express or implied warranty of any kind, including
without limitation, any warranty of merchantability, fitness for a particular 
purpose or non-infringement of any patent, copyright or other third party 
intellectual property right. No warranty is made, express or implied, regarding 
the information's accuracy, completeness, or performance. 
In no event shall Telechips be liable for any claim, damages or other liability 
arising from, out of or in connection with this source code or the use in the 
source code. 
This source code is provided subject to the terms of a Mutual Non-Disclosure 
Agreement between Telechips and Company.
 */
#include <include/hdmi_includes.h>
#include <include/hdmi_access.h>
#include <include/hdmi_log.h>

#include <include/hdmi_ioctls.h>
#include <scdc/scdc.h>

#include <core/irq.h>
#include <bsp/i2cm.h>
#include <bsp/eddc_reg.h>
#include <hdmi_api_lib/src/core/frame_composer/frame_composer_reg.h>


#include <linux/timer.h>

static struct hdmi_scdc_error_data prev_hdmi_scdc_error_data; 



static int scdc_read(struct hdmi_tx_dev *dev, u8 address, u8 size, u8 * data)
{
	return hdmi_ddc_read(dev, SCDC_SLAVE_ADDRESS, 0,0 , address, size, data);
}

static int scdc_write(struct hdmi_tx_dev *dev, u8 address, u8 size, u8 * data)
{
	return hdmi_ddc_write(dev, SCDC_SLAVE_ADDRESS, address, size, data);
}

void scdc_enable_rr(struct hdmi_tx_dev *dev, u8 enable)
{

	if (enable == 1) {
		/* Enable Readrequest from the Tx controller */
		hdmi_dev_write_mask(dev, I2CM_SCDC_READ_UPDATE, I2CM_SCDC_READ_UPDATE_READ_REQUEST_EN_MASK, 1);
		scdc_set_rr_flag(dev, 0x01);
		hdmi_irq_scdc_read_request(dev, TRUE);
	}
	if (enable == 0) {
		/* Disable ReadRequest on Tx controller */
		hdmi_irq_scdc_read_request(dev, FALSE);
		scdc_set_rr_flag(dev, 0x00);
		hdmi_dev_write_mask(dev, I2CM_SCDC_READ_UPDATE, I2CM_SCDC_READ_UPDATE_READ_REQUEST_EN_MASK, 0);
	}
}

int scdc_scrambling_status(struct hdmi_tx_dev *dev)
{
	u8 read_value = 0;
	if(scdc_read(dev, SCDC_SCRAMBLER_STAT, 1, &read_value)){
		//LOGGER(SNPS_ERROR, "%s: SCDC addr 0x%x read failed ",__func__, SCDC_SINK_VER);
		return 0;
	}
	//printk("scdc_scrambling_status = 0x%x\r\n", read_value & 0x1);
	return (read_value & 0x01);
}

int scdc_scrambling_enable_flag(struct hdmi_tx_dev *dev, u8 enable)
{
        u8 read_value = 0;
        if(scdc_read(dev, SCDC_TMDS_CONFIG, 1 , &read_value)){
                return -1;
        }
	/* 7-bit of tmds_config is must set 0.  */
        read_value &= ~(0xFC | (1 << 0));
        read_value |= ((enable?1:0) << 0);
        if(scdc_write(dev, SCDC_TMDS_CONFIG, 1, &read_value)){
                return -1;
        }
        return 0;
}

int scdc_tmds_config_status(struct hdmi_tx_dev *dev)
{
        u8 read_value = 0;
        if(scdc_read(dev, SCDC_TMDS_CONFIG, 1, &read_value)){
                //LOGGER(SNPS_ERROR, "%s: SCDC addr 0x%x read failed ",__func__, SCDC_SINK_VER);
                return 0;
        }
        //printk("scdc_tmds_config_status = 0x%x\r\n", read_value &0x2);
        return (read_value & 0x2);
}

int scdc_tmds_bit_clock_ratio_enable_flag(struct hdmi_tx_dev *dev, u8 enable)
{
        u8 read_value = 0;
        if(scdc_read(dev, SCDC_TMDS_CONFIG, 1 , &read_value)){
                //LOGGER(SNPS_ERROR, "%s: SCDC addr 0x%x read failed ",__func__, SCDC_TMDS_CONFIG);
                return -1;
        }
	/* 7-bit of tmds_config is must set 0. */
        read_value &= ~(0xFC | ( 1 << 1));
        read_value |= ((enable?1:0) << 1);
        if(scdc_write(dev, SCDC_TMDS_CONFIG, 1, &read_value)){
                //LOGGER(SNPS_ERROR, "%s: SCDC addr 0x%x write failed ",__func__, SCDC_TMDS_CONFIG);
                return -1;
        }
        return 0;
}

int scdc_set_tmds_bit_clock_ratio_and_scrambling(struct hdmi_tx_dev *dev, int tmds_enable, int scramble_enable)
{
        int ret = -1;
        unsigned char scdc_val = 0;
        do {
		scdc_val = (((tmds_enable?1:0) << 1) | ((scramble_enable?1:0) << 0));
                if(scdc_write(dev, SCDC_TMDS_CONFIG, 1, &scdc_val)){
                        break;
                }
                ret = 0;
        }while(0);
        return ret;
}

void scdc_set_rr_flag(struct hdmi_tx_dev *dev, u8 enable)
{

	if(hdmi_ddc_write(dev, SCDC_SLAVE_ADDRESS, SCDC_CONFIG_0, 1, &enable)){
		LOGGER(SNPS_ERROR, "%s: SCDC addr 0x%x - 0x%x write failed ",__func__, SCDC_CONFIG_0, enable);
	}
}

int scdc_get_rr_flag(struct hdmi_tx_dev *dev, u8 * flag)
{
	if(hdmi_ddc_read(dev, SCDC_SLAVE_ADDRESS, 0, 0 , SCDC_CONFIG_0, 1, flag)){
		LOGGER(SNPS_ERROR, "%s: SCDC addr 0x%x read failed ",__func__, SCDC_CONFIG_0);
		return -1;
	}
	return 0;
}

void scdc_test_rr(struct hdmi_tx_dev *dev, u8 test_rr_delay)
{
	scdc_enable_rr(dev, 0x01);
	//test_rr_delay = set(test_rr_delay, 0x80, 1);
	test_rr_delay |= 0x80;
	scdc_write(dev, SCDC_TEST_CFG_0, 1, &test_rr_delay);
}

int scdc_test_rr_update_flag(struct hdmi_tx_dev *dev)
{
	u8 read_value = 0;
	if(scdc_read(dev, SCDC_UPDATE_0, 1, &read_value)){
		//LOGGER(SNPS_ERROR, "%s: SCDC addr 0x%x read failed ",__func__, SCDC_UPDATE_0);
		return 0;
	}
	return read_value;
}

static unsigned int scdc_time_diff_ms(struct timeval *pre_timeval, struct timeval *current_timeval)
{
        unsigned int  diff_time_ms = 0;

        long diff_sec, diff_usec;
        if (current_timeval->tv_usec >= pre_timeval->tv_usec) {
                diff_sec = current_timeval->tv_sec - pre_timeval->tv_sec;
                diff_usec = current_timeval->tv_usec - pre_timeval->tv_usec;
                diff_usec = (diff_usec > 1000)?(diff_usec/1000):0;
                diff_time_ms = (1000 * diff_sec) + diff_usec;
        } else {
                diff_sec = current_timeval->tv_sec - pre_timeval->tv_sec - 1;
                diff_usec = current_timeval->tv_usec - pre_timeval->tv_usec;
                diff_usec += 1000000;
                diff_usec = (diff_usec > 1000)?(diff_usec/1000):0;
                diff_time_ms = (1000 * diff_sec) + diff_usec;
        }
        return diff_time_ms;
}

int scdc_error_detection_core(struct hdmi_tx_dev *dev, struct hdmi_scdc_error_data *hdmi_scdc_error_data, int stage)
{        
        int ret = 0;
        int scdc_support = 1;
        u8 reg_value, regl_value, regh_value;
        u8 scdc_errors[8];
        static struct timeval pre_timeval = {0};
        struct timeval current_timeval;
        unsigned int diff_ms;

        memset(hdmi_scdc_error_data, 0, sizeof(struct hdmi_scdc_error_data));

        if(!test_bit(HDMI_TX_STATUS_SCDC_CHECK, &dev->status)) {
                return 0;
        }
        if(scdc_read(dev, SCDC_SINK_VER, 1, &reg_value) < 0){
                msleep_interruptible(10);
                if(scdc_read(dev, SCDC_SINK_VER, 1, &reg_value) < 0){
                        scdc_support = 0;
                        //printk("scdc_support = 0\r\n");
                }
        }

  
        if(scdc_support) {
                if(scdc_read(dev, SCDC_SCRAMBLER_STAT, 1, &reg_value)) {
                        reg_value = 0;
                }
                if(reg_value & 1)
                        set_bit(SCDC_STATUS_SCRAMBLED, &hdmi_scdc_error_data->status);
                
                if(scdc_read(dev, SCDC_TMDS_CONFIG, 1, &reg_value)){
                        reg_value = 0;
                }
                if(reg_value & 1)
                        set_bit(SCDC_STATUS_SET_SCRAMBLE, &hdmi_scdc_error_data->status);
                
                if(reg_value & 2)
                        set_bit(SCDC_STATUS_SET_TMDS, &hdmi_scdc_error_data->status);

                if(scdc_read(dev, SCDC_UPDATE_0, 1, &reg_value)){
                      reg_value = 0;  
                }
                if((reg_value >> 1) & 1) {
                      set_bit(SCDC_STATUS_CED, &hdmi_scdc_error_data->status);  
                }
                if((reg_value >> 0) & 1) {
                      set_bit(SCDC_STATUS_CHANGE, &hdmi_scdc_error_data->status);  
                }

		// Clear SCDC UPDATE_0
		reg_value &= 0x3;                
		scdc_write(dev, SCDC_UPDATE_0, 1, &reg_value);
		        
		if(scdc_read(dev, SCDC_ERR_DET_0_L, 8, scdc_errors) == 0){
		regl_value = scdc_errors[0];
		regh_value = scdc_errors[1];
		if(regh_value >> 7) {
			set_bit(SCDC_CHANNEL_VALID, &hdmi_scdc_error_data->ch0);  
		}
		hdmi_scdc_error_data->ch0 &= ~(SCDC_CHANNEL_ERROR_MASK << SCDC_CHANNEL_ERROR_SHIFT);
		hdmi_scdc_error_data->ch0 |= ((regl_value | ((regh_value & 0x7F) << 8)) << SCDC_CHANNEL_ERROR_SHIFT);				 
		regl_value = scdc_errors[2];
		regh_value = scdc_errors[3];
		if(regh_value >> 7) {
			set_bit(SCDC_CHANNEL_VALID, &hdmi_scdc_error_data->ch1);  
		}
		hdmi_scdc_error_data->ch1 &= ~(SCDC_CHANNEL_ERROR_MASK << SCDC_CHANNEL_ERROR_SHIFT);
		hdmi_scdc_error_data->ch1 |= ((regl_value | ((regh_value & 0x7F) << 8)) << SCDC_CHANNEL_ERROR_SHIFT);      
		regl_value = scdc_errors[4];
		regh_value = scdc_errors[5];
		if(regh_value >> 7) {
			set_bit(SCDC_CHANNEL_VALID, &hdmi_scdc_error_data->ch2);  
		}
		hdmi_scdc_error_data->ch2 &= ~(SCDC_CHANNEL_ERROR_MASK << SCDC_CHANNEL_ERROR_SHIFT);
		hdmi_scdc_error_data->ch2 |= ((regl_value | ((regh_value & 0x7F) << 8)) << SCDC_CHANNEL_ERROR_SHIFT);
		}

		if(scdc_read(dev, SCDC_STATUS_FLAG_0, 1, &reg_value)){
		        reg_value = 0;
		}

		if((reg_value >> 0) & 1) {
		      set_bit(SCDC_STATUS_CLK_LOCK, &hdmi_scdc_error_data->status);  
		}
		if((reg_value >> 1) & 1) {
		        set_bit(SCDC_CHANNEL_LOCK, &hdmi_scdc_error_data->ch0);  
		}
		if((reg_value >> 2) & 1) {
		        set_bit(SCDC_CHANNEL_LOCK, &hdmi_scdc_error_data->ch1);  
		}
		if((reg_value >> 3) & 1) {
		        set_bit(SCDC_CHANNEL_LOCK, &hdmi_scdc_error_data->ch2);  
		}
                    
                if(test_bit(HDMI_TX_STATUS_SCDC_CHECK, &dev->status)) {
                        if(stage < SCDC_STAGE_UNMUTE || memcmp(&prev_hdmi_scdc_error_data, hdmi_scdc_error_data, sizeof(struct hdmi_scdc_error_data))) {
                                memcpy(&prev_hdmi_scdc_error_data, hdmi_scdc_error_data, sizeof(struct hdmi_scdc_error_data));

                                do_gettimeofday(&current_timeval);
                                diff_ms = scdc_time_diff_ms(&pre_timeval, &current_timeval);
                                memcpy(&pre_timeval, &current_timeval, sizeof(current_timeval));

                                if(!test_bit(SCDC_STATUS_SCRAMBLED, &hdmi_scdc_error_data->status) && test_bit(SCDC_STATUS_SET_SCRAMBLE, &hdmi_scdc_error_data->status)) {
                                        printk("\x1b[35mT%d S%d E%d ST%d "
                                           "C%d "
                                           "V%d%d_%05x "
                                           "V%d%d_%05x "
                                           "V%d%d_%05x "
                                           "%dms\x1b[0m\r\n",
                                                (unsigned int)(test_bit(SCDC_STATUS_SET_TMDS, &hdmi_scdc_error_data->status) << 1) | test_bit(SCDC_STATUS_SET_SCRAMBLE, &hdmi_scdc_error_data->status),
                                                (unsigned int)test_bit(SCDC_STATUS_SET_SCRAMBLE, &hdmi_scdc_error_data->status),
                                                (unsigned int)test_bit(SCDC_STATUS_CED, &hdmi_scdc_error_data->status),
                                                (unsigned int)test_bit(SCDC_STATUS_CHANGE, &hdmi_scdc_error_data->status),
                                                (unsigned int)test_bit(SCDC_STATUS_CLK_LOCK, &hdmi_scdc_error_data->status),
                                                (unsigned int)test_bit(SCDC_CHANNEL_VALID, &hdmi_scdc_error_data->ch0),
                                                (unsigned int)test_bit(SCDC_CHANNEL_LOCK, &hdmi_scdc_error_data->ch0),
                                                (unsigned int)((hdmi_scdc_error_data->ch0 >> SCDC_CHANNEL_ERROR_SHIFT) & SCDC_CHANNEL_ERROR_MASK),
                                                (unsigned int)test_bit(SCDC_CHANNEL_VALID, &hdmi_scdc_error_data->ch1),
                                                (unsigned int)test_bit(SCDC_CHANNEL_LOCK, &hdmi_scdc_error_data->ch1),
                                                (unsigned int)((hdmi_scdc_error_data->ch1 >> SCDC_CHANNEL_ERROR_SHIFT) & SCDC_CHANNEL_ERROR_MASK),
                                                (unsigned int)test_bit(SCDC_CHANNEL_VALID, &hdmi_scdc_error_data->ch2),
                                                (unsigned int)test_bit(SCDC_CHANNEL_LOCK, &hdmi_scdc_error_data->ch2),
                                                (unsigned int)((hdmi_scdc_error_data->ch2 >> SCDC_CHANNEL_ERROR_SHIFT) & SCDC_CHANNEL_ERROR_MASK),
                                                diff_ms); 
                                }
                                else {
                                        printk("\x1b[33mT%d S%d E%d ST%d "
                                           "C%d "
                                           "V%d%d_%05x "
                                           "V%d%d_%05x "
                                           "V%d%d_%05x "
                                           "%dms\x1b[0m\r\n",
                                                (unsigned int)(test_bit(SCDC_STATUS_SET_TMDS, &hdmi_scdc_error_data->status) << 1) | test_bit(SCDC_STATUS_SET_SCRAMBLE, &hdmi_scdc_error_data->status),
                                                (unsigned int)test_bit(SCDC_STATUS_SET_SCRAMBLE, &hdmi_scdc_error_data->status),
                                                (unsigned int)test_bit(SCDC_STATUS_CED, &hdmi_scdc_error_data->status),
                                                (unsigned int)test_bit(SCDC_STATUS_CHANGE, &hdmi_scdc_error_data->status),
                                                (unsigned int)test_bit(SCDC_STATUS_CLK_LOCK, &hdmi_scdc_error_data->status),
                                                (unsigned int)test_bit(SCDC_CHANNEL_VALID, &hdmi_scdc_error_data->ch0),
                                                (unsigned int)test_bit(SCDC_CHANNEL_LOCK, &hdmi_scdc_error_data->ch0),
                                                (unsigned int)((hdmi_scdc_error_data->ch0 >> SCDC_CHANNEL_ERROR_SHIFT) & SCDC_CHANNEL_ERROR_MASK),
                                                (unsigned int)test_bit(SCDC_CHANNEL_VALID, &hdmi_scdc_error_data->ch1),
                                                (unsigned int)test_bit(SCDC_CHANNEL_LOCK, &hdmi_scdc_error_data->ch1),
                                                (unsigned int)((hdmi_scdc_error_data->ch1 >> SCDC_CHANNEL_ERROR_SHIFT) & SCDC_CHANNEL_ERROR_MASK),
                                                (unsigned int)test_bit(SCDC_CHANNEL_VALID, &hdmi_scdc_error_data->ch2),
                                                (unsigned int)test_bit(SCDC_CHANNEL_LOCK, &hdmi_scdc_error_data->ch2),
                                                (unsigned int)((hdmi_scdc_error_data->ch2 >> SCDC_CHANNEL_ERROR_SHIFT) & SCDC_CHANNEL_ERROR_MASK),
                                                diff_ms);   

                                }
                        }
                }
        }        
        return ret;
}

int scdc_error_detection(struct hdmi_tx_dev *dev, struct hdmi_scdc_error_data *hdmi_scdc_error_data)
{
        int ret = 0;
        
        if(hdmi_dev_read_mask(dev, FC_GCP, FC_GCP_SET_AVMUTE_MASK)) {
                scdc_error_detection_core(dev, hdmi_scdc_error_data, SCDC_STAGE_MUTE);
        }else {
                scdc_error_detection_core(dev, hdmi_scdc_error_data, SCDC_STAGE_UNMUTE);
        }
        return ret;
}


int scdc_read_sink_version(struct hdmi_tx_dev *dev, unsigned int *version)
{
	u8 read_value = 0;
	if(scdc_read(dev, SCDC_SINK_VER, 1, &read_value) < 0){
                msleep_interruptible(10);
                if(scdc_read(dev, SCDC_SINK_VER, 1, &read_value) < 0){
		        return -1;
                }
	}
        if(version) 
                *version = read_value;
	return 0;
}

int scdc_read_source_version(struct hdmi_tx_dev *dev, unsigned int *version)
{
	u8 read_value = 0;
	if(scdc_read(dev, SCDC_SOURCE_VER, 1, &read_value) < 0){
                msleep_interruptible(10);
                if(scdc_read(dev, SCDC_SOURCE_VER, 1, &read_value) < 0){
		        return -1;
                }
	}
	if(version) 
		*version = read_value;
	return 0;
}

int scdc_write_source_version(struct hdmi_tx_dev *dev, unsigned int version)
{
        u8 source_version = (u8) (version & 0xFF);
	if(scdc_write(dev, SCDC_SOURCE_VER, 1, &source_version)){
		return -1;
	}

	return 0;
}

