<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="313834fs"></ZoomStartTime>
      <ZoomEndTime time="470835fs"></ZoomEndTime>
      <Cursor1Time time="340000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="164"></NameColumnWidth>
      <ValueColumnWidth column_width="66"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="17" />
   <wvobject type="logic" fp_name="/testbench/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/resetn">
      <obj_property name="ElementShortName">resetn</obj_property>
      <obj_property name="ObjectShortName">resetn</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/trap">
      <obj_property name="ElementShortName">trap</obj_property>
      <obj_property name="ObjectShortName">trap</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/ix">
      <obj_property name="ElementShortName">ix[31:0]</obj_property>
      <obj_property name="ObjectShortName">ix[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/mem_valid">
      <obj_property name="ElementShortName">mem_valid</obj_property>
      <obj_property name="ObjectShortName">mem_valid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/mem_instr">
      <obj_property name="ElementShortName">mem_instr</obj_property>
      <obj_property name="ObjectShortName">mem_instr</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/mem_ready">
      <obj_property name="ElementShortName">mem_ready</obj_property>
      <obj_property name="ObjectShortName">mem_ready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/mem_addr">
      <obj_property name="ElementShortName">mem_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_addr[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/mem_rdata">
      <obj_property name="ElementShortName">mem_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/uut/pcpi_valid">
      <obj_property name="ElementShortName">pcpi_valid</obj_property>
      <obj_property name="ObjectShortName">pcpi_valid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/uut/pcpi_int_ready">
      <obj_property name="ElementShortName">pcpi_int_ready</obj_property>
      <obj_property name="ObjectShortName">pcpi_int_ready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/uut/pcpi_vec_ready">
      <obj_property name="ElementShortName">pcpi_vec_ready</obj_property>
      <obj_property name="ObjectShortName">pcpi_vec_ready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/uut/cpuregs_write">
      <obj_property name="ElementShortName">cpuregs_write</obj_property>
      <obj_property name="ObjectShortName">cpuregs_write</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/uut/cpuregs_wrdata">
      <obj_property name="ElementShortName">cpuregs_wrdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">cpuregs_wrdata[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/uut/cpuregs_rs1">
      <obj_property name="ElementShortName">cpuregs_rs1[31:0]</obj_property>
      <obj_property name="ObjectShortName">cpuregs_rs1[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/uut/cpuregs_rs2">
      <obj_property name="ElementShortName">cpuregs_rs2[31:0]</obj_property>
      <obj_property name="ObjectShortName">cpuregs_rs2[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/vec_mem_rdata">
      <obj_property name="ElementShortName">vec_mem_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">vec_mem_rdata[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
</wave_config>
