

================================================================
== Vivado HLS Report for 'polyveck_make_hint'
================================================================
* Date:           Wed Mar 27 17:23:12 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Dilithium.prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.738|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  7691|  7691|  7691|  7691|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  7690|  7690|      1538|          -|          -|     5|    no    |
        | + Loop 1.1  |  1536|  1536|         6|          -|          -|   256|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     827|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      71|
|Register         |        -|      -|     265|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     265|     898|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |a_assign_5_fu_364_p2            |     +    |      0|  0|  13|           4|           4|
    |a_assign_6_fu_294_p2            |     +    |      0|  0|  39|          32|          32|
    |a_assign_8_fu_399_p2            |     +    |      0|  0|  32|          24|          24|
    |a_assign_9_fu_441_p2            |     +    |      0|  0|  32|          25|          25|
    |a_assign_s_fu_562_p2            |     +    |      0|  0|  13|           4|           4|
    |i_23_fu_173_p2                  |     +    |      0|  0|  12|           3|           1|
    |j_1_fu_197_p2                   |     +    |      0|  0|  16|           9|           1|
    |s_1_fu_576_p2                   |     +    |      0|  0|  39|          32|          32|
    |t_10_fu_280_p2                  |     +    |      0|  0|  31|          24|          24|
    |t_11_fu_300_p2                  |     +    |      0|  0|  30|          23|          23|
    |t_12_fu_425_p2                  |     +    |      0|  0|  26|          19|          19|
    |t_13_fu_486_p2                  |     +    |      0|  0|  31|          24|          24|
    |t_14_fu_508_p2                  |     +    |      0|  0|  31|          24|          24|
    |t_1_i17_i_fu_517_p2             |     +    |      0|  0|  32|          18|          25|
    |t_1_i_i_fu_319_p2               |     +    |      0|  0|  32|          18|          32|
    |t_9_fu_258_p2                   |     +    |      0|  0|  31|          24|          24|
    |tmp1_fu_248_p2                  |     +    |      0|  0|  30|          19|          23|
    |tmp3_fu_393_p2                  |     +    |      0|  0|  32|          24|          24|
    |tmp4_fu_476_p2                  |     +    |      0|  0|  30|          19|          23|
    |tmp_58_fu_207_p2                |     +    |      0|  0|  19|          12|          12|
    |u_1_fu_528_p2                   |     +    |      0|  0|  32|           2|          25|
    |u_fu_330_p2                     |     +    |      0|  0|  39|           2|          32|
    |a_assign_1_fu_522_p2            |     -    |      0|  0|  32|          25|          25|
    |a_assign_4_fu_324_p2            |     -    |      0|  0|  32|          32|          32|
    |tmp_42_i_i_i_fu_387_p2          |     -    |      0|  0|  31|          24|          24|
    |tmp_221_i_fu_568_p2             |   icmp   |      0|  0|   9|           4|           4|
    |tmp_fu_167_p2                   |   icmp   |      0|  0|   9|           3|           3|
    |tmp_s_fu_191_p2                 |   icmp   |      0|  0|  13|           9|          10|
    |tmp_285_i15_i_cast_c_fu_500_p3  |  select  |      0|  0|  19|           1|          19|
    |tmp_285_i_i_cast_cas_fu_272_p3  |  select  |      0|  0|  19|           1|          19|
    |tmp_31_cast_fu_417_p3           |  select  |      0|  0|  14|           1|          14|
    |tmp_i7_i_cast_cast_fu_434_p3    |  select  |      0|  0|  23|           1|          23|
    |tmp2_fu_354_p2                  |    xor   |      0|  0|   2|           1|           2|
    |tmp5_fu_552_p2                  |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 827|         488|         634|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  44|          9|    1|          9|
    |i_reg_137  |   9|          2|    3|          6|
    |j_reg_148  |   9|          2|    9|         18|
    |s_fu_94    |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+
    |Total      |  71|         15|   45|         97|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |a_assign_5_reg_651         |   4|   0|    4|          0|
    |a_assign_8_reg_656         |  24|   0|   24|          0|
    |a_assign_9_reg_671         |  25|   0|   25|          0|
    |ap_CS_fsm                  |   8|   0|    8|          0|
    |i_23_reg_597               |   3|   0|    3|          0|
    |i_reg_137                  |   3|   0|    3|          0|
    |j_1_reg_610                |   9|   0|    9|          0|
    |j_reg_148                  |   9|   0|    9|          0|
    |s_fu_94                    |  32|   0|   32|          0|
    |t_10_reg_635               |  24|   0|   24|          0|
    |t_11_reg_640               |  23|   0|   23|          0|
    |t_12_reg_666               |  19|   0|   19|          0|
    |t_14_reg_676               |  24|   0|   24|          0|
    |tmp_221_i_reg_681          |   1|   0|    1|          0|
    |tmp_63_cast_reg_602        |   3|   0|   12|          9|
    |tmp_64_cast_reg_615        |  12|   0|   64|         52|
    |tmp_64_reg_645             |   9|   0|    9|          0|
    |tmp_65_reg_661             |   1|   0|    1|          0|
    |u_vec_coeffs_load_reg_630  |  32|   0|   32|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 265|   0|  326|         61|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | polyveck_make_hint | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | polyveck_make_hint | return value |
|ap_start               |  in |    1| ap_ctrl_hs | polyveck_make_hint | return value |
|ap_done                | out |    1| ap_ctrl_hs | polyveck_make_hint | return value |
|ap_idle                | out |    1| ap_ctrl_hs | polyveck_make_hint | return value |
|ap_ready               | out |    1| ap_ctrl_hs | polyveck_make_hint | return value |
|ap_return              | out |   32| ap_ctrl_hs | polyveck_make_hint | return value |
|h_vec_coeffs_address0  | out |   11|  ap_memory |    h_vec_coeffs    |     array    |
|h_vec_coeffs_ce0       | out |    1|  ap_memory |    h_vec_coeffs    |     array    |
|h_vec_coeffs_we0       | out |    1|  ap_memory |    h_vec_coeffs    |     array    |
|h_vec_coeffs_d0        | out |    1|  ap_memory |    h_vec_coeffs    |     array    |
|u_vec_coeffs_address0  | out |   11|  ap_memory |    u_vec_coeffs    |     array    |
|u_vec_coeffs_ce0       | out |    1|  ap_memory |    u_vec_coeffs    |     array    |
|u_vec_coeffs_q0        |  in |   32|  ap_memory |    u_vec_coeffs    |     array    |
|v_vec_coeffs_address0  | out |   11|  ap_memory |    v_vec_coeffs    |     array    |
|v_vec_coeffs_ce0       | out |    1|  ap_memory |    v_vec_coeffs    |     array    |
|v_vec_coeffs_q0        |  in |   32|  ap_memory |    v_vec_coeffs    |     array    |
+-----------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / (!tmp_s)
	2  / (tmp_s)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%s = alloca i32"   --->   Operation 9 'alloca' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.35ns)   --->   "store i32 0, i32* %s"   --->   Operation 10 'store' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 11 [1/1] (1.35ns)   --->   "br label %.loopexit" [polyvec.c:308]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_23, %.loopexit.loopexit ]"   --->   Operation 12 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.00ns)   --->   "%tmp = icmp eq i3 %i, -3" [polyvec.c:308]   --->   Operation 13 'icmp' 'tmp' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.34ns)   --->   "%i_23 = add i3 %i, 1" [polyvec.c:308]   --->   Operation 15 'add' 'i_23' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %.preheader.preheader" [polyvec.c:308]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_57 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i, i8 0)" [polyvec.c:308]   --->   Operation 17 'bitconcatenate' 'tmp_57' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_63_cast = zext i11 %tmp_57 to i12" [polyvec.c:309]   --->   Operation 18 'zext' 'tmp_63_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.35ns)   --->   "br label %.preheader" [polyvec.c:309]   --->   Operation 19 'br' <Predicate = (!tmp)> <Delay = 1.35>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%s_load = load i32* %s" [polyvec.c:314]   --->   Operation 20 'load' 's_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret i32 %s_load" [polyvec.c:314]   --->   Operation 21 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.53>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%j = phi i9 [ %j_1, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 22 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.34ns)   --->   "%tmp_s = icmp eq i9 %j, -256" [polyvec.c:309]   --->   Operation 23 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 24 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.73ns)   --->   "%j_1 = add i9 %j, 1" [polyvec.c:309]   --->   Operation 25 'add' 'j_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.loopexit.loopexit, label %1" [polyvec.c:309]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_27_cast = zext i9 %j to i12" [polyvec.c:310]   --->   Operation 27 'zext' 'tmp_27_cast' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.76ns)   --->   "%tmp_58 = add i12 %tmp_27_cast, %tmp_63_cast" [polyvec.c:310]   --->   Operation 28 'add' 'tmp_58' <Predicate = (!tmp_s)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_64_cast = zext i12 %tmp_58 to i64" [polyvec.c:310]   --->   Operation 29 'zext' 'tmp_64_cast' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%u_vec_coeffs_addr = getelementptr [1280 x i32]* %u_vec_coeffs, i64 0, i64 %tmp_64_cast" [polyvec.c:310]   --->   Operation 30 'getelementptr' 'u_vec_coeffs_addr' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%v_vec_coeffs_addr = getelementptr [1280 x i32]* %v_vec_coeffs, i64 0, i64 %tmp_64_cast" [polyvec.c:310]   --->   Operation 31 'getelementptr' 'v_vec_coeffs_addr' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (2.77ns)   --->   "%u_vec_coeffs_load = load i32* %u_vec_coeffs_addr, align 4" [polyvec.c:310]   --->   Operation 32 'load' 'u_vec_coeffs_load' <Predicate = (!tmp_s)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 33 [2/2] (2.77ns)   --->   "%v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4" [polyvec.c:310]   --->   Operation 33 'load' 'v_vec_coeffs_load' <Predicate = (!tmp_s)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 34 'br' <Predicate = (tmp_s)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.73>
ST_4 : Operation 35 [1/2] (2.77ns)   --->   "%u_vec_coeffs_load = load i32* %u_vec_coeffs_addr, align 4" [polyvec.c:310]   --->   Operation 35 'load' 'u_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%t = trunc i32 %u_vec_coeffs_load to i19" [polyvec.c:310]   --->   Operation 36 'trunc' 't' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/2] (2.77ns)   --->   "%v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4" [polyvec.c:310]   --->   Operation 37 'load' 'v_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%t_cast = zext i19 %t to i24" [rounding.c:47->rounding.c:79->polyvec.c:310]   --->   Operation 38 'zext' 't_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_59 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %u_vec_coeffs_load, i32 19, i32 31)" [polyvec.c:310]   --->   Operation 39 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_i_i = call i22 @_ssdm_op_BitConcatenate.i22.i13.i9(i13 %tmp_59, i9 0)" [rounding.c:48->rounding.c:79->polyvec.c:310]   --->   Operation 40 'bitconcatenate' 'tmp_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_i_i_cast = zext i22 %tmp_i_i to i23" [rounding.c:48->rounding.c:79->polyvec.c:310]   --->   Operation 41 'zext' 'tmp_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.96ns)   --->   "%tmp1 = add i23 -261889, %tmp_i_i_cast" [rounding.c:49->rounding.c:79->polyvec.c:310]   --->   Operation 42 'add' 'tmp1' <Predicate = true> <Delay = 1.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i23 %tmp1 to i24" [rounding.c:49->rounding.c:79->polyvec.c:310]   --->   Operation 43 'sext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.98ns)   --->   "%t_9 = add i24 %tmp1_cast, %t_cast" [rounding.c:49->rounding.c:79->polyvec.c:310]   --->   Operation 44 'add' 't_9' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node t_10)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %t_9, i32 23)" [rounding.c:50->rounding.c:79->polyvec.c:310]   --->   Operation 45 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node t_10)   --->   "%tmp_285_i_i_cast_cas = select i1 %tmp_60, i24 523776, i24 0" [rounding.c:50->rounding.c:79->polyvec.c:310]   --->   Operation 46 'select' 'tmp_285_i_i_cast_cas' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (2.01ns) (out node of the LUT)   --->   "%t_10 = add i24 %tmp_285_i_i_cast_cas, %t_9" [rounding.c:50->rounding.c:79->polyvec.c:310]   --->   Operation 47 'add' 't_10' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i32 %v_vec_coeffs_load to i23" [polyvec.c:310]   --->   Operation 48 'trunc' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_63 = trunc i32 %u_vec_coeffs_load to i23" [polyvec.c:310]   --->   Operation 49 'trunc' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (2.18ns)   --->   "%a_assign_6 = add i32 %u_vec_coeffs_load, %v_vec_coeffs_load" [rounding.c:79->polyvec.c:310]   --->   Operation 50 'add' 'a_assign_6' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (1.98ns)   --->   "%t_11 = add i23 %tmp_62, %tmp_63" [reduce.c:55->rounding.c:79->polyvec.c:310]   --->   Operation 51 'add' 't_11' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_64 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %a_assign_6, i32 23, i32 31)" [reduce.c:40->reduce.c:56->rounding.c:79->polyvec.c:310]   --->   Operation 52 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.40>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%t_13_cast = sext i24 %t_10 to i32" [rounding.c:50->rounding.c:79->polyvec.c:310]   --->   Operation 53 'sext' 't_13_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%t_1_i_i = add i32 261887, %u_vec_coeffs_load" [rounding.c:51->rounding.c:79->polyvec.c:310]   --->   Operation 54 'add' 't_1_i_i' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 55 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%a_assign_4 = sub i32 %t_1_i_i, %t_13_cast" [rounding.c:52->rounding.c:79->polyvec.c:310]   --->   Operation 55 'sub' 'a_assign_4' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 56 [1/1] (2.18ns)   --->   "%u = add i32 -1, %a_assign_4" [rounding.c:55->rounding.c:79->polyvec.c:310]   --->   Operation 56 'add' 'u' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node a_assign_5)   --->   "%tmp_286_i_i_cast = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %a_assign_4, i32 19, i32 22)" [rounding.c:79->polyvec.c:310]   --->   Operation 57 'partselect' 'tmp_286_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node a_assign_5)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %u, i32 31)" [rounding.c:55->rounding.c:79->polyvec.c:310]   --->   Operation 58 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node a_assign_5)   --->   "%tmp2 = xor i1 %tmp_61, true" [rounding.c:58->rounding.c:79->polyvec.c:310]   --->   Operation 59 'xor' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node a_assign_5)   --->   "%tmp2_cast = zext i1 %tmp2 to i4" [rounding.c:79->polyvec.c:310]   --->   Operation 60 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.49ns) (out node of the LUT)   --->   "%a_assign_5 = add i4 %tmp2_cast, %tmp_286_i_i_cast" [rounding.c:79->polyvec.c:310]   --->   Operation 61 'add' 'a_assign_5' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%t_14_cast = zext i23 %t_11 to i24" [reduce.c:39->reduce.c:56->rounding.c:79->polyvec.c:310]   --->   Operation 62 'zext' 't_14_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%a_assign_7_cast = zext i9 %tmp_64 to i24" [reduce.c:40->reduce.c:56->rounding.c:79->polyvec.c:310]   --->   Operation 63 'zext' 'a_assign_7_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_i_i_i = call i22 @_ssdm_op_BitConcatenate.i22.i9.i13(i9 %tmp_64, i13 0)" [reduce.c:41->reduce.c:56->rounding.c:79->polyvec.c:310]   --->   Operation 64 'bitconcatenate' 'tmp_i_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_i_i_i_cast = zext i22 %tmp_i_i_i to i24" [reduce.c:41->reduce.c:56->rounding.c:79->polyvec.c:310]   --->   Operation 65 'zext' 'tmp_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.98ns)   --->   "%tmp_42_i_i_i = sub i24 %t_14_cast, %a_assign_7_cast" [reduce.c:41->reduce.c:56->rounding.c:79->polyvec.c:310]   --->   Operation 66 'sub' 'tmp_42_i_i_i' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i24 -8380417, %tmp_42_i_i_i" [reduce.c:57->rounding.c:79->polyvec.c:310]   --->   Operation 67 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/1] (3.51ns) (root node of TernaryAdder)   --->   "%a_assign_8 = add i24 %tmp3, %tmp_i_i_i_cast" [reduce.c:57->rounding.c:79->polyvec.c:310]   --->   Operation 68 'add' 'a_assign_8' <Predicate = true> <Delay = 3.51> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %a_assign_8, i32 23)" [reduce.c:58->rounding.c:79->polyvec.c:310]   --->   Operation 69 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node t_12)   --->   "%tmp_66 = trunc i24 %a_assign_8 to i19" [reduce.c:57->rounding.c:79->polyvec.c:310]   --->   Operation 70 'trunc' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node t_12)   --->   "%tmp_31_cast = select i1 %tmp_65, i19 -8191, i19 0" [reduce.c:58->rounding.c:79->polyvec.c:310]   --->   Operation 71 'select' 'tmp_31_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (1.90ns) (out node of the LUT)   --->   "%t_12 = add i19 %tmp_66, %tmp_31_cast" [reduce.c:58->rounding.c:79->polyvec.c:310]   --->   Operation 72 'add' 't_12' <Predicate = true> <Delay = 1.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.97>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node a_assign_9)   --->   "%a_assign_9_cast7 = sext i24 %a_assign_8 to i25" [reduce.c:57->rounding.c:79->polyvec.c:310]   --->   Operation 73 'sext' 'a_assign_9_cast7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node a_assign_9)   --->   "%tmp_i7_i_cast_cast = select i1 %tmp_65, i25 8380417, i25 0" [reduce.c:58->rounding.c:79->polyvec.c:310]   --->   Operation 74 'select' 'tmp_i7_i_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (2.01ns) (out node of the LUT)   --->   "%a_assign_9 = add i25 %tmp_i7_i_cast_cast, %a_assign_9_cast7" [reduce.c:58->rounding.c:79->polyvec.c:310]   --->   Operation 75 'add' 'a_assign_9' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%t_16_cast = zext i19 %t_12 to i24" [rounding.c:47->rounding.c:79->polyvec.c:310]   --->   Operation 76 'zext' 't_16_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_67 = call i6 @_ssdm_op_PartSelect.i6.i25.i32.i32(i25 %a_assign_9, i32 19, i32 24)" [reduce.c:58->rounding.c:79->polyvec.c:310]   --->   Operation 77 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_68 = call i15 @_ssdm_op_BitConcatenate.i15.i6.i9(i6 %tmp_67, i9 0)" [reduce.c:58->rounding.c:79->polyvec.c:310]   --->   Operation 78 'bitconcatenate' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_i10_i = sext i15 %tmp_68 to i22" [rounding.c:48->rounding.c:79->polyvec.c:310]   --->   Operation 79 'sext' 'tmp_i10_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_i10_i_cast = zext i22 %tmp_i10_i to i23" [rounding.c:48->rounding.c:79->polyvec.c:310]   --->   Operation 80 'zext' 'tmp_i10_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.96ns)   --->   "%tmp4 = add i23 -261889, %tmp_i10_i_cast" [rounding.c:49->rounding.c:79->polyvec.c:310]   --->   Operation 81 'add' 'tmp4' <Predicate = true> <Delay = 1.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i23 %tmp4 to i24" [rounding.c:49->rounding.c:79->polyvec.c:310]   --->   Operation 82 'sext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.98ns)   --->   "%t_13 = add i24 %tmp4_cast, %t_16_cast" [rounding.c:49->rounding.c:79->polyvec.c:310]   --->   Operation 83 'add' 't_13' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node t_14)   --->   "%tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %t_13, i32 23)" [rounding.c:50->rounding.c:79->polyvec.c:310]   --->   Operation 84 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node t_14)   --->   "%tmp_285_i15_i_cast_c = select i1 %tmp_69, i24 523776, i24 0" [rounding.c:50->rounding.c:79->polyvec.c:310]   --->   Operation 85 'select' 'tmp_285_i15_i_cast_c' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (2.01ns) (out node of the LUT)   --->   "%t_14 = add i24 %tmp_285_i15_i_cast_c, %t_13" [rounding.c:50->rounding.c:79->polyvec.c:310]   --->   Operation 86 'add' 't_14' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.27>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%t_18_cast = sext i24 %t_14 to i25" [rounding.c:50->rounding.c:79->polyvec.c:310]   --->   Operation 87 'sext' 't_18_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%t_1_i17_i = add i25 261887, %a_assign_9" [rounding.c:51->rounding.c:79->polyvec.c:310]   --->   Operation 88 'add' 't_1_i17_i' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 89 [1/1] (3.54ns) (root node of TernaryAdder)   --->   "%a_assign_1 = sub i25 %t_1_i17_i, %t_18_cast" [rounding.c:52->rounding.c:79->polyvec.c:310]   --->   Operation 89 'sub' 'a_assign_1' <Predicate = true> <Delay = 3.54> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 90 [1/1] (2.03ns)   --->   "%u_1 = add i25 -1, %a_assign_1" [rounding.c:55->rounding.c:79->polyvec.c:310]   --->   Operation 90 'add' 'u_1' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node a_assign_s)   --->   "%tmp_286_i20_i_cast = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %a_assign_1, i32 19, i32 22)" [rounding.c:79->polyvec.c:310]   --->   Operation 91 'partselect' 'tmp_286_i20_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node a_assign_s)   --->   "%tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %u_1, i32 24)" [rounding.c:55->rounding.c:79->polyvec.c:310]   --->   Operation 92 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node a_assign_s)   --->   "%tmp5 = xor i1 %tmp_70, true" [rounding.c:58->rounding.c:79->polyvec.c:310]   --->   Operation 93 'xor' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node a_assign_s)   --->   "%tmp5_cast = zext i1 %tmp5 to i4" [rounding.c:79->polyvec.c:310]   --->   Operation 94 'zext' 'tmp5_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (1.49ns) (out node of the LUT)   --->   "%a_assign_s = add i4 %tmp5_cast, %tmp_286_i20_i_cast" [rounding.c:79->polyvec.c:310]   --->   Operation 95 'add' 'a_assign_s' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (1.21ns)   --->   "%tmp_221_i = icmp ne i4 %a_assign_5, %a_assign_s" [rounding.c:79->polyvec.c:310]   --->   Operation 96 'icmp' 'tmp_221_i' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.53>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%s_load_1 = load i32* %s" [polyvec.c:311]   --->   Operation 97 'load' 's_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%h_vec_coeffs_addr = getelementptr [1280 x i1]* %h_vec_coeffs, i64 0, i64 %tmp_64_cast" [polyvec.c:310]   --->   Operation 98 'getelementptr' 'h_vec_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_222_i = zext i1 %tmp_221_i to i32" [rounding.c:79->polyvec.c:310]   --->   Operation 99 'zext' 'tmp_222_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (2.77ns)   --->   "store i1 %tmp_221_i, i1* %h_vec_coeffs_addr, align 1" [polyvec.c:310]   --->   Operation 100 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_8 : Operation 101 [1/1] (2.18ns)   --->   "%s_1 = add i32 %tmp_222_i, %s_load_1" [polyvec.c:311]   --->   Operation 101 'add' 's_1' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (1.35ns)   --->   "store i32 %s_1, i32* %s" [polyvec.c:311]   --->   Operation 102 'store' <Predicate = true> <Delay = 1.35>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "br label %.preheader" [polyvec.c:309]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ h_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ u_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s                    (alloca           ) [ 011111111]
StgValue_10          (store            ) [ 000000000]
StgValue_11          (br               ) [ 011111111]
i                    (phi              ) [ 001000000]
tmp                  (icmp             ) [ 001111111]
empty                (speclooptripcount) [ 000000000]
i_23                 (add              ) [ 011111111]
StgValue_16          (br               ) [ 000000000]
tmp_57               (bitconcatenate   ) [ 000000000]
tmp_63_cast          (zext             ) [ 000111111]
StgValue_19          (br               ) [ 001111111]
s_load               (load             ) [ 000000000]
StgValue_21          (ret              ) [ 000000000]
j                    (phi              ) [ 000100000]
tmp_s                (icmp             ) [ 001111111]
empty_44             (speclooptripcount) [ 000000000]
j_1                  (add              ) [ 001111111]
StgValue_26          (br               ) [ 000000000]
tmp_27_cast          (zext             ) [ 000000000]
tmp_58               (add              ) [ 000000000]
tmp_64_cast          (zext             ) [ 000011111]
u_vec_coeffs_addr    (getelementptr    ) [ 000010000]
v_vec_coeffs_addr    (getelementptr    ) [ 000010000]
StgValue_34          (br               ) [ 011111111]
u_vec_coeffs_load    (load             ) [ 000001000]
t                    (trunc            ) [ 000000000]
v_vec_coeffs_load    (load             ) [ 000000000]
t_cast               (zext             ) [ 000000000]
tmp_59               (partselect       ) [ 000000000]
tmp_i_i              (bitconcatenate   ) [ 000000000]
tmp_i_i_cast         (zext             ) [ 000000000]
tmp1                 (add              ) [ 000000000]
tmp1_cast            (sext             ) [ 000000000]
t_9                  (add              ) [ 000000000]
tmp_60               (bitselect        ) [ 000000000]
tmp_285_i_i_cast_cas (select           ) [ 000000000]
t_10                 (add              ) [ 000001000]
tmp_62               (trunc            ) [ 000000000]
tmp_63               (trunc            ) [ 000000000]
a_assign_6           (add              ) [ 000000000]
t_11                 (add              ) [ 000001000]
tmp_64               (partselect       ) [ 000001000]
t_13_cast            (sext             ) [ 000000000]
t_1_i_i              (add              ) [ 000000000]
a_assign_4           (sub              ) [ 000000000]
u                    (add              ) [ 000000000]
tmp_286_i_i_cast     (partselect       ) [ 000000000]
tmp_61               (bitselect        ) [ 000000000]
tmp2                 (xor              ) [ 000000000]
tmp2_cast            (zext             ) [ 000000000]
a_assign_5           (add              ) [ 000000110]
t_14_cast            (zext             ) [ 000000000]
a_assign_7_cast      (zext             ) [ 000000000]
tmp_i_i_i            (bitconcatenate   ) [ 000000000]
tmp_i_i_i_cast       (zext             ) [ 000000000]
tmp_42_i_i_i         (sub              ) [ 000000000]
tmp3                 (add              ) [ 000000000]
a_assign_8           (add              ) [ 000000100]
tmp_65               (bitselect        ) [ 000000100]
tmp_66               (trunc            ) [ 000000000]
tmp_31_cast          (select           ) [ 000000000]
t_12                 (add              ) [ 000000100]
a_assign_9_cast7     (sext             ) [ 000000000]
tmp_i7_i_cast_cast   (select           ) [ 000000000]
a_assign_9           (add              ) [ 000000010]
t_16_cast            (zext             ) [ 000000000]
tmp_67               (partselect       ) [ 000000000]
tmp_68               (bitconcatenate   ) [ 000000000]
tmp_i10_i            (sext             ) [ 000000000]
tmp_i10_i_cast       (zext             ) [ 000000000]
tmp4                 (add              ) [ 000000000]
tmp4_cast            (sext             ) [ 000000000]
t_13                 (add              ) [ 000000000]
tmp_69               (bitselect        ) [ 000000000]
tmp_285_i15_i_cast_c (select           ) [ 000000000]
t_14                 (add              ) [ 000000010]
t_18_cast            (sext             ) [ 000000000]
t_1_i17_i            (add              ) [ 000000000]
a_assign_1           (sub              ) [ 000000000]
u_1                  (add              ) [ 000000000]
tmp_286_i20_i_cast   (partselect       ) [ 000000000]
tmp_70               (bitselect        ) [ 000000000]
tmp5                 (xor              ) [ 000000000]
tmp5_cast            (zext             ) [ 000000000]
a_assign_s           (add              ) [ 000000000]
tmp_221_i            (icmp             ) [ 000000001]
s_load_1             (load             ) [ 000000000]
h_vec_coeffs_addr    (getelementptr    ) [ 000000000]
tmp_222_i            (zext             ) [ 000000000]
StgValue_100         (store            ) [ 000000000]
s_1                  (add              ) [ 000000000]
StgValue_102         (store            ) [ 000000000]
StgValue_103         (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="h_vec_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_vec_coeffs"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="u_vec_coeffs">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_vec_coeffs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v_vec_coeffs">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_vec_coeffs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i13.i9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i9.i13"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i6.i9"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="s_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="u_vec_coeffs_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="12" slack="0"/>
<pin id="102" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_vec_coeffs_addr/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="v_vec_coeffs_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="12" slack="0"/>
<pin id="109" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_vec_coeffs_addr/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_vec_coeffs_load/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_vec_coeffs_load/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="h_vec_coeffs_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="12" slack="5"/>
<pin id="128" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_vec_coeffs_addr/8 "/>
</bind>
</comp>

<comp id="131" class="1004" name="StgValue_100_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="11" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="1"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_100/8 "/>
</bind>
</comp>

<comp id="137" class="1005" name="i_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="3" slack="1"/>
<pin id="139" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="3" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="j_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="9" slack="1"/>
<pin id="150" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="j_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="9" slack="0"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="1" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_load/2 s_load_1/8 "/>
</bind>
</comp>

<comp id="162" class="1004" name="StgValue_10_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_10/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="0" index="1" bw="3" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_23_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_23/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_57_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="11" slack="0"/>
<pin id="181" dir="0" index="1" bw="3" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_57/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_63_cast_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="11" slack="0"/>
<pin id="189" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_63_cast/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_s_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="9" slack="0"/>
<pin id="193" dir="0" index="1" bw="9" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="j_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="9" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_27_cast_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="9" slack="0"/>
<pin id="205" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_58_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="9" slack="0"/>
<pin id="209" dir="0" index="1" bw="11" slack="1"/>
<pin id="210" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_58/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_64_cast_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="12" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_64_cast/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="t_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="t/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="t_cast_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="19" slack="0"/>
<pin id="224" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_cast/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_59_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="13" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="6" slack="0"/>
<pin id="230" dir="0" index="3" bw="6" slack="0"/>
<pin id="231" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_59/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_i_i_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="22" slack="0"/>
<pin id="238" dir="0" index="1" bw="13" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i_i/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_i_i_cast_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="22" slack="0"/>
<pin id="246" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_cast/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="19" slack="0"/>
<pin id="250" dir="0" index="1" bw="22" slack="0"/>
<pin id="251" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp1_cast_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="23" slack="0"/>
<pin id="256" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="t_9_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="23" slack="0"/>
<pin id="260" dir="0" index="1" bw="19" slack="0"/>
<pin id="261" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_9/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_60_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="24" slack="0"/>
<pin id="267" dir="0" index="2" bw="6" slack="0"/>
<pin id="268" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_60/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_285_i_i_cast_cas_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="24" slack="0"/>
<pin id="275" dir="0" index="2" bw="24" slack="0"/>
<pin id="276" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_285_i_i_cast_cas/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="t_10_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="20" slack="0"/>
<pin id="282" dir="0" index="1" bw="24" slack="0"/>
<pin id="283" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_10/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_62_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_62/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_63_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_63/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="a_assign_6_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_assign_6/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="t_11_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="23" slack="0"/>
<pin id="302" dir="0" index="1" bw="23" slack="0"/>
<pin id="303" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_11/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_64_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="9" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="0" index="2" bw="6" slack="0"/>
<pin id="310" dir="0" index="3" bw="6" slack="0"/>
<pin id="311" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_64/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="t_13_cast_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="24" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="t_13_cast/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="t_1_i_i_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="19" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="1"/>
<pin id="322" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_1_i_i/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="a_assign_4_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="24" slack="0"/>
<pin id="327" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="a_assign_4/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="u_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_286_i_i_cast_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="2" bw="6" slack="0"/>
<pin id="340" dir="0" index="3" bw="6" slack="0"/>
<pin id="341" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_286_i_i_cast/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_61_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="6" slack="0"/>
<pin id="350" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_61/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp2_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp2_cast_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="a_assign_5_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="4" slack="0"/>
<pin id="367" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_assign_5/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="t_14_cast_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="23" slack="1"/>
<pin id="372" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_14_cast/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="a_assign_7_cast_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="9" slack="1"/>
<pin id="375" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_assign_7_cast/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_i_i_i_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="22" slack="0"/>
<pin id="378" dir="0" index="1" bw="9" slack="1"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i_i_i/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_i_i_i_cast_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="22" slack="0"/>
<pin id="385" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_cast/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_42_i_i_i_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="23" slack="0"/>
<pin id="389" dir="0" index="1" bw="9" slack="0"/>
<pin id="390" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_42_i_i_i/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="24" slack="0"/>
<pin id="395" dir="0" index="1" bw="24" slack="0"/>
<pin id="396" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="a_assign_8_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="24" slack="0"/>
<pin id="401" dir="0" index="1" bw="22" slack="0"/>
<pin id="402" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_assign_8/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_65_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="24" slack="0"/>
<pin id="408" dir="0" index="2" bw="6" slack="0"/>
<pin id="409" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_65/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_66_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="24" slack="0"/>
<pin id="415" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_66/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_31_cast_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="19" slack="0"/>
<pin id="420" dir="0" index="2" bw="19" slack="0"/>
<pin id="421" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_31_cast/5 "/>
</bind>
</comp>

<comp id="425" class="1004" name="t_12_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="19" slack="0"/>
<pin id="427" dir="0" index="1" bw="14" slack="0"/>
<pin id="428" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_12/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="a_assign_9_cast7_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="24" slack="1"/>
<pin id="433" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="a_assign_9_cast7/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_i7_i_cast_cast_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="0" index="1" bw="25" slack="0"/>
<pin id="437" dir="0" index="2" bw="25" slack="0"/>
<pin id="438" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i7_i_cast_cast/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="a_assign_9_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="24" slack="0"/>
<pin id="443" dir="0" index="1" bw="24" slack="0"/>
<pin id="444" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_assign_9/6 "/>
</bind>
</comp>

<comp id="447" class="1004" name="t_16_cast_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="19" slack="1"/>
<pin id="449" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_16_cast/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_67_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="0"/>
<pin id="452" dir="0" index="1" bw="25" slack="0"/>
<pin id="453" dir="0" index="2" bw="6" slack="0"/>
<pin id="454" dir="0" index="3" bw="6" slack="0"/>
<pin id="455" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_67/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_68_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="15" slack="0"/>
<pin id="462" dir="0" index="1" bw="6" slack="0"/>
<pin id="463" dir="0" index="2" bw="1" slack="0"/>
<pin id="464" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_68/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_i10_i_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="15" slack="0"/>
<pin id="470" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i10_i/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_i10_i_cast_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="15" slack="0"/>
<pin id="474" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i10_i_cast/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp4_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="19" slack="0"/>
<pin id="478" dir="0" index="1" bw="22" slack="0"/>
<pin id="479" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp4_cast_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="23" slack="0"/>
<pin id="484" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/6 "/>
</bind>
</comp>

<comp id="486" class="1004" name="t_13_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="23" slack="0"/>
<pin id="488" dir="0" index="1" bw="19" slack="0"/>
<pin id="489" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_13/6 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_69_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="24" slack="0"/>
<pin id="495" dir="0" index="2" bw="6" slack="0"/>
<pin id="496" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_69/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_285_i15_i_cast_c_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="24" slack="0"/>
<pin id="503" dir="0" index="2" bw="24" slack="0"/>
<pin id="504" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_285_i15_i_cast_c/6 "/>
</bind>
</comp>

<comp id="508" class="1004" name="t_14_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="20" slack="0"/>
<pin id="510" dir="0" index="1" bw="24" slack="0"/>
<pin id="511" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_14/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="t_18_cast_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="24" slack="1"/>
<pin id="516" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="t_18_cast/7 "/>
</bind>
</comp>

<comp id="517" class="1004" name="t_1_i17_i_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="19" slack="0"/>
<pin id="519" dir="0" index="1" bw="25" slack="1"/>
<pin id="520" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_1_i17_i/7 "/>
</bind>
</comp>

<comp id="522" class="1004" name="a_assign_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="25" slack="0"/>
<pin id="524" dir="0" index="1" bw="24" slack="0"/>
<pin id="525" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="a_assign_1/7 "/>
</bind>
</comp>

<comp id="528" class="1004" name="u_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="25" slack="0"/>
<pin id="531" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u_1/7 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_286_i20_i_cast_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="0"/>
<pin id="536" dir="0" index="1" bw="25" slack="0"/>
<pin id="537" dir="0" index="2" bw="6" slack="0"/>
<pin id="538" dir="0" index="3" bw="6" slack="0"/>
<pin id="539" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_286_i20_i_cast/7 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_70_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="25" slack="0"/>
<pin id="547" dir="0" index="2" bw="6" slack="0"/>
<pin id="548" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_70/7 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp5_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp5/7 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp5_cast_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_cast/7 "/>
</bind>
</comp>

<comp id="562" class="1004" name="a_assign_s_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="4" slack="0"/>
<pin id="565" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_assign_s/7 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_221_i_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="4" slack="2"/>
<pin id="570" dir="0" index="1" bw="4" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_221_i/7 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_222_i_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="1"/>
<pin id="575" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_222_i/8 "/>
</bind>
</comp>

<comp id="576" class="1004" name="s_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="0"/>
<pin id="579" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_1/8 "/>
</bind>
</comp>

<comp id="582" class="1004" name="StgValue_102_store_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="7"/>
<pin id="585" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_102/8 "/>
</bind>
</comp>

<comp id="587" class="1005" name="s_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="597" class="1005" name="i_23_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="3" slack="0"/>
<pin id="599" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_23 "/>
</bind>
</comp>

<comp id="602" class="1005" name="tmp_63_cast_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="12" slack="1"/>
<pin id="604" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_63_cast "/>
</bind>
</comp>

<comp id="610" class="1005" name="j_1_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="9" slack="0"/>
<pin id="612" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="615" class="1005" name="tmp_64_cast_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="64" slack="5"/>
<pin id="617" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="tmp_64_cast "/>
</bind>
</comp>

<comp id="620" class="1005" name="u_vec_coeffs_addr_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="11" slack="1"/>
<pin id="622" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="u_vec_coeffs_addr "/>
</bind>
</comp>

<comp id="625" class="1005" name="v_vec_coeffs_addr_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="11" slack="1"/>
<pin id="627" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="v_vec_coeffs_addr "/>
</bind>
</comp>

<comp id="630" class="1005" name="u_vec_coeffs_load_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u_vec_coeffs_load "/>
</bind>
</comp>

<comp id="635" class="1005" name="t_10_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="24" slack="1"/>
<pin id="637" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="t_10 "/>
</bind>
</comp>

<comp id="640" class="1005" name="t_11_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="23" slack="1"/>
<pin id="642" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="t_11 "/>
</bind>
</comp>

<comp id="645" class="1005" name="tmp_64_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="9" slack="1"/>
<pin id="647" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="651" class="1005" name="a_assign_5_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="4" slack="2"/>
<pin id="653" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="a_assign_5 "/>
</bind>
</comp>

<comp id="656" class="1005" name="a_assign_8_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="24" slack="1"/>
<pin id="658" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="a_assign_8 "/>
</bind>
</comp>

<comp id="661" class="1005" name="tmp_65_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="1"/>
<pin id="663" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

<comp id="666" class="1005" name="t_12_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="19" slack="1"/>
<pin id="668" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="t_12 "/>
</bind>
</comp>

<comp id="671" class="1005" name="a_assign_9_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="25" slack="1"/>
<pin id="673" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="a_assign_9 "/>
</bind>
</comp>

<comp id="676" class="1005" name="t_14_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="24" slack="1"/>
<pin id="678" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="t_14 "/>
</bind>
</comp>

<comp id="681" class="1005" name="tmp_221_i_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="1"/>
<pin id="683" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_221_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="32" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="98" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="105" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="32" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="141" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="141" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="18" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="141" pin="4"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="190"><net_src comp="179" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="152" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="152" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="152" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="207" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="221"><net_src comp="112" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="34" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="112" pin="3"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="241"><net_src comp="40" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="226" pin="4"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="236" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="42" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="244" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="222" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="44" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="258" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="46" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="277"><net_src comp="264" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="48" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="50" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="284"><net_src comp="272" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="258" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="118" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="112" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="112" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="118" pin="3"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="286" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="290" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="52" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="294" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="46" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="38" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="323"><net_src comp="54" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="319" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="316" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="56" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="324" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="58" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="324" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="36" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="60" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="351"><net_src comp="62" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="330" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="38" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="358"><net_src comp="346" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="64" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="336" pin="4"/><net_sink comp="364" pin=1"/></net>

<net id="381"><net_src comp="66" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="68" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="386"><net_src comp="376" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="370" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="373" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="70" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="387" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="393" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="383" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="410"><net_src comp="44" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="399" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="46" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="416"><net_src comp="399" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="405" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="72" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="74" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="429"><net_src comp="413" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="417" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="439"><net_src comp="76" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="440"><net_src comp="78" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="445"><net_src comp="434" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="431" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="456"><net_src comp="80" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="441" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="36" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="459"><net_src comp="82" pin="0"/><net_sink comp="450" pin=3"/></net>

<net id="465"><net_src comp="84" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="450" pin="4"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="24" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="471"><net_src comp="460" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="468" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="42" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="472" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="482" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="447" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="497"><net_src comp="44" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="486" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="46" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="505"><net_src comp="492" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="48" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="50" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="512"><net_src comp="500" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="486" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="521"><net_src comp="86" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="526"><net_src comp="517" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="514" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="88" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="522" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="540"><net_src comp="90" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="522" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="542"><net_src comp="36" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="543"><net_src comp="60" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="549"><net_src comp="92" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="528" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="82" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="556"><net_src comp="544" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="64" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="558" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="534" pin="4"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="562" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="580"><net_src comp="573" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="159" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="576" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="94" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="593"><net_src comp="587" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="600"><net_src comp="173" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="605"><net_src comp="187" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="613"><net_src comp="197" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="618"><net_src comp="212" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="623"><net_src comp="98" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="628"><net_src comp="105" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="633"><net_src comp="112" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="638"><net_src comp="280" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="643"><net_src comp="300" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="648"><net_src comp="306" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="654"><net_src comp="364" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="659"><net_src comp="399" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="664"><net_src comp="405" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="669"><net_src comp="425" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="674"><net_src comp="441" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="679"><net_src comp="508" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="684"><net_src comp="568" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="131" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: h_vec_coeffs | {8 }
 - Input state : 
	Port: polyveck_make_hint : u_vec_coeffs | {3 4 }
	Port: polyveck_make_hint : v_vec_coeffs | {3 4 }
  - Chain level:
	State 1
		StgValue_10 : 1
	State 2
		tmp : 1
		i_23 : 1
		StgValue_16 : 2
		tmp_57 : 1
		tmp_63_cast : 2
		StgValue_21 : 1
	State 3
		tmp_s : 1
		j_1 : 1
		StgValue_26 : 2
		tmp_27_cast : 1
		tmp_58 : 2
		tmp_64_cast : 3
		u_vec_coeffs_addr : 4
		v_vec_coeffs_addr : 4
		u_vec_coeffs_load : 5
		v_vec_coeffs_load : 5
	State 4
		t : 1
		t_cast : 2
		tmp_59 : 1
		tmp_i_i : 2
		tmp_i_i_cast : 3
		tmp1 : 4
		tmp1_cast : 5
		t_9 : 6
		tmp_60 : 7
		tmp_285_i_i_cast_cas : 8
		t_10 : 9
		tmp_62 : 1
		tmp_63 : 1
		a_assign_6 : 1
		t_11 : 2
		tmp_64 : 2
	State 5
		a_assign_4 : 1
		u : 2
		tmp_286_i_i_cast : 2
		tmp_61 : 3
		tmp2 : 4
		tmp2_cast : 4
		a_assign_5 : 5
		tmp_i_i_i_cast : 1
		tmp_42_i_i_i : 1
		tmp3 : 2
		a_assign_8 : 3
		tmp_65 : 4
		tmp_66 : 4
		tmp_31_cast : 5
		t_12 : 6
	State 6
		a_assign_9 : 1
		tmp_67 : 2
		tmp_68 : 3
		tmp_i10_i : 4
		tmp_i10_i_cast : 5
		tmp4 : 6
		tmp4_cast : 7
		t_13 : 8
		tmp_69 : 9
		tmp_285_i15_i_cast_c : 10
		t_14 : 11
	State 7
		a_assign_1 : 1
		u_1 : 2
		tmp_286_i20_i_cast : 2
		tmp_70 : 3
		tmp5 : 4
		tmp5_cast : 4
		a_assign_s : 5
		tmp_221_i : 6
	State 8
		StgValue_100 : 1
		s_1 : 1
		StgValue_102 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |         i_23_fu_173         |    0    |    12   |
|          |          j_1_fu_197         |    0    |    16   |
|          |        tmp_58_fu_207        |    0    |    18   |
|          |         tmp1_fu_248         |    0    |    29   |
|          |          t_9_fu_258         |    0    |    30   |
|          |         t_10_fu_280         |    0    |    31   |
|          |      a_assign_6_fu_294      |    0    |    39   |
|          |         t_11_fu_300         |    0    |    30   |
|          |        t_1_i_i_fu_319       |    0    |    32   |
|          |           u_fu_330          |    0    |    39   |
|    add   |      a_assign_5_fu_364      |    0    |    13   |
|          |         tmp3_fu_393         |    0    |    32   |
|          |      a_assign_8_fu_399      |    0    |    32   |
|          |         t_12_fu_425         |    0    |    26   |
|          |      a_assign_9_fu_441      |    0    |    31   |
|          |         tmp4_fu_476         |    0    |    29   |
|          |         t_13_fu_486         |    0    |    30   |
|          |         t_14_fu_508         |    0    |    31   |
|          |       t_1_i17_i_fu_517      |    0    |    32   |
|          |          u_1_fu_528         |    0    |    32   |
|          |      a_assign_s_fu_562      |    0    |    13   |
|          |          s_1_fu_576         |    0    |    39   |
|----------|-----------------------------|---------|---------|
|          |      a_assign_4_fu_324      |    0    |    32   |
|    sub   |     tmp_42_i_i_i_fu_387     |    0    |    30   |
|          |      a_assign_1_fu_522      |    0    |    32   |
|----------|-----------------------------|---------|---------|
|          | tmp_285_i_i_cast_cas_fu_272 |    0    |    24   |
|  select  |      tmp_31_cast_fu_417     |    0    |    19   |
|          |  tmp_i7_i_cast_cast_fu_434  |    0    |    25   |
|          | tmp_285_i15_i_cast_c_fu_500 |    0    |    24   |
|----------|-----------------------------|---------|---------|
|          |          tmp_fu_167         |    0    |    9    |
|   icmp   |         tmp_s_fu_191        |    0    |    13   |
|          |       tmp_221_i_fu_568      |    0    |    9    |
|----------|-----------------------------|---------|---------|
|    xor   |         tmp2_fu_354         |    0    |    2    |
|          |         tmp5_fu_552         |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |        tmp_57_fu_179        |    0    |    0    |
|bitconcatenate|        tmp_i_i_fu_236       |    0    |    0    |
|          |       tmp_i_i_i_fu_376      |    0    |    0    |
|          |        tmp_68_fu_460        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      tmp_63_cast_fu_187     |    0    |    0    |
|          |      tmp_27_cast_fu_203     |    0    |    0    |
|          |      tmp_64_cast_fu_212     |    0    |    0    |
|          |        t_cast_fu_222        |    0    |    0    |
|          |     tmp_i_i_cast_fu_244     |    0    |    0    |
|          |       tmp2_cast_fu_360      |    0    |    0    |
|   zext   |       t_14_cast_fu_370      |    0    |    0    |
|          |    a_assign_7_cast_fu_373   |    0    |    0    |
|          |    tmp_i_i_i_cast_fu_383    |    0    |    0    |
|          |       t_16_cast_fu_447      |    0    |    0    |
|          |    tmp_i10_i_cast_fu_472    |    0    |    0    |
|          |       tmp5_cast_fu_558      |    0    |    0    |
|          |       tmp_222_i_fu_573      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |           t_fu_218          |    0    |    0    |
|   trunc  |        tmp_62_fu_286        |    0    |    0    |
|          |        tmp_63_fu_290        |    0    |    0    |
|          |        tmp_66_fu_413        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        tmp_59_fu_226        |    0    |    0    |
|          |        tmp_64_fu_306        |    0    |    0    |
|partselect|   tmp_286_i_i_cast_fu_336   |    0    |    0    |
|          |        tmp_67_fu_450        |    0    |    0    |
|          |  tmp_286_i20_i_cast_fu_534  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       tmp1_cast_fu_254      |    0    |    0    |
|          |       t_13_cast_fu_316      |    0    |    0    |
|   sext   |   a_assign_9_cast7_fu_431   |    0    |    0    |
|          |       tmp_i10_i_fu_468      |    0    |    0    |
|          |       tmp4_cast_fu_482      |    0    |    0    |
|          |       t_18_cast_fu_514      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        tmp_60_fu_264        |    0    |    0    |
|          |        tmp_61_fu_346        |    0    |    0    |
| bitselect|        tmp_65_fu_405        |    0    |    0    |
|          |        tmp_69_fu_492        |    0    |    0    |
|          |        tmp_70_fu_544        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   837   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    a_assign_5_reg_651   |    4   |
|    a_assign_8_reg_656   |   24   |
|    a_assign_9_reg_671   |   25   |
|       i_23_reg_597      |    3   |
|        i_reg_137        |    3   |
|       j_1_reg_610       |    9   |
|        j_reg_148        |    9   |
|        s_reg_587        |   32   |
|       t_10_reg_635      |   24   |
|       t_11_reg_640      |   23   |
|       t_12_reg_666      |   19   |
|       t_14_reg_676      |   24   |
|    tmp_221_i_reg_681    |    1   |
|   tmp_63_cast_reg_602   |   12   |
|   tmp_64_cast_reg_615   |   64   |
|      tmp_64_reg_645     |    9   |
|      tmp_65_reg_661     |    1   |
|u_vec_coeffs_addr_reg_620|   11   |
|u_vec_coeffs_load_reg_630|   32   |
|v_vec_coeffs_addr_reg_625|   11   |
+-------------------------+--------+
|          Total          |   340  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_112 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_118 |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   44   ||   2.7   ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   837  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   18   |
|  Register |    -   |   340  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   340  |   855  |
+-----------+--------+--------+--------+
