
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//hexdump_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401b40 <.init>:
  401b40:	stp	x29, x30, [sp, #-16]!
  401b44:	mov	x29, sp
  401b48:	bl	402130 <ferror@plt+0x60>
  401b4c:	ldp	x29, x30, [sp], #16
  401b50:	ret

Disassembly of section .plt:

0000000000401b60 <memcpy@plt-0x20>:
  401b60:	stp	x16, x30, [sp, #-16]!
  401b64:	adrp	x16, 419000 <ferror@plt+0x16f30>
  401b68:	ldr	x17, [x16, #4088]
  401b6c:	add	x16, x16, #0xff8
  401b70:	br	x17
  401b74:	nop
  401b78:	nop
  401b7c:	nop

0000000000401b80 <memcpy@plt>:
  401b80:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401b84:	ldr	x17, [x16]
  401b88:	add	x16, x16, #0x0
  401b8c:	br	x17

0000000000401b90 <_exit@plt>:
  401b90:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401b94:	ldr	x17, [x16, #8]
  401b98:	add	x16, x16, #0x8
  401b9c:	br	x17

0000000000401ba0 <strtoul@plt>:
  401ba0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401ba4:	ldr	x17, [x16, #16]
  401ba8:	add	x16, x16, #0x10
  401bac:	br	x17

0000000000401bb0 <strlen@plt>:
  401bb0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401bb4:	ldr	x17, [x16, #24]
  401bb8:	add	x16, x16, #0x18
  401bbc:	br	x17

0000000000401bc0 <fputs@plt>:
  401bc0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401bc4:	ldr	x17, [x16, #32]
  401bc8:	add	x16, x16, #0x20
  401bcc:	br	x17

0000000000401bd0 <exit@plt>:
  401bd0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401bd4:	ldr	x17, [x16, #40]
  401bd8:	add	x16, x16, #0x28
  401bdc:	br	x17

0000000000401be0 <dup@plt>:
  401be0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401be4:	ldr	x17, [x16, #48]
  401be8:	add	x16, x16, #0x30
  401bec:	br	x17

0000000000401bf0 <setupterm@plt>:
  401bf0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401bf4:	ldr	x17, [x16, #56]
  401bf8:	add	x16, x16, #0x38
  401bfc:	br	x17

0000000000401c00 <strtoimax@plt>:
  401c00:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401c04:	ldr	x17, [x16, #64]
  401c08:	add	x16, x16, #0x40
  401c0c:	br	x17

0000000000401c10 <getegid@plt>:
  401c10:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401c14:	ldr	x17, [x16, #72]
  401c18:	add	x16, x16, #0x48
  401c1c:	br	x17

0000000000401c20 <strtod@plt>:
  401c20:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401c24:	ldr	x17, [x16, #80]
  401c28:	add	x16, x16, #0x50
  401c2c:	br	x17

0000000000401c30 <geteuid@plt>:
  401c30:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401c34:	ldr	x17, [x16, #88]
  401c38:	add	x16, x16, #0x58
  401c3c:	br	x17

0000000000401c40 <getuid@plt>:
  401c40:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401c44:	ldr	x17, [x16, #96]
  401c48:	add	x16, x16, #0x60
  401c4c:	br	x17

0000000000401c50 <opendir@plt>:
  401c50:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401c54:	ldr	x17, [x16, #104]
  401c58:	add	x16, x16, #0x68
  401c5c:	br	x17

0000000000401c60 <__cxa_atexit@plt>:
  401c60:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401c64:	ldr	x17, [x16, #112]
  401c68:	add	x16, x16, #0x70
  401c6c:	br	x17

0000000000401c70 <fputc@plt>:
  401c70:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401c74:	ldr	x17, [x16, #120]
  401c78:	add	x16, x16, #0x78
  401c7c:	br	x17

0000000000401c80 <qsort@plt>:
  401c80:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401c84:	ldr	x17, [x16, #128]
  401c88:	add	x16, x16, #0x80
  401c8c:	br	x17

0000000000401c90 <asprintf@plt>:
  401c90:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401c94:	ldr	x17, [x16, #136]
  401c98:	add	x16, x16, #0x88
  401c9c:	br	x17

0000000000401ca0 <snprintf@plt>:
  401ca0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401ca4:	ldr	x17, [x16, #144]
  401ca8:	add	x16, x16, #0x90
  401cac:	br	x17

0000000000401cb0 <localeconv@plt>:
  401cb0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401cb4:	ldr	x17, [x16, #152]
  401cb8:	add	x16, x16, #0x98
  401cbc:	br	x17

0000000000401cc0 <fileno@plt>:
  401cc0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401cc4:	ldr	x17, [x16, #160]
  401cc8:	add	x16, x16, #0xa0
  401ccc:	br	x17

0000000000401cd0 <fclose@plt>:
  401cd0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401cd4:	ldr	x17, [x16, #168]
  401cd8:	add	x16, x16, #0xa8
  401cdc:	br	x17

0000000000401ce0 <atoi@plt>:
  401ce0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401ce4:	ldr	x17, [x16, #176]
  401ce8:	add	x16, x16, #0xb0
  401cec:	br	x17

0000000000401cf0 <getpid@plt>:
  401cf0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401cf4:	ldr	x17, [x16, #184]
  401cf8:	add	x16, x16, #0xb8
  401cfc:	br	x17

0000000000401d00 <fopen@plt>:
  401d00:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401d04:	ldr	x17, [x16, #192]
  401d08:	add	x16, x16, #0xc0
  401d0c:	br	x17

0000000000401d10 <malloc@plt>:
  401d10:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401d14:	ldr	x17, [x16, #200]
  401d18:	add	x16, x16, #0xc8
  401d1c:	br	x17

0000000000401d20 <strncmp@plt>:
  401d20:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401d24:	ldr	x17, [x16, #208]
  401d28:	add	x16, x16, #0xd0
  401d2c:	br	x17

0000000000401d30 <bindtextdomain@plt>:
  401d30:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401d34:	ldr	x17, [x16, #216]
  401d38:	add	x16, x16, #0xd8
  401d3c:	br	x17

0000000000401d40 <__libc_start_main@plt>:
  401d40:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401d44:	ldr	x17, [x16, #224]
  401d48:	add	x16, x16, #0xe0
  401d4c:	br	x17

0000000000401d50 <strcat@plt>:
  401d50:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401d54:	ldr	x17, [x16, #232]
  401d58:	add	x16, x16, #0xe8
  401d5c:	br	x17

0000000000401d60 <fgetc@plt>:
  401d60:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401d64:	ldr	x17, [x16, #240]
  401d68:	add	x16, x16, #0xf0
  401d6c:	br	x17

0000000000401d70 <memset@plt>:
  401d70:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401d74:	ldr	x17, [x16, #248]
  401d78:	add	x16, x16, #0xf8
  401d7c:	br	x17

0000000000401d80 <calloc@plt>:
  401d80:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401d84:	ldr	x17, [x16, #256]
  401d88:	add	x16, x16, #0x100
  401d8c:	br	x17

0000000000401d90 <bcmp@plt>:
  401d90:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401d94:	ldr	x17, [x16, #264]
  401d98:	add	x16, x16, #0x108
  401d9c:	br	x17

0000000000401da0 <bsearch@plt>:
  401da0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401da4:	ldr	x17, [x16, #272]
  401da8:	add	x16, x16, #0x110
  401dac:	br	x17

0000000000401db0 <strcasecmp@plt>:
  401db0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401db4:	ldr	x17, [x16, #280]
  401db8:	add	x16, x16, #0x118
  401dbc:	br	x17

0000000000401dc0 <readdir@plt>:
  401dc0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401dc4:	ldr	x17, [x16, #288]
  401dc8:	add	x16, x16, #0x120
  401dcc:	br	x17

0000000000401dd0 <realloc@plt>:
  401dd0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401dd4:	ldr	x17, [x16, #296]
  401dd8:	add	x16, x16, #0x128
  401ddc:	br	x17

0000000000401de0 <strdup@plt>:
  401de0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401de4:	ldr	x17, [x16, #304]
  401de8:	add	x16, x16, #0x130
  401dec:	br	x17

0000000000401df0 <closedir@plt>:
  401df0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401df4:	ldr	x17, [x16, #312]
  401df8:	add	x16, x16, #0x138
  401dfc:	br	x17

0000000000401e00 <close@plt>:
  401e00:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401e04:	ldr	x17, [x16, #320]
  401e08:	add	x16, x16, #0x140
  401e0c:	br	x17

0000000000401e10 <strrchr@plt>:
  401e10:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401e14:	ldr	x17, [x16, #328]
  401e18:	add	x16, x16, #0x148
  401e1c:	br	x17

0000000000401e20 <__gmon_start__@plt>:
  401e20:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401e24:	ldr	x17, [x16, #336]
  401e28:	add	x16, x16, #0x150
  401e2c:	br	x17

0000000000401e30 <strtoumax@plt>:
  401e30:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401e34:	ldr	x17, [x16, #344]
  401e38:	add	x16, x16, #0x158
  401e3c:	br	x17

0000000000401e40 <fseek@plt>:
  401e40:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401e44:	ldr	x17, [x16, #352]
  401e48:	add	x16, x16, #0x160
  401e4c:	br	x17

0000000000401e50 <abort@plt>:
  401e50:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401e54:	ldr	x17, [x16, #360]
  401e58:	add	x16, x16, #0x168
  401e5c:	br	x17

0000000000401e60 <feof@plt>:
  401e60:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401e64:	ldr	x17, [x16, #368]
  401e68:	add	x16, x16, #0x170
  401e6c:	br	x17

0000000000401e70 <puts@plt>:
  401e70:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401e74:	ldr	x17, [x16, #376]
  401e78:	add	x16, x16, #0x178
  401e7c:	br	x17

0000000000401e80 <textdomain@plt>:
  401e80:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401e84:	ldr	x17, [x16, #384]
  401e88:	add	x16, x16, #0x180
  401e8c:	br	x17

0000000000401e90 <getopt_long@plt>:
  401e90:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401e94:	ldr	x17, [x16, #392]
  401e98:	add	x16, x16, #0x188
  401e9c:	br	x17

0000000000401ea0 <strcmp@plt>:
  401ea0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401ea4:	ldr	x17, [x16, #400]
  401ea8:	add	x16, x16, #0x190
  401eac:	br	x17

0000000000401eb0 <warn@plt>:
  401eb0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401eb4:	ldr	x17, [x16, #408]
  401eb8:	add	x16, x16, #0x198
  401ebc:	br	x17

0000000000401ec0 <__ctype_b_loc@plt>:
  401ec0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401ec4:	ldr	x17, [x16, #416]
  401ec8:	add	x16, x16, #0x1a0
  401ecc:	br	x17

0000000000401ed0 <strtol@plt>:
  401ed0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401ed4:	ldr	x17, [x16, #424]
  401ed8:	add	x16, x16, #0x1a8
  401edc:	br	x17

0000000000401ee0 <fread@plt>:
  401ee0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401ee4:	ldr	x17, [x16, #432]
  401ee8:	add	x16, x16, #0x1b0
  401eec:	br	x17

0000000000401ef0 <getline@plt>:
  401ef0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401ef4:	ldr	x17, [x16, #440]
  401ef8:	add	x16, x16, #0x1b8
  401efc:	br	x17

0000000000401f00 <free@plt>:
  401f00:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401f04:	ldr	x17, [x16, #448]
  401f08:	add	x16, x16, #0x1c0
  401f0c:	br	x17

0000000000401f10 <getgid@plt>:
  401f10:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401f14:	ldr	x17, [x16, #456]
  401f18:	add	x16, x16, #0x1c8
  401f1c:	br	x17

0000000000401f20 <vasprintf@plt>:
  401f20:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401f24:	ldr	x17, [x16, #464]
  401f28:	add	x16, x16, #0x1d0
  401f2c:	br	x17

0000000000401f30 <freopen@plt>:
  401f30:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401f34:	ldr	x17, [x16, #472]
  401f38:	add	x16, x16, #0x1d8
  401f3c:	br	x17

0000000000401f40 <strndup@plt>:
  401f40:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401f44:	ldr	x17, [x16, #480]
  401f48:	add	x16, x16, #0x1e0
  401f4c:	br	x17

0000000000401f50 <strspn@plt>:
  401f50:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401f54:	ldr	x17, [x16, #488]
  401f58:	add	x16, x16, #0x1e8
  401f5c:	br	x17

0000000000401f60 <strchr@plt>:
  401f60:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401f64:	ldr	x17, [x16, #496]
  401f68:	add	x16, x16, #0x1f0
  401f6c:	br	x17

0000000000401f70 <fwrite@plt>:
  401f70:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401f74:	ldr	x17, [x16, #504]
  401f78:	add	x16, x16, #0x1f8
  401f7c:	br	x17

0000000000401f80 <fflush@plt>:
  401f80:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401f84:	ldr	x17, [x16, #512]
  401f88:	add	x16, x16, #0x200
  401f8c:	br	x17

0000000000401f90 <strcpy@plt>:
  401f90:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401f94:	ldr	x17, [x16, #520]
  401f98:	add	x16, x16, #0x208
  401f9c:	br	x17

0000000000401fa0 <warnx@plt>:
  401fa0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401fa4:	ldr	x17, [x16, #528]
  401fa8:	add	x16, x16, #0x210
  401fac:	br	x17

0000000000401fb0 <memchr@plt>:
  401fb0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401fb4:	ldr	x17, [x16, #536]
  401fb8:	add	x16, x16, #0x218
  401fbc:	br	x17

0000000000401fc0 <isatty@plt>:
  401fc0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401fc4:	ldr	x17, [x16, #544]
  401fc8:	add	x16, x16, #0x220
  401fcc:	br	x17

0000000000401fd0 <__fxstat@plt>:
  401fd0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401fd4:	ldr	x17, [x16, #552]
  401fd8:	add	x16, x16, #0x228
  401fdc:	br	x17

0000000000401fe0 <dcgettext@plt>:
  401fe0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401fe4:	ldr	x17, [x16, #560]
  401fe8:	add	x16, x16, #0x230
  401fec:	br	x17

0000000000401ff0 <__isoc99_sscanf@plt>:
  401ff0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  401ff4:	ldr	x17, [x16, #568]
  401ff8:	add	x16, x16, #0x238
  401ffc:	br	x17

0000000000402000 <strncpy@plt>:
  402000:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  402004:	ldr	x17, [x16, #576]
  402008:	add	x16, x16, #0x240
  40200c:	br	x17

0000000000402010 <errx@plt>:
  402010:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  402014:	ldr	x17, [x16, #584]
  402018:	add	x16, x16, #0x248
  40201c:	br	x17

0000000000402020 <strcspn@plt>:
  402020:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  402024:	ldr	x17, [x16, #592]
  402028:	add	x16, x16, #0x250
  40202c:	br	x17

0000000000402030 <vfprintf@plt>:
  402030:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  402034:	ldr	x17, [x16, #600]
  402038:	add	x16, x16, #0x258
  40203c:	br	x17

0000000000402040 <printf@plt>:
  402040:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  402044:	ldr	x17, [x16, #608]
  402048:	add	x16, x16, #0x260
  40204c:	br	x17

0000000000402050 <__assert_fail@plt>:
  402050:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  402054:	ldr	x17, [x16, #616]
  402058:	add	x16, x16, #0x268
  40205c:	br	x17

0000000000402060 <__errno_location@plt>:
  402060:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  402064:	ldr	x17, [x16, #624]
  402068:	add	x16, x16, #0x270
  40206c:	br	x17

0000000000402070 <getenv@plt>:
  402070:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  402074:	ldr	x17, [x16, #632]
  402078:	add	x16, x16, #0x278
  40207c:	br	x17

0000000000402080 <tigetnum@plt>:
  402080:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  402084:	ldr	x17, [x16, #640]
  402088:	add	x16, x16, #0x280
  40208c:	br	x17

0000000000402090 <fprintf@plt>:
  402090:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  402094:	ldr	x17, [x16, #648]
  402098:	add	x16, x16, #0x288
  40209c:	br	x17

00000000004020a0 <fgets@plt>:
  4020a0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  4020a4:	ldr	x17, [x16, #656]
  4020a8:	add	x16, x16, #0x290
  4020ac:	br	x17

00000000004020b0 <err@plt>:
  4020b0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  4020b4:	ldr	x17, [x16, #664]
  4020b8:	add	x16, x16, #0x298
  4020bc:	br	x17

00000000004020c0 <setlocale@plt>:
  4020c0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  4020c4:	ldr	x17, [x16, #672]
  4020c8:	add	x16, x16, #0x2a0
  4020cc:	br	x17

00000000004020d0 <ferror@plt>:
  4020d0:	adrp	x16, 41a000 <ferror@plt+0x17f30>
  4020d4:	ldr	x17, [x16, #680]
  4020d8:	add	x16, x16, #0x2a8
  4020dc:	br	x17

Disassembly of section .text:

00000000004020e0 <.text>:
  4020e0:	mov	x29, #0x0                   	// #0
  4020e4:	mov	x30, #0x0                   	// #0
  4020e8:	mov	x5, x0
  4020ec:	ldr	x1, [sp]
  4020f0:	add	x2, sp, #0x8
  4020f4:	mov	x6, sp
  4020f8:	movz	x0, #0x0, lsl #48
  4020fc:	movk	x0, #0x0, lsl #32
  402100:	movk	x0, #0x40, lsl #16
  402104:	movk	x0, #0x3428
  402108:	movz	x3, #0x0, lsl #48
  40210c:	movk	x3, #0x0, lsl #32
  402110:	movk	x3, #0x40, lsl #16
  402114:	movk	x3, #0x79f0
  402118:	movz	x4, #0x0, lsl #48
  40211c:	movk	x4, #0x0, lsl #32
  402120:	movk	x4, #0x40, lsl #16
  402124:	movk	x4, #0x7a70
  402128:	bl	401d40 <__libc_start_main@plt>
  40212c:	bl	401e50 <abort@plt>
  402130:	adrp	x0, 419000 <ferror@plt+0x16f30>
  402134:	ldr	x0, [x0, #4064]
  402138:	cbz	x0, 402140 <ferror@plt+0x70>
  40213c:	b	401e20 <__gmon_start__@plt>
  402140:	ret
  402144:	adrp	x0, 41a000 <ferror@plt+0x17f30>
  402148:	add	x0, x0, #0x2c8
  40214c:	adrp	x1, 41a000 <ferror@plt+0x17f30>
  402150:	add	x1, x1, #0x2c8
  402154:	cmp	x0, x1
  402158:	b.eq	40218c <ferror@plt+0xbc>  // b.none
  40215c:	stp	x29, x30, [sp, #-32]!
  402160:	mov	x29, sp
  402164:	adrp	x0, 407000 <ferror@plt+0x4f30>
  402168:	ldr	x0, [x0, #2736]
  40216c:	str	x0, [sp, #24]
  402170:	mov	x1, x0
  402174:	cbz	x1, 402184 <ferror@plt+0xb4>
  402178:	adrp	x0, 41a000 <ferror@plt+0x17f30>
  40217c:	add	x0, x0, #0x2c8
  402180:	blr	x1
  402184:	ldp	x29, x30, [sp], #32
  402188:	ret
  40218c:	ret
  402190:	adrp	x0, 41a000 <ferror@plt+0x17f30>
  402194:	add	x0, x0, #0x2c8
  402198:	adrp	x1, 41a000 <ferror@plt+0x17f30>
  40219c:	add	x1, x1, #0x2c8
  4021a0:	sub	x0, x0, x1
  4021a4:	lsr	x1, x0, #63
  4021a8:	add	x0, x1, x0, asr #3
  4021ac:	cmp	xzr, x0, asr #1
  4021b0:	b.eq	4021e8 <ferror@plt+0x118>  // b.none
  4021b4:	stp	x29, x30, [sp, #-32]!
  4021b8:	mov	x29, sp
  4021bc:	asr	x1, x0, #1
  4021c0:	adrp	x0, 407000 <ferror@plt+0x4f30>
  4021c4:	ldr	x0, [x0, #2744]
  4021c8:	str	x0, [sp, #24]
  4021cc:	mov	x2, x0
  4021d0:	cbz	x2, 4021e0 <ferror@plt+0x110>
  4021d4:	adrp	x0, 41a000 <ferror@plt+0x17f30>
  4021d8:	add	x0, x0, #0x2c8
  4021dc:	blr	x2
  4021e0:	ldp	x29, x30, [sp], #32
  4021e4:	ret
  4021e8:	ret
  4021ec:	adrp	x0, 41a000 <ferror@plt+0x17f30>
  4021f0:	ldrb	w0, [x0, #760]
  4021f4:	cbnz	w0, 402218 <ferror@plt+0x148>
  4021f8:	stp	x29, x30, [sp, #-16]!
  4021fc:	mov	x29, sp
  402200:	bl	402144 <ferror@plt+0x74>
  402204:	adrp	x0, 41a000 <ferror@plt+0x17f30>
  402208:	mov	w1, #0x1                   	// #1
  40220c:	strb	w1, [x0, #760]
  402210:	ldp	x29, x30, [sp], #16
  402214:	ret
  402218:	ret
  40221c:	stp	x29, x30, [sp, #-16]!
  402220:	mov	x29, sp
  402224:	bl	402190 <ferror@plt+0xc0>
  402228:	ldp	x29, x30, [sp], #16
  40222c:	ret
  402230:	stp	x29, x30, [sp, #-48]!
  402234:	mov	x29, sp
  402238:	stp	x20, x19, [sp, #32]
  40223c:	str	xzr, [x29, #24]
  402240:	ldrb	w20, [x1]
  402244:	str	x21, [sp, #16]
  402248:	mov	x21, x1
  40224c:	mov	x19, x0
  402250:	cmp	w20, #0xe
  402254:	b.cs	402264 <ferror@plt+0x194>  // b.hs, b.nlast
  402258:	mov	w8, #0x3f81                	// #16257
  40225c:	lsr	w8, w8, w20
  402260:	tbnz	w8, #0, 4022a4 <ferror@plt+0x1d4>
  402264:	bl	401ec0 <__ctype_b_loc@plt>
  402268:	ldr	x8, [x0]
  40226c:	ldrh	w8, [x8, x20, lsl #1]
  402270:	tbnz	w8, #14, 402288 <ferror@plt+0x1b8>
  402274:	add	x0, x29, #0x18
  402278:	mov	w2, w20
  40227c:	add	x21, x29, #0x18
  402280:	bl	4022e0 <ferror@plt+0x210>
  402284:	b	4022b0 <ferror@plt+0x1e0>
  402288:	ldr	x8, [x19, #24]
  40228c:	mov	w9, #0x63                  	// #99
  402290:	strb	w9, [x8]
  402294:	ldr	x0, [x19, #40]
  402298:	ldrb	w1, [x21]
  40229c:	bl	402040 <printf@plt>
  4022a0:	b	4022c8 <ferror@plt+0x1f8>
  4022a4:	adrp	x8, 407000 <ferror@plt+0x4f30>
  4022a8:	add	x8, x8, #0xc68
  4022ac:	add	x21, x8, w20, sxtb #3
  4022b0:	ldr	x8, [x19, #24]
  4022b4:	mov	w9, #0x73                  	// #115
  4022b8:	ldr	x1, [x21]
  4022bc:	strb	w9, [x8]
  4022c0:	ldr	x0, [x19, #40]
  4022c4:	bl	402040 <printf@plt>
  4022c8:	ldr	x0, [x29, #24]
  4022cc:	bl	401f00 <free@plt>
  4022d0:	ldp	x20, x19, [sp, #32]
  4022d4:	ldr	x21, [sp, #16]
  4022d8:	ldp	x29, x30, [sp], #48
  4022dc:	ret
  4022e0:	sub	sp, sp, #0x100
  4022e4:	stp	x29, x30, [sp, #240]
  4022e8:	add	x29, sp, #0xf0
  4022ec:	mov	x8, #0xffffffffffffffd0    	// #-48
  4022f0:	mov	x9, sp
  4022f4:	sub	x10, x29, #0x70
  4022f8:	movk	x8, #0xff80, lsl #32
  4022fc:	add	x11, x29, #0x10
  402300:	add	x9, x9, #0x80
  402304:	add	x10, x10, #0x30
  402308:	stp	x9, x8, [x29, #-16]
  40230c:	stp	x11, x10, [x29, #-32]
  402310:	stp	x2, x3, [x29, #-112]
  402314:	stp	x4, x5, [x29, #-96]
  402318:	stp	x6, x7, [x29, #-80]
  40231c:	stp	q1, q2, [sp, #16]
  402320:	str	q0, [sp]
  402324:	ldp	q0, q1, [x29, #-32]
  402328:	adrp	x1, 407000 <ferror@plt+0x4f30>
  40232c:	add	x1, x1, #0xad8
  402330:	sub	x2, x29, #0x40
  402334:	stp	q3, q4, [sp, #48]
  402338:	stp	q5, q6, [sp, #80]
  40233c:	str	q7, [sp, #112]
  402340:	stp	q0, q1, [x29, #-64]
  402344:	bl	401f20 <vasprintf@plt>
  402348:	tbnz	w0, #31, 402358 <ferror@plt+0x288>
  40234c:	ldp	x29, x30, [sp, #240]
  402350:	add	sp, sp, #0x100
  402354:	ret
  402358:	adrp	x1, 407000 <ferror@plt+0x4f30>
  40235c:	add	x1, x1, #0xb4a
  402360:	mov	w0, #0x1                   	// #1
  402364:	bl	4020b0 <err@plt>
  402368:	stp	x29, x30, [sp, #-48]!
  40236c:	stp	x20, x19, [sp, #32]
  402370:	str	x21, [sp, #16]
  402374:	ldrb	w21, [x1]
  402378:	mov	x19, x1
  40237c:	mov	x20, x0
  402380:	mov	x29, sp
  402384:	cmp	x21, #0x1f
  402388:	b.hi	4023b4 <ferror@plt+0x2e4>  // b.pmore
  40238c:	ldr	x8, [x20, #24]
  402390:	mov	w9, #0x73                  	// #115
  402394:	strb	w9, [x8]
  402398:	ldrb	w8, [x19]
  40239c:	adrp	x9, 407000 <ferror@plt+0x4f30>
  4023a0:	add	x9, x9, #0xb68
  4023a4:	ldr	x0, [x20, #40]
  4023a8:	ldr	x1, [x9, x8, lsl #3]
  4023ac:	bl	402040 <printf@plt>
  4023b0:	b	40240c <ferror@plt+0x33c>
  4023b4:	cmp	w21, #0x7f
  4023b8:	b.ne	4023dc <ferror@plt+0x30c>  // b.any
  4023bc:	ldr	x8, [x20, #24]
  4023c0:	mov	w9, #0x73                  	// #115
  4023c4:	adrp	x1, 407000 <ferror@plt+0x4f30>
  4023c8:	add	x1, x1, #0xb46
  4023cc:	strb	w9, [x8]
  4023d0:	ldr	x0, [x20, #40]
  4023d4:	bl	402040 <printf@plt>
  4023d8:	b	40240c <ferror@plt+0x33c>
  4023dc:	bl	401ec0 <__ctype_b_loc@plt>
  4023e0:	ldr	x8, [x0]
  4023e4:	ldrh	w9, [x8, x21, lsl #1]
  4023e8:	ldr	x8, [x20, #24]
  4023ec:	tbnz	w9, #14, 4023f8 <ferror@plt+0x328>
  4023f0:	mov	w9, #0x78                  	// #120
  4023f4:	b	4023fc <ferror@plt+0x32c>
  4023f8:	mov	w9, #0x63                  	// #99
  4023fc:	strb	w9, [x8]
  402400:	ldr	x0, [x20, #40]
  402404:	ldrb	w1, [x19]
  402408:	bl	402040 <printf@plt>
  40240c:	ldp	x20, x19, [sp, #32]
  402410:	ldr	x21, [sp, #16]
  402414:	ldp	x29, x30, [sp], #48
  402418:	ret
  40241c:	sub	sp, sp, #0x80
  402420:	stp	x29, x30, [sp, #32]
  402424:	stp	x28, x27, [sp, #48]
  402428:	stp	x26, x25, [sp, #64]
  40242c:	stp	x24, x23, [sp, #80]
  402430:	stp	x22, x21, [sp, #96]
  402434:	stp	x20, x19, [sp, #112]
  402438:	add	x29, sp, #0x20
  40243c:	mov	x19, x0
  402440:	bl	402670 <ferror@plt+0x5a0>
  402444:	str	x0, [sp, #16]
  402448:	cbz	x0, 402584 <ferror@plt+0x4b4>
  40244c:	adrp	x23, 41a000 <ferror@plt+0x17f30>
  402450:	adrp	x24, 41a000 <ferror@plt+0x17f30>
  402454:	mov	w25, #0x402                 	// #1026
  402458:	str	x19, [sp]
  40245c:	b	402470 <ferror@plt+0x3a0>
  402460:	mov	x0, x19
  402464:	bl	402670 <ferror@plt+0x5a0>
  402468:	str	x0, [sp, #16]
  40246c:	cbz	x0, 402584 <ferror@plt+0x4b4>
  402470:	ldr	x28, [x19]
  402474:	cmp	x28, x19
  402478:	b.eq	402460 <ferror@plt+0x390>  // b.none
  40247c:	ldr	x8, [x23, #768]
  402480:	str	x8, [sp, #8]
  402484:	b	4024a0 <ferror@plt+0x3d0>
  402488:	ldp	x19, x8, [sp]
  40248c:	ldur	x28, [x29, #-8]
  402490:	str	x8, [x23, #768]
  402494:	ldr	x28, [x28]
  402498:	cmp	x28, x19
  40249c:	b.eq	402460 <ferror@plt+0x390>  // b.none
  4024a0:	stur	x28, [x29, #-8]
  4024a4:	ldr	x19, [x28, #16]!
  4024a8:	ldr	x21, [sp, #16]
  4024ac:	cmp	x19, x28
  4024b0:	b.ne	4024c4 <ferror@plt+0x3f4>  // b.any
  4024b4:	b	402488 <ferror@plt+0x3b8>
  4024b8:	ldr	x19, [x19]
  4024bc:	cmp	x19, x28
  4024c0:	b.eq	402488 <ferror@plt+0x3b8>  // b.none
  4024c4:	ldrb	w8, [x19, #32]
  4024c8:	tbnz	w8, #0, 402488 <ferror@plt+0x3b8>
  4024cc:	ldr	w27, [x19, #36]
  4024d0:	cbz	w27, 4024b8 <ferror@plt+0x3e8>
  4024d4:	add	x20, x19, #0x10
  4024d8:	b	4024e4 <ferror@plt+0x414>
  4024dc:	subs	w27, w27, #0x1
  4024e0:	b.eq	4024b8 <ferror@plt+0x3e8>  // b.none
  4024e4:	ldr	x22, [x20]
  4024e8:	cmp	x22, x20
  4024ec:	b.ne	402520 <ferror@plt+0x450>  // b.any
  4024f0:	b	4024dc <ferror@plt+0x40c>
  4024f4:	mov	x0, x22
  4024f8:	mov	x1, x21
  4024fc:	bl	402968 <ferror@plt+0x898>
  402500:	ldrsw	x8, [x22, #20]
  402504:	ldr	x9, [x23, #768]
  402508:	add	x21, x21, x8
  40250c:	add	x9, x9, x8
  402510:	str	x9, [x23, #768]
  402514:	ldr	x22, [x22]
  402518:	cmp	x22, x20
  40251c:	b.eq	4024dc <ferror@plt+0x40c>  // b.none
  402520:	ldr	x8, [x24, #776]
  402524:	cbz	x8, 402540 <ferror@plt+0x470>
  402528:	ldr	x9, [x23, #768]
  40252c:	cmp	x9, x8
  402530:	b.lt	402540 <ferror@plt+0x470>  // b.tstop
  402534:	ldrh	w8, [x22, #16]
  402538:	tst	w8, w25
  40253c:	b.eq	402570 <ferror@plt+0x4a0>  // b.none
  402540:	cmp	w27, #0x1
  402544:	b.ne	4024f4 <ferror@plt+0x424>  // b.any
  402548:	ldr	x8, [x22, #48]
  40254c:	cbz	x8, 4024f4 <ferror@plt+0x424>
  402550:	ldrb	w26, [x8]
  402554:	mov	x0, x22
  402558:	mov	x1, x21
  40255c:	strb	wzr, [x8]
  402560:	bl	402968 <ferror@plt+0x898>
  402564:	ldr	x8, [x22, #48]
  402568:	strb	w26, [x8]
  40256c:	b	402500 <ferror@plt+0x430>
  402570:	mov	x0, x22
  402574:	bl	4028e4 <ferror@plt+0x814>
  402578:	cmp	w27, #0x1
  40257c:	b.eq	402548 <ferror@plt+0x478>  // b.none
  402580:	b	4024f4 <ferror@plt+0x424>
  402584:	adrp	x22, 41a000 <ferror@plt+0x17f30>
  402588:	ldr	x8, [x22, #824]
  40258c:	cbz	x8, 402650 <ferror@plt+0x580>
  402590:	adrp	x23, 41a000 <ferror@plt+0x17f30>
  402594:	ldr	x9, [x23, #776]
  402598:	cbnz	x9, 4025ac <ferror@plt+0x4dc>
  40259c:	adrp	x9, 41a000 <ferror@plt+0x17f30>
  4025a0:	ldr	x9, [x9, #768]
  4025a4:	cbz	x9, 402650 <ferror@plt+0x580>
  4025a8:	str	x9, [x23, #776]
  4025ac:	ldr	x9, [x22, #824]
  4025b0:	ldr	x19, [x8, #16]
  4025b4:	add	x8, x9, #0x10
  4025b8:	cmp	x19, x8
  4025bc:	b.eq	402650 <ferror@plt+0x580>  // b.none
  4025c0:	adrp	x20, 408000 <ferror@plt+0x5f30>
  4025c4:	add	x20, x20, #0xbfe
  4025c8:	b	4025e0 <ferror@plt+0x510>
  4025cc:	ldr	x8, [x22, #824]
  4025d0:	ldr	x19, [x19]
  4025d4:	add	x8, x8, #0x10
  4025d8:	cmp	x19, x8
  4025dc:	b.eq	402650 <ferror@plt+0x580>  // b.none
  4025e0:	bl	406828 <ferror@plt+0x4758>
  4025e4:	cbz	w0, 402614 <ferror@plt+0x544>
  4025e8:	ldr	x8, [x19, #32]
  4025ec:	cbz	x8, 402614 <ferror@plt+0x544>
  4025f0:	ldr	w2, [x19, #20]
  4025f4:	mov	x0, x19
  4025f8:	mov	x1, xzr
  4025fc:	bl	402b78 <ferror@plt+0xaa8>
  402600:	mov	x21, x0
  402604:	cbz	x0, 402618 <ferror@plt+0x548>
  402608:	mov	x0, x21
  40260c:	bl	402c84 <ferror@plt+0xbb4>
  402610:	b	402618 <ferror@plt+0x548>
  402614:	mov	x21, xzr
  402618:	ldr	w8, [x19, #16]
  40261c:	cmp	w8, #0x400
  402620:	b.eq	402638 <ferror@plt+0x568>  // b.none
  402624:	cmp	w8, #0x1
  402628:	b.ne	402644 <ferror@plt+0x574>  // b.any
  40262c:	ldr	x0, [x19, #40]
  402630:	ldr	x1, [x23, #776]
  402634:	b	402640 <ferror@plt+0x570>
  402638:	ldr	x1, [x19, #40]
  40263c:	mov	x0, x20
  402640:	bl	402040 <printf@plt>
  402644:	cbz	x21, 4025cc <ferror@plt+0x4fc>
  402648:	bl	402ca0 <ferror@plt+0xbd0>
  40264c:	b	4025cc <ferror@plt+0x4fc>
  402650:	ldp	x20, x19, [sp, #112]
  402654:	ldp	x22, x21, [sp, #96]
  402658:	ldp	x24, x23, [sp, #80]
  40265c:	ldp	x26, x25, [sp, #64]
  402660:	ldp	x28, x27, [sp, #48]
  402664:	ldp	x29, x30, [sp, #32]
  402668:	add	sp, sp, #0x80
  40266c:	ret
  402670:	stp	x29, x30, [sp, #-96]!
  402674:	stp	x24, x23, [sp, #48]
  402678:	adrp	x24, 41a000 <ferror@plt+0x17f30>
  40267c:	ldr	x8, [x24, #808]
  402680:	stp	x26, x25, [sp, #32]
  402684:	stp	x20, x19, [sp, #80]
  402688:	mov	x19, x0
  40268c:	adrp	x25, 41a000 <ferror@plt+0x17f30>
  402690:	adrp	x26, 41a000 <ferror@plt+0x17f30>
  402694:	stp	x28, x27, [sp, #16]
  402698:	stp	x22, x21, [sp, #64]
  40269c:	mov	x29, sp
  4026a0:	cbz	x8, 4026c4 <ferror@plt+0x5f4>
  4026a4:	ldr	x9, [x25, #816]
  4026a8:	str	x8, [x25, #816]
  4026ac:	str	x9, [x24, #808]
  4026b0:	ldr	x8, [x19, #16]
  4026b4:	ldr	x9, [x26, #768]
  4026b8:	add	x8, x9, x8
  4026bc:	str	x8, [x26, #768]
  4026c0:	b	4026dc <ferror@plt+0x60c>
  4026c4:	ldr	x0, [x19, #16]
  4026c8:	bl	402e90 <ferror@plt+0xdc0>
  4026cc:	str	x0, [x24, #808]
  4026d0:	ldr	x0, [x19, #16]
  4026d4:	bl	402e90 <ferror@plt+0xdc0>
  4026d8:	str	x0, [x25, #816]
  4026dc:	ldr	x8, [x19, #32]
  4026e0:	ldr	x21, [x19, #16]
  4026e4:	mov	x20, xzr
  4026e8:	cbz	x8, 402804 <ferror@plt+0x734>
  4026ec:	adrp	x22, 408000 <ferror@plt+0x5f30>
  4026f0:	adrp	x28, 41a000 <ferror@plt+0x17f30>
  4026f4:	adrp	x23, 41a000 <ferror@plt+0x17f30>
  4026f8:	adrp	x27, 41a000 <ferror@plt+0x17f30>
  4026fc:	add	x22, x22, #0xbfe
  402700:	ldrb	w8, [x28, #800]
  402704:	tbnz	w8, #0, 402718 <ferror@plt+0x648>
  402708:	mov	x0, xzr
  40270c:	mov	x1, x19
  402710:	bl	402cbc <ferror@plt+0xbec>
  402714:	cbz	w0, 402804 <ferror@plt+0x734>
  402718:	ldr	x0, [x23, #744]
  40271c:	bl	401cc0 <fileno@plt>
  402720:	cmn	w0, #0x1
  402724:	b.eq	402868 <ferror@plt+0x798>  // b.none
  402728:	ldr	x9, [x19, #32]
  40272c:	ldr	x8, [x24, #808]
  402730:	ldr	x3, [x23, #744]
  402734:	mov	w1, #0x1                   	// #1
  402738:	cmp	x9, x21
  40273c:	add	x0, x8, x20
  402740:	csel	x8, x9, x21, lt  // lt = tstop
  402744:	cmn	x9, #0x1
  402748:	csel	x2, x21, x8, eq  // eq = none
  40274c:	bl	401ee0 <fread@plt>
  402750:	cbnz	x0, 402780 <ferror@plt+0x6b0>
  402754:	ldr	x0, [x23, #744]
  402758:	bl	4020d0 <ferror@plt>
  40275c:	cbz	w0, 402770 <ferror@plt+0x6a0>
  402760:	ldr	x8, [x27, #792]
  402764:	mov	x0, x22
  402768:	ldur	x1, [x8, #-8]
  40276c:	bl	401eb0 <warn@plt>
  402770:	strb	wzr, [x28, #800]
  402774:	ldr	x8, [x19, #32]
  402778:	cbnz	x8, 402700 <ferror@plt+0x630>
  40277c:	b	402804 <ferror@plt+0x734>
  402780:	mov	w8, #0x1                   	// #1
  402784:	strb	w8, [x28, #800]
  402788:	ldr	x8, [x19, #32]
  40278c:	cmn	x8, #0x1
  402790:	b.eq	40279c <ferror@plt+0x6cc>  // b.none
  402794:	sub	x8, x8, x0
  402798:	str	x8, [x19, #32]
  40279c:	subs	x21, x21, x0
  4027a0:	b.eq	4027ac <ferror@plt+0x6dc>  // b.none
  4027a4:	add	x20, x0, x20
  4027a8:	b	402774 <ferror@plt+0x6a4>
  4027ac:	adrp	x21, 41a000 <ferror@plt+0x17f30>
  4027b0:	ldr	w20, [x21, #704]
  4027b4:	tst	w20, #0xfffffffd
  4027b8:	b.eq	4028c8 <ferror@plt+0x7f8>  // b.none
  4027bc:	ldr	x0, [x24, #808]
  4027c0:	ldr	x1, [x25, #816]
  4027c4:	ldr	x2, [x19, #16]
  4027c8:	bl	401d90 <bcmp@plt>
  4027cc:	cbnz	w0, 4028c8 <ferror@plt+0x7f8>
  4027d0:	cmp	w20, #0x3
  4027d4:	b.ne	4027e4 <ferror@plt+0x714>  // b.any
  4027d8:	adrp	x0, 407000 <ferror@plt+0x4f30>
  4027dc:	add	x0, x0, #0xd68
  4027e0:	bl	401e70 <puts@plt>
  4027e4:	mov	w8, #0x1                   	// #1
  4027e8:	str	w8, [x21, #704]
  4027ec:	ldr	x21, [x19, #16]
  4027f0:	ldr	x8, [x26, #768]
  4027f4:	mov	x20, xzr
  4027f8:	add	x8, x8, x21
  4027fc:	str	x8, [x26, #768]
  402800:	b	402774 <ferror@plt+0x6a4>
  402804:	ldr	x8, [x19, #16]
  402808:	cmp	x21, x8
  40280c:	b.eq	402880 <ferror@plt+0x7b0>  // b.none
  402810:	cbnz	x21, 402834 <ferror@plt+0x764>
  402814:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  402818:	ldr	w19, [x8, #704]
  40281c:	cbz	w19, 402834 <ferror@plt+0x764>
  402820:	ldr	x0, [x24, #808]
  402824:	ldr	x1, [x25, #816]
  402828:	mov	x2, x20
  40282c:	bl	401d90 <bcmp@plt>
  402830:	cbz	w0, 4028b0 <ferror@plt+0x7e0>
  402834:	cmp	x21, #0x1
  402838:	b.lt	402850 <ferror@plt+0x780>  // b.tstop
  40283c:	ldr	x8, [x24, #808]
  402840:	mov	w1, wzr
  402844:	mov	x2, x21
  402848:	add	x0, x8, x20
  40284c:	bl	401d70 <memset@plt>
  402850:	ldr	x8, [x26, #768]
  402854:	ldr	x0, [x24, #808]
  402858:	adrp	x9, 41a000 <ferror@plt+0x17f30>
  40285c:	add	x8, x8, x20
  402860:	str	x8, [x9, #776]
  402864:	b	402894 <ferror@plt+0x7c4>
  402868:	adrp	x1, 407000 <ferror@plt+0x4f30>
  40286c:	add	x1, x1, #0xd2e
  402870:	mov	w2, #0x5                   	// #5
  402874:	mov	x0, xzr
  402878:	bl	401fe0 <dcgettext@plt>
  40287c:	bl	401fa0 <warnx@plt>
  402880:	ldr	x0, [x24, #808]
  402884:	bl	401f00 <free@plt>
  402888:	ldr	x0, [x25, #816]
  40288c:	bl	401f00 <free@plt>
  402890:	mov	x0, xzr
  402894:	ldp	x20, x19, [sp, #80]
  402898:	ldp	x22, x21, [sp, #64]
  40289c:	ldp	x24, x23, [sp, #48]
  4028a0:	ldp	x26, x25, [sp, #32]
  4028a4:	ldp	x28, x27, [sp, #16]
  4028a8:	ldp	x29, x30, [sp], #96
  4028ac:	ret
  4028b0:	cmp	w19, #0x1
  4028b4:	b.eq	402880 <ferror@plt+0x7b0>  // b.none
  4028b8:	adrp	x0, 407000 <ferror@plt+0x4f30>
  4028bc:	add	x0, x0, #0xd68
  4028c0:	bl	401e70 <puts@plt>
  4028c4:	b	402880 <ferror@plt+0x7b0>
  4028c8:	sub	w8, w20, #0x1
  4028cc:	cmp	w8, #0x1
  4028d0:	b.hi	4028dc <ferror@plt+0x80c>  // b.pmore
  4028d4:	mov	w8, #0x3                   	// #3
  4028d8:	str	w8, [x21, #704]
  4028dc:	ldr	x0, [x24, #808]
  4028e0:	b	402894 <ferror@plt+0x7c4>
  4028e4:	ldr	x8, [x0, #24]
  4028e8:	mov	w9, #0x2                   	// #2
  4028ec:	str	w9, [x0, #16]
  4028f0:	mov	w9, #0x73                  	// #115
  4028f4:	strb	w9, [x8]
  4028f8:	ldr	x8, [x0, #24]
  4028fc:	strb	wzr, [x8, #1]
  402900:	ldr	x8, [x0, #40]
  402904:	ldrb	w9, [x8], #1
  402908:	cmp	w9, #0x25
  40290c:	b.ne	402904 <ferror@plt+0x834>  // b.any
  402910:	ldrb	w10, [x8]
  402914:	mov	x9, x8
  402918:	cbz	w10, 402950 <ferror@plt+0x880>
  40291c:	mov	x12, #0x1                   	// #1
  402920:	movk	x12, #0x2809, lsl #32
  402924:	mov	w11, #0x1                   	// #1
  402928:	movk	x12, #0x1, lsl #48
  40292c:	mov	x9, x8
  402930:	and	w13, w10, #0xff
  402934:	cmp	w13, #0x3f
  402938:	b.hi	402950 <ferror@plt+0x880>  // b.pmore
  40293c:	lsl	x10, x11, x10
  402940:	and	x10, x10, x12
  402944:	cbz	x10, 402950 <ferror@plt+0x880>
  402948:	ldrb	w10, [x9, #1]!
  40294c:	cbnz	w10, 402930 <ferror@plt+0x860>
  402950:	mov	x10, xzr
  402954:	ldrb	w11, [x9, x10]
  402958:	strb	w11, [x8, x10]
  40295c:	add	x10, x10, #0x1
  402960:	cbnz	w11, 402954 <ferror@plt+0x884>
  402964:	ret
  402968:	stp	x29, x30, [sp, #-48]!
  40296c:	stp	x20, x19, [sp, #32]
  402970:	ldr	x8, [x0, #32]
  402974:	str	x21, [sp, #16]
  402978:	mov	x20, x0
  40297c:	mov	x21, x1
  402980:	mov	x29, sp
  402984:	cbz	x8, 4029ac <ferror@plt+0x8dc>
  402988:	ldr	w2, [x20, #20]
  40298c:	mov	x0, x20
  402990:	mov	x1, x21
  402994:	bl	402b78 <ferror@plt+0xaa8>
  402998:	mov	x19, x0
  40299c:	cbz	x0, 4029b0 <ferror@plt+0x8e0>
  4029a0:	mov	x0, x19
  4029a4:	bl	402c84 <ferror@plt+0xbb4>
  4029a8:	b	4029b0 <ferror@plt+0x8e0>
  4029ac:	mov	x19, xzr
  4029b0:	ldr	w8, [x20, #16]
  4029b4:	cmp	w8, #0x7f
  4029b8:	b.gt	4029f0 <ferror@plt+0x920>
  4029bc:	sub	w8, w8, #0x1
  4029c0:	cmp	w8, #0x3f
  4029c4:	b.hi	402b60 <ferror@plt+0xa90>  // b.pmore
  4029c8:	adrp	x9, 407000 <ferror@plt+0x4f30>
  4029cc:	add	x9, x9, #0xcd8
  4029d0:	adr	x10, 4029e0 <ferror@plt+0x910>
  4029d4:	ldrb	w11, [x9, x8]
  4029d8:	add	x10, x10, x11, lsl #2
  4029dc:	br	x10
  4029e0:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  4029e4:	ldr	x0, [x20, #40]
  4029e8:	ldr	x1, [x8, #768]
  4029ec:	b	402b5c <ferror@plt+0xa8c>
  4029f0:	cmp	w8, #0x1ff
  4029f4:	b.gt	402a18 <ferror@plt+0x948>
  4029f8:	cmp	w8, #0x80
  4029fc:	b.eq	402aec <ferror@plt+0xa1c>  // b.none
  402a00:	cmp	w8, #0x100
  402a04:	b.ne	402b60 <ferror@plt+0xa90>  // b.any
  402a08:	mov	x0, x20
  402a0c:	mov	x1, x21
  402a10:	bl	402368 <ferror@plt+0x298>
  402a14:	b	402b60 <ferror@plt+0xa90>
  402a18:	cmp	w8, #0x200
  402a1c:	b.eq	402af8 <ferror@plt+0xa28>  // b.none
  402a20:	cmp	w8, #0x400
  402a24:	b.ne	402b60 <ferror@plt+0xa90>  // b.any
  402a28:	ldr	x1, [x20, #40]
  402a2c:	adrp	x0, 408000 <ferror@plt+0x5f30>
  402a30:	add	x0, x0, #0xbfe
  402a34:	b	402b5c <ferror@plt+0xa8c>
  402a38:	ldr	x0, [x20, #40]
  402a3c:	adrp	x1, 408000 <ferror@plt+0x5f30>
  402a40:	add	x1, x1, #0xb2e
  402a44:	b	402b5c <ferror@plt+0xa8c>
  402a48:	mov	x0, x20
  402a4c:	mov	x1, x21
  402a50:	bl	402230 <ferror@plt+0x160>
  402a54:	b	402b60 <ferror@plt+0xa90>
  402a58:	ldr	x0, [x20, #40]
  402a5c:	ldrb	w1, [x21]
  402a60:	bl	402040 <printf@plt>
  402a64:	b	402b60 <ferror@plt+0xa90>
  402a68:	ldr	w8, [x20, #20]
  402a6c:	cmp	w8, #0x8
  402a70:	b.eq	402b34 <ferror@plt+0xa64>  // b.none
  402a74:	cmp	w8, #0x4
  402a78:	b.ne	402b60 <ferror@plt+0xa90>  // b.any
  402a7c:	ldr	s0, [x21]
  402a80:	ldr	x0, [x20, #40]
  402a84:	fcvt	d0, s0
  402a88:	bl	402040 <printf@plt>
  402a8c:	b	402b60 <ferror@plt+0xa90>
  402a90:	ldr	w8, [x20, #20]
  402a94:	sub	w8, w8, #0x1
  402a98:	cmp	w8, #0x7
  402a9c:	b.hi	402b60 <ferror@plt+0xa90>  // b.pmore
  402aa0:	adrp	x9, 407000 <ferror@plt+0x4f30>
  402aa4:	add	x9, x9, #0xd20
  402aa8:	adr	x10, 402ab8 <ferror@plt+0x9e8>
  402aac:	ldrb	w11, [x9, x8]
  402ab0:	add	x10, x10, x11, lsl #2
  402ab4:	br	x10
  402ab8:	ldrsh	x1, [x21]
  402abc:	b	402b58 <ferror@plt+0xa88>
  402ac0:	ldr	x20, [x20, #40]
  402ac4:	bl	401ec0 <__ctype_b_loc@plt>
  402ac8:	ldr	x8, [x0]
  402acc:	ldrb	w9, [x21]
  402ad0:	mov	x0, x20
  402ad4:	ldrh	w8, [x8, w9, uxtw #1]
  402ad8:	tst	w8, #0x4000
  402adc:	mov	w8, #0x2e                  	// #46
  402ae0:	csel	w1, w8, w9, eq  // eq = none
  402ae4:	bl	402040 <printf@plt>
  402ae8:	b	402b60 <ferror@plt+0xa90>
  402aec:	ldr	x0, [x20, #40]
  402af0:	mov	x1, x21
  402af4:	b	402b5c <ferror@plt+0xa8c>
  402af8:	ldr	w8, [x20, #20]
  402afc:	sub	w8, w8, #0x1
  402b00:	cmp	w8, #0x7
  402b04:	b.hi	402b60 <ferror@plt+0xa90>  // b.pmore
  402b08:	adrp	x9, 407000 <ferror@plt+0x4f30>
  402b0c:	add	x9, x9, #0xd18
  402b10:	adr	x10, 402b20 <ferror@plt+0xa50>
  402b14:	ldrb	w11, [x9, x8]
  402b18:	add	x10, x10, x11, lsl #2
  402b1c:	br	x10
  402b20:	ldr	x0, [x20, #40]
  402b24:	ldrb	w1, [x21]
  402b28:	b	402b5c <ferror@plt+0xa8c>
  402b2c:	ldr	x1, [x21]
  402b30:	b	402b58 <ferror@plt+0xa88>
  402b34:	ldr	d0, [x21]
  402b38:	ldr	x0, [x20, #40]
  402b3c:	bl	402040 <printf@plt>
  402b40:	b	402b60 <ferror@plt+0xa90>
  402b44:	ldrsw	x1, [x21]
  402b48:	b	402b58 <ferror@plt+0xa88>
  402b4c:	ldrh	w1, [x21]
  402b50:	b	402b58 <ferror@plt+0xa88>
  402b54:	ldr	w1, [x21]
  402b58:	ldr	x0, [x20, #40]
  402b5c:	bl	402040 <printf@plt>
  402b60:	cbz	x19, 402b68 <ferror@plt+0xa98>
  402b64:	bl	402ca0 <ferror@plt+0xbd0>
  402b68:	ldp	x20, x19, [sp, #32]
  402b6c:	ldr	x21, [sp, #16]
  402b70:	ldp	x29, x30, [sp], #48
  402b74:	ret
  402b78:	stp	x29, x30, [sp, #-80]!
  402b7c:	stp	x24, x23, [sp, #32]
  402b80:	stp	x22, x21, [sp, #48]
  402b84:	stp	x20, x19, [sp, #64]
  402b88:	ldr	x21, [x0, #32]
  402b8c:	str	x25, [sp, #16]
  402b90:	mov	x29, sp
  402b94:	ldr	x20, [x21]
  402b98:	cmp	x20, x21
  402b9c:	b.eq	402c60 <ferror@plt+0xb90>  // b.none
  402ba0:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  402ba4:	ldr	x22, [x8, #768]
  402ba8:	mov	x19, x0
  402bac:	neg	x8, x22
  402bb0:	add	x23, x22, w2, sxtw
  402bb4:	add	x24, x1, x8
  402bb8:	b	402be4 <ferror@plt+0xb14>
  402bbc:	add	x1, x24, x8
  402bc0:	bl	401d20 <strncmp@plt>
  402bc4:	cmp	w0, #0x0
  402bc8:	cset	w8, eq  // eq = none
  402bcc:	ldr	w9, [x20, #48]
  402bd0:	cmp	w9, w8
  402bd4:	b.ne	402c7c <ferror@plt+0xbac>  // b.any
  402bd8:	ldr	x20, [x20]
  402bdc:	cmp	x20, x21
  402be0:	b.eq	402c60 <ferror@plt+0xb90>  // b.none
  402be4:	ldr	x8, [x20, #24]
  402be8:	cmp	x8, #0x0
  402bec:	csel	x8, x22, x8, lt  // lt = tstop
  402bf0:	cmp	x8, x22
  402bf4:	b.lt	402bd8 <ferror@plt+0xb08>  // b.tstop
  402bf8:	ldrsw	x2, [x20, #32]
  402bfc:	add	x9, x8, x2
  402c00:	cmp	x9, x23
  402c04:	b.gt	402bd8 <ferror@plt+0xb08>
  402c08:	ldr	x0, [x20, #40]
  402c0c:	cbz	x0, 402c24 <ferror@plt+0xb54>
  402c10:	ldr	w9, [x19, #16]
  402c14:	cmp	w9, #0x1
  402c18:	b.ne	402bbc <ferror@plt+0xaec>  // b.any
  402c1c:	mov	w8, wzr
  402c20:	b	402bcc <ferror@plt+0xafc>
  402c24:	ldrsw	x25, [x20, #36]
  402c28:	cmn	w25, #0x1
  402c2c:	b.eq	402c7c <ferror@plt+0xbac>  // b.none
  402c30:	str	wzr, [x29, #28]
  402c34:	ldr	w9, [x19, #16]
  402c38:	cmp	w9, #0x1
  402c3c:	b.ne	402c48 <ferror@plt+0xb78>  // b.any
  402c40:	cmp	x22, x25
  402c44:	b	402bc8 <ferror@plt+0xaf8>
  402c48:	add	x1, x24, x8
  402c4c:	add	x0, x29, #0x1c
  402c50:	bl	401b80 <memcpy@plt>
  402c54:	ldr	w8, [x29, #28]
  402c58:	cmp	w8, w25
  402c5c:	b	402bc8 <ferror@plt+0xaf8>
  402c60:	mov	x0, xzr
  402c64:	ldp	x20, x19, [sp, #64]
  402c68:	ldp	x22, x21, [sp, #48]
  402c6c:	ldp	x24, x23, [sp, #32]
  402c70:	ldr	x25, [sp, #16]
  402c74:	ldp	x29, x30, [sp], #80
  402c78:	ret
  402c7c:	ldr	x0, [x20, #16]
  402c80:	b	402c64 <ferror@plt+0xb94>
  402c84:	stp	x29, x30, [sp, #-16]!
  402c88:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  402c8c:	ldr	x1, [x8, #736]
  402c90:	mov	x29, sp
  402c94:	bl	406844 <ferror@plt+0x4774>
  402c98:	ldp	x29, x30, [sp], #16
  402c9c:	ret
  402ca0:	stp	x29, x30, [sp, #-16]!
  402ca4:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  402ca8:	ldr	x0, [x8, #736]
  402cac:	mov	x29, sp
  402cb0:	bl	4069c4 <ferror@plt+0x48f4>
  402cb4:	ldp	x29, x30, [sp], #16
  402cb8:	ret
  402cbc:	stp	x29, x30, [sp, #-80]!
  402cc0:	stp	x26, x25, [sp, #16]
  402cc4:	stp	x24, x23, [sp, #32]
  402cc8:	stp	x22, x21, [sp, #48]
  402ccc:	stp	x20, x19, [sp, #64]
  402cd0:	mov	x29, sp
  402cd4:	cbz	x0, 402ce4 <ferror@plt+0xc14>
  402cd8:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  402cdc:	str	x0, [x8, #792]
  402ce0:	b	402db0 <ferror@plt+0xce0>
  402ce4:	adrp	x24, 407000 <ferror@plt+0x4f30>
  402ce8:	adrp	x20, 407000 <ferror@plt+0x4f30>
  402cec:	adrp	x21, 408000 <ferror@plt+0x5f30>
  402cf0:	mov	x19, x1
  402cf4:	adrp	x22, 41a000 <ferror@plt+0x17f30>
  402cf8:	adrp	x23, 41a000 <ferror@plt+0x17f30>
  402cfc:	add	x24, x24, #0xd28
  402d00:	adrp	x25, 41a000 <ferror@plt+0x17f30>
  402d04:	add	x20, x20, #0xad0
  402d08:	add	x21, x21, #0xbfe
  402d0c:	mov	w26, #0x1                   	// #1
  402d10:	b	402d34 <ferror@plt+0xc64>
  402d14:	ldr	x8, [x22, #792]
  402d18:	mov	x0, x21
  402d1c:	ldr	x1, [x8]
  402d20:	bl	401eb0 <warn@plt>
  402d24:	str	w26, [x19, #24]
  402d28:	ldr	x8, [x22, #792]
  402d2c:	add	x8, x8, #0x8
  402d30:	str	x8, [x22, #792]
  402d34:	ldr	x8, [x22, #792]
  402d38:	ldr	x0, [x8]
  402d3c:	cbz	x0, 402d5c <ferror@plt+0xc8c>
  402d40:	ldr	x2, [x25, #744]
  402d44:	mov	x1, x20
  402d48:	bl	401f30 <freopen@plt>
  402d4c:	cbz	x0, 402d14 <ferror@plt+0xc44>
  402d50:	mov	w1, #0x1                   	// #1
  402d54:	str	w1, [x23, #784]
  402d58:	b	402d70 <ferror@plt+0xca0>
  402d5c:	ldr	w8, [x23, #784]
  402d60:	mov	w1, wzr
  402d64:	add	w9, w8, #0x1
  402d68:	str	w9, [x23, #784]
  402d6c:	cbnz	w8, 402db4 <ferror@plt+0xce4>
  402d70:	ldr	x8, [x19, #40]
  402d74:	cbz	x8, 402d94 <ferror@plt+0xcc4>
  402d78:	cbz	w1, 402d88 <ferror@plt+0xcb8>
  402d7c:	ldr	x8, [x22, #792]
  402d80:	ldr	x0, [x8]
  402d84:	b	402d8c <ferror@plt+0xcbc>
  402d88:	mov	x0, x24
  402d8c:	mov	x2, x19
  402d90:	bl	402dcc <ferror@plt+0xcfc>
  402d94:	ldr	x8, [x22, #792]
  402d98:	ldr	x9, [x8]
  402d9c:	cbz	x9, 402da8 <ferror@plt+0xcd8>
  402da0:	add	x8, x8, #0x8
  402da4:	str	x8, [x22, #792]
  402da8:	ldr	x8, [x19, #40]
  402dac:	cbnz	x8, 402d34 <ferror@plt+0xc64>
  402db0:	mov	w0, #0x1                   	// #1
  402db4:	ldp	x20, x19, [sp, #64]
  402db8:	ldp	x22, x21, [sp, #48]
  402dbc:	ldp	x24, x23, [sp, #32]
  402dc0:	ldp	x26, x25, [sp, #16]
  402dc4:	ldp	x29, x30, [sp], #80
  402dc8:	ret
  402dcc:	sub	sp, sp, #0xb0
  402dd0:	str	x21, [sp, #144]
  402dd4:	stp	x20, x19, [sp, #160]
  402dd8:	mov	x20, x2
  402ddc:	mov	x19, x0
  402de0:	adrp	x21, 41a000 <ferror@plt+0x17f30>
  402de4:	stp	x29, x30, [sp, #128]
  402de8:	add	x29, sp, #0x80
  402dec:	cbz	w1, 402e3c <ferror@plt+0xd6c>
  402df0:	ldr	x0, [x21, #744]
  402df4:	bl	401cc0 <fileno@plt>
  402df8:	mov	x1, sp
  402dfc:	bl	407a88 <ferror@plt+0x59b8>
  402e00:	cbnz	w0, 402e7c <ferror@plt+0xdac>
  402e04:	ldr	w8, [sp, #16]
  402e08:	and	w8, w8, #0xf000
  402e0c:	cmp	w8, #0x8, lsl #12
  402e10:	b.ne	402e3c <ferror@plt+0xd6c>  // b.any
  402e14:	ldr	x9, [x20, #40]
  402e18:	ldr	x8, [sp, #48]
  402e1c:	subs	x9, x9, x8
  402e20:	b.le	402e3c <ferror@plt+0xd6c>
  402e24:	str	x9, [x20, #40]
  402e28:	adrp	x9, 41a000 <ferror@plt+0x17f30>
  402e2c:	ldr	x10, [x9, #768]
  402e30:	add	x8, x10, x8
  402e34:	str	x8, [x9, #768]
  402e38:	b	402e68 <ferror@plt+0xd98>
  402e3c:	ldr	x0, [x21, #744]
  402e40:	ldr	x1, [x20, #40]
  402e44:	mov	w2, wzr
  402e48:	bl	401e40 <fseek@plt>
  402e4c:	cbnz	w0, 402e7c <ferror@plt+0xdac>
  402e50:	adrp	x9, 41a000 <ferror@plt+0x17f30>
  402e54:	ldr	x8, [x20, #40]
  402e58:	ldr	x10, [x9, #768]
  402e5c:	add	x8, x10, x8
  402e60:	str	x8, [x9, #768]
  402e64:	str	xzr, [x20, #40]
  402e68:	ldp	x20, x19, [sp, #160]
  402e6c:	ldr	x21, [sp, #144]
  402e70:	ldp	x29, x30, [sp, #128]
  402e74:	add	sp, sp, #0xb0
  402e78:	ret
  402e7c:	adrp	x1, 408000 <ferror@plt+0x5f30>
  402e80:	add	x1, x1, #0xbfe
  402e84:	mov	w0, #0x1                   	// #1
  402e88:	mov	x2, x19
  402e8c:	bl	4020b0 <err@plt>
  402e90:	stp	x29, x30, [sp, #-32]!
  402e94:	str	x19, [sp, #16]
  402e98:	mov	x19, x0
  402e9c:	mov	w0, #0x1                   	// #1
  402ea0:	mov	x1, x19
  402ea4:	mov	x29, sp
  402ea8:	bl	401d80 <calloc@plt>
  402eac:	cbz	x19, 402eb4 <ferror@plt+0xde4>
  402eb0:	cbz	x0, 402ec0 <ferror@plt+0xdf0>
  402eb4:	ldr	x19, [sp, #16]
  402eb8:	ldp	x29, x30, [sp], #32
  402ebc:	ret
  402ec0:	adrp	x1, 407000 <ferror@plt+0x4f30>
  402ec4:	add	x1, x1, #0xd4e
  402ec8:	mov	w0, #0x1                   	// #1
  402ecc:	mov	x2, x19
  402ed0:	bl	4020b0 <err@plt>
  402ed4:	stp	x29, x30, [sp, #-96]!
  402ed8:	stp	x28, x27, [sp, #16]
  402edc:	stp	x24, x23, [sp, #48]
  402ee0:	adrp	x23, 408000 <ferror@plt+0x5f30>
  402ee4:	adrp	x24, 407000 <ferror@plt+0x4f30>
  402ee8:	adrp	x27, 407000 <ferror@plt+0x4f30>
  402eec:	adrp	x28, 407000 <ferror@plt+0x4f30>
  402ef0:	stp	x26, x25, [sp, #32]
  402ef4:	stp	x22, x21, [sp, #64]
  402ef8:	stp	x20, x19, [sp, #80]
  402efc:	mov	x19, x2
  402f00:	mov	x21, x1
  402f04:	mov	w22, w0
  402f08:	mov	w20, #0x3                   	// #3
  402f0c:	add	x23, x23, #0x5e
  402f10:	add	x24, x24, #0xdf0
  402f14:	add	x27, x27, #0xd70
  402f18:	adrp	x25, 41a000 <ferror@plt+0x17f30>
  402f1c:	add	x28, x28, #0xfd0
  402f20:	mov	x29, sp
  402f24:	b	402f44 <ferror@plt+0xe74>
  402f28:	mov	x0, x28
  402f2c:	mov	x1, x19
  402f30:	bl	403864 <ferror@plt+0x1794>
  402f34:	adrp	x0, 408000 <ferror@plt+0x5f30>
  402f38:	add	x0, x0, #0x17f
  402f3c:	mov	x1, x19
  402f40:	bl	403864 <ferror@plt+0x1794>
  402f44:	mov	w0, w22
  402f48:	mov	x1, x21
  402f4c:	mov	x2, x23
  402f50:	mov	x3, x24
  402f54:	mov	x4, xzr
  402f58:	bl	401e90 <getopt_long@plt>
  402f5c:	add	w8, w0, #0x1
  402f60:	cmp	w8, #0x79
  402f64:	b.hi	403114 <ferror@plt+0x1044>  // b.pmore
  402f68:	adr	x9, 402f28 <ferror@plt+0xe58>
  402f6c:	ldrb	w10, [x27, x8]
  402f70:	add	x9, x9, x10, lsl #2
  402f74:	br	x9
  402f78:	adrp	x0, 408000 <ferror@plt+0x5f30>
  402f7c:	add	x0, x0, #0xaf
  402f80:	mov	x1, x19
  402f84:	bl	403864 <ferror@plt+0x1794>
  402f88:	adrp	x0, 408000 <ferror@plt+0x5f30>
  402f8c:	add	x0, x0, #0xbb
  402f90:	mov	x1, x19
  402f94:	bl	403864 <ferror@plt+0x1794>
  402f98:	adrp	x0, 408000 <ferror@plt+0x5f30>
  402f9c:	add	x0, x0, #0xe6
  402fa0:	b	402f3c <ferror@plt+0xe6c>
  402fa4:	ldr	x0, [x25, #720]
  402fa8:	mov	x1, x19
  402fac:	bl	403788 <ferror@plt+0x16b8>
  402fb0:	b	402f44 <ferror@plt+0xe74>
  402fb4:	ldr	x26, [x25, #720]
  402fb8:	adrp	x1, 408000 <ferror@plt+0x5f30>
  402fbc:	mov	w2, #0x5                   	// #5
  402fc0:	mov	x0, xzr
  402fc4:	add	x1, x1, #0x133
  402fc8:	bl	401fe0 <dcgettext@plt>
  402fcc:	mov	x1, x0
  402fd0:	mov	x0, x26
  402fd4:	bl	405470 <ferror@plt+0x33a0>
  402fd8:	str	x0, [x19, #32]
  402fdc:	b	402f44 <ferror@plt+0xe74>
  402fe0:	mov	x0, x28
  402fe4:	mov	x1, x19
  402fe8:	bl	403864 <ferror@plt+0x1794>
  402fec:	adrp	x0, 408000 <ferror@plt+0x5f30>
  402ff0:	add	x0, x0, #0x91
  402ff4:	b	402f3c <ferror@plt+0xe6c>
  402ff8:	mov	x0, x28
  402ffc:	mov	x1, x19
  403000:	bl	403864 <ferror@plt+0x1794>
  403004:	adrp	x0, 408000 <ferror@plt+0x5f30>
  403008:	add	x0, x0, #0xfd
  40300c:	b	402f3c <ferror@plt+0xe6c>
  403010:	ldr	x0, [x25, #720]
  403014:	b	402f3c <ferror@plt+0xe6c>
  403018:	ldr	x26, [x25, #720]
  40301c:	adrp	x1, 408000 <ferror@plt+0x5f30>
  403020:	mov	w2, #0x5                   	// #5
  403024:	mov	x0, xzr
  403028:	add	x1, x1, #0x168
  40302c:	bl	401fe0 <dcgettext@plt>
  403030:	mov	x1, x0
  403034:	mov	x0, x26
  403038:	bl	405470 <ferror@plt+0x33a0>
  40303c:	str	x0, [x19, #40]
  403040:	b	402f44 <ferror@plt+0xe74>
  403044:	ldr	x26, [x25, #720]
  403048:	mov	w20, wzr
  40304c:	cbz	x26, 402f44 <ferror@plt+0xe74>
  403050:	adrp	x1, 408000 <ferror@plt+0x5f30>
  403054:	mov	w2, #0x5                   	// #5
  403058:	mov	x0, xzr
  40305c:	add	x1, x1, #0x11c
  403060:	bl	401fe0 <dcgettext@plt>
  403064:	mov	x1, x0
  403068:	mov	x0, x26
  40306c:	bl	406a60 <ferror@plt+0x4990>
  403070:	mov	w20, w0
  403074:	b	402f44 <ferror@plt+0xe74>
  403078:	mov	x0, x28
  40307c:	mov	x1, x19
  403080:	bl	403864 <ferror@plt+0x1794>
  403084:	adrp	x0, 408000 <ferror@plt+0x5f30>
  403088:	add	x0, x0, #0x73
  40308c:	b	402f3c <ferror@plt+0xe6c>
  403090:	mov	x0, x28
  403094:	mov	x1, x19
  403098:	bl	403864 <ferror@plt+0x1794>
  40309c:	adrp	x0, 408000 <ferror@plt+0x5f30>
  4030a0:	add	x0, x0, #0x14a
  4030a4:	b	402f3c <ferror@plt+0xe6c>
  4030a8:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  4030ac:	str	wzr, [x8, #704]
  4030b0:	b	402f44 <ferror@plt+0xe74>
  4030b4:	mov	x0, x19
  4030b8:	bl	403418 <ferror@plt+0x1348>
  4030bc:	cbz	w0, 4030e0 <ferror@plt+0x1010>
  4030c0:	adrp	x0, 407000 <ferror@plt+0x4f30>
  4030c4:	add	x0, x0, #0xfd0
  4030c8:	mov	x1, x19
  4030cc:	bl	403864 <ferror@plt+0x1794>
  4030d0:	adrp	x0, 408000 <ferror@plt+0x5f30>
  4030d4:	add	x0, x0, #0x1e4
  4030d8:	mov	x1, x19
  4030dc:	bl	403864 <ferror@plt+0x1794>
  4030e0:	adrp	x1, 408000 <ferror@plt+0x5f30>
  4030e4:	add	x1, x1, #0x201
  4030e8:	mov	w0, w20
  4030ec:	bl	406284 <ferror@plt+0x41b4>
  4030f0:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  4030f4:	ldr	w0, [x8, #728]
  4030f8:	ldp	x20, x19, [sp, #80]
  4030fc:	ldp	x22, x21, [sp, #64]
  403100:	ldp	x24, x23, [sp, #48]
  403104:	ldp	x26, x25, [sp, #32]
  403108:	ldp	x28, x27, [sp, #16]
  40310c:	ldp	x29, x30, [sp], #96
  403110:	ret
  403114:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  403118:	ldr	x19, [x8, #712]
  40311c:	adrp	x1, 408000 <ferror@plt+0x5f30>
  403120:	add	x1, x1, #0x1bd
  403124:	mov	w2, #0x5                   	// #5
  403128:	mov	x0, xzr
  40312c:	bl	401fe0 <dcgettext@plt>
  403130:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  403134:	ldr	x2, [x8, #752]
  403138:	mov	x1, x0
  40313c:	mov	x0, x19
  403140:	bl	402090 <fprintf@plt>
  403144:	mov	w0, #0x1                   	// #1
  403148:	bl	401bd0 <exit@plt>
  40314c:	bl	403180 <ferror@plt+0x10b0>
  403150:	adrp	x1, 408000 <ferror@plt+0x5f30>
  403154:	add	x1, x1, #0x19f
  403158:	mov	w2, #0x5                   	// #5
  40315c:	mov	x0, xzr
  403160:	bl	401fe0 <dcgettext@plt>
  403164:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  403168:	ldr	x1, [x8, #752]
  40316c:	adrp	x2, 408000 <ferror@plt+0x5f30>
  403170:	add	x2, x2, #0x1ab
  403174:	bl	402040 <printf@plt>
  403178:	mov	w0, wzr
  40317c:	bl	401bd0 <exit@plt>
  403180:	stp	x29, x30, [sp, #-32]!
  403184:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  403188:	str	x19, [sp, #16]
  40318c:	ldr	x19, [x8, #736]
  403190:	adrp	x1, 408000 <ferror@plt+0x5f30>
  403194:	add	x1, x1, #0x209
  403198:	mov	w2, #0x5                   	// #5
  40319c:	mov	x0, xzr
  4031a0:	mov	x29, sp
  4031a4:	bl	401fe0 <dcgettext@plt>
  4031a8:	mov	x1, x19
  4031ac:	bl	401bc0 <fputs@plt>
  4031b0:	adrp	x1, 408000 <ferror@plt+0x5f30>
  4031b4:	add	x1, x1, #0x212
  4031b8:	mov	w2, #0x5                   	// #5
  4031bc:	mov	x0, xzr
  4031c0:	bl	401fe0 <dcgettext@plt>
  4031c4:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  4031c8:	ldr	x2, [x8, #752]
  4031cc:	mov	x1, x0
  4031d0:	mov	x0, x19
  4031d4:	bl	402090 <fprintf@plt>
  4031d8:	mov	w0, #0xa                   	// #10
  4031dc:	mov	x1, x19
  4031e0:	bl	401c70 <fputc@plt>
  4031e4:	adrp	x1, 408000 <ferror@plt+0x5f30>
  4031e8:	add	x1, x1, #0x22b
  4031ec:	mov	w2, #0x5                   	// #5
  4031f0:	mov	x0, xzr
  4031f4:	bl	401fe0 <dcgettext@plt>
  4031f8:	mov	x1, x19
  4031fc:	bl	401bc0 <fputs@plt>
  403200:	adrp	x1, 408000 <ferror@plt+0x5f30>
  403204:	add	x1, x1, #0x26c
  403208:	mov	w2, #0x5                   	// #5
  40320c:	mov	x0, xzr
  403210:	bl	401fe0 <dcgettext@plt>
  403214:	mov	x1, x19
  403218:	bl	401bc0 <fputs@plt>
  40321c:	adrp	x1, 408000 <ferror@plt+0x5f30>
  403220:	add	x1, x1, #0x277
  403224:	mov	w2, #0x5                   	// #5
  403228:	mov	x0, xzr
  40322c:	bl	401fe0 <dcgettext@plt>
  403230:	mov	x1, x19
  403234:	bl	401bc0 <fputs@plt>
  403238:	adrp	x1, 408000 <ferror@plt+0x5f30>
  40323c:	add	x1, x1, #0x2aa
  403240:	mov	w2, #0x5                   	// #5
  403244:	mov	x0, xzr
  403248:	bl	401fe0 <dcgettext@plt>
  40324c:	mov	x1, x19
  403250:	bl	401bc0 <fputs@plt>
  403254:	adrp	x1, 408000 <ferror@plt+0x5f30>
  403258:	add	x1, x1, #0x2e1
  40325c:	mov	w2, #0x5                   	// #5
  403260:	mov	x0, xzr
  403264:	bl	401fe0 <dcgettext@plt>
  403268:	mov	x1, x19
  40326c:	bl	401bc0 <fputs@plt>
  403270:	adrp	x1, 408000 <ferror@plt+0x5f30>
  403274:	add	x1, x1, #0x319
  403278:	mov	w2, #0x5                   	// #5
  40327c:	mov	x0, xzr
  403280:	bl	401fe0 <dcgettext@plt>
  403284:	mov	x1, x19
  403288:	bl	401bc0 <fputs@plt>
  40328c:	adrp	x1, 408000 <ferror@plt+0x5f30>
  403290:	add	x1, x1, #0x34e
  403294:	mov	w2, #0x5                   	// #5
  403298:	mov	x0, xzr
  40329c:	bl	401fe0 <dcgettext@plt>
  4032a0:	mov	x1, x19
  4032a4:	bl	401bc0 <fputs@plt>
  4032a8:	adrp	x1, 408000 <ferror@plt+0x5f30>
  4032ac:	add	x1, x1, #0x381
  4032b0:	mov	w2, #0x5                   	// #5
  4032b4:	mov	x0, xzr
  4032b8:	bl	401fe0 <dcgettext@plt>
  4032bc:	mov	x1, x19
  4032c0:	bl	401bc0 <fputs@plt>
  4032c4:	adrp	x1, 408000 <ferror@plt+0x5f30>
  4032c8:	add	x1, x1, #0x3ba
  4032cc:	mov	w2, #0x5                   	// #5
  4032d0:	mov	x0, xzr
  4032d4:	bl	401fe0 <dcgettext@plt>
  4032d8:	mov	x1, x19
  4032dc:	bl	401bc0 <fputs@plt>
  4032e0:	adrp	x1, 408000 <ferror@plt+0x5f30>
  4032e4:	add	x1, x1, #0x41d
  4032e8:	mov	w2, #0x5                   	// #5
  4032ec:	mov	x0, xzr
  4032f0:	bl	401fe0 <dcgettext@plt>
  4032f4:	adrp	x1, 408000 <ferror@plt+0x5f30>
  4032f8:	mov	x2, x0
  4032fc:	add	x1, x1, #0x3fc
  403300:	mov	x0, x19
  403304:	bl	402090 <fprintf@plt>
  403308:	adrp	x1, 408000 <ferror@plt+0x5f30>
  40330c:	add	x1, x1, #0x43b
  403310:	mov	w2, #0x5                   	// #5
  403314:	mov	x0, xzr
  403318:	bl	401fe0 <dcgettext@plt>
  40331c:	mov	x1, x19
  403320:	bl	401bc0 <fputs@plt>
  403324:	adrp	x1, 408000 <ferror@plt+0x5f30>
  403328:	add	x1, x1, #0x484
  40332c:	mov	w2, #0x5                   	// #5
  403330:	mov	x0, xzr
  403334:	bl	401fe0 <dcgettext@plt>
  403338:	mov	x1, x19
  40333c:	bl	401bc0 <fputs@plt>
  403340:	adrp	x1, 408000 <ferror@plt+0x5f30>
  403344:	add	x1, x1, #0x4c2
  403348:	mov	w2, #0x5                   	// #5
  40334c:	mov	x0, xzr
  403350:	bl	401fe0 <dcgettext@plt>
  403354:	mov	x1, x19
  403358:	bl	401bc0 <fputs@plt>
  40335c:	adrp	x1, 408000 <ferror@plt+0x5f30>
  403360:	add	x1, x1, #0x503
  403364:	mov	w2, #0x5                   	// #5
  403368:	mov	x0, xzr
  40336c:	bl	401fe0 <dcgettext@plt>
  403370:	mov	x1, x19
  403374:	bl	401bc0 <fputs@plt>
  403378:	adrp	x1, 408000 <ferror@plt+0x5f30>
  40337c:	add	x1, x1, #0x544
  403380:	mov	w2, #0x5                   	// #5
  403384:	mov	x0, xzr
  403388:	bl	401fe0 <dcgettext@plt>
  40338c:	mov	x1, x19
  403390:	bl	401bc0 <fputs@plt>
  403394:	mov	w0, #0xa                   	// #10
  403398:	mov	x1, x19
  40339c:	bl	401c70 <fputc@plt>
  4033a0:	adrp	x1, 408000 <ferror@plt+0x5f30>
  4033a4:	add	x1, x1, #0x594
  4033a8:	mov	w2, #0x5                   	// #5
  4033ac:	mov	x0, xzr
  4033b0:	bl	401fe0 <dcgettext@plt>
  4033b4:	adrp	x1, 408000 <ferror@plt+0x5f30>
  4033b8:	mov	x19, x0
  4033bc:	add	x1, x1, #0x5b5
  4033c0:	mov	w2, #0x5                   	// #5
  4033c4:	mov	x0, xzr
  4033c8:	bl	401fe0 <dcgettext@plt>
  4033cc:	mov	x4, x0
  4033d0:	adrp	x0, 408000 <ferror@plt+0x5f30>
  4033d4:	adrp	x1, 408000 <ferror@plt+0x5f30>
  4033d8:	adrp	x3, 408000 <ferror@plt+0x5f30>
  4033dc:	add	x0, x0, #0x577
  4033e0:	add	x1, x1, #0x588
  4033e4:	add	x3, x3, #0x5a6
  4033e8:	mov	x2, x19
  4033ec:	bl	402040 <printf@plt>
  4033f0:	adrp	x1, 408000 <ferror@plt+0x5f30>
  4033f4:	add	x1, x1, #0x5c5
  4033f8:	mov	w2, #0x5                   	// #5
  4033fc:	mov	x0, xzr
  403400:	bl	401fe0 <dcgettext@plt>
  403404:	adrp	x1, 408000 <ferror@plt+0x5f30>
  403408:	add	x1, x1, #0x5e0
  40340c:	bl	402040 <printf@plt>
  403410:	mov	w0, wzr
  403414:	bl	401bd0 <exit@plt>
  403418:	ldr	x8, [x0]
  40341c:	cmp	x8, x0
  403420:	cset	w0, eq  // eq = none
  403424:	ret
  403428:	stp	x29, x30, [sp, #-48]!
  40342c:	stp	x22, x21, [sp, #16]
  403430:	stp	x20, x19, [sp, #32]
  403434:	mov	x29, sp
  403438:	mov	x20, x1
  40343c:	mov	w21, w0
  403440:	bl	403534 <ferror@plt+0x1464>
  403444:	mov	x8, #0xffffffffffffffff    	// #-1
  403448:	adrp	x1, 408000 <ferror@plt+0x5f30>
  40344c:	mov	x19, x0
  403450:	str	x8, [x0, #32]
  403454:	stp	x0, x0, [x0]
  403458:	add	x1, x1, #0xb2e
  40345c:	mov	w0, #0x6                   	// #6
  403460:	bl	4020c0 <setlocale@plt>
  403464:	adrp	x22, 408000 <ferror@plt+0x5f30>
  403468:	add	x22, x22, #0x5eb
  40346c:	adrp	x1, 408000 <ferror@plt+0x5f30>
  403470:	add	x1, x1, #0x5f6
  403474:	mov	x0, x22
  403478:	bl	401d30 <bindtextdomain@plt>
  40347c:	mov	x0, x22
  403480:	bl	401e80 <textdomain@plt>
  403484:	bl	403568 <ferror@plt+0x1498>
  403488:	mov	w0, w21
  40348c:	mov	x1, x20
  403490:	mov	x2, x19
  403494:	bl	402ed4 <ferror@plt+0xe04>
  403498:	ldr	x21, [x19]
  40349c:	add	x20, x20, w0, sxtw #3
  4034a0:	str	xzr, [x19, #16]
  4034a4:	cmp	x21, x19
  4034a8:	b.ne	403510 <ferror@plt+0x1440>  // b.any
  4034ac:	ldr	x21, [x19]
  4034b0:	cmp	x21, x19
  4034b4:	b.eq	4034d0 <ferror@plt+0x1400>  // b.none
  4034b8:	mov	x0, x21
  4034bc:	mov	x1, x19
  4034c0:	bl	403d60 <ferror@plt+0x1c90>
  4034c4:	ldr	x21, [x21]
  4034c8:	cmp	x21, x19
  4034cc:	b.ne	4034b8 <ferror@plt+0x13e8>  // b.any
  4034d0:	mov	x0, x20
  4034d4:	mov	x1, x19
  4034d8:	bl	402cbc <ferror@plt+0xbec>
  4034dc:	mov	x0, x19
  4034e0:	bl	40241c <ferror@plt+0x34c>
  4034e4:	ldr	w20, [x19, #24]
  4034e8:	mov	x0, x19
  4034ec:	bl	403584 <ferror@plt+0x14b4>
  4034f0:	mov	w0, w20
  4034f4:	ldp	x20, x19, [sp, #32]
  4034f8:	ldp	x22, x21, [sp, #16]
  4034fc:	ldp	x29, x30, [sp], #48
  403500:	ret
  403504:	ldr	x21, [x21]
  403508:	cmp	x21, x19
  40350c:	b.eq	4034ac <ferror@plt+0x13dc>  // b.none
  403510:	mov	x0, x21
  403514:	bl	403bbc <ferror@plt+0x1aec>
  403518:	str	w0, [x21, #32]
  40351c:	ldr	x9, [x19, #16]
  403520:	sxtw	x8, w0
  403524:	cmp	x9, x8
  403528:	b.ge	403504 <ferror@plt+0x1434>  // b.tcont
  40352c:	str	x8, [x19, #16]
  403530:	b	403504 <ferror@plt+0x1434>
  403534:	stp	x29, x30, [sp, #-16]!
  403538:	mov	w0, #0x1                   	// #1
  40353c:	mov	w1, #0x30                  	// #48
  403540:	mov	x29, sp
  403544:	bl	401d80 <calloc@plt>
  403548:	cbz	x0, 403554 <ferror@plt+0x1484>
  40354c:	ldp	x29, x30, [sp], #16
  403550:	ret
  403554:	adrp	x1, 407000 <ferror@plt+0x4f30>
  403558:	add	x1, x1, #0xd4e
  40355c:	mov	w0, #0x1                   	// #1
  403560:	mov	w2, #0x30                  	// #48
  403564:	bl	4020b0 <err@plt>
  403568:	stp	x29, x30, [sp, #-16]!
  40356c:	adrp	x0, 403000 <ferror@plt+0xf30>
  403570:	add	x0, x0, #0x6a0
  403574:	mov	x29, sp
  403578:	bl	407a78 <ferror@plt+0x59a8>
  40357c:	ldp	x29, x30, [sp], #16
  403580:	ret
  403584:	sub	sp, sp, #0x70
  403588:	stp	x29, x30, [sp, #16]
  40358c:	stp	x28, x27, [sp, #32]
  403590:	stp	x26, x25, [sp, #48]
  403594:	stp	x24, x23, [sp, #64]
  403598:	stp	x22, x21, [sp, #80]
  40359c:	stp	x20, x19, [sp, #96]
  4035a0:	ldr	x20, [x0]
  4035a4:	add	x29, sp, #0x10
  4035a8:	str	x0, [sp, #8]
  4035ac:	cmp	x20, x0
  4035b0:	b.ne	4035f4 <ferror@plt+0x1524>  // b.any
  4035b4:	ldr	x0, [sp, #8]
  4035b8:	bl	401f00 <free@plt>
  4035bc:	ldp	x20, x19, [sp, #96]
  4035c0:	ldp	x22, x21, [sp, #80]
  4035c4:	ldp	x24, x23, [sp, #64]
  4035c8:	ldp	x26, x25, [sp, #48]
  4035cc:	ldp	x28, x27, [sp, #32]
  4035d0:	ldp	x29, x30, [sp, #16]
  4035d4:	add	sp, sp, #0x70
  4035d8:	ret
  4035dc:	mov	x0, x20
  4035e0:	bl	401f00 <free@plt>
  4035e4:	ldr	x8, [sp, #8]
  4035e8:	mov	x20, x24
  4035ec:	cmp	x24, x8
  4035f0:	b.eq	4035b4 <ferror@plt+0x14e4>  // b.none
  4035f4:	mov	x25, x20
  4035f8:	ldr	x24, [x20]
  4035fc:	ldr	x21, [x25, #16]!
  403600:	cmp	x21, x25
  403604:	b.ne	403628 <ferror@plt+0x1558>  // b.any
  403608:	b	4035dc <ferror@plt+0x150c>
  40360c:	ldr	x0, [x21, #48]
  403610:	bl	401f00 <free@plt>
  403614:	mov	x0, x21
  403618:	bl	401f00 <free@plt>
  40361c:	cmp	x26, x25
  403620:	mov	x21, x26
  403624:	b.eq	4035dc <ferror@plt+0x150c>  // b.none
  403628:	mov	x27, x21
  40362c:	ldr	x26, [x21]
  403630:	ldr	x22, [x27, #16]!
  403634:	cmp	x22, x27
  403638:	b.ne	40365c <ferror@plt+0x158c>  // b.any
  40363c:	b	40360c <ferror@plt+0x153c>
  403640:	ldr	x0, [x22, #40]
  403644:	bl	401f00 <free@plt>
  403648:	mov	x0, x22
  40364c:	bl	401f00 <free@plt>
  403650:	cmp	x28, x27
  403654:	mov	x22, x28
  403658:	b.eq	40360c <ferror@plt+0x153c>  // b.none
  40365c:	ldr	x8, [x22, #32]
  403660:	ldr	x28, [x22]
  403664:	cbz	x8, 403640 <ferror@plt+0x1570>
  403668:	ldr	x23, [x8]
  40366c:	ldr	x8, [x22, #32]
  403670:	cmp	x23, x8
  403674:	b.eq	403640 <ferror@plt+0x1570>  // b.none
  403678:	ldr	x0, [x23, #40]
  40367c:	ldr	x19, [x23]
  403680:	bl	401f00 <free@plt>
  403684:	mov	x0, x23
  403688:	bl	401f00 <free@plt>
  40368c:	ldr	x8, [x22, #32]
  403690:	mov	x23, x19
  403694:	cmp	x19, x8
  403698:	b.ne	403678 <ferror@plt+0x15a8>  // b.any
  40369c:	b	403640 <ferror@plt+0x1570>
  4036a0:	stp	x29, x30, [sp, #-32]!
  4036a4:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  4036a8:	ldr	x0, [x8, #736]
  4036ac:	str	x19, [sp, #16]
  4036b0:	mov	x29, sp
  4036b4:	bl	40371c <ferror@plt+0x164c>
  4036b8:	cbz	w0, 4036cc <ferror@plt+0x15fc>
  4036bc:	bl	402060 <__errno_location@plt>
  4036c0:	ldr	w8, [x0]
  4036c4:	cmp	w8, #0x20
  4036c8:	b.ne	4036e8 <ferror@plt+0x1618>  // b.any
  4036cc:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  4036d0:	ldr	x0, [x8, #712]
  4036d4:	bl	40371c <ferror@plt+0x164c>
  4036d8:	cbnz	w0, 403708 <ferror@plt+0x1638>
  4036dc:	ldr	x19, [sp, #16]
  4036e0:	ldp	x29, x30, [sp], #32
  4036e4:	ret
  4036e8:	adrp	x1, 408000 <ferror@plt+0x5f30>
  4036ec:	add	x1, x1, #0x608
  4036f0:	mov	w2, #0x5                   	// #5
  4036f4:	mov	x0, xzr
  4036f8:	mov	w19, w8
  4036fc:	bl	401fe0 <dcgettext@plt>
  403700:	cbnz	w19, 403710 <ferror@plt+0x1640>
  403704:	bl	401fa0 <warnx@plt>
  403708:	mov	w0, #0x1                   	// #1
  40370c:	bl	401b90 <_exit@plt>
  403710:	bl	401eb0 <warn@plt>
  403714:	mov	w0, #0x1                   	// #1
  403718:	bl	401b90 <_exit@plt>
  40371c:	stp	x29, x30, [sp, #-32]!
  403720:	stp	x20, x19, [sp, #16]
  403724:	mov	x29, sp
  403728:	mov	x20, x0
  40372c:	bl	402060 <__errno_location@plt>
  403730:	mov	x19, x0
  403734:	str	wzr, [x0]
  403738:	mov	x0, x20
  40373c:	bl	4020d0 <ferror@plt>
  403740:	cbnz	w0, 403750 <ferror@plt+0x1680>
  403744:	mov	x0, x20
  403748:	bl	401f80 <fflush@plt>
  40374c:	cbz	w0, 403768 <ferror@plt+0x1698>
  403750:	ldr	w8, [x19]
  403754:	cmp	w8, #0x9
  403758:	csetm	w0, ne  // ne = any
  40375c:	ldp	x20, x19, [sp, #16]
  403760:	ldp	x29, x30, [sp], #32
  403764:	ret
  403768:	mov	x0, x20
  40376c:	bl	401cc0 <fileno@plt>
  403770:	tbnz	w0, #31, 403750 <ferror@plt+0x1680>
  403774:	bl	401be0 <dup@plt>
  403778:	tbnz	w0, #31, 403750 <ferror@plt+0x1680>
  40377c:	bl	401e00 <close@plt>
  403780:	cbnz	w0, 403750 <ferror@plt+0x1680>
  403784:	b	40375c <ferror@plt+0x168c>
  403788:	sub	sp, sp, #0x40
  40378c:	stp	x20, x19, [sp, #48]
  403790:	mov	x20, x1
  403794:	adrp	x1, 407000 <ferror@plt+0x4f30>
  403798:	add	x1, x1, #0xad0
  40379c:	stp	x29, x30, [sp, #16]
  4037a0:	stp	x22, x21, [sp, #32]
  4037a4:	add	x29, sp, #0x10
  4037a8:	mov	x21, x0
  4037ac:	str	xzr, [sp, #8]
  4037b0:	bl	401d00 <fopen@plt>
  4037b4:	cbz	x0, 403844 <ferror@plt+0x1774>
  4037b8:	mov	x19, x0
  4037bc:	add	x0, sp, #0x8
  4037c0:	mov	x1, sp
  4037c4:	mov	x2, x19
  4037c8:	bl	401ef0 <getline@plt>
  4037cc:	ldr	x21, [sp, #8]
  4037d0:	cmn	x0, #0x1
  4037d4:	b.eq	403820 <ferror@plt+0x1750>  // b.none
  4037d8:	ldrb	w22, [x21]
  4037dc:	cbz	w22, 4037bc <ferror@plt+0x16ec>
  4037e0:	bl	401ec0 <__ctype_b_loc@plt>
  4037e4:	ldr	x8, [x0]
  4037e8:	sxtb	x9, w22
  4037ec:	ldrh	w9, [x8, x9, lsl #1]
  4037f0:	tbz	w9, #13, 403800 <ferror@plt+0x1730>
  4037f4:	ldrb	w22, [x21, #1]!
  4037f8:	cbnz	w22, 4037e8 <ferror@plt+0x1718>
  4037fc:	b	4037bc <ferror@plt+0x16ec>
  403800:	and	w8, w22, #0xff
  403804:	cmp	w8, #0x23
  403808:	b.eq	4037bc <ferror@plt+0x16ec>  // b.none
  40380c:	cbz	w8, 4037bc <ferror@plt+0x16ec>
  403810:	mov	x0, x21
  403814:	mov	x1, x20
  403818:	bl	403864 <ferror@plt+0x1794>
  40381c:	b	4037bc <ferror@plt+0x16ec>
  403820:	mov	x0, x21
  403824:	bl	401f00 <free@plt>
  403828:	mov	x0, x19
  40382c:	bl	401cd0 <fclose@plt>
  403830:	ldp	x20, x19, [sp, #48]
  403834:	ldp	x22, x21, [sp, #32]
  403838:	ldp	x29, x30, [sp, #16]
  40383c:	add	sp, sp, #0x40
  403840:	ret
  403844:	adrp	x1, 408000 <ferror@plt+0x5f30>
  403848:	add	x1, x1, #0x63f
  40384c:	mov	w2, #0x5                   	// #5
  403850:	bl	401fe0 <dcgettext@plt>
  403854:	mov	x1, x0
  403858:	mov	w0, #0x1                   	// #1
  40385c:	mov	x2, x21
  403860:	bl	4020b0 <err@plt>
  403864:	stp	x29, x30, [sp, #-80]!
  403868:	stp	x20, x19, [sp, #64]
  40386c:	mov	x19, x0
  403870:	mov	w0, #0x28                  	// #40
  403874:	stp	x26, x25, [sp, #16]
  403878:	stp	x24, x23, [sp, #32]
  40387c:	stp	x22, x21, [sp, #48]
  403880:	mov	x29, sp
  403884:	mov	x21, x1
  403888:	bl	403a04 <ferror@plt+0x1934>
  40388c:	add	x20, x0, #0x10
  403890:	mov	x1, x21
  403894:	stp	x0, x0, [x0]
  403898:	stp	x20, x20, [x0, #16]
  40389c:	bl	403a44 <ferror@plt+0x1974>
  4038a0:	mov	x0, x19
  4038a4:	bl	403a60 <ferror@plt+0x1990>
  4038a8:	ldrb	w8, [x0]
  4038ac:	cbz	w8, 4039ec <ferror@plt+0x191c>
  4038b0:	mov	x22, x0
  4038b4:	mov	w24, #0x1                   	// #1
  4038b8:	mov	w25, #0x2                   	// #2
  4038bc:	b	4038fc <ferror@plt+0x182c>
  4038c0:	sub	x8, x26, x22
  4038c4:	add	x23, x8, #0x1
  4038c8:	mov	x0, x23
  4038cc:	bl	403ac8 <ferror@plt+0x19f8>
  4038d0:	mov	x1, x22
  4038d4:	mov	x2, x23
  4038d8:	str	x0, [x21, #48]
  4038dc:	bl	403b04 <ferror@plt+0x1a34>
  4038e0:	ldr	x0, [x21, #48]
  4038e4:	bl	403b2c <ferror@plt+0x1a5c>
  4038e8:	add	x0, x26, #0x1
  4038ec:	bl	403a60 <ferror@plt+0x1990>
  4038f0:	ldrb	w8, [x0]
  4038f4:	mov	x22, x0
  4038f8:	cbz	w8, 4039ec <ferror@plt+0x191c>
  4038fc:	mov	w0, #0x38                  	// #56
  403900:	bl	403a04 <ferror@plt+0x1934>
  403904:	add	x8, x0, #0x10
  403908:	mov	x1, x20
  40390c:	mov	x21, x0
  403910:	str	w24, [x0, #36]
  403914:	stp	x0, x0, [x0]
  403918:	stp	x8, x8, [x0, #16]
  40391c:	bl	403a44 <ferror@plt+0x1974>
  403920:	bl	401ec0 <__ctype_b_loc@plt>
  403924:	ldr	x26, [x0]
  403928:	ldrsb	x8, [x22]
  40392c:	ldrh	w8, [x26, x8, lsl #1]
  403930:	tbz	w8, #11, 40396c <ferror@plt+0x189c>
  403934:	mov	x23, x22
  403938:	ldrsb	x9, [x23], #1
  40393c:	ldrh	w8, [x26, x9, lsl #1]
  403940:	tbnz	w8, #11, 403938 <ferror@plt+0x1868>
  403944:	and	w9, w9, #0xff
  403948:	cmp	w9, #0x2f
  40394c:	b.eq	403954 <ferror@plt+0x1884>  // b.none
  403950:	tbz	w8, #13, 4039e4 <ferror@plt+0x1914>
  403954:	mov	x0, x22
  403958:	bl	401ce0 <atoi@plt>
  40395c:	stp	w25, w0, [x21, #32]
  403960:	mov	x0, x23
  403964:	bl	403a60 <ferror@plt+0x1990>
  403968:	mov	x22, x0
  40396c:	ldrb	w8, [x22]
  403970:	cmp	w8, #0x2f
  403974:	b.ne	403984 <ferror@plt+0x18b4>  // b.any
  403978:	add	x0, x22, #0x1
  40397c:	bl	403a60 <ferror@plt+0x1990>
  403980:	mov	x22, x0
  403984:	ldrsb	x8, [x22]
  403988:	ldrh	w8, [x26, x8, lsl #1]
  40398c:	tbz	w8, #11, 4039bc <ferror@plt+0x18ec>
  403990:	mov	x23, x22
  403994:	ldrsb	x8, [x23], #1
  403998:	ldrh	w8, [x26, x8, lsl #1]
  40399c:	tbnz	w8, #11, 403994 <ferror@plt+0x18c4>
  4039a0:	tbz	w8, #13, 4039e4 <ferror@plt+0x1914>
  4039a4:	mov	x0, x22
  4039a8:	bl	401ce0 <atoi@plt>
  4039ac:	str	w0, [x21, #40]
  4039b0:	mov	x0, x23
  4039b4:	bl	403a60 <ferror@plt+0x1990>
  4039b8:	mov	x22, x0
  4039bc:	ldrb	w8, [x22]
  4039c0:	cmp	w8, #0x22
  4039c4:	b.ne	4039e4 <ferror@plt+0x1914>  // b.any
  4039c8:	add	x22, x22, #0x1
  4039cc:	mov	x26, x22
  4039d0:	ldrb	w8, [x26]
  4039d4:	cmp	w8, #0x22
  4039d8:	b.eq	4038c0 <ferror@plt+0x17f0>  // b.none
  4039dc:	add	x26, x26, #0x1
  4039e0:	cbnz	w8, 4039d0 <ferror@plt+0x1900>
  4039e4:	mov	x0, x19
  4039e8:	bl	403a94 <ferror@plt+0x19c4>
  4039ec:	ldp	x20, x19, [sp, #64]
  4039f0:	ldp	x22, x21, [sp, #48]
  4039f4:	ldp	x24, x23, [sp, #32]
  4039f8:	ldp	x26, x25, [sp, #16]
  4039fc:	ldp	x29, x30, [sp], #80
  403a00:	ret
  403a04:	stp	x29, x30, [sp, #-32]!
  403a08:	str	x19, [sp, #16]
  403a0c:	mov	x19, x0
  403a10:	mov	w0, #0x1                   	// #1
  403a14:	mov	x1, x19
  403a18:	mov	x29, sp
  403a1c:	bl	401d80 <calloc@plt>
  403a20:	cbz	x0, 403a30 <ferror@plt+0x1960>
  403a24:	ldr	x19, [sp, #16]
  403a28:	ldp	x29, x30, [sp], #32
  403a2c:	ret
  403a30:	adrp	x1, 407000 <ferror@plt+0x4f30>
  403a34:	add	x1, x1, #0xd4e
  403a38:	mov	w0, #0x1                   	// #1
  403a3c:	mov	x2, x19
  403a40:	bl	4020b0 <err@plt>
  403a44:	stp	x29, x30, [sp, #-16]!
  403a48:	mov	x2, x1
  403a4c:	ldr	x1, [x1, #8]
  403a50:	mov	x29, sp
  403a54:	bl	404860 <ferror@plt+0x2790>
  403a58:	ldp	x29, x30, [sp], #16
  403a5c:	ret
  403a60:	stp	x29, x30, [sp, #-32]!
  403a64:	str	x19, [sp, #16]
  403a68:	mov	x29, sp
  403a6c:	mov	x19, x0
  403a70:	bl	401ec0 <__ctype_b_loc@plt>
  403a74:	ldr	x8, [x0]
  403a78:	sub	x0, x19, #0x1
  403a7c:	ldrsb	x9, [x0, #1]!
  403a80:	ldrh	w9, [x8, x9, lsl #1]
  403a84:	tbnz	w9, #13, 403a7c <ferror@plt+0x19ac>
  403a88:	ldr	x19, [sp, #16]
  403a8c:	ldp	x29, x30, [sp], #32
  403a90:	ret
  403a94:	stp	x29, x30, [sp, #-32]!
  403a98:	adrp	x1, 408000 <ferror@plt+0x5f30>
  403a9c:	str	x19, [sp, #16]
  403aa0:	mov	x19, x0
  403aa4:	add	x1, x1, #0x697
  403aa8:	mov	w2, #0x5                   	// #5
  403aac:	mov	x0, xzr
  403ab0:	mov	x29, sp
  403ab4:	bl	401fe0 <dcgettext@plt>
  403ab8:	mov	x1, x0
  403abc:	mov	w0, #0x1                   	// #1
  403ac0:	mov	x2, x19
  403ac4:	bl	402010 <errx@plt>
  403ac8:	stp	x29, x30, [sp, #-32]!
  403acc:	str	x19, [sp, #16]
  403ad0:	mov	x29, sp
  403ad4:	mov	x19, x0
  403ad8:	bl	401d10 <malloc@plt>
  403adc:	cbz	x19, 403ae4 <ferror@plt+0x1a14>
  403ae0:	cbz	x0, 403af0 <ferror@plt+0x1a20>
  403ae4:	ldr	x19, [sp, #16]
  403ae8:	ldp	x29, x30, [sp], #32
  403aec:	ret
  403af0:	adrp	x1, 407000 <ferror@plt+0x4f30>
  403af4:	add	x1, x1, #0xd4e
  403af8:	mov	w0, #0x1                   	// #1
  403afc:	mov	x2, x19
  403b00:	bl	4020b0 <err@plt>
  403b04:	stp	x29, x30, [sp, #-32]!
  403b08:	str	x19, [sp, #16]
  403b0c:	sub	x19, x2, #0x1
  403b10:	mov	x2, x19
  403b14:	mov	x29, sp
  403b18:	bl	402000 <strncpy@plt>
  403b1c:	strb	wzr, [x0, x19]
  403b20:	ldr	x19, [sp, #16]
  403b24:	ldp	x29, x30, [sp], #32
  403b28:	ret
  403b2c:	adrp	x9, 408000 <ferror@plt+0x5f30>
  403b30:	add	x9, x9, #0x614
  403b34:	mov	x8, x0
  403b38:	b	403b4c <ferror@plt+0x1a7c>
  403b3c:	and	w10, w11, #0xff
  403b40:	strb	w10, [x8]
  403b44:	add	x0, x0, #0x1
  403b48:	add	x8, x8, #0x1
  403b4c:	ldrb	w10, [x0]
  403b50:	cmp	w10, #0x5c
  403b54:	b.eq	403b60 <ferror@plt+0x1a90>  // b.none
  403b58:	cbnz	w10, 403b44 <ferror@plt+0x1a74>
  403b5c:	b	403bb4 <ferror@plt+0x1ae4>
  403b60:	ldrsb	w11, [x0, #1]!
  403b64:	sub	w10, w11, #0x61
  403b68:	cmp	w10, #0x15
  403b6c:	b.hi	403b3c <ferror@plt+0x1a6c>  // b.pmore
  403b70:	adr	x12, 403b3c <ferror@plt+0x1a6c>
  403b74:	ldrb	w13, [x9, x10]
  403b78:	add	x12, x12, x13, lsl #2
  403b7c:	mov	w10, #0x7                   	// #7
  403b80:	br	x12
  403b84:	mov	w10, #0x8                   	// #8
  403b88:	b	403b40 <ferror@plt+0x1a70>
  403b8c:	mov	w10, #0xc                   	// #12
  403b90:	b	403b40 <ferror@plt+0x1a70>
  403b94:	mov	w10, #0xa                   	// #10
  403b98:	b	403b40 <ferror@plt+0x1a70>
  403b9c:	mov	w10, #0xd                   	// #13
  403ba0:	b	403b40 <ferror@plt+0x1a70>
  403ba4:	mov	w10, #0x9                   	// #9
  403ba8:	b	403b40 <ferror@plt+0x1a70>
  403bac:	mov	w10, #0xb                   	// #11
  403bb0:	b	403b40 <ferror@plt+0x1a70>
  403bb4:	strb	wzr, [x8]
  403bb8:	ret
  403bbc:	stp	x29, x30, [sp, #-96]!
  403bc0:	stp	x28, x27, [sp, #16]
  403bc4:	stp	x26, x25, [sp, #32]
  403bc8:	stp	x24, x23, [sp, #48]
  403bcc:	stp	x22, x21, [sp, #64]
  403bd0:	stp	x20, x19, [sp, #80]
  403bd4:	mov	x19, x0
  403bd8:	ldr	x27, [x19, #16]!
  403bdc:	mov	x29, sp
  403be0:	cmp	x27, x19
  403be4:	b.eq	403d3c <ferror@plt+0x1c6c>  // b.none
  403be8:	mov	x23, #0x1                   	// #1
  403bec:	movk	x23, #0x2809, lsl #32
  403bf0:	adrp	x21, 408000 <ferror@plt+0x5f30>
  403bf4:	mov	w20, wzr
  403bf8:	mov	w28, #0x1                   	// #1
  403bfc:	movk	x23, #0x3ff, lsl #48
  403c00:	add	x21, x21, #0x64d
  403c04:	b	403c1c <ferror@plt+0x1b4c>
  403c08:	ldr	w8, [x27, #36]
  403c0c:	ldr	x27, [x27]
  403c10:	madd	w20, w8, w22, w20
  403c14:	cmp	x27, x19
  403c18:	b.eq	403d40 <ferror@plt+0x1c70>  // b.none
  403c1c:	ldr	w22, [x27, #40]
  403c20:	cbnz	w22, 403c08 <ferror@plt+0x1b38>
  403c24:	ldr	x8, [x27, #48]
  403c28:	mov	w24, wzr
  403c2c:	add	x25, x8, #0x1
  403c30:	ldrb	w9, [x8]
  403c34:	cbz	w9, 403c08 <ferror@plt+0x1b38>
  403c38:	cmp	w9, #0x25
  403c3c:	b.eq	403c54 <ferror@plt+0x1b84>  // b.none
  403c40:	add	x8, x8, #0x1
  403c44:	add	x25, x25, #0x1
  403c48:	ldrb	w9, [x8]
  403c4c:	cbnz	w9, 403c38 <ferror@plt+0x1b68>
  403c50:	b	403c08 <ferror@plt+0x1b38>
  403c54:	ldrb	w8, [x25], #1
  403c58:	cmp	x8, #0x3f
  403c5c:	b.hi	403c6c <ferror@plt+0x1b9c>  // b.pmore
  403c60:	lsl	x9, x28, x8
  403c64:	and	x9, x9, x23
  403c68:	cbnz	x9, 403c54 <ferror@plt+0x1b84>
  403c6c:	cmp	w8, #0x2e
  403c70:	b.ne	403ca4 <ferror@plt+0x1bd4>  // b.any
  403c74:	bl	401ec0 <__ctype_b_loc@plt>
  403c78:	ldr	x26, [x0]
  403c7c:	ldrsb	x8, [x25]
  403c80:	ldrh	w8, [x26, x8, lsl #1]
  403c84:	tbz	w8, #11, 403ca8 <ferror@plt+0x1bd8>
  403c88:	mov	x0, x25
  403c8c:	bl	401ce0 <atoi@plt>
  403c90:	mov	w24, w0
  403c94:	ldrsb	x8, [x25, #1]!
  403c98:	ldrh	w8, [x26, x8, lsl #1]
  403c9c:	tbnz	w8, #11, 403c94 <ferror@plt+0x1bc4>
  403ca0:	b	403ca8 <ferror@plt+0x1bd8>
  403ca4:	sub	x25, x25, #0x1
  403ca8:	ldrsb	w26, [x25]
  403cac:	mov	w2, #0x7                   	// #7
  403cb0:	mov	x0, x21
  403cb4:	mov	w1, w26
  403cb8:	bl	401fb0 <memchr@plt>
  403cbc:	cbz	x0, 403ccc <ferror@plt+0x1bfc>
  403cc0:	add	w22, w22, #0x4
  403cc4:	add	x8, x25, #0x1
  403cc8:	b	403c2c <ferror@plt+0x1b5c>
  403ccc:	adrp	x0, 408000 <ferror@plt+0x5f30>
  403cd0:	mov	w2, #0x6                   	// #6
  403cd4:	add	x0, x0, #0x654
  403cd8:	mov	w1, w26
  403cdc:	bl	401fb0 <memchr@plt>
  403ce0:	cbz	x0, 403cf0 <ferror@plt+0x1c20>
  403ce4:	add	w22, w22, #0x8
  403ce8:	add	x8, x25, #0x1
  403cec:	b	403c2c <ferror@plt+0x1b5c>
  403cf0:	cmp	w26, #0x5f
  403cf4:	b.eq	403d18 <ferror@plt+0x1c48>  // b.none
  403cf8:	and	w8, w26, #0xff
  403cfc:	cmp	w8, #0x63
  403d00:	b.eq	403d30 <ferror@plt+0x1c60>  // b.none
  403d04:	cmp	w8, #0x73
  403d08:	b.ne	403d34 <ferror@plt+0x1c64>  // b.any
  403d0c:	add	w22, w24, w22
  403d10:	add	x8, x25, #0x1
  403d14:	b	403c2c <ferror@plt+0x1b5c>
  403d18:	ldrsb	w1, [x25, #1]!
  403d1c:	adrp	x0, 408000 <ferror@plt+0x5f30>
  403d20:	mov	w2, #0x4                   	// #4
  403d24:	add	x0, x0, #0x65a
  403d28:	bl	401fb0 <memchr@plt>
  403d2c:	cbz	x0, 403d34 <ferror@plt+0x1c64>
  403d30:	add	w22, w22, #0x1
  403d34:	add	x8, x25, #0x1
  403d38:	b	403c2c <ferror@plt+0x1b5c>
  403d3c:	mov	w20, wzr
  403d40:	mov	w0, w20
  403d44:	ldp	x20, x19, [sp, #80]
  403d48:	ldp	x22, x21, [sp, #64]
  403d4c:	ldp	x24, x23, [sp, #48]
  403d50:	ldp	x26, x25, [sp, #32]
  403d54:	ldp	x28, x27, [sp, #16]
  403d58:	ldp	x29, x30, [sp], #96
  403d5c:	ret
  403d60:	sub	sp, sp, #0xa0
  403d64:	stp	x29, x30, [sp, #64]
  403d68:	stp	x28, x27, [sp, #80]
  403d6c:	stp	x26, x25, [sp, #96]
  403d70:	stp	x24, x23, [sp, #112]
  403d74:	stp	x22, x21, [sp, #128]
  403d78:	stp	x20, x19, [sp, #144]
  403d7c:	mov	x21, x0
  403d80:	str	x0, [sp, #24]
  403d84:	ldr	x23, [x21, #16]!
  403d88:	add	x29, sp, #0x40
  403d8c:	str	x1, [sp, #16]
  403d90:	cmp	x23, x21
  403d94:	str	x21, [sp, #32]
  403d98:	b.eq	404248 <ferror@plt+0x2178>  // b.none
  403d9c:	mov	x22, #0x1                   	// #1
  403da0:	mov	x27, #0x1                   	// #1
  403da4:	movk	x22, #0x2809, lsl #32
  403da8:	movk	x27, #0x6809, lsl #32
  403dac:	mov	w19, #0x1                   	// #1
  403db0:	movk	x22, #0x3ff, lsl #48
  403db4:	movk	x27, #0x3ff, lsl #48
  403db8:	str	wzr, [sp, #12]
  403dbc:	b	403dcc <ferror@plt+0x1cfc>
  403dc0:	ldr	x23, [x23]
  403dc4:	cmp	x23, x21
  403dc8:	b.eq	404248 <ferror@plt+0x2178>  // b.none
  403dcc:	ldr	x26, [x23, #48]
  403dd0:	ldrb	w8, [x26]
  403dd4:	cbz	w8, 404210 <ferror@plt+0x2140>
  403dd8:	add	x20, x23, #0x10
  403ddc:	stur	wzr, [x29, #-20]
  403de0:	mov	w0, #0x38                  	// #56
  403de4:	mov	x24, x26
  403de8:	bl	403a04 <ferror@plt+0x1934>
  403dec:	mov	x1, x20
  403df0:	mov	x28, x0
  403df4:	stp	x0, x0, [x0]
  403df8:	bl	403a44 <ferror@plt+0x1974>
  403dfc:	add	x25, x26, #0x1
  403e00:	mov	x8, x26
  403e04:	ldrb	w9, [x8]
  403e08:	cbz	w9, 4041fc <ferror@plt+0x212c>
  403e0c:	cmp	w9, #0x25
  403e10:	b.eq	403e28 <ferror@plt+0x1d58>  // b.none
  403e14:	add	x8, x8, #0x1
  403e18:	add	x25, x25, #0x1
  403e1c:	ldrb	w9, [x8]
  403e20:	cbnz	w9, 403e0c <ferror@plt+0x1d3c>
  403e24:	b	4041fc <ferror@plt+0x212c>
  403e28:	stur	x20, [x29, #-16]
  403e2c:	ldr	w20, [x23, #40]
  403e30:	cbz	w20, 403e58 <ferror@plt+0x1d88>
  403e34:	ldrb	w9, [x8, #1]!
  403e38:	mov	w19, #0x1                   	// #1
  403e3c:	cmp	x9, #0x3f
  403e40:	b.hi	403e50 <ferror@plt+0x1d80>  // b.pmore
  403e44:	lsl	x9, x19, x9
  403e48:	and	x9, x9, x27
  403e4c:	cbnz	x9, 403e34 <ferror@plt+0x1d64>
  403e50:	mov	x25, x8
  403e54:	b	403ebc <ferror@plt+0x1dec>
  403e58:	ldrb	w8, [x25], #1
  403e5c:	cmp	x8, #0x3f
  403e60:	b.hi	403e70 <ferror@plt+0x1da0>  // b.pmore
  403e64:	lsl	x9, x19, x8
  403e68:	and	x9, x9, x22
  403e6c:	cbnz	x9, 403e58 <ferror@plt+0x1d88>
  403e70:	cmp	w8, #0x2e
  403e74:	b.ne	403e94 <ferror@plt+0x1dc4>  // b.any
  403e78:	bl	401ec0 <__ctype_b_loc@plt>
  403e7c:	ldr	x19, [x0]
  403e80:	ldrsb	x8, [x25]
  403e84:	ldrh	w8, [x19, x8, lsl #1]
  403e88:	tbnz	w8, #11, 403ea0 <ferror@plt+0x1dd0>
  403e8c:	mov	w19, wzr
  403e90:	b	403ebc <ferror@plt+0x1dec>
  403e94:	mov	w19, wzr
  403e98:	sub	x25, x25, #0x1
  403e9c:	b	403ebc <ferror@plt+0x1dec>
  403ea0:	mov	x0, x25
  403ea4:	bl	401ce0 <atoi@plt>
  403ea8:	str	w0, [sp, #12]
  403eac:	ldrsb	x8, [x25, #1]!
  403eb0:	ldrh	w8, [x19, x8, lsl #1]
  403eb4:	tbnz	w8, #11, 403eac <ferror@plt+0x1ddc>
  403eb8:	mov	w19, #0x2                   	// #2
  403ebc:	mov	x26, x25
  403ec0:	ldrsb	w22, [x26], #1
  403ec4:	sturb	wzr, [x29, #-3]
  403ec8:	cmp	w22, #0x63
  403ecc:	sturb	w22, [x29, #-4]
  403ed0:	b.ne	403ef0 <ferror@plt+0x1e20>  // b.any
  403ed4:	cmp	w20, #0x1
  403ed8:	mov	w8, #0x8                   	// #8
  403edc:	str	w8, [x28, #16]
  403ee0:	b.hi	404370 <ferror@plt+0x22a0>  // b.pmore
  403ee4:	mov	w8, #0x1                   	// #1
  403ee8:	str	w8, [x28, #20]
  403eec:	b	403f68 <ferror@plt+0x1e98>
  403ef0:	adrp	x0, 408000 <ferror@plt+0x5f30>
  403ef4:	mov	w2, #0x3                   	// #3
  403ef8:	add	x0, x0, #0x65e
  403efc:	mov	w1, w22
  403f00:	and	w21, w22, #0xff
  403f04:	bl	401fb0 <memchr@plt>
  403f08:	cbz	x0, 403f14 <ferror@plt+0x1e44>
  403f0c:	mov	w8, #0x20                  	// #32
  403f10:	b	403f30 <ferror@plt+0x1e60>
  403f14:	adrp	x0, 408000 <ferror@plt+0x5f30>
  403f18:	mov	w2, #0x5                   	// #5
  403f1c:	add	x0, x0, #0x64f
  403f20:	mov	w1, w22
  403f24:	bl	401fb0 <memchr@plt>
  403f28:	cbz	x0, 4040a4 <ferror@plt+0x1fd4>
  403f2c:	mov	w8, #0x200                 	// #512
  403f30:	sturb	w21, [x29, #-2]
  403f34:	ldr	x21, [sp, #32]
  403f38:	str	w8, [x28, #16]
  403f3c:	mov	w8, #0x6c6c                	// #27756
  403f40:	cmp	w20, #0x8
  403f44:	sturh	w8, [x29, #-4]
  403f48:	mov	w8, #0x1                   	// #1
  403f4c:	sturb	wzr, [x29, #-1]
  403f50:	b.hi	404370 <ferror@plt+0x22a0>  // b.pmore
  403f54:	lsl	w8, w8, w20
  403f58:	mov	w9, #0x116                 	// #278
  403f5c:	tst	w8, w9
  403f60:	b.eq	404094 <ferror@plt+0x1fc4>  // b.none
  403f64:	str	w20, [x28, #20]
  403f68:	ldur	x20, [x29, #-16]
  403f6c:	ldrb	w8, [x26]
  403f70:	cmp	w8, #0x5f
  403f74:	b.ne	403fe8 <ferror@plt+0x1f18>  // b.any
  403f78:	ldrb	w8, [x26, #1]
  403f7c:	cmp	w8, #0x4c
  403f80:	b.ne	403fe8 <ferror@plt+0x1f18>  // b.any
  403f84:	bl	406828 <ferror@plt+0x4758>
  403f88:	cbz	w0, 403fd4 <ferror@plt+0x1f04>
  403f8c:	mov	w1, #0x5b                  	// #91
  403f90:	mov	x0, x26
  403f94:	bl	401f60 <strchr@plt>
  403f98:	mov	x22, x0
  403f9c:	mov	w1, #0x5d                  	// #93
  403fa0:	mov	x0, x26
  403fa4:	bl	401e10 <strrchr@plt>
  403fa8:	cbz	x22, 404340 <ferror@plt+0x2270>
  403fac:	cbz	x0, 404340 <ferror@plt+0x2270>
  403fb0:	add	x8, x22, #0x1
  403fb4:	add	x26, x0, #0x1
  403fb8:	sub	x1, x0, x8
  403fbc:	mov	x0, x8
  403fc0:	bl	4047f4 <ferror@plt+0x2724>
  403fc4:	ldr	w1, [x28, #20]
  403fc8:	bl	40448c <ferror@plt+0x23bc>
  403fcc:	str	x0, [x28, #32]
  403fd0:	b	403fe8 <ferror@plt+0x1f18>
  403fd4:	mov	w1, #0x5d                  	// #93
  403fd8:	mov	x0, x26
  403fdc:	bl	401e10 <strrchr@plt>
  403fe0:	cbz	x0, 404344 <ferror@plt+0x2274>
  403fe4:	add	x26, x0, #0x1
  403fe8:	ldrb	w19, [x26]
  403fec:	mov	x0, x24
  403ff0:	strb	wzr, [x25]
  403ff4:	bl	401bb0 <strlen@plt>
  403ff8:	mov	x22, x0
  403ffc:	sub	x0, x29, #0x4
  404000:	bl	401bb0 <strlen@plt>
  404004:	add	x8, x22, x0
  404008:	add	x0, x8, #0x1
  40400c:	bl	403ac8 <ferror@plt+0x19f8>
  404010:	mov	x1, x24
  404014:	str	x0, [x28, #40]
  404018:	bl	401f90 <strcpy@plt>
  40401c:	ldr	x0, [x28, #40]
  404020:	sub	x1, x29, #0x4
  404024:	bl	401d50 <strcat@plt>
  404028:	strb	w19, [x26]
  40402c:	ldr	x8, [x28, #40]
  404030:	ldrb	w9, [x28, #16]
  404034:	sub	x10, x25, x24
  404038:	add	x8, x8, x10
  40403c:	str	x8, [x28, #24]
  404040:	tbnz	w9, #0, 404078 <ferror@plt+0x1fa8>
  404044:	ldr	w8, [x23, #40]
  404048:	mov	x22, #0x1                   	// #1
  40404c:	movk	x22, #0x2809, lsl #32
  404050:	movk	x22, #0x3ff, lsl #48
  404054:	mov	w19, #0x1                   	// #1
  404058:	cbz	w8, 40406c <ferror@plt+0x1f9c>
  40405c:	ldur	w8, [x29, #-20]
  404060:	cbnz	w8, 404350 <ferror@plt+0x2280>
  404064:	add	w8, w8, #0x1
  404068:	stur	w8, [x29, #-20]
  40406c:	ldrb	w8, [x26]
  404070:	cbnz	w8, 403de0 <ferror@plt+0x1d10>
  404074:	b	404210 <ferror@plt+0x2140>
  404078:	mov	x22, #0x1                   	// #1
  40407c:	movk	x22, #0x2809, lsl #32
  404080:	mov	w19, #0x1                   	// #1
  404084:	movk	x22, #0x3ff, lsl #48
  404088:	ldrb	w8, [x26]
  40408c:	cbnz	w8, 403de0 <ferror@plt+0x1d10>
  404090:	b	404210 <ferror@plt+0x2140>
  404094:	cbnz	w20, 404370 <ferror@plt+0x22a0>
  404098:	mov	w8, #0x4                   	// #4
  40409c:	str	w8, [x28, #20]
  4040a0:	b	403f68 <ferror@plt+0x1e98>
  4040a4:	adrp	x0, 408000 <ferror@plt+0x5f30>
  4040a8:	mov	w2, #0x6                   	// #6
  4040ac:	add	x0, x0, #0x654
  4040b0:	mov	w1, w22
  4040b4:	bl	401fb0 <memchr@plt>
  4040b8:	cbz	x0, 4040f0 <ferror@plt+0x2020>
  4040bc:	cmp	w20, #0x8
  4040c0:	mov	w8, #0x10                  	// #16
  4040c4:	str	w8, [x28, #16]
  4040c8:	b.eq	4040e8 <ferror@plt+0x2018>  // b.none
  4040cc:	cmp	w20, #0x4
  4040d0:	b.eq	4040e8 <ferror@plt+0x2018>  // b.none
  4040d4:	ldr	x21, [sp, #32]
  4040d8:	cbnz	w20, 404370 <ferror@plt+0x22a0>
  4040dc:	mov	w8, #0x8                   	// #8
  4040e0:	str	w8, [x28, #20]
  4040e4:	b	403f68 <ferror@plt+0x1e98>
  4040e8:	ldr	x21, [sp, #32]
  4040ec:	b	403f64 <ferror@plt+0x1e94>
  4040f0:	cmp	w21, #0x5f
  4040f4:	mov	w11, #0x1                   	// #1
  4040f8:	b.eq	40412c <ferror@plt+0x205c>  // b.none
  4040fc:	cmp	w21, #0x73
  404100:	b.ne	40437c <ferror@plt+0x22ac>  // b.any
  404104:	ldr	x21, [sp, #32]
  404108:	cmp	w19, #0x1
  40410c:	mov	w8, #0x80                  	// #128
  404110:	str	w8, [x28, #16]
  404114:	b.eq	403f64 <ferror@plt+0x1e94>  // b.none
  404118:	cmp	w19, #0x2
  40411c:	b.eq	404164 <ferror@plt+0x2094>  // b.none
  404120:	ldur	x20, [x29, #-16]
  404124:	cbnz	w19, 403f6c <ferror@plt+0x1e9c>
  404128:	b	404388 <ferror@plt+0x22b8>
  40412c:	ldrsb	w9, [x25, #1]
  404130:	sub	w8, w9, #0x61
  404134:	cmp	w8, #0x14
  404138:	b.hi	404170 <ferror@plt+0x20a0>  // b.pmore
  40413c:	adrp	x12, 408000 <ferror@plt+0x5f30>
  404140:	add	x12, x12, #0x62a
  404144:	adr	x9, 404158 <ferror@plt+0x2088>
  404148:	ldrb	w10, [x12, x8]
  40414c:	add	x9, x9, x10, lsl #2
  404150:	ldr	x21, [sp, #32]
  404154:	br	x9
  404158:	mov	w8, #0x4                   	// #4
  40415c:	str	w8, [x28, #16]
  404160:	b	4041e8 <ferror@plt+0x2118>
  404164:	ldr	w8, [sp, #12]
  404168:	str	w8, [x28, #20]
  40416c:	b	403f68 <ferror@plt+0x1e98>
  404170:	ldr	x21, [sp, #32]
  404174:	cmp	w9, #0x41
  404178:	b.ne	40438c <ferror@plt+0x22bc>  // b.any
  40417c:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  404180:	str	x23, [x8, #824]
  404184:	ldr	w8, [x23, #32]
  404188:	orr	w8, w8, #0x1
  40418c:	str	w8, [x23, #32]
  404190:	str	w11, [x28, #16]
  404194:	ldrsb	w22, [x25, #2]
  404198:	adrp	x0, 408000 <ferror@plt+0x5f30>
  40419c:	mov	w2, #0x4                   	// #4
  4041a0:	add	x0, x0, #0x661
  4041a4:	mov	w1, w22
  4041a8:	bl	401fb0 <memchr@plt>
  4041ac:	cbz	x0, 404398 <ferror@plt+0x22c8>
  4041b0:	and	w8, w22, #0xff
  4041b4:	mov	w9, #0x6c6c                	// #27756
  4041b8:	add	x26, x25, #0x3
  4041bc:	sturh	w9, [x29, #-4]
  4041c0:	sturb	w8, [x29, #-2]
  4041c4:	sturb	wzr, [x29, #-1]
  4041c8:	b	403f68 <ferror@plt+0x1e98>
  4041cc:	mov	w8, #0x40                  	// #64
  4041d0:	str	w8, [x28, #16]
  4041d4:	mov	w8, #0x63                  	// #99
  4041d8:	sturb	w8, [x29, #-4]
  4041dc:	b	4041e8 <ferror@plt+0x2118>
  4041e0:	mov	w8, #0x100                 	// #256
  4041e4:	str	w8, [x28, #16]
  4041e8:	cmp	w20, #0x1
  4041ec:	b.hi	4043a4 <ferror@plt+0x22d4>  // b.pmore
  4041f0:	add	x26, x25, #0x2
  4041f4:	str	w11, [x28, #20]
  4041f8:	b	403f68 <ferror@plt+0x1e98>
  4041fc:	mov	x0, x24
  404200:	bl	4043b0 <ferror@plt+0x22e0>
  404204:	mov	w8, #0x400                 	// #1024
  404208:	str	x0, [x28, #40]
  40420c:	str	w8, [x28, #16]
  404210:	ldr	w8, [x23, #40]
  404214:	cbnz	w8, 403dc0 <ferror@plt+0x1cf0>
  404218:	mov	x8, x23
  40421c:	ldr	x9, [x8, #16]!
  404220:	cmp	x9, x8
  404224:	b.eq	403dc0 <ferror@plt+0x1cf0>  // b.none
  404228:	ldr	w10, [x23, #40]
  40422c:	ldr	w11, [x9, #20]
  404230:	ldr	x9, [x9]
  404234:	add	w10, w10, w11
  404238:	cmp	x9, x8
  40423c:	b.ne	40422c <ferror@plt+0x215c>  // b.any
  404240:	str	w10, [x23, #40]
  404244:	b	403dc0 <ferror@plt+0x1cf0>
  404248:	ldr	x22, [x21]
  40424c:	ldp	x25, x24, [sp, #16]
  404250:	cmp	x22, x21
  404254:	b.ne	404290 <ferror@plt+0x21c0>  // b.any
  404258:	ldp	x20, x19, [sp, #144]
  40425c:	ldp	x22, x21, [sp, #128]
  404260:	ldp	x24, x23, [sp, #112]
  404264:	ldp	x26, x25, [sp, #96]
  404268:	ldp	x28, x27, [sp, #80]
  40426c:	ldp	x29, x30, [sp, #64]
  404270:	add	sp, sp, #0xa0
  404274:	ret
  404278:	mov	x8, xzr
  40427c:	cbz	x8, 404284 <ferror@plt+0x21b4>
  404280:	str	x8, [x19, #48]
  404284:	ldr	x22, [x22]
  404288:	cmp	x22, x21
  40428c:	b.eq	404258 <ferror@plt+0x2188>  // b.none
  404290:	mov	x0, x22
  404294:	mov	x1, x21
  404298:	bl	404840 <ferror@plt+0x2770>
  40429c:	cbz	w0, 4042d0 <ferror@plt+0x2200>
  4042a0:	ldrsw	x8, [x24, #32]
  4042a4:	ldr	x9, [x25, #16]
  4042a8:	subs	x8, x9, x8
  4042ac:	b.le	4042d0 <ferror@plt+0x2200>
  4042b0:	ldrb	w9, [x22, #32]
  4042b4:	tbnz	w9, #1, 4042d0 <ferror@plt+0x2200>
  4042b8:	ldrsw	x9, [x22, #40]
  4042bc:	cbz	w9, 4042d0 <ferror@plt+0x2200>
  4042c0:	ldr	w10, [x22, #36]
  4042c4:	sdiv	x8, x8, x9
  4042c8:	add	w8, w10, w8
  4042cc:	str	w8, [x22, #36]
  4042d0:	ldr	w8, [x22, #36]
  4042d4:	cmp	w8, #0x2
  4042d8:	b.lt	404284 <ferror@plt+0x21b4>  // b.tstop
  4042dc:	add	x23, x22, #0x10
  4042e0:	mov	x0, x23
  4042e4:	bl	404850 <ferror@plt+0x2780>
  4042e8:	cbnz	w0, 404284 <ferror@plt+0x21b4>
  4042ec:	ldr	x19, [x22, #24]
  4042f0:	cmp	x19, x23
  4042f4:	b.eq	404284 <ferror@plt+0x21b4>  // b.none
  4042f8:	cbz	x19, 404284 <ferror@plt+0x21b4>
  4042fc:	ldr	x9, [x19, #40]
  404300:	ldrb	w8, [x9]
  404304:	cbz	w8, 404278 <ferror@plt+0x21a8>
  404308:	sub	x20, x9, #0x1
  40430c:	mov	w21, w8
  404310:	ldrb	w8, [x20, #2]
  404314:	add	x20, x20, #0x1
  404318:	cbnz	w8, 40430c <ferror@plt+0x223c>
  40431c:	bl	401ec0 <__ctype_b_loc@plt>
  404320:	ldr	x8, [x0]
  404324:	sxtb	x9, w21
  404328:	ldr	x21, [sp, #32]
  40432c:	ldrh	w8, [x8, x9, lsl #1]
  404330:	tst	w8, #0x2000
  404334:	csel	x8, xzr, x20, eq  // eq = none
  404338:	cbnz	x8, 404280 <ferror@plt+0x21b0>
  40433c:	b	404284 <ferror@plt+0x21b4>
  404340:	bl	404458 <ferror@plt+0x2388>
  404344:	adrp	x0, 408000 <ferror@plt+0x5f30>
  404348:	add	x0, x0, #0x665
  40434c:	bl	404458 <ferror@plt+0x2388>
  404350:	adrp	x1, 408000 <ferror@plt+0x5f30>
  404354:	add	x1, x1, #0x668
  404358:	mov	w2, #0x5                   	// #5
  40435c:	mov	x0, xzr
  404360:	bl	401fe0 <dcgettext@plt>
  404364:	mov	x1, x0
  404368:	mov	w0, #0x1                   	// #1
  40436c:	bl	402010 <errx@plt>
  404370:	mov	x0, x25
  404374:	strb	wzr, [x25, #1]
  404378:	bl	4043fc <ferror@plt+0x232c>
  40437c:	mov	x0, x25
  404380:	strb	wzr, [x25, #1]
  404384:	bl	404458 <ferror@plt+0x2388>
  404388:	bl	404430 <ferror@plt+0x2360>
  40438c:	mov	x0, x25
  404390:	strb	wzr, [x25, #2]
  404394:	bl	404458 <ferror@plt+0x2388>
  404398:	mov	x0, x25
  40439c:	strb	wzr, [x25, #3]
  4043a0:	bl	404458 <ferror@plt+0x2388>
  4043a4:	mov	x0, x25
  4043a8:	strb	wzr, [x25, #2]
  4043ac:	bl	4043fc <ferror@plt+0x232c>
  4043b0:	stp	x29, x30, [sp, #-16]!
  4043b4:	mov	x29, sp
  4043b8:	cbz	x0, 4043cc <ferror@plt+0x22fc>
  4043bc:	bl	401de0 <strdup@plt>
  4043c0:	cbz	x0, 4043ec <ferror@plt+0x231c>
  4043c4:	ldp	x29, x30, [sp], #16
  4043c8:	ret
  4043cc:	adrp	x0, 408000 <ferror@plt+0x5f30>
  4043d0:	adrp	x1, 408000 <ferror@plt+0x5f30>
  4043d4:	adrp	x3, 408000 <ferror@plt+0x5f30>
  4043d8:	add	x0, x0, #0x6a7
  4043dc:	add	x1, x1, #0x6ab
  4043e0:	add	x3, x3, #0x6be
  4043e4:	mov	w2, #0x4a                  	// #74
  4043e8:	bl	402050 <__assert_fail@plt>
  4043ec:	adrp	x1, 408000 <ferror@plt+0x5f30>
  4043f0:	add	x1, x1, #0x6da
  4043f4:	mov	w0, #0x1                   	// #1
  4043f8:	bl	4020b0 <err@plt>
  4043fc:	stp	x29, x30, [sp, #-32]!
  404400:	adrp	x1, 408000 <ferror@plt+0x5f30>
  404404:	str	x19, [sp, #16]
  404408:	mov	x19, x0
  40440c:	add	x1, x1, #0x6f2
  404410:	mov	w2, #0x5                   	// #5
  404414:	mov	x0, xzr
  404418:	mov	x29, sp
  40441c:	bl	401fe0 <dcgettext@plt>
  404420:	mov	x1, x0
  404424:	mov	w0, #0x1                   	// #1
  404428:	mov	x2, x19
  40442c:	bl	402010 <errx@plt>
  404430:	stp	x29, x30, [sp, #-16]!
  404434:	adrp	x1, 408000 <ferror@plt+0x5f30>
  404438:	add	x1, x1, #0x71d
  40443c:	mov	w2, #0x5                   	// #5
  404440:	mov	x0, xzr
  404444:	mov	x29, sp
  404448:	bl	401fe0 <dcgettext@plt>
  40444c:	mov	x1, x0
  404450:	mov	w0, #0x1                   	// #1
  404454:	bl	402010 <errx@plt>
  404458:	stp	x29, x30, [sp, #-32]!
  40445c:	adrp	x1, 408000 <ferror@plt+0x5f30>
  404460:	str	x19, [sp, #16]
  404464:	mov	x19, x0
  404468:	add	x1, x1, #0x746
  40446c:	mov	w2, #0x5                   	// #5
  404470:	mov	x0, xzr
  404474:	mov	x29, sp
  404478:	bl	401fe0 <dcgettext@plt>
  40447c:	mov	x1, x0
  404480:	mov	w0, #0x1                   	// #1
  404484:	mov	x2, x19
  404488:	bl	402010 <errx@plt>
  40448c:	sub	sp, sp, #0x80
  404490:	stp	x29, x30, [sp, #32]
  404494:	add	x29, sp, #0x20
  404498:	stur	x0, [x29, #-8]
  40449c:	mov	w0, #0x10                  	// #16
  4044a0:	stp	x28, x27, [sp, #48]
  4044a4:	stp	x26, x25, [sp, #64]
  4044a8:	stp	x24, x23, [sp, #80]
  4044ac:	stp	x22, x21, [sp, #96]
  4044b0:	stp	x20, x19, [sp, #112]
  4044b4:	mov	w20, w1
  4044b8:	bl	403ac8 <ferror@plt+0x19f8>
  4044bc:	mov	x19, x0
  4044c0:	mov	w0, #0x38                  	// #56
  4044c4:	bl	403a04 <ferror@plt+0x1934>
  4044c8:	mov	x1, x19
  4044cc:	mov	x22, x0
  4044d0:	stp	x0, x0, [x0]
  4044d4:	stp	x19, x19, [x19]
  4044d8:	bl	403a44 <ferror@plt+0x1974>
  4044dc:	ldur	x8, [x29, #-8]
  4044e0:	adrp	x23, 408000 <ferror@plt+0x5f30>
  4044e4:	sxtw	x27, w20
  4044e8:	mov	w28, #0x1                   	// #1
  4044ec:	add	x23, x23, #0x789
  4044f0:	mov	w21, #0xffffffff            	// #-1
  4044f4:	str	x8, [sp, #8]
  4044f8:	b	404504 <ferror@plt+0x2434>
  4044fc:	mov	w8, #0x1                   	// #1
  404500:	tbz	w8, #0, 4047b8 <ferror@plt+0x26e8>
  404504:	ldur	x8, [x29, #-8]
  404508:	cbz	x8, 4047bc <ferror@plt+0x26ec>
  40450c:	ldrb	w9, [x8]
  404510:	cbz	w9, 4047bc <ferror@plt+0x26ec>
  404514:	cmp	w9, #0x21
  404518:	b.ne	404528 <ferror@plt+0x2458>  // b.any
  40451c:	add	x8, x8, #0x1
  404520:	str	w28, [x22, #48]
  404524:	stur	x8, [x29, #-8]
  404528:	ldur	x25, [x29, #-8]
  40452c:	mov	x1, x23
  404530:	mov	x0, x25
  404534:	bl	402020 <strcspn@plt>
  404538:	mov	x1, x0
  40453c:	mov	x0, x25
  404540:	bl	4047f4 <ferror@plt+0x2724>
  404544:	mov	x25, x0
  404548:	bl	401bb0 <strlen@plt>
  40454c:	ldur	x8, [x29, #-8]
  404550:	add	x8, x8, x0
  404554:	mov	x0, x25
  404558:	stur	x8, [x29, #-8]
  40455c:	bl	404870 <ferror@plt+0x27a0>
  404560:	str	x0, [x22, #16]
  404564:	mov	x0, x25
  404568:	bl	401f00 <free@plt>
  40456c:	ldr	x8, [x22, #16]
  404570:	cbz	x8, 404500 <ferror@plt+0x2430>
  404574:	ldur	x24, [x29, #-8]
  404578:	ldrb	w8, [x24]
  40457c:	cmp	w8, #0x3a
  404580:	b.ne	4045c8 <ferror@plt+0x24f8>  // b.any
  404584:	add	x25, x24, #0x1
  404588:	stur	x25, [x29, #-8]
  40458c:	ldrb	w8, [x24, #1]
  404590:	cmp	w8, #0x30
  404594:	b.ne	4045d0 <ferror@plt+0x2500>  // b.any
  404598:	bl	402060 <__errno_location@plt>
  40459c:	str	wzr, [x0]
  4045a0:	str	xzr, [sp, #16]
  4045a4:	ldrb	w8, [x24, #2]
  4045a8:	mov	x26, x0
  4045ac:	orr	w8, w8, #0x20
  4045b0:	cmp	w8, #0x78
  4045b4:	b.ne	404648 <ferror@plt+0x2578>  // b.any
  4045b8:	add	x0, x24, #0x3
  4045bc:	add	x1, sp, #0x10
  4045c0:	mov	w2, #0x10                  	// #16
  4045c4:	b	404654 <ferror@plt+0x2584>
  4045c8:	str	w21, [x22, #36]
  4045cc:	b	404678 <ferror@plt+0x25a8>
  4045d0:	adrp	x1, 408000 <ferror@plt+0x5f30>
  4045d4:	mov	x0, x25
  4045d8:	add	x1, x1, #0x78b
  4045dc:	str	w21, [x22, #36]
  4045e0:	bl	402020 <strcspn@plt>
  4045e4:	ldrb	w24, [x25, x0]
  4045e8:	strb	wzr, [x25, x0]
  4045ec:	ldur	x25, [x29, #-8]
  4045f0:	mov	x26, x0
  4045f4:	mov	w1, #0x40                  	// #64
  4045f8:	mov	x0, x25
  4045fc:	bl	401e10 <strrchr@plt>
  404600:	mov	x1, x26
  404604:	cbz	x0, 404620 <ferror@plt+0x2550>
  404608:	ldrb	w8, [x0, #1]
  40460c:	sub	x9, x0, #0x1
  404610:	cmp	w8, #0x0
  404614:	csel	x8, x0, x9, eq  // eq = none
  404618:	sub	x8, x8, x25
  40461c:	add	x1, x8, #0x1
  404620:	mov	x0, x25
  404624:	bl	4047f4 <ferror@plt+0x2724>
  404628:	ldur	x8, [x29, #-8]
  40462c:	str	x0, [x22, #40]
  404630:	strb	w24, [x8, x26]
  404634:	ldr	x0, [x22, #40]
  404638:	bl	401bb0 <strlen@plt>
  40463c:	ldur	x8, [x29, #-8]
  404640:	add	x8, x8, x0
  404644:	b	404674 <ferror@plt+0x25a4>
  404648:	add	x1, sp, #0x10
  40464c:	mov	w2, #0x8                   	// #8
  404650:	mov	x0, x25
  404654:	bl	401ba0 <strtoul@plt>
  404658:	str	w0, [x22, #36]
  40465c:	ldr	w8, [x26]
  404660:	cbnz	w8, 4047e0 <ferror@plt+0x2710>
  404664:	ldr	x8, [sp, #16]
  404668:	ldur	x9, [x29, #-8]
  40466c:	cmp	x8, x9
  404670:	b.eq	4047e0 <ferror@plt+0x2710>  // b.none
  404674:	stur	x8, [x29, #-8]
  404678:	ldur	x24, [x29, #-8]
  40467c:	str	w20, [x22, #32]
  404680:	cbz	x24, 404760 <ferror@plt+0x2690>
  404684:	ldrb	w8, [x24]
  404688:	cmp	w8, #0x40
  40468c:	b.ne	404760 <ferror@plt+0x2690>  // b.any
  404690:	bl	402060 <__errno_location@plt>
  404694:	mov	x25, x0
  404698:	str	wzr, [x0]
  40469c:	add	x0, x24, #0x1
  4046a0:	sub	x1, x29, #0x8
  4046a4:	mov	w2, #0xa                   	// #10
  4046a8:	stur	x0, [x29, #-8]
  4046ac:	bl	401ba0 <strtoul@plt>
  4046b0:	str	x0, [x22, #24]
  4046b4:	ldr	w8, [x25]
  4046b8:	cbnz	w8, 4047e0 <ferror@plt+0x2710>
  4046bc:	ldur	x8, [x29, #-8]
  4046c0:	ldrb	w9, [x8]
  4046c4:	cmp	w9, #0x2d
  4046c8:	b.ne	404768 <ferror@plt+0x2698>  // b.any
  4046cc:	add	x0, x8, #0x1
  4046d0:	sub	x1, x29, #0x8
  4046d4:	mov	w2, #0xa                   	// #10
  4046d8:	stur	x0, [x29, #-8]
  4046dc:	str	wzr, [x25]
  4046e0:	bl	401ba0 <strtoul@plt>
  4046e4:	ldr	w8, [x22, #24]
  4046e8:	sub	w8, w0, w8
  4046ec:	add	w8, w8, #0x1
  4046f0:	str	w8, [x22, #32]
  4046f4:	ldr	w9, [x25]
  4046f8:	cbnz	w9, 4047e0 <ferror@plt+0x2710>
  4046fc:	tbnz	w8, #31, 4047e8 <ferror@plt+0x2718>
  404700:	ldr	w8, [x22, #32]
  404704:	cmp	w8, w20
  404708:	b.le	404768 <ferror@plt+0x2698>
  40470c:	mov	w0, #0x38                  	// #56
  404710:	bl	403a04 <ferror@plt+0x1934>
  404714:	ldp	q2, q0, [x22, #16]
  404718:	ldr	q1, [x22]
  40471c:	ldr	x8, [x22, #48]
  404720:	mov	x1, x19
  404724:	stp	q2, q0, [x0, #16]
  404728:	str	q1, [x0]
  40472c:	str	x8, [x0, #48]
  404730:	str	w20, [x0, #32]
  404734:	stp	x0, x0, [x0]
  404738:	bl	403a44 <ferror@plt+0x1974>
  40473c:	ldr	w9, [x22, #32]
  404740:	ldr	x8, [x22, #24]
  404744:	sub	w9, w9, w20
  404748:	add	x8, x8, x27
  40474c:	cmp	w9, w20
  404750:	str	x8, [x22, #24]
  404754:	str	w9, [x22, #32]
  404758:	b.gt	40470c <ferror@plt+0x263c>
  40475c:	b	404768 <ferror@plt+0x2698>
  404760:	mov	x8, #0xffffffffffffffff    	// #-1
  404764:	str	x8, [x22, #24]
  404768:	ldr	x0, [x22, #40]
  40476c:	cbz	x0, 404780 <ferror@plt+0x26b0>
  404770:	bl	401bb0 <strlen@plt>
  404774:	ldr	w8, [x22, #32]
  404778:	cmp	w8, w0
  40477c:	b.ne	4047e8 <ferror@plt+0x2718>  // b.any
  404780:	ldur	x8, [x29, #-8]
  404784:	cbz	x8, 4044fc <ferror@plt+0x242c>
  404788:	ldrb	w9, [x8]
  40478c:	cmp	w9, #0x2c
  404790:	b.ne	4044fc <ferror@plt+0x242c>  // b.any
  404794:	add	x8, x8, #0x1
  404798:	mov	w0, #0x38                  	// #56
  40479c:	stur	x8, [x29, #-8]
  4047a0:	bl	403a04 <ferror@plt+0x1934>
  4047a4:	mov	x1, x19
  4047a8:	mov	x22, x0
  4047ac:	stp	x0, x0, [x0]
  4047b0:	bl	403a44 <ferror@plt+0x1974>
  4047b4:	b	4044fc <ferror@plt+0x242c>
  4047b8:	mov	x19, xzr
  4047bc:	mov	x0, x19
  4047c0:	ldp	x20, x19, [sp, #112]
  4047c4:	ldp	x22, x21, [sp, #96]
  4047c8:	ldp	x24, x23, [sp, #80]
  4047cc:	ldp	x26, x25, [sp, #64]
  4047d0:	ldp	x28, x27, [sp, #48]
  4047d4:	ldp	x29, x30, [sp, #32]
  4047d8:	add	sp, sp, #0x80
  4047dc:	ret
  4047e0:	ldr	x0, [sp, #8]
  4047e4:	bl	403a94 <ferror@plt+0x19c4>
  4047e8:	adrp	x0, 408000 <ferror@plt+0x5f30>
  4047ec:	add	x0, x0, #0x665
  4047f0:	bl	4043fc <ferror@plt+0x232c>
  4047f4:	stp	x29, x30, [sp, #-16]!
  4047f8:	mov	x29, sp
  4047fc:	cbz	x0, 404810 <ferror@plt+0x2740>
  404800:	bl	401f40 <strndup@plt>
  404804:	cbz	x0, 404830 <ferror@plt+0x2760>
  404808:	ldp	x29, x30, [sp], #16
  40480c:	ret
  404810:	adrp	x0, 408000 <ferror@plt+0x5f30>
  404814:	adrp	x1, 408000 <ferror@plt+0x5f30>
  404818:	adrp	x3, 408000 <ferror@plt+0x5f30>
  40481c:	add	x0, x0, #0x6a7
  404820:	add	x1, x1, #0x6ab
  404824:	add	x3, x3, #0x764
  404828:	mov	w2, #0x58                  	// #88
  40482c:	bl	402050 <__assert_fail@plt>
  404830:	adrp	x1, 408000 <ferror@plt+0x5f30>
  404834:	add	x1, x1, #0x6da
  404838:	mov	w0, #0x1                   	// #1
  40483c:	bl	4020b0 <err@plt>
  404840:	ldr	x8, [x1, #8]
  404844:	cmp	x8, x0
  404848:	cset	w0, eq  // eq = none
  40484c:	ret
  404850:	ldr	x8, [x0]
  404854:	cmp	x8, x0
  404858:	cset	w0, eq  // eq = none
  40485c:	ret
  404860:	str	x0, [x2, #8]
  404864:	stp	x2, x1, [x0]
  404868:	str	x0, [x1]
  40486c:	ret
  404870:	sub	sp, sp, #0x20
  404874:	stp	x29, x30, [sp, #16]
  404878:	add	x29, sp, #0x10
  40487c:	stp	x0, xzr, [sp]
  404880:	cbz	x0, 4048ac <ferror@plt+0x27dc>
  404884:	adrp	x1, 419000 <ferror@plt+0x16f30>
  404888:	adrp	x4, 404000 <ferror@plt+0x1f30>
  40488c:	add	x1, x1, #0xc68
  404890:	add	x4, x4, #0x8b8
  404894:	mov	x0, sp
  404898:	mov	w2, #0x15                  	// #21
  40489c:	mov	w3, #0x10                  	// #16
  4048a0:	bl	401da0 <bsearch@plt>
  4048a4:	cbz	x0, 4048ac <ferror@plt+0x27dc>
  4048a8:	ldr	x0, [x0, #8]
  4048ac:	ldp	x29, x30, [sp, #16]
  4048b0:	add	sp, sp, #0x20
  4048b4:	ret
  4048b8:	stp	x29, x30, [sp, #-16]!
  4048bc:	ldr	x0, [x0]
  4048c0:	ldr	x1, [x1]
  4048c4:	mov	x29, sp
  4048c8:	bl	401ea0 <strcmp@plt>
  4048cc:	ldp	x29, x30, [sp], #16
  4048d0:	ret
  4048d4:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  4048d8:	str	w0, [x8, #708]
  4048dc:	ret
  4048e0:	sub	sp, sp, #0x80
  4048e4:	stp	x29, x30, [sp, #32]
  4048e8:	stp	x28, x27, [sp, #48]
  4048ec:	stp	x26, x25, [sp, #64]
  4048f0:	stp	x24, x23, [sp, #80]
  4048f4:	stp	x22, x21, [sp, #96]
  4048f8:	stp	x20, x19, [sp, #112]
  4048fc:	add	x29, sp, #0x20
  404900:	str	xzr, [x1]
  404904:	cbz	x0, 404940 <ferror@plt+0x2870>
  404908:	ldrb	w8, [x0]
  40490c:	mov	x21, x0
  404910:	cbz	w8, 404940 <ferror@plt+0x2870>
  404914:	mov	x20, x2
  404918:	mov	x19, x1
  40491c:	bl	401ec0 <__ctype_b_loc@plt>
  404920:	ldr	x8, [x0]
  404924:	mov	x23, x0
  404928:	mov	x9, x21
  40492c:	ldrb	w10, [x9], #1
  404930:	ldrh	w11, [x8, x10, lsl #1]
  404934:	tbnz	w11, #13, 40492c <ferror@plt+0x285c>
  404938:	cmp	w10, #0x2d
  40493c:	b.ne	404958 <ferror@plt+0x2888>  // b.any
  404940:	mov	w21, #0xffffffea            	// #-22
  404944:	tbz	w21, #31, 404b84 <ferror@plt+0x2ab4>
  404948:	neg	w19, w21
  40494c:	bl	402060 <__errno_location@plt>
  404950:	str	w19, [x0]
  404954:	b	404b84 <ferror@plt+0x2ab4>
  404958:	bl	402060 <__errno_location@plt>
  40495c:	mov	x25, x0
  404960:	str	wzr, [x0]
  404964:	sub	x1, x29, #0x8
  404968:	mov	x0, x21
  40496c:	mov	w2, wzr
  404970:	stur	xzr, [x29, #-8]
  404974:	bl	401e30 <strtoumax@plt>
  404978:	ldur	x24, [x29, #-8]
  40497c:	str	x0, [sp, #16]
  404980:	cmp	x24, x21
  404984:	b.eq	40499c <ferror@plt+0x28cc>  // b.none
  404988:	add	x8, x0, #0x1
  40498c:	cmp	x8, #0x1
  404990:	b.hi	4049b4 <ferror@plt+0x28e4>  // b.pmore
  404994:	ldr	w8, [x25]
  404998:	cbz	w8, 4049b4 <ferror@plt+0x28e4>
  40499c:	ldr	w8, [x25]
  4049a0:	mov	w9, #0xffffffea            	// #-22
  4049a4:	cmp	w8, #0x0
  4049a8:	csneg	w21, w9, w8, eq  // eq = none
  4049ac:	tbz	w21, #31, 404b84 <ferror@plt+0x2ab4>
  4049b0:	b	404948 <ferror@plt+0x2878>
  4049b4:	cbz	x24, 404b74 <ferror@plt+0x2aa4>
  4049b8:	ldrb	w8, [x24]
  4049bc:	cbz	w8, 404b74 <ferror@plt+0x2aa4>
  4049c0:	mov	w28, wzr
  4049c4:	mov	w21, wzr
  4049c8:	mov	x22, xzr
  4049cc:	b	4049e4 <ferror@plt+0x2914>
  4049d0:	mov	x27, xzr
  4049d4:	cbz	x22, 404a6c <ferror@plt+0x299c>
  4049d8:	mov	w21, #0xffffffea            	// #-22
  4049dc:	mov	w8, wzr
  4049e0:	tbz	wzr, #0, 404b80 <ferror@plt+0x2ab0>
  4049e4:	ldrb	w8, [x24, #1]
  4049e8:	cmp	w8, #0x61
  4049ec:	b.le	404a2c <ferror@plt+0x295c>
  4049f0:	cmp	w8, #0x62
  4049f4:	b.eq	404a34 <ferror@plt+0x2964>  // b.none
  4049f8:	cmp	w8, #0x69
  4049fc:	b.ne	404a40 <ferror@plt+0x2970>  // b.any
  404a00:	ldrb	w9, [x24, #2]
  404a04:	orr	w9, w9, #0x20
  404a08:	cmp	w9, #0x62
  404a0c:	b.ne	404a18 <ferror@plt+0x2948>  // b.any
  404a10:	ldrb	w9, [x24, #3]
  404a14:	cbz	w9, 404ba8 <ferror@plt+0x2ad8>
  404a18:	cmp	w8, #0x42
  404a1c:	b.eq	404a34 <ferror@plt+0x2964>  // b.none
  404a20:	cmp	w8, #0x62
  404a24:	b.ne	404a3c <ferror@plt+0x296c>  // b.any
  404a28:	b	404a34 <ferror@plt+0x2964>
  404a2c:	cmp	w8, #0x42
  404a30:	b.ne	404a3c <ferror@plt+0x296c>  // b.any
  404a34:	ldrb	w9, [x24, #2]
  404a38:	cbz	w9, 404bb0 <ferror@plt+0x2ae0>
  404a3c:	cbz	w8, 404ba8 <ferror@plt+0x2ad8>
  404a40:	bl	401cb0 <localeconv@plt>
  404a44:	cbz	x0, 404a54 <ferror@plt+0x2984>
  404a48:	ldr	x26, [x0]
  404a4c:	cbnz	x26, 404a5c <ferror@plt+0x298c>
  404a50:	b	4049d0 <ferror@plt+0x2900>
  404a54:	mov	x26, xzr
  404a58:	cbz	x26, 4049d0 <ferror@plt+0x2900>
  404a5c:	mov	x0, x26
  404a60:	bl	401bb0 <strlen@plt>
  404a64:	mov	x27, x0
  404a68:	cbnz	x22, 4049d8 <ferror@plt+0x2908>
  404a6c:	mov	w8, wzr
  404a70:	cbz	x26, 404aec <ferror@plt+0x2a1c>
  404a74:	ldrb	w9, [x24]
  404a78:	cbz	w9, 404af8 <ferror@plt+0x2a28>
  404a7c:	mov	x0, x26
  404a80:	mov	x1, x24
  404a84:	mov	x2, x27
  404a88:	bl	401d20 <strncmp@plt>
  404a8c:	cbnz	w0, 4049d8 <ferror@plt+0x2908>
  404a90:	add	x24, x24, x27
  404a94:	ldrb	w8, [x24]
  404a98:	cmp	w8, #0x30
  404a9c:	b.ne	404ab0 <ferror@plt+0x29e0>  // b.any
  404aa0:	ldrb	w8, [x24, #1]!
  404aa4:	add	w28, w28, #0x1
  404aa8:	cmp	w8, #0x30
  404aac:	b.eq	404aa0 <ferror@plt+0x29d0>  // b.none
  404ab0:	ldr	x9, [x23]
  404ab4:	sxtb	x8, w8
  404ab8:	ldrh	w8, [x9, x8, lsl #1]
  404abc:	tbnz	w8, #11, 404b04 <ferror@plt+0x2a34>
  404ac0:	mov	x22, xzr
  404ac4:	stur	x24, [x29, #-8]
  404ac8:	cbz	x22, 404adc <ferror@plt+0x2a0c>
  404acc:	ldur	x8, [x29, #-8]
  404ad0:	cbz	x8, 404b5c <ferror@plt+0x2a8c>
  404ad4:	ldrb	w8, [x8]
  404ad8:	cbz	w8, 404b68 <ferror@plt+0x2a98>
  404adc:	ldur	x24, [x29, #-8]
  404ae0:	mov	w8, #0x1                   	// #1
  404ae4:	tbnz	w8, #0, 4049e4 <ferror@plt+0x2914>
  404ae8:	b	404b80 <ferror@plt+0x2ab0>
  404aec:	mov	w21, #0xffffffea            	// #-22
  404af0:	tbnz	w8, #0, 4049e4 <ferror@plt+0x2914>
  404af4:	b	404b80 <ferror@plt+0x2ab0>
  404af8:	mov	w21, #0xffffffea            	// #-22
  404afc:	tbnz	w8, #0, 4049e4 <ferror@plt+0x2914>
  404b00:	b	404b80 <ferror@plt+0x2ab0>
  404b04:	sub	x1, x29, #0x8
  404b08:	mov	x0, x24
  404b0c:	mov	w2, wzr
  404b10:	str	wzr, [x25]
  404b14:	stur	xzr, [x29, #-8]
  404b18:	bl	401e30 <strtoumax@plt>
  404b1c:	ldur	x8, [x29, #-8]
  404b20:	mov	x22, x0
  404b24:	cmp	x8, x24
  404b28:	b.eq	404b40 <ferror@plt+0x2a70>  // b.none
  404b2c:	add	x8, x22, #0x1
  404b30:	cmp	x8, #0x1
  404b34:	b.hi	404ac8 <ferror@plt+0x29f8>  // b.pmore
  404b38:	ldr	w8, [x25]
  404b3c:	cbz	w8, 404ac8 <ferror@plt+0x29f8>
  404b40:	ldr	w9, [x25]
  404b44:	mov	w10, #0xffffffea            	// #-22
  404b48:	mov	w8, wzr
  404b4c:	cmp	w9, #0x0
  404b50:	csneg	w21, w10, w9, eq  // eq = none
  404b54:	tbnz	w8, #0, 4049e4 <ferror@plt+0x2914>
  404b58:	b	404b80 <ferror@plt+0x2ab0>
  404b5c:	mov	w21, #0xffffffea            	// #-22
  404b60:	tbnz	w8, #0, 4049e4 <ferror@plt+0x2914>
  404b64:	b	404b80 <ferror@plt+0x2ab0>
  404b68:	mov	w21, #0xffffffea            	// #-22
  404b6c:	tbnz	w8, #0, 4049e4 <ferror@plt+0x2914>
  404b70:	b	404b80 <ferror@plt+0x2ab0>
  404b74:	mov	w21, wzr
  404b78:	ldr	x8, [sp, #16]
  404b7c:	str	x8, [x19]
  404b80:	tbnz	w21, #31, 404948 <ferror@plt+0x2878>
  404b84:	mov	w0, w21
  404b88:	ldp	x20, x19, [sp, #112]
  404b8c:	ldp	x22, x21, [sp, #96]
  404b90:	ldp	x24, x23, [sp, #80]
  404b94:	ldp	x26, x25, [sp, #64]
  404b98:	ldp	x28, x27, [sp, #48]
  404b9c:	ldp	x29, x30, [sp, #32]
  404ba0:	add	sp, sp, #0x80
  404ba4:	ret
  404ba8:	mov	w23, #0x400                 	// #1024
  404bac:	b	404bb4 <ferror@plt+0x2ae4>
  404bb0:	mov	w23, #0x3e8                 	// #1000
  404bb4:	ldrsb	w24, [x24]
  404bb8:	adrp	x21, 408000 <ferror@plt+0x5f30>
  404bbc:	add	x21, x21, #0x89a
  404bc0:	mov	w2, #0x9                   	// #9
  404bc4:	mov	x0, x21
  404bc8:	mov	w1, w24
  404bcc:	bl	401fb0 <memchr@plt>
  404bd0:	cbnz	x0, 404bf0 <ferror@plt+0x2b20>
  404bd4:	adrp	x21, 408000 <ferror@plt+0x5f30>
  404bd8:	add	x21, x21, #0x8a3
  404bdc:	mov	w2, #0x9                   	// #9
  404be0:	mov	x0, x21
  404be4:	mov	w1, w24
  404be8:	bl	401fb0 <memchr@plt>
  404bec:	cbz	x0, 404940 <ferror@plt+0x2870>
  404bf0:	sub	w8, w0, w21
  404bf4:	add	w24, w8, #0x1
  404bf8:	add	x0, sp, #0x10
  404bfc:	mov	w1, w23
  404c00:	mov	w2, w24
  404c04:	bl	404cc4 <ferror@plt+0x2bf4>
  404c08:	mov	w21, w0
  404c0c:	cbz	x20, 404c14 <ferror@plt+0x2b44>
  404c10:	str	w24, [x20]
  404c14:	cbz	x22, 404b78 <ferror@plt+0x2aa8>
  404c18:	cbz	w24, 404b78 <ferror@plt+0x2aa8>
  404c1c:	mov	w8, #0x1                   	// #1
  404c20:	add	x0, sp, #0x8
  404c24:	mov	w1, w23
  404c28:	mov	w2, w24
  404c2c:	str	x8, [sp, #8]
  404c30:	bl	404cc4 <ferror@plt+0x2bf4>
  404c34:	mov	w8, #0xa                   	// #10
  404c38:	cmp	x22, #0xb
  404c3c:	b.cc	404c50 <ferror@plt+0x2b80>  // b.lo, b.ul, b.last
  404c40:	add	x8, x8, x8, lsl #2
  404c44:	lsl	x8, x8, #1
  404c48:	cmp	x8, x22
  404c4c:	b.cc	404c40 <ferror@plt+0x2b70>  // b.lo, b.ul, b.last
  404c50:	cmp	w28, #0x1
  404c54:	b.lt	404c68 <ferror@plt+0x2b98>  // b.tstop
  404c58:	add	x8, x8, x8, lsl #2
  404c5c:	subs	w28, w28, #0x1
  404c60:	lsl	x8, x8, #1
  404c64:	b.ne	404c58 <ferror@plt+0x2b88>  // b.any
  404c68:	ldp	x10, x9, [sp, #8]
  404c6c:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  404c70:	mov	w13, #0x1                   	// #1
  404c74:	movk	x11, #0xcccd
  404c78:	mov	w12, #0xa                   	// #10
  404c7c:	b	404c90 <ferror@plt+0x2bc0>
  404c80:	cmp	x22, #0x9
  404c84:	mov	x22, x14
  404c88:	mov	x13, x15
  404c8c:	b.ls	404cbc <ferror@plt+0x2bec>  // b.plast
  404c90:	umulh	x14, x22, x11
  404c94:	lsr	x14, x14, #3
  404c98:	add	x15, x13, x13, lsl #2
  404c9c:	msub	x16, x14, x12, x22
  404ca0:	lsl	x15, x15, #1
  404ca4:	cbz	x16, 404c80 <ferror@plt+0x2bb0>
  404ca8:	udiv	x13, x8, x13
  404cac:	udiv	x13, x13, x16
  404cb0:	udiv	x13, x10, x13
  404cb4:	add	x9, x9, x13
  404cb8:	b	404c80 <ferror@plt+0x2bb0>
  404cbc:	str	x9, [sp, #16]
  404cc0:	b	404b78 <ferror@plt+0x2aa8>
  404cc4:	cbz	w2, 404cec <ferror@plt+0x2c1c>
  404cc8:	sxtw	x8, w1
  404ccc:	ldr	x9, [x0]
  404cd0:	umulh	x10, x8, x9
  404cd4:	cmp	xzr, x10
  404cd8:	b.ne	404cf4 <ferror@plt+0x2c24>  // b.any
  404cdc:	sub	w2, w2, #0x1
  404ce0:	mul	x9, x9, x8
  404ce4:	str	x9, [x0]
  404ce8:	cbnz	w2, 404ccc <ferror@plt+0x2bfc>
  404cec:	mov	w0, wzr
  404cf0:	ret
  404cf4:	mov	w0, #0xffffffde            	// #-34
  404cf8:	ret
  404cfc:	stp	x29, x30, [sp, #-16]!
  404d00:	mov	x2, xzr
  404d04:	mov	x29, sp
  404d08:	bl	4048e0 <ferror@plt+0x2810>
  404d0c:	ldp	x29, x30, [sp], #16
  404d10:	ret
  404d14:	stp	x29, x30, [sp, #-48]!
  404d18:	stp	x22, x21, [sp, #16]
  404d1c:	stp	x20, x19, [sp, #32]
  404d20:	mov	x20, x1
  404d24:	mov	x19, x0
  404d28:	mov	x21, x0
  404d2c:	mov	x29, sp
  404d30:	cbz	x0, 404d60 <ferror@plt+0x2c90>
  404d34:	ldrb	w22, [x19]
  404d38:	mov	x21, x19
  404d3c:	cbz	w22, 404d60 <ferror@plt+0x2c90>
  404d40:	mov	x21, x19
  404d44:	bl	401ec0 <__ctype_b_loc@plt>
  404d48:	ldr	x8, [x0]
  404d4c:	and	x9, x22, #0xff
  404d50:	ldrh	w8, [x8, x9, lsl #1]
  404d54:	tbz	w8, #11, 404d60 <ferror@plt+0x2c90>
  404d58:	ldrb	w22, [x21, #1]!
  404d5c:	cbnz	w22, 404d44 <ferror@plt+0x2c74>
  404d60:	cbz	x20, 404d68 <ferror@plt+0x2c98>
  404d64:	str	x21, [x20]
  404d68:	cmp	x21, x19
  404d6c:	b.ls	404d80 <ferror@plt+0x2cb0>  // b.plast
  404d70:	ldrb	w8, [x21]
  404d74:	cmp	w8, #0x0
  404d78:	cset	w0, eq  // eq = none
  404d7c:	b	404d84 <ferror@plt+0x2cb4>
  404d80:	mov	w0, wzr
  404d84:	ldp	x20, x19, [sp, #32]
  404d88:	ldp	x22, x21, [sp, #16]
  404d8c:	ldp	x29, x30, [sp], #48
  404d90:	ret
  404d94:	stp	x29, x30, [sp, #-48]!
  404d98:	stp	x22, x21, [sp, #16]
  404d9c:	stp	x20, x19, [sp, #32]
  404da0:	mov	x20, x1
  404da4:	mov	x19, x0
  404da8:	mov	x21, x0
  404dac:	mov	x29, sp
  404db0:	cbz	x0, 404de0 <ferror@plt+0x2d10>
  404db4:	ldrb	w22, [x19]
  404db8:	mov	x21, x19
  404dbc:	cbz	w22, 404de0 <ferror@plt+0x2d10>
  404dc0:	mov	x21, x19
  404dc4:	bl	401ec0 <__ctype_b_loc@plt>
  404dc8:	ldr	x8, [x0]
  404dcc:	and	x9, x22, #0xff
  404dd0:	ldrh	w8, [x8, x9, lsl #1]
  404dd4:	tbz	w8, #12, 404de0 <ferror@plt+0x2d10>
  404dd8:	ldrb	w22, [x21, #1]!
  404ddc:	cbnz	w22, 404dc4 <ferror@plt+0x2cf4>
  404de0:	cbz	x20, 404de8 <ferror@plt+0x2d18>
  404de4:	str	x21, [x20]
  404de8:	cmp	x21, x19
  404dec:	b.ls	404e00 <ferror@plt+0x2d30>  // b.plast
  404df0:	ldrb	w8, [x21]
  404df4:	cmp	w8, #0x0
  404df8:	cset	w0, eq  // eq = none
  404dfc:	b	404e04 <ferror@plt+0x2d34>
  404e00:	mov	w0, wzr
  404e04:	ldp	x20, x19, [sp, #32]
  404e08:	ldp	x22, x21, [sp, #16]
  404e0c:	ldp	x29, x30, [sp], #48
  404e10:	ret
  404e14:	sub	sp, sp, #0x100
  404e18:	stp	x29, x30, [sp, #208]
  404e1c:	add	x29, sp, #0xd0
  404e20:	mov	x8, #0xffffffffffffffd0    	// #-48
  404e24:	mov	x9, sp
  404e28:	sub	x10, x29, #0x50
  404e2c:	stp	x22, x21, [sp, #224]
  404e30:	stp	x20, x19, [sp, #240]
  404e34:	mov	x20, x1
  404e38:	mov	x19, x0
  404e3c:	movk	x8, #0xff80, lsl #32
  404e40:	add	x11, x29, #0x30
  404e44:	add	x9, x9, #0x80
  404e48:	add	x22, x10, #0x30
  404e4c:	stp	x2, x3, [x29, #-80]
  404e50:	stp	x4, x5, [x29, #-64]
  404e54:	stp	x6, x7, [x29, #-48]
  404e58:	stp	q1, q2, [sp, #16]
  404e5c:	stp	q3, q4, [sp, #48]
  404e60:	str	q0, [sp]
  404e64:	stp	q5, q6, [sp, #80]
  404e68:	str	q7, [sp, #112]
  404e6c:	stp	x9, x8, [x29, #-16]
  404e70:	stp	x11, x22, [x29, #-32]
  404e74:	ldursw	x8, [x29, #-8]
  404e78:	tbz	w8, #31, 404e8c <ferror@plt+0x2dbc>
  404e7c:	add	w9, w8, #0x8
  404e80:	cmp	w9, #0x0
  404e84:	stur	w9, [x29, #-8]
  404e88:	b.le	404eec <ferror@plt+0x2e1c>
  404e8c:	ldur	x8, [x29, #-32]
  404e90:	add	x9, x8, #0x8
  404e94:	stur	x9, [x29, #-32]
  404e98:	ldr	x1, [x8]
  404e9c:	cbz	x1, 404f08 <ferror@plt+0x2e38>
  404ea0:	ldursw	x8, [x29, #-8]
  404ea4:	tbz	w8, #31, 404eb8 <ferror@plt+0x2de8>
  404ea8:	add	w9, w8, #0x8
  404eac:	cmp	w9, #0x0
  404eb0:	stur	w9, [x29, #-8]
  404eb4:	b.le	404efc <ferror@plt+0x2e2c>
  404eb8:	ldur	x8, [x29, #-32]
  404ebc:	add	x9, x8, #0x8
  404ec0:	stur	x9, [x29, #-32]
  404ec4:	ldr	x21, [x8]
  404ec8:	cbz	x21, 404f08 <ferror@plt+0x2e38>
  404ecc:	mov	x0, x19
  404ed0:	bl	401ea0 <strcmp@plt>
  404ed4:	cbz	w0, 404f24 <ferror@plt+0x2e54>
  404ed8:	mov	x0, x19
  404edc:	mov	x1, x21
  404ee0:	bl	401ea0 <strcmp@plt>
  404ee4:	cbnz	w0, 404e74 <ferror@plt+0x2da4>
  404ee8:	b	404f28 <ferror@plt+0x2e58>
  404eec:	add	x8, x22, x8
  404ef0:	ldr	x1, [x8]
  404ef4:	cbnz	x1, 404ea0 <ferror@plt+0x2dd0>
  404ef8:	b	404f08 <ferror@plt+0x2e38>
  404efc:	add	x8, x22, x8
  404f00:	ldr	x21, [x8]
  404f04:	cbnz	x21, 404ecc <ferror@plt+0x2dfc>
  404f08:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  404f0c:	ldr	w0, [x8, #708]
  404f10:	adrp	x1, 408000 <ferror@plt+0x5f30>
  404f14:	add	x1, x1, #0x8ac
  404f18:	mov	x2, x20
  404f1c:	mov	x3, x19
  404f20:	bl	402010 <errx@plt>
  404f24:	mov	w0, #0x1                   	// #1
  404f28:	ldp	x20, x19, [sp, #240]
  404f2c:	ldp	x22, x21, [sp, #224]
  404f30:	ldp	x29, x30, [sp, #208]
  404f34:	add	sp, sp, #0x100
  404f38:	ret
  404f3c:	cbz	x1, 404f60 <ferror@plt+0x2e90>
  404f40:	sxtb	w8, w2
  404f44:	ldrsb	w9, [x0]
  404f48:	cbz	w9, 404f60 <ferror@plt+0x2e90>
  404f4c:	cmp	w8, w9
  404f50:	b.eq	404f64 <ferror@plt+0x2e94>  // b.none
  404f54:	sub	x1, x1, #0x1
  404f58:	add	x0, x0, #0x1
  404f5c:	cbnz	x1, 404f44 <ferror@plt+0x2e74>
  404f60:	mov	x0, xzr
  404f64:	ret
  404f68:	stp	x29, x30, [sp, #-32]!
  404f6c:	stp	x20, x19, [sp, #16]
  404f70:	mov	x29, sp
  404f74:	mov	x20, x1
  404f78:	mov	x19, x0
  404f7c:	bl	404fbc <ferror@plt+0x2eec>
  404f80:	cmp	w0, w0, sxth
  404f84:	b.ne	404f94 <ferror@plt+0x2ec4>  // b.any
  404f88:	ldp	x20, x19, [sp, #16]
  404f8c:	ldp	x29, x30, [sp], #32
  404f90:	ret
  404f94:	bl	402060 <__errno_location@plt>
  404f98:	mov	w8, #0x22                  	// #34
  404f9c:	str	w8, [x0]
  404fa0:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  404fa4:	ldr	w0, [x8, #708]
  404fa8:	adrp	x1, 408000 <ferror@plt+0x5f30>
  404fac:	add	x1, x1, #0x8ac
  404fb0:	mov	x2, x20
  404fb4:	mov	x3, x19
  404fb8:	bl	4020b0 <err@plt>
  404fbc:	stp	x29, x30, [sp, #-32]!
  404fc0:	stp	x20, x19, [sp, #16]
  404fc4:	mov	x29, sp
  404fc8:	mov	x20, x1
  404fcc:	mov	x19, x0
  404fd0:	bl	405094 <ferror@plt+0x2fc4>
  404fd4:	cmp	x0, w0, sxtw
  404fd8:	b.ne	404fe8 <ferror@plt+0x2f18>  // b.any
  404fdc:	ldp	x20, x19, [sp, #16]
  404fe0:	ldp	x29, x30, [sp], #32
  404fe4:	ret
  404fe8:	bl	402060 <__errno_location@plt>
  404fec:	mov	w8, #0x22                  	// #34
  404ff0:	str	w8, [x0]
  404ff4:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  404ff8:	ldr	w0, [x8, #708]
  404ffc:	adrp	x1, 408000 <ferror@plt+0x5f30>
  405000:	add	x1, x1, #0x8ac
  405004:	mov	x2, x20
  405008:	mov	x3, x19
  40500c:	bl	4020b0 <err@plt>
  405010:	stp	x29, x30, [sp, #-16]!
  405014:	mov	w2, #0xa                   	// #10
  405018:	mov	x29, sp
  40501c:	bl	405028 <ferror@plt+0x2f58>
  405020:	ldp	x29, x30, [sp], #16
  405024:	ret
  405028:	stp	x29, x30, [sp, #-32]!
  40502c:	stp	x20, x19, [sp, #16]
  405030:	mov	x29, sp
  405034:	mov	x20, x1
  405038:	mov	x19, x0
  40503c:	bl	40514c <ferror@plt+0x307c>
  405040:	cmp	w0, #0x10, lsl #12
  405044:	b.cs	405054 <ferror@plt+0x2f84>  // b.hs, b.nlast
  405048:	ldp	x20, x19, [sp, #16]
  40504c:	ldp	x29, x30, [sp], #32
  405050:	ret
  405054:	bl	402060 <__errno_location@plt>
  405058:	mov	w8, #0x22                  	// #34
  40505c:	str	w8, [x0]
  405060:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  405064:	ldr	w0, [x8, #708]
  405068:	adrp	x1, 408000 <ferror@plt+0x5f30>
  40506c:	add	x1, x1, #0x8ac
  405070:	mov	x2, x20
  405074:	mov	x3, x19
  405078:	bl	4020b0 <err@plt>
  40507c:	stp	x29, x30, [sp, #-16]!
  405080:	mov	w2, #0x10                  	// #16
  405084:	mov	x29, sp
  405088:	bl	405028 <ferror@plt+0x2f58>
  40508c:	ldp	x29, x30, [sp], #16
  405090:	ret
  405094:	stp	x29, x30, [sp, #-48]!
  405098:	mov	x29, sp
  40509c:	str	x21, [sp, #16]
  4050a0:	stp	x20, x19, [sp, #32]
  4050a4:	mov	x20, x1
  4050a8:	mov	x19, x0
  4050ac:	str	xzr, [x29, #24]
  4050b0:	bl	402060 <__errno_location@plt>
  4050b4:	mov	x21, x0
  4050b8:	str	wzr, [x0]
  4050bc:	cbz	x19, 405108 <ferror@plt+0x3038>
  4050c0:	ldrb	w8, [x19]
  4050c4:	cbz	w8, 405108 <ferror@plt+0x3038>
  4050c8:	add	x1, x29, #0x18
  4050cc:	mov	w2, #0xa                   	// #10
  4050d0:	mov	x0, x19
  4050d4:	bl	401c00 <strtoimax@plt>
  4050d8:	ldr	w8, [x21]
  4050dc:	cbnz	w8, 405108 <ferror@plt+0x3038>
  4050e0:	ldr	x8, [x29, #24]
  4050e4:	cmp	x8, x19
  4050e8:	b.eq	405108 <ferror@plt+0x3038>  // b.none
  4050ec:	cbz	x8, 4050f8 <ferror@plt+0x3028>
  4050f0:	ldrb	w8, [x8]
  4050f4:	cbnz	w8, 405108 <ferror@plt+0x3038>
  4050f8:	ldp	x20, x19, [sp, #32]
  4050fc:	ldr	x21, [sp, #16]
  405100:	ldp	x29, x30, [sp], #48
  405104:	ret
  405108:	ldr	w8, [x21]
  40510c:	adrp	x9, 41a000 <ferror@plt+0x17f30>
  405110:	ldr	w0, [x9, #708]
  405114:	adrp	x1, 408000 <ferror@plt+0x5f30>
  405118:	add	x1, x1, #0x8ac
  40511c:	mov	x2, x20
  405120:	mov	x3, x19
  405124:	cmp	w8, #0x22
  405128:	b.ne	405130 <ferror@plt+0x3060>  // b.any
  40512c:	bl	4020b0 <err@plt>
  405130:	bl	402010 <errx@plt>
  405134:	stp	x29, x30, [sp, #-16]!
  405138:	mov	w2, #0xa                   	// #10
  40513c:	mov	x29, sp
  405140:	bl	40514c <ferror@plt+0x307c>
  405144:	ldp	x29, x30, [sp], #16
  405148:	ret
  40514c:	stp	x29, x30, [sp, #-32]!
  405150:	stp	x20, x19, [sp, #16]
  405154:	mov	x29, sp
  405158:	mov	x20, x1
  40515c:	mov	x19, x0
  405160:	bl	4051d0 <ferror@plt+0x3100>
  405164:	lsr	x8, x0, #32
  405168:	cbnz	x8, 405178 <ferror@plt+0x30a8>
  40516c:	ldp	x20, x19, [sp, #16]
  405170:	ldp	x29, x30, [sp], #32
  405174:	ret
  405178:	bl	402060 <__errno_location@plt>
  40517c:	mov	w8, #0x22                  	// #34
  405180:	str	w8, [x0]
  405184:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  405188:	ldr	w0, [x8, #708]
  40518c:	adrp	x1, 408000 <ferror@plt+0x5f30>
  405190:	add	x1, x1, #0x8ac
  405194:	mov	x2, x20
  405198:	mov	x3, x19
  40519c:	bl	4020b0 <err@plt>
  4051a0:	stp	x29, x30, [sp, #-16]!
  4051a4:	mov	w2, #0x10                  	// #16
  4051a8:	mov	x29, sp
  4051ac:	bl	40514c <ferror@plt+0x307c>
  4051b0:	ldp	x29, x30, [sp], #16
  4051b4:	ret
  4051b8:	stp	x29, x30, [sp, #-16]!
  4051bc:	mov	w2, #0xa                   	// #10
  4051c0:	mov	x29, sp
  4051c4:	bl	4051d0 <ferror@plt+0x3100>
  4051c8:	ldp	x29, x30, [sp], #16
  4051cc:	ret
  4051d0:	sub	sp, sp, #0x40
  4051d4:	stp	x29, x30, [sp, #16]
  4051d8:	stp	x22, x21, [sp, #32]
  4051dc:	stp	x20, x19, [sp, #48]
  4051e0:	add	x29, sp, #0x10
  4051e4:	mov	w22, w2
  4051e8:	mov	x20, x1
  4051ec:	mov	x19, x0
  4051f0:	str	xzr, [sp, #8]
  4051f4:	bl	402060 <__errno_location@plt>
  4051f8:	mov	x21, x0
  4051fc:	str	wzr, [x0]
  405200:	cbz	x19, 405250 <ferror@plt+0x3180>
  405204:	ldrb	w8, [x19]
  405208:	cbz	w8, 405250 <ferror@plt+0x3180>
  40520c:	add	x1, sp, #0x8
  405210:	mov	x0, x19
  405214:	mov	w2, w22
  405218:	bl	401e30 <strtoumax@plt>
  40521c:	ldr	w8, [x21]
  405220:	cbnz	w8, 405250 <ferror@plt+0x3180>
  405224:	ldr	x8, [sp, #8]
  405228:	cmp	x8, x19
  40522c:	b.eq	405250 <ferror@plt+0x3180>  // b.none
  405230:	cbz	x8, 40523c <ferror@plt+0x316c>
  405234:	ldrb	w8, [x8]
  405238:	cbnz	w8, 405250 <ferror@plt+0x3180>
  40523c:	ldp	x20, x19, [sp, #48]
  405240:	ldp	x22, x21, [sp, #32]
  405244:	ldp	x29, x30, [sp, #16]
  405248:	add	sp, sp, #0x40
  40524c:	ret
  405250:	ldr	w8, [x21]
  405254:	adrp	x9, 41a000 <ferror@plt+0x17f30>
  405258:	ldr	w0, [x9, #708]
  40525c:	adrp	x1, 408000 <ferror@plt+0x5f30>
  405260:	add	x1, x1, #0x8ac
  405264:	mov	x2, x20
  405268:	mov	x3, x19
  40526c:	cmp	w8, #0x22
  405270:	b.ne	405278 <ferror@plt+0x31a8>  // b.any
  405274:	bl	4020b0 <err@plt>
  405278:	bl	402010 <errx@plt>
  40527c:	stp	x29, x30, [sp, #-16]!
  405280:	mov	w2, #0x10                  	// #16
  405284:	mov	x29, sp
  405288:	bl	4051d0 <ferror@plt+0x3100>
  40528c:	ldp	x29, x30, [sp], #16
  405290:	ret
  405294:	stp	x29, x30, [sp, #-48]!
  405298:	mov	x29, sp
  40529c:	str	x21, [sp, #16]
  4052a0:	stp	x20, x19, [sp, #32]
  4052a4:	mov	x20, x1
  4052a8:	mov	x19, x0
  4052ac:	str	xzr, [x29, #24]
  4052b0:	bl	402060 <__errno_location@plt>
  4052b4:	mov	x21, x0
  4052b8:	str	wzr, [x0]
  4052bc:	cbz	x19, 405304 <ferror@plt+0x3234>
  4052c0:	ldrb	w8, [x19]
  4052c4:	cbz	w8, 405304 <ferror@plt+0x3234>
  4052c8:	add	x1, x29, #0x18
  4052cc:	mov	x0, x19
  4052d0:	bl	401c20 <strtod@plt>
  4052d4:	ldr	w8, [x21]
  4052d8:	cbnz	w8, 405304 <ferror@plt+0x3234>
  4052dc:	ldr	x8, [x29, #24]
  4052e0:	cmp	x8, x19
  4052e4:	b.eq	405304 <ferror@plt+0x3234>  // b.none
  4052e8:	cbz	x8, 4052f4 <ferror@plt+0x3224>
  4052ec:	ldrb	w8, [x8]
  4052f0:	cbnz	w8, 405304 <ferror@plt+0x3234>
  4052f4:	ldp	x20, x19, [sp, #32]
  4052f8:	ldr	x21, [sp, #16]
  4052fc:	ldp	x29, x30, [sp], #48
  405300:	ret
  405304:	ldr	w8, [x21]
  405308:	adrp	x9, 41a000 <ferror@plt+0x17f30>
  40530c:	ldr	w0, [x9, #708]
  405310:	adrp	x1, 408000 <ferror@plt+0x5f30>
  405314:	add	x1, x1, #0x8ac
  405318:	mov	x2, x20
  40531c:	mov	x3, x19
  405320:	cmp	w8, #0x22
  405324:	b.ne	40532c <ferror@plt+0x325c>  // b.any
  405328:	bl	4020b0 <err@plt>
  40532c:	bl	402010 <errx@plt>
  405330:	stp	x29, x30, [sp, #-48]!
  405334:	mov	x29, sp
  405338:	str	x21, [sp, #16]
  40533c:	stp	x20, x19, [sp, #32]
  405340:	mov	x20, x1
  405344:	mov	x19, x0
  405348:	str	xzr, [x29, #24]
  40534c:	bl	402060 <__errno_location@plt>
  405350:	mov	x21, x0
  405354:	str	wzr, [x0]
  405358:	cbz	x19, 4053a4 <ferror@plt+0x32d4>
  40535c:	ldrb	w8, [x19]
  405360:	cbz	w8, 4053a4 <ferror@plt+0x32d4>
  405364:	add	x1, x29, #0x18
  405368:	mov	w2, #0xa                   	// #10
  40536c:	mov	x0, x19
  405370:	bl	401ed0 <strtol@plt>
  405374:	ldr	w8, [x21]
  405378:	cbnz	w8, 4053a4 <ferror@plt+0x32d4>
  40537c:	ldr	x8, [x29, #24]
  405380:	cmp	x8, x19
  405384:	b.eq	4053a4 <ferror@plt+0x32d4>  // b.none
  405388:	cbz	x8, 405394 <ferror@plt+0x32c4>
  40538c:	ldrb	w8, [x8]
  405390:	cbnz	w8, 4053a4 <ferror@plt+0x32d4>
  405394:	ldp	x20, x19, [sp, #32]
  405398:	ldr	x21, [sp, #16]
  40539c:	ldp	x29, x30, [sp], #48
  4053a0:	ret
  4053a4:	ldr	w8, [x21]
  4053a8:	adrp	x9, 41a000 <ferror@plt+0x17f30>
  4053ac:	ldr	w0, [x9, #708]
  4053b0:	adrp	x1, 408000 <ferror@plt+0x5f30>
  4053b4:	add	x1, x1, #0x8ac
  4053b8:	mov	x2, x20
  4053bc:	mov	x3, x19
  4053c0:	cmp	w8, #0x22
  4053c4:	b.ne	4053cc <ferror@plt+0x32fc>  // b.any
  4053c8:	bl	4020b0 <err@plt>
  4053cc:	bl	402010 <errx@plt>
  4053d0:	stp	x29, x30, [sp, #-48]!
  4053d4:	mov	x29, sp
  4053d8:	str	x21, [sp, #16]
  4053dc:	stp	x20, x19, [sp, #32]
  4053e0:	mov	x20, x1
  4053e4:	mov	x19, x0
  4053e8:	str	xzr, [x29, #24]
  4053ec:	bl	402060 <__errno_location@plt>
  4053f0:	mov	x21, x0
  4053f4:	str	wzr, [x0]
  4053f8:	cbz	x19, 405444 <ferror@plt+0x3374>
  4053fc:	ldrb	w8, [x19]
  405400:	cbz	w8, 405444 <ferror@plt+0x3374>
  405404:	add	x1, x29, #0x18
  405408:	mov	w2, #0xa                   	// #10
  40540c:	mov	x0, x19
  405410:	bl	401ba0 <strtoul@plt>
  405414:	ldr	w8, [x21]
  405418:	cbnz	w8, 405444 <ferror@plt+0x3374>
  40541c:	ldr	x8, [x29, #24]
  405420:	cmp	x8, x19
  405424:	b.eq	405444 <ferror@plt+0x3374>  // b.none
  405428:	cbz	x8, 405434 <ferror@plt+0x3364>
  40542c:	ldrb	w8, [x8]
  405430:	cbnz	w8, 405444 <ferror@plt+0x3374>
  405434:	ldp	x20, x19, [sp, #32]
  405438:	ldr	x21, [sp, #16]
  40543c:	ldp	x29, x30, [sp], #48
  405440:	ret
  405444:	ldr	w8, [x21]
  405448:	adrp	x9, 41a000 <ferror@plt+0x17f30>
  40544c:	ldr	w0, [x9, #708]
  405450:	adrp	x1, 408000 <ferror@plt+0x5f30>
  405454:	add	x1, x1, #0x8ac
  405458:	mov	x2, x20
  40545c:	mov	x3, x19
  405460:	cmp	w8, #0x22
  405464:	b.ne	40546c <ferror@plt+0x339c>  // b.any
  405468:	bl	4020b0 <err@plt>
  40546c:	bl	402010 <errx@plt>
  405470:	sub	sp, sp, #0x30
  405474:	stp	x20, x19, [sp, #32]
  405478:	mov	x20, x1
  40547c:	add	x1, sp, #0x8
  405480:	stp	x29, x30, [sp, #16]
  405484:	add	x29, sp, #0x10
  405488:	mov	x19, x0
  40548c:	bl	404cfc <ferror@plt+0x2c2c>
  405490:	cbnz	w0, 4054a8 <ferror@plt+0x33d8>
  405494:	ldr	x0, [sp, #8]
  405498:	ldp	x20, x19, [sp, #32]
  40549c:	ldp	x29, x30, [sp, #16]
  4054a0:	add	sp, sp, #0x30
  4054a4:	ret
  4054a8:	bl	402060 <__errno_location@plt>
  4054ac:	adrp	x9, 41a000 <ferror@plt+0x17f30>
  4054b0:	ldr	w8, [x0]
  4054b4:	ldr	w0, [x9, #708]
  4054b8:	adrp	x1, 408000 <ferror@plt+0x5f30>
  4054bc:	add	x1, x1, #0x8ac
  4054c0:	mov	x2, x20
  4054c4:	mov	x3, x19
  4054c8:	cbnz	w8, 4054d0 <ferror@plt+0x3400>
  4054cc:	bl	402010 <errx@plt>
  4054d0:	bl	4020b0 <err@plt>
  4054d4:	stp	x29, x30, [sp, #-32]!
  4054d8:	str	x19, [sp, #16]
  4054dc:	mov	x19, x1
  4054e0:	mov	x1, x2
  4054e4:	mov	x29, sp
  4054e8:	bl	405294 <ferror@plt+0x31c4>
  4054ec:	fcvtzs	x8, d0
  4054f0:	mov	x9, #0x848000000000        	// #145685290680320
  4054f4:	movk	x9, #0x412e, lsl #48
  4054f8:	scvtf	d1, x8
  4054fc:	fmov	d2, x9
  405500:	fsub	d0, d0, d1
  405504:	fmul	d0, d0, d2
  405508:	fcvtzs	x9, d0
  40550c:	stp	x8, x9, [x19]
  405510:	ldr	x19, [sp, #16]
  405514:	ldp	x29, x30, [sp], #32
  405518:	ret
  40551c:	and	w8, w0, #0xf000
  405520:	sub	w8, w8, #0x1, lsl #12
  405524:	lsr	w9, w8, #12
  405528:	cmp	w9, #0xb
  40552c:	mov	w8, wzr
  405530:	b.hi	405584 <ferror@plt+0x34b4>  // b.pmore
  405534:	adrp	x10, 408000 <ferror@plt+0x5f30>
  405538:	add	x10, x10, #0x88e
  40553c:	adr	x11, 405550 <ferror@plt+0x3480>
  405540:	ldrb	w12, [x10, x9]
  405544:	add	x11, x11, x12, lsl #2
  405548:	mov	w9, #0x64                  	// #100
  40554c:	br	x11
  405550:	mov	w9, #0x70                  	// #112
  405554:	b	40557c <ferror@plt+0x34ac>
  405558:	mov	w9, #0x63                  	// #99
  40555c:	b	40557c <ferror@plt+0x34ac>
  405560:	mov	w9, #0x62                  	// #98
  405564:	b	40557c <ferror@plt+0x34ac>
  405568:	mov	w9, #0x6c                  	// #108
  40556c:	b	40557c <ferror@plt+0x34ac>
  405570:	mov	w9, #0x73                  	// #115
  405574:	b	40557c <ferror@plt+0x34ac>
  405578:	mov	w9, #0x2d                  	// #45
  40557c:	mov	w8, #0x1                   	// #1
  405580:	strb	w9, [x1]
  405584:	tst	w0, #0x100
  405588:	mov	w9, #0x72                  	// #114
  40558c:	mov	w10, #0x2d                  	// #45
  405590:	add	x11, x1, x8
  405594:	mov	w12, #0x77                  	// #119
  405598:	csel	w17, w10, w9, eq  // eq = none
  40559c:	tst	w0, #0x80
  4055a0:	mov	w14, #0x53                  	// #83
  4055a4:	mov	w15, #0x73                  	// #115
  4055a8:	mov	w16, #0x78                  	// #120
  4055ac:	strb	w17, [x11]
  4055b0:	csel	w17, w10, w12, eq  // eq = none
  4055b4:	tst	w0, #0x40
  4055b8:	orr	x13, x8, #0x2
  4055bc:	strb	w17, [x11, #1]
  4055c0:	csel	w11, w15, w14, ne  // ne = any
  4055c4:	csel	w17, w16, w10, ne  // ne = any
  4055c8:	tst	w0, #0x800
  4055cc:	csel	w11, w17, w11, eq  // eq = none
  4055d0:	add	x13, x13, x1
  4055d4:	tst	w0, #0x20
  4055d8:	strb	w11, [x13]
  4055dc:	csel	w11, w10, w9, eq  // eq = none
  4055e0:	tst	w0, #0x10
  4055e4:	strb	w11, [x13, #1]
  4055e8:	csel	w11, w10, w12, eq  // eq = none
  4055ec:	tst	w0, #0x8
  4055f0:	csel	w14, w15, w14, ne  // ne = any
  4055f4:	csel	w15, w16, w10, ne  // ne = any
  4055f8:	tst	w0, #0x400
  4055fc:	orr	x8, x8, #0x6
  405600:	csel	w14, w15, w14, eq  // eq = none
  405604:	tst	w0, #0x4
  405608:	add	x8, x8, x1
  40560c:	csel	w9, w10, w9, eq  // eq = none
  405610:	tst	w0, #0x2
  405614:	mov	w17, #0x54                  	// #84
  405618:	strb	w11, [x13, #2]
  40561c:	mov	w11, #0x74                  	// #116
  405620:	strb	w14, [x13, #3]
  405624:	strb	w9, [x8]
  405628:	csel	w9, w10, w12, eq  // eq = none
  40562c:	tst	w0, #0x1
  405630:	strb	w9, [x8, #1]
  405634:	csel	w9, w11, w17, ne  // ne = any
  405638:	csel	w10, w16, w10, ne  // ne = any
  40563c:	tst	w0, #0x200
  405640:	csel	w9, w10, w9, eq  // eq = none
  405644:	mov	x0, x1
  405648:	strb	w9, [x8, #2]
  40564c:	strb	wzr, [x8, #3]
  405650:	ret
  405654:	sub	sp, sp, #0x60
  405658:	stp	x22, x21, [sp, #64]
  40565c:	stp	x20, x19, [sp, #80]
  405660:	mov	x21, x1
  405664:	mov	w20, w0
  405668:	add	x22, sp, #0x8
  40566c:	stp	x29, x30, [sp, #48]
  405670:	add	x29, sp, #0x30
  405674:	tbz	w0, #1, 405684 <ferror@plt+0x35b4>
  405678:	orr	x22, x22, #0x1
  40567c:	mov	w8, #0x20                  	// #32
  405680:	strb	w8, [sp, #8]
  405684:	mov	x0, x21
  405688:	bl	405824 <ferror@plt+0x3754>
  40568c:	cbz	w0, 4056b0 <ferror@plt+0x35e0>
  405690:	mov	w8, #0x6667                	// #26215
  405694:	movk	w8, #0x6666, lsl #16
  405698:	smull	x8, w0, w8
  40569c:	lsr	x9, x8, #63
  4056a0:	asr	x8, x8, #34
  4056a4:	add	w8, w8, w9
  4056a8:	sxtw	x9, w8
  4056ac:	b	4056b4 <ferror@plt+0x35e4>
  4056b0:	mov	x9, xzr
  4056b4:	adrp	x8, 408000 <ferror@plt+0x5f30>
  4056b8:	add	x8, x8, #0x8b5
  4056bc:	ldrb	w11, [x8, x9]
  4056c0:	mov	x10, #0xffffffffffffffff    	// #-1
  4056c4:	lsl	x8, x10, x0
  4056c8:	bic	x8, x21, x8
  4056cc:	cmp	w0, #0x0
  4056d0:	mov	x10, x22
  4056d4:	lsr	x19, x21, x0
  4056d8:	csel	x8, x8, xzr, ne  // ne = any
  4056dc:	strb	w11, [x10], #1
  4056e0:	tbz	w20, #0, 4056f4 <ferror@plt+0x3624>
  4056e4:	cbz	x9, 4056f4 <ferror@plt+0x3624>
  4056e8:	mov	w9, #0x4269                	// #17001
  4056ec:	add	x10, x22, #0x3
  4056f0:	sturh	w9, [x22, #1]
  4056f4:	strb	wzr, [x10]
  4056f8:	cbz	x8, 405740 <ferror@plt+0x3670>
  4056fc:	sub	w9, w0, #0xa
  405700:	lsr	x8, x8, x9
  405704:	tbnz	w20, #2, 40574c <ferror@plt+0x367c>
  405708:	mov	x10, #0xf5c3                	// #62915
  40570c:	movk	x10, #0x5c28, lsl #16
  405710:	add	x9, x8, #0x32
  405714:	movk	x10, #0xc28f, lsl #32
  405718:	movk	x10, #0x28f5, lsl #48
  40571c:	sub	x8, x8, #0x3b6
  405720:	lsr	x9, x9, #2
  405724:	cmp	x8, #0x64
  405728:	umulh	x8, x9, x10
  40572c:	lsr	x8, x8, #2
  405730:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  405734:	cinc	w19, w19, cc  // cc = lo, ul, last
  405738:	cbnz	x20, 40577c <ferror@plt+0x36ac>
  40573c:	b	4057ec <ferror@plt+0x371c>
  405740:	mov	x20, xzr
  405744:	cbnz	x20, 40577c <ferror@plt+0x36ac>
  405748:	b	4057ec <ferror@plt+0x371c>
  40574c:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  405750:	add	x8, x8, #0x5
  405754:	movk	x9, #0xcccd
  405758:	umulh	x10, x8, x9
  40575c:	lsr	x20, x10, #3
  405760:	mul	x9, x20, x9
  405764:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  405768:	ror	x9, x9, #1
  40576c:	movk	x10, #0x1999, lsl #48
  405770:	cmp	x9, x10
  405774:	b.ls	4057cc <ferror@plt+0x36fc>  // b.plast
  405778:	cbz	x20, 4057ec <ferror@plt+0x371c>
  40577c:	bl	401cb0 <localeconv@plt>
  405780:	cbz	x0, 405790 <ferror@plt+0x36c0>
  405784:	ldr	x4, [x0]
  405788:	cbnz	x4, 405798 <ferror@plt+0x36c8>
  40578c:	b	4057a0 <ferror@plt+0x36d0>
  405790:	mov	x4, xzr
  405794:	cbz	x4, 4057a0 <ferror@plt+0x36d0>
  405798:	ldrb	w8, [x4]
  40579c:	cbnz	w8, 4057a8 <ferror@plt+0x36d8>
  4057a0:	adrp	x4, 408000 <ferror@plt+0x5f30>
  4057a4:	add	x4, x4, #0x8bd
  4057a8:	adrp	x2, 408000 <ferror@plt+0x5f30>
  4057ac:	add	x2, x2, #0x8bf
  4057b0:	add	x0, sp, #0x10
  4057b4:	add	x6, sp, #0x8
  4057b8:	mov	w1, #0x20                  	// #32
  4057bc:	mov	w3, w19
  4057c0:	mov	x5, x20
  4057c4:	bl	401ca0 <snprintf@plt>
  4057c8:	b	405808 <ferror@plt+0x3738>
  4057cc:	mov	x9, #0xf5c3                	// #62915
  4057d0:	movk	x9, #0x5c28, lsl #16
  4057d4:	movk	x9, #0xc28f, lsl #32
  4057d8:	lsr	x8, x8, #2
  4057dc:	movk	x9, #0x28f5, lsl #48
  4057e0:	umulh	x8, x8, x9
  4057e4:	lsr	x20, x8, #2
  4057e8:	cbnz	x20, 40577c <ferror@plt+0x36ac>
  4057ec:	adrp	x2, 408000 <ferror@plt+0x5f30>
  4057f0:	add	x2, x2, #0x8c9
  4057f4:	add	x0, sp, #0x10
  4057f8:	add	x4, sp, #0x8
  4057fc:	mov	w1, #0x20                  	// #32
  405800:	mov	w3, w19
  405804:	bl	401ca0 <snprintf@plt>
  405808:	add	x0, sp, #0x10
  40580c:	bl	401de0 <strdup@plt>
  405810:	ldp	x20, x19, [sp, #80]
  405814:	ldp	x22, x21, [sp, #64]
  405818:	ldp	x29, x30, [sp, #48]
  40581c:	add	sp, sp, #0x60
  405820:	ret
  405824:	mov	w8, #0xa                   	// #10
  405828:	lsr	x9, x0, x8
  40582c:	cbz	x9, 405840 <ferror@plt+0x3770>
  405830:	cmp	x8, #0x33
  405834:	add	x8, x8, #0xa
  405838:	b.cc	405828 <ferror@plt+0x3758>  // b.lo, b.ul, b.last
  40583c:	mov	w8, #0x46                  	// #70
  405840:	sub	w0, w8, #0xa
  405844:	ret
  405848:	stp	x29, x30, [sp, #-80]!
  40584c:	stp	x26, x25, [sp, #16]
  405850:	stp	x24, x23, [sp, #32]
  405854:	stp	x22, x21, [sp, #48]
  405858:	stp	x20, x19, [sp, #64]
  40585c:	mov	x29, sp
  405860:	cbz	x0, 405944 <ferror@plt+0x3874>
  405864:	mov	x20, x3
  405868:	mov	w19, #0xffffffff            	// #-1
  40586c:	cbz	x3, 405960 <ferror@plt+0x3890>
  405870:	mov	x21, x2
  405874:	cbz	x2, 405960 <ferror@plt+0x3890>
  405878:	mov	x22, x1
  40587c:	cbz	x1, 405960 <ferror@plt+0x3890>
  405880:	ldrb	w8, [x0]
  405884:	cbz	w8, 405960 <ferror@plt+0x3890>
  405888:	ldrb	w8, [x0]
  40588c:	cbz	w8, 40594c <ferror@plt+0x387c>
  405890:	mov	x24, xzr
  405894:	mov	x23, xzr
  405898:	add	x25, x0, #0x1
  40589c:	b	4058a8 <ferror@plt+0x37d8>
  4058a0:	ldrb	w8, [x25], #1
  4058a4:	cbz	w8, 40595c <ferror@plt+0x388c>
  4058a8:	cmp	x24, x21
  4058ac:	b.cs	40591c <ferror@plt+0x384c>  // b.hs, b.nlast
  4058b0:	ldrb	w10, [x25]
  4058b4:	sub	x9, x25, #0x1
  4058b8:	cmp	x23, #0x0
  4058bc:	and	w8, w8, #0xff
  4058c0:	csel	x23, x9, x23, eq  // eq = none
  4058c4:	cmp	w8, #0x2c
  4058c8:	csel	x8, x9, xzr, eq  // eq = none
  4058cc:	cmp	w10, #0x0
  4058d0:	csel	x26, x25, x8, eq  // eq = none
  4058d4:	mov	w8, #0x4                   	// #4
  4058d8:	cbz	x23, 405924 <ferror@plt+0x3854>
  4058dc:	cbz	x26, 405924 <ferror@plt+0x3854>
  4058e0:	subs	x1, x26, x23
  4058e4:	b.ls	405934 <ferror@plt+0x3864>  // b.plast
  4058e8:	mov	x0, x23
  4058ec:	blr	x20
  4058f0:	cmn	w0, #0x1
  4058f4:	b.eq	405934 <ferror@plt+0x3864>  // b.none
  4058f8:	str	w0, [x22, x24, lsl #2]
  4058fc:	ldrb	w8, [x26]
  405900:	mov	x23, xzr
  405904:	add	x24, x24, #0x1
  405908:	cmp	w8, #0x0
  40590c:	cset	w8, eq  // eq = none
  405910:	lsl	w8, w8, #1
  405914:	cbnz	w8, 405928 <ferror@plt+0x3858>
  405918:	b	4058a0 <ferror@plt+0x37d0>
  40591c:	mov	w19, #0xfffffffe            	// #-2
  405920:	mov	w8, #0x1                   	// #1
  405924:	cbz	w8, 4058a0 <ferror@plt+0x37d0>
  405928:	cmp	w8, #0x4
  40592c:	b.eq	4058a0 <ferror@plt+0x37d0>  // b.none
  405930:	b	405954 <ferror@plt+0x3884>
  405934:	mov	w19, #0xffffffff            	// #-1
  405938:	mov	w8, #0x1                   	// #1
  40593c:	cbnz	w8, 405928 <ferror@plt+0x3858>
  405940:	b	4058a0 <ferror@plt+0x37d0>
  405944:	mov	w19, #0xffffffff            	// #-1
  405948:	b	405960 <ferror@plt+0x3890>
  40594c:	mov	x24, xzr
  405950:	b	40595c <ferror@plt+0x388c>
  405954:	cmp	w8, #0x2
  405958:	b.ne	405960 <ferror@plt+0x3890>  // b.any
  40595c:	mov	w19, w24
  405960:	mov	w0, w19
  405964:	ldp	x20, x19, [sp, #64]
  405968:	ldp	x22, x21, [sp, #48]
  40596c:	ldp	x24, x23, [sp, #32]
  405970:	ldp	x26, x25, [sp, #16]
  405974:	ldp	x29, x30, [sp], #80
  405978:	ret
  40597c:	stp	x29, x30, [sp, #-32]!
  405980:	str	x19, [sp, #16]
  405984:	mov	x29, sp
  405988:	cbz	x0, 4059ac <ferror@plt+0x38dc>
  40598c:	mov	x19, x3
  405990:	mov	w8, #0xffffffff            	// #-1
  405994:	cbz	x3, 4059b0 <ferror@plt+0x38e0>
  405998:	ldrb	w9, [x0]
  40599c:	cbz	w9, 4059b0 <ferror@plt+0x38e0>
  4059a0:	ldr	x8, [x19]
  4059a4:	cmp	x8, x2
  4059a8:	b.ls	4059c0 <ferror@plt+0x38f0>  // b.plast
  4059ac:	mov	w8, #0xffffffff            	// #-1
  4059b0:	ldr	x19, [sp, #16]
  4059b4:	mov	w0, w8
  4059b8:	ldp	x29, x30, [sp], #32
  4059bc:	ret
  4059c0:	cmp	w9, #0x2b
  4059c4:	b.ne	4059d0 <ferror@plt+0x3900>  // b.any
  4059c8:	add	x0, x0, #0x1
  4059cc:	b	4059d4 <ferror@plt+0x3904>
  4059d0:	str	xzr, [x19]
  4059d4:	ldr	x8, [x19]
  4059d8:	mov	x3, x4
  4059dc:	add	x1, x1, x8, lsl #2
  4059e0:	sub	x2, x2, x8
  4059e4:	bl	405848 <ferror@plt+0x3778>
  4059e8:	mov	w8, w0
  4059ec:	cmp	w0, #0x1
  4059f0:	b.lt	4059b0 <ferror@plt+0x38e0>  // b.tstop
  4059f4:	ldr	x9, [x19]
  4059f8:	add	x9, x9, w8, sxtw
  4059fc:	str	x9, [x19]
  405a00:	b	4059b0 <ferror@plt+0x38e0>
  405a04:	stp	x29, x30, [sp, #-80]!
  405a08:	stp	x22, x21, [sp, #48]
  405a0c:	mov	w21, #0xffffffea            	// #-22
  405a10:	str	x25, [sp, #16]
  405a14:	stp	x24, x23, [sp, #32]
  405a18:	stp	x20, x19, [sp, #64]
  405a1c:	mov	x29, sp
  405a20:	cbz	x1, 405b0c <ferror@plt+0x3a3c>
  405a24:	cbz	x0, 405b0c <ferror@plt+0x3a3c>
  405a28:	mov	x19, x2
  405a2c:	cbz	x2, 405b0c <ferror@plt+0x3a3c>
  405a30:	ldrb	w8, [x0]
  405a34:	cbz	w8, 405b08 <ferror@plt+0x3a38>
  405a38:	mov	x20, x1
  405a3c:	mov	x22, xzr
  405a40:	add	x23, x0, #0x1
  405a44:	mov	w24, #0x1                   	// #1
  405a48:	b	405a54 <ferror@plt+0x3984>
  405a4c:	ldrb	w8, [x23], #1
  405a50:	cbz	w8, 405b08 <ferror@plt+0x3a38>
  405a54:	mov	x9, x23
  405a58:	ldrb	w10, [x9], #-1
  405a5c:	cmp	x22, #0x0
  405a60:	and	w8, w8, #0xff
  405a64:	csel	x22, x9, x22, eq  // eq = none
  405a68:	cmp	w8, #0x2c
  405a6c:	csel	x8, x9, xzr, eq  // eq = none
  405a70:	cmp	w10, #0x0
  405a74:	csel	x25, x23, x8, eq  // eq = none
  405a78:	mov	w8, #0x4                   	// #4
  405a7c:	cbz	x22, 405ae0 <ferror@plt+0x3a10>
  405a80:	cbz	x25, 405ae0 <ferror@plt+0x3a10>
  405a84:	subs	x1, x25, x22
  405a88:	b.ls	405ad8 <ferror@plt+0x3a08>  // b.plast
  405a8c:	mov	x0, x22
  405a90:	blr	x19
  405a94:	tbnz	w0, #31, 405af0 <ferror@plt+0x3a20>
  405a98:	add	w8, w0, #0x7
  405a9c:	cmp	w0, #0x0
  405aa0:	csel	w8, w8, w0, lt  // lt = tstop
  405aa4:	sbfx	x8, x8, #3, #29
  405aa8:	ldrb	w9, [x20, x8]
  405aac:	and	w10, w0, #0x7
  405ab0:	lsl	w10, w24, w10
  405ab4:	mov	x22, xzr
  405ab8:	orr	w9, w9, w10
  405abc:	strb	w9, [x20, x8]
  405ac0:	ldrb	w8, [x25]
  405ac4:	cmp	w8, #0x0
  405ac8:	cset	w8, eq  // eq = none
  405acc:	lsl	w8, w8, #1
  405ad0:	cbnz	w8, 405ae4 <ferror@plt+0x3a14>
  405ad4:	b	405a4c <ferror@plt+0x397c>
  405ad8:	mov	w21, #0xffffffff            	// #-1
  405adc:	mov	w8, #0x1                   	// #1
  405ae0:	cbz	w8, 405a4c <ferror@plt+0x397c>
  405ae4:	cmp	w8, #0x4
  405ae8:	b.eq	405a4c <ferror@plt+0x397c>  // b.none
  405aec:	b	405b00 <ferror@plt+0x3a30>
  405af0:	mov	w8, #0x1                   	// #1
  405af4:	mov	w21, w0
  405af8:	cbnz	w8, 405ae4 <ferror@plt+0x3a14>
  405afc:	b	405a4c <ferror@plt+0x397c>
  405b00:	cmp	w8, #0x2
  405b04:	b.ne	405b0c <ferror@plt+0x3a3c>  // b.any
  405b08:	mov	w21, wzr
  405b0c:	mov	w0, w21
  405b10:	ldp	x20, x19, [sp, #64]
  405b14:	ldp	x22, x21, [sp, #48]
  405b18:	ldp	x24, x23, [sp, #32]
  405b1c:	ldr	x25, [sp, #16]
  405b20:	ldp	x29, x30, [sp], #80
  405b24:	ret
  405b28:	stp	x29, x30, [sp, #-64]!
  405b2c:	stp	x22, x21, [sp, #32]
  405b30:	mov	w21, #0xffffffea            	// #-22
  405b34:	stp	x24, x23, [sp, #16]
  405b38:	stp	x20, x19, [sp, #48]
  405b3c:	mov	x29, sp
  405b40:	cbz	x1, 405c10 <ferror@plt+0x3b40>
  405b44:	cbz	x0, 405c10 <ferror@plt+0x3b40>
  405b48:	mov	x19, x2
  405b4c:	cbz	x2, 405c10 <ferror@plt+0x3b40>
  405b50:	ldrb	w8, [x0]
  405b54:	cbz	w8, 405c0c <ferror@plt+0x3b3c>
  405b58:	mov	x20, x1
  405b5c:	mov	x22, xzr
  405b60:	add	x23, x0, #0x1
  405b64:	b	405b70 <ferror@plt+0x3aa0>
  405b68:	ldrb	w8, [x23], #1
  405b6c:	cbz	w8, 405c0c <ferror@plt+0x3b3c>
  405b70:	mov	x9, x23
  405b74:	ldrb	w10, [x9], #-1
  405b78:	cmp	x22, #0x0
  405b7c:	and	w8, w8, #0xff
  405b80:	csel	x22, x9, x22, eq  // eq = none
  405b84:	cmp	w8, #0x2c
  405b88:	csel	x8, x9, xzr, eq  // eq = none
  405b8c:	cmp	w10, #0x0
  405b90:	csel	x24, x23, x8, eq  // eq = none
  405b94:	mov	w8, #0x4                   	// #4
  405b98:	cbz	x22, 405be4 <ferror@plt+0x3b14>
  405b9c:	cbz	x24, 405be4 <ferror@plt+0x3b14>
  405ba0:	subs	x1, x24, x22
  405ba4:	b.ls	405bdc <ferror@plt+0x3b0c>  // b.plast
  405ba8:	mov	x0, x22
  405bac:	blr	x19
  405bb0:	tbnz	x0, #63, 405bf4 <ferror@plt+0x3b24>
  405bb4:	ldr	x8, [x20]
  405bb8:	mov	x22, xzr
  405bbc:	orr	x8, x8, x0
  405bc0:	str	x8, [x20]
  405bc4:	ldrb	w8, [x24]
  405bc8:	cmp	w8, #0x0
  405bcc:	cset	w8, eq  // eq = none
  405bd0:	lsl	w8, w8, #1
  405bd4:	cbnz	w8, 405be8 <ferror@plt+0x3b18>
  405bd8:	b	405b68 <ferror@plt+0x3a98>
  405bdc:	mov	w21, #0xffffffff            	// #-1
  405be0:	mov	w8, #0x1                   	// #1
  405be4:	cbz	w8, 405b68 <ferror@plt+0x3a98>
  405be8:	cmp	w8, #0x4
  405bec:	b.eq	405b68 <ferror@plt+0x3a98>  // b.none
  405bf0:	b	405c04 <ferror@plt+0x3b34>
  405bf4:	mov	w8, #0x1                   	// #1
  405bf8:	mov	w21, w0
  405bfc:	cbnz	w8, 405be8 <ferror@plt+0x3b18>
  405c00:	b	405b68 <ferror@plt+0x3a98>
  405c04:	cmp	w8, #0x2
  405c08:	b.ne	405c10 <ferror@plt+0x3b40>  // b.any
  405c0c:	mov	w21, wzr
  405c10:	mov	w0, w21
  405c14:	ldp	x20, x19, [sp, #48]
  405c18:	ldp	x22, x21, [sp, #32]
  405c1c:	ldp	x24, x23, [sp, #16]
  405c20:	ldp	x29, x30, [sp], #64
  405c24:	ret
  405c28:	stp	x29, x30, [sp, #-64]!
  405c2c:	mov	x29, sp
  405c30:	str	x23, [sp, #16]
  405c34:	stp	x22, x21, [sp, #32]
  405c38:	stp	x20, x19, [sp, #48]
  405c3c:	str	xzr, [x29, #24]
  405c40:	cbz	x0, 405d30 <ferror@plt+0x3c60>
  405c44:	mov	w21, w3
  405c48:	mov	x19, x2
  405c4c:	mov	x23, x1
  405c50:	mov	x22, x0
  405c54:	str	w3, [x1]
  405c58:	str	w3, [x2]
  405c5c:	bl	402060 <__errno_location@plt>
  405c60:	str	wzr, [x0]
  405c64:	ldrb	w8, [x22]
  405c68:	mov	x20, x0
  405c6c:	cmp	w8, #0x3a
  405c70:	b.ne	405cb8 <ferror@plt+0x3be8>  // b.any
  405c74:	add	x21, x22, #0x1
  405c78:	add	x1, x29, #0x18
  405c7c:	mov	w2, #0xa                   	// #10
  405c80:	mov	x0, x21
  405c84:	bl	401ed0 <strtol@plt>
  405c88:	str	w0, [x19]
  405c8c:	ldr	w8, [x20]
  405c90:	mov	w0, #0xffffffff            	// #-1
  405c94:	cbnz	w8, 405d30 <ferror@plt+0x3c60>
  405c98:	ldr	x8, [x29, #24]
  405c9c:	cbz	x8, 405d30 <ferror@plt+0x3c60>
  405ca0:	cmp	x8, x21
  405ca4:	mov	w0, #0xffffffff            	// #-1
  405ca8:	b.eq	405d30 <ferror@plt+0x3c60>  // b.none
  405cac:	ldrb	w8, [x8]
  405cb0:	cbz	w8, 405d2c <ferror@plt+0x3c5c>
  405cb4:	b	405d30 <ferror@plt+0x3c60>
  405cb8:	add	x1, x29, #0x18
  405cbc:	mov	w2, #0xa                   	// #10
  405cc0:	mov	x0, x22
  405cc4:	bl	401ed0 <strtol@plt>
  405cc8:	str	w0, [x23]
  405ccc:	str	w0, [x19]
  405cd0:	ldr	x8, [x29, #24]
  405cd4:	mov	w0, #0xffffffff            	// #-1
  405cd8:	cmp	x8, x22
  405cdc:	b.eq	405d30 <ferror@plt+0x3c60>  // b.none
  405ce0:	ldr	w9, [x20]
  405ce4:	cbnz	w9, 405d30 <ferror@plt+0x3c60>
  405ce8:	cbz	x8, 405d30 <ferror@plt+0x3c60>
  405cec:	ldrb	w9, [x8]
  405cf0:	cmp	w9, #0x2d
  405cf4:	b.eq	405d18 <ferror@plt+0x3c48>  // b.none
  405cf8:	cmp	w9, #0x3a
  405cfc:	b.ne	405d2c <ferror@plt+0x3c5c>  // b.any
  405d00:	ldrb	w10, [x8, #1]
  405d04:	cbz	w10, 405d28 <ferror@plt+0x3c58>
  405d08:	cmp	w9, #0x3a
  405d0c:	b.eq	405d18 <ferror@plt+0x3c48>  // b.none
  405d10:	cmp	w9, #0x2d
  405d14:	b.ne	405d2c <ferror@plt+0x3c5c>  // b.any
  405d18:	add	x21, x8, #0x1
  405d1c:	str	xzr, [x29, #24]
  405d20:	str	wzr, [x20]
  405d24:	b	405c78 <ferror@plt+0x3ba8>
  405d28:	str	w21, [x19]
  405d2c:	mov	w0, wzr
  405d30:	ldp	x20, x19, [sp, #48]
  405d34:	ldp	x22, x21, [sp, #32]
  405d38:	ldr	x23, [sp, #16]
  405d3c:	ldp	x29, x30, [sp], #64
  405d40:	ret
  405d44:	sub	sp, sp, #0x50
  405d48:	stp	x20, x19, [sp, #64]
  405d4c:	mov	x20, x1
  405d50:	mov	x19, x0
  405d54:	stp	x29, x30, [sp, #16]
  405d58:	stp	x24, x23, [sp, #32]
  405d5c:	stp	x22, x21, [sp, #48]
  405d60:	add	x29, sp, #0x10
  405d64:	mov	w0, wzr
  405d68:	cbz	x20, 405e34 <ferror@plt+0x3d64>
  405d6c:	cbz	x19, 405e34 <ferror@plt+0x3d64>
  405d70:	add	x1, sp, #0x8
  405d74:	mov	x0, x19
  405d78:	bl	405e4c <ferror@plt+0x3d7c>
  405d7c:	mov	x21, x0
  405d80:	mov	x1, sp
  405d84:	mov	x0, x20
  405d88:	bl	405e4c <ferror@plt+0x3d7c>
  405d8c:	ldp	x24, x22, [sp]
  405d90:	adds	x8, x24, x22
  405d94:	b.eq	405dc0 <ferror@plt+0x3cf0>  // b.none
  405d98:	mov	x23, x0
  405d9c:	cmp	x8, #0x1
  405da0:	b.ne	405de8 <ferror@plt+0x3d18>  // b.any
  405da4:	cbz	x21, 405dcc <ferror@plt+0x3cfc>
  405da8:	ldrb	w8, [x21]
  405dac:	cmp	w8, #0x2f
  405db0:	b.ne	405dcc <ferror@plt+0x3cfc>  // b.any
  405db4:	mov	w0, #0x1                   	// #1
  405db8:	cbnz	w0, 405e28 <ferror@plt+0x3d58>
  405dbc:	b	405d64 <ferror@plt+0x3c94>
  405dc0:	mov	w0, #0x1                   	// #1
  405dc4:	cbnz	w0, 405e28 <ferror@plt+0x3d58>
  405dc8:	b	405d64 <ferror@plt+0x3c94>
  405dcc:	cbz	x23, 405de8 <ferror@plt+0x3d18>
  405dd0:	ldrb	w8, [x23]
  405dd4:	cmp	w8, #0x2f
  405dd8:	b.ne	405de8 <ferror@plt+0x3d18>  // b.any
  405ddc:	mov	w0, #0x1                   	// #1
  405de0:	cbnz	w0, 405e28 <ferror@plt+0x3d58>
  405de4:	b	405d64 <ferror@plt+0x3c94>
  405de8:	mov	w0, #0x3                   	// #3
  405dec:	cbz	x21, 405e14 <ferror@plt+0x3d44>
  405df0:	cbz	x23, 405e14 <ferror@plt+0x3d44>
  405df4:	cmp	x22, x24
  405df8:	b.ne	405e14 <ferror@plt+0x3d44>  // b.any
  405dfc:	mov	x0, x21
  405e00:	mov	x1, x23
  405e04:	mov	x2, x22
  405e08:	bl	401d20 <strncmp@plt>
  405e0c:	cbz	w0, 405e1c <ferror@plt+0x3d4c>
  405e10:	mov	w0, #0x3                   	// #3
  405e14:	cbnz	w0, 405e28 <ferror@plt+0x3d58>
  405e18:	b	405d64 <ferror@plt+0x3c94>
  405e1c:	add	x19, x21, x22
  405e20:	add	x20, x23, x24
  405e24:	cbz	w0, 405d64 <ferror@plt+0x3c94>
  405e28:	cmp	w0, #0x3
  405e2c:	b.ne	405e34 <ferror@plt+0x3d64>  // b.any
  405e30:	mov	w0, wzr
  405e34:	ldp	x20, x19, [sp, #64]
  405e38:	ldp	x22, x21, [sp, #48]
  405e3c:	ldp	x24, x23, [sp, #32]
  405e40:	ldp	x29, x30, [sp, #16]
  405e44:	add	sp, sp, #0x50
  405e48:	ret
  405e4c:	mov	x8, x0
  405e50:	str	xzr, [x1]
  405e54:	mov	x0, x8
  405e58:	cbz	x8, 405ea0 <ferror@plt+0x3dd0>
  405e5c:	ldrb	w9, [x0]
  405e60:	cmp	w9, #0x2f
  405e64:	b.ne	405e78 <ferror@plt+0x3da8>  // b.any
  405e68:	mov	x8, x0
  405e6c:	ldrb	w10, [x8, #1]!
  405e70:	cmp	w10, #0x2f
  405e74:	b.eq	405e54 <ferror@plt+0x3d84>  // b.none
  405e78:	cbz	w9, 405e9c <ferror@plt+0x3dcc>
  405e7c:	mov	w8, #0x1                   	// #1
  405e80:	str	x8, [x1]
  405e84:	ldrb	w9, [x0, x8]
  405e88:	cbz	w9, 405ea0 <ferror@plt+0x3dd0>
  405e8c:	cmp	w9, #0x2f
  405e90:	b.eq	405ea0 <ferror@plt+0x3dd0>  // b.none
  405e94:	add	x8, x8, #0x1
  405e98:	b	405e80 <ferror@plt+0x3db0>
  405e9c:	mov	x0, xzr
  405ea0:	ret
  405ea4:	stp	x29, x30, [sp, #-64]!
  405ea8:	orr	x8, x0, x1
  405eac:	stp	x24, x23, [sp, #16]
  405eb0:	stp	x22, x21, [sp, #32]
  405eb4:	stp	x20, x19, [sp, #48]
  405eb8:	mov	x29, sp
  405ebc:	cbz	x8, 405ef0 <ferror@plt+0x3e20>
  405ec0:	mov	x19, x1
  405ec4:	mov	x22, x0
  405ec8:	mov	x20, x2
  405ecc:	cbz	x0, 405f04 <ferror@plt+0x3e34>
  405ed0:	cbz	x19, 405f18 <ferror@plt+0x3e48>
  405ed4:	mov	x0, x22
  405ed8:	bl	401bb0 <strlen@plt>
  405edc:	mvn	x8, x0
  405ee0:	cmp	x8, x20
  405ee4:	b.cs	405f20 <ferror@plt+0x3e50>  // b.hs, b.nlast
  405ee8:	mov	x21, xzr
  405eec:	b	405f5c <ferror@plt+0x3e8c>
  405ef0:	adrp	x0, 408000 <ferror@plt+0x5f30>
  405ef4:	add	x0, x0, #0xb2e
  405ef8:	bl	401de0 <strdup@plt>
  405efc:	mov	x21, x0
  405f00:	b	405f5c <ferror@plt+0x3e8c>
  405f04:	mov	x0, x19
  405f08:	mov	x1, x20
  405f0c:	bl	401f40 <strndup@plt>
  405f10:	mov	x21, x0
  405f14:	b	405f5c <ferror@plt+0x3e8c>
  405f18:	mov	x0, x22
  405f1c:	b	405ef8 <ferror@plt+0x3e28>
  405f20:	add	x24, x0, x20
  405f24:	mov	x23, x0
  405f28:	add	x0, x24, #0x1
  405f2c:	bl	401d10 <malloc@plt>
  405f30:	mov	x21, x0
  405f34:	cbz	x0, 405f5c <ferror@plt+0x3e8c>
  405f38:	mov	x0, x21
  405f3c:	mov	x1, x22
  405f40:	mov	x2, x23
  405f44:	bl	401b80 <memcpy@plt>
  405f48:	add	x0, x21, x23
  405f4c:	mov	x1, x19
  405f50:	mov	x2, x20
  405f54:	bl	401b80 <memcpy@plt>
  405f58:	strb	wzr, [x21, x24]
  405f5c:	mov	x0, x21
  405f60:	ldp	x20, x19, [sp, #48]
  405f64:	ldp	x22, x21, [sp, #32]
  405f68:	ldp	x24, x23, [sp, #16]
  405f6c:	ldp	x29, x30, [sp], #64
  405f70:	ret
  405f74:	stp	x29, x30, [sp, #-32]!
  405f78:	stp	x20, x19, [sp, #16]
  405f7c:	mov	x19, x1
  405f80:	mov	x20, x0
  405f84:	mov	x29, sp
  405f88:	cbz	x1, 405f9c <ferror@plt+0x3ecc>
  405f8c:	mov	x0, x19
  405f90:	bl	401bb0 <strlen@plt>
  405f94:	mov	x2, x0
  405f98:	b	405fa0 <ferror@plt+0x3ed0>
  405f9c:	mov	x2, xzr
  405fa0:	mov	x0, x20
  405fa4:	mov	x1, x19
  405fa8:	bl	405ea4 <ferror@plt+0x3dd4>
  405fac:	ldp	x20, x19, [sp, #16]
  405fb0:	ldp	x29, x30, [sp], #32
  405fb4:	ret
  405fb8:	sub	sp, sp, #0x120
  405fbc:	stp	x29, x30, [sp, #256]
  405fc0:	add	x29, sp, #0x100
  405fc4:	add	x9, sp, #0x80
  405fc8:	mov	x10, sp
  405fcc:	mov	x11, #0xffffffffffffffd0    	// #-48
  405fd0:	add	x8, x29, #0x20
  405fd4:	movk	x11, #0xff80, lsl #32
  405fd8:	add	x9, x9, #0x30
  405fdc:	add	x10, x10, #0x80
  405fe0:	stp	x8, x9, [x29, #-32]
  405fe4:	stp	x10, x11, [x29, #-16]
  405fe8:	stp	q1, q2, [sp, #16]
  405fec:	str	q0, [sp]
  405ff0:	ldp	q0, q1, [x29, #-32]
  405ff4:	stp	x28, x19, [sp, #272]
  405ff8:	mov	x19, x0
  405ffc:	stp	x2, x3, [sp, #128]
  406000:	sub	x0, x29, #0x28
  406004:	sub	x2, x29, #0x50
  406008:	stp	x4, x5, [sp, #144]
  40600c:	stp	x6, x7, [sp, #160]
  406010:	stp	q3, q4, [sp, #48]
  406014:	stp	q5, q6, [sp, #80]
  406018:	str	q7, [sp, #112]
  40601c:	stp	q0, q1, [x29, #-80]
  406020:	bl	401f20 <vasprintf@plt>
  406024:	tbnz	w0, #31, 40604c <ferror@plt+0x3f7c>
  406028:	ldur	x1, [x29, #-40]
  40602c:	sxtw	x2, w0
  406030:	mov	x0, x19
  406034:	bl	405ea4 <ferror@plt+0x3dd4>
  406038:	ldur	x8, [x29, #-40]
  40603c:	mov	x19, x0
  406040:	mov	x0, x8
  406044:	bl	401f00 <free@plt>
  406048:	b	406050 <ferror@plt+0x3f80>
  40604c:	mov	x19, xzr
  406050:	mov	x0, x19
  406054:	ldp	x28, x19, [sp, #272]
  406058:	ldp	x29, x30, [sp, #256]
  40605c:	add	sp, sp, #0x120
  406060:	ret
  406064:	stp	x29, x30, [sp, #-80]!
  406068:	stp	x24, x23, [sp, #32]
  40606c:	stp	x22, x21, [sp, #48]
  406070:	stp	x20, x19, [sp, #64]
  406074:	ldr	x19, [x0]
  406078:	str	x25, [sp, #16]
  40607c:	mov	x29, sp
  406080:	ldrb	w8, [x19]
  406084:	cbz	w8, 406184 <ferror@plt+0x40b4>
  406088:	mov	x20, x0
  40608c:	mov	x22, x1
  406090:	mov	x0, x19
  406094:	mov	x1, x2
  406098:	mov	w23, w3
  40609c:	mov	x21, x2
  4060a0:	bl	401f50 <strspn@plt>
  4060a4:	add	x19, x19, x0
  4060a8:	ldrb	w8, [x19]
  4060ac:	cbz	x8, 406180 <ferror@plt+0x40b0>
  4060b0:	cbz	w23, 406138 <ferror@plt+0x4068>
  4060b4:	cmp	w8, #0x3f
  4060b8:	b.hi	406150 <ferror@plt+0x4080>  // b.pmore
  4060bc:	mov	w9, #0x1                   	// #1
  4060c0:	lsl	x8, x9, x8
  4060c4:	mov	x9, #0x1                   	// #1
  4060c8:	movk	x9, #0x84, lsl #32
  4060cc:	and	x8, x8, x9
  4060d0:	cbz	x8, 406150 <ferror@plt+0x4080>
  4060d4:	mov	x23, x19
  4060d8:	ldrb	w25, [x23], #1
  4060dc:	add	x1, x29, #0x1c
  4060e0:	strb	wzr, [x29, #29]
  4060e4:	mov	x0, x23
  4060e8:	strb	w25, [x29, #28]
  4060ec:	bl	4061bc <ferror@plt+0x40ec>
  4060f0:	str	x0, [x22]
  4060f4:	add	x8, x0, x19
  4060f8:	ldrb	w9, [x8, #1]
  4060fc:	mov	w8, wzr
  406100:	cbz	w9, 4061a8 <ferror@plt+0x40d8>
  406104:	cmp	w9, w25
  406108:	b.ne	4061a8 <ferror@plt+0x40d8>  // b.any
  40610c:	add	x8, x0, x19
  406110:	ldrsb	w1, [x8, #2]
  406114:	mov	x24, x0
  406118:	cbz	w1, 406128 <ferror@plt+0x4058>
  40611c:	mov	x0, x21
  406120:	bl	401f60 <strchr@plt>
  406124:	cbz	x0, 4061a4 <ferror@plt+0x40d4>
  406128:	add	x8, x19, x24
  40612c:	add	x19, x8, #0x2
  406130:	mov	w8, #0x1                   	// #1
  406134:	b	4061ac <ferror@plt+0x40dc>
  406138:	mov	x0, x19
  40613c:	mov	x1, x21
  406140:	bl	402020 <strcspn@plt>
  406144:	str	x0, [x22]
  406148:	add	x22, x19, x0
  40614c:	b	406178 <ferror@plt+0x40a8>
  406150:	mov	x0, x19
  406154:	mov	x1, x21
  406158:	bl	4061bc <ferror@plt+0x40ec>
  40615c:	str	x0, [x22]
  406160:	add	x22, x19, x0
  406164:	ldrsb	w1, [x22]
  406168:	cbz	w1, 406178 <ferror@plt+0x40a8>
  40616c:	mov	x0, x21
  406170:	bl	401f60 <strchr@plt>
  406174:	cbz	x0, 406180 <ferror@plt+0x40b0>
  406178:	str	x22, [x20]
  40617c:	b	406188 <ferror@plt+0x40b8>
  406180:	str	x19, [x20]
  406184:	mov	x19, xzr
  406188:	mov	x0, x19
  40618c:	ldp	x20, x19, [sp, #64]
  406190:	ldp	x22, x21, [sp, #48]
  406194:	ldp	x24, x23, [sp, #32]
  406198:	ldr	x25, [sp, #16]
  40619c:	ldp	x29, x30, [sp], #80
  4061a0:	ret
  4061a4:	mov	w8, wzr
  4061a8:	mov	x23, x19
  4061ac:	str	x19, [x20]
  4061b0:	mov	x19, x23
  4061b4:	tbz	w8, #0, 406184 <ferror@plt+0x40b4>
  4061b8:	b	406188 <ferror@plt+0x40b8>
  4061bc:	stp	x29, x30, [sp, #-48]!
  4061c0:	stp	x22, x21, [sp, #16]
  4061c4:	stp	x20, x19, [sp, #32]
  4061c8:	ldrb	w8, [x0]
  4061cc:	mov	x29, sp
  4061d0:	cbz	w8, 406220 <ferror@plt+0x4150>
  4061d4:	mov	x19, x1
  4061d8:	mov	x22, xzr
  4061dc:	mov	w20, wzr
  4061e0:	add	x21, x0, #0x1
  4061e4:	b	406208 <ferror@plt+0x4138>
  4061e8:	sxtb	w1, w8
  4061ec:	mov	x0, x19
  4061f0:	bl	401f60 <strchr@plt>
  4061f4:	cbnz	x0, 40622c <ferror@plt+0x415c>
  4061f8:	mov	w20, wzr
  4061fc:	ldrb	w8, [x21, x22]
  406200:	add	x22, x22, #0x1
  406204:	cbz	w8, 40622c <ferror@plt+0x415c>
  406208:	cbnz	w20, 4061f8 <ferror@plt+0x4128>
  40620c:	and	w9, w8, #0xff
  406210:	cmp	w9, #0x5c
  406214:	b.ne	4061e8 <ferror@plt+0x4118>  // b.any
  406218:	mov	w20, #0x1                   	// #1
  40621c:	b	4061fc <ferror@plt+0x412c>
  406220:	mov	w20, wzr
  406224:	mov	w22, wzr
  406228:	b	40622c <ferror@plt+0x415c>
  40622c:	sub	w8, w22, w20
  406230:	ldp	x20, x19, [sp, #32]
  406234:	ldp	x22, x21, [sp, #16]
  406238:	sxtw	x0, w8
  40623c:	ldp	x29, x30, [sp], #48
  406240:	ret
  406244:	stp	x29, x30, [sp, #-32]!
  406248:	str	x19, [sp, #16]
  40624c:	mov	x19, x0
  406250:	mov	x29, sp
  406254:	mov	x0, x19
  406258:	bl	401d60 <fgetc@plt>
  40625c:	cmn	w0, #0x1
  406260:	b.eq	406274 <ferror@plt+0x41a4>  // b.none
  406264:	cmp	w0, #0xa
  406268:	b.ne	406254 <ferror@plt+0x4184>  // b.any
  40626c:	mov	w0, wzr
  406270:	b	406278 <ferror@plt+0x41a8>
  406274:	mov	w0, #0x1                   	// #1
  406278:	ldr	x19, [sp, #16]
  40627c:	ldp	x29, x30, [sp], #32
  406280:	ret
  406284:	stp	x29, x30, [sp, #-32]!
  406288:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  40628c:	stp	x20, x19, [sp, #16]
  406290:	mov	x29, sp
  406294:	mov	w19, w0
  406298:	str	x1, [x8, #832]
  40629c:	bl	40637c <ferror@plt+0x42ac>
  4062a0:	cmp	w19, #0x2
  4062a4:	b.eq	4062b8 <ferror@plt+0x41e8>  // b.none
  4062a8:	mov	w0, #0x1                   	// #1
  4062ac:	bl	401fc0 <isatty@plt>
  4062b0:	cbnz	w0, 4062b8 <ferror@plt+0x41e8>
  4062b4:	mov	w19, #0x1                   	// #1
  4062b8:	adrp	x20, 41a000 <ferror@plt+0x17f30>
  4062bc:	cmp	w19, #0x3
  4062c0:	str	w19, [x20, #880]
  4062c4:	b.ne	4062e4 <ferror@plt+0x4214>  // b.any
  4062c8:	bl	406430 <ferror@plt+0x4360>
  4062cc:	mov	w19, w0
  4062d0:	cbz	w0, 406310 <ferror@plt+0x4240>
  4062d4:	bl	406538 <ferror@plt+0x4468>
  4062d8:	cbz	w0, 4062ec <ferror@plt+0x421c>
  4062dc:	str	wzr, [x20, #880]
  4062e0:	b	406310 <ferror@plt+0x4240>
  4062e4:	mov	w19, #0xffffffff            	// #-1
  4062e8:	b	406310 <ferror@plt+0x4240>
  4062ec:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  4062f0:	add	x8, x8, #0x370
  4062f4:	ldp	w9, w10, [x8, #8]
  4062f8:	adrp	x0, 406000 <ferror@plt+0x3f30>
  4062fc:	add	x0, x0, #0x5c0
  406300:	cmp	w9, w10
  406304:	cset	w9, gt
  406308:	str	w9, [x8]
  40630c:	bl	407a78 <ferror@plt+0x59a8>
  406310:	ldr	w8, [x20, #880]
  406314:	adrp	x20, 41a000 <ferror@plt+0x17f30>
  406318:	cmp	w8, #0x2
  40631c:	b.eq	406340 <ferror@plt+0x4270>  // b.none
  406320:	cbnz	w8, 40634c <ferror@plt+0x427c>
  406324:	cmn	w19, #0x1
  406328:	b.ne	406334 <ferror@plt+0x4264>  // b.any
  40632c:	bl	406430 <ferror@plt+0x4360>
  406330:	mov	w19, w0
  406334:	ldrb	w8, [x20, #884]
  406338:	bfxil	w8, w19, #0, #1
  40633c:	b	406354 <ferror@plt+0x4284>
  406340:	ldrb	w8, [x20, #884]
  406344:	orr	w8, w8, #0x1
  406348:	b	406354 <ferror@plt+0x4284>
  40634c:	ldrb	w8, [x20, #884]
  406350:	and	w8, w8, #0xfffffffe
  406354:	adrp	x9, 41a000 <ferror@plt+0x17f30>
  406358:	ldrb	w9, [x9, #904]
  40635c:	strb	w8, [x20, #884]
  406360:	tbz	w9, #2, 406368 <ferror@plt+0x4298>
  406364:	bl	4065d4 <ferror@plt+0x4504>
  406368:	ldrb	w8, [x20, #884]
  40636c:	ldp	x20, x19, [sp, #16]
  406370:	and	w0, w8, #0x1
  406374:	ldp	x29, x30, [sp], #32
  406378:	ret
  40637c:	stp	x29, x30, [sp, #-32]!
  406380:	adrp	x0, 408000 <ferror@plt+0x5f30>
  406384:	add	x0, x0, #0x934
  406388:	stp	x20, x19, [sp, #16]
  40638c:	mov	x29, sp
  406390:	bl	402070 <getenv@plt>
  406394:	adrp	x20, 41a000 <ferror@plt+0x17f30>
  406398:	ldrb	w8, [x20, #904]
  40639c:	tbnz	w8, #1, 4063ac <ferror@plt+0x42dc>
  4063a0:	cbz	x0, 4063a8 <ferror@plt+0x42d8>
  4063a4:	bl	406ab8 <ferror@plt+0x49e8>
  4063a8:	str	w0, [x20, #904]
  4063ac:	ldr	w8, [x20, #904]
  4063b0:	cbz	w8, 4063dc <ferror@plt+0x430c>
  4063b4:	bl	401c40 <getuid@plt>
  4063b8:	mov	w19, w0
  4063bc:	bl	401c30 <geteuid@plt>
  4063c0:	cmp	w19, w0
  4063c4:	b.ne	4063f4 <ferror@plt+0x4324>  // b.any
  4063c8:	bl	401f10 <getgid@plt>
  4063cc:	mov	w19, w0
  4063d0:	bl	401c10 <getegid@plt>
  4063d4:	cmp	w19, w0
  4063d8:	b.ne	4063f4 <ferror@plt+0x4324>  // b.any
  4063dc:	ldr	w8, [x20, #904]
  4063e0:	orr	w8, w8, #0x2
  4063e4:	str	w8, [x20, #904]
  4063e8:	ldp	x20, x19, [sp, #16]
  4063ec:	ldp	x29, x30, [sp], #32
  4063f0:	ret
  4063f4:	adrp	x9, 419000 <ferror@plt+0x16f30>
  4063f8:	ldr	w8, [x20, #904]
  4063fc:	ldr	x9, [x9, #4048]
  406400:	orr	w8, w8, #0x1000000
  406404:	ldr	x19, [x9]
  406408:	str	w8, [x20, #904]
  40640c:	bl	401cf0 <getpid@plt>
  406410:	adrp	x1, 408000 <ferror@plt+0x5f30>
  406414:	adrp	x3, 408000 <ferror@plt+0x5f30>
  406418:	mov	w2, w0
  40641c:	add	x1, x1, #0x94a
  406420:	add	x3, x3, #0x983
  406424:	mov	x0, x19
  406428:	bl	402090 <fprintf@plt>
  40642c:	b	4063dc <ferror@plt+0x430c>
  406430:	sub	sp, sp, #0x30
  406434:	stp	x29, x30, [sp, #16]
  406438:	add	x29, sp, #0x10
  40643c:	sub	x2, x29, #0x4
  406440:	mov	w1, #0x1                   	// #1
  406444:	mov	x0, xzr
  406448:	stp	x20, x19, [sp, #32]
  40644c:	bl	401bf0 <setupterm@plt>
  406450:	mov	w19, #0xffffffff            	// #-1
  406454:	cbnz	w0, 406474 <ferror@plt+0x43a4>
  406458:	ldur	w8, [x29, #-4]
  40645c:	cmp	w8, #0x1
  406460:	b.ne	406474 <ferror@plt+0x43a4>  // b.any
  406464:	adrp	x0, 408000 <ferror@plt+0x5f30>
  406468:	add	x0, x0, #0x987
  40646c:	bl	402080 <tigetnum@plt>
  406470:	mov	w19, w0
  406474:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  406478:	ldr	w8, [x8, #904]
  40647c:	cmp	w19, #0x2
  406480:	b.lt	406490 <ferror@plt+0x43c0>  // b.tstop
  406484:	tbnz	w8, #2, 4064a8 <ferror@plt+0x43d8>
  406488:	mov	w0, #0x1                   	// #1
  40648c:	b	406498 <ferror@plt+0x43c8>
  406490:	tbnz	w8, #2, 4064f4 <ferror@plt+0x4424>
  406494:	mov	w0, wzr
  406498:	ldp	x20, x19, [sp, #32]
  40649c:	ldp	x29, x30, [sp, #16]
  4064a0:	add	sp, sp, #0x30
  4064a4:	ret
  4064a8:	adrp	x8, 419000 <ferror@plt+0x16f30>
  4064ac:	ldr	x8, [x8, #4048]
  4064b0:	ldr	x20, [x8]
  4064b4:	bl	401cf0 <getpid@plt>
  4064b8:	adrp	x1, 408000 <ferror@plt+0x5f30>
  4064bc:	adrp	x3, 408000 <ferror@plt+0x5f30>
  4064c0:	adrp	x4, 408000 <ferror@plt+0x5f30>
  4064c4:	mov	w2, w0
  4064c8:	add	x1, x1, #0x992
  4064cc:	add	x3, x3, #0x983
  4064d0:	add	x4, x4, #0x9a0
  4064d4:	mov	x0, x20
  4064d8:	bl	402090 <fprintf@plt>
  4064dc:	adrp	x0, 408000 <ferror@plt+0x5f30>
  4064e0:	add	x0, x0, #0x9a5
  4064e4:	mov	w1, w19
  4064e8:	bl	406b08 <ferror@plt+0x4a38>
  4064ec:	mov	w0, #0x1                   	// #1
  4064f0:	b	406498 <ferror@plt+0x43c8>
  4064f4:	adrp	x8, 419000 <ferror@plt+0x16f30>
  4064f8:	ldr	x8, [x8, #4048]
  4064fc:	ldr	x19, [x8]
  406500:	bl	401cf0 <getpid@plt>
  406504:	adrp	x1, 408000 <ferror@plt+0x5f30>
  406508:	adrp	x3, 408000 <ferror@plt+0x5f30>
  40650c:	adrp	x4, 408000 <ferror@plt+0x5f30>
  406510:	mov	w2, w0
  406514:	add	x1, x1, #0x992
  406518:	add	x3, x3, #0x983
  40651c:	add	x4, x4, #0x9a0
  406520:	mov	x0, x19
  406524:	bl	402090 <fprintf@plt>
  406528:	adrp	x0, 408000 <ferror@plt+0x5f30>
  40652c:	add	x0, x0, #0x9cc
  406530:	bl	406b08 <ferror@plt+0x4a38>
  406534:	b	406494 <ferror@plt+0x43c4>
  406538:	stp	x29, x30, [sp, #-32]!
  40653c:	str	x28, [sp, #16]
  406540:	mov	x29, sp
  406544:	sub	sp, sp, #0x1, lsl #12
  406548:	adrp	x0, 408000 <ferror@plt+0x5f30>
  40654c:	add	x0, x0, #0x9ee
  406550:	bl	402070 <getenv@plt>
  406554:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  406558:	str	x0, [x8, #840]
  40655c:	mov	x0, sp
  406560:	bl	406b9c <ferror@plt+0x4acc>
  406564:	cbz	x0, 406570 <ferror@plt+0x44a0>
  406568:	bl	406c0c <ferror@plt+0x4b3c>
  40656c:	b	406574 <ferror@plt+0x44a4>
  406570:	mov	w0, #0xfffffffe            	// #-2
  406574:	add	w8, w0, #0xd
  406578:	cmp	w8, #0xc
  40657c:	b.hi	4065a0 <ferror@plt+0x44d0>  // b.pmore
  406580:	mov	w9, #0x1                   	// #1
  406584:	lsl	w8, w9, w8
  406588:	mov	w9, #0x1801                	// #6145
  40658c:	tst	w8, w9
  406590:	b.eq	4065a0 <ferror@plt+0x44d0>  // b.none
  406594:	adrp	x0, 408000 <ferror@plt+0x5f30>
  406598:	add	x0, x0, #0x9f3
  40659c:	bl	406c0c <ferror@plt+0x4b3c>
  4065a0:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  4065a4:	ldrb	w9, [x8, #884]
  4065a8:	orr	w9, w9, #0x8
  4065ac:	strb	w9, [x8, #884]
  4065b0:	add	sp, sp, #0x1, lsl #12
  4065b4:	ldr	x28, [sp, #16]
  4065b8:	ldp	x29, x30, [sp], #32
  4065bc:	ret
  4065c0:	stp	x29, x30, [sp, #-16]!
  4065c4:	mov	x29, sp
  4065c8:	bl	407158 <ferror@plt+0x5088>
  4065cc:	ldp	x29, x30, [sp], #16
  4065d0:	ret
  4065d4:	stp	x29, x30, [sp, #-80]!
  4065d8:	adrp	x0, 408000 <ferror@plt+0x5f30>
  4065dc:	add	x0, x0, #0xc5b
  4065e0:	stp	x26, x25, [sp, #16]
  4065e4:	stp	x24, x23, [sp, #32]
  4065e8:	stp	x22, x21, [sp, #48]
  4065ec:	stp	x20, x19, [sp, #64]
  4065f0:	mov	x29, sp
  4065f4:	bl	401e70 <puts@plt>
  4065f8:	adrp	x20, 41a000 <ferror@plt+0x17f30>
  4065fc:	add	x20, x20, #0x340
  406600:	ldr	x1, [x20]
  406604:	adrp	x0, 408000 <ferror@plt+0x5f30>
  406608:	add	x0, x0, #0xaf6
  40660c:	bl	402040 <printf@plt>
  406610:	ldr	x1, [x20, #8]
  406614:	adrp	x0, 408000 <ferror@plt+0x5f30>
  406618:	add	x0, x0, #0xb08
  40661c:	bl	402040 <printf@plt>
  406620:	ldr	x1, [x20, #16]
  406624:	adrp	x0, 408000 <ferror@plt+0x5f30>
  406628:	add	x0, x0, #0xb1a
  40662c:	bl	402040 <printf@plt>
  406630:	ldr	w8, [x20, #48]
  406634:	adrp	x21, 408000 <ferror@plt+0x5f30>
  406638:	add	x21, x21, #0xac7
  40663c:	cbz	w8, 40665c <ferror@plt+0x458c>
  406640:	cmp	w8, #0x1
  406644:	b.eq	406668 <ferror@plt+0x4598>  // b.none
  406648:	cmp	w8, #0x3
  40664c:	b.ne	406674 <ferror@plt+0x45a4>  // b.any
  406650:	adrp	x1, 408000 <ferror@plt+0x5f30>
  406654:	add	x1, x1, #0xb3b
  406658:	b	406684 <ferror@plt+0x45b4>
  40665c:	adrp	x1, 408000 <ferror@plt+0x5f30>
  406660:	add	x1, x1, #0x922
  406664:	b	406684 <ferror@plt+0x45b4>
  406668:	adrp	x1, 408000 <ferror@plt+0x5f30>
  40666c:	add	x1, x1, #0x927
  406670:	b	406684 <ferror@plt+0x45b4>
  406674:	adrp	x9, 408000 <ferror@plt+0x5f30>
  406678:	add	x9, x9, #0x92d
  40667c:	cmp	w8, #0x2
  406680:	csel	x1, x9, x21, eq  // eq = none
  406684:	adrp	x0, 408000 <ferror@plt+0x5f30>
  406688:	add	x0, x0, #0xb2f
  40668c:	bl	402040 <printf@plt>
  406690:	adrp	x19, 41a000 <ferror@plt+0x17f30>
  406694:	ldrb	w8, [x19, #884]
  406698:	adrp	x0, 408000 <ferror@plt+0x5f30>
  40669c:	add	x0, x0, #0xb45
  4066a0:	and	w1, w8, #0x1
  4066a4:	bl	402040 <printf@plt>
  4066a8:	ldrb	w8, [x19, #884]
  4066ac:	adrp	x0, 408000 <ferror@plt+0x5f30>
  4066b0:	add	x0, x0, #0xb57
  4066b4:	ubfx	w1, w8, #1, #1
  4066b8:	bl	402040 <printf@plt>
  4066bc:	ldrb	w8, [x19, #884]
  4066c0:	adrp	x0, 408000 <ferror@plt+0x5f30>
  4066c4:	add	x0, x0, #0xb67
  4066c8:	ubfx	w1, w8, #3, #1
  4066cc:	bl	402040 <printf@plt>
  4066d0:	ldrb	w8, [x19, #884]
  4066d4:	adrp	x0, 408000 <ferror@plt+0x5f30>
  4066d8:	add	x0, x0, #0xb79
  4066dc:	ubfx	w1, w8, #2, #1
  4066e0:	bl	402040 <printf@plt>
  4066e4:	adrp	x22, 419000 <ferror@plt+0x16f30>
  4066e8:	ldr	x22, [x22, #4056]
  4066ec:	mov	w0, #0xa                   	// #10
  4066f0:	ldr	x1, [x22]
  4066f4:	bl	401c70 <fputc@plt>
  4066f8:	adrp	x24, 408000 <ferror@plt+0x5f30>
  4066fc:	adrp	x19, 408000 <ferror@plt+0x5f30>
  406700:	adrp	x25, 408000 <ferror@plt+0x5f30>
  406704:	adrp	x26, 408000 <ferror@plt+0x5f30>
  406708:	mov	x23, xzr
  40670c:	add	x24, x24, #0xab8
  406710:	add	x19, x19, #0xb8e
  406714:	add	x25, x25, #0xac0
  406718:	add	x26, x26, #0xaef
  40671c:	b	406744 <ferror@plt+0x4674>
  406720:	cmp	x23, #0x2
  406724:	csel	x1, x26, x21, eq  // eq = none
  406728:	add	x8, x20, x23, lsl #2
  40672c:	ldr	w2, [x8, #56]
  406730:	mov	x0, x19
  406734:	bl	402040 <printf@plt>
  406738:	add	x23, x23, #0x1
  40673c:	cmp	x23, #0x3
  406740:	b.eq	406760 <ferror@plt+0x4690>  // b.none
  406744:	cbz	x23, 406758 <ferror@plt+0x4688>
  406748:	cmp	x23, #0x1
  40674c:	b.ne	406720 <ferror@plt+0x4650>  // b.any
  406750:	mov	x1, x25
  406754:	b	406728 <ferror@plt+0x4658>
  406758:	mov	x1, x24
  40675c:	b	406728 <ferror@plt+0x4658>
  406760:	ldr	x1, [x22]
  406764:	mov	w0, #0xa                   	// #10
  406768:	bl	401c70 <fputc@plt>
  40676c:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  406770:	ldr	x8, [x8, #864]
  406774:	cbz	x8, 4067dc <ferror@plt+0x470c>
  406778:	adrp	x20, 408000 <ferror@plt+0x5f30>
  40677c:	adrp	x23, 41a000 <ferror@plt+0x17f30>
  406780:	mov	x21, xzr
  406784:	mov	x19, xzr
  406788:	add	x20, x20, #0xb9e
  40678c:	add	x23, x23, #0x358
  406790:	mov	x0, x20
  406794:	mov	x1, x19
  406798:	bl	402040 <printf@plt>
  40679c:	ldr	x8, [x23]
  4067a0:	ldr	x0, [x8, x21]
  4067a4:	bl	40725c <ferror@plt+0x518c>
  4067a8:	ldr	x8, [x23]
  4067ac:	ldr	x1, [x22]
  4067b0:	ldr	x0, [x8, x21]
  4067b4:	bl	401bc0 <fputs@plt>
  4067b8:	bl	407280 <ferror@plt+0x51b0>
  4067bc:	ldr	x1, [x22]
  4067c0:	mov	w0, #0xa                   	// #10
  4067c4:	bl	401c70 <fputc@plt>
  4067c8:	ldr	x8, [x23, #8]
  4067cc:	add	x19, x19, #0x1
  4067d0:	add	x21, x21, #0x10
  4067d4:	cmp	x19, x8
  4067d8:	b.cc	406790 <ferror@plt+0x46c0>  // b.lo, b.ul, b.last
  4067dc:	ldr	x1, [x22]
  4067e0:	mov	w0, #0xa                   	// #10
  4067e4:	bl	401c70 <fputc@plt>
  4067e8:	ldp	x20, x19, [sp, #64]
  4067ec:	ldp	x22, x21, [sp, #48]
  4067f0:	ldp	x24, x23, [sp, #32]
  4067f4:	ldp	x26, x25, [sp, #16]
  4067f8:	ldp	x29, x30, [sp], #80
  4067fc:	ret
  406800:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  406804:	ldrb	w9, [x8, #884]
  406808:	orr	w9, w9, #0x2
  40680c:	strb	w9, [x8, #884]
  406810:	ret
  406814:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  406818:	ldrb	w9, [x8, #884]
  40681c:	and	w9, w9, #0xfffffffd
  406820:	strb	w9, [x8, #884]
  406824:	ret
  406828:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  40682c:	ldrb	w8, [x8, #884]
  406830:	and	w0, w8, #0x1
  406834:	ret
  406838:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  40683c:	ldr	w0, [x8, #880]
  406840:	ret
  406844:	stp	x29, x30, [sp, #-16]!
  406848:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  40684c:	ldrb	w8, [x8, #884]
  406850:	mov	x29, sp
  406854:	tbnz	w8, #1, 406864 <ferror@plt+0x4794>
  406858:	cbz	x0, 406864 <ferror@plt+0x4794>
  40685c:	tbz	w8, #0, 406864 <ferror@plt+0x4794>
  406860:	bl	401bc0 <fputs@plt>
  406864:	ldp	x29, x30, [sp], #16
  406868:	ret
  40686c:	stp	x29, x30, [sp, #-32]!
  406870:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  406874:	ldrb	w8, [x8, #884]
  406878:	str	x19, [sp, #16]
  40687c:	mov	x29, sp
  406880:	and	w8, w8, #0x3
  406884:	cmp	w8, #0x1
  406888:	b.ne	4068a8 <ferror@plt+0x47d8>  // b.any
  40688c:	mov	x19, x1
  406890:	bl	4068b8 <ferror@plt+0x47e8>
  406894:	cbz	x0, 4068a0 <ferror@plt+0x47d0>
  406898:	ldr	x0, [x0, #8]
  40689c:	cbnz	x0, 4068ac <ferror@plt+0x47dc>
  4068a0:	mov	x0, x19
  4068a4:	b	4068ac <ferror@plt+0x47dc>
  4068a8:	mov	x0, xzr
  4068ac:	ldr	x19, [sp, #16]
  4068b0:	ldp	x29, x30, [sp], #32
  4068b4:	ret
  4068b8:	sub	sp, sp, #0x30
  4068bc:	stp	x29, x30, [sp, #16]
  4068c0:	stp	x20, x19, [sp, #32]
  4068c4:	add	x29, sp, #0x10
  4068c8:	stp	x0, xzr, [sp]
  4068cc:	cbz	x0, 406940 <ferror@plt+0x4870>
  4068d0:	ldrb	w8, [x0]
  4068d4:	mov	x19, x0
  4068d8:	cbz	w8, 40693c <ferror@plt+0x486c>
  4068dc:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  4068e0:	ldrb	w8, [x8, #884]
  4068e4:	tbnz	w8, #2, 4068f0 <ferror@plt+0x4820>
  4068e8:	bl	4072a0 <ferror@plt+0x51d0>
  4068ec:	cbnz	w0, 40693c <ferror@plt+0x486c>
  4068f0:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  4068f4:	ldr	x8, [x8, #864]
  4068f8:	cbz	x8, 40693c <ferror@plt+0x486c>
  4068fc:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  406900:	ldrb	w8, [x8, #904]
  406904:	tbnz	w8, #3, 406950 <ferror@plt+0x4880>
  406908:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  40690c:	add	x8, x8, #0x358
  406910:	ldp	x1, x2, [x8]
  406914:	adrp	x4, 407000 <ferror@plt+0x4f30>
  406918:	add	x4, x4, #0x4bc
  40691c:	mov	x0, sp
  406920:	mov	w3, #0x10                  	// #16
  406924:	bl	401da0 <bsearch@plt>
  406928:	cbz	x0, 406940 <ferror@plt+0x4870>
  40692c:	ldr	x8, [x0, #8]
  406930:	cmp	x8, #0x0
  406934:	csel	x0, xzr, x0, eq  // eq = none
  406938:	b	406940 <ferror@plt+0x4870>
  40693c:	mov	x0, xzr
  406940:	ldp	x20, x19, [sp, #32]
  406944:	ldp	x29, x30, [sp, #16]
  406948:	add	sp, sp, #0x30
  40694c:	ret
  406950:	adrp	x8, 419000 <ferror@plt+0x16f30>
  406954:	ldr	x8, [x8, #4048]
  406958:	ldr	x20, [x8]
  40695c:	bl	401cf0 <getpid@plt>
  406960:	adrp	x1, 408000 <ferror@plt+0x5f30>
  406964:	adrp	x3, 408000 <ferror@plt+0x5f30>
  406968:	adrp	x4, 408000 <ferror@plt+0x5f30>
  40696c:	mov	w2, w0
  406970:	add	x1, x1, #0x992
  406974:	add	x3, x3, #0x983
  406978:	add	x4, x4, #0xae3
  40697c:	mov	x0, x20
  406980:	bl	402090 <fprintf@plt>
  406984:	adrp	x0, 408000 <ferror@plt+0x5f30>
  406988:	add	x0, x0, #0xbae
  40698c:	mov	x1, x19
  406990:	bl	406b08 <ferror@plt+0x4a38>
  406994:	b	406908 <ferror@plt+0x4838>
  406998:	stp	x29, x30, [sp, #-32]!
  40699c:	str	x19, [sp, #16]
  4069a0:	mov	x29, sp
  4069a4:	mov	x19, x2
  4069a8:	bl	40686c <ferror@plt+0x479c>
  4069ac:	cbz	x0, 4069b8 <ferror@plt+0x48e8>
  4069b0:	mov	x1, x19
  4069b4:	bl	406844 <ferror@plt+0x4774>
  4069b8:	ldr	x19, [sp, #16]
  4069bc:	ldp	x29, x30, [sp], #32
  4069c0:	ret
  4069c4:	stp	x29, x30, [sp, #-16]!
  4069c8:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  4069cc:	ldrb	w8, [x8, #884]
  4069d0:	mov	x29, sp
  4069d4:	and	w8, w8, #0x3
  4069d8:	cmp	w8, #0x1
  4069dc:	b.ne	4069f8 <ferror@plt+0x4928>  // b.any
  4069e0:	mov	x3, x0
  4069e4:	adrp	x0, 408000 <ferror@plt+0x5f30>
  4069e8:	add	x0, x0, #0x86d
  4069ec:	mov	w1, #0x4                   	// #4
  4069f0:	mov	w2, #0x1                   	// #1
  4069f4:	bl	401f70 <fwrite@plt>
  4069f8:	ldp	x29, x30, [sp], #16
  4069fc:	ret
  406a00:	stp	x29, x30, [sp, #-48]!
  406a04:	str	x21, [sp, #16]
  406a08:	stp	x20, x19, [sp, #32]
  406a0c:	mov	x29, sp
  406a10:	cbz	x0, 406a48 <ferror@plt+0x4978>
  406a14:	ldrb	w8, [x0]
  406a18:	mov	x20, x0
  406a1c:	cbz	w8, 406a48 <ferror@plt+0x4978>
  406a20:	adrp	x21, 419000 <ferror@plt+0x16f30>
  406a24:	mov	x19, xzr
  406a28:	add	x21, x21, #0xdb8
  406a2c:	ldr	x1, [x21, x19, lsl #3]
  406a30:	mov	x0, x20
  406a34:	bl	401db0 <strcasecmp@plt>
  406a38:	cbz	w0, 406a4c <ferror@plt+0x497c>
  406a3c:	add	x19, x19, #0x1
  406a40:	cmp	x19, #0x4
  406a44:	b.ne	406a2c <ferror@plt+0x495c>  // b.any
  406a48:	mov	w19, #0xffffffea            	// #-22
  406a4c:	mov	w0, w19
  406a50:	ldp	x20, x19, [sp, #32]
  406a54:	ldr	x21, [sp, #16]
  406a58:	ldp	x29, x30, [sp], #48
  406a5c:	ret
  406a60:	stp	x29, x30, [sp, #-32]!
  406a64:	stp	x20, x19, [sp, #16]
  406a68:	mov	x19, x1
  406a6c:	mov	x20, x0
  406a70:	mov	x29, sp
  406a74:	cbz	x0, 406a88 <ferror@plt+0x49b8>
  406a78:	mov	x8, x20
  406a7c:	ldrb	w9, [x8], #1
  406a80:	cmp	w9, #0x3d
  406a84:	csel	x20, x8, x20, eq  // eq = none
  406a88:	mov	x0, x20
  406a8c:	bl	406a00 <ferror@plt+0x4930>
  406a90:	tbnz	w0, #31, 406aa0 <ferror@plt+0x49d0>
  406a94:	ldp	x20, x19, [sp, #16]
  406a98:	ldp	x29, x30, [sp], #32
  406a9c:	ret
  406aa0:	adrp	x1, 408000 <ferror@plt+0x5f30>
  406aa4:	add	x1, x1, #0x8ac
  406aa8:	mov	w0, #0x1                   	// #1
  406aac:	mov	x2, x19
  406ab0:	mov	x3, x20
  406ab4:	bl	402010 <errx@plt>
  406ab8:	stp	x29, x30, [sp, #-32]!
  406abc:	mov	x29, sp
  406ac0:	add	x1, x29, #0x18
  406ac4:	mov	w2, wzr
  406ac8:	str	x19, [sp, #16]
  406acc:	bl	401ba0 <strtoul@plt>
  406ad0:	ldr	x8, [x29, #24]
  406ad4:	mov	x19, x0
  406ad8:	cbz	x8, 406af8 <ferror@plt+0x4a28>
  406adc:	adrp	x1, 408000 <ferror@plt+0x5f30>
  406ae0:	add	x1, x1, #0x98e
  406ae4:	mov	x0, x8
  406ae8:	bl	401ea0 <strcmp@plt>
  406aec:	cmp	w0, #0x0
  406af0:	mov	w8, #0xffff                	// #65535
  406af4:	csel	w19, w8, w19, eq  // eq = none
  406af8:	mov	w0, w19
  406afc:	ldr	x19, [sp, #16]
  406b00:	ldp	x29, x30, [sp], #32
  406b04:	ret
  406b08:	sub	sp, sp, #0x120
  406b0c:	stp	x29, x30, [sp, #256]
  406b10:	add	x29, sp, #0x100
  406b14:	stp	x28, x19, [sp, #272]
  406b18:	stp	x1, x2, [x29, #-120]
  406b1c:	stp	x3, x4, [x29, #-104]
  406b20:	stp	x5, x6, [x29, #-88]
  406b24:	stur	x7, [x29, #-72]
  406b28:	stp	q0, q1, [sp]
  406b2c:	stp	q2, q3, [sp, #32]
  406b30:	stp	q4, q5, [sp, #64]
  406b34:	adrp	x19, 419000 <ferror@plt+0x16f30>
  406b38:	ldr	x19, [x19, #4048]
  406b3c:	mov	x9, #0xffffffffffffffc8    	// #-56
  406b40:	mov	x10, sp
  406b44:	sub	x11, x29, #0x78
  406b48:	movk	x9, #0xff80, lsl #32
  406b4c:	add	x12, x29, #0x20
  406b50:	add	x10, x10, #0x80
  406b54:	add	x11, x11, #0x38
  406b58:	stp	x10, x9, [x29, #-16]
  406b5c:	stp	x12, x11, [x29, #-32]
  406b60:	mov	x8, x0
  406b64:	ldr	x0, [x19]
  406b68:	ldp	q0, q1, [x29, #-32]
  406b6c:	sub	x2, x29, #0x40
  406b70:	mov	x1, x8
  406b74:	stp	q6, q7, [sp, #96]
  406b78:	stp	q0, q1, [x29, #-64]
  406b7c:	bl	402030 <vfprintf@plt>
  406b80:	ldr	x1, [x19]
  406b84:	mov	w0, #0xa                   	// #10
  406b88:	bl	401c70 <fputc@plt>
  406b8c:	ldp	x28, x19, [sp, #272]
  406b90:	ldp	x29, x30, [sp, #256]
  406b94:	add	sp, sp, #0x120
  406b98:	ret
  406b9c:	stp	x29, x30, [sp, #-32]!
  406ba0:	str	x19, [sp, #16]
  406ba4:	mov	x19, x0
  406ba8:	adrp	x0, 408000 <ferror@plt+0x5f30>
  406bac:	add	x0, x0, #0xa0a
  406bb0:	mov	x29, sp
  406bb4:	bl	402070 <getenv@plt>
  406bb8:	cbz	x0, 406bcc <ferror@plt+0x4afc>
  406bbc:	adrp	x2, 408000 <ferror@plt+0x5f30>
  406bc0:	mov	x3, x0
  406bc4:	add	x2, x2, #0xa1a
  406bc8:	b	406be8 <ferror@plt+0x4b18>
  406bcc:	adrp	x0, 408000 <ferror@plt+0x5f30>
  406bd0:	add	x0, x0, #0xa15
  406bd4:	bl	402070 <getenv@plt>
  406bd8:	cbz	x0, 406c04 <ferror@plt+0x4b34>
  406bdc:	adrp	x2, 408000 <ferror@plt+0x5f30>
  406be0:	mov	x3, x0
  406be4:	add	x2, x2, #0xa2f
  406be8:	mov	w1, #0x1000                	// #4096
  406bec:	mov	x0, x19
  406bf0:	bl	401ca0 <snprintf@plt>
  406bf4:	mov	x0, x19
  406bf8:	ldr	x19, [sp, #16]
  406bfc:	ldp	x29, x30, [sp], #32
  406c00:	ret
  406c04:	mov	x19, xzr
  406c08:	b	406bf4 <ferror@plt+0x4b24>
  406c0c:	stp	x29, x30, [sp, #-96]!
  406c10:	stp	x28, x27, [sp, #16]
  406c14:	stp	x26, x25, [sp, #32]
  406c18:	stp	x24, x23, [sp, #48]
  406c1c:	stp	x22, x21, [sp, #64]
  406c20:	stp	x20, x19, [sp, #80]
  406c24:	mov	x29, sp
  406c28:	sub	sp, sp, #0x1, lsl #12
  406c2c:	sub	sp, sp, #0x40
  406c30:	mov	x19, x0
  406c34:	add	x0, sp, #0x38
  406c38:	mov	w2, #0x1000                	// #4096
  406c3c:	mov	w1, wzr
  406c40:	bl	401d70 <memset@plt>
  406c44:	cbz	x19, 406ca4 <ferror@plt+0x4bd4>
  406c48:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  406c4c:	ldr	x8, [x8, #832]
  406c50:	cbz	x8, 406ca4 <ferror@plt+0x4bd4>
  406c54:	ldrb	w8, [x8]
  406c58:	cbz	w8, 406ca4 <ferror@plt+0x4bd4>
  406c5c:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  406c60:	ldrb	w8, [x8, #904]
  406c64:	tbnz	w8, #2, 406f68 <ferror@plt+0x4e98>
  406c68:	mov	x0, x19
  406c6c:	bl	401c50 <opendir@plt>
  406c70:	cbz	x0, 406cd0 <ferror@plt+0x4c00>
  406c74:	adrp	x21, 41a000 <ferror@plt+0x17f30>
  406c78:	add	x21, x21, #0x340
  406c7c:	mov	x20, x0
  406c80:	ldr	x0, [x21]
  406c84:	bl	401bb0 <strlen@plt>
  406c88:	ldr	x8, [x21, #8]
  406c8c:	str	x0, [sp, #8]
  406c90:	cbz	x8, 406ce0 <ferror@plt+0x4c10>
  406c94:	mov	x0, x8
  406c98:	bl	401bb0 <strlen@plt>
  406c9c:	str	x0, [sp]
  406ca0:	b	406ce4 <ferror@plt+0x4c14>
  406ca4:	mov	w19, #0xffffffea            	// #-22
  406ca8:	mov	w0, w19
  406cac:	add	sp, sp, #0x1, lsl #12
  406cb0:	add	sp, sp, #0x40
  406cb4:	ldp	x20, x19, [sp, #80]
  406cb8:	ldp	x22, x21, [sp, #64]
  406cbc:	ldp	x24, x23, [sp, #48]
  406cc0:	ldp	x26, x25, [sp, #32]
  406cc4:	ldp	x28, x27, [sp, #16]
  406cc8:	ldp	x29, x30, [sp], #96
  406ccc:	ret
  406cd0:	bl	402060 <__errno_location@plt>
  406cd4:	ldr	w8, [x0]
  406cd8:	neg	w19, w8
  406cdc:	b	406ca8 <ferror@plt+0x4bd8>
  406ce0:	str	xzr, [sp]
  406ce4:	mov	x0, x20
  406ce8:	bl	401dc0 <readdir@plt>
  406cec:	cbz	x0, 406f1c <ferror@plt+0x4e4c>
  406cf0:	mov	w22, #0x1                   	// #1
  406cf4:	mov	w21, #0x501                 	// #1281
  406cf8:	b	406d08 <ferror@plt+0x4c38>
  406cfc:	mov	x0, x20
  406d00:	bl	401dc0 <readdir@plt>
  406d04:	cbz	x0, 406f1c <ferror@plt+0x4e4c>
  406d08:	stp	xzr, xzr, [sp, #32]
  406d0c:	stp	xzr, xzr, [sp, #16]
  406d10:	mov	x28, x0
  406d14:	ldrb	w8, [x28, #19]!
  406d18:	cmp	w8, #0x2e
  406d1c:	b.eq	406cfc <ferror@plt+0x4c2c>  // b.none
  406d20:	ldrb	w8, [x0, #18]
  406d24:	cmp	w8, #0xa
  406d28:	b.hi	406cfc <ferror@plt+0x4c2c>  // b.pmore
  406d2c:	lsl	w8, w22, w8
  406d30:	tst	w8, w21
  406d34:	b.eq	406cfc <ferror@plt+0x4c2c>  // b.none
  406d38:	add	x1, sp, #0x28
  406d3c:	add	x2, sp, #0x18
  406d40:	add	x3, sp, #0x20
  406d44:	add	x4, sp, #0x10
  406d48:	add	x5, sp, #0x34
  406d4c:	mov	x0, x28
  406d50:	bl	406fb0 <ferror@plt+0x4ee0>
  406d54:	cbnz	w0, 406cfc <ferror@plt+0x4c2c>
  406d58:	ldp	x23, x24, [sp, #32]
  406d5c:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  406d60:	ldrb	w8, [x8, #904]
  406d64:	mov	w9, #0x15                  	// #21
  406d68:	cmp	x24, #0x0
  406d6c:	csinc	w9, w9, wzr, ne  // ne = any
  406d70:	mov	w10, #0xa                   	// #10
  406d74:	orr	w10, w9, w10
  406d78:	cmp	x23, #0x0
  406d7c:	csel	w26, w9, w10, eq  // eq = none
  406d80:	tbnz	w8, #2, 406e2c <ferror@plt+0x4d5c>
  406d84:	ldrsw	x25, [sp, #52]
  406d88:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  406d8c:	add	x8, x8, #0x340
  406d90:	add	x27, x8, x25, lsl #2
  406d94:	ldr	w8, [x27, #56]!
  406d98:	cmp	w26, w8
  406d9c:	b.lt	406cfc <ferror@plt+0x4c2c>  // b.tstop
  406da0:	ldr	x8, [sp, #24]
  406da4:	cbz	x8, 406dcc <ferror@plt+0x4cfc>
  406da8:	ldr	x9, [sp, #8]
  406dac:	cmp	x8, x9
  406db0:	b.ne	406cfc <ferror@plt+0x4c2c>  // b.any
  406db4:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  406db8:	ldr	x1, [x8, #832]
  406dbc:	ldr	x2, [sp, #8]
  406dc0:	mov	x0, x24
  406dc4:	bl	401d20 <strncmp@plt>
  406dc8:	cbnz	w0, 406cfc <ferror@plt+0x4c2c>
  406dcc:	ldr	x8, [sp, #16]
  406dd0:	cbz	x8, 406e00 <ferror@plt+0x4d30>
  406dd4:	ldr	x9, [sp]
  406dd8:	cbz	x9, 406cfc <ferror@plt+0x4c2c>
  406ddc:	ldr	x9, [sp]
  406de0:	cmp	x8, x9
  406de4:	b.ne	406cfc <ferror@plt+0x4c2c>  // b.any
  406de8:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  406dec:	ldr	x1, [x8, #840]
  406df0:	ldr	x2, [sp]
  406df4:	mov	x0, x23
  406df8:	bl	401d20 <strncmp@plt>
  406dfc:	cbnz	w0, 406cfc <ferror@plt+0x4c2c>
  406e00:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  406e04:	ldrb	w8, [x8, #904]
  406e08:	tbnz	w8, #2, 406e98 <ferror@plt+0x4dc8>
  406e0c:	cmp	w25, #0x2
  406e10:	str	w26, [x27]
  406e14:	b.ne	406cfc <ferror@plt+0x4c2c>  // b.any
  406e18:	add	x0, sp, #0x38
  406e1c:	mov	w2, #0x1000                	// #4096
  406e20:	mov	x1, x28
  406e24:	bl	402000 <strncpy@plt>
  406e28:	b	406cfc <ferror@plt+0x4c2c>
  406e2c:	adrp	x8, 419000 <ferror@plt+0x16f30>
  406e30:	ldr	x8, [x8, #4048]
  406e34:	ldr	x25, [x8]
  406e38:	bl	401cf0 <getpid@plt>
  406e3c:	adrp	x1, 408000 <ferror@plt+0x5f30>
  406e40:	adrp	x3, 408000 <ferror@plt+0x5f30>
  406e44:	adrp	x4, 408000 <ferror@plt+0x5f30>
  406e48:	mov	w2, w0
  406e4c:	mov	x0, x25
  406e50:	add	x1, x1, #0x992
  406e54:	add	x3, x3, #0x983
  406e58:	add	x4, x4, #0x9a0
  406e5c:	bl	402090 <fprintf@plt>
  406e60:	ldrsw	x8, [sp, #52]
  406e64:	adrp	x9, 41a000 <ferror@plt+0x17f30>
  406e68:	add	x9, x9, #0x340
  406e6c:	ldp	x6, x4, [sp, #16]
  406e70:	add	x8, x9, x8, lsl #2
  406e74:	ldr	w3, [x8, #56]
  406e78:	adrp	x0, 408000 <ferror@plt+0x5f30>
  406e7c:	add	x0, x0, #0xa5e
  406e80:	mov	x1, x28
  406e84:	mov	w2, w26
  406e88:	mov	x5, x24
  406e8c:	mov	x7, x23
  406e90:	bl	406b08 <ferror@plt+0x4a38>
  406e94:	b	406d84 <ferror@plt+0x4cb4>
  406e98:	adrp	x8, 419000 <ferror@plt+0x16f30>
  406e9c:	ldr	x8, [x8, #4048]
  406ea0:	ldr	x23, [x8]
  406ea4:	bl	401cf0 <getpid@plt>
  406ea8:	adrp	x1, 408000 <ferror@plt+0x5f30>
  406eac:	adrp	x3, 408000 <ferror@plt+0x5f30>
  406eb0:	adrp	x4, 408000 <ferror@plt+0x5f30>
  406eb4:	mov	w2, w0
  406eb8:	mov	x0, x23
  406ebc:	add	x1, x1, #0x992
  406ec0:	add	x3, x3, #0x983
  406ec4:	add	x4, x4, #0x9a0
  406ec8:	bl	402090 <fprintf@plt>
  406ecc:	cbz	w25, 406efc <ferror@plt+0x4e2c>
  406ed0:	adrp	x1, 408000 <ferror@plt+0x5f30>
  406ed4:	cmp	w25, #0x2
  406ed8:	add	x1, x1, #0xaef
  406edc:	b.eq	406f04 <ferror@plt+0x4e34>  // b.none
  406ee0:	adrp	x8, 408000 <ferror@plt+0x5f30>
  406ee4:	adrp	x9, 408000 <ferror@plt+0x5f30>
  406ee8:	cmp	w25, #0x1
  406eec:	add	x8, x8, #0xac7
  406ef0:	add	x9, x9, #0xac0
  406ef4:	csel	x1, x9, x8, eq  // eq = none
  406ef8:	b	406f04 <ferror@plt+0x4e34>
  406efc:	adrp	x1, 408000 <ferror@plt+0x5f30>
  406f00:	add	x1, x1, #0xab8
  406f04:	ldr	w2, [x27]
  406f08:	adrp	x0, 408000 <ferror@plt+0x5f30>
  406f0c:	add	x0, x0, #0xa9a
  406f10:	mov	w3, w26
  406f14:	bl	406b08 <ferror@plt+0x4a38>
  406f18:	b	406e0c <ferror@plt+0x4d3c>
  406f1c:	ldrb	w8, [sp, #56]
  406f20:	cbz	w8, 406f58 <ferror@plt+0x4e88>
  406f24:	adrp	x0, 41a000 <ferror@plt+0x17f30>
  406f28:	adrp	x1, 408000 <ferror@plt+0x5f30>
  406f2c:	add	x8, sp, #0x38
  406f30:	add	x0, x0, #0x350
  406f34:	add	x1, x1, #0xacb
  406f38:	add	x3, sp, #0x38
  406f3c:	mov	x2, x19
  406f40:	strb	wzr, [x8, #4095]
  406f44:	bl	401c90 <asprintf@plt>
  406f48:	cmp	w0, #0x0
  406f4c:	mov	w8, #0xfffffff4            	// #-12
  406f50:	csel	w19, wzr, w8, gt
  406f54:	b	406f5c <ferror@plt+0x4e8c>
  406f58:	mov	w19, wzr
  406f5c:	mov	x0, x20
  406f60:	bl	401df0 <closedir@plt>
  406f64:	b	406ca8 <ferror@plt+0x4bd8>
  406f68:	adrp	x8, 419000 <ferror@plt+0x16f30>
  406f6c:	ldr	x8, [x8, #4048]
  406f70:	ldr	x20, [x8]
  406f74:	bl	401cf0 <getpid@plt>
  406f78:	adrp	x1, 408000 <ferror@plt+0x5f30>
  406f7c:	adrp	x3, 408000 <ferror@plt+0x5f30>
  406f80:	adrp	x4, 408000 <ferror@plt+0x5f30>
  406f84:	mov	w2, w0
  406f88:	add	x1, x1, #0x992
  406f8c:	add	x3, x3, #0x983
  406f90:	add	x4, x4, #0x9a0
  406f94:	mov	x0, x20
  406f98:	bl	402090 <fprintf@plt>
  406f9c:	adrp	x0, 408000 <ferror@plt+0x5f30>
  406fa0:	add	x0, x0, #0xa4c
  406fa4:	mov	x1, x19
  406fa8:	bl	406b08 <ferror@plt+0x4a38>
  406fac:	b	406c68 <ferror@plt+0x4b98>
  406fb0:	stp	x29, x30, [sp, #-80]!
  406fb4:	str	x25, [sp, #16]
  406fb8:	stp	x24, x23, [sp, #32]
  406fbc:	stp	x22, x21, [sp, #48]
  406fc0:	stp	x20, x19, [sp, #64]
  406fc4:	mov	x29, sp
  406fc8:	cbz	x0, 407008 <ferror@plt+0x4f38>
  406fcc:	ldrb	w8, [x0]
  406fd0:	mov	x20, x0
  406fd4:	mov	w0, #0xffffffea            	// #-22
  406fd8:	cbz	w8, 40700c <ferror@plt+0x4f3c>
  406fdc:	cmp	w8, #0x2e
  406fe0:	b.eq	40700c <ferror@plt+0x4f3c>  // b.none
  406fe4:	mov	x0, x20
  406fe8:	mov	x25, x5
  406fec:	mov	x22, x4
  406ff0:	mov	x24, x3
  406ff4:	mov	x19, x2
  406ff8:	mov	x21, x1
  406ffc:	bl	401bb0 <strlen@plt>
  407000:	cmp	x0, #0x1, lsl #12
  407004:	b.ls	407024 <ferror@plt+0x4f54>  // b.plast
  407008:	mov	w0, #0xffffffea            	// #-22
  40700c:	ldp	x20, x19, [sp, #64]
  407010:	ldp	x22, x21, [sp, #48]
  407014:	ldp	x24, x23, [sp, #32]
  407018:	ldr	x25, [sp, #16]
  40701c:	ldp	x29, x30, [sp], #80
  407020:	ret
  407024:	mov	w1, #0x2e                  	// #46
  407028:	mov	x0, x20
  40702c:	bl	401e10 <strrchr@plt>
  407030:	cmp	x0, #0x0
  407034:	csinc	x23, x20, x0, eq  // eq = none
  407038:	adrp	x1, 408000 <ferror@plt+0x5f30>
  40703c:	add	x1, x1, #0xab8
  407040:	mov	x0, x23
  407044:	bl	401ea0 <strcmp@plt>
  407048:	cbz	w0, 407088 <ferror@plt+0x4fb8>
  40704c:	adrp	x1, 408000 <ferror@plt+0x5f30>
  407050:	add	x1, x1, #0xac0
  407054:	mov	x0, x23
  407058:	bl	401ea0 <strcmp@plt>
  40705c:	cbz	w0, 407090 <ferror@plt+0x4fc0>
  407060:	adrp	x1, 408000 <ferror@plt+0x5f30>
  407064:	add	x1, x1, #0xaef
  407068:	mov	x0, x23
  40706c:	bl	401ea0 <strcmp@plt>
  407070:	cbz	w0, 407098 <ferror@plt+0x4fc8>
  407074:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  407078:	ldrb	w8, [x8, #904]
  40707c:	tbnz	w8, #2, 40710c <ferror@plt+0x503c>
  407080:	mov	w0, #0x1                   	// #1
  407084:	b	40700c <ferror@plt+0x4f3c>
  407088:	mov	w8, wzr
  40708c:	b	40709c <ferror@plt+0x4fcc>
  407090:	mov	w8, #0x1                   	// #1
  407094:	b	40709c <ferror@plt+0x4fcc>
  407098:	mov	w8, #0x2                   	// #2
  40709c:	cmp	x23, x20
  4070a0:	str	w8, [x25]
  4070a4:	b.eq	407104 <ferror@plt+0x5034>  // b.none
  4070a8:	mov	w1, #0x40                  	// #64
  4070ac:	mov	x0, x20
  4070b0:	bl	401f60 <strchr@plt>
  4070b4:	cmp	x0, #0x0
  4070b8:	mov	x8, x0
  4070bc:	csinc	x9, xzr, x0, eq  // eq = none
  4070c0:	cbz	x0, 4070e0 <ferror@plt+0x5010>
  4070c4:	str	x9, [x24]
  4070c8:	mvn	x10, x9
  4070cc:	sub	x9, x9, #0x1
  4070d0:	add	x10, x10, x23
  4070d4:	cmp	x9, x20
  4070d8:	str	x10, [x22]
  4070dc:	b.eq	407104 <ferror@plt+0x5034>  // b.none
  4070e0:	add	x9, x8, #0x1
  4070e4:	cmp	x8, #0x0
  4070e8:	csel	x8, x9, x23, ne  // ne = any
  4070ec:	mvn	x9, x20
  4070f0:	mov	w0, wzr
  4070f4:	add	x8, x8, x9
  4070f8:	str	x20, [x21]
  4070fc:	str	x8, [x19]
  407100:	b	40700c <ferror@plt+0x4f3c>
  407104:	mov	w0, wzr
  407108:	b	40700c <ferror@plt+0x4f3c>
  40710c:	adrp	x8, 419000 <ferror@plt+0x16f30>
  407110:	ldr	x8, [x8, #4048]
  407114:	ldr	x19, [x8]
  407118:	bl	401cf0 <getpid@plt>
  40711c:	adrp	x1, 408000 <ferror@plt+0x5f30>
  407120:	adrp	x3, 408000 <ferror@plt+0x5f30>
  407124:	adrp	x4, 408000 <ferror@plt+0x5f30>
  407128:	mov	w2, w0
  40712c:	add	x1, x1, #0x992
  407130:	add	x3, x3, #0x983
  407134:	add	x4, x4, #0x9a0
  407138:	mov	x0, x19
  40713c:	bl	402090 <fprintf@plt>
  407140:	adrp	x0, 408000 <ferror@plt+0x5f30>
  407144:	add	x0, x0, #0xad1
  407148:	mov	x1, x23
  40714c:	bl	406b08 <ferror@plt+0x4a38>
  407150:	mov	w0, #0x1                   	// #1
  407154:	b	40700c <ferror@plt+0x4f3c>
  407158:	stp	x29, x30, [sp, #-32]!
  40715c:	str	x19, [sp, #16]
  407160:	mov	x29, sp
  407164:	bl	40719c <ferror@plt+0x50cc>
  407168:	adrp	x19, 41a000 <ferror@plt+0x17f30>
  40716c:	add	x19, x19, #0x340
  407170:	ldr	x0, [x19, #16]
  407174:	bl	401f00 <free@plt>
  407178:	mov	w8, #0x3                   	// #3
  40717c:	stp	xzr, xzr, [x19]
  407180:	str	xzr, [x19, #16]
  407184:	str	xzr, [x19, #56]
  407188:	str	w8, [x19, #48]
  40718c:	str	wzr, [x19, #64]
  407190:	ldr	x19, [sp, #16]
  407194:	ldp	x29, x30, [sp], #32
  407198:	ret
  40719c:	stp	x29, x30, [sp, #-48]!
  4071a0:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  4071a4:	ldrb	w8, [x8, #904]
  4071a8:	str	x21, [sp, #16]
  4071ac:	stp	x20, x19, [sp, #32]
  4071b0:	mov	x29, sp
  4071b4:	tbnz	w8, #3, 407218 <ferror@plt+0x5148>
  4071b8:	adrp	x19, 41a000 <ferror@plt+0x17f30>
  4071bc:	add	x19, x19, #0x358
  4071c0:	ldp	x0, x8, [x19]
  4071c4:	cbz	x8, 4071fc <ferror@plt+0x512c>
  4071c8:	mov	x20, xzr
  4071cc:	mov	x21, xzr
  4071d0:	ldr	x0, [x0, x20]
  4071d4:	bl	401f00 <free@plt>
  4071d8:	ldr	x8, [x19]
  4071dc:	add	x8, x8, x20
  4071e0:	ldr	x0, [x8, #8]
  4071e4:	bl	401f00 <free@plt>
  4071e8:	ldp	x0, x8, [x19]
  4071ec:	add	x21, x21, #0x1
  4071f0:	add	x20, x20, #0x10
  4071f4:	cmp	x21, x8
  4071f8:	b.cc	4071d0 <ferror@plt+0x5100>  // b.lo, b.ul, b.last
  4071fc:	bl	401f00 <free@plt>
  407200:	stp	xzr, xzr, [x19]
  407204:	str	xzr, [x19, #16]
  407208:	ldp	x20, x19, [sp, #32]
  40720c:	ldr	x21, [sp, #16]
  407210:	ldp	x29, x30, [sp], #48
  407214:	ret
  407218:	adrp	x8, 419000 <ferror@plt+0x16f30>
  40721c:	ldr	x8, [x8, #4048]
  407220:	ldr	x19, [x8]
  407224:	bl	401cf0 <getpid@plt>
  407228:	adrp	x1, 408000 <ferror@plt+0x5f30>
  40722c:	adrp	x3, 408000 <ferror@plt+0x5f30>
  407230:	adrp	x4, 408000 <ferror@plt+0x5f30>
  407234:	mov	w2, w0
  407238:	add	x1, x1, #0x992
  40723c:	add	x3, x3, #0x983
  407240:	add	x4, x4, #0xae3
  407244:	mov	x0, x19
  407248:	bl	402090 <fprintf@plt>
  40724c:	adrp	x0, 408000 <ferror@plt+0x5f30>
  407250:	add	x0, x0, #0xaea
  407254:	bl	406b08 <ferror@plt+0x4a38>
  407258:	b	4071b8 <ferror@plt+0x50e8>
  40725c:	stp	x29, x30, [sp, #-16]!
  407260:	adrp	x8, 419000 <ferror@plt+0x16f30>
  407264:	ldr	x8, [x8, #4056]
  407268:	mov	x1, xzr
  40726c:	mov	x29, sp
  407270:	ldr	x2, [x8]
  407274:	bl	406998 <ferror@plt+0x48c8>
  407278:	ldp	x29, x30, [sp], #16
  40727c:	ret
  407280:	stp	x29, x30, [sp, #-16]!
  407284:	adrp	x8, 419000 <ferror@plt+0x16f30>
  407288:	ldr	x8, [x8, #4056]
  40728c:	mov	x29, sp
  407290:	ldr	x0, [x8]
  407294:	bl	4069c4 <ferror@plt+0x48f4>
  407298:	ldp	x29, x30, [sp], #16
  40729c:	ret
  4072a0:	stp	x29, x30, [sp, #-64]!
  4072a4:	str	x28, [sp, #16]
  4072a8:	stp	x22, x21, [sp, #32]
  4072ac:	stp	x20, x19, [sp, #48]
  4072b0:	mov	x29, sp
  4072b4:	sub	sp, sp, #0x2, lsl #12
  4072b8:	sub	sp, sp, #0x110
  4072bc:	adrp	x19, 41a000 <ferror@plt+0x17f30>
  4072c0:	ldrb	w8, [x19, #884]
  4072c4:	tbnz	w8, #3, 4072d4 <ferror@plt+0x5204>
  4072c8:	bl	406538 <ferror@plt+0x4468>
  4072cc:	mov	w20, w0
  4072d0:	b	4072d8 <ferror@plt+0x5208>
  4072d4:	mov	w20, wzr
  4072d8:	ldrb	w8, [x19, #884]
  4072dc:	orr	w8, w8, #0x4
  4072e0:	strb	w8, [x19, #884]
  4072e4:	cbz	w20, 40731c <ferror@plt+0x524c>
  4072e8:	mov	x19, xzr
  4072ec:	cbz	x19, 4072f8 <ferror@plt+0x5228>
  4072f0:	mov	x0, x19
  4072f4:	bl	401cd0 <fclose@plt>
  4072f8:	bl	407750 <ferror@plt+0x5680>
  4072fc:	mov	w0, w20
  407300:	add	sp, sp, #0x2, lsl #12
  407304:	add	sp, sp, #0x110
  407308:	ldp	x20, x19, [sp, #48]
  40730c:	ldp	x22, x21, [sp, #32]
  407310:	ldr	x28, [sp, #16]
  407314:	ldp	x29, x30, [sp], #64
  407318:	ret
  40731c:	adrp	x20, 41a000 <ferror@plt+0x17f30>
  407320:	ldr	x8, [x20, #848]
  407324:	cbz	x8, 407448 <ferror@plt+0x5378>
  407328:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  40732c:	ldrb	w8, [x8, #904]
  407330:	tbnz	w8, #3, 407474 <ferror@plt+0x53a4>
  407334:	ldr	x0, [x20, #848]
  407338:	adrp	x1, 407000 <ferror@plt+0x4f30>
  40733c:	add	x1, x1, #0xad0
  407340:	bl	401d00 <fopen@plt>
  407344:	mov	x19, x0
  407348:	cbz	x0, 407458 <ferror@plt+0x5388>
  40734c:	add	x0, sp, #0x110
  407350:	mov	w1, #0x2000                	// #8192
  407354:	mov	x2, x19
  407358:	add	x22, sp, #0x110
  40735c:	bl	4020a0 <fgets@plt>
  407360:	cbz	x0, 407450 <ferror@plt+0x5380>
  407364:	adrp	x21, 408000 <ferror@plt+0x5f30>
  407368:	mov	w20, wzr
  40736c:	add	x21, x21, #0xbcc
  407370:	b	407388 <ferror@plt+0x52b8>
  407374:	add	x0, sp, #0x110
  407378:	mov	w1, #0x2000                	// #8192
  40737c:	mov	x2, x19
  407380:	bl	4020a0 <fgets@plt>
  407384:	cbz	x0, 407450 <ferror@plt+0x5380>
  407388:	add	x0, sp, #0x110
  40738c:	mov	w1, #0xa                   	// #10
  407390:	bl	401f60 <strchr@plt>
  407394:	cbnz	x0, 4073b0 <ferror@plt+0x52e0>
  407398:	mov	x0, x19
  40739c:	bl	401e60 <feof@plt>
  4073a0:	cbz	w0, 407430 <ferror@plt+0x5360>
  4073a4:	add	x0, sp, #0x110
  4073a8:	bl	401bb0 <strlen@plt>
  4073ac:	add	x0, x22, x0
  4073b0:	strb	wzr, [x0]
  4073b4:	add	x0, sp, #0x110
  4073b8:	bl	4074d8 <ferror@plt+0x5408>
  4073bc:	ldrb	w9, [x0]
  4073c0:	mov	w8, #0x5                   	// #5
  4073c4:	cbz	w9, 407420 <ferror@plt+0x5350>
  4073c8:	cmp	w9, #0x23
  4073cc:	b.eq	407420 <ferror@plt+0x5350>  // b.none
  4073d0:	add	x2, sp, #0x8c
  4073d4:	add	x3, sp, #0x8
  4073d8:	mov	x1, x21
  4073dc:	bl	401ff0 <__isoc99_sscanf@plt>
  4073e0:	mov	w20, w0
  4073e4:	cmp	w0, #0x2
  4073e8:	b.ne	40741c <ferror@plt+0x534c>  // b.any
  4073ec:	ldrb	w8, [sp, #140]
  4073f0:	cbz	w8, 40741c <ferror@plt+0x534c>
  4073f4:	ldrb	w8, [sp, #8]
  4073f8:	cbz	w8, 40741c <ferror@plt+0x534c>
  4073fc:	add	x0, sp, #0x8c
  407400:	add	x1, sp, #0x8
  407404:	bl	40750c <ferror@plt+0x543c>
  407408:	mov	w20, w0
  40740c:	cbz	w0, 40741c <ferror@plt+0x534c>
  407410:	mov	w8, #0x2                   	// #2
  407414:	cbnz	w8, 407424 <ferror@plt+0x5354>
  407418:	b	407374 <ferror@plt+0x52a4>
  40741c:	mov	w8, wzr
  407420:	cbz	w8, 407374 <ferror@plt+0x52a4>
  407424:	cmp	w8, #0x5
  407428:	b.eq	407374 <ferror@plt+0x52a4>  // b.none
  40742c:	b	407468 <ferror@plt+0x5398>
  407430:	bl	402060 <__errno_location@plt>
  407434:	ldr	w8, [x0]
  407438:	neg	w20, w8
  40743c:	mov	w8, #0x2                   	// #2
  407440:	cbnz	w8, 407424 <ferror@plt+0x5354>
  407444:	b	407374 <ferror@plt+0x52a4>
  407448:	mov	w20, wzr
  40744c:	b	4072e8 <ferror@plt+0x5218>
  407450:	mov	w20, wzr
  407454:	b	4072ec <ferror@plt+0x521c>
  407458:	bl	402060 <__errno_location@plt>
  40745c:	ldr	w8, [x0]
  407460:	neg	w20, w8
  407464:	b	4072ec <ferror@plt+0x521c>
  407468:	cmp	w8, #0x2
  40746c:	b.eq	4072ec <ferror@plt+0x521c>  // b.none
  407470:	b	4072fc <ferror@plt+0x522c>
  407474:	adrp	x8, 419000 <ferror@plt+0x16f30>
  407478:	ldr	x8, [x8, #4048]
  40747c:	ldr	x19, [x8]
  407480:	bl	401cf0 <getpid@plt>
  407484:	adrp	x1, 408000 <ferror@plt+0x5f30>
  407488:	adrp	x3, 408000 <ferror@plt+0x5f30>
  40748c:	adrp	x4, 408000 <ferror@plt+0x5f30>
  407490:	mov	w2, w0
  407494:	add	x1, x1, #0x992
  407498:	add	x3, x3, #0x983
  40749c:	add	x4, x4, #0xae3
  4074a0:	mov	x0, x19
  4074a4:	bl	402090 <fprintf@plt>
  4074a8:	ldr	x1, [x20, #848]
  4074ac:	adrp	x0, 408000 <ferror@plt+0x5f30>
  4074b0:	add	x0, x0, #0xbba
  4074b4:	bl	406b08 <ferror@plt+0x4a38>
  4074b8:	b	407334 <ferror@plt+0x5264>
  4074bc:	stp	x29, x30, [sp, #-16]!
  4074c0:	ldr	x0, [x0]
  4074c4:	ldr	x1, [x1]
  4074c8:	mov	x29, sp
  4074cc:	bl	401ea0 <strcmp@plt>
  4074d0:	ldp	x29, x30, [sp], #16
  4074d4:	ret
  4074d8:	stp	x29, x30, [sp, #-32]!
  4074dc:	str	x19, [sp, #16]
  4074e0:	mov	x29, sp
  4074e4:	mov	x19, x0
  4074e8:	bl	401ec0 <__ctype_b_loc@plt>
  4074ec:	ldr	x8, [x0]
  4074f0:	sub	x0, x19, #0x1
  4074f4:	ldrsb	x9, [x0, #1]!
  4074f8:	ldrh	w9, [x8, x9, lsl #1]
  4074fc:	tbnz	w9, #0, 4074f4 <ferror@plt+0x5424>
  407500:	ldr	x19, [sp, #16]
  407504:	ldp	x29, x30, [sp], #32
  407508:	ret
  40750c:	sub	sp, sp, #0x40
  407510:	stp	x29, x30, [sp, #16]
  407514:	stp	x22, x21, [sp, #32]
  407518:	stp	x20, x19, [sp, #48]
  40751c:	add	x29, sp, #0x10
  407520:	str	xzr, [sp, #8]
  407524:	cbz	x0, 40758c <ferror@plt+0x54bc>
  407528:	mov	x21, x1
  40752c:	mov	w20, #0xffffffea            	// #-22
  407530:	cbz	x1, 407590 <ferror@plt+0x54c0>
  407534:	ldrb	w8, [x0]
  407538:	mov	x19, x0
  40753c:	cbz	w8, 407590 <ferror@plt+0x54c0>
  407540:	ldrb	w8, [x21]
  407544:	cbz	w8, 40758c <ferror@plt+0x54bc>
  407548:	adrp	x22, 41a000 <ferror@plt+0x17f30>
  40754c:	ldrb	w8, [x22, #904]
  407550:	tbnz	w8, #3, 4075e4 <ferror@plt+0x5514>
  407554:	add	x1, sp, #0x8
  407558:	mov	x0, x21
  40755c:	bl	4077e0 <ferror@plt+0x5710>
  407560:	mov	w20, w0
  407564:	cbnz	w0, 407590 <ferror@plt+0x54c0>
  407568:	bl	401ec0 <__ctype_b_loc@plt>
  40756c:	mov	x8, x0
  407570:	ldr	x0, [sp, #8]
  407574:	ldr	x8, [x8]
  407578:	ldrsb	x9, [x0]
  40757c:	ldrh	w8, [x8, x9, lsl #1]
  407580:	tbnz	w8, #10, 4075a8 <ferror@plt+0x54d8>
  407584:	mov	w20, #0xfffffff4            	// #-12
  407588:	b	407640 <ferror@plt+0x5570>
  40758c:	mov	w20, #0xffffffea            	// #-22
  407590:	mov	w0, w20
  407594:	ldp	x20, x19, [sp, #48]
  407598:	ldp	x22, x21, [sp, #32]
  40759c:	ldp	x29, x30, [sp, #16]
  4075a0:	add	sp, sp, #0x40
  4075a4:	ret
  4075a8:	bl	404870 <ferror@plt+0x27a0>
  4075ac:	cbz	x0, 4075d4 <ferror@plt+0x5504>
  4075b0:	bl	401de0 <strdup@plt>
  4075b4:	cbz	x0, 40762c <ferror@plt+0x555c>
  4075b8:	mov	x20, x0
  4075bc:	ldr	x0, [sp, #8]
  4075c0:	bl	401f00 <free@plt>
  4075c4:	mov	w8, wzr
  4075c8:	str	x20, [sp, #8]
  4075cc:	mov	w20, #0xfffffff4            	// #-12
  4075d0:	b	407634 <ferror@plt+0x5564>
  4075d4:	ldrb	w8, [x22, #904]
  4075d8:	tbnz	w8, #3, 407708 <ferror@plt+0x5638>
  4075dc:	mov	w20, #0xffffffea            	// #-22
  4075e0:	b	407630 <ferror@plt+0x5560>
  4075e4:	adrp	x8, 419000 <ferror@plt+0x16f30>
  4075e8:	ldr	x8, [x8, #4048]
  4075ec:	ldr	x20, [x8]
  4075f0:	bl	401cf0 <getpid@plt>
  4075f4:	adrp	x1, 408000 <ferror@plt+0x5f30>
  4075f8:	adrp	x3, 408000 <ferror@plt+0x5f30>
  4075fc:	adrp	x4, 408000 <ferror@plt+0x5f30>
  407600:	mov	w2, w0
  407604:	add	x1, x1, #0x992
  407608:	add	x3, x3, #0x983
  40760c:	add	x4, x4, #0xae3
  407610:	mov	x0, x20
  407614:	bl	402090 <fprintf@plt>
  407618:	adrp	x0, 408000 <ferror@plt+0x5f30>
  40761c:	add	x0, x0, #0xbdf
  407620:	mov	x1, x19
  407624:	bl	406b08 <ferror@plt+0x4a38>
  407628:	b	407554 <ferror@plt+0x5484>
  40762c:	mov	w20, #0xfffffff4            	// #-12
  407630:	mov	w8, #0x6                   	// #6
  407634:	cmp	w8, #0x6
  407638:	b.eq	4076dc <ferror@plt+0x560c>  // b.none
  40763c:	cbnz	w8, 407590 <ferror@plt+0x54c0>
  407640:	adrp	x9, 41a000 <ferror@plt+0x17f30>
  407644:	add	x9, x9, #0x360
  407648:	ldp	x8, x9, [x9]
  40764c:	cmp	x8, x9
  407650:	b.ne	40769c <ferror@plt+0x55cc>  // b.any
  407654:	adrp	x9, 41a000 <ferror@plt+0x17f30>
  407658:	ldr	x0, [x9, #856]
  40765c:	lsl	x8, x8, #4
  407660:	add	x1, x8, #0xa0
  407664:	bl	401dd0 <realloc@plt>
  407668:	cbz	x0, 40768c <ferror@plt+0x55bc>
  40766c:	adrp	x9, 41a000 <ferror@plt+0x17f30>
  407670:	add	x9, x9, #0x358
  407674:	ldr	x10, [x9, #8]
  407678:	mov	w8, wzr
  40767c:	str	x0, [x9]
  407680:	add	x10, x10, #0xa
  407684:	str	x10, [x9, #16]
  407688:	b	407690 <ferror@plt+0x55c0>
  40768c:	mov	w8, #0x6                   	// #6
  407690:	cmp	w8, #0x6
  407694:	b.eq	4076dc <ferror@plt+0x560c>  // b.none
  407698:	cbnz	w8, 407590 <ferror@plt+0x54c0>
  40769c:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  4076a0:	add	x8, x8, #0x358
  4076a4:	ldp	x9, x8, [x8]
  4076a8:	ldr	x10, [sp, #8]
  4076ac:	mov	x0, x19
  4076b0:	add	x21, x9, x8, lsl #4
  4076b4:	str	x10, [x21, #8]
  4076b8:	bl	401de0 <strdup@plt>
  4076bc:	str	x0, [x21]
  4076c0:	cbz	x0, 4076e0 <ferror@plt+0x5610>
  4076c4:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  4076c8:	ldr	x9, [x8, #864]
  4076cc:	mov	w20, wzr
  4076d0:	add	x9, x9, #0x1
  4076d4:	str	x9, [x8, #864]
  4076d8:	b	407590 <ferror@plt+0x54c0>
  4076dc:	mov	x21, xzr
  4076e0:	cbz	x21, 4076fc <ferror@plt+0x562c>
  4076e4:	ldr	x0, [x21, #8]
  4076e8:	bl	401f00 <free@plt>
  4076ec:	ldr	x0, [x21]
  4076f0:	bl	401f00 <free@plt>
  4076f4:	stp	xzr, xzr, [x21]
  4076f8:	b	407590 <ferror@plt+0x54c0>
  4076fc:	ldr	x0, [sp, #8]
  407700:	bl	401f00 <free@plt>
  407704:	b	407590 <ferror@plt+0x54c0>
  407708:	adrp	x8, 419000 <ferror@plt+0x16f30>
  40770c:	ldr	x8, [x8, #4048]
  407710:	ldr	x20, [x8]
  407714:	bl	401cf0 <getpid@plt>
  407718:	adrp	x1, 408000 <ferror@plt+0x5f30>
  40771c:	adrp	x3, 408000 <ferror@plt+0x5f30>
  407720:	adrp	x4, 408000 <ferror@plt+0x5f30>
  407724:	mov	w2, w0
  407728:	add	x1, x1, #0x992
  40772c:	add	x3, x3, #0x983
  407730:	add	x4, x4, #0xae3
  407734:	mov	x0, x20
  407738:	bl	402090 <fprintf@plt>
  40773c:	ldr	x1, [sp, #8]
  407740:	adrp	x0, 408000 <ferror@plt+0x5f30>
  407744:	add	x0, x0, #0xbe8
  407748:	bl	406b08 <ferror@plt+0x4a38>
  40774c:	b	4075dc <ferror@plt+0x550c>
  407750:	stp	x29, x30, [sp, #-32]!
  407754:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  407758:	ldr	x8, [x8, #864]
  40775c:	str	x19, [sp, #16]
  407760:	mov	x29, sp
  407764:	cbz	x8, 407790 <ferror@plt+0x56c0>
  407768:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  40776c:	ldrb	w8, [x8, #904]
  407770:	tbnz	w8, #3, 40779c <ferror@plt+0x56cc>
  407774:	adrp	x8, 41a000 <ferror@plt+0x17f30>
  407778:	add	x8, x8, #0x358
  40777c:	ldp	x0, x1, [x8]
  407780:	adrp	x3, 407000 <ferror@plt+0x4f30>
  407784:	add	x3, x3, #0x4bc
  407788:	mov	w2, #0x10                  	// #16
  40778c:	bl	401c80 <qsort@plt>
  407790:	ldr	x19, [sp, #16]
  407794:	ldp	x29, x30, [sp], #32
  407798:	ret
  40779c:	adrp	x8, 419000 <ferror@plt+0x16f30>
  4077a0:	ldr	x8, [x8, #4048]
  4077a4:	ldr	x19, [x8]
  4077a8:	bl	401cf0 <getpid@plt>
  4077ac:	adrp	x1, 408000 <ferror@plt+0x5f30>
  4077b0:	adrp	x3, 408000 <ferror@plt+0x5f30>
  4077b4:	adrp	x4, 408000 <ferror@plt+0x5f30>
  4077b8:	mov	w2, w0
  4077bc:	add	x1, x1, #0x992
  4077c0:	add	x3, x3, #0x983
  4077c4:	add	x4, x4, #0xae3
  4077c8:	mov	x0, x19
  4077cc:	bl	402090 <fprintf@plt>
  4077d0:	adrp	x0, 408000 <ferror@plt+0x5f30>
  4077d4:	add	x0, x0, #0xc4f
  4077d8:	bl	406b08 <ferror@plt+0x4a38>
  4077dc:	b	407774 <ferror@plt+0x56a4>
  4077e0:	stp	x29, x30, [sp, #-48]!
  4077e4:	str	x21, [sp, #16]
  4077e8:	stp	x20, x19, [sp, #32]
  4077ec:	mov	x29, sp
  4077f0:	cbz	x0, 407880 <ferror@plt+0x57b0>
  4077f4:	str	xzr, [x1]
  4077f8:	ldrsb	x21, [x0]
  4077fc:	mov	x19, x1
  407800:	mov	x20, x0
  407804:	cmp	x21, #0x5c
  407808:	b.eq	40781c <ferror@plt+0x574c>  // b.none
  40780c:	bl	401ec0 <__ctype_b_loc@plt>
  407810:	ldr	x8, [x0]
  407814:	ldrh	w8, [x8, x21, lsl #1]
  407818:	tbnz	w8, #10, 407970 <ferror@plt+0x58a0>
  40781c:	adrp	x1, 408000 <ferror@plt+0x5f30>
  407820:	add	x1, x1, #0xc01
  407824:	mov	x0, x19
  407828:	mov	x2, x20
  40782c:	bl	401c90 <asprintf@plt>
  407830:	cmp	w0, #0x1
  407834:	b.lt	407968 <ferror@plt+0x5898>  // b.tstop
  407838:	ldr	x8, [x19]
  40783c:	cbz	x8, 407998 <ferror@plt+0x58c8>
  407840:	adrp	x10, 408000 <ferror@plt+0x5f30>
  407844:	add	x10, x10, #0x8ce
  407848:	mov	w11, #0x23                  	// #35
  40784c:	mov	w12, #0x3f                  	// #63
  407850:	mov	w13, #0x5c                  	// #92
  407854:	mov	w14, #0x20                  	// #32
  407858:	mov	w15, #0x7                   	// #7
  40785c:	mov	w16, #0x8                   	// #8
  407860:	mov	w17, #0x1b                  	// #27
  407864:	mov	w18, #0xc                   	// #12
  407868:	mov	w1, #0xa                   	// #10
  40786c:	mov	w2, #0xd                   	// #13
  407870:	mov	w3, #0x9                   	// #9
  407874:	mov	w4, #0xb                   	// #11
  407878:	mov	x9, x8
  40787c:	b	407890 <ferror@plt+0x57c0>
  407880:	mov	w0, #0xffffffea            	// #-22
  407884:	b	4079c0 <ferror@plt+0x58f0>
  407888:	strb	w3, [x9], #1
  40788c:	add	x8, x8, #0x1
  407890:	ldrb	w5, [x8]
  407894:	cmp	w5, #0x5c
  407898:	b.eq	4078ac <ferror@plt+0x57dc>  // b.none
  40789c:	cbz	w5, 40799c <ferror@plt+0x58cc>
  4078a0:	strb	w5, [x9], #1
  4078a4:	add	x8, x8, #0x1
  4078a8:	b	407890 <ferror@plt+0x57c0>
  4078ac:	ldrsb	w6, [x8, #1]!
  4078b0:	sub	w6, w6, #0x23
  4078b4:	cmp	w6, #0x53
  4078b8:	b.hi	407950 <ferror@plt+0x5880>  // b.pmore
  4078bc:	adr	x7, 407888 <ferror@plt+0x57b8>
  4078c0:	ldrb	w20, [x10, x6]
  4078c4:	add	x7, x7, x20, lsl #2
  4078c8:	br	x7
  4078cc:	strb	w11, [x9], #1
  4078d0:	add	x8, x8, #0x1
  4078d4:	b	407890 <ferror@plt+0x57c0>
  4078d8:	strb	w13, [x9], #1
  4078dc:	add	x8, x8, #0x1
  4078e0:	b	407890 <ferror@plt+0x57c0>
  4078e4:	strb	w16, [x9], #1
  4078e8:	add	x8, x8, #0x1
  4078ec:	b	407890 <ferror@plt+0x57c0>
  4078f0:	strb	w4, [x9], #1
  4078f4:	add	x8, x8, #0x1
  4078f8:	b	407890 <ferror@plt+0x57c0>
  4078fc:	strb	w12, [x9], #1
  407900:	add	x8, x8, #0x1
  407904:	b	407890 <ferror@plt+0x57c0>
  407908:	strb	w17, [x9], #1
  40790c:	add	x8, x8, #0x1
  407910:	b	407890 <ferror@plt+0x57c0>
  407914:	strb	w18, [x9], #1
  407918:	add	x8, x8, #0x1
  40791c:	b	407890 <ferror@plt+0x57c0>
  407920:	strb	w14, [x9], #1
  407924:	add	x8, x8, #0x1
  407928:	b	407890 <ferror@plt+0x57c0>
  40792c:	strb	w15, [x9], #1
  407930:	add	x8, x8, #0x1
  407934:	b	407890 <ferror@plt+0x57c0>
  407938:	strb	w2, [x9], #1
  40793c:	add	x8, x8, #0x1
  407940:	b	407890 <ferror@plt+0x57c0>
  407944:	strb	w1, [x9], #1
  407948:	add	x8, x8, #0x1
  40794c:	b	407890 <ferror@plt+0x57c0>
  407950:	strb	w5, [x9]
  407954:	ldrb	w5, [x8], #1
  407958:	add	x6, x9, #0x2
  40795c:	strb	w5, [x9, #1]
  407960:	mov	x9, x6
  407964:	b	407890 <ferror@plt+0x57c0>
  407968:	mov	w0, #0xfffffff4            	// #-12
  40796c:	b	4079c0 <ferror@plt+0x58f0>
  407970:	mov	x0, x20
  407974:	bl	404870 <ferror@plt+0x27a0>
  407978:	cmp	x0, #0x0
  40797c:	csel	x0, x20, x0, eq  // eq = none
  407980:	bl	401de0 <strdup@plt>
  407984:	cmp	x0, #0x0
  407988:	mov	w8, #0xfffffff4            	// #-12
  40798c:	str	x0, [x19]
  407990:	csel	w0, w8, wzr, eq  // eq = none
  407994:	b	4079c0 <ferror@plt+0x58f0>
  407998:	mov	x9, x8
  40799c:	cbz	x9, 4079bc <ferror@plt+0x58ec>
  4079a0:	ldr	x8, [x19]
  4079a4:	sub	x8, x9, x8
  4079a8:	cmp	x8, w0, sxtw
  4079ac:	b.gt	4079d0 <ferror@plt+0x5900>
  4079b0:	mov	w0, wzr
  4079b4:	strb	wzr, [x9]
  4079b8:	b	4079c0 <ferror@plt+0x58f0>
  4079bc:	mov	w0, wzr
  4079c0:	ldp	x20, x19, [sp, #32]
  4079c4:	ldr	x21, [sp, #16]
  4079c8:	ldp	x29, x30, [sp], #48
  4079cc:	ret
  4079d0:	adrp	x0, 408000 <ferror@plt+0x5f30>
  4079d4:	adrp	x1, 408000 <ferror@plt+0x5f30>
  4079d8:	adrp	x3, 408000 <ferror@plt+0x5f30>
  4079dc:	add	x0, x0, #0xc07
  4079e0:	add	x1, x1, #0xc1b
  4079e4:	add	x3, x3, #0xc28
  4079e8:	mov	w2, #0x1ac                 	// #428
  4079ec:	bl	402050 <__assert_fail@plt>
  4079f0:	stp	x29, x30, [sp, #-64]!
  4079f4:	mov	x29, sp
  4079f8:	stp	x19, x20, [sp, #16]
  4079fc:	adrp	x20, 419000 <ferror@plt+0x16f30>
  407a00:	add	x20, x20, #0xc60
  407a04:	stp	x21, x22, [sp, #32]
  407a08:	adrp	x21, 419000 <ferror@plt+0x16f30>
  407a0c:	add	x21, x21, #0xc58
  407a10:	sub	x20, x20, x21
  407a14:	mov	w22, w0
  407a18:	stp	x23, x24, [sp, #48]
  407a1c:	mov	x23, x1
  407a20:	mov	x24, x2
  407a24:	bl	401b40 <memcpy@plt-0x40>
  407a28:	cmp	xzr, x20, asr #3
  407a2c:	b.eq	407a58 <ferror@plt+0x5988>  // b.none
  407a30:	asr	x20, x20, #3
  407a34:	mov	x19, #0x0                   	// #0
  407a38:	ldr	x3, [x21, x19, lsl #3]
  407a3c:	mov	x2, x24
  407a40:	add	x19, x19, #0x1
  407a44:	mov	x1, x23
  407a48:	mov	w0, w22
  407a4c:	blr	x3
  407a50:	cmp	x20, x19
  407a54:	b.ne	407a38 <ferror@plt+0x5968>  // b.any
  407a58:	ldp	x19, x20, [sp, #16]
  407a5c:	ldp	x21, x22, [sp, #32]
  407a60:	ldp	x23, x24, [sp, #48]
  407a64:	ldp	x29, x30, [sp], #64
  407a68:	ret
  407a6c:	nop
  407a70:	ret
  407a74:	nop
  407a78:	adrp	x2, 41a000 <ferror@plt+0x17f30>
  407a7c:	mov	x1, #0x0                   	// #0
  407a80:	ldr	x2, [x2, #696]
  407a84:	b	401c60 <__cxa_atexit@plt>
  407a88:	mov	x2, x1
  407a8c:	mov	w1, w0
  407a90:	mov	w0, #0x0                   	// #0
  407a94:	b	401fd0 <__fxstat@plt>

Disassembly of section .fini:

0000000000407a98 <.fini>:
  407a98:	stp	x29, x30, [sp, #-16]!
  407a9c:	mov	x29, sp
  407aa0:	ldp	x29, x30, [sp], #16
  407aa4:	ret
