[INF:CM0023] Creating log file ../../build/tests/JKFlipflop/slpp_all/surelog.log.

[WRN:CM0010] Command line argument "-ast" ignored.

[WRN:PA0205] dut.sv:1: No timescale set for "JKFlipflop".

[WRN:PA0205] dut.sv:9: No timescale set for "D_Flipflop".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:9: Compile module "work@D_Flipflop".

[INF:CP0303] dut.sv:1: Compile module "work@JKFlipflop".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[NTE:CP0309] dut.sv:1: Implicit port type (wire) for "q".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@JKFlipflop".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

UHDM HTML COVERAGE REPORT: ../../build/tests/JKFlipflop/slpp_all//surelog.uhdm.chk
====== UHDM =======
design: (work@JKFlipflop)
|vpiName:work@JKFlipflop
|uhdmallPackages:
\_package: builtin, parent:work@JKFlipflop
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array)
  |vpiName:builtin::array
  |vpiFullName:builtin::builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue)
  |vpiName:builtin::queue
  |vpiFullName:builtin::builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string)
  |vpiName:builtin::string
  |vpiFullName:builtin::builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system)
  |vpiName:builtin::system
  |vpiFullName:builtin::builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:4, parent:work@JKFlipflop
  |vpiName:work@mailbox
|uhdmallClasses:
\_class_defn: (work@process), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:33, parent:work@JKFlipflop
  |vpiName:work@process
|uhdmallClasses:
\_class_defn: (work@semaphore), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:58, parent:work@JKFlipflop
  |vpiName:work@semaphore
|uhdmallModules:
\_module: work@D_Flipflop, file:dut.sv, line:9, parent:work@JKFlipflop
  |vpiDefName:work@D_Flipflop
  |vpiFullName:work@D_Flipflop
  |vpiProcess:
  \_always: , line:12
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , line:12
      |vpiCondition:
      \_operation: , line:12
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (clk), line:12
          |vpiName:clk
          |vpiFullName:work@D_Flipflop.clk
      |vpiStmt:
      \_begin: , line:13
        |vpiFullName:work@D_Flipflop
        |vpiStmt:
        \_if_else: , line:14
          |vpiCondition:
          \_ref_obj: (reset), line:14
            |vpiName:reset
            |vpiFullName:work@D_Flipflop.reset
          |vpiStmt:
          \_assignment: , line:15
            |vpiOpType:82
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (q), line:15
              |vpiName:q
              |vpiFullName:work@D_Flipflop.q
            |vpiRhs:
            \_constant: , line:15
              |vpiConstType:3
              |vpiDecompile:'b0
              |vpiSize:1
              |BIN:0
          |vpiElseStmt:
          \_assignment: , line:17
            |vpiOpType:82
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (q), line:17
              |vpiName:q
              |vpiFullName:work@D_Flipflop.q
            |vpiRhs:
            \_ref_obj: (Din), line:17
              |vpiName:Din
              |vpiFullName:work@D_Flipflop.Din
  |vpiPort:
  \_port: (Din), line:9
    |vpiName:Din
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (Din), line:9
        |vpiName:Din
        |vpiFullName:work@D_Flipflop.Din
  |vpiPort:
  \_port: (clk), line:9
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (clk), line:9
        |vpiName:clk
        |vpiFullName:work@D_Flipflop.clk
  |vpiPort:
  \_port: (reset), line:9
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (reset), line:9
        |vpiName:reset
        |vpiFullName:work@D_Flipflop.reset
  |vpiPort:
  \_port: (q), line:9
    |vpiName:q
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (q), line:9
        |vpiName:q
        |vpiFullName:work@D_Flipflop.q
        |vpiNetType:48
  |vpiNet:
  \_logic_net: (Din), line:9
  |vpiNet:
  \_logic_net: (clk), line:9
  |vpiNet:
  \_logic_net: (reset), line:9
  |vpiNet:
  \_logic_net: (q), line:9
|uhdmallModules:
\_module: work@JKFlipflop, file:dut.sv, line:1, parent:work@JKFlipflop
  |vpiDefName:work@JKFlipflop
  |vpiFullName:work@JKFlipflop
  |vpiPort:
  \_port: (J), line:1
    |vpiName:J
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (J), line:1
        |vpiName:J
        |vpiFullName:work@JKFlipflop.J
  |vpiPort:
  \_port: (K), line:1
    |vpiName:K
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (K), line:1
        |vpiName:K
        |vpiFullName:work@JKFlipflop.K
  |vpiPort:
  \_port: (clk), line:1
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (clk), line:1
        |vpiName:clk
        |vpiFullName:work@JKFlipflop.clk
  |vpiPort:
  \_port: (reset), line:1
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (reset), line:1
        |vpiName:reset
        |vpiFullName:work@JKFlipflop.reset
  |vpiPort:
  \_port: (q), line:1
    |vpiName:q
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (q), line:1
        |vpiName:q
        |vpiFullName:work@JKFlipflop.q
  |vpiContAssign:
  \_cont_assign: , line:5
    |vpiRhs:
    \_operation: , line:5
      |vpiOpType:29
      |vpiOperand:
      \_operation: , line:5
        |vpiOpType:28
        |vpiOperand:
        \_ref_obj: (J), line:5
          |vpiName:J
          |vpiFullName:work@JKFlipflop.J
        |vpiOperand:
        \_operation: , line:5
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (q), line:5
            |vpiName:q
            |vpiFullName:work@JKFlipflop.q
      |vpiOperand:
      \_operation: , line:5
        |vpiOpType:28
        |vpiOperand:
        \_operation: , line:5
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (K), line:5
            |vpiName:K
            |vpiFullName:work@JKFlipflop.K
        |vpiOperand:
        \_ref_obj: (q), line:5
          |vpiName:q
          |vpiFullName:work@JKFlipflop.q
    |vpiLhs:
    \_ref_obj: (w), line:5
      |vpiName:w
      |vpiFullName:work@JKFlipflop.w
  |vpiNet:
  \_logic_net: (w), line:4
    |vpiName:w
    |vpiFullName:work@JKFlipflop.w
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (J), line:1
  |vpiNet:
  \_logic_net: (K), line:1
  |vpiNet:
  \_logic_net: (clk), line:1
  |vpiNet:
  \_logic_net: (reset), line:1
  |vpiNet:
  \_logic_net: (q), line:1
|uhdmtopModules:
\_module: work@JKFlipflop (work@JKFlipflop), file:dut.sv, line:1
  |vpiDefName:work@JKFlipflop
  |vpiName:work@JKFlipflop
  |vpiPort:
  \_port: (J), line:1, parent:work@JKFlipflop
    |vpiName:J
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (J), line:1, parent:work@JKFlipflop
        |vpiName:J
        |vpiFullName:work@JKFlipflop.J
  |vpiPort:
  \_port: (K), line:1, parent:work@JKFlipflop
    |vpiName:K
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (K), line:1, parent:work@JKFlipflop
        |vpiName:K
        |vpiFullName:work@JKFlipflop.K
  |vpiPort:
  \_port: (clk), line:1, parent:work@JKFlipflop
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (clk), line:1, parent:work@JKFlipflop
        |vpiName:clk
        |vpiFullName:work@JKFlipflop.clk
  |vpiPort:
  \_port: (reset), line:1, parent:work@JKFlipflop
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (reset), line:1, parent:work@JKFlipflop
        |vpiName:reset
        |vpiFullName:work@JKFlipflop.reset
  |vpiPort:
  \_port: (q), line:1, parent:work@JKFlipflop
    |vpiName:q
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (q), line:1, parent:work@JKFlipflop
        |vpiName:q
        |vpiFullName:work@JKFlipflop.q
  |vpiContAssign:
  \_cont_assign: , line:5
    |vpiRhs:
    \_operation: , line:5
      |vpiOpType:29
      |vpiOperand:
      \_operation: , line:5
        |vpiOpType:28
        |vpiOperand:
        \_ref_obj: (J), line:5
          |vpiName:J
          |vpiFullName:work@JKFlipflop.J
          |vpiActual:
          \_logic_net: (J), line:1, parent:work@JKFlipflop
        |vpiOperand:
        \_operation: , line:5
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (q), line:5
            |vpiName:q
            |vpiFullName:work@JKFlipflop.q
            |vpiActual:
            \_logic_net: (q), line:1, parent:work@JKFlipflop
      |vpiOperand:
      \_operation: , line:5
        |vpiOpType:28
        |vpiOperand:
        \_operation: , line:5
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (K), line:5
            |vpiName:K
            |vpiFullName:work@JKFlipflop.K
            |vpiActual:
            \_logic_net: (K), line:1, parent:work@JKFlipflop
        |vpiOperand:
        \_ref_obj: (q), line:5
          |vpiName:q
          |vpiFullName:work@JKFlipflop.q
          |vpiActual:
          \_logic_net: (q), line:1, parent:work@JKFlipflop
    |vpiLhs:
    \_ref_obj: (w), line:5
      |vpiName:w
      |vpiFullName:work@JKFlipflop.w
      |vpiActual:
      \_logic_net: (w), line:4, parent:work@JKFlipflop
        |vpiName:w
        |vpiFullName:work@JKFlipflop.w
        |vpiNetType:1
  |vpiModule:
  \_module: work@D_Flipflop (dff), file:dut.sv, line:6, parent:work@JKFlipflop
    |vpiDefName:work@D_Flipflop
    |vpiName:dff
    |vpiFullName:work@JKFlipflop.dff
    |vpiProcess:
    \_always: , line:12
      |vpiAlwaysType:1
      |vpiStmt:
      \_event_control: , line:12
        |vpiCondition:
        \_operation: , line:12
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (clk), line:12
            |vpiName:clk
            |vpiFullName:work@D_Flipflop.clk
            |vpiActual:
            \_logic_net: (clk), line:9, parent:dff
              |vpiName:clk
              |vpiFullName:work@JKFlipflop.dff.clk
        |vpiStmt:
        \_begin: , line:13
          |vpiFullName:work@D_Flipflop
          |vpiStmt:
          \_if_else: , line:14
            |vpiCondition:
            \_ref_obj: (reset), line:14
              |vpiName:reset
              |vpiFullName:work@D_Flipflop.reset
              |vpiActual:
              \_logic_net: (reset), line:9, parent:dff
                |vpiName:reset
                |vpiFullName:work@JKFlipflop.dff.reset
            |vpiStmt:
            \_assignment: , line:15
              |vpiOpType:82
              |vpiBlocking:1
              |vpiLhs:
              \_ref_obj: (q), line:15
                |vpiName:q
                |vpiFullName:work@D_Flipflop.q
                |vpiActual:
                \_logic_net: (q), line:9, parent:dff
                  |vpiName:q
                  |vpiFullName:work@JKFlipflop.dff.q
                  |vpiNetType:48
              |vpiRhs:
              \_constant: , line:15
                |vpiConstType:3
                |vpiDecompile:'b0
                |vpiSize:1
                |BIN:0
            |vpiElseStmt:
            \_assignment: , line:17
              |vpiOpType:82
              |vpiBlocking:1
              |vpiLhs:
              \_ref_obj: (q), line:17
                |vpiName:q
                |vpiFullName:work@D_Flipflop.q
                |vpiActual:
                \_logic_net: (q), line:9, parent:dff
              |vpiRhs:
              \_ref_obj: (Din), line:17
                |vpiName:Din
                |vpiFullName:work@D_Flipflop.Din
                |vpiActual:
                \_logic_net: (Din), line:9, parent:dff
                  |vpiName:Din
                  |vpiFullName:work@JKFlipflop.dff.Din
    |vpiPort:
    \_port: (Din), line:9, parent:dff
      |vpiName:Din
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (w), line:6
        |vpiName:w
        |vpiActual:
        \_logic_net: (w), line:4, parent:work@JKFlipflop
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (Din), line:9, parent:dff
    |vpiPort:
    \_port: (clk), line:9, parent:dff
      |vpiName:clk
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (clk), line:6
        |vpiName:clk
        |vpiActual:
        \_logic_net: (clk), line:1, parent:work@JKFlipflop
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (clk), line:9, parent:dff
    |vpiPort:
    \_port: (reset), line:9, parent:dff
      |vpiName:reset
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (reset), line:6
        |vpiName:reset
        |vpiActual:
        \_logic_net: (reset), line:1, parent:work@JKFlipflop
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (reset), line:9, parent:dff
    |vpiPort:
    \_port: (q), line:9, parent:dff
      |vpiName:q
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (q), line:6
        |vpiName:q
        |vpiActual:
        \_logic_net: (q), line:1, parent:work@JKFlipflop
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (q), line:9, parent:dff
    |vpiNet:
    \_logic_net: (Din), line:9, parent:dff
    |vpiNet:
    \_logic_net: (clk), line:9, parent:dff
    |vpiNet:
    \_logic_net: (reset), line:9, parent:dff
    |vpiNet:
    \_logic_net: (q), line:9, parent:dff
    |vpiInstance:
    \_module: work@JKFlipflop (work@JKFlipflop), file:dut.sv, line:1
  |vpiNet:
  \_logic_net: (w), line:4, parent:work@JKFlipflop
  |vpiNet:
  \_logic_net: (J), line:1, parent:work@JKFlipflop
  |vpiNet:
  \_logic_net: (K), line:1, parent:work@JKFlipflop
  |vpiNet:
  \_logic_net: (clk), line:1, parent:work@JKFlipflop
  |vpiNet:
  \_logic_net: (reset), line:1, parent:work@JKFlipflop
  |vpiNet:
  \_logic_net: (q), line:1, parent:work@JKFlipflop
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 6

