{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1461947391524 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SoC_Test 5CSXFC6D6F31C8ES " "Selected device 5CSXFC6D6F31C8ES for design \"SoC_Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1461947391563 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1461947391635 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1461947391636 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1461947392429 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1461947392480 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1461947393942 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 115 " "No exact pin location assignment(s) for 72 pins of 115 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[0\] " "Pin memory_mem_a\[0\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_a[0] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[0\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 9 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[1\] " "Pin memory_mem_a\[1\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_a[1] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[1\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 9 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[2\] " "Pin memory_mem_a\[2\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_a[2] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[2\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 9 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[3\] " "Pin memory_mem_a\[3\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_a[3] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[3\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 9 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[4\] " "Pin memory_mem_a\[4\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_a[4] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[4\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 9 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[5\] " "Pin memory_mem_a\[5\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_a[5] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[5\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 9 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[6\] " "Pin memory_mem_a\[6\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_a[6] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[6\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 9 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[7\] " "Pin memory_mem_a\[7\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_a[7] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[7\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 9 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[8\] " "Pin memory_mem_a\[8\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_a[8] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[8\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 9 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[9\] " "Pin memory_mem_a\[9\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_a[9] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[9\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 9 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[10\] " "Pin memory_mem_a\[10\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_a[10] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[10\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 9 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[11\] " "Pin memory_mem_a\[11\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_a[11] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[11\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 9 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[12\] " "Pin memory_mem_a\[12\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_a[12] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[12\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 9 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[13\] " "Pin memory_mem_a\[13\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_a[13] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[13\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 9 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_a\[14\] " "Pin memory_mem_a\[14\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_a[14] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_a\[14\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 9 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_a[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_ba\[0\] " "Pin memory_mem_ba\[0\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_ba[0] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_ba\[0\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 10 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_ba[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_ba\[1\] " "Pin memory_mem_ba\[1\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_ba[1] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_ba\[1\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 10 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_ba[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_ba\[2\] " "Pin memory_mem_ba\[2\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_ba[2] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_ba\[2\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 10 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_ba[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_ck " "Pin memory_mem_ck not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_ck } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_ck" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 11 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_ck } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_ck_n " "Pin memory_mem_ck_n not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_ck_n } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_ck_n" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 12 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_ck_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_cke " "Pin memory_mem_cke not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_cke } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_cke" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 13 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_cke } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_cs_n " "Pin memory_mem_cs_n not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_cs_n } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_cs_n" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 14 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_cs_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_ras_n " "Pin memory_mem_ras_n not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_ras_n } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_ras_n" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 15 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_ras_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_cas_n " "Pin memory_mem_cas_n not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_cas_n } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_cas_n" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 16 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_cas_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_we_n " "Pin memory_mem_we_n not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_we_n } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_we_n" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 17 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_we_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_reset_n " "Pin memory_mem_reset_n not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_reset_n } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_reset_n" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 18 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_odt " "Pin memory_mem_odt not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_odt } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_odt" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 22 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_odt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dm\[0\] " "Pin memory_mem_dm\[0\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dm[0] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dm\[0\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 23 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dm[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dm\[1\] " "Pin memory_mem_dm\[1\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dm[1] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dm\[1\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 23 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dm[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dm\[2\] " "Pin memory_mem_dm\[2\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dm[2] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dm\[2\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 23 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dm[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dm\[3\] " "Pin memory_mem_dm\[3\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dm[3] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dm\[3\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 23 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dm[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[0\] " "Pin memory_mem_dq\[0\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[0] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[0\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[1\] " "Pin memory_mem_dq\[1\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[1] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[1\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[2\] " "Pin memory_mem_dq\[2\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[2] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[2\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[3\] " "Pin memory_mem_dq\[3\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[3] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[3\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[4\] " "Pin memory_mem_dq\[4\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[4] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[4\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[5\] " "Pin memory_mem_dq\[5\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[5] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[5\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[6\] " "Pin memory_mem_dq\[6\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[6] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[6\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[7\] " "Pin memory_mem_dq\[7\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[7] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[7\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[8\] " "Pin memory_mem_dq\[8\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[8] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[8\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[9\] " "Pin memory_mem_dq\[9\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[9] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[9\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[10\] " "Pin memory_mem_dq\[10\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[10] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[10\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[11\] " "Pin memory_mem_dq\[11\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[11] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[11\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[12\] " "Pin memory_mem_dq\[12\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[12] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[12\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[13\] " "Pin memory_mem_dq\[13\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[13] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[13\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[14\] " "Pin memory_mem_dq\[14\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[14] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[14\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[15\] " "Pin memory_mem_dq\[15\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[15] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[15\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[16\] " "Pin memory_mem_dq\[16\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[16] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[16\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[17\] " "Pin memory_mem_dq\[17\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[17] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[17\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[18\] " "Pin memory_mem_dq\[18\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[18] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[18\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[19\] " "Pin memory_mem_dq\[19\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[19] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[19\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[20\] " "Pin memory_mem_dq\[20\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[20] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[20\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[21\] " "Pin memory_mem_dq\[21\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[21] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[21\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[22\] " "Pin memory_mem_dq\[22\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[22] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[22\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[23\] " "Pin memory_mem_dq\[23\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[23] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[23\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[24\] " "Pin memory_mem_dq\[24\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[24] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[24\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[25\] " "Pin memory_mem_dq\[25\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[25] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[25\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[26\] " "Pin memory_mem_dq\[26\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[26] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[26\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[27\] " "Pin memory_mem_dq\[27\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[27] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[27\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[28\] " "Pin memory_mem_dq\[28\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[28] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[28\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[29\] " "Pin memory_mem_dq\[29\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[29] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[29\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[30\] " "Pin memory_mem_dq\[30\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[30] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[30\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dq\[31\] " "Pin memory_mem_dq\[31\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[31] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[31\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs\[0\] " "Pin memory_mem_dqs\[0\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dqs[0] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[0\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 20 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs\[1\] " "Pin memory_mem_dqs\[1\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dqs[1] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[1\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 20 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs\[2\] " "Pin memory_mem_dqs\[2\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dqs[2] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[2\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 20 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs\[3\] " "Pin memory_mem_dqs\[3\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dqs[3] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[3\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 20 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs_n\[0\] " "Pin memory_mem_dqs_n\[0\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dqs_n[0] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[0\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 21 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs_n\[1\] " "Pin memory_mem_dqs_n\[1\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dqs_n[1] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[1\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 21 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs_n\[2\] " "Pin memory_mem_dqs_n\[2\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dqs_n[2] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[2\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 21 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_mem_dqs_n\[3\] " "Pin memory_mem_dqs_n\[3\] not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dqs_n[3] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[3\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 21 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_oct_rzqin " "Pin memory_oct_rzqin not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_oct_rzqin } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_oct_rzqin" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 24 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_oct_rzqin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394847 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1461947394847 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "memory_oct_rzqin " "RUP, RDN, or RZQ pin memory_oct_rzqin not assigned to an exact location on the device" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_oct_rzqin } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_oct_rzqin" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 24 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_oct_rzqin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461947394927 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1461947394927 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1461947455492 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 3 global CLKCTRL_G15 " "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1461947461117 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_50m_fpga~inputCLKENA0 316 global CLKCTRL_G14 " "clk_50m_fpga~inputCLKENA0 with 316 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1461947461117 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 312 global CLKCTRL_G3 " "soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 312 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1461947461117 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1461947461117 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:07 " "Fitter periphery placement operations ending: elapsed time is 00:00:07" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461947462542 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1461947479533 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1461947479600 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1461947479607 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "/home/vladis/Plocha/fpga/HW_SoCkit/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1461947480555 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 526 *:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(526): *:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vladis/Plocha/fpga/HW_SoCkit/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 526 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1461947481006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 526 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(526): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/vladis/Plocha/fpga/HW_SoCkit/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 526 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481007 ""}  } { { "/home/vladis/Plocha/fpga/HW_SoCkit/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 526 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1461947481007 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 527 *:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(527): *:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vladis/Plocha/fpga/HW_SoCkit/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 527 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1461947481015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 527 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(527): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/vladis/Plocha/fpga/HW_SoCkit/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 527 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481015 ""}  } { { "/home/vladis/Plocha/fpga/HW_SoCkit/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 527 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1461947481015 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 594 altera_reserved_tck clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(594): altera_reserved_tck could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vladis/Plocha/fpga/HW_SoCkit/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 594 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1461947481039 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay hps_sdram_p0.sdc 594 Argument <from> is not an object ID " "Ignored set_min_delay at hps_sdram_p0.sdc(594): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \{altera_reserved_tck\} -to \{altera_reserved_tck\} 0.500 " "set_min_delay -from \{altera_reserved_tck\} -to \{altera_reserved_tck\} 0.500" {  } { { "/home/vladis/Plocha/fpga/HW_SoCkit/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 594 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481039 ""}  } { { "/home/vladis/Plocha/fpga/HW_SoCkit/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 594 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1461947481039 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay hps_sdram_p0.sdc 594 Argument <to> is not an object ID " "Ignored set_min_delay at hps_sdram_p0.sdc(594): Argument <to> is not an object ID" {  } { { "/home/vladis/Plocha/fpga/HW_SoCkit/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 594 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1461947481039 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50m_fpga " "Node: clk_50m_fpga was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1461947481052 "|SoC_Test|clk_50m_fpga"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_0_hps_io_hps_io_usb1_inst_CLK " "Node: hps_0_hps_io_hps_io_usb1_inst_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1461947481052 "|SoC_Test|hps_0_hps_io_hps_io_usb1_inst_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481068 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481068 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481068 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481068 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481068 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481068 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481068 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481068 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481068 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481068 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481068 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481068 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481068 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481068 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481068 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481068 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481068 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1461947481068 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1461947481172 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1461947481173 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1461947481227 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1461947481227 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1461947481234 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 17 clocks " "Found 17 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481234 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481234 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_ck " "   2.500 memory_mem_ck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481234 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_ck_n " "   2.500 memory_mem_ck_n" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481234 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[0\]_IN " "   2.500 memory_mem_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481234 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[0\]_OUT " "   2.500 memory_mem_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481234 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[1\]_IN " "   2.500 memory_mem_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481234 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[1\]_OUT " "   2.500 memory_mem_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481234 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[2\]_IN " "   2.500 memory_mem_dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481234 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[2\]_OUT " "   2.500 memory_mem_dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481234 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[3\]_IN " "   2.500 memory_mem_dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481234 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[3\]_OUT " "   2.500 memory_mem_dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481234 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[0\]_OUT " "   2.500 memory_mem_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481234 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[1\]_OUT " "   2.500 memory_mem_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481234 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[2\]_OUT " "   2.500 memory_mem_dqs_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481234 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[3\]_OUT " "   2.500 memory_mem_dqs_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481234 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481234 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481234 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1461947481234 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1461947481234 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1461947481409 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1461947481410 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1461947481441 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1461947481449 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1461947481460 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1461947481468 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1461947481469 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1461947481476 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1461947481691 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1461947481699 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1461947481699 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:30 " "Fitter preparation operations ending: elapsed time is 00:01:30" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461947483186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1461947521570 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461947523942 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1461947524040 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1461947527447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461947527447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1461947541292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X45_Y35 X55_Y45 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45" {  } { { "loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45"} 45 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1461947579028 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1461947579028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461947585255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1461947585274 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1461947585274 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1461947585274 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.60 " "Total time spent on timing analysis during the Fitter is 4.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1461947591079 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1461947591312 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1461947591313 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1461947598466 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1461947598636 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1461947598637 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1461947613598 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:53 " "Fitter post-fit operations ending: elapsed time is 00:00:53" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461947644424 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1461947645478 ""}
{ "Critical Warning" "WFIOMGR_WARNING_TOO_MANY_SE_OUTPUT_SHARE_BANK_WITH_DEDICATED_LVDS_OUTPUT" "7C " "Total number of single-ended output or bi-directional pins in bank 7C have exceeded the recommended amount in a bank where dedicated LVDS, RSDS, or mini-LVDS outputs exists." { { "Info" "IFIOMGR_SE_OUTPUT_COUNT_OF_STD_AND_STRENGTH" "6 2.5 V termination Series 50 Ohm " "There are 6 output pin(s) with I/O standard 2.5 V and termination Series 50 Ohm" { { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional hps_0_hps_io_hps_io_sdio_inst_CMD F18 2.5 V PAD_430 " "Location F18 (pad PAD_430): Pin hps_0_hps_io_hps_io_sdio_inst_CMD of type bi-directional uses 2.5 V I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { hps_0_hps_io_hps_io_sdio_inst_CMD } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "hps_0_hps_io_hps_io_sdio_inst_CMD" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 41 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hps_0_hps_io_hps_io_sdio_inst_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645544 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional hps_0_hps_io_hps_io_sdio_inst_D0 G18 2.5 V PAD_432 " "Location G18 (pad PAD_432): Pin hps_0_hps_io_hps_io_sdio_inst_D0 of type bi-directional uses 2.5 V I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { hps_0_hps_io_hps_io_sdio_inst_D0 } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "hps_0_hps_io_hps_io_sdio_inst_D0" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 42 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hps_0_hps_io_hps_io_sdio_inst_D0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645544 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional hps_0_hps_io_hps_io_sdio_inst_D1 C17 2.5 V PAD_433 " "Location C17 (pad PAD_433): Pin hps_0_hps_io_hps_io_sdio_inst_D1 of type bi-directional uses 2.5 V I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { hps_0_hps_io_hps_io_sdio_inst_D1 } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "hps_0_hps_io_hps_io_sdio_inst_D1" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 43 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hps_0_hps_io_hps_io_sdio_inst_D1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645544 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output hps_0_hps_io_hps_io_sdio_inst_CLK A16 2.5 V PAD_439 " "Location A16 (pad PAD_439): Pin hps_0_hps_io_hps_io_sdio_inst_CLK of type output uses 2.5 V I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { hps_0_hps_io_hps_io_sdio_inst_CLK } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "hps_0_hps_io_hps_io_sdio_inst_CLK" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 44 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hps_0_hps_io_hps_io_sdio_inst_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645544 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional hps_0_hps_io_hps_io_sdio_inst_D2 D17 2.5 V PAD_440 " "Location D17 (pad PAD_440): Pin hps_0_hps_io_hps_io_sdio_inst_D2 of type bi-directional uses 2.5 V I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { hps_0_hps_io_hps_io_sdio_inst_D2 } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "hps_0_hps_io_hps_io_sdio_inst_D2" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 45 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hps_0_hps_io_hps_io_sdio_inst_D2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645544 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional hps_0_hps_io_hps_io_sdio_inst_D3 B16 2.5 V PAD_441 " "Location B16 (pad PAD_441): Pin hps_0_hps_io_hps_io_sdio_inst_D3 of type bi-directional uses 2.5 V I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { hps_0_hps_io_hps_io_sdio_inst_D3 } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "hps_0_hps_io_hps_io_sdio_inst_D3" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 46 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hps_0_hps_io_hps_io_sdio_inst_D3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645544 ""}  } {  } 0 169245 "There are %1!d! output pin(s) with I/O standard %2!s! and %3!s!" 0 0 "Quartus II" 0 -1 1461947645544 ""}  } {  } 1 169244 "Total number of single-ended output or bi-directional pins in bank %1!s! have exceeded the recommended amount in a bank where dedicated LVDS, RSDS, or mini-LVDS outputs exists." 0 0 "Fitter" 0 -1 1461947645544 ""}
{ "Critical Warning" "WFIOMGR_WARNING_TOO_MANY_SE_OUTPUT_SHARE_BANK_WITH_DEDICATED_LVDS_OUTPUT" "7D " "Total number of single-ended output or bi-directional pins in bank 7D have exceeded the recommended amount in a bank where dedicated LVDS, RSDS, or mini-LVDS outputs exists." { { "Info" "IFIOMGR_SE_OUTPUT_COUNT_OF_STD_AND_STRENGTH" "9 2.5 V termination Series 50 Ohm " "There are 9 output pin(s) with I/O standard 2.5 V and termination Series 50 Ohm" { { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional hps_0_hps_io_hps_io_usb1_inst_D0 E16 2.5 V PAD_443 " "Location E16 (pad PAD_443): Pin hps_0_hps_io_hps_io_usb1_inst_D0 of type bi-directional uses 2.5 V I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { hps_0_hps_io_hps_io_usb1_inst_D0 } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "hps_0_hps_io_hps_io_usb1_inst_D0" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 48 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hps_0_hps_io_hps_io_usb1_inst_D0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645546 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional hps_0_hps_io_hps_io_usb1_inst_D1 G16 2.5 V PAD_444 " "Location G16 (pad PAD_444): Pin hps_0_hps_io_hps_io_usb1_inst_D1 of type bi-directional uses 2.5 V I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { hps_0_hps_io_hps_io_usb1_inst_D1 } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "hps_0_hps_io_hps_io_usb1_inst_D1" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 49 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hps_0_hps_io_hps_io_usb1_inst_D1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645546 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional hps_0_hps_io_hps_io_usb1_inst_D2 D16 2.5 V PAD_445 " "Location D16 (pad PAD_445): Pin hps_0_hps_io_hps_io_usb1_inst_D2 of type bi-directional uses 2.5 V I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { hps_0_hps_io_hps_io_usb1_inst_D2 } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "hps_0_hps_io_hps_io_usb1_inst_D2" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 50 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hps_0_hps_io_hps_io_usb1_inst_D2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645546 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional hps_0_hps_io_hps_io_usb1_inst_D3 D14 2.5 V PAD_446 " "Location D14 (pad PAD_446): Pin hps_0_hps_io_hps_io_usb1_inst_D3 of type bi-directional uses 2.5 V I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { hps_0_hps_io_hps_io_usb1_inst_D3 } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "hps_0_hps_io_hps_io_usb1_inst_D3" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 51 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hps_0_hps_io_hps_io_usb1_inst_D3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645546 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional hps_0_hps_io_hps_io_usb1_inst_D4 A15 2.5 V PAD_447 " "Location A15 (pad PAD_447): Pin hps_0_hps_io_hps_io_usb1_inst_D4 of type bi-directional uses 2.5 V I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { hps_0_hps_io_hps_io_usb1_inst_D4 } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "hps_0_hps_io_hps_io_usb1_inst_D4" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 52 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hps_0_hps_io_hps_io_usb1_inst_D4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645546 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional hps_0_hps_io_hps_io_usb1_inst_D5 C14 2.5 V PAD_448 " "Location C14 (pad PAD_448): Pin hps_0_hps_io_hps_io_usb1_inst_D5 of type bi-directional uses 2.5 V I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { hps_0_hps_io_hps_io_usb1_inst_D5 } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "hps_0_hps_io_hps_io_usb1_inst_D5" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 53 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hps_0_hps_io_hps_io_usb1_inst_D5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645546 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional hps_0_hps_io_hps_io_usb1_inst_D6 D15 2.5 V PAD_449 " "Location D15 (pad PAD_449): Pin hps_0_hps_io_hps_io_usb1_inst_D6 of type bi-directional uses 2.5 V I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { hps_0_hps_io_hps_io_usb1_inst_D6 } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "hps_0_hps_io_hps_io_usb1_inst_D6" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 54 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hps_0_hps_io_hps_io_usb1_inst_D6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645546 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional hps_0_hps_io_hps_io_usb1_inst_D7 M17 2.5 V PAD_450 " "Location M17 (pad PAD_450): Pin hps_0_hps_io_hps_io_usb1_inst_D7 of type bi-directional uses 2.5 V I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { hps_0_hps_io_hps_io_usb1_inst_D7 } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "hps_0_hps_io_hps_io_usb1_inst_D7" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 55 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hps_0_hps_io_hps_io_usb1_inst_D7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645546 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output hps_0_hps_io_hps_io_usb1_inst_STP C15 2.5 V PAD_453 " "Location C15 (pad PAD_453): Pin hps_0_hps_io_hps_io_usb1_inst_STP of type output uses 2.5 V I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { hps_0_hps_io_hps_io_usb1_inst_STP } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "hps_0_hps_io_hps_io_usb1_inst_STP" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 57 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hps_0_hps_io_hps_io_usb1_inst_STP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645546 ""}  } {  } 0 169245 "There are %1!d! output pin(s) with I/O standard %2!s! and %3!s!" 0 0 "Quartus II" 0 -1 1461947645546 ""}  } {  } 1 169244 "Total number of single-ended output or bi-directional pins in bank %1!s! have exceeded the recommended amount in a bank where dedicated LVDS, RSDS, or mini-LVDS outputs exists." 0 0 "Fitter" 0 -1 1461947645546 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[7] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[7\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[23\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[23] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[23\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dqs_n[3] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[3\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 21 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[14\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[14] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[14\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[30\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[30] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[30\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[5] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[5\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[13\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[13] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[13\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[21\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[21] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[21\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[29\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[29] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[29\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dqs_n[1] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[1\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 21 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[4] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[4\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[12\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[12] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[12\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[20\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[20] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[20\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[28\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[28] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[28\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dqs_n[0] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[0\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 21 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[3] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[3\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[11\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[11] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[11\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[19\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[19] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[19\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[27\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[27] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[27\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dqs[3] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[3\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 20 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[2] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[2\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[10\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[10] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[10\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[18\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[18] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[18\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[26\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[26] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[26\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dqs[2] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[2\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 20 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[1] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[1\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[9\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[9] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[9\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[17\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[17] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[17\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[25\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[25] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[25\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dqs[1] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[1\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 20 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[0] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[0\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[8\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[8] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[8\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[16\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[16] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[16\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[24\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[24] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[24\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dqs[0] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[0\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 20 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[15\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[15] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[15\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[31\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[31] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[31\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[6] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[6\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[22\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dq[22] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[22\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 19 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dq[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/vladis/altera/13.0sp1/quartus/linux/pin_planner.ppl" { memory_mem_dqs_n[2] } } } { "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/vladis/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[2\]" } } } } { "SoC_Test.vhd" "" { Text "/home/vladis/Plocha/fpga/HW_SoCkit/SoC_Test.vhd" 21 0 0 } } { "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/vladis/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { memory_mem_dqs_n[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/vladis/Plocha/fpga/HW_SoCkit/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1461947645548 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1461947645548 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/vladis/Plocha/fpga/HW_SoCkit/output_files/SoC_Test.fit.smsg " "Generated suppressed messages file /home/vladis/Plocha/fpga/HW_SoCkit/output_files/SoC_Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1461947646358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1791 " "Peak virtual memory: 1791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461947648685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 29 18:34:08 2016 " "Processing ended: Fri Apr 29 18:34:08 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461947648685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:18 " "Elapsed time: 00:04:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461947648685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:18 " "Total CPU time (on all processors): 00:04:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461947648685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1461947648685 ""}
