Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2019_2_get/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c970a061e2c41eb8a8032706f90020a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Uart_Data_1_tb_behav xil_defaultlib.Uart_Data_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/FPGA/FPGA_practice_1/Digital_Tube_Uart/Digital_Tube_Uart.srcs/sources_1/new/KEY_1.v" Line 1. Module filter(full_cnt=9'b110001111) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.uart_rx_default
Compiling module xil_defaultlib.decoder_3_8
Compiling module xil_defaultlib.KW4_change
Compiling module xil_defaultlib.filter(full_cnt=9'b110001111)
Compiling module xil_defaultlib.Uart_led_show
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.Uart_Data_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Uart_Data_1_tb_behav
