
S7-MARTINEZMORA-CARLOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012a90  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001170  08012b50  08012b50  00022b50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013cc0  08013cc0  00030244  2**0
                  CONTENTS
  4 .ARM          00000000  08013cc0  08013cc0  00030244  2**0
                  CONTENTS
  5 .preinit_array 00000000  08013cc0  08013cc0  00030244  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013cc0  08013cc0  00023cc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013cc4  08013cc4  00023cc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000244  20000000  08013cc8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001f30  20000244  08013f0c  00030244  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002174  08013f0c  00032174  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00030244  2**0
                  CONTENTS, READONLY
 12 .debug_info   0005de84  00000000  00000000  0003026c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005c85  00000000  00000000  0008e0f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00003d88  00000000  00000000  00093d78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00003ad0  00000000  00000000  00097b00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016beb  00000000  00000000  0009b5d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002c7f0  00000000  00000000  000b21bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009018d  00000000  00000000  000de9ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016eb38  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000fce8  00000000  00000000  0016eb88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000244 	.word	0x20000244
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08012b38 	.word	0x08012b38

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000248 	.word	0x20000248
 8000104:	08012b38 	.word	0x08012b38

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 fb7f 	bl	8001b40 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 facf 	bl	80019f0 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fb71 	bl	8001b40 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fb67 	bl	8001b40 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 faf7 	bl	8001a74 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 faed 	bl	8001a74 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_f2uiz>:
 80004a8:	219e      	movs	r1, #158	; 0x9e
 80004aa:	b510      	push	{r4, lr}
 80004ac:	05c9      	lsls	r1, r1, #23
 80004ae:	1c04      	adds	r4, r0, #0
 80004b0:	f002 fb52 	bl	8002b58 <__aeabi_fcmpge>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d103      	bne.n	80004c0 <__aeabi_f2uiz+0x18>
 80004b8:	1c20      	adds	r0, r4, #0
 80004ba:	f000 fbf9 	bl	8000cb0 <__aeabi_f2iz>
 80004be:	bd10      	pop	{r4, pc}
 80004c0:	219e      	movs	r1, #158	; 0x9e
 80004c2:	1c20      	adds	r0, r4, #0
 80004c4:	05c9      	lsls	r1, r1, #23
 80004c6:	f000 fa45 	bl	8000954 <__aeabi_fsub>
 80004ca:	f000 fbf1 	bl	8000cb0 <__aeabi_f2iz>
 80004ce:	2380      	movs	r3, #128	; 0x80
 80004d0:	061b      	lsls	r3, r3, #24
 80004d2:	469c      	mov	ip, r3
 80004d4:	4460      	add	r0, ip
 80004d6:	e7f2      	b.n	80004be <__aeabi_f2uiz+0x16>

080004d8 <__aeabi_fdiv>:
 80004d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004da:	464f      	mov	r7, r9
 80004dc:	4646      	mov	r6, r8
 80004de:	46d6      	mov	lr, sl
 80004e0:	0245      	lsls	r5, r0, #9
 80004e2:	b5c0      	push	{r6, r7, lr}
 80004e4:	0047      	lsls	r7, r0, #1
 80004e6:	1c0c      	adds	r4, r1, #0
 80004e8:	0a6d      	lsrs	r5, r5, #9
 80004ea:	0e3f      	lsrs	r7, r7, #24
 80004ec:	0fc6      	lsrs	r6, r0, #31
 80004ee:	2f00      	cmp	r7, #0
 80004f0:	d100      	bne.n	80004f4 <__aeabi_fdiv+0x1c>
 80004f2:	e070      	b.n	80005d6 <__aeabi_fdiv+0xfe>
 80004f4:	2fff      	cmp	r7, #255	; 0xff
 80004f6:	d100      	bne.n	80004fa <__aeabi_fdiv+0x22>
 80004f8:	e075      	b.n	80005e6 <__aeabi_fdiv+0x10e>
 80004fa:	00eb      	lsls	r3, r5, #3
 80004fc:	2580      	movs	r5, #128	; 0x80
 80004fe:	04ed      	lsls	r5, r5, #19
 8000500:	431d      	orrs	r5, r3
 8000502:	2300      	movs	r3, #0
 8000504:	4699      	mov	r9, r3
 8000506:	469a      	mov	sl, r3
 8000508:	3f7f      	subs	r7, #127	; 0x7f
 800050a:	0260      	lsls	r0, r4, #9
 800050c:	0a43      	lsrs	r3, r0, #9
 800050e:	4698      	mov	r8, r3
 8000510:	0063      	lsls	r3, r4, #1
 8000512:	0e1b      	lsrs	r3, r3, #24
 8000514:	0fe4      	lsrs	r4, r4, #31
 8000516:	2b00      	cmp	r3, #0
 8000518:	d04e      	beq.n	80005b8 <__aeabi_fdiv+0xe0>
 800051a:	2bff      	cmp	r3, #255	; 0xff
 800051c:	d046      	beq.n	80005ac <__aeabi_fdiv+0xd4>
 800051e:	4642      	mov	r2, r8
 8000520:	00d0      	lsls	r0, r2, #3
 8000522:	2280      	movs	r2, #128	; 0x80
 8000524:	04d2      	lsls	r2, r2, #19
 8000526:	4302      	orrs	r2, r0
 8000528:	4690      	mov	r8, r2
 800052a:	2200      	movs	r2, #0
 800052c:	3b7f      	subs	r3, #127	; 0x7f
 800052e:	0031      	movs	r1, r6
 8000530:	1aff      	subs	r7, r7, r3
 8000532:	464b      	mov	r3, r9
 8000534:	4061      	eors	r1, r4
 8000536:	b2c9      	uxtb	r1, r1
 8000538:	4313      	orrs	r3, r2
 800053a:	2b0f      	cmp	r3, #15
 800053c:	d900      	bls.n	8000540 <__aeabi_fdiv+0x68>
 800053e:	e0b5      	b.n	80006ac <__aeabi_fdiv+0x1d4>
 8000540:	486e      	ldr	r0, [pc, #440]	; (80006fc <__aeabi_fdiv+0x224>)
 8000542:	009b      	lsls	r3, r3, #2
 8000544:	58c3      	ldr	r3, [r0, r3]
 8000546:	469f      	mov	pc, r3
 8000548:	2300      	movs	r3, #0
 800054a:	4698      	mov	r8, r3
 800054c:	0026      	movs	r6, r4
 800054e:	4645      	mov	r5, r8
 8000550:	4692      	mov	sl, r2
 8000552:	4653      	mov	r3, sl
 8000554:	2b02      	cmp	r3, #2
 8000556:	d100      	bne.n	800055a <__aeabi_fdiv+0x82>
 8000558:	e089      	b.n	800066e <__aeabi_fdiv+0x196>
 800055a:	2b03      	cmp	r3, #3
 800055c:	d100      	bne.n	8000560 <__aeabi_fdiv+0x88>
 800055e:	e09e      	b.n	800069e <__aeabi_fdiv+0x1c6>
 8000560:	2b01      	cmp	r3, #1
 8000562:	d018      	beq.n	8000596 <__aeabi_fdiv+0xbe>
 8000564:	003b      	movs	r3, r7
 8000566:	337f      	adds	r3, #127	; 0x7f
 8000568:	2b00      	cmp	r3, #0
 800056a:	dd69      	ble.n	8000640 <__aeabi_fdiv+0x168>
 800056c:	076a      	lsls	r2, r5, #29
 800056e:	d004      	beq.n	800057a <__aeabi_fdiv+0xa2>
 8000570:	220f      	movs	r2, #15
 8000572:	402a      	ands	r2, r5
 8000574:	2a04      	cmp	r2, #4
 8000576:	d000      	beq.n	800057a <__aeabi_fdiv+0xa2>
 8000578:	3504      	adds	r5, #4
 800057a:	012a      	lsls	r2, r5, #4
 800057c:	d503      	bpl.n	8000586 <__aeabi_fdiv+0xae>
 800057e:	4b60      	ldr	r3, [pc, #384]	; (8000700 <__aeabi_fdiv+0x228>)
 8000580:	401d      	ands	r5, r3
 8000582:	003b      	movs	r3, r7
 8000584:	3380      	adds	r3, #128	; 0x80
 8000586:	2bfe      	cmp	r3, #254	; 0xfe
 8000588:	dd00      	ble.n	800058c <__aeabi_fdiv+0xb4>
 800058a:	e070      	b.n	800066e <__aeabi_fdiv+0x196>
 800058c:	01ad      	lsls	r5, r5, #6
 800058e:	0a6d      	lsrs	r5, r5, #9
 8000590:	b2d8      	uxtb	r0, r3
 8000592:	e002      	b.n	800059a <__aeabi_fdiv+0xc2>
 8000594:	000e      	movs	r6, r1
 8000596:	2000      	movs	r0, #0
 8000598:	2500      	movs	r5, #0
 800059a:	05c0      	lsls	r0, r0, #23
 800059c:	4328      	orrs	r0, r5
 800059e:	07f6      	lsls	r6, r6, #31
 80005a0:	4330      	orrs	r0, r6
 80005a2:	bce0      	pop	{r5, r6, r7}
 80005a4:	46ba      	mov	sl, r7
 80005a6:	46b1      	mov	r9, r6
 80005a8:	46a8      	mov	r8, r5
 80005aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005ac:	4643      	mov	r3, r8
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d13f      	bne.n	8000632 <__aeabi_fdiv+0x15a>
 80005b2:	2202      	movs	r2, #2
 80005b4:	3fff      	subs	r7, #255	; 0xff
 80005b6:	e003      	b.n	80005c0 <__aeabi_fdiv+0xe8>
 80005b8:	4643      	mov	r3, r8
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d12d      	bne.n	800061a <__aeabi_fdiv+0x142>
 80005be:	2201      	movs	r2, #1
 80005c0:	0031      	movs	r1, r6
 80005c2:	464b      	mov	r3, r9
 80005c4:	4061      	eors	r1, r4
 80005c6:	b2c9      	uxtb	r1, r1
 80005c8:	4313      	orrs	r3, r2
 80005ca:	2b0f      	cmp	r3, #15
 80005cc:	d834      	bhi.n	8000638 <__aeabi_fdiv+0x160>
 80005ce:	484d      	ldr	r0, [pc, #308]	; (8000704 <__aeabi_fdiv+0x22c>)
 80005d0:	009b      	lsls	r3, r3, #2
 80005d2:	58c3      	ldr	r3, [r0, r3]
 80005d4:	469f      	mov	pc, r3
 80005d6:	2d00      	cmp	r5, #0
 80005d8:	d113      	bne.n	8000602 <__aeabi_fdiv+0x12a>
 80005da:	2304      	movs	r3, #4
 80005dc:	4699      	mov	r9, r3
 80005de:	3b03      	subs	r3, #3
 80005e0:	2700      	movs	r7, #0
 80005e2:	469a      	mov	sl, r3
 80005e4:	e791      	b.n	800050a <__aeabi_fdiv+0x32>
 80005e6:	2d00      	cmp	r5, #0
 80005e8:	d105      	bne.n	80005f6 <__aeabi_fdiv+0x11e>
 80005ea:	2308      	movs	r3, #8
 80005ec:	4699      	mov	r9, r3
 80005ee:	3b06      	subs	r3, #6
 80005f0:	27ff      	movs	r7, #255	; 0xff
 80005f2:	469a      	mov	sl, r3
 80005f4:	e789      	b.n	800050a <__aeabi_fdiv+0x32>
 80005f6:	230c      	movs	r3, #12
 80005f8:	4699      	mov	r9, r3
 80005fa:	3b09      	subs	r3, #9
 80005fc:	27ff      	movs	r7, #255	; 0xff
 80005fe:	469a      	mov	sl, r3
 8000600:	e783      	b.n	800050a <__aeabi_fdiv+0x32>
 8000602:	0028      	movs	r0, r5
 8000604:	f002 fab2 	bl	8002b6c <__clzsi2>
 8000608:	2776      	movs	r7, #118	; 0x76
 800060a:	1f43      	subs	r3, r0, #5
 800060c:	409d      	lsls	r5, r3
 800060e:	2300      	movs	r3, #0
 8000610:	427f      	negs	r7, r7
 8000612:	4699      	mov	r9, r3
 8000614:	469a      	mov	sl, r3
 8000616:	1a3f      	subs	r7, r7, r0
 8000618:	e777      	b.n	800050a <__aeabi_fdiv+0x32>
 800061a:	4640      	mov	r0, r8
 800061c:	f002 faa6 	bl	8002b6c <__clzsi2>
 8000620:	4642      	mov	r2, r8
 8000622:	1f43      	subs	r3, r0, #5
 8000624:	409a      	lsls	r2, r3
 8000626:	2376      	movs	r3, #118	; 0x76
 8000628:	425b      	negs	r3, r3
 800062a:	4690      	mov	r8, r2
 800062c:	1a1b      	subs	r3, r3, r0
 800062e:	2200      	movs	r2, #0
 8000630:	e77d      	b.n	800052e <__aeabi_fdiv+0x56>
 8000632:	23ff      	movs	r3, #255	; 0xff
 8000634:	2203      	movs	r2, #3
 8000636:	e77a      	b.n	800052e <__aeabi_fdiv+0x56>
 8000638:	000e      	movs	r6, r1
 800063a:	20ff      	movs	r0, #255	; 0xff
 800063c:	2500      	movs	r5, #0
 800063e:	e7ac      	b.n	800059a <__aeabi_fdiv+0xc2>
 8000640:	2001      	movs	r0, #1
 8000642:	1ac0      	subs	r0, r0, r3
 8000644:	281b      	cmp	r0, #27
 8000646:	dca6      	bgt.n	8000596 <__aeabi_fdiv+0xbe>
 8000648:	379e      	adds	r7, #158	; 0x9e
 800064a:	002a      	movs	r2, r5
 800064c:	40bd      	lsls	r5, r7
 800064e:	40c2      	lsrs	r2, r0
 8000650:	1e6b      	subs	r3, r5, #1
 8000652:	419d      	sbcs	r5, r3
 8000654:	4315      	orrs	r5, r2
 8000656:	076b      	lsls	r3, r5, #29
 8000658:	d004      	beq.n	8000664 <__aeabi_fdiv+0x18c>
 800065a:	230f      	movs	r3, #15
 800065c:	402b      	ands	r3, r5
 800065e:	2b04      	cmp	r3, #4
 8000660:	d000      	beq.n	8000664 <__aeabi_fdiv+0x18c>
 8000662:	3504      	adds	r5, #4
 8000664:	016b      	lsls	r3, r5, #5
 8000666:	d544      	bpl.n	80006f2 <__aeabi_fdiv+0x21a>
 8000668:	2001      	movs	r0, #1
 800066a:	2500      	movs	r5, #0
 800066c:	e795      	b.n	800059a <__aeabi_fdiv+0xc2>
 800066e:	20ff      	movs	r0, #255	; 0xff
 8000670:	2500      	movs	r5, #0
 8000672:	e792      	b.n	800059a <__aeabi_fdiv+0xc2>
 8000674:	2580      	movs	r5, #128	; 0x80
 8000676:	2600      	movs	r6, #0
 8000678:	20ff      	movs	r0, #255	; 0xff
 800067a:	03ed      	lsls	r5, r5, #15
 800067c:	e78d      	b.n	800059a <__aeabi_fdiv+0xc2>
 800067e:	2300      	movs	r3, #0
 8000680:	4698      	mov	r8, r3
 8000682:	2080      	movs	r0, #128	; 0x80
 8000684:	03c0      	lsls	r0, r0, #15
 8000686:	4205      	tst	r5, r0
 8000688:	d009      	beq.n	800069e <__aeabi_fdiv+0x1c6>
 800068a:	4643      	mov	r3, r8
 800068c:	4203      	tst	r3, r0
 800068e:	d106      	bne.n	800069e <__aeabi_fdiv+0x1c6>
 8000690:	4645      	mov	r5, r8
 8000692:	4305      	orrs	r5, r0
 8000694:	026d      	lsls	r5, r5, #9
 8000696:	0026      	movs	r6, r4
 8000698:	20ff      	movs	r0, #255	; 0xff
 800069a:	0a6d      	lsrs	r5, r5, #9
 800069c:	e77d      	b.n	800059a <__aeabi_fdiv+0xc2>
 800069e:	2080      	movs	r0, #128	; 0x80
 80006a0:	03c0      	lsls	r0, r0, #15
 80006a2:	4305      	orrs	r5, r0
 80006a4:	026d      	lsls	r5, r5, #9
 80006a6:	20ff      	movs	r0, #255	; 0xff
 80006a8:	0a6d      	lsrs	r5, r5, #9
 80006aa:	e776      	b.n	800059a <__aeabi_fdiv+0xc2>
 80006ac:	4642      	mov	r2, r8
 80006ae:	016b      	lsls	r3, r5, #5
 80006b0:	0150      	lsls	r0, r2, #5
 80006b2:	4283      	cmp	r3, r0
 80006b4:	d219      	bcs.n	80006ea <__aeabi_fdiv+0x212>
 80006b6:	221b      	movs	r2, #27
 80006b8:	2500      	movs	r5, #0
 80006ba:	3f01      	subs	r7, #1
 80006bc:	2601      	movs	r6, #1
 80006be:	001c      	movs	r4, r3
 80006c0:	006d      	lsls	r5, r5, #1
 80006c2:	005b      	lsls	r3, r3, #1
 80006c4:	2c00      	cmp	r4, #0
 80006c6:	db01      	blt.n	80006cc <__aeabi_fdiv+0x1f4>
 80006c8:	4298      	cmp	r0, r3
 80006ca:	d801      	bhi.n	80006d0 <__aeabi_fdiv+0x1f8>
 80006cc:	1a1b      	subs	r3, r3, r0
 80006ce:	4335      	orrs	r5, r6
 80006d0:	3a01      	subs	r2, #1
 80006d2:	2a00      	cmp	r2, #0
 80006d4:	d1f3      	bne.n	80006be <__aeabi_fdiv+0x1e6>
 80006d6:	1e5a      	subs	r2, r3, #1
 80006d8:	4193      	sbcs	r3, r2
 80006da:	431d      	orrs	r5, r3
 80006dc:	003b      	movs	r3, r7
 80006de:	337f      	adds	r3, #127	; 0x7f
 80006e0:	000e      	movs	r6, r1
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	dd00      	ble.n	80006e8 <__aeabi_fdiv+0x210>
 80006e6:	e741      	b.n	800056c <__aeabi_fdiv+0x94>
 80006e8:	e7aa      	b.n	8000640 <__aeabi_fdiv+0x168>
 80006ea:	221a      	movs	r2, #26
 80006ec:	2501      	movs	r5, #1
 80006ee:	1a1b      	subs	r3, r3, r0
 80006f0:	e7e4      	b.n	80006bc <__aeabi_fdiv+0x1e4>
 80006f2:	01ad      	lsls	r5, r5, #6
 80006f4:	2000      	movs	r0, #0
 80006f6:	0a6d      	lsrs	r5, r5, #9
 80006f8:	e74f      	b.n	800059a <__aeabi_fdiv+0xc2>
 80006fa:	46c0      	nop			; (mov r8, r8)
 80006fc:	08012bf4 	.word	0x08012bf4
 8000700:	f7ffffff 	.word	0xf7ffffff
 8000704:	08012c34 	.word	0x08012c34

08000708 <__aeabi_fmul>:
 8000708:	b5f0      	push	{r4, r5, r6, r7, lr}
 800070a:	464f      	mov	r7, r9
 800070c:	4646      	mov	r6, r8
 800070e:	46d6      	mov	lr, sl
 8000710:	0244      	lsls	r4, r0, #9
 8000712:	0045      	lsls	r5, r0, #1
 8000714:	b5c0      	push	{r6, r7, lr}
 8000716:	0a64      	lsrs	r4, r4, #9
 8000718:	1c0f      	adds	r7, r1, #0
 800071a:	0e2d      	lsrs	r5, r5, #24
 800071c:	0fc6      	lsrs	r6, r0, #31
 800071e:	2d00      	cmp	r5, #0
 8000720:	d100      	bne.n	8000724 <__aeabi_fmul+0x1c>
 8000722:	e08d      	b.n	8000840 <__aeabi_fmul+0x138>
 8000724:	2dff      	cmp	r5, #255	; 0xff
 8000726:	d100      	bne.n	800072a <__aeabi_fmul+0x22>
 8000728:	e092      	b.n	8000850 <__aeabi_fmul+0x148>
 800072a:	2300      	movs	r3, #0
 800072c:	2080      	movs	r0, #128	; 0x80
 800072e:	4699      	mov	r9, r3
 8000730:	469a      	mov	sl, r3
 8000732:	00e4      	lsls	r4, r4, #3
 8000734:	04c0      	lsls	r0, r0, #19
 8000736:	4304      	orrs	r4, r0
 8000738:	3d7f      	subs	r5, #127	; 0x7f
 800073a:	0278      	lsls	r0, r7, #9
 800073c:	0a43      	lsrs	r3, r0, #9
 800073e:	4698      	mov	r8, r3
 8000740:	007b      	lsls	r3, r7, #1
 8000742:	0e1b      	lsrs	r3, r3, #24
 8000744:	0fff      	lsrs	r7, r7, #31
 8000746:	2b00      	cmp	r3, #0
 8000748:	d100      	bne.n	800074c <__aeabi_fmul+0x44>
 800074a:	e070      	b.n	800082e <__aeabi_fmul+0x126>
 800074c:	2bff      	cmp	r3, #255	; 0xff
 800074e:	d100      	bne.n	8000752 <__aeabi_fmul+0x4a>
 8000750:	e086      	b.n	8000860 <__aeabi_fmul+0x158>
 8000752:	4642      	mov	r2, r8
 8000754:	00d0      	lsls	r0, r2, #3
 8000756:	2280      	movs	r2, #128	; 0x80
 8000758:	3b7f      	subs	r3, #127	; 0x7f
 800075a:	18ed      	adds	r5, r5, r3
 800075c:	2300      	movs	r3, #0
 800075e:	04d2      	lsls	r2, r2, #19
 8000760:	4302      	orrs	r2, r0
 8000762:	4690      	mov	r8, r2
 8000764:	469c      	mov	ip, r3
 8000766:	0031      	movs	r1, r6
 8000768:	464b      	mov	r3, r9
 800076a:	4079      	eors	r1, r7
 800076c:	1c68      	adds	r0, r5, #1
 800076e:	2b0f      	cmp	r3, #15
 8000770:	d81c      	bhi.n	80007ac <__aeabi_fmul+0xa4>
 8000772:	4a76      	ldr	r2, [pc, #472]	; (800094c <__aeabi_fmul+0x244>)
 8000774:	009b      	lsls	r3, r3, #2
 8000776:	58d3      	ldr	r3, [r2, r3]
 8000778:	469f      	mov	pc, r3
 800077a:	0039      	movs	r1, r7
 800077c:	4644      	mov	r4, r8
 800077e:	46e2      	mov	sl, ip
 8000780:	4653      	mov	r3, sl
 8000782:	2b02      	cmp	r3, #2
 8000784:	d00f      	beq.n	80007a6 <__aeabi_fmul+0x9e>
 8000786:	2b03      	cmp	r3, #3
 8000788:	d100      	bne.n	800078c <__aeabi_fmul+0x84>
 800078a:	e0d7      	b.n	800093c <__aeabi_fmul+0x234>
 800078c:	2b01      	cmp	r3, #1
 800078e:	d137      	bne.n	8000800 <__aeabi_fmul+0xf8>
 8000790:	2000      	movs	r0, #0
 8000792:	2400      	movs	r4, #0
 8000794:	05c0      	lsls	r0, r0, #23
 8000796:	4320      	orrs	r0, r4
 8000798:	07c9      	lsls	r1, r1, #31
 800079a:	4308      	orrs	r0, r1
 800079c:	bce0      	pop	{r5, r6, r7}
 800079e:	46ba      	mov	sl, r7
 80007a0:	46b1      	mov	r9, r6
 80007a2:	46a8      	mov	r8, r5
 80007a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007a6:	20ff      	movs	r0, #255	; 0xff
 80007a8:	2400      	movs	r4, #0
 80007aa:	e7f3      	b.n	8000794 <__aeabi_fmul+0x8c>
 80007ac:	0c26      	lsrs	r6, r4, #16
 80007ae:	0424      	lsls	r4, r4, #16
 80007b0:	0c22      	lsrs	r2, r4, #16
 80007b2:	4644      	mov	r4, r8
 80007b4:	0424      	lsls	r4, r4, #16
 80007b6:	0c24      	lsrs	r4, r4, #16
 80007b8:	4643      	mov	r3, r8
 80007ba:	0027      	movs	r7, r4
 80007bc:	0c1b      	lsrs	r3, r3, #16
 80007be:	4357      	muls	r7, r2
 80007c0:	4374      	muls	r4, r6
 80007c2:	435a      	muls	r2, r3
 80007c4:	435e      	muls	r6, r3
 80007c6:	1912      	adds	r2, r2, r4
 80007c8:	0c3b      	lsrs	r3, r7, #16
 80007ca:	189b      	adds	r3, r3, r2
 80007cc:	429c      	cmp	r4, r3
 80007ce:	d903      	bls.n	80007d8 <__aeabi_fmul+0xd0>
 80007d0:	2280      	movs	r2, #128	; 0x80
 80007d2:	0252      	lsls	r2, r2, #9
 80007d4:	4694      	mov	ip, r2
 80007d6:	4466      	add	r6, ip
 80007d8:	043f      	lsls	r7, r7, #16
 80007da:	041a      	lsls	r2, r3, #16
 80007dc:	0c3f      	lsrs	r7, r7, #16
 80007de:	19d2      	adds	r2, r2, r7
 80007e0:	0194      	lsls	r4, r2, #6
 80007e2:	1e67      	subs	r7, r4, #1
 80007e4:	41bc      	sbcs	r4, r7
 80007e6:	0c1b      	lsrs	r3, r3, #16
 80007e8:	0e92      	lsrs	r2, r2, #26
 80007ea:	199b      	adds	r3, r3, r6
 80007ec:	4314      	orrs	r4, r2
 80007ee:	019b      	lsls	r3, r3, #6
 80007f0:	431c      	orrs	r4, r3
 80007f2:	011b      	lsls	r3, r3, #4
 80007f4:	d400      	bmi.n	80007f8 <__aeabi_fmul+0xf0>
 80007f6:	e09b      	b.n	8000930 <__aeabi_fmul+0x228>
 80007f8:	2301      	movs	r3, #1
 80007fa:	0862      	lsrs	r2, r4, #1
 80007fc:	401c      	ands	r4, r3
 80007fe:	4314      	orrs	r4, r2
 8000800:	0002      	movs	r2, r0
 8000802:	327f      	adds	r2, #127	; 0x7f
 8000804:	2a00      	cmp	r2, #0
 8000806:	dd64      	ble.n	80008d2 <__aeabi_fmul+0x1ca>
 8000808:	0763      	lsls	r3, r4, #29
 800080a:	d004      	beq.n	8000816 <__aeabi_fmul+0x10e>
 800080c:	230f      	movs	r3, #15
 800080e:	4023      	ands	r3, r4
 8000810:	2b04      	cmp	r3, #4
 8000812:	d000      	beq.n	8000816 <__aeabi_fmul+0x10e>
 8000814:	3404      	adds	r4, #4
 8000816:	0123      	lsls	r3, r4, #4
 8000818:	d503      	bpl.n	8000822 <__aeabi_fmul+0x11a>
 800081a:	0002      	movs	r2, r0
 800081c:	4b4c      	ldr	r3, [pc, #304]	; (8000950 <__aeabi_fmul+0x248>)
 800081e:	3280      	adds	r2, #128	; 0x80
 8000820:	401c      	ands	r4, r3
 8000822:	2afe      	cmp	r2, #254	; 0xfe
 8000824:	dcbf      	bgt.n	80007a6 <__aeabi_fmul+0x9e>
 8000826:	01a4      	lsls	r4, r4, #6
 8000828:	0a64      	lsrs	r4, r4, #9
 800082a:	b2d0      	uxtb	r0, r2
 800082c:	e7b2      	b.n	8000794 <__aeabi_fmul+0x8c>
 800082e:	4643      	mov	r3, r8
 8000830:	2b00      	cmp	r3, #0
 8000832:	d13d      	bne.n	80008b0 <__aeabi_fmul+0x1a8>
 8000834:	464a      	mov	r2, r9
 8000836:	3301      	adds	r3, #1
 8000838:	431a      	orrs	r2, r3
 800083a:	4691      	mov	r9, r2
 800083c:	469c      	mov	ip, r3
 800083e:	e792      	b.n	8000766 <__aeabi_fmul+0x5e>
 8000840:	2c00      	cmp	r4, #0
 8000842:	d129      	bne.n	8000898 <__aeabi_fmul+0x190>
 8000844:	2304      	movs	r3, #4
 8000846:	4699      	mov	r9, r3
 8000848:	3b03      	subs	r3, #3
 800084a:	2500      	movs	r5, #0
 800084c:	469a      	mov	sl, r3
 800084e:	e774      	b.n	800073a <__aeabi_fmul+0x32>
 8000850:	2c00      	cmp	r4, #0
 8000852:	d11b      	bne.n	800088c <__aeabi_fmul+0x184>
 8000854:	2308      	movs	r3, #8
 8000856:	4699      	mov	r9, r3
 8000858:	3b06      	subs	r3, #6
 800085a:	25ff      	movs	r5, #255	; 0xff
 800085c:	469a      	mov	sl, r3
 800085e:	e76c      	b.n	800073a <__aeabi_fmul+0x32>
 8000860:	4643      	mov	r3, r8
 8000862:	35ff      	adds	r5, #255	; 0xff
 8000864:	2b00      	cmp	r3, #0
 8000866:	d10b      	bne.n	8000880 <__aeabi_fmul+0x178>
 8000868:	2302      	movs	r3, #2
 800086a:	464a      	mov	r2, r9
 800086c:	431a      	orrs	r2, r3
 800086e:	4691      	mov	r9, r2
 8000870:	469c      	mov	ip, r3
 8000872:	e778      	b.n	8000766 <__aeabi_fmul+0x5e>
 8000874:	4653      	mov	r3, sl
 8000876:	0031      	movs	r1, r6
 8000878:	2b02      	cmp	r3, #2
 800087a:	d000      	beq.n	800087e <__aeabi_fmul+0x176>
 800087c:	e783      	b.n	8000786 <__aeabi_fmul+0x7e>
 800087e:	e792      	b.n	80007a6 <__aeabi_fmul+0x9e>
 8000880:	2303      	movs	r3, #3
 8000882:	464a      	mov	r2, r9
 8000884:	431a      	orrs	r2, r3
 8000886:	4691      	mov	r9, r2
 8000888:	469c      	mov	ip, r3
 800088a:	e76c      	b.n	8000766 <__aeabi_fmul+0x5e>
 800088c:	230c      	movs	r3, #12
 800088e:	4699      	mov	r9, r3
 8000890:	3b09      	subs	r3, #9
 8000892:	25ff      	movs	r5, #255	; 0xff
 8000894:	469a      	mov	sl, r3
 8000896:	e750      	b.n	800073a <__aeabi_fmul+0x32>
 8000898:	0020      	movs	r0, r4
 800089a:	f002 f967 	bl	8002b6c <__clzsi2>
 800089e:	2576      	movs	r5, #118	; 0x76
 80008a0:	1f43      	subs	r3, r0, #5
 80008a2:	409c      	lsls	r4, r3
 80008a4:	2300      	movs	r3, #0
 80008a6:	426d      	negs	r5, r5
 80008a8:	4699      	mov	r9, r3
 80008aa:	469a      	mov	sl, r3
 80008ac:	1a2d      	subs	r5, r5, r0
 80008ae:	e744      	b.n	800073a <__aeabi_fmul+0x32>
 80008b0:	4640      	mov	r0, r8
 80008b2:	f002 f95b 	bl	8002b6c <__clzsi2>
 80008b6:	4642      	mov	r2, r8
 80008b8:	1f43      	subs	r3, r0, #5
 80008ba:	409a      	lsls	r2, r3
 80008bc:	2300      	movs	r3, #0
 80008be:	1a2d      	subs	r5, r5, r0
 80008c0:	4690      	mov	r8, r2
 80008c2:	469c      	mov	ip, r3
 80008c4:	3d76      	subs	r5, #118	; 0x76
 80008c6:	e74e      	b.n	8000766 <__aeabi_fmul+0x5e>
 80008c8:	2480      	movs	r4, #128	; 0x80
 80008ca:	2100      	movs	r1, #0
 80008cc:	20ff      	movs	r0, #255	; 0xff
 80008ce:	03e4      	lsls	r4, r4, #15
 80008d0:	e760      	b.n	8000794 <__aeabi_fmul+0x8c>
 80008d2:	2301      	movs	r3, #1
 80008d4:	1a9b      	subs	r3, r3, r2
 80008d6:	2b1b      	cmp	r3, #27
 80008d8:	dd00      	ble.n	80008dc <__aeabi_fmul+0x1d4>
 80008da:	e759      	b.n	8000790 <__aeabi_fmul+0x88>
 80008dc:	0022      	movs	r2, r4
 80008de:	309e      	adds	r0, #158	; 0x9e
 80008e0:	40da      	lsrs	r2, r3
 80008e2:	4084      	lsls	r4, r0
 80008e4:	0013      	movs	r3, r2
 80008e6:	1e62      	subs	r2, r4, #1
 80008e8:	4194      	sbcs	r4, r2
 80008ea:	431c      	orrs	r4, r3
 80008ec:	0763      	lsls	r3, r4, #29
 80008ee:	d004      	beq.n	80008fa <__aeabi_fmul+0x1f2>
 80008f0:	230f      	movs	r3, #15
 80008f2:	4023      	ands	r3, r4
 80008f4:	2b04      	cmp	r3, #4
 80008f6:	d000      	beq.n	80008fa <__aeabi_fmul+0x1f2>
 80008f8:	3404      	adds	r4, #4
 80008fa:	0163      	lsls	r3, r4, #5
 80008fc:	d51a      	bpl.n	8000934 <__aeabi_fmul+0x22c>
 80008fe:	2001      	movs	r0, #1
 8000900:	2400      	movs	r4, #0
 8000902:	e747      	b.n	8000794 <__aeabi_fmul+0x8c>
 8000904:	2080      	movs	r0, #128	; 0x80
 8000906:	03c0      	lsls	r0, r0, #15
 8000908:	4204      	tst	r4, r0
 800090a:	d009      	beq.n	8000920 <__aeabi_fmul+0x218>
 800090c:	4643      	mov	r3, r8
 800090e:	4203      	tst	r3, r0
 8000910:	d106      	bne.n	8000920 <__aeabi_fmul+0x218>
 8000912:	4644      	mov	r4, r8
 8000914:	4304      	orrs	r4, r0
 8000916:	0264      	lsls	r4, r4, #9
 8000918:	0039      	movs	r1, r7
 800091a:	20ff      	movs	r0, #255	; 0xff
 800091c:	0a64      	lsrs	r4, r4, #9
 800091e:	e739      	b.n	8000794 <__aeabi_fmul+0x8c>
 8000920:	2080      	movs	r0, #128	; 0x80
 8000922:	03c0      	lsls	r0, r0, #15
 8000924:	4304      	orrs	r4, r0
 8000926:	0264      	lsls	r4, r4, #9
 8000928:	0031      	movs	r1, r6
 800092a:	20ff      	movs	r0, #255	; 0xff
 800092c:	0a64      	lsrs	r4, r4, #9
 800092e:	e731      	b.n	8000794 <__aeabi_fmul+0x8c>
 8000930:	0028      	movs	r0, r5
 8000932:	e765      	b.n	8000800 <__aeabi_fmul+0xf8>
 8000934:	01a4      	lsls	r4, r4, #6
 8000936:	2000      	movs	r0, #0
 8000938:	0a64      	lsrs	r4, r4, #9
 800093a:	e72b      	b.n	8000794 <__aeabi_fmul+0x8c>
 800093c:	2080      	movs	r0, #128	; 0x80
 800093e:	03c0      	lsls	r0, r0, #15
 8000940:	4304      	orrs	r4, r0
 8000942:	0264      	lsls	r4, r4, #9
 8000944:	20ff      	movs	r0, #255	; 0xff
 8000946:	0a64      	lsrs	r4, r4, #9
 8000948:	e724      	b.n	8000794 <__aeabi_fmul+0x8c>
 800094a:	46c0      	nop			; (mov r8, r8)
 800094c:	08012c74 	.word	0x08012c74
 8000950:	f7ffffff 	.word	0xf7ffffff

08000954 <__aeabi_fsub>:
 8000954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000956:	46ce      	mov	lr, r9
 8000958:	4647      	mov	r7, r8
 800095a:	0243      	lsls	r3, r0, #9
 800095c:	0a5b      	lsrs	r3, r3, #9
 800095e:	024e      	lsls	r6, r1, #9
 8000960:	00da      	lsls	r2, r3, #3
 8000962:	4694      	mov	ip, r2
 8000964:	0a72      	lsrs	r2, r6, #9
 8000966:	4691      	mov	r9, r2
 8000968:	0045      	lsls	r5, r0, #1
 800096a:	004a      	lsls	r2, r1, #1
 800096c:	b580      	push	{r7, lr}
 800096e:	0e2d      	lsrs	r5, r5, #24
 8000970:	001f      	movs	r7, r3
 8000972:	0fc4      	lsrs	r4, r0, #31
 8000974:	0e12      	lsrs	r2, r2, #24
 8000976:	0fc9      	lsrs	r1, r1, #31
 8000978:	09b6      	lsrs	r6, r6, #6
 800097a:	2aff      	cmp	r2, #255	; 0xff
 800097c:	d05b      	beq.n	8000a36 <__aeabi_fsub+0xe2>
 800097e:	2001      	movs	r0, #1
 8000980:	4041      	eors	r1, r0
 8000982:	428c      	cmp	r4, r1
 8000984:	d039      	beq.n	80009fa <__aeabi_fsub+0xa6>
 8000986:	1aa8      	subs	r0, r5, r2
 8000988:	2800      	cmp	r0, #0
 800098a:	dd5a      	ble.n	8000a42 <__aeabi_fsub+0xee>
 800098c:	2a00      	cmp	r2, #0
 800098e:	d06a      	beq.n	8000a66 <__aeabi_fsub+0x112>
 8000990:	2dff      	cmp	r5, #255	; 0xff
 8000992:	d100      	bne.n	8000996 <__aeabi_fsub+0x42>
 8000994:	e0d9      	b.n	8000b4a <__aeabi_fsub+0x1f6>
 8000996:	2280      	movs	r2, #128	; 0x80
 8000998:	04d2      	lsls	r2, r2, #19
 800099a:	4316      	orrs	r6, r2
 800099c:	281b      	cmp	r0, #27
 800099e:	dc00      	bgt.n	80009a2 <__aeabi_fsub+0x4e>
 80009a0:	e0e9      	b.n	8000b76 <__aeabi_fsub+0x222>
 80009a2:	2001      	movs	r0, #1
 80009a4:	4663      	mov	r3, ip
 80009a6:	1a18      	subs	r0, r3, r0
 80009a8:	0143      	lsls	r3, r0, #5
 80009aa:	d400      	bmi.n	80009ae <__aeabi_fsub+0x5a>
 80009ac:	e0b4      	b.n	8000b18 <__aeabi_fsub+0x1c4>
 80009ae:	0180      	lsls	r0, r0, #6
 80009b0:	0987      	lsrs	r7, r0, #6
 80009b2:	0038      	movs	r0, r7
 80009b4:	f002 f8da 	bl	8002b6c <__clzsi2>
 80009b8:	3805      	subs	r0, #5
 80009ba:	4087      	lsls	r7, r0
 80009bc:	4285      	cmp	r5, r0
 80009be:	dc00      	bgt.n	80009c2 <__aeabi_fsub+0x6e>
 80009c0:	e0cc      	b.n	8000b5c <__aeabi_fsub+0x208>
 80009c2:	1a2d      	subs	r5, r5, r0
 80009c4:	48b5      	ldr	r0, [pc, #724]	; (8000c9c <__aeabi_fsub+0x348>)
 80009c6:	4038      	ands	r0, r7
 80009c8:	0743      	lsls	r3, r0, #29
 80009ca:	d004      	beq.n	80009d6 <__aeabi_fsub+0x82>
 80009cc:	230f      	movs	r3, #15
 80009ce:	4003      	ands	r3, r0
 80009d0:	2b04      	cmp	r3, #4
 80009d2:	d000      	beq.n	80009d6 <__aeabi_fsub+0x82>
 80009d4:	3004      	adds	r0, #4
 80009d6:	0143      	lsls	r3, r0, #5
 80009d8:	d400      	bmi.n	80009dc <__aeabi_fsub+0x88>
 80009da:	e0a0      	b.n	8000b1e <__aeabi_fsub+0x1ca>
 80009dc:	1c6a      	adds	r2, r5, #1
 80009de:	2dfe      	cmp	r5, #254	; 0xfe
 80009e0:	d100      	bne.n	80009e4 <__aeabi_fsub+0x90>
 80009e2:	e08d      	b.n	8000b00 <__aeabi_fsub+0x1ac>
 80009e4:	0180      	lsls	r0, r0, #6
 80009e6:	0a47      	lsrs	r7, r0, #9
 80009e8:	b2d2      	uxtb	r2, r2
 80009ea:	05d0      	lsls	r0, r2, #23
 80009ec:	4338      	orrs	r0, r7
 80009ee:	07e4      	lsls	r4, r4, #31
 80009f0:	4320      	orrs	r0, r4
 80009f2:	bcc0      	pop	{r6, r7}
 80009f4:	46b9      	mov	r9, r7
 80009f6:	46b0      	mov	r8, r6
 80009f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80009fa:	1aa8      	subs	r0, r5, r2
 80009fc:	4680      	mov	r8, r0
 80009fe:	2800      	cmp	r0, #0
 8000a00:	dd45      	ble.n	8000a8e <__aeabi_fsub+0x13a>
 8000a02:	2a00      	cmp	r2, #0
 8000a04:	d070      	beq.n	8000ae8 <__aeabi_fsub+0x194>
 8000a06:	2dff      	cmp	r5, #255	; 0xff
 8000a08:	d100      	bne.n	8000a0c <__aeabi_fsub+0xb8>
 8000a0a:	e09e      	b.n	8000b4a <__aeabi_fsub+0x1f6>
 8000a0c:	2380      	movs	r3, #128	; 0x80
 8000a0e:	04db      	lsls	r3, r3, #19
 8000a10:	431e      	orrs	r6, r3
 8000a12:	4643      	mov	r3, r8
 8000a14:	2b1b      	cmp	r3, #27
 8000a16:	dc00      	bgt.n	8000a1a <__aeabi_fsub+0xc6>
 8000a18:	e0d2      	b.n	8000bc0 <__aeabi_fsub+0x26c>
 8000a1a:	2001      	movs	r0, #1
 8000a1c:	4460      	add	r0, ip
 8000a1e:	0143      	lsls	r3, r0, #5
 8000a20:	d57a      	bpl.n	8000b18 <__aeabi_fsub+0x1c4>
 8000a22:	3501      	adds	r5, #1
 8000a24:	2dff      	cmp	r5, #255	; 0xff
 8000a26:	d06b      	beq.n	8000b00 <__aeabi_fsub+0x1ac>
 8000a28:	2301      	movs	r3, #1
 8000a2a:	4a9d      	ldr	r2, [pc, #628]	; (8000ca0 <__aeabi_fsub+0x34c>)
 8000a2c:	4003      	ands	r3, r0
 8000a2e:	0840      	lsrs	r0, r0, #1
 8000a30:	4010      	ands	r0, r2
 8000a32:	4318      	orrs	r0, r3
 8000a34:	e7c8      	b.n	80009c8 <__aeabi_fsub+0x74>
 8000a36:	2e00      	cmp	r6, #0
 8000a38:	d020      	beq.n	8000a7c <__aeabi_fsub+0x128>
 8000a3a:	428c      	cmp	r4, r1
 8000a3c:	d023      	beq.n	8000a86 <__aeabi_fsub+0x132>
 8000a3e:	0028      	movs	r0, r5
 8000a40:	38ff      	subs	r0, #255	; 0xff
 8000a42:	2800      	cmp	r0, #0
 8000a44:	d039      	beq.n	8000aba <__aeabi_fsub+0x166>
 8000a46:	1b57      	subs	r7, r2, r5
 8000a48:	2d00      	cmp	r5, #0
 8000a4a:	d000      	beq.n	8000a4e <__aeabi_fsub+0xfa>
 8000a4c:	e09d      	b.n	8000b8a <__aeabi_fsub+0x236>
 8000a4e:	4663      	mov	r3, ip
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d100      	bne.n	8000a56 <__aeabi_fsub+0x102>
 8000a54:	e0db      	b.n	8000c0e <__aeabi_fsub+0x2ba>
 8000a56:	1e7b      	subs	r3, r7, #1
 8000a58:	2f01      	cmp	r7, #1
 8000a5a:	d100      	bne.n	8000a5e <__aeabi_fsub+0x10a>
 8000a5c:	e10d      	b.n	8000c7a <__aeabi_fsub+0x326>
 8000a5e:	2fff      	cmp	r7, #255	; 0xff
 8000a60:	d071      	beq.n	8000b46 <__aeabi_fsub+0x1f2>
 8000a62:	001f      	movs	r7, r3
 8000a64:	e098      	b.n	8000b98 <__aeabi_fsub+0x244>
 8000a66:	2e00      	cmp	r6, #0
 8000a68:	d100      	bne.n	8000a6c <__aeabi_fsub+0x118>
 8000a6a:	e0a7      	b.n	8000bbc <__aeabi_fsub+0x268>
 8000a6c:	1e42      	subs	r2, r0, #1
 8000a6e:	2801      	cmp	r0, #1
 8000a70:	d100      	bne.n	8000a74 <__aeabi_fsub+0x120>
 8000a72:	e0e6      	b.n	8000c42 <__aeabi_fsub+0x2ee>
 8000a74:	28ff      	cmp	r0, #255	; 0xff
 8000a76:	d068      	beq.n	8000b4a <__aeabi_fsub+0x1f6>
 8000a78:	0010      	movs	r0, r2
 8000a7a:	e78f      	b.n	800099c <__aeabi_fsub+0x48>
 8000a7c:	2001      	movs	r0, #1
 8000a7e:	4041      	eors	r1, r0
 8000a80:	42a1      	cmp	r1, r4
 8000a82:	d000      	beq.n	8000a86 <__aeabi_fsub+0x132>
 8000a84:	e77f      	b.n	8000986 <__aeabi_fsub+0x32>
 8000a86:	20ff      	movs	r0, #255	; 0xff
 8000a88:	4240      	negs	r0, r0
 8000a8a:	4680      	mov	r8, r0
 8000a8c:	44a8      	add	r8, r5
 8000a8e:	4640      	mov	r0, r8
 8000a90:	2800      	cmp	r0, #0
 8000a92:	d038      	beq.n	8000b06 <__aeabi_fsub+0x1b2>
 8000a94:	1b51      	subs	r1, r2, r5
 8000a96:	2d00      	cmp	r5, #0
 8000a98:	d100      	bne.n	8000a9c <__aeabi_fsub+0x148>
 8000a9a:	e0ae      	b.n	8000bfa <__aeabi_fsub+0x2a6>
 8000a9c:	2aff      	cmp	r2, #255	; 0xff
 8000a9e:	d100      	bne.n	8000aa2 <__aeabi_fsub+0x14e>
 8000aa0:	e0df      	b.n	8000c62 <__aeabi_fsub+0x30e>
 8000aa2:	2380      	movs	r3, #128	; 0x80
 8000aa4:	4660      	mov	r0, ip
 8000aa6:	04db      	lsls	r3, r3, #19
 8000aa8:	4318      	orrs	r0, r3
 8000aaa:	4684      	mov	ip, r0
 8000aac:	291b      	cmp	r1, #27
 8000aae:	dc00      	bgt.n	8000ab2 <__aeabi_fsub+0x15e>
 8000ab0:	e0d9      	b.n	8000c66 <__aeabi_fsub+0x312>
 8000ab2:	2001      	movs	r0, #1
 8000ab4:	0015      	movs	r5, r2
 8000ab6:	1980      	adds	r0, r0, r6
 8000ab8:	e7b1      	b.n	8000a1e <__aeabi_fsub+0xca>
 8000aba:	20fe      	movs	r0, #254	; 0xfe
 8000abc:	1c6a      	adds	r2, r5, #1
 8000abe:	4210      	tst	r0, r2
 8000ac0:	d171      	bne.n	8000ba6 <__aeabi_fsub+0x252>
 8000ac2:	2d00      	cmp	r5, #0
 8000ac4:	d000      	beq.n	8000ac8 <__aeabi_fsub+0x174>
 8000ac6:	e0a6      	b.n	8000c16 <__aeabi_fsub+0x2c2>
 8000ac8:	4663      	mov	r3, ip
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d100      	bne.n	8000ad0 <__aeabi_fsub+0x17c>
 8000ace:	e0d9      	b.n	8000c84 <__aeabi_fsub+0x330>
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	2e00      	cmp	r6, #0
 8000ad4:	d100      	bne.n	8000ad8 <__aeabi_fsub+0x184>
 8000ad6:	e788      	b.n	80009ea <__aeabi_fsub+0x96>
 8000ad8:	1b98      	subs	r0, r3, r6
 8000ada:	0143      	lsls	r3, r0, #5
 8000adc:	d400      	bmi.n	8000ae0 <__aeabi_fsub+0x18c>
 8000ade:	e0e1      	b.n	8000ca4 <__aeabi_fsub+0x350>
 8000ae0:	4663      	mov	r3, ip
 8000ae2:	000c      	movs	r4, r1
 8000ae4:	1af0      	subs	r0, r6, r3
 8000ae6:	e76f      	b.n	80009c8 <__aeabi_fsub+0x74>
 8000ae8:	2e00      	cmp	r6, #0
 8000aea:	d100      	bne.n	8000aee <__aeabi_fsub+0x19a>
 8000aec:	e0b7      	b.n	8000c5e <__aeabi_fsub+0x30a>
 8000aee:	0002      	movs	r2, r0
 8000af0:	3a01      	subs	r2, #1
 8000af2:	2801      	cmp	r0, #1
 8000af4:	d100      	bne.n	8000af8 <__aeabi_fsub+0x1a4>
 8000af6:	e09c      	b.n	8000c32 <__aeabi_fsub+0x2de>
 8000af8:	28ff      	cmp	r0, #255	; 0xff
 8000afa:	d026      	beq.n	8000b4a <__aeabi_fsub+0x1f6>
 8000afc:	4690      	mov	r8, r2
 8000afe:	e788      	b.n	8000a12 <__aeabi_fsub+0xbe>
 8000b00:	22ff      	movs	r2, #255	; 0xff
 8000b02:	2700      	movs	r7, #0
 8000b04:	e771      	b.n	80009ea <__aeabi_fsub+0x96>
 8000b06:	20fe      	movs	r0, #254	; 0xfe
 8000b08:	1c6a      	adds	r2, r5, #1
 8000b0a:	4210      	tst	r0, r2
 8000b0c:	d064      	beq.n	8000bd8 <__aeabi_fsub+0x284>
 8000b0e:	2aff      	cmp	r2, #255	; 0xff
 8000b10:	d0f6      	beq.n	8000b00 <__aeabi_fsub+0x1ac>
 8000b12:	0015      	movs	r5, r2
 8000b14:	4466      	add	r6, ip
 8000b16:	0870      	lsrs	r0, r6, #1
 8000b18:	0743      	lsls	r3, r0, #29
 8000b1a:	d000      	beq.n	8000b1e <__aeabi_fsub+0x1ca>
 8000b1c:	e756      	b.n	80009cc <__aeabi_fsub+0x78>
 8000b1e:	08c3      	lsrs	r3, r0, #3
 8000b20:	2dff      	cmp	r5, #255	; 0xff
 8000b22:	d012      	beq.n	8000b4a <__aeabi_fsub+0x1f6>
 8000b24:	025b      	lsls	r3, r3, #9
 8000b26:	0a5f      	lsrs	r7, r3, #9
 8000b28:	b2ea      	uxtb	r2, r5
 8000b2a:	e75e      	b.n	80009ea <__aeabi_fsub+0x96>
 8000b2c:	4662      	mov	r2, ip
 8000b2e:	2a00      	cmp	r2, #0
 8000b30:	d100      	bne.n	8000b34 <__aeabi_fsub+0x1e0>
 8000b32:	e096      	b.n	8000c62 <__aeabi_fsub+0x30e>
 8000b34:	2e00      	cmp	r6, #0
 8000b36:	d008      	beq.n	8000b4a <__aeabi_fsub+0x1f6>
 8000b38:	2280      	movs	r2, #128	; 0x80
 8000b3a:	03d2      	lsls	r2, r2, #15
 8000b3c:	4213      	tst	r3, r2
 8000b3e:	d004      	beq.n	8000b4a <__aeabi_fsub+0x1f6>
 8000b40:	4648      	mov	r0, r9
 8000b42:	4210      	tst	r0, r2
 8000b44:	d101      	bne.n	8000b4a <__aeabi_fsub+0x1f6>
 8000b46:	000c      	movs	r4, r1
 8000b48:	464b      	mov	r3, r9
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d0d8      	beq.n	8000b00 <__aeabi_fsub+0x1ac>
 8000b4e:	2780      	movs	r7, #128	; 0x80
 8000b50:	03ff      	lsls	r7, r7, #15
 8000b52:	431f      	orrs	r7, r3
 8000b54:	027f      	lsls	r7, r7, #9
 8000b56:	22ff      	movs	r2, #255	; 0xff
 8000b58:	0a7f      	lsrs	r7, r7, #9
 8000b5a:	e746      	b.n	80009ea <__aeabi_fsub+0x96>
 8000b5c:	2320      	movs	r3, #32
 8000b5e:	003a      	movs	r2, r7
 8000b60:	1b45      	subs	r5, r0, r5
 8000b62:	0038      	movs	r0, r7
 8000b64:	3501      	adds	r5, #1
 8000b66:	40ea      	lsrs	r2, r5
 8000b68:	1b5d      	subs	r5, r3, r5
 8000b6a:	40a8      	lsls	r0, r5
 8000b6c:	1e43      	subs	r3, r0, #1
 8000b6e:	4198      	sbcs	r0, r3
 8000b70:	2500      	movs	r5, #0
 8000b72:	4310      	orrs	r0, r2
 8000b74:	e728      	b.n	80009c8 <__aeabi_fsub+0x74>
 8000b76:	2320      	movs	r3, #32
 8000b78:	1a1b      	subs	r3, r3, r0
 8000b7a:	0032      	movs	r2, r6
 8000b7c:	409e      	lsls	r6, r3
 8000b7e:	40c2      	lsrs	r2, r0
 8000b80:	0030      	movs	r0, r6
 8000b82:	1e43      	subs	r3, r0, #1
 8000b84:	4198      	sbcs	r0, r3
 8000b86:	4310      	orrs	r0, r2
 8000b88:	e70c      	b.n	80009a4 <__aeabi_fsub+0x50>
 8000b8a:	2aff      	cmp	r2, #255	; 0xff
 8000b8c:	d0db      	beq.n	8000b46 <__aeabi_fsub+0x1f2>
 8000b8e:	2380      	movs	r3, #128	; 0x80
 8000b90:	4660      	mov	r0, ip
 8000b92:	04db      	lsls	r3, r3, #19
 8000b94:	4318      	orrs	r0, r3
 8000b96:	4684      	mov	ip, r0
 8000b98:	2f1b      	cmp	r7, #27
 8000b9a:	dd56      	ble.n	8000c4a <__aeabi_fsub+0x2f6>
 8000b9c:	2001      	movs	r0, #1
 8000b9e:	000c      	movs	r4, r1
 8000ba0:	0015      	movs	r5, r2
 8000ba2:	1a30      	subs	r0, r6, r0
 8000ba4:	e700      	b.n	80009a8 <__aeabi_fsub+0x54>
 8000ba6:	4663      	mov	r3, ip
 8000ba8:	1b9f      	subs	r7, r3, r6
 8000baa:	017b      	lsls	r3, r7, #5
 8000bac:	d43d      	bmi.n	8000c2a <__aeabi_fsub+0x2d6>
 8000bae:	2f00      	cmp	r7, #0
 8000bb0:	d000      	beq.n	8000bb4 <__aeabi_fsub+0x260>
 8000bb2:	e6fe      	b.n	80009b2 <__aeabi_fsub+0x5e>
 8000bb4:	2400      	movs	r4, #0
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	2700      	movs	r7, #0
 8000bba:	e716      	b.n	80009ea <__aeabi_fsub+0x96>
 8000bbc:	0005      	movs	r5, r0
 8000bbe:	e7af      	b.n	8000b20 <__aeabi_fsub+0x1cc>
 8000bc0:	0032      	movs	r2, r6
 8000bc2:	4643      	mov	r3, r8
 8000bc4:	4641      	mov	r1, r8
 8000bc6:	40da      	lsrs	r2, r3
 8000bc8:	2320      	movs	r3, #32
 8000bca:	1a5b      	subs	r3, r3, r1
 8000bcc:	409e      	lsls	r6, r3
 8000bce:	0030      	movs	r0, r6
 8000bd0:	1e43      	subs	r3, r0, #1
 8000bd2:	4198      	sbcs	r0, r3
 8000bd4:	4310      	orrs	r0, r2
 8000bd6:	e721      	b.n	8000a1c <__aeabi_fsub+0xc8>
 8000bd8:	2d00      	cmp	r5, #0
 8000bda:	d1a7      	bne.n	8000b2c <__aeabi_fsub+0x1d8>
 8000bdc:	4663      	mov	r3, ip
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d059      	beq.n	8000c96 <__aeabi_fsub+0x342>
 8000be2:	2200      	movs	r2, #0
 8000be4:	2e00      	cmp	r6, #0
 8000be6:	d100      	bne.n	8000bea <__aeabi_fsub+0x296>
 8000be8:	e6ff      	b.n	80009ea <__aeabi_fsub+0x96>
 8000bea:	0030      	movs	r0, r6
 8000bec:	4460      	add	r0, ip
 8000bee:	0143      	lsls	r3, r0, #5
 8000bf0:	d592      	bpl.n	8000b18 <__aeabi_fsub+0x1c4>
 8000bf2:	4b2a      	ldr	r3, [pc, #168]	; (8000c9c <__aeabi_fsub+0x348>)
 8000bf4:	3501      	adds	r5, #1
 8000bf6:	4018      	ands	r0, r3
 8000bf8:	e78e      	b.n	8000b18 <__aeabi_fsub+0x1c4>
 8000bfa:	4663      	mov	r3, ip
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d047      	beq.n	8000c90 <__aeabi_fsub+0x33c>
 8000c00:	1e4b      	subs	r3, r1, #1
 8000c02:	2901      	cmp	r1, #1
 8000c04:	d015      	beq.n	8000c32 <__aeabi_fsub+0x2de>
 8000c06:	29ff      	cmp	r1, #255	; 0xff
 8000c08:	d02b      	beq.n	8000c62 <__aeabi_fsub+0x30e>
 8000c0a:	0019      	movs	r1, r3
 8000c0c:	e74e      	b.n	8000aac <__aeabi_fsub+0x158>
 8000c0e:	000c      	movs	r4, r1
 8000c10:	464b      	mov	r3, r9
 8000c12:	003d      	movs	r5, r7
 8000c14:	e784      	b.n	8000b20 <__aeabi_fsub+0x1cc>
 8000c16:	4662      	mov	r2, ip
 8000c18:	2a00      	cmp	r2, #0
 8000c1a:	d18b      	bne.n	8000b34 <__aeabi_fsub+0x1e0>
 8000c1c:	2e00      	cmp	r6, #0
 8000c1e:	d192      	bne.n	8000b46 <__aeabi_fsub+0x1f2>
 8000c20:	2780      	movs	r7, #128	; 0x80
 8000c22:	2400      	movs	r4, #0
 8000c24:	22ff      	movs	r2, #255	; 0xff
 8000c26:	03ff      	lsls	r7, r7, #15
 8000c28:	e6df      	b.n	80009ea <__aeabi_fsub+0x96>
 8000c2a:	4663      	mov	r3, ip
 8000c2c:	000c      	movs	r4, r1
 8000c2e:	1af7      	subs	r7, r6, r3
 8000c30:	e6bf      	b.n	80009b2 <__aeabi_fsub+0x5e>
 8000c32:	0030      	movs	r0, r6
 8000c34:	4460      	add	r0, ip
 8000c36:	2501      	movs	r5, #1
 8000c38:	0143      	lsls	r3, r0, #5
 8000c3a:	d400      	bmi.n	8000c3e <__aeabi_fsub+0x2ea>
 8000c3c:	e76c      	b.n	8000b18 <__aeabi_fsub+0x1c4>
 8000c3e:	2502      	movs	r5, #2
 8000c40:	e6f2      	b.n	8000a28 <__aeabi_fsub+0xd4>
 8000c42:	4663      	mov	r3, ip
 8000c44:	2501      	movs	r5, #1
 8000c46:	1b98      	subs	r0, r3, r6
 8000c48:	e6ae      	b.n	80009a8 <__aeabi_fsub+0x54>
 8000c4a:	2320      	movs	r3, #32
 8000c4c:	4664      	mov	r4, ip
 8000c4e:	4660      	mov	r0, ip
 8000c50:	40fc      	lsrs	r4, r7
 8000c52:	1bdf      	subs	r7, r3, r7
 8000c54:	40b8      	lsls	r0, r7
 8000c56:	1e43      	subs	r3, r0, #1
 8000c58:	4198      	sbcs	r0, r3
 8000c5a:	4320      	orrs	r0, r4
 8000c5c:	e79f      	b.n	8000b9e <__aeabi_fsub+0x24a>
 8000c5e:	0005      	movs	r5, r0
 8000c60:	e75e      	b.n	8000b20 <__aeabi_fsub+0x1cc>
 8000c62:	464b      	mov	r3, r9
 8000c64:	e771      	b.n	8000b4a <__aeabi_fsub+0x1f6>
 8000c66:	2320      	movs	r3, #32
 8000c68:	4665      	mov	r5, ip
 8000c6a:	4660      	mov	r0, ip
 8000c6c:	40cd      	lsrs	r5, r1
 8000c6e:	1a59      	subs	r1, r3, r1
 8000c70:	4088      	lsls	r0, r1
 8000c72:	1e43      	subs	r3, r0, #1
 8000c74:	4198      	sbcs	r0, r3
 8000c76:	4328      	orrs	r0, r5
 8000c78:	e71c      	b.n	8000ab4 <__aeabi_fsub+0x160>
 8000c7a:	4663      	mov	r3, ip
 8000c7c:	000c      	movs	r4, r1
 8000c7e:	2501      	movs	r5, #1
 8000c80:	1af0      	subs	r0, r6, r3
 8000c82:	e691      	b.n	80009a8 <__aeabi_fsub+0x54>
 8000c84:	2e00      	cmp	r6, #0
 8000c86:	d095      	beq.n	8000bb4 <__aeabi_fsub+0x260>
 8000c88:	000c      	movs	r4, r1
 8000c8a:	464f      	mov	r7, r9
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	e6ac      	b.n	80009ea <__aeabi_fsub+0x96>
 8000c90:	464b      	mov	r3, r9
 8000c92:	000d      	movs	r5, r1
 8000c94:	e744      	b.n	8000b20 <__aeabi_fsub+0x1cc>
 8000c96:	464f      	mov	r7, r9
 8000c98:	2200      	movs	r2, #0
 8000c9a:	e6a6      	b.n	80009ea <__aeabi_fsub+0x96>
 8000c9c:	fbffffff 	.word	0xfbffffff
 8000ca0:	7dffffff 	.word	0x7dffffff
 8000ca4:	2800      	cmp	r0, #0
 8000ca6:	d000      	beq.n	8000caa <__aeabi_fsub+0x356>
 8000ca8:	e736      	b.n	8000b18 <__aeabi_fsub+0x1c4>
 8000caa:	2400      	movs	r4, #0
 8000cac:	2700      	movs	r7, #0
 8000cae:	e69c      	b.n	80009ea <__aeabi_fsub+0x96>

08000cb0 <__aeabi_f2iz>:
 8000cb0:	0241      	lsls	r1, r0, #9
 8000cb2:	0042      	lsls	r2, r0, #1
 8000cb4:	0fc3      	lsrs	r3, r0, #31
 8000cb6:	0a49      	lsrs	r1, r1, #9
 8000cb8:	2000      	movs	r0, #0
 8000cba:	0e12      	lsrs	r2, r2, #24
 8000cbc:	2a7e      	cmp	r2, #126	; 0x7e
 8000cbe:	dd03      	ble.n	8000cc8 <__aeabi_f2iz+0x18>
 8000cc0:	2a9d      	cmp	r2, #157	; 0x9d
 8000cc2:	dd02      	ble.n	8000cca <__aeabi_f2iz+0x1a>
 8000cc4:	4a09      	ldr	r2, [pc, #36]	; (8000cec <__aeabi_f2iz+0x3c>)
 8000cc6:	1898      	adds	r0, r3, r2
 8000cc8:	4770      	bx	lr
 8000cca:	2080      	movs	r0, #128	; 0x80
 8000ccc:	0400      	lsls	r0, r0, #16
 8000cce:	4301      	orrs	r1, r0
 8000cd0:	2a95      	cmp	r2, #149	; 0x95
 8000cd2:	dc07      	bgt.n	8000ce4 <__aeabi_f2iz+0x34>
 8000cd4:	2096      	movs	r0, #150	; 0x96
 8000cd6:	1a82      	subs	r2, r0, r2
 8000cd8:	40d1      	lsrs	r1, r2
 8000cda:	4248      	negs	r0, r1
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d1f3      	bne.n	8000cc8 <__aeabi_f2iz+0x18>
 8000ce0:	0008      	movs	r0, r1
 8000ce2:	e7f1      	b.n	8000cc8 <__aeabi_f2iz+0x18>
 8000ce4:	3a96      	subs	r2, #150	; 0x96
 8000ce6:	4091      	lsls	r1, r2
 8000ce8:	e7f7      	b.n	8000cda <__aeabi_f2iz+0x2a>
 8000cea:	46c0      	nop			; (mov r8, r8)
 8000cec:	7fffffff 	.word	0x7fffffff

08000cf0 <__aeabi_i2f>:
 8000cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000cf2:	2800      	cmp	r0, #0
 8000cf4:	d013      	beq.n	8000d1e <__aeabi_i2f+0x2e>
 8000cf6:	17c3      	asrs	r3, r0, #31
 8000cf8:	18c6      	adds	r6, r0, r3
 8000cfa:	405e      	eors	r6, r3
 8000cfc:	0fc4      	lsrs	r4, r0, #31
 8000cfe:	0030      	movs	r0, r6
 8000d00:	f001 ff34 	bl	8002b6c <__clzsi2>
 8000d04:	239e      	movs	r3, #158	; 0x9e
 8000d06:	0005      	movs	r5, r0
 8000d08:	1a1b      	subs	r3, r3, r0
 8000d0a:	2b96      	cmp	r3, #150	; 0x96
 8000d0c:	dc0f      	bgt.n	8000d2e <__aeabi_i2f+0x3e>
 8000d0e:	2808      	cmp	r0, #8
 8000d10:	dd01      	ble.n	8000d16 <__aeabi_i2f+0x26>
 8000d12:	3d08      	subs	r5, #8
 8000d14:	40ae      	lsls	r6, r5
 8000d16:	0276      	lsls	r6, r6, #9
 8000d18:	0a76      	lsrs	r6, r6, #9
 8000d1a:	b2d8      	uxtb	r0, r3
 8000d1c:	e002      	b.n	8000d24 <__aeabi_i2f+0x34>
 8000d1e:	2400      	movs	r4, #0
 8000d20:	2000      	movs	r0, #0
 8000d22:	2600      	movs	r6, #0
 8000d24:	05c0      	lsls	r0, r0, #23
 8000d26:	4330      	orrs	r0, r6
 8000d28:	07e4      	lsls	r4, r4, #31
 8000d2a:	4320      	orrs	r0, r4
 8000d2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000d2e:	2b99      	cmp	r3, #153	; 0x99
 8000d30:	dd0c      	ble.n	8000d4c <__aeabi_i2f+0x5c>
 8000d32:	2205      	movs	r2, #5
 8000d34:	0031      	movs	r1, r6
 8000d36:	1a12      	subs	r2, r2, r0
 8000d38:	40d1      	lsrs	r1, r2
 8000d3a:	000a      	movs	r2, r1
 8000d3c:	0001      	movs	r1, r0
 8000d3e:	0030      	movs	r0, r6
 8000d40:	311b      	adds	r1, #27
 8000d42:	4088      	lsls	r0, r1
 8000d44:	1e41      	subs	r1, r0, #1
 8000d46:	4188      	sbcs	r0, r1
 8000d48:	4302      	orrs	r2, r0
 8000d4a:	0016      	movs	r6, r2
 8000d4c:	2d05      	cmp	r5, #5
 8000d4e:	dc12      	bgt.n	8000d76 <__aeabi_i2f+0x86>
 8000d50:	0031      	movs	r1, r6
 8000d52:	4f0d      	ldr	r7, [pc, #52]	; (8000d88 <__aeabi_i2f+0x98>)
 8000d54:	4039      	ands	r1, r7
 8000d56:	0772      	lsls	r2, r6, #29
 8000d58:	d009      	beq.n	8000d6e <__aeabi_i2f+0x7e>
 8000d5a:	200f      	movs	r0, #15
 8000d5c:	4030      	ands	r0, r6
 8000d5e:	2804      	cmp	r0, #4
 8000d60:	d005      	beq.n	8000d6e <__aeabi_i2f+0x7e>
 8000d62:	3104      	adds	r1, #4
 8000d64:	014a      	lsls	r2, r1, #5
 8000d66:	d502      	bpl.n	8000d6e <__aeabi_i2f+0x7e>
 8000d68:	239f      	movs	r3, #159	; 0x9f
 8000d6a:	4039      	ands	r1, r7
 8000d6c:	1b5b      	subs	r3, r3, r5
 8000d6e:	0189      	lsls	r1, r1, #6
 8000d70:	0a4e      	lsrs	r6, r1, #9
 8000d72:	b2d8      	uxtb	r0, r3
 8000d74:	e7d6      	b.n	8000d24 <__aeabi_i2f+0x34>
 8000d76:	1f6a      	subs	r2, r5, #5
 8000d78:	4096      	lsls	r6, r2
 8000d7a:	0031      	movs	r1, r6
 8000d7c:	4f02      	ldr	r7, [pc, #8]	; (8000d88 <__aeabi_i2f+0x98>)
 8000d7e:	4039      	ands	r1, r7
 8000d80:	0772      	lsls	r2, r6, #29
 8000d82:	d0f4      	beq.n	8000d6e <__aeabi_i2f+0x7e>
 8000d84:	e7e9      	b.n	8000d5a <__aeabi_i2f+0x6a>
 8000d86:	46c0      	nop			; (mov r8, r8)
 8000d88:	fbffffff 	.word	0xfbffffff

08000d8c <__aeabi_dadd>:
 8000d8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d8e:	464f      	mov	r7, r9
 8000d90:	4646      	mov	r6, r8
 8000d92:	46d6      	mov	lr, sl
 8000d94:	000d      	movs	r5, r1
 8000d96:	0004      	movs	r4, r0
 8000d98:	b5c0      	push	{r6, r7, lr}
 8000d9a:	001f      	movs	r7, r3
 8000d9c:	0011      	movs	r1, r2
 8000d9e:	0328      	lsls	r0, r5, #12
 8000da0:	0f62      	lsrs	r2, r4, #29
 8000da2:	0a40      	lsrs	r0, r0, #9
 8000da4:	4310      	orrs	r0, r2
 8000da6:	007a      	lsls	r2, r7, #1
 8000da8:	0d52      	lsrs	r2, r2, #21
 8000daa:	00e3      	lsls	r3, r4, #3
 8000dac:	033c      	lsls	r4, r7, #12
 8000dae:	4691      	mov	r9, r2
 8000db0:	0a64      	lsrs	r4, r4, #9
 8000db2:	0ffa      	lsrs	r2, r7, #31
 8000db4:	0f4f      	lsrs	r7, r1, #29
 8000db6:	006e      	lsls	r6, r5, #1
 8000db8:	4327      	orrs	r7, r4
 8000dba:	4692      	mov	sl, r2
 8000dbc:	46b8      	mov	r8, r7
 8000dbe:	0d76      	lsrs	r6, r6, #21
 8000dc0:	0fed      	lsrs	r5, r5, #31
 8000dc2:	00c9      	lsls	r1, r1, #3
 8000dc4:	4295      	cmp	r5, r2
 8000dc6:	d100      	bne.n	8000dca <__aeabi_dadd+0x3e>
 8000dc8:	e099      	b.n	8000efe <__aeabi_dadd+0x172>
 8000dca:	464c      	mov	r4, r9
 8000dcc:	1b34      	subs	r4, r6, r4
 8000dce:	46a4      	mov	ip, r4
 8000dd0:	2c00      	cmp	r4, #0
 8000dd2:	dc00      	bgt.n	8000dd6 <__aeabi_dadd+0x4a>
 8000dd4:	e07c      	b.n	8000ed0 <__aeabi_dadd+0x144>
 8000dd6:	464a      	mov	r2, r9
 8000dd8:	2a00      	cmp	r2, #0
 8000dda:	d100      	bne.n	8000dde <__aeabi_dadd+0x52>
 8000ddc:	e0b8      	b.n	8000f50 <__aeabi_dadd+0x1c4>
 8000dde:	4ac5      	ldr	r2, [pc, #788]	; (80010f4 <__aeabi_dadd+0x368>)
 8000de0:	4296      	cmp	r6, r2
 8000de2:	d100      	bne.n	8000de6 <__aeabi_dadd+0x5a>
 8000de4:	e11c      	b.n	8001020 <__aeabi_dadd+0x294>
 8000de6:	2280      	movs	r2, #128	; 0x80
 8000de8:	003c      	movs	r4, r7
 8000dea:	0412      	lsls	r2, r2, #16
 8000dec:	4314      	orrs	r4, r2
 8000dee:	46a0      	mov	r8, r4
 8000df0:	4662      	mov	r2, ip
 8000df2:	2a38      	cmp	r2, #56	; 0x38
 8000df4:	dd00      	ble.n	8000df8 <__aeabi_dadd+0x6c>
 8000df6:	e161      	b.n	80010bc <__aeabi_dadd+0x330>
 8000df8:	2a1f      	cmp	r2, #31
 8000dfa:	dd00      	ble.n	8000dfe <__aeabi_dadd+0x72>
 8000dfc:	e1cc      	b.n	8001198 <__aeabi_dadd+0x40c>
 8000dfe:	4664      	mov	r4, ip
 8000e00:	2220      	movs	r2, #32
 8000e02:	1b12      	subs	r2, r2, r4
 8000e04:	4644      	mov	r4, r8
 8000e06:	4094      	lsls	r4, r2
 8000e08:	000f      	movs	r7, r1
 8000e0a:	46a1      	mov	r9, r4
 8000e0c:	4664      	mov	r4, ip
 8000e0e:	4091      	lsls	r1, r2
 8000e10:	40e7      	lsrs	r7, r4
 8000e12:	464c      	mov	r4, r9
 8000e14:	1e4a      	subs	r2, r1, #1
 8000e16:	4191      	sbcs	r1, r2
 8000e18:	433c      	orrs	r4, r7
 8000e1a:	4642      	mov	r2, r8
 8000e1c:	4321      	orrs	r1, r4
 8000e1e:	4664      	mov	r4, ip
 8000e20:	40e2      	lsrs	r2, r4
 8000e22:	1a80      	subs	r0, r0, r2
 8000e24:	1a5c      	subs	r4, r3, r1
 8000e26:	42a3      	cmp	r3, r4
 8000e28:	419b      	sbcs	r3, r3
 8000e2a:	425f      	negs	r7, r3
 8000e2c:	1bc7      	subs	r7, r0, r7
 8000e2e:	023b      	lsls	r3, r7, #8
 8000e30:	d400      	bmi.n	8000e34 <__aeabi_dadd+0xa8>
 8000e32:	e0d0      	b.n	8000fd6 <__aeabi_dadd+0x24a>
 8000e34:	027f      	lsls	r7, r7, #9
 8000e36:	0a7f      	lsrs	r7, r7, #9
 8000e38:	2f00      	cmp	r7, #0
 8000e3a:	d100      	bne.n	8000e3e <__aeabi_dadd+0xb2>
 8000e3c:	e0ff      	b.n	800103e <__aeabi_dadd+0x2b2>
 8000e3e:	0038      	movs	r0, r7
 8000e40:	f001 fe94 	bl	8002b6c <__clzsi2>
 8000e44:	0001      	movs	r1, r0
 8000e46:	3908      	subs	r1, #8
 8000e48:	2320      	movs	r3, #32
 8000e4a:	0022      	movs	r2, r4
 8000e4c:	1a5b      	subs	r3, r3, r1
 8000e4e:	408f      	lsls	r7, r1
 8000e50:	40da      	lsrs	r2, r3
 8000e52:	408c      	lsls	r4, r1
 8000e54:	4317      	orrs	r7, r2
 8000e56:	42b1      	cmp	r1, r6
 8000e58:	da00      	bge.n	8000e5c <__aeabi_dadd+0xd0>
 8000e5a:	e0ff      	b.n	800105c <__aeabi_dadd+0x2d0>
 8000e5c:	1b89      	subs	r1, r1, r6
 8000e5e:	1c4b      	adds	r3, r1, #1
 8000e60:	2b1f      	cmp	r3, #31
 8000e62:	dd00      	ble.n	8000e66 <__aeabi_dadd+0xda>
 8000e64:	e0a8      	b.n	8000fb8 <__aeabi_dadd+0x22c>
 8000e66:	2220      	movs	r2, #32
 8000e68:	0039      	movs	r1, r7
 8000e6a:	1ad2      	subs	r2, r2, r3
 8000e6c:	0020      	movs	r0, r4
 8000e6e:	4094      	lsls	r4, r2
 8000e70:	4091      	lsls	r1, r2
 8000e72:	40d8      	lsrs	r0, r3
 8000e74:	1e62      	subs	r2, r4, #1
 8000e76:	4194      	sbcs	r4, r2
 8000e78:	40df      	lsrs	r7, r3
 8000e7a:	2600      	movs	r6, #0
 8000e7c:	4301      	orrs	r1, r0
 8000e7e:	430c      	orrs	r4, r1
 8000e80:	0763      	lsls	r3, r4, #29
 8000e82:	d009      	beq.n	8000e98 <__aeabi_dadd+0x10c>
 8000e84:	230f      	movs	r3, #15
 8000e86:	4023      	ands	r3, r4
 8000e88:	2b04      	cmp	r3, #4
 8000e8a:	d005      	beq.n	8000e98 <__aeabi_dadd+0x10c>
 8000e8c:	1d23      	adds	r3, r4, #4
 8000e8e:	42a3      	cmp	r3, r4
 8000e90:	41a4      	sbcs	r4, r4
 8000e92:	4264      	negs	r4, r4
 8000e94:	193f      	adds	r7, r7, r4
 8000e96:	001c      	movs	r4, r3
 8000e98:	023b      	lsls	r3, r7, #8
 8000e9a:	d400      	bmi.n	8000e9e <__aeabi_dadd+0x112>
 8000e9c:	e09e      	b.n	8000fdc <__aeabi_dadd+0x250>
 8000e9e:	4b95      	ldr	r3, [pc, #596]	; (80010f4 <__aeabi_dadd+0x368>)
 8000ea0:	3601      	adds	r6, #1
 8000ea2:	429e      	cmp	r6, r3
 8000ea4:	d100      	bne.n	8000ea8 <__aeabi_dadd+0x11c>
 8000ea6:	e0b7      	b.n	8001018 <__aeabi_dadd+0x28c>
 8000ea8:	4a93      	ldr	r2, [pc, #588]	; (80010f8 <__aeabi_dadd+0x36c>)
 8000eaa:	08e4      	lsrs	r4, r4, #3
 8000eac:	4017      	ands	r7, r2
 8000eae:	077b      	lsls	r3, r7, #29
 8000eb0:	0571      	lsls	r1, r6, #21
 8000eb2:	027f      	lsls	r7, r7, #9
 8000eb4:	4323      	orrs	r3, r4
 8000eb6:	0b3f      	lsrs	r7, r7, #12
 8000eb8:	0d4a      	lsrs	r2, r1, #21
 8000eba:	0512      	lsls	r2, r2, #20
 8000ebc:	433a      	orrs	r2, r7
 8000ebe:	07ed      	lsls	r5, r5, #31
 8000ec0:	432a      	orrs	r2, r5
 8000ec2:	0018      	movs	r0, r3
 8000ec4:	0011      	movs	r1, r2
 8000ec6:	bce0      	pop	{r5, r6, r7}
 8000ec8:	46ba      	mov	sl, r7
 8000eca:	46b1      	mov	r9, r6
 8000ecc:	46a8      	mov	r8, r5
 8000ece:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ed0:	2c00      	cmp	r4, #0
 8000ed2:	d04b      	beq.n	8000f6c <__aeabi_dadd+0x1e0>
 8000ed4:	464c      	mov	r4, r9
 8000ed6:	1ba4      	subs	r4, r4, r6
 8000ed8:	46a4      	mov	ip, r4
 8000eda:	2e00      	cmp	r6, #0
 8000edc:	d000      	beq.n	8000ee0 <__aeabi_dadd+0x154>
 8000ede:	e123      	b.n	8001128 <__aeabi_dadd+0x39c>
 8000ee0:	0004      	movs	r4, r0
 8000ee2:	431c      	orrs	r4, r3
 8000ee4:	d100      	bne.n	8000ee8 <__aeabi_dadd+0x15c>
 8000ee6:	e1af      	b.n	8001248 <__aeabi_dadd+0x4bc>
 8000ee8:	4662      	mov	r2, ip
 8000eea:	1e54      	subs	r4, r2, #1
 8000eec:	2a01      	cmp	r2, #1
 8000eee:	d100      	bne.n	8000ef2 <__aeabi_dadd+0x166>
 8000ef0:	e215      	b.n	800131e <__aeabi_dadd+0x592>
 8000ef2:	4d80      	ldr	r5, [pc, #512]	; (80010f4 <__aeabi_dadd+0x368>)
 8000ef4:	45ac      	cmp	ip, r5
 8000ef6:	d100      	bne.n	8000efa <__aeabi_dadd+0x16e>
 8000ef8:	e1c8      	b.n	800128c <__aeabi_dadd+0x500>
 8000efa:	46a4      	mov	ip, r4
 8000efc:	e11b      	b.n	8001136 <__aeabi_dadd+0x3aa>
 8000efe:	464a      	mov	r2, r9
 8000f00:	1ab2      	subs	r2, r6, r2
 8000f02:	4694      	mov	ip, r2
 8000f04:	2a00      	cmp	r2, #0
 8000f06:	dc00      	bgt.n	8000f0a <__aeabi_dadd+0x17e>
 8000f08:	e0ac      	b.n	8001064 <__aeabi_dadd+0x2d8>
 8000f0a:	464a      	mov	r2, r9
 8000f0c:	2a00      	cmp	r2, #0
 8000f0e:	d043      	beq.n	8000f98 <__aeabi_dadd+0x20c>
 8000f10:	4a78      	ldr	r2, [pc, #480]	; (80010f4 <__aeabi_dadd+0x368>)
 8000f12:	4296      	cmp	r6, r2
 8000f14:	d100      	bne.n	8000f18 <__aeabi_dadd+0x18c>
 8000f16:	e1af      	b.n	8001278 <__aeabi_dadd+0x4ec>
 8000f18:	2280      	movs	r2, #128	; 0x80
 8000f1a:	003c      	movs	r4, r7
 8000f1c:	0412      	lsls	r2, r2, #16
 8000f1e:	4314      	orrs	r4, r2
 8000f20:	46a0      	mov	r8, r4
 8000f22:	4662      	mov	r2, ip
 8000f24:	2a38      	cmp	r2, #56	; 0x38
 8000f26:	dc67      	bgt.n	8000ff8 <__aeabi_dadd+0x26c>
 8000f28:	2a1f      	cmp	r2, #31
 8000f2a:	dc00      	bgt.n	8000f2e <__aeabi_dadd+0x1a2>
 8000f2c:	e15f      	b.n	80011ee <__aeabi_dadd+0x462>
 8000f2e:	4647      	mov	r7, r8
 8000f30:	3a20      	subs	r2, #32
 8000f32:	40d7      	lsrs	r7, r2
 8000f34:	4662      	mov	r2, ip
 8000f36:	2a20      	cmp	r2, #32
 8000f38:	d005      	beq.n	8000f46 <__aeabi_dadd+0x1ba>
 8000f3a:	4664      	mov	r4, ip
 8000f3c:	2240      	movs	r2, #64	; 0x40
 8000f3e:	1b12      	subs	r2, r2, r4
 8000f40:	4644      	mov	r4, r8
 8000f42:	4094      	lsls	r4, r2
 8000f44:	4321      	orrs	r1, r4
 8000f46:	1e4a      	subs	r2, r1, #1
 8000f48:	4191      	sbcs	r1, r2
 8000f4a:	000c      	movs	r4, r1
 8000f4c:	433c      	orrs	r4, r7
 8000f4e:	e057      	b.n	8001000 <__aeabi_dadd+0x274>
 8000f50:	003a      	movs	r2, r7
 8000f52:	430a      	orrs	r2, r1
 8000f54:	d100      	bne.n	8000f58 <__aeabi_dadd+0x1cc>
 8000f56:	e105      	b.n	8001164 <__aeabi_dadd+0x3d8>
 8000f58:	0022      	movs	r2, r4
 8000f5a:	3a01      	subs	r2, #1
 8000f5c:	2c01      	cmp	r4, #1
 8000f5e:	d100      	bne.n	8000f62 <__aeabi_dadd+0x1d6>
 8000f60:	e182      	b.n	8001268 <__aeabi_dadd+0x4dc>
 8000f62:	4c64      	ldr	r4, [pc, #400]	; (80010f4 <__aeabi_dadd+0x368>)
 8000f64:	45a4      	cmp	ip, r4
 8000f66:	d05b      	beq.n	8001020 <__aeabi_dadd+0x294>
 8000f68:	4694      	mov	ip, r2
 8000f6a:	e741      	b.n	8000df0 <__aeabi_dadd+0x64>
 8000f6c:	4c63      	ldr	r4, [pc, #396]	; (80010fc <__aeabi_dadd+0x370>)
 8000f6e:	1c77      	adds	r7, r6, #1
 8000f70:	4227      	tst	r7, r4
 8000f72:	d000      	beq.n	8000f76 <__aeabi_dadd+0x1ea>
 8000f74:	e0c4      	b.n	8001100 <__aeabi_dadd+0x374>
 8000f76:	0004      	movs	r4, r0
 8000f78:	431c      	orrs	r4, r3
 8000f7a:	2e00      	cmp	r6, #0
 8000f7c:	d000      	beq.n	8000f80 <__aeabi_dadd+0x1f4>
 8000f7e:	e169      	b.n	8001254 <__aeabi_dadd+0x4c8>
 8000f80:	2c00      	cmp	r4, #0
 8000f82:	d100      	bne.n	8000f86 <__aeabi_dadd+0x1fa>
 8000f84:	e1bf      	b.n	8001306 <__aeabi_dadd+0x57a>
 8000f86:	4644      	mov	r4, r8
 8000f88:	430c      	orrs	r4, r1
 8000f8a:	d000      	beq.n	8000f8e <__aeabi_dadd+0x202>
 8000f8c:	e1d0      	b.n	8001330 <__aeabi_dadd+0x5a4>
 8000f8e:	0742      	lsls	r2, r0, #29
 8000f90:	08db      	lsrs	r3, r3, #3
 8000f92:	4313      	orrs	r3, r2
 8000f94:	08c0      	lsrs	r0, r0, #3
 8000f96:	e029      	b.n	8000fec <__aeabi_dadd+0x260>
 8000f98:	003a      	movs	r2, r7
 8000f9a:	430a      	orrs	r2, r1
 8000f9c:	d100      	bne.n	8000fa0 <__aeabi_dadd+0x214>
 8000f9e:	e170      	b.n	8001282 <__aeabi_dadd+0x4f6>
 8000fa0:	4662      	mov	r2, ip
 8000fa2:	4664      	mov	r4, ip
 8000fa4:	3a01      	subs	r2, #1
 8000fa6:	2c01      	cmp	r4, #1
 8000fa8:	d100      	bne.n	8000fac <__aeabi_dadd+0x220>
 8000faa:	e0e0      	b.n	800116e <__aeabi_dadd+0x3e2>
 8000fac:	4c51      	ldr	r4, [pc, #324]	; (80010f4 <__aeabi_dadd+0x368>)
 8000fae:	45a4      	cmp	ip, r4
 8000fb0:	d100      	bne.n	8000fb4 <__aeabi_dadd+0x228>
 8000fb2:	e161      	b.n	8001278 <__aeabi_dadd+0x4ec>
 8000fb4:	4694      	mov	ip, r2
 8000fb6:	e7b4      	b.n	8000f22 <__aeabi_dadd+0x196>
 8000fb8:	003a      	movs	r2, r7
 8000fba:	391f      	subs	r1, #31
 8000fbc:	40ca      	lsrs	r2, r1
 8000fbe:	0011      	movs	r1, r2
 8000fc0:	2b20      	cmp	r3, #32
 8000fc2:	d003      	beq.n	8000fcc <__aeabi_dadd+0x240>
 8000fc4:	2240      	movs	r2, #64	; 0x40
 8000fc6:	1ad3      	subs	r3, r2, r3
 8000fc8:	409f      	lsls	r7, r3
 8000fca:	433c      	orrs	r4, r7
 8000fcc:	1e63      	subs	r3, r4, #1
 8000fce:	419c      	sbcs	r4, r3
 8000fd0:	2700      	movs	r7, #0
 8000fd2:	2600      	movs	r6, #0
 8000fd4:	430c      	orrs	r4, r1
 8000fd6:	0763      	lsls	r3, r4, #29
 8000fd8:	d000      	beq.n	8000fdc <__aeabi_dadd+0x250>
 8000fda:	e753      	b.n	8000e84 <__aeabi_dadd+0xf8>
 8000fdc:	46b4      	mov	ip, r6
 8000fde:	08e4      	lsrs	r4, r4, #3
 8000fe0:	077b      	lsls	r3, r7, #29
 8000fe2:	4323      	orrs	r3, r4
 8000fe4:	08f8      	lsrs	r0, r7, #3
 8000fe6:	4a43      	ldr	r2, [pc, #268]	; (80010f4 <__aeabi_dadd+0x368>)
 8000fe8:	4594      	cmp	ip, r2
 8000fea:	d01d      	beq.n	8001028 <__aeabi_dadd+0x29c>
 8000fec:	4662      	mov	r2, ip
 8000fee:	0307      	lsls	r7, r0, #12
 8000ff0:	0552      	lsls	r2, r2, #21
 8000ff2:	0b3f      	lsrs	r7, r7, #12
 8000ff4:	0d52      	lsrs	r2, r2, #21
 8000ff6:	e760      	b.n	8000eba <__aeabi_dadd+0x12e>
 8000ff8:	4644      	mov	r4, r8
 8000ffa:	430c      	orrs	r4, r1
 8000ffc:	1e62      	subs	r2, r4, #1
 8000ffe:	4194      	sbcs	r4, r2
 8001000:	18e4      	adds	r4, r4, r3
 8001002:	429c      	cmp	r4, r3
 8001004:	419b      	sbcs	r3, r3
 8001006:	425f      	negs	r7, r3
 8001008:	183f      	adds	r7, r7, r0
 800100a:	023b      	lsls	r3, r7, #8
 800100c:	d5e3      	bpl.n	8000fd6 <__aeabi_dadd+0x24a>
 800100e:	4b39      	ldr	r3, [pc, #228]	; (80010f4 <__aeabi_dadd+0x368>)
 8001010:	3601      	adds	r6, #1
 8001012:	429e      	cmp	r6, r3
 8001014:	d000      	beq.n	8001018 <__aeabi_dadd+0x28c>
 8001016:	e0b5      	b.n	8001184 <__aeabi_dadd+0x3f8>
 8001018:	0032      	movs	r2, r6
 800101a:	2700      	movs	r7, #0
 800101c:	2300      	movs	r3, #0
 800101e:	e74c      	b.n	8000eba <__aeabi_dadd+0x12e>
 8001020:	0742      	lsls	r2, r0, #29
 8001022:	08db      	lsrs	r3, r3, #3
 8001024:	4313      	orrs	r3, r2
 8001026:	08c0      	lsrs	r0, r0, #3
 8001028:	001a      	movs	r2, r3
 800102a:	4302      	orrs	r2, r0
 800102c:	d100      	bne.n	8001030 <__aeabi_dadd+0x2a4>
 800102e:	e1e1      	b.n	80013f4 <__aeabi_dadd+0x668>
 8001030:	2780      	movs	r7, #128	; 0x80
 8001032:	033f      	lsls	r7, r7, #12
 8001034:	4307      	orrs	r7, r0
 8001036:	033f      	lsls	r7, r7, #12
 8001038:	4a2e      	ldr	r2, [pc, #184]	; (80010f4 <__aeabi_dadd+0x368>)
 800103a:	0b3f      	lsrs	r7, r7, #12
 800103c:	e73d      	b.n	8000eba <__aeabi_dadd+0x12e>
 800103e:	0020      	movs	r0, r4
 8001040:	f001 fd94 	bl	8002b6c <__clzsi2>
 8001044:	0001      	movs	r1, r0
 8001046:	3118      	adds	r1, #24
 8001048:	291f      	cmp	r1, #31
 800104a:	dc00      	bgt.n	800104e <__aeabi_dadd+0x2c2>
 800104c:	e6fc      	b.n	8000e48 <__aeabi_dadd+0xbc>
 800104e:	3808      	subs	r0, #8
 8001050:	4084      	lsls	r4, r0
 8001052:	0027      	movs	r7, r4
 8001054:	2400      	movs	r4, #0
 8001056:	42b1      	cmp	r1, r6
 8001058:	db00      	blt.n	800105c <__aeabi_dadd+0x2d0>
 800105a:	e6ff      	b.n	8000e5c <__aeabi_dadd+0xd0>
 800105c:	4a26      	ldr	r2, [pc, #152]	; (80010f8 <__aeabi_dadd+0x36c>)
 800105e:	1a76      	subs	r6, r6, r1
 8001060:	4017      	ands	r7, r2
 8001062:	e70d      	b.n	8000e80 <__aeabi_dadd+0xf4>
 8001064:	2a00      	cmp	r2, #0
 8001066:	d02f      	beq.n	80010c8 <__aeabi_dadd+0x33c>
 8001068:	464a      	mov	r2, r9
 800106a:	1b92      	subs	r2, r2, r6
 800106c:	4694      	mov	ip, r2
 800106e:	2e00      	cmp	r6, #0
 8001070:	d100      	bne.n	8001074 <__aeabi_dadd+0x2e8>
 8001072:	e0ad      	b.n	80011d0 <__aeabi_dadd+0x444>
 8001074:	4a1f      	ldr	r2, [pc, #124]	; (80010f4 <__aeabi_dadd+0x368>)
 8001076:	4591      	cmp	r9, r2
 8001078:	d100      	bne.n	800107c <__aeabi_dadd+0x2f0>
 800107a:	e10f      	b.n	800129c <__aeabi_dadd+0x510>
 800107c:	2280      	movs	r2, #128	; 0x80
 800107e:	0412      	lsls	r2, r2, #16
 8001080:	4310      	orrs	r0, r2
 8001082:	4662      	mov	r2, ip
 8001084:	2a38      	cmp	r2, #56	; 0x38
 8001086:	dd00      	ble.n	800108a <__aeabi_dadd+0x2fe>
 8001088:	e10f      	b.n	80012aa <__aeabi_dadd+0x51e>
 800108a:	2a1f      	cmp	r2, #31
 800108c:	dd00      	ble.n	8001090 <__aeabi_dadd+0x304>
 800108e:	e180      	b.n	8001392 <__aeabi_dadd+0x606>
 8001090:	4664      	mov	r4, ip
 8001092:	2220      	movs	r2, #32
 8001094:	001e      	movs	r6, r3
 8001096:	1b12      	subs	r2, r2, r4
 8001098:	4667      	mov	r7, ip
 800109a:	0004      	movs	r4, r0
 800109c:	4093      	lsls	r3, r2
 800109e:	4094      	lsls	r4, r2
 80010a0:	40fe      	lsrs	r6, r7
 80010a2:	1e5a      	subs	r2, r3, #1
 80010a4:	4193      	sbcs	r3, r2
 80010a6:	40f8      	lsrs	r0, r7
 80010a8:	4334      	orrs	r4, r6
 80010aa:	431c      	orrs	r4, r3
 80010ac:	4480      	add	r8, r0
 80010ae:	1864      	adds	r4, r4, r1
 80010b0:	428c      	cmp	r4, r1
 80010b2:	41bf      	sbcs	r7, r7
 80010b4:	427f      	negs	r7, r7
 80010b6:	464e      	mov	r6, r9
 80010b8:	4447      	add	r7, r8
 80010ba:	e7a6      	b.n	800100a <__aeabi_dadd+0x27e>
 80010bc:	4642      	mov	r2, r8
 80010be:	430a      	orrs	r2, r1
 80010c0:	0011      	movs	r1, r2
 80010c2:	1e4a      	subs	r2, r1, #1
 80010c4:	4191      	sbcs	r1, r2
 80010c6:	e6ad      	b.n	8000e24 <__aeabi_dadd+0x98>
 80010c8:	4c0c      	ldr	r4, [pc, #48]	; (80010fc <__aeabi_dadd+0x370>)
 80010ca:	1c72      	adds	r2, r6, #1
 80010cc:	4222      	tst	r2, r4
 80010ce:	d000      	beq.n	80010d2 <__aeabi_dadd+0x346>
 80010d0:	e0a1      	b.n	8001216 <__aeabi_dadd+0x48a>
 80010d2:	0002      	movs	r2, r0
 80010d4:	431a      	orrs	r2, r3
 80010d6:	2e00      	cmp	r6, #0
 80010d8:	d000      	beq.n	80010dc <__aeabi_dadd+0x350>
 80010da:	e0fa      	b.n	80012d2 <__aeabi_dadd+0x546>
 80010dc:	2a00      	cmp	r2, #0
 80010de:	d100      	bne.n	80010e2 <__aeabi_dadd+0x356>
 80010e0:	e145      	b.n	800136e <__aeabi_dadd+0x5e2>
 80010e2:	003a      	movs	r2, r7
 80010e4:	430a      	orrs	r2, r1
 80010e6:	d000      	beq.n	80010ea <__aeabi_dadd+0x35e>
 80010e8:	e146      	b.n	8001378 <__aeabi_dadd+0x5ec>
 80010ea:	0742      	lsls	r2, r0, #29
 80010ec:	08db      	lsrs	r3, r3, #3
 80010ee:	4313      	orrs	r3, r2
 80010f0:	08c0      	lsrs	r0, r0, #3
 80010f2:	e77b      	b.n	8000fec <__aeabi_dadd+0x260>
 80010f4:	000007ff 	.word	0x000007ff
 80010f8:	ff7fffff 	.word	0xff7fffff
 80010fc:	000007fe 	.word	0x000007fe
 8001100:	4647      	mov	r7, r8
 8001102:	1a5c      	subs	r4, r3, r1
 8001104:	1bc2      	subs	r2, r0, r7
 8001106:	42a3      	cmp	r3, r4
 8001108:	41bf      	sbcs	r7, r7
 800110a:	427f      	negs	r7, r7
 800110c:	46b9      	mov	r9, r7
 800110e:	0017      	movs	r7, r2
 8001110:	464a      	mov	r2, r9
 8001112:	1abf      	subs	r7, r7, r2
 8001114:	023a      	lsls	r2, r7, #8
 8001116:	d500      	bpl.n	800111a <__aeabi_dadd+0x38e>
 8001118:	e08d      	b.n	8001236 <__aeabi_dadd+0x4aa>
 800111a:	0023      	movs	r3, r4
 800111c:	433b      	orrs	r3, r7
 800111e:	d000      	beq.n	8001122 <__aeabi_dadd+0x396>
 8001120:	e68a      	b.n	8000e38 <__aeabi_dadd+0xac>
 8001122:	2000      	movs	r0, #0
 8001124:	2500      	movs	r5, #0
 8001126:	e761      	b.n	8000fec <__aeabi_dadd+0x260>
 8001128:	4cb4      	ldr	r4, [pc, #720]	; (80013fc <__aeabi_dadd+0x670>)
 800112a:	45a1      	cmp	r9, r4
 800112c:	d100      	bne.n	8001130 <__aeabi_dadd+0x3a4>
 800112e:	e0ad      	b.n	800128c <__aeabi_dadd+0x500>
 8001130:	2480      	movs	r4, #128	; 0x80
 8001132:	0424      	lsls	r4, r4, #16
 8001134:	4320      	orrs	r0, r4
 8001136:	4664      	mov	r4, ip
 8001138:	2c38      	cmp	r4, #56	; 0x38
 800113a:	dc3d      	bgt.n	80011b8 <__aeabi_dadd+0x42c>
 800113c:	4662      	mov	r2, ip
 800113e:	2c1f      	cmp	r4, #31
 8001140:	dd00      	ble.n	8001144 <__aeabi_dadd+0x3b8>
 8001142:	e0b7      	b.n	80012b4 <__aeabi_dadd+0x528>
 8001144:	2520      	movs	r5, #32
 8001146:	001e      	movs	r6, r3
 8001148:	1b2d      	subs	r5, r5, r4
 800114a:	0004      	movs	r4, r0
 800114c:	40ab      	lsls	r3, r5
 800114e:	40ac      	lsls	r4, r5
 8001150:	40d6      	lsrs	r6, r2
 8001152:	40d0      	lsrs	r0, r2
 8001154:	4642      	mov	r2, r8
 8001156:	1e5d      	subs	r5, r3, #1
 8001158:	41ab      	sbcs	r3, r5
 800115a:	4334      	orrs	r4, r6
 800115c:	1a12      	subs	r2, r2, r0
 800115e:	4690      	mov	r8, r2
 8001160:	4323      	orrs	r3, r4
 8001162:	e02c      	b.n	80011be <__aeabi_dadd+0x432>
 8001164:	0742      	lsls	r2, r0, #29
 8001166:	08db      	lsrs	r3, r3, #3
 8001168:	4313      	orrs	r3, r2
 800116a:	08c0      	lsrs	r0, r0, #3
 800116c:	e73b      	b.n	8000fe6 <__aeabi_dadd+0x25a>
 800116e:	185c      	adds	r4, r3, r1
 8001170:	429c      	cmp	r4, r3
 8001172:	419b      	sbcs	r3, r3
 8001174:	4440      	add	r0, r8
 8001176:	425b      	negs	r3, r3
 8001178:	18c7      	adds	r7, r0, r3
 800117a:	2601      	movs	r6, #1
 800117c:	023b      	lsls	r3, r7, #8
 800117e:	d400      	bmi.n	8001182 <__aeabi_dadd+0x3f6>
 8001180:	e729      	b.n	8000fd6 <__aeabi_dadd+0x24a>
 8001182:	2602      	movs	r6, #2
 8001184:	4a9e      	ldr	r2, [pc, #632]	; (8001400 <__aeabi_dadd+0x674>)
 8001186:	0863      	lsrs	r3, r4, #1
 8001188:	4017      	ands	r7, r2
 800118a:	2201      	movs	r2, #1
 800118c:	4014      	ands	r4, r2
 800118e:	431c      	orrs	r4, r3
 8001190:	07fb      	lsls	r3, r7, #31
 8001192:	431c      	orrs	r4, r3
 8001194:	087f      	lsrs	r7, r7, #1
 8001196:	e673      	b.n	8000e80 <__aeabi_dadd+0xf4>
 8001198:	4644      	mov	r4, r8
 800119a:	3a20      	subs	r2, #32
 800119c:	40d4      	lsrs	r4, r2
 800119e:	4662      	mov	r2, ip
 80011a0:	2a20      	cmp	r2, #32
 80011a2:	d005      	beq.n	80011b0 <__aeabi_dadd+0x424>
 80011a4:	4667      	mov	r7, ip
 80011a6:	2240      	movs	r2, #64	; 0x40
 80011a8:	1bd2      	subs	r2, r2, r7
 80011aa:	4647      	mov	r7, r8
 80011ac:	4097      	lsls	r7, r2
 80011ae:	4339      	orrs	r1, r7
 80011b0:	1e4a      	subs	r2, r1, #1
 80011b2:	4191      	sbcs	r1, r2
 80011b4:	4321      	orrs	r1, r4
 80011b6:	e635      	b.n	8000e24 <__aeabi_dadd+0x98>
 80011b8:	4303      	orrs	r3, r0
 80011ba:	1e58      	subs	r0, r3, #1
 80011bc:	4183      	sbcs	r3, r0
 80011be:	1acc      	subs	r4, r1, r3
 80011c0:	42a1      	cmp	r1, r4
 80011c2:	41bf      	sbcs	r7, r7
 80011c4:	4643      	mov	r3, r8
 80011c6:	427f      	negs	r7, r7
 80011c8:	4655      	mov	r5, sl
 80011ca:	464e      	mov	r6, r9
 80011cc:	1bdf      	subs	r7, r3, r7
 80011ce:	e62e      	b.n	8000e2e <__aeabi_dadd+0xa2>
 80011d0:	0002      	movs	r2, r0
 80011d2:	431a      	orrs	r2, r3
 80011d4:	d100      	bne.n	80011d8 <__aeabi_dadd+0x44c>
 80011d6:	e0bd      	b.n	8001354 <__aeabi_dadd+0x5c8>
 80011d8:	4662      	mov	r2, ip
 80011da:	4664      	mov	r4, ip
 80011dc:	3a01      	subs	r2, #1
 80011de:	2c01      	cmp	r4, #1
 80011e0:	d100      	bne.n	80011e4 <__aeabi_dadd+0x458>
 80011e2:	e0e5      	b.n	80013b0 <__aeabi_dadd+0x624>
 80011e4:	4c85      	ldr	r4, [pc, #532]	; (80013fc <__aeabi_dadd+0x670>)
 80011e6:	45a4      	cmp	ip, r4
 80011e8:	d058      	beq.n	800129c <__aeabi_dadd+0x510>
 80011ea:	4694      	mov	ip, r2
 80011ec:	e749      	b.n	8001082 <__aeabi_dadd+0x2f6>
 80011ee:	4664      	mov	r4, ip
 80011f0:	2220      	movs	r2, #32
 80011f2:	1b12      	subs	r2, r2, r4
 80011f4:	4644      	mov	r4, r8
 80011f6:	4094      	lsls	r4, r2
 80011f8:	000f      	movs	r7, r1
 80011fa:	46a1      	mov	r9, r4
 80011fc:	4664      	mov	r4, ip
 80011fe:	4091      	lsls	r1, r2
 8001200:	40e7      	lsrs	r7, r4
 8001202:	464c      	mov	r4, r9
 8001204:	1e4a      	subs	r2, r1, #1
 8001206:	4191      	sbcs	r1, r2
 8001208:	433c      	orrs	r4, r7
 800120a:	4642      	mov	r2, r8
 800120c:	430c      	orrs	r4, r1
 800120e:	4661      	mov	r1, ip
 8001210:	40ca      	lsrs	r2, r1
 8001212:	1880      	adds	r0, r0, r2
 8001214:	e6f4      	b.n	8001000 <__aeabi_dadd+0x274>
 8001216:	4c79      	ldr	r4, [pc, #484]	; (80013fc <__aeabi_dadd+0x670>)
 8001218:	42a2      	cmp	r2, r4
 800121a:	d100      	bne.n	800121e <__aeabi_dadd+0x492>
 800121c:	e6fd      	b.n	800101a <__aeabi_dadd+0x28e>
 800121e:	1859      	adds	r1, r3, r1
 8001220:	4299      	cmp	r1, r3
 8001222:	419b      	sbcs	r3, r3
 8001224:	4440      	add	r0, r8
 8001226:	425f      	negs	r7, r3
 8001228:	19c7      	adds	r7, r0, r7
 800122a:	07fc      	lsls	r4, r7, #31
 800122c:	0849      	lsrs	r1, r1, #1
 800122e:	0016      	movs	r6, r2
 8001230:	430c      	orrs	r4, r1
 8001232:	087f      	lsrs	r7, r7, #1
 8001234:	e6cf      	b.n	8000fd6 <__aeabi_dadd+0x24a>
 8001236:	1acc      	subs	r4, r1, r3
 8001238:	42a1      	cmp	r1, r4
 800123a:	41bf      	sbcs	r7, r7
 800123c:	4643      	mov	r3, r8
 800123e:	427f      	negs	r7, r7
 8001240:	1a18      	subs	r0, r3, r0
 8001242:	4655      	mov	r5, sl
 8001244:	1bc7      	subs	r7, r0, r7
 8001246:	e5f7      	b.n	8000e38 <__aeabi_dadd+0xac>
 8001248:	08c9      	lsrs	r1, r1, #3
 800124a:	077b      	lsls	r3, r7, #29
 800124c:	4655      	mov	r5, sl
 800124e:	430b      	orrs	r3, r1
 8001250:	08f8      	lsrs	r0, r7, #3
 8001252:	e6c8      	b.n	8000fe6 <__aeabi_dadd+0x25a>
 8001254:	2c00      	cmp	r4, #0
 8001256:	d000      	beq.n	800125a <__aeabi_dadd+0x4ce>
 8001258:	e081      	b.n	800135e <__aeabi_dadd+0x5d2>
 800125a:	4643      	mov	r3, r8
 800125c:	430b      	orrs	r3, r1
 800125e:	d115      	bne.n	800128c <__aeabi_dadd+0x500>
 8001260:	2080      	movs	r0, #128	; 0x80
 8001262:	2500      	movs	r5, #0
 8001264:	0300      	lsls	r0, r0, #12
 8001266:	e6e3      	b.n	8001030 <__aeabi_dadd+0x2a4>
 8001268:	1a5c      	subs	r4, r3, r1
 800126a:	42a3      	cmp	r3, r4
 800126c:	419b      	sbcs	r3, r3
 800126e:	1bc7      	subs	r7, r0, r7
 8001270:	425b      	negs	r3, r3
 8001272:	2601      	movs	r6, #1
 8001274:	1aff      	subs	r7, r7, r3
 8001276:	e5da      	b.n	8000e2e <__aeabi_dadd+0xa2>
 8001278:	0742      	lsls	r2, r0, #29
 800127a:	08db      	lsrs	r3, r3, #3
 800127c:	4313      	orrs	r3, r2
 800127e:	08c0      	lsrs	r0, r0, #3
 8001280:	e6d2      	b.n	8001028 <__aeabi_dadd+0x29c>
 8001282:	0742      	lsls	r2, r0, #29
 8001284:	08db      	lsrs	r3, r3, #3
 8001286:	4313      	orrs	r3, r2
 8001288:	08c0      	lsrs	r0, r0, #3
 800128a:	e6ac      	b.n	8000fe6 <__aeabi_dadd+0x25a>
 800128c:	4643      	mov	r3, r8
 800128e:	4642      	mov	r2, r8
 8001290:	08c9      	lsrs	r1, r1, #3
 8001292:	075b      	lsls	r3, r3, #29
 8001294:	4655      	mov	r5, sl
 8001296:	430b      	orrs	r3, r1
 8001298:	08d0      	lsrs	r0, r2, #3
 800129a:	e6c5      	b.n	8001028 <__aeabi_dadd+0x29c>
 800129c:	4643      	mov	r3, r8
 800129e:	4642      	mov	r2, r8
 80012a0:	075b      	lsls	r3, r3, #29
 80012a2:	08c9      	lsrs	r1, r1, #3
 80012a4:	430b      	orrs	r3, r1
 80012a6:	08d0      	lsrs	r0, r2, #3
 80012a8:	e6be      	b.n	8001028 <__aeabi_dadd+0x29c>
 80012aa:	4303      	orrs	r3, r0
 80012ac:	001c      	movs	r4, r3
 80012ae:	1e63      	subs	r3, r4, #1
 80012b0:	419c      	sbcs	r4, r3
 80012b2:	e6fc      	b.n	80010ae <__aeabi_dadd+0x322>
 80012b4:	0002      	movs	r2, r0
 80012b6:	3c20      	subs	r4, #32
 80012b8:	40e2      	lsrs	r2, r4
 80012ba:	0014      	movs	r4, r2
 80012bc:	4662      	mov	r2, ip
 80012be:	2a20      	cmp	r2, #32
 80012c0:	d003      	beq.n	80012ca <__aeabi_dadd+0x53e>
 80012c2:	2540      	movs	r5, #64	; 0x40
 80012c4:	1aad      	subs	r5, r5, r2
 80012c6:	40a8      	lsls	r0, r5
 80012c8:	4303      	orrs	r3, r0
 80012ca:	1e58      	subs	r0, r3, #1
 80012cc:	4183      	sbcs	r3, r0
 80012ce:	4323      	orrs	r3, r4
 80012d0:	e775      	b.n	80011be <__aeabi_dadd+0x432>
 80012d2:	2a00      	cmp	r2, #0
 80012d4:	d0e2      	beq.n	800129c <__aeabi_dadd+0x510>
 80012d6:	003a      	movs	r2, r7
 80012d8:	430a      	orrs	r2, r1
 80012da:	d0cd      	beq.n	8001278 <__aeabi_dadd+0x4ec>
 80012dc:	0742      	lsls	r2, r0, #29
 80012de:	08db      	lsrs	r3, r3, #3
 80012e0:	4313      	orrs	r3, r2
 80012e2:	2280      	movs	r2, #128	; 0x80
 80012e4:	08c0      	lsrs	r0, r0, #3
 80012e6:	0312      	lsls	r2, r2, #12
 80012e8:	4210      	tst	r0, r2
 80012ea:	d006      	beq.n	80012fa <__aeabi_dadd+0x56e>
 80012ec:	08fc      	lsrs	r4, r7, #3
 80012ee:	4214      	tst	r4, r2
 80012f0:	d103      	bne.n	80012fa <__aeabi_dadd+0x56e>
 80012f2:	0020      	movs	r0, r4
 80012f4:	08cb      	lsrs	r3, r1, #3
 80012f6:	077a      	lsls	r2, r7, #29
 80012f8:	4313      	orrs	r3, r2
 80012fa:	0f5a      	lsrs	r2, r3, #29
 80012fc:	00db      	lsls	r3, r3, #3
 80012fe:	0752      	lsls	r2, r2, #29
 8001300:	08db      	lsrs	r3, r3, #3
 8001302:	4313      	orrs	r3, r2
 8001304:	e690      	b.n	8001028 <__aeabi_dadd+0x29c>
 8001306:	4643      	mov	r3, r8
 8001308:	430b      	orrs	r3, r1
 800130a:	d100      	bne.n	800130e <__aeabi_dadd+0x582>
 800130c:	e709      	b.n	8001122 <__aeabi_dadd+0x396>
 800130e:	4643      	mov	r3, r8
 8001310:	4642      	mov	r2, r8
 8001312:	08c9      	lsrs	r1, r1, #3
 8001314:	075b      	lsls	r3, r3, #29
 8001316:	4655      	mov	r5, sl
 8001318:	430b      	orrs	r3, r1
 800131a:	08d0      	lsrs	r0, r2, #3
 800131c:	e666      	b.n	8000fec <__aeabi_dadd+0x260>
 800131e:	1acc      	subs	r4, r1, r3
 8001320:	42a1      	cmp	r1, r4
 8001322:	4189      	sbcs	r1, r1
 8001324:	1a3f      	subs	r7, r7, r0
 8001326:	4249      	negs	r1, r1
 8001328:	4655      	mov	r5, sl
 800132a:	2601      	movs	r6, #1
 800132c:	1a7f      	subs	r7, r7, r1
 800132e:	e57e      	b.n	8000e2e <__aeabi_dadd+0xa2>
 8001330:	4642      	mov	r2, r8
 8001332:	1a5c      	subs	r4, r3, r1
 8001334:	1a87      	subs	r7, r0, r2
 8001336:	42a3      	cmp	r3, r4
 8001338:	4192      	sbcs	r2, r2
 800133a:	4252      	negs	r2, r2
 800133c:	1abf      	subs	r7, r7, r2
 800133e:	023a      	lsls	r2, r7, #8
 8001340:	d53d      	bpl.n	80013be <__aeabi_dadd+0x632>
 8001342:	1acc      	subs	r4, r1, r3
 8001344:	42a1      	cmp	r1, r4
 8001346:	4189      	sbcs	r1, r1
 8001348:	4643      	mov	r3, r8
 800134a:	4249      	negs	r1, r1
 800134c:	1a1f      	subs	r7, r3, r0
 800134e:	4655      	mov	r5, sl
 8001350:	1a7f      	subs	r7, r7, r1
 8001352:	e595      	b.n	8000e80 <__aeabi_dadd+0xf4>
 8001354:	077b      	lsls	r3, r7, #29
 8001356:	08c9      	lsrs	r1, r1, #3
 8001358:	430b      	orrs	r3, r1
 800135a:	08f8      	lsrs	r0, r7, #3
 800135c:	e643      	b.n	8000fe6 <__aeabi_dadd+0x25a>
 800135e:	4644      	mov	r4, r8
 8001360:	08db      	lsrs	r3, r3, #3
 8001362:	430c      	orrs	r4, r1
 8001364:	d130      	bne.n	80013c8 <__aeabi_dadd+0x63c>
 8001366:	0742      	lsls	r2, r0, #29
 8001368:	4313      	orrs	r3, r2
 800136a:	08c0      	lsrs	r0, r0, #3
 800136c:	e65c      	b.n	8001028 <__aeabi_dadd+0x29c>
 800136e:	077b      	lsls	r3, r7, #29
 8001370:	08c9      	lsrs	r1, r1, #3
 8001372:	430b      	orrs	r3, r1
 8001374:	08f8      	lsrs	r0, r7, #3
 8001376:	e639      	b.n	8000fec <__aeabi_dadd+0x260>
 8001378:	185c      	adds	r4, r3, r1
 800137a:	429c      	cmp	r4, r3
 800137c:	419b      	sbcs	r3, r3
 800137e:	4440      	add	r0, r8
 8001380:	425b      	negs	r3, r3
 8001382:	18c7      	adds	r7, r0, r3
 8001384:	023b      	lsls	r3, r7, #8
 8001386:	d400      	bmi.n	800138a <__aeabi_dadd+0x5fe>
 8001388:	e625      	b.n	8000fd6 <__aeabi_dadd+0x24a>
 800138a:	4b1d      	ldr	r3, [pc, #116]	; (8001400 <__aeabi_dadd+0x674>)
 800138c:	2601      	movs	r6, #1
 800138e:	401f      	ands	r7, r3
 8001390:	e621      	b.n	8000fd6 <__aeabi_dadd+0x24a>
 8001392:	0004      	movs	r4, r0
 8001394:	3a20      	subs	r2, #32
 8001396:	40d4      	lsrs	r4, r2
 8001398:	4662      	mov	r2, ip
 800139a:	2a20      	cmp	r2, #32
 800139c:	d004      	beq.n	80013a8 <__aeabi_dadd+0x61c>
 800139e:	2240      	movs	r2, #64	; 0x40
 80013a0:	4666      	mov	r6, ip
 80013a2:	1b92      	subs	r2, r2, r6
 80013a4:	4090      	lsls	r0, r2
 80013a6:	4303      	orrs	r3, r0
 80013a8:	1e5a      	subs	r2, r3, #1
 80013aa:	4193      	sbcs	r3, r2
 80013ac:	431c      	orrs	r4, r3
 80013ae:	e67e      	b.n	80010ae <__aeabi_dadd+0x322>
 80013b0:	185c      	adds	r4, r3, r1
 80013b2:	428c      	cmp	r4, r1
 80013b4:	4189      	sbcs	r1, r1
 80013b6:	4440      	add	r0, r8
 80013b8:	4249      	negs	r1, r1
 80013ba:	1847      	adds	r7, r0, r1
 80013bc:	e6dd      	b.n	800117a <__aeabi_dadd+0x3ee>
 80013be:	0023      	movs	r3, r4
 80013c0:	433b      	orrs	r3, r7
 80013c2:	d100      	bne.n	80013c6 <__aeabi_dadd+0x63a>
 80013c4:	e6ad      	b.n	8001122 <__aeabi_dadd+0x396>
 80013c6:	e606      	b.n	8000fd6 <__aeabi_dadd+0x24a>
 80013c8:	0744      	lsls	r4, r0, #29
 80013ca:	4323      	orrs	r3, r4
 80013cc:	2480      	movs	r4, #128	; 0x80
 80013ce:	08c0      	lsrs	r0, r0, #3
 80013d0:	0324      	lsls	r4, r4, #12
 80013d2:	4220      	tst	r0, r4
 80013d4:	d008      	beq.n	80013e8 <__aeabi_dadd+0x65c>
 80013d6:	4642      	mov	r2, r8
 80013d8:	08d6      	lsrs	r6, r2, #3
 80013da:	4226      	tst	r6, r4
 80013dc:	d104      	bne.n	80013e8 <__aeabi_dadd+0x65c>
 80013de:	4655      	mov	r5, sl
 80013e0:	0030      	movs	r0, r6
 80013e2:	08cb      	lsrs	r3, r1, #3
 80013e4:	0751      	lsls	r1, r2, #29
 80013e6:	430b      	orrs	r3, r1
 80013e8:	0f5a      	lsrs	r2, r3, #29
 80013ea:	00db      	lsls	r3, r3, #3
 80013ec:	08db      	lsrs	r3, r3, #3
 80013ee:	0752      	lsls	r2, r2, #29
 80013f0:	4313      	orrs	r3, r2
 80013f2:	e619      	b.n	8001028 <__aeabi_dadd+0x29c>
 80013f4:	2300      	movs	r3, #0
 80013f6:	4a01      	ldr	r2, [pc, #4]	; (80013fc <__aeabi_dadd+0x670>)
 80013f8:	001f      	movs	r7, r3
 80013fa:	e55e      	b.n	8000eba <__aeabi_dadd+0x12e>
 80013fc:	000007ff 	.word	0x000007ff
 8001400:	ff7fffff 	.word	0xff7fffff

08001404 <__aeabi_ddiv>:
 8001404:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001406:	4657      	mov	r7, sl
 8001408:	464e      	mov	r6, r9
 800140a:	4645      	mov	r5, r8
 800140c:	46de      	mov	lr, fp
 800140e:	b5e0      	push	{r5, r6, r7, lr}
 8001410:	4681      	mov	r9, r0
 8001412:	0005      	movs	r5, r0
 8001414:	030c      	lsls	r4, r1, #12
 8001416:	0048      	lsls	r0, r1, #1
 8001418:	4692      	mov	sl, r2
 800141a:	001f      	movs	r7, r3
 800141c:	b085      	sub	sp, #20
 800141e:	0b24      	lsrs	r4, r4, #12
 8001420:	0d40      	lsrs	r0, r0, #21
 8001422:	0fce      	lsrs	r6, r1, #31
 8001424:	2800      	cmp	r0, #0
 8001426:	d100      	bne.n	800142a <__aeabi_ddiv+0x26>
 8001428:	e156      	b.n	80016d8 <__aeabi_ddiv+0x2d4>
 800142a:	4bd4      	ldr	r3, [pc, #848]	; (800177c <__aeabi_ddiv+0x378>)
 800142c:	4298      	cmp	r0, r3
 800142e:	d100      	bne.n	8001432 <__aeabi_ddiv+0x2e>
 8001430:	e172      	b.n	8001718 <__aeabi_ddiv+0x314>
 8001432:	0f6b      	lsrs	r3, r5, #29
 8001434:	00e4      	lsls	r4, r4, #3
 8001436:	431c      	orrs	r4, r3
 8001438:	2380      	movs	r3, #128	; 0x80
 800143a:	041b      	lsls	r3, r3, #16
 800143c:	4323      	orrs	r3, r4
 800143e:	4698      	mov	r8, r3
 8001440:	4bcf      	ldr	r3, [pc, #828]	; (8001780 <__aeabi_ddiv+0x37c>)
 8001442:	00ed      	lsls	r5, r5, #3
 8001444:	469b      	mov	fp, r3
 8001446:	2300      	movs	r3, #0
 8001448:	4699      	mov	r9, r3
 800144a:	4483      	add	fp, r0
 800144c:	9300      	str	r3, [sp, #0]
 800144e:	033c      	lsls	r4, r7, #12
 8001450:	007b      	lsls	r3, r7, #1
 8001452:	4650      	mov	r0, sl
 8001454:	0b24      	lsrs	r4, r4, #12
 8001456:	0d5b      	lsrs	r3, r3, #21
 8001458:	0fff      	lsrs	r7, r7, #31
 800145a:	2b00      	cmp	r3, #0
 800145c:	d100      	bne.n	8001460 <__aeabi_ddiv+0x5c>
 800145e:	e11f      	b.n	80016a0 <__aeabi_ddiv+0x29c>
 8001460:	4ac6      	ldr	r2, [pc, #792]	; (800177c <__aeabi_ddiv+0x378>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d100      	bne.n	8001468 <__aeabi_ddiv+0x64>
 8001466:	e162      	b.n	800172e <__aeabi_ddiv+0x32a>
 8001468:	49c5      	ldr	r1, [pc, #788]	; (8001780 <__aeabi_ddiv+0x37c>)
 800146a:	0f42      	lsrs	r2, r0, #29
 800146c:	468c      	mov	ip, r1
 800146e:	00e4      	lsls	r4, r4, #3
 8001470:	4659      	mov	r1, fp
 8001472:	4314      	orrs	r4, r2
 8001474:	2280      	movs	r2, #128	; 0x80
 8001476:	4463      	add	r3, ip
 8001478:	0412      	lsls	r2, r2, #16
 800147a:	1acb      	subs	r3, r1, r3
 800147c:	4314      	orrs	r4, r2
 800147e:	469b      	mov	fp, r3
 8001480:	00c2      	lsls	r2, r0, #3
 8001482:	2000      	movs	r0, #0
 8001484:	0033      	movs	r3, r6
 8001486:	407b      	eors	r3, r7
 8001488:	469a      	mov	sl, r3
 800148a:	464b      	mov	r3, r9
 800148c:	2b0f      	cmp	r3, #15
 800148e:	d827      	bhi.n	80014e0 <__aeabi_ddiv+0xdc>
 8001490:	49bc      	ldr	r1, [pc, #752]	; (8001784 <__aeabi_ddiv+0x380>)
 8001492:	009b      	lsls	r3, r3, #2
 8001494:	58cb      	ldr	r3, [r1, r3]
 8001496:	469f      	mov	pc, r3
 8001498:	46b2      	mov	sl, r6
 800149a:	9b00      	ldr	r3, [sp, #0]
 800149c:	2b02      	cmp	r3, #2
 800149e:	d016      	beq.n	80014ce <__aeabi_ddiv+0xca>
 80014a0:	2b03      	cmp	r3, #3
 80014a2:	d100      	bne.n	80014a6 <__aeabi_ddiv+0xa2>
 80014a4:	e28e      	b.n	80019c4 <__aeabi_ddiv+0x5c0>
 80014a6:	2b01      	cmp	r3, #1
 80014a8:	d000      	beq.n	80014ac <__aeabi_ddiv+0xa8>
 80014aa:	e0d9      	b.n	8001660 <__aeabi_ddiv+0x25c>
 80014ac:	2300      	movs	r3, #0
 80014ae:	2400      	movs	r4, #0
 80014b0:	2500      	movs	r5, #0
 80014b2:	4652      	mov	r2, sl
 80014b4:	051b      	lsls	r3, r3, #20
 80014b6:	4323      	orrs	r3, r4
 80014b8:	07d2      	lsls	r2, r2, #31
 80014ba:	4313      	orrs	r3, r2
 80014bc:	0028      	movs	r0, r5
 80014be:	0019      	movs	r1, r3
 80014c0:	b005      	add	sp, #20
 80014c2:	bcf0      	pop	{r4, r5, r6, r7}
 80014c4:	46bb      	mov	fp, r7
 80014c6:	46b2      	mov	sl, r6
 80014c8:	46a9      	mov	r9, r5
 80014ca:	46a0      	mov	r8, r4
 80014cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014ce:	2400      	movs	r4, #0
 80014d0:	2500      	movs	r5, #0
 80014d2:	4baa      	ldr	r3, [pc, #680]	; (800177c <__aeabi_ddiv+0x378>)
 80014d4:	e7ed      	b.n	80014b2 <__aeabi_ddiv+0xae>
 80014d6:	46ba      	mov	sl, r7
 80014d8:	46a0      	mov	r8, r4
 80014da:	0015      	movs	r5, r2
 80014dc:	9000      	str	r0, [sp, #0]
 80014de:	e7dc      	b.n	800149a <__aeabi_ddiv+0x96>
 80014e0:	4544      	cmp	r4, r8
 80014e2:	d200      	bcs.n	80014e6 <__aeabi_ddiv+0xe2>
 80014e4:	e1c7      	b.n	8001876 <__aeabi_ddiv+0x472>
 80014e6:	d100      	bne.n	80014ea <__aeabi_ddiv+0xe6>
 80014e8:	e1c2      	b.n	8001870 <__aeabi_ddiv+0x46c>
 80014ea:	2301      	movs	r3, #1
 80014ec:	425b      	negs	r3, r3
 80014ee:	469c      	mov	ip, r3
 80014f0:	002e      	movs	r6, r5
 80014f2:	4640      	mov	r0, r8
 80014f4:	2500      	movs	r5, #0
 80014f6:	44e3      	add	fp, ip
 80014f8:	0223      	lsls	r3, r4, #8
 80014fa:	0e14      	lsrs	r4, r2, #24
 80014fc:	431c      	orrs	r4, r3
 80014fe:	0c1b      	lsrs	r3, r3, #16
 8001500:	4699      	mov	r9, r3
 8001502:	0423      	lsls	r3, r4, #16
 8001504:	0c1f      	lsrs	r7, r3, #16
 8001506:	0212      	lsls	r2, r2, #8
 8001508:	4649      	mov	r1, r9
 800150a:	9200      	str	r2, [sp, #0]
 800150c:	9701      	str	r7, [sp, #4]
 800150e:	f7fe fe9d 	bl	800024c <__aeabi_uidivmod>
 8001512:	0002      	movs	r2, r0
 8001514:	437a      	muls	r2, r7
 8001516:	040b      	lsls	r3, r1, #16
 8001518:	0c31      	lsrs	r1, r6, #16
 800151a:	4680      	mov	r8, r0
 800151c:	4319      	orrs	r1, r3
 800151e:	428a      	cmp	r2, r1
 8001520:	d907      	bls.n	8001532 <__aeabi_ddiv+0x12e>
 8001522:	2301      	movs	r3, #1
 8001524:	425b      	negs	r3, r3
 8001526:	469c      	mov	ip, r3
 8001528:	1909      	adds	r1, r1, r4
 800152a:	44e0      	add	r8, ip
 800152c:	428c      	cmp	r4, r1
 800152e:	d800      	bhi.n	8001532 <__aeabi_ddiv+0x12e>
 8001530:	e207      	b.n	8001942 <__aeabi_ddiv+0x53e>
 8001532:	1a88      	subs	r0, r1, r2
 8001534:	4649      	mov	r1, r9
 8001536:	f7fe fe89 	bl	800024c <__aeabi_uidivmod>
 800153a:	0409      	lsls	r1, r1, #16
 800153c:	468c      	mov	ip, r1
 800153e:	0431      	lsls	r1, r6, #16
 8001540:	4666      	mov	r6, ip
 8001542:	9a01      	ldr	r2, [sp, #4]
 8001544:	0c09      	lsrs	r1, r1, #16
 8001546:	4342      	muls	r2, r0
 8001548:	0003      	movs	r3, r0
 800154a:	4331      	orrs	r1, r6
 800154c:	428a      	cmp	r2, r1
 800154e:	d904      	bls.n	800155a <__aeabi_ddiv+0x156>
 8001550:	1909      	adds	r1, r1, r4
 8001552:	3b01      	subs	r3, #1
 8001554:	428c      	cmp	r4, r1
 8001556:	d800      	bhi.n	800155a <__aeabi_ddiv+0x156>
 8001558:	e1ed      	b.n	8001936 <__aeabi_ddiv+0x532>
 800155a:	1a88      	subs	r0, r1, r2
 800155c:	4642      	mov	r2, r8
 800155e:	0412      	lsls	r2, r2, #16
 8001560:	431a      	orrs	r2, r3
 8001562:	4690      	mov	r8, r2
 8001564:	4641      	mov	r1, r8
 8001566:	9b00      	ldr	r3, [sp, #0]
 8001568:	040e      	lsls	r6, r1, #16
 800156a:	0c1b      	lsrs	r3, r3, #16
 800156c:	001f      	movs	r7, r3
 800156e:	9302      	str	r3, [sp, #8]
 8001570:	9b00      	ldr	r3, [sp, #0]
 8001572:	0c36      	lsrs	r6, r6, #16
 8001574:	041b      	lsls	r3, r3, #16
 8001576:	0c19      	lsrs	r1, r3, #16
 8001578:	000b      	movs	r3, r1
 800157a:	4373      	muls	r3, r6
 800157c:	0c12      	lsrs	r2, r2, #16
 800157e:	437e      	muls	r6, r7
 8001580:	9103      	str	r1, [sp, #12]
 8001582:	4351      	muls	r1, r2
 8001584:	437a      	muls	r2, r7
 8001586:	0c1f      	lsrs	r7, r3, #16
 8001588:	46bc      	mov	ip, r7
 800158a:	1876      	adds	r6, r6, r1
 800158c:	4466      	add	r6, ip
 800158e:	42b1      	cmp	r1, r6
 8001590:	d903      	bls.n	800159a <__aeabi_ddiv+0x196>
 8001592:	2180      	movs	r1, #128	; 0x80
 8001594:	0249      	lsls	r1, r1, #9
 8001596:	468c      	mov	ip, r1
 8001598:	4462      	add	r2, ip
 800159a:	0c31      	lsrs	r1, r6, #16
 800159c:	188a      	adds	r2, r1, r2
 800159e:	0431      	lsls	r1, r6, #16
 80015a0:	041e      	lsls	r6, r3, #16
 80015a2:	0c36      	lsrs	r6, r6, #16
 80015a4:	198e      	adds	r6, r1, r6
 80015a6:	4290      	cmp	r0, r2
 80015a8:	d302      	bcc.n	80015b0 <__aeabi_ddiv+0x1ac>
 80015aa:	d112      	bne.n	80015d2 <__aeabi_ddiv+0x1ce>
 80015ac:	42b5      	cmp	r5, r6
 80015ae:	d210      	bcs.n	80015d2 <__aeabi_ddiv+0x1ce>
 80015b0:	4643      	mov	r3, r8
 80015b2:	1e59      	subs	r1, r3, #1
 80015b4:	9b00      	ldr	r3, [sp, #0]
 80015b6:	469c      	mov	ip, r3
 80015b8:	4465      	add	r5, ip
 80015ba:	001f      	movs	r7, r3
 80015bc:	429d      	cmp	r5, r3
 80015be:	419b      	sbcs	r3, r3
 80015c0:	425b      	negs	r3, r3
 80015c2:	191b      	adds	r3, r3, r4
 80015c4:	18c0      	adds	r0, r0, r3
 80015c6:	4284      	cmp	r4, r0
 80015c8:	d200      	bcs.n	80015cc <__aeabi_ddiv+0x1c8>
 80015ca:	e1a0      	b.n	800190e <__aeabi_ddiv+0x50a>
 80015cc:	d100      	bne.n	80015d0 <__aeabi_ddiv+0x1cc>
 80015ce:	e19b      	b.n	8001908 <__aeabi_ddiv+0x504>
 80015d0:	4688      	mov	r8, r1
 80015d2:	1bae      	subs	r6, r5, r6
 80015d4:	42b5      	cmp	r5, r6
 80015d6:	41ad      	sbcs	r5, r5
 80015d8:	1a80      	subs	r0, r0, r2
 80015da:	426d      	negs	r5, r5
 80015dc:	1b40      	subs	r0, r0, r5
 80015de:	4284      	cmp	r4, r0
 80015e0:	d100      	bne.n	80015e4 <__aeabi_ddiv+0x1e0>
 80015e2:	e1d5      	b.n	8001990 <__aeabi_ddiv+0x58c>
 80015e4:	4649      	mov	r1, r9
 80015e6:	f7fe fe31 	bl	800024c <__aeabi_uidivmod>
 80015ea:	9a01      	ldr	r2, [sp, #4]
 80015ec:	040b      	lsls	r3, r1, #16
 80015ee:	4342      	muls	r2, r0
 80015f0:	0c31      	lsrs	r1, r6, #16
 80015f2:	0005      	movs	r5, r0
 80015f4:	4319      	orrs	r1, r3
 80015f6:	428a      	cmp	r2, r1
 80015f8:	d900      	bls.n	80015fc <__aeabi_ddiv+0x1f8>
 80015fa:	e16c      	b.n	80018d6 <__aeabi_ddiv+0x4d2>
 80015fc:	1a88      	subs	r0, r1, r2
 80015fe:	4649      	mov	r1, r9
 8001600:	f7fe fe24 	bl	800024c <__aeabi_uidivmod>
 8001604:	9a01      	ldr	r2, [sp, #4]
 8001606:	0436      	lsls	r6, r6, #16
 8001608:	4342      	muls	r2, r0
 800160a:	0409      	lsls	r1, r1, #16
 800160c:	0c36      	lsrs	r6, r6, #16
 800160e:	0003      	movs	r3, r0
 8001610:	430e      	orrs	r6, r1
 8001612:	42b2      	cmp	r2, r6
 8001614:	d900      	bls.n	8001618 <__aeabi_ddiv+0x214>
 8001616:	e153      	b.n	80018c0 <__aeabi_ddiv+0x4bc>
 8001618:	9803      	ldr	r0, [sp, #12]
 800161a:	1ab6      	subs	r6, r6, r2
 800161c:	0002      	movs	r2, r0
 800161e:	042d      	lsls	r5, r5, #16
 8001620:	431d      	orrs	r5, r3
 8001622:	9f02      	ldr	r7, [sp, #8]
 8001624:	042b      	lsls	r3, r5, #16
 8001626:	0c1b      	lsrs	r3, r3, #16
 8001628:	435a      	muls	r2, r3
 800162a:	437b      	muls	r3, r7
 800162c:	469c      	mov	ip, r3
 800162e:	0c29      	lsrs	r1, r5, #16
 8001630:	4348      	muls	r0, r1
 8001632:	0c13      	lsrs	r3, r2, #16
 8001634:	4484      	add	ip, r0
 8001636:	4463      	add	r3, ip
 8001638:	4379      	muls	r1, r7
 800163a:	4298      	cmp	r0, r3
 800163c:	d903      	bls.n	8001646 <__aeabi_ddiv+0x242>
 800163e:	2080      	movs	r0, #128	; 0x80
 8001640:	0240      	lsls	r0, r0, #9
 8001642:	4684      	mov	ip, r0
 8001644:	4461      	add	r1, ip
 8001646:	0c18      	lsrs	r0, r3, #16
 8001648:	0412      	lsls	r2, r2, #16
 800164a:	041b      	lsls	r3, r3, #16
 800164c:	0c12      	lsrs	r2, r2, #16
 800164e:	1841      	adds	r1, r0, r1
 8001650:	189b      	adds	r3, r3, r2
 8001652:	428e      	cmp	r6, r1
 8001654:	d200      	bcs.n	8001658 <__aeabi_ddiv+0x254>
 8001656:	e0ff      	b.n	8001858 <__aeabi_ddiv+0x454>
 8001658:	d100      	bne.n	800165c <__aeabi_ddiv+0x258>
 800165a:	e0fa      	b.n	8001852 <__aeabi_ddiv+0x44e>
 800165c:	2301      	movs	r3, #1
 800165e:	431d      	orrs	r5, r3
 8001660:	4a49      	ldr	r2, [pc, #292]	; (8001788 <__aeabi_ddiv+0x384>)
 8001662:	445a      	add	r2, fp
 8001664:	2a00      	cmp	r2, #0
 8001666:	dc00      	bgt.n	800166a <__aeabi_ddiv+0x266>
 8001668:	e0aa      	b.n	80017c0 <__aeabi_ddiv+0x3bc>
 800166a:	076b      	lsls	r3, r5, #29
 800166c:	d000      	beq.n	8001670 <__aeabi_ddiv+0x26c>
 800166e:	e13d      	b.n	80018ec <__aeabi_ddiv+0x4e8>
 8001670:	08ed      	lsrs	r5, r5, #3
 8001672:	4643      	mov	r3, r8
 8001674:	01db      	lsls	r3, r3, #7
 8001676:	d506      	bpl.n	8001686 <__aeabi_ddiv+0x282>
 8001678:	4642      	mov	r2, r8
 800167a:	4b44      	ldr	r3, [pc, #272]	; (800178c <__aeabi_ddiv+0x388>)
 800167c:	401a      	ands	r2, r3
 800167e:	4690      	mov	r8, r2
 8001680:	2280      	movs	r2, #128	; 0x80
 8001682:	00d2      	lsls	r2, r2, #3
 8001684:	445a      	add	r2, fp
 8001686:	4b42      	ldr	r3, [pc, #264]	; (8001790 <__aeabi_ddiv+0x38c>)
 8001688:	429a      	cmp	r2, r3
 800168a:	dd00      	ble.n	800168e <__aeabi_ddiv+0x28a>
 800168c:	e71f      	b.n	80014ce <__aeabi_ddiv+0xca>
 800168e:	4643      	mov	r3, r8
 8001690:	075b      	lsls	r3, r3, #29
 8001692:	431d      	orrs	r5, r3
 8001694:	4643      	mov	r3, r8
 8001696:	0552      	lsls	r2, r2, #21
 8001698:	025c      	lsls	r4, r3, #9
 800169a:	0b24      	lsrs	r4, r4, #12
 800169c:	0d53      	lsrs	r3, r2, #21
 800169e:	e708      	b.n	80014b2 <__aeabi_ddiv+0xae>
 80016a0:	4652      	mov	r2, sl
 80016a2:	4322      	orrs	r2, r4
 80016a4:	d100      	bne.n	80016a8 <__aeabi_ddiv+0x2a4>
 80016a6:	e07b      	b.n	80017a0 <__aeabi_ddiv+0x39c>
 80016a8:	2c00      	cmp	r4, #0
 80016aa:	d100      	bne.n	80016ae <__aeabi_ddiv+0x2aa>
 80016ac:	e0fa      	b.n	80018a4 <__aeabi_ddiv+0x4a0>
 80016ae:	0020      	movs	r0, r4
 80016b0:	f001 fa5c 	bl	8002b6c <__clzsi2>
 80016b4:	0002      	movs	r2, r0
 80016b6:	3a0b      	subs	r2, #11
 80016b8:	231d      	movs	r3, #29
 80016ba:	0001      	movs	r1, r0
 80016bc:	1a9b      	subs	r3, r3, r2
 80016be:	4652      	mov	r2, sl
 80016c0:	3908      	subs	r1, #8
 80016c2:	40da      	lsrs	r2, r3
 80016c4:	408c      	lsls	r4, r1
 80016c6:	4314      	orrs	r4, r2
 80016c8:	4652      	mov	r2, sl
 80016ca:	408a      	lsls	r2, r1
 80016cc:	4b31      	ldr	r3, [pc, #196]	; (8001794 <__aeabi_ddiv+0x390>)
 80016ce:	4458      	add	r0, fp
 80016d0:	469b      	mov	fp, r3
 80016d2:	4483      	add	fp, r0
 80016d4:	2000      	movs	r0, #0
 80016d6:	e6d5      	b.n	8001484 <__aeabi_ddiv+0x80>
 80016d8:	464b      	mov	r3, r9
 80016da:	4323      	orrs	r3, r4
 80016dc:	4698      	mov	r8, r3
 80016de:	d044      	beq.n	800176a <__aeabi_ddiv+0x366>
 80016e0:	2c00      	cmp	r4, #0
 80016e2:	d100      	bne.n	80016e6 <__aeabi_ddiv+0x2e2>
 80016e4:	e0ce      	b.n	8001884 <__aeabi_ddiv+0x480>
 80016e6:	0020      	movs	r0, r4
 80016e8:	f001 fa40 	bl	8002b6c <__clzsi2>
 80016ec:	0001      	movs	r1, r0
 80016ee:	0002      	movs	r2, r0
 80016f0:	390b      	subs	r1, #11
 80016f2:	231d      	movs	r3, #29
 80016f4:	1a5b      	subs	r3, r3, r1
 80016f6:	4649      	mov	r1, r9
 80016f8:	0010      	movs	r0, r2
 80016fa:	40d9      	lsrs	r1, r3
 80016fc:	3808      	subs	r0, #8
 80016fe:	4084      	lsls	r4, r0
 8001700:	000b      	movs	r3, r1
 8001702:	464d      	mov	r5, r9
 8001704:	4323      	orrs	r3, r4
 8001706:	4698      	mov	r8, r3
 8001708:	4085      	lsls	r5, r0
 800170a:	4823      	ldr	r0, [pc, #140]	; (8001798 <__aeabi_ddiv+0x394>)
 800170c:	1a83      	subs	r3, r0, r2
 800170e:	469b      	mov	fp, r3
 8001710:	2300      	movs	r3, #0
 8001712:	4699      	mov	r9, r3
 8001714:	9300      	str	r3, [sp, #0]
 8001716:	e69a      	b.n	800144e <__aeabi_ddiv+0x4a>
 8001718:	464b      	mov	r3, r9
 800171a:	4323      	orrs	r3, r4
 800171c:	4698      	mov	r8, r3
 800171e:	d11d      	bne.n	800175c <__aeabi_ddiv+0x358>
 8001720:	2308      	movs	r3, #8
 8001722:	4699      	mov	r9, r3
 8001724:	3b06      	subs	r3, #6
 8001726:	2500      	movs	r5, #0
 8001728:	4683      	mov	fp, r0
 800172a:	9300      	str	r3, [sp, #0]
 800172c:	e68f      	b.n	800144e <__aeabi_ddiv+0x4a>
 800172e:	4652      	mov	r2, sl
 8001730:	4322      	orrs	r2, r4
 8001732:	d109      	bne.n	8001748 <__aeabi_ddiv+0x344>
 8001734:	2302      	movs	r3, #2
 8001736:	4649      	mov	r1, r9
 8001738:	4319      	orrs	r1, r3
 800173a:	4b18      	ldr	r3, [pc, #96]	; (800179c <__aeabi_ddiv+0x398>)
 800173c:	4689      	mov	r9, r1
 800173e:	469c      	mov	ip, r3
 8001740:	2400      	movs	r4, #0
 8001742:	2002      	movs	r0, #2
 8001744:	44e3      	add	fp, ip
 8001746:	e69d      	b.n	8001484 <__aeabi_ddiv+0x80>
 8001748:	2303      	movs	r3, #3
 800174a:	464a      	mov	r2, r9
 800174c:	431a      	orrs	r2, r3
 800174e:	4b13      	ldr	r3, [pc, #76]	; (800179c <__aeabi_ddiv+0x398>)
 8001750:	4691      	mov	r9, r2
 8001752:	469c      	mov	ip, r3
 8001754:	4652      	mov	r2, sl
 8001756:	2003      	movs	r0, #3
 8001758:	44e3      	add	fp, ip
 800175a:	e693      	b.n	8001484 <__aeabi_ddiv+0x80>
 800175c:	230c      	movs	r3, #12
 800175e:	4699      	mov	r9, r3
 8001760:	3b09      	subs	r3, #9
 8001762:	46a0      	mov	r8, r4
 8001764:	4683      	mov	fp, r0
 8001766:	9300      	str	r3, [sp, #0]
 8001768:	e671      	b.n	800144e <__aeabi_ddiv+0x4a>
 800176a:	2304      	movs	r3, #4
 800176c:	4699      	mov	r9, r3
 800176e:	2300      	movs	r3, #0
 8001770:	469b      	mov	fp, r3
 8001772:	3301      	adds	r3, #1
 8001774:	2500      	movs	r5, #0
 8001776:	9300      	str	r3, [sp, #0]
 8001778:	e669      	b.n	800144e <__aeabi_ddiv+0x4a>
 800177a:	46c0      	nop			; (mov r8, r8)
 800177c:	000007ff 	.word	0x000007ff
 8001780:	fffffc01 	.word	0xfffffc01
 8001784:	08012cb4 	.word	0x08012cb4
 8001788:	000003ff 	.word	0x000003ff
 800178c:	feffffff 	.word	0xfeffffff
 8001790:	000007fe 	.word	0x000007fe
 8001794:	000003f3 	.word	0x000003f3
 8001798:	fffffc0d 	.word	0xfffffc0d
 800179c:	fffff801 	.word	0xfffff801
 80017a0:	4649      	mov	r1, r9
 80017a2:	2301      	movs	r3, #1
 80017a4:	4319      	orrs	r1, r3
 80017a6:	4689      	mov	r9, r1
 80017a8:	2400      	movs	r4, #0
 80017aa:	2001      	movs	r0, #1
 80017ac:	e66a      	b.n	8001484 <__aeabi_ddiv+0x80>
 80017ae:	2300      	movs	r3, #0
 80017b0:	2480      	movs	r4, #128	; 0x80
 80017b2:	469a      	mov	sl, r3
 80017b4:	2500      	movs	r5, #0
 80017b6:	4b8a      	ldr	r3, [pc, #552]	; (80019e0 <__aeabi_ddiv+0x5dc>)
 80017b8:	0324      	lsls	r4, r4, #12
 80017ba:	e67a      	b.n	80014b2 <__aeabi_ddiv+0xae>
 80017bc:	2501      	movs	r5, #1
 80017be:	426d      	negs	r5, r5
 80017c0:	2301      	movs	r3, #1
 80017c2:	1a9b      	subs	r3, r3, r2
 80017c4:	2b38      	cmp	r3, #56	; 0x38
 80017c6:	dd00      	ble.n	80017ca <__aeabi_ddiv+0x3c6>
 80017c8:	e670      	b.n	80014ac <__aeabi_ddiv+0xa8>
 80017ca:	2b1f      	cmp	r3, #31
 80017cc:	dc00      	bgt.n	80017d0 <__aeabi_ddiv+0x3cc>
 80017ce:	e0bf      	b.n	8001950 <__aeabi_ddiv+0x54c>
 80017d0:	211f      	movs	r1, #31
 80017d2:	4249      	negs	r1, r1
 80017d4:	1a8a      	subs	r2, r1, r2
 80017d6:	4641      	mov	r1, r8
 80017d8:	40d1      	lsrs	r1, r2
 80017da:	000a      	movs	r2, r1
 80017dc:	2b20      	cmp	r3, #32
 80017de:	d004      	beq.n	80017ea <__aeabi_ddiv+0x3e6>
 80017e0:	4641      	mov	r1, r8
 80017e2:	4b80      	ldr	r3, [pc, #512]	; (80019e4 <__aeabi_ddiv+0x5e0>)
 80017e4:	445b      	add	r3, fp
 80017e6:	4099      	lsls	r1, r3
 80017e8:	430d      	orrs	r5, r1
 80017ea:	1e6b      	subs	r3, r5, #1
 80017ec:	419d      	sbcs	r5, r3
 80017ee:	2307      	movs	r3, #7
 80017f0:	432a      	orrs	r2, r5
 80017f2:	001d      	movs	r5, r3
 80017f4:	2400      	movs	r4, #0
 80017f6:	4015      	ands	r5, r2
 80017f8:	4213      	tst	r3, r2
 80017fa:	d100      	bne.n	80017fe <__aeabi_ddiv+0x3fa>
 80017fc:	e0d4      	b.n	80019a8 <__aeabi_ddiv+0x5a4>
 80017fe:	210f      	movs	r1, #15
 8001800:	2300      	movs	r3, #0
 8001802:	4011      	ands	r1, r2
 8001804:	2904      	cmp	r1, #4
 8001806:	d100      	bne.n	800180a <__aeabi_ddiv+0x406>
 8001808:	e0cb      	b.n	80019a2 <__aeabi_ddiv+0x59e>
 800180a:	1d11      	adds	r1, r2, #4
 800180c:	4291      	cmp	r1, r2
 800180e:	4192      	sbcs	r2, r2
 8001810:	4252      	negs	r2, r2
 8001812:	189b      	adds	r3, r3, r2
 8001814:	000a      	movs	r2, r1
 8001816:	0219      	lsls	r1, r3, #8
 8001818:	d400      	bmi.n	800181c <__aeabi_ddiv+0x418>
 800181a:	e0c2      	b.n	80019a2 <__aeabi_ddiv+0x59e>
 800181c:	2301      	movs	r3, #1
 800181e:	2400      	movs	r4, #0
 8001820:	2500      	movs	r5, #0
 8001822:	e646      	b.n	80014b2 <__aeabi_ddiv+0xae>
 8001824:	2380      	movs	r3, #128	; 0x80
 8001826:	4641      	mov	r1, r8
 8001828:	031b      	lsls	r3, r3, #12
 800182a:	4219      	tst	r1, r3
 800182c:	d008      	beq.n	8001840 <__aeabi_ddiv+0x43c>
 800182e:	421c      	tst	r4, r3
 8001830:	d106      	bne.n	8001840 <__aeabi_ddiv+0x43c>
 8001832:	431c      	orrs	r4, r3
 8001834:	0324      	lsls	r4, r4, #12
 8001836:	46ba      	mov	sl, r7
 8001838:	0015      	movs	r5, r2
 800183a:	4b69      	ldr	r3, [pc, #420]	; (80019e0 <__aeabi_ddiv+0x5dc>)
 800183c:	0b24      	lsrs	r4, r4, #12
 800183e:	e638      	b.n	80014b2 <__aeabi_ddiv+0xae>
 8001840:	2480      	movs	r4, #128	; 0x80
 8001842:	4643      	mov	r3, r8
 8001844:	0324      	lsls	r4, r4, #12
 8001846:	431c      	orrs	r4, r3
 8001848:	0324      	lsls	r4, r4, #12
 800184a:	46b2      	mov	sl, r6
 800184c:	4b64      	ldr	r3, [pc, #400]	; (80019e0 <__aeabi_ddiv+0x5dc>)
 800184e:	0b24      	lsrs	r4, r4, #12
 8001850:	e62f      	b.n	80014b2 <__aeabi_ddiv+0xae>
 8001852:	2b00      	cmp	r3, #0
 8001854:	d100      	bne.n	8001858 <__aeabi_ddiv+0x454>
 8001856:	e703      	b.n	8001660 <__aeabi_ddiv+0x25c>
 8001858:	19a6      	adds	r6, r4, r6
 800185a:	1e68      	subs	r0, r5, #1
 800185c:	42a6      	cmp	r6, r4
 800185e:	d200      	bcs.n	8001862 <__aeabi_ddiv+0x45e>
 8001860:	e08d      	b.n	800197e <__aeabi_ddiv+0x57a>
 8001862:	428e      	cmp	r6, r1
 8001864:	d200      	bcs.n	8001868 <__aeabi_ddiv+0x464>
 8001866:	e0a3      	b.n	80019b0 <__aeabi_ddiv+0x5ac>
 8001868:	d100      	bne.n	800186c <__aeabi_ddiv+0x468>
 800186a:	e0b3      	b.n	80019d4 <__aeabi_ddiv+0x5d0>
 800186c:	0005      	movs	r5, r0
 800186e:	e6f5      	b.n	800165c <__aeabi_ddiv+0x258>
 8001870:	42aa      	cmp	r2, r5
 8001872:	d900      	bls.n	8001876 <__aeabi_ddiv+0x472>
 8001874:	e639      	b.n	80014ea <__aeabi_ddiv+0xe6>
 8001876:	4643      	mov	r3, r8
 8001878:	07de      	lsls	r6, r3, #31
 800187a:	0858      	lsrs	r0, r3, #1
 800187c:	086b      	lsrs	r3, r5, #1
 800187e:	431e      	orrs	r6, r3
 8001880:	07ed      	lsls	r5, r5, #31
 8001882:	e639      	b.n	80014f8 <__aeabi_ddiv+0xf4>
 8001884:	4648      	mov	r0, r9
 8001886:	f001 f971 	bl	8002b6c <__clzsi2>
 800188a:	0001      	movs	r1, r0
 800188c:	0002      	movs	r2, r0
 800188e:	3115      	adds	r1, #21
 8001890:	3220      	adds	r2, #32
 8001892:	291c      	cmp	r1, #28
 8001894:	dc00      	bgt.n	8001898 <__aeabi_ddiv+0x494>
 8001896:	e72c      	b.n	80016f2 <__aeabi_ddiv+0x2ee>
 8001898:	464b      	mov	r3, r9
 800189a:	3808      	subs	r0, #8
 800189c:	4083      	lsls	r3, r0
 800189e:	2500      	movs	r5, #0
 80018a0:	4698      	mov	r8, r3
 80018a2:	e732      	b.n	800170a <__aeabi_ddiv+0x306>
 80018a4:	f001 f962 	bl	8002b6c <__clzsi2>
 80018a8:	0003      	movs	r3, r0
 80018aa:	001a      	movs	r2, r3
 80018ac:	3215      	adds	r2, #21
 80018ae:	3020      	adds	r0, #32
 80018b0:	2a1c      	cmp	r2, #28
 80018b2:	dc00      	bgt.n	80018b6 <__aeabi_ddiv+0x4b2>
 80018b4:	e700      	b.n	80016b8 <__aeabi_ddiv+0x2b4>
 80018b6:	4654      	mov	r4, sl
 80018b8:	3b08      	subs	r3, #8
 80018ba:	2200      	movs	r2, #0
 80018bc:	409c      	lsls	r4, r3
 80018be:	e705      	b.n	80016cc <__aeabi_ddiv+0x2c8>
 80018c0:	1936      	adds	r6, r6, r4
 80018c2:	3b01      	subs	r3, #1
 80018c4:	42b4      	cmp	r4, r6
 80018c6:	d900      	bls.n	80018ca <__aeabi_ddiv+0x4c6>
 80018c8:	e6a6      	b.n	8001618 <__aeabi_ddiv+0x214>
 80018ca:	42b2      	cmp	r2, r6
 80018cc:	d800      	bhi.n	80018d0 <__aeabi_ddiv+0x4cc>
 80018ce:	e6a3      	b.n	8001618 <__aeabi_ddiv+0x214>
 80018d0:	1e83      	subs	r3, r0, #2
 80018d2:	1936      	adds	r6, r6, r4
 80018d4:	e6a0      	b.n	8001618 <__aeabi_ddiv+0x214>
 80018d6:	1909      	adds	r1, r1, r4
 80018d8:	3d01      	subs	r5, #1
 80018da:	428c      	cmp	r4, r1
 80018dc:	d900      	bls.n	80018e0 <__aeabi_ddiv+0x4dc>
 80018de:	e68d      	b.n	80015fc <__aeabi_ddiv+0x1f8>
 80018e0:	428a      	cmp	r2, r1
 80018e2:	d800      	bhi.n	80018e6 <__aeabi_ddiv+0x4e2>
 80018e4:	e68a      	b.n	80015fc <__aeabi_ddiv+0x1f8>
 80018e6:	1e85      	subs	r5, r0, #2
 80018e8:	1909      	adds	r1, r1, r4
 80018ea:	e687      	b.n	80015fc <__aeabi_ddiv+0x1f8>
 80018ec:	230f      	movs	r3, #15
 80018ee:	402b      	ands	r3, r5
 80018f0:	2b04      	cmp	r3, #4
 80018f2:	d100      	bne.n	80018f6 <__aeabi_ddiv+0x4f2>
 80018f4:	e6bc      	b.n	8001670 <__aeabi_ddiv+0x26c>
 80018f6:	2305      	movs	r3, #5
 80018f8:	425b      	negs	r3, r3
 80018fa:	42ab      	cmp	r3, r5
 80018fc:	419b      	sbcs	r3, r3
 80018fe:	3504      	adds	r5, #4
 8001900:	425b      	negs	r3, r3
 8001902:	08ed      	lsrs	r5, r5, #3
 8001904:	4498      	add	r8, r3
 8001906:	e6b4      	b.n	8001672 <__aeabi_ddiv+0x26e>
 8001908:	42af      	cmp	r7, r5
 800190a:	d900      	bls.n	800190e <__aeabi_ddiv+0x50a>
 800190c:	e660      	b.n	80015d0 <__aeabi_ddiv+0x1cc>
 800190e:	4282      	cmp	r2, r0
 8001910:	d804      	bhi.n	800191c <__aeabi_ddiv+0x518>
 8001912:	d000      	beq.n	8001916 <__aeabi_ddiv+0x512>
 8001914:	e65c      	b.n	80015d0 <__aeabi_ddiv+0x1cc>
 8001916:	42ae      	cmp	r6, r5
 8001918:	d800      	bhi.n	800191c <__aeabi_ddiv+0x518>
 800191a:	e659      	b.n	80015d0 <__aeabi_ddiv+0x1cc>
 800191c:	2302      	movs	r3, #2
 800191e:	425b      	negs	r3, r3
 8001920:	469c      	mov	ip, r3
 8001922:	9b00      	ldr	r3, [sp, #0]
 8001924:	44e0      	add	r8, ip
 8001926:	469c      	mov	ip, r3
 8001928:	4465      	add	r5, ip
 800192a:	429d      	cmp	r5, r3
 800192c:	419b      	sbcs	r3, r3
 800192e:	425b      	negs	r3, r3
 8001930:	191b      	adds	r3, r3, r4
 8001932:	18c0      	adds	r0, r0, r3
 8001934:	e64d      	b.n	80015d2 <__aeabi_ddiv+0x1ce>
 8001936:	428a      	cmp	r2, r1
 8001938:	d800      	bhi.n	800193c <__aeabi_ddiv+0x538>
 800193a:	e60e      	b.n	800155a <__aeabi_ddiv+0x156>
 800193c:	1e83      	subs	r3, r0, #2
 800193e:	1909      	adds	r1, r1, r4
 8001940:	e60b      	b.n	800155a <__aeabi_ddiv+0x156>
 8001942:	428a      	cmp	r2, r1
 8001944:	d800      	bhi.n	8001948 <__aeabi_ddiv+0x544>
 8001946:	e5f4      	b.n	8001532 <__aeabi_ddiv+0x12e>
 8001948:	1e83      	subs	r3, r0, #2
 800194a:	4698      	mov	r8, r3
 800194c:	1909      	adds	r1, r1, r4
 800194e:	e5f0      	b.n	8001532 <__aeabi_ddiv+0x12e>
 8001950:	4925      	ldr	r1, [pc, #148]	; (80019e8 <__aeabi_ddiv+0x5e4>)
 8001952:	0028      	movs	r0, r5
 8001954:	4459      	add	r1, fp
 8001956:	408d      	lsls	r5, r1
 8001958:	4642      	mov	r2, r8
 800195a:	408a      	lsls	r2, r1
 800195c:	1e69      	subs	r1, r5, #1
 800195e:	418d      	sbcs	r5, r1
 8001960:	4641      	mov	r1, r8
 8001962:	40d8      	lsrs	r0, r3
 8001964:	40d9      	lsrs	r1, r3
 8001966:	4302      	orrs	r2, r0
 8001968:	432a      	orrs	r2, r5
 800196a:	000b      	movs	r3, r1
 800196c:	0751      	lsls	r1, r2, #29
 800196e:	d100      	bne.n	8001972 <__aeabi_ddiv+0x56e>
 8001970:	e751      	b.n	8001816 <__aeabi_ddiv+0x412>
 8001972:	210f      	movs	r1, #15
 8001974:	4011      	ands	r1, r2
 8001976:	2904      	cmp	r1, #4
 8001978:	d000      	beq.n	800197c <__aeabi_ddiv+0x578>
 800197a:	e746      	b.n	800180a <__aeabi_ddiv+0x406>
 800197c:	e74b      	b.n	8001816 <__aeabi_ddiv+0x412>
 800197e:	0005      	movs	r5, r0
 8001980:	428e      	cmp	r6, r1
 8001982:	d000      	beq.n	8001986 <__aeabi_ddiv+0x582>
 8001984:	e66a      	b.n	800165c <__aeabi_ddiv+0x258>
 8001986:	9a00      	ldr	r2, [sp, #0]
 8001988:	4293      	cmp	r3, r2
 800198a:	d000      	beq.n	800198e <__aeabi_ddiv+0x58a>
 800198c:	e666      	b.n	800165c <__aeabi_ddiv+0x258>
 800198e:	e667      	b.n	8001660 <__aeabi_ddiv+0x25c>
 8001990:	4a16      	ldr	r2, [pc, #88]	; (80019ec <__aeabi_ddiv+0x5e8>)
 8001992:	445a      	add	r2, fp
 8001994:	2a00      	cmp	r2, #0
 8001996:	dc00      	bgt.n	800199a <__aeabi_ddiv+0x596>
 8001998:	e710      	b.n	80017bc <__aeabi_ddiv+0x3b8>
 800199a:	2301      	movs	r3, #1
 800199c:	2500      	movs	r5, #0
 800199e:	4498      	add	r8, r3
 80019a0:	e667      	b.n	8001672 <__aeabi_ddiv+0x26e>
 80019a2:	075d      	lsls	r5, r3, #29
 80019a4:	025b      	lsls	r3, r3, #9
 80019a6:	0b1c      	lsrs	r4, r3, #12
 80019a8:	08d2      	lsrs	r2, r2, #3
 80019aa:	2300      	movs	r3, #0
 80019ac:	4315      	orrs	r5, r2
 80019ae:	e580      	b.n	80014b2 <__aeabi_ddiv+0xae>
 80019b0:	9800      	ldr	r0, [sp, #0]
 80019b2:	3d02      	subs	r5, #2
 80019b4:	0042      	lsls	r2, r0, #1
 80019b6:	4282      	cmp	r2, r0
 80019b8:	41bf      	sbcs	r7, r7
 80019ba:	427f      	negs	r7, r7
 80019bc:	193c      	adds	r4, r7, r4
 80019be:	1936      	adds	r6, r6, r4
 80019c0:	9200      	str	r2, [sp, #0]
 80019c2:	e7dd      	b.n	8001980 <__aeabi_ddiv+0x57c>
 80019c4:	2480      	movs	r4, #128	; 0x80
 80019c6:	4643      	mov	r3, r8
 80019c8:	0324      	lsls	r4, r4, #12
 80019ca:	431c      	orrs	r4, r3
 80019cc:	0324      	lsls	r4, r4, #12
 80019ce:	4b04      	ldr	r3, [pc, #16]	; (80019e0 <__aeabi_ddiv+0x5dc>)
 80019d0:	0b24      	lsrs	r4, r4, #12
 80019d2:	e56e      	b.n	80014b2 <__aeabi_ddiv+0xae>
 80019d4:	9a00      	ldr	r2, [sp, #0]
 80019d6:	429a      	cmp	r2, r3
 80019d8:	d3ea      	bcc.n	80019b0 <__aeabi_ddiv+0x5ac>
 80019da:	0005      	movs	r5, r0
 80019dc:	e7d3      	b.n	8001986 <__aeabi_ddiv+0x582>
 80019de:	46c0      	nop			; (mov r8, r8)
 80019e0:	000007ff 	.word	0x000007ff
 80019e4:	0000043e 	.word	0x0000043e
 80019e8:	0000041e 	.word	0x0000041e
 80019ec:	000003ff 	.word	0x000003ff

080019f0 <__eqdf2>:
 80019f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019f2:	464e      	mov	r6, r9
 80019f4:	4645      	mov	r5, r8
 80019f6:	46de      	mov	lr, fp
 80019f8:	4657      	mov	r7, sl
 80019fa:	4690      	mov	r8, r2
 80019fc:	b5e0      	push	{r5, r6, r7, lr}
 80019fe:	0017      	movs	r7, r2
 8001a00:	031a      	lsls	r2, r3, #12
 8001a02:	0b12      	lsrs	r2, r2, #12
 8001a04:	0005      	movs	r5, r0
 8001a06:	4684      	mov	ip, r0
 8001a08:	4819      	ldr	r0, [pc, #100]	; (8001a70 <__eqdf2+0x80>)
 8001a0a:	030e      	lsls	r6, r1, #12
 8001a0c:	004c      	lsls	r4, r1, #1
 8001a0e:	4691      	mov	r9, r2
 8001a10:	005a      	lsls	r2, r3, #1
 8001a12:	0fdb      	lsrs	r3, r3, #31
 8001a14:	469b      	mov	fp, r3
 8001a16:	0b36      	lsrs	r6, r6, #12
 8001a18:	0d64      	lsrs	r4, r4, #21
 8001a1a:	0fc9      	lsrs	r1, r1, #31
 8001a1c:	0d52      	lsrs	r2, r2, #21
 8001a1e:	4284      	cmp	r4, r0
 8001a20:	d019      	beq.n	8001a56 <__eqdf2+0x66>
 8001a22:	4282      	cmp	r2, r0
 8001a24:	d010      	beq.n	8001a48 <__eqdf2+0x58>
 8001a26:	2001      	movs	r0, #1
 8001a28:	4294      	cmp	r4, r2
 8001a2a:	d10e      	bne.n	8001a4a <__eqdf2+0x5a>
 8001a2c:	454e      	cmp	r6, r9
 8001a2e:	d10c      	bne.n	8001a4a <__eqdf2+0x5a>
 8001a30:	2001      	movs	r0, #1
 8001a32:	45c4      	cmp	ip, r8
 8001a34:	d109      	bne.n	8001a4a <__eqdf2+0x5a>
 8001a36:	4559      	cmp	r1, fp
 8001a38:	d017      	beq.n	8001a6a <__eqdf2+0x7a>
 8001a3a:	2c00      	cmp	r4, #0
 8001a3c:	d105      	bne.n	8001a4a <__eqdf2+0x5a>
 8001a3e:	0030      	movs	r0, r6
 8001a40:	4328      	orrs	r0, r5
 8001a42:	1e43      	subs	r3, r0, #1
 8001a44:	4198      	sbcs	r0, r3
 8001a46:	e000      	b.n	8001a4a <__eqdf2+0x5a>
 8001a48:	2001      	movs	r0, #1
 8001a4a:	bcf0      	pop	{r4, r5, r6, r7}
 8001a4c:	46bb      	mov	fp, r7
 8001a4e:	46b2      	mov	sl, r6
 8001a50:	46a9      	mov	r9, r5
 8001a52:	46a0      	mov	r8, r4
 8001a54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a56:	0033      	movs	r3, r6
 8001a58:	2001      	movs	r0, #1
 8001a5a:	432b      	orrs	r3, r5
 8001a5c:	d1f5      	bne.n	8001a4a <__eqdf2+0x5a>
 8001a5e:	42a2      	cmp	r2, r4
 8001a60:	d1f3      	bne.n	8001a4a <__eqdf2+0x5a>
 8001a62:	464b      	mov	r3, r9
 8001a64:	433b      	orrs	r3, r7
 8001a66:	d1f0      	bne.n	8001a4a <__eqdf2+0x5a>
 8001a68:	e7e2      	b.n	8001a30 <__eqdf2+0x40>
 8001a6a:	2000      	movs	r0, #0
 8001a6c:	e7ed      	b.n	8001a4a <__eqdf2+0x5a>
 8001a6e:	46c0      	nop			; (mov r8, r8)
 8001a70:	000007ff 	.word	0x000007ff

08001a74 <__gedf2>:
 8001a74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a76:	4647      	mov	r7, r8
 8001a78:	46ce      	mov	lr, r9
 8001a7a:	0004      	movs	r4, r0
 8001a7c:	0018      	movs	r0, r3
 8001a7e:	0016      	movs	r6, r2
 8001a80:	031b      	lsls	r3, r3, #12
 8001a82:	0b1b      	lsrs	r3, r3, #12
 8001a84:	4d2d      	ldr	r5, [pc, #180]	; (8001b3c <__gedf2+0xc8>)
 8001a86:	004a      	lsls	r2, r1, #1
 8001a88:	4699      	mov	r9, r3
 8001a8a:	b580      	push	{r7, lr}
 8001a8c:	0043      	lsls	r3, r0, #1
 8001a8e:	030f      	lsls	r7, r1, #12
 8001a90:	46a4      	mov	ip, r4
 8001a92:	46b0      	mov	r8, r6
 8001a94:	0b3f      	lsrs	r7, r7, #12
 8001a96:	0d52      	lsrs	r2, r2, #21
 8001a98:	0fc9      	lsrs	r1, r1, #31
 8001a9a:	0d5b      	lsrs	r3, r3, #21
 8001a9c:	0fc0      	lsrs	r0, r0, #31
 8001a9e:	42aa      	cmp	r2, r5
 8001aa0:	d021      	beq.n	8001ae6 <__gedf2+0x72>
 8001aa2:	42ab      	cmp	r3, r5
 8001aa4:	d013      	beq.n	8001ace <__gedf2+0x5a>
 8001aa6:	2a00      	cmp	r2, #0
 8001aa8:	d122      	bne.n	8001af0 <__gedf2+0x7c>
 8001aaa:	433c      	orrs	r4, r7
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d102      	bne.n	8001ab6 <__gedf2+0x42>
 8001ab0:	464d      	mov	r5, r9
 8001ab2:	432e      	orrs	r6, r5
 8001ab4:	d022      	beq.n	8001afc <__gedf2+0x88>
 8001ab6:	2c00      	cmp	r4, #0
 8001ab8:	d010      	beq.n	8001adc <__gedf2+0x68>
 8001aba:	4281      	cmp	r1, r0
 8001abc:	d022      	beq.n	8001b04 <__gedf2+0x90>
 8001abe:	2002      	movs	r0, #2
 8001ac0:	3901      	subs	r1, #1
 8001ac2:	4008      	ands	r0, r1
 8001ac4:	3801      	subs	r0, #1
 8001ac6:	bcc0      	pop	{r6, r7}
 8001ac8:	46b9      	mov	r9, r7
 8001aca:	46b0      	mov	r8, r6
 8001acc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ace:	464d      	mov	r5, r9
 8001ad0:	432e      	orrs	r6, r5
 8001ad2:	d129      	bne.n	8001b28 <__gedf2+0xb4>
 8001ad4:	2a00      	cmp	r2, #0
 8001ad6:	d1f0      	bne.n	8001aba <__gedf2+0x46>
 8001ad8:	433c      	orrs	r4, r7
 8001ada:	d1ee      	bne.n	8001aba <__gedf2+0x46>
 8001adc:	2800      	cmp	r0, #0
 8001ade:	d1f2      	bne.n	8001ac6 <__gedf2+0x52>
 8001ae0:	2001      	movs	r0, #1
 8001ae2:	4240      	negs	r0, r0
 8001ae4:	e7ef      	b.n	8001ac6 <__gedf2+0x52>
 8001ae6:	003d      	movs	r5, r7
 8001ae8:	4325      	orrs	r5, r4
 8001aea:	d11d      	bne.n	8001b28 <__gedf2+0xb4>
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d0ee      	beq.n	8001ace <__gedf2+0x5a>
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d1e2      	bne.n	8001aba <__gedf2+0x46>
 8001af4:	464c      	mov	r4, r9
 8001af6:	4326      	orrs	r6, r4
 8001af8:	d1df      	bne.n	8001aba <__gedf2+0x46>
 8001afa:	e7e0      	b.n	8001abe <__gedf2+0x4a>
 8001afc:	2000      	movs	r0, #0
 8001afe:	2c00      	cmp	r4, #0
 8001b00:	d0e1      	beq.n	8001ac6 <__gedf2+0x52>
 8001b02:	e7dc      	b.n	8001abe <__gedf2+0x4a>
 8001b04:	429a      	cmp	r2, r3
 8001b06:	dc0a      	bgt.n	8001b1e <__gedf2+0xaa>
 8001b08:	dbe8      	blt.n	8001adc <__gedf2+0x68>
 8001b0a:	454f      	cmp	r7, r9
 8001b0c:	d8d7      	bhi.n	8001abe <__gedf2+0x4a>
 8001b0e:	d00e      	beq.n	8001b2e <__gedf2+0xba>
 8001b10:	2000      	movs	r0, #0
 8001b12:	454f      	cmp	r7, r9
 8001b14:	d2d7      	bcs.n	8001ac6 <__gedf2+0x52>
 8001b16:	2900      	cmp	r1, #0
 8001b18:	d0e2      	beq.n	8001ae0 <__gedf2+0x6c>
 8001b1a:	0008      	movs	r0, r1
 8001b1c:	e7d3      	b.n	8001ac6 <__gedf2+0x52>
 8001b1e:	4243      	negs	r3, r0
 8001b20:	4158      	adcs	r0, r3
 8001b22:	0040      	lsls	r0, r0, #1
 8001b24:	3801      	subs	r0, #1
 8001b26:	e7ce      	b.n	8001ac6 <__gedf2+0x52>
 8001b28:	2002      	movs	r0, #2
 8001b2a:	4240      	negs	r0, r0
 8001b2c:	e7cb      	b.n	8001ac6 <__gedf2+0x52>
 8001b2e:	45c4      	cmp	ip, r8
 8001b30:	d8c5      	bhi.n	8001abe <__gedf2+0x4a>
 8001b32:	2000      	movs	r0, #0
 8001b34:	45c4      	cmp	ip, r8
 8001b36:	d2c6      	bcs.n	8001ac6 <__gedf2+0x52>
 8001b38:	e7ed      	b.n	8001b16 <__gedf2+0xa2>
 8001b3a:	46c0      	nop			; (mov r8, r8)
 8001b3c:	000007ff 	.word	0x000007ff

08001b40 <__ledf2>:
 8001b40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b42:	4647      	mov	r7, r8
 8001b44:	46ce      	mov	lr, r9
 8001b46:	0004      	movs	r4, r0
 8001b48:	0018      	movs	r0, r3
 8001b4a:	0016      	movs	r6, r2
 8001b4c:	031b      	lsls	r3, r3, #12
 8001b4e:	0b1b      	lsrs	r3, r3, #12
 8001b50:	4d2c      	ldr	r5, [pc, #176]	; (8001c04 <__ledf2+0xc4>)
 8001b52:	004a      	lsls	r2, r1, #1
 8001b54:	4699      	mov	r9, r3
 8001b56:	b580      	push	{r7, lr}
 8001b58:	0043      	lsls	r3, r0, #1
 8001b5a:	030f      	lsls	r7, r1, #12
 8001b5c:	46a4      	mov	ip, r4
 8001b5e:	46b0      	mov	r8, r6
 8001b60:	0b3f      	lsrs	r7, r7, #12
 8001b62:	0d52      	lsrs	r2, r2, #21
 8001b64:	0fc9      	lsrs	r1, r1, #31
 8001b66:	0d5b      	lsrs	r3, r3, #21
 8001b68:	0fc0      	lsrs	r0, r0, #31
 8001b6a:	42aa      	cmp	r2, r5
 8001b6c:	d00d      	beq.n	8001b8a <__ledf2+0x4a>
 8001b6e:	42ab      	cmp	r3, r5
 8001b70:	d010      	beq.n	8001b94 <__ledf2+0x54>
 8001b72:	2a00      	cmp	r2, #0
 8001b74:	d127      	bne.n	8001bc6 <__ledf2+0x86>
 8001b76:	433c      	orrs	r4, r7
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d111      	bne.n	8001ba0 <__ledf2+0x60>
 8001b7c:	464d      	mov	r5, r9
 8001b7e:	432e      	orrs	r6, r5
 8001b80:	d10e      	bne.n	8001ba0 <__ledf2+0x60>
 8001b82:	2000      	movs	r0, #0
 8001b84:	2c00      	cmp	r4, #0
 8001b86:	d015      	beq.n	8001bb4 <__ledf2+0x74>
 8001b88:	e00e      	b.n	8001ba8 <__ledf2+0x68>
 8001b8a:	003d      	movs	r5, r7
 8001b8c:	4325      	orrs	r5, r4
 8001b8e:	d110      	bne.n	8001bb2 <__ledf2+0x72>
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d118      	bne.n	8001bc6 <__ledf2+0x86>
 8001b94:	464d      	mov	r5, r9
 8001b96:	432e      	orrs	r6, r5
 8001b98:	d10b      	bne.n	8001bb2 <__ledf2+0x72>
 8001b9a:	2a00      	cmp	r2, #0
 8001b9c:	d102      	bne.n	8001ba4 <__ledf2+0x64>
 8001b9e:	433c      	orrs	r4, r7
 8001ba0:	2c00      	cmp	r4, #0
 8001ba2:	d00b      	beq.n	8001bbc <__ledf2+0x7c>
 8001ba4:	4281      	cmp	r1, r0
 8001ba6:	d014      	beq.n	8001bd2 <__ledf2+0x92>
 8001ba8:	2002      	movs	r0, #2
 8001baa:	3901      	subs	r1, #1
 8001bac:	4008      	ands	r0, r1
 8001bae:	3801      	subs	r0, #1
 8001bb0:	e000      	b.n	8001bb4 <__ledf2+0x74>
 8001bb2:	2002      	movs	r0, #2
 8001bb4:	bcc0      	pop	{r6, r7}
 8001bb6:	46b9      	mov	r9, r7
 8001bb8:	46b0      	mov	r8, r6
 8001bba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bbc:	2800      	cmp	r0, #0
 8001bbe:	d1f9      	bne.n	8001bb4 <__ledf2+0x74>
 8001bc0:	2001      	movs	r0, #1
 8001bc2:	4240      	negs	r0, r0
 8001bc4:	e7f6      	b.n	8001bb4 <__ledf2+0x74>
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d1ec      	bne.n	8001ba4 <__ledf2+0x64>
 8001bca:	464c      	mov	r4, r9
 8001bcc:	4326      	orrs	r6, r4
 8001bce:	d1e9      	bne.n	8001ba4 <__ledf2+0x64>
 8001bd0:	e7ea      	b.n	8001ba8 <__ledf2+0x68>
 8001bd2:	429a      	cmp	r2, r3
 8001bd4:	dd04      	ble.n	8001be0 <__ledf2+0xa0>
 8001bd6:	4243      	negs	r3, r0
 8001bd8:	4158      	adcs	r0, r3
 8001bda:	0040      	lsls	r0, r0, #1
 8001bdc:	3801      	subs	r0, #1
 8001bde:	e7e9      	b.n	8001bb4 <__ledf2+0x74>
 8001be0:	429a      	cmp	r2, r3
 8001be2:	dbeb      	blt.n	8001bbc <__ledf2+0x7c>
 8001be4:	454f      	cmp	r7, r9
 8001be6:	d8df      	bhi.n	8001ba8 <__ledf2+0x68>
 8001be8:	d006      	beq.n	8001bf8 <__ledf2+0xb8>
 8001bea:	2000      	movs	r0, #0
 8001bec:	454f      	cmp	r7, r9
 8001bee:	d2e1      	bcs.n	8001bb4 <__ledf2+0x74>
 8001bf0:	2900      	cmp	r1, #0
 8001bf2:	d0e5      	beq.n	8001bc0 <__ledf2+0x80>
 8001bf4:	0008      	movs	r0, r1
 8001bf6:	e7dd      	b.n	8001bb4 <__ledf2+0x74>
 8001bf8:	45c4      	cmp	ip, r8
 8001bfa:	d8d5      	bhi.n	8001ba8 <__ledf2+0x68>
 8001bfc:	2000      	movs	r0, #0
 8001bfe:	45c4      	cmp	ip, r8
 8001c00:	d2d8      	bcs.n	8001bb4 <__ledf2+0x74>
 8001c02:	e7f5      	b.n	8001bf0 <__ledf2+0xb0>
 8001c04:	000007ff 	.word	0x000007ff

08001c08 <__aeabi_dmul>:
 8001c08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c0a:	4657      	mov	r7, sl
 8001c0c:	464e      	mov	r6, r9
 8001c0e:	4645      	mov	r5, r8
 8001c10:	46de      	mov	lr, fp
 8001c12:	b5e0      	push	{r5, r6, r7, lr}
 8001c14:	4698      	mov	r8, r3
 8001c16:	030c      	lsls	r4, r1, #12
 8001c18:	004b      	lsls	r3, r1, #1
 8001c1a:	0006      	movs	r6, r0
 8001c1c:	4692      	mov	sl, r2
 8001c1e:	b087      	sub	sp, #28
 8001c20:	0b24      	lsrs	r4, r4, #12
 8001c22:	0d5b      	lsrs	r3, r3, #21
 8001c24:	0fcf      	lsrs	r7, r1, #31
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d100      	bne.n	8001c2c <__aeabi_dmul+0x24>
 8001c2a:	e15c      	b.n	8001ee6 <__aeabi_dmul+0x2de>
 8001c2c:	4ad9      	ldr	r2, [pc, #868]	; (8001f94 <__aeabi_dmul+0x38c>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d100      	bne.n	8001c34 <__aeabi_dmul+0x2c>
 8001c32:	e175      	b.n	8001f20 <__aeabi_dmul+0x318>
 8001c34:	0f42      	lsrs	r2, r0, #29
 8001c36:	00e4      	lsls	r4, r4, #3
 8001c38:	4314      	orrs	r4, r2
 8001c3a:	2280      	movs	r2, #128	; 0x80
 8001c3c:	0412      	lsls	r2, r2, #16
 8001c3e:	4314      	orrs	r4, r2
 8001c40:	4ad5      	ldr	r2, [pc, #852]	; (8001f98 <__aeabi_dmul+0x390>)
 8001c42:	00c5      	lsls	r5, r0, #3
 8001c44:	4694      	mov	ip, r2
 8001c46:	4463      	add	r3, ip
 8001c48:	9300      	str	r3, [sp, #0]
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	4699      	mov	r9, r3
 8001c4e:	469b      	mov	fp, r3
 8001c50:	4643      	mov	r3, r8
 8001c52:	4642      	mov	r2, r8
 8001c54:	031e      	lsls	r6, r3, #12
 8001c56:	0fd2      	lsrs	r2, r2, #31
 8001c58:	005b      	lsls	r3, r3, #1
 8001c5a:	4650      	mov	r0, sl
 8001c5c:	4690      	mov	r8, r2
 8001c5e:	0b36      	lsrs	r6, r6, #12
 8001c60:	0d5b      	lsrs	r3, r3, #21
 8001c62:	d100      	bne.n	8001c66 <__aeabi_dmul+0x5e>
 8001c64:	e120      	b.n	8001ea8 <__aeabi_dmul+0x2a0>
 8001c66:	4acb      	ldr	r2, [pc, #812]	; (8001f94 <__aeabi_dmul+0x38c>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d100      	bne.n	8001c6e <__aeabi_dmul+0x66>
 8001c6c:	e162      	b.n	8001f34 <__aeabi_dmul+0x32c>
 8001c6e:	49ca      	ldr	r1, [pc, #808]	; (8001f98 <__aeabi_dmul+0x390>)
 8001c70:	0f42      	lsrs	r2, r0, #29
 8001c72:	468c      	mov	ip, r1
 8001c74:	9900      	ldr	r1, [sp, #0]
 8001c76:	4463      	add	r3, ip
 8001c78:	00f6      	lsls	r6, r6, #3
 8001c7a:	468c      	mov	ip, r1
 8001c7c:	4316      	orrs	r6, r2
 8001c7e:	2280      	movs	r2, #128	; 0x80
 8001c80:	449c      	add	ip, r3
 8001c82:	0412      	lsls	r2, r2, #16
 8001c84:	4663      	mov	r3, ip
 8001c86:	4316      	orrs	r6, r2
 8001c88:	00c2      	lsls	r2, r0, #3
 8001c8a:	2000      	movs	r0, #0
 8001c8c:	9300      	str	r3, [sp, #0]
 8001c8e:	9900      	ldr	r1, [sp, #0]
 8001c90:	4643      	mov	r3, r8
 8001c92:	3101      	adds	r1, #1
 8001c94:	468c      	mov	ip, r1
 8001c96:	4649      	mov	r1, r9
 8001c98:	407b      	eors	r3, r7
 8001c9a:	9301      	str	r3, [sp, #4]
 8001c9c:	290f      	cmp	r1, #15
 8001c9e:	d826      	bhi.n	8001cee <__aeabi_dmul+0xe6>
 8001ca0:	4bbe      	ldr	r3, [pc, #760]	; (8001f9c <__aeabi_dmul+0x394>)
 8001ca2:	0089      	lsls	r1, r1, #2
 8001ca4:	5859      	ldr	r1, [r3, r1]
 8001ca6:	468f      	mov	pc, r1
 8001ca8:	4643      	mov	r3, r8
 8001caa:	9301      	str	r3, [sp, #4]
 8001cac:	0034      	movs	r4, r6
 8001cae:	0015      	movs	r5, r2
 8001cb0:	4683      	mov	fp, r0
 8001cb2:	465b      	mov	r3, fp
 8001cb4:	2b02      	cmp	r3, #2
 8001cb6:	d016      	beq.n	8001ce6 <__aeabi_dmul+0xde>
 8001cb8:	2b03      	cmp	r3, #3
 8001cba:	d100      	bne.n	8001cbe <__aeabi_dmul+0xb6>
 8001cbc:	e203      	b.n	80020c6 <__aeabi_dmul+0x4be>
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d000      	beq.n	8001cc4 <__aeabi_dmul+0xbc>
 8001cc2:	e0cd      	b.n	8001e60 <__aeabi_dmul+0x258>
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	2400      	movs	r4, #0
 8001cc8:	2500      	movs	r5, #0
 8001cca:	9b01      	ldr	r3, [sp, #4]
 8001ccc:	0512      	lsls	r2, r2, #20
 8001cce:	4322      	orrs	r2, r4
 8001cd0:	07db      	lsls	r3, r3, #31
 8001cd2:	431a      	orrs	r2, r3
 8001cd4:	0028      	movs	r0, r5
 8001cd6:	0011      	movs	r1, r2
 8001cd8:	b007      	add	sp, #28
 8001cda:	bcf0      	pop	{r4, r5, r6, r7}
 8001cdc:	46bb      	mov	fp, r7
 8001cde:	46b2      	mov	sl, r6
 8001ce0:	46a9      	mov	r9, r5
 8001ce2:	46a0      	mov	r8, r4
 8001ce4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ce6:	2400      	movs	r4, #0
 8001ce8:	2500      	movs	r5, #0
 8001cea:	4aaa      	ldr	r2, [pc, #680]	; (8001f94 <__aeabi_dmul+0x38c>)
 8001cec:	e7ed      	b.n	8001cca <__aeabi_dmul+0xc2>
 8001cee:	0c28      	lsrs	r0, r5, #16
 8001cf0:	042d      	lsls	r5, r5, #16
 8001cf2:	0c2d      	lsrs	r5, r5, #16
 8001cf4:	002b      	movs	r3, r5
 8001cf6:	0c11      	lsrs	r1, r2, #16
 8001cf8:	0412      	lsls	r2, r2, #16
 8001cfa:	0c12      	lsrs	r2, r2, #16
 8001cfc:	4353      	muls	r3, r2
 8001cfe:	4698      	mov	r8, r3
 8001d00:	0013      	movs	r3, r2
 8001d02:	002f      	movs	r7, r5
 8001d04:	4343      	muls	r3, r0
 8001d06:	4699      	mov	r9, r3
 8001d08:	434f      	muls	r7, r1
 8001d0a:	444f      	add	r7, r9
 8001d0c:	46bb      	mov	fp, r7
 8001d0e:	4647      	mov	r7, r8
 8001d10:	000b      	movs	r3, r1
 8001d12:	0c3f      	lsrs	r7, r7, #16
 8001d14:	46ba      	mov	sl, r7
 8001d16:	4343      	muls	r3, r0
 8001d18:	44da      	add	sl, fp
 8001d1a:	9302      	str	r3, [sp, #8]
 8001d1c:	45d1      	cmp	r9, sl
 8001d1e:	d904      	bls.n	8001d2a <__aeabi_dmul+0x122>
 8001d20:	2780      	movs	r7, #128	; 0x80
 8001d22:	027f      	lsls	r7, r7, #9
 8001d24:	46b9      	mov	r9, r7
 8001d26:	444b      	add	r3, r9
 8001d28:	9302      	str	r3, [sp, #8]
 8001d2a:	4653      	mov	r3, sl
 8001d2c:	0c1b      	lsrs	r3, r3, #16
 8001d2e:	469b      	mov	fp, r3
 8001d30:	4653      	mov	r3, sl
 8001d32:	041f      	lsls	r7, r3, #16
 8001d34:	4643      	mov	r3, r8
 8001d36:	041b      	lsls	r3, r3, #16
 8001d38:	0c1b      	lsrs	r3, r3, #16
 8001d3a:	4698      	mov	r8, r3
 8001d3c:	003b      	movs	r3, r7
 8001d3e:	4443      	add	r3, r8
 8001d40:	9304      	str	r3, [sp, #16]
 8001d42:	0c33      	lsrs	r3, r6, #16
 8001d44:	0436      	lsls	r6, r6, #16
 8001d46:	0c36      	lsrs	r6, r6, #16
 8001d48:	4698      	mov	r8, r3
 8001d4a:	0033      	movs	r3, r6
 8001d4c:	4343      	muls	r3, r0
 8001d4e:	4699      	mov	r9, r3
 8001d50:	4643      	mov	r3, r8
 8001d52:	4343      	muls	r3, r0
 8001d54:	002f      	movs	r7, r5
 8001d56:	469a      	mov	sl, r3
 8001d58:	4643      	mov	r3, r8
 8001d5a:	4377      	muls	r7, r6
 8001d5c:	435d      	muls	r5, r3
 8001d5e:	0c38      	lsrs	r0, r7, #16
 8001d60:	444d      	add	r5, r9
 8001d62:	1945      	adds	r5, r0, r5
 8001d64:	45a9      	cmp	r9, r5
 8001d66:	d903      	bls.n	8001d70 <__aeabi_dmul+0x168>
 8001d68:	2380      	movs	r3, #128	; 0x80
 8001d6a:	025b      	lsls	r3, r3, #9
 8001d6c:	4699      	mov	r9, r3
 8001d6e:	44ca      	add	sl, r9
 8001d70:	043f      	lsls	r7, r7, #16
 8001d72:	0c28      	lsrs	r0, r5, #16
 8001d74:	0c3f      	lsrs	r7, r7, #16
 8001d76:	042d      	lsls	r5, r5, #16
 8001d78:	19ed      	adds	r5, r5, r7
 8001d7a:	0c27      	lsrs	r7, r4, #16
 8001d7c:	0424      	lsls	r4, r4, #16
 8001d7e:	0c24      	lsrs	r4, r4, #16
 8001d80:	0003      	movs	r3, r0
 8001d82:	0020      	movs	r0, r4
 8001d84:	4350      	muls	r0, r2
 8001d86:	437a      	muls	r2, r7
 8001d88:	4691      	mov	r9, r2
 8001d8a:	003a      	movs	r2, r7
 8001d8c:	4453      	add	r3, sl
 8001d8e:	9305      	str	r3, [sp, #20]
 8001d90:	0c03      	lsrs	r3, r0, #16
 8001d92:	469a      	mov	sl, r3
 8001d94:	434a      	muls	r2, r1
 8001d96:	4361      	muls	r1, r4
 8001d98:	4449      	add	r1, r9
 8001d9a:	4451      	add	r1, sl
 8001d9c:	44ab      	add	fp, r5
 8001d9e:	4589      	cmp	r9, r1
 8001da0:	d903      	bls.n	8001daa <__aeabi_dmul+0x1a2>
 8001da2:	2380      	movs	r3, #128	; 0x80
 8001da4:	025b      	lsls	r3, r3, #9
 8001da6:	4699      	mov	r9, r3
 8001da8:	444a      	add	r2, r9
 8001daa:	0400      	lsls	r0, r0, #16
 8001dac:	0c0b      	lsrs	r3, r1, #16
 8001dae:	0c00      	lsrs	r0, r0, #16
 8001db0:	0409      	lsls	r1, r1, #16
 8001db2:	1809      	adds	r1, r1, r0
 8001db4:	0020      	movs	r0, r4
 8001db6:	4699      	mov	r9, r3
 8001db8:	4643      	mov	r3, r8
 8001dba:	4370      	muls	r0, r6
 8001dbc:	435c      	muls	r4, r3
 8001dbe:	437e      	muls	r6, r7
 8001dc0:	435f      	muls	r7, r3
 8001dc2:	0c03      	lsrs	r3, r0, #16
 8001dc4:	4698      	mov	r8, r3
 8001dc6:	19a4      	adds	r4, r4, r6
 8001dc8:	4444      	add	r4, r8
 8001dca:	444a      	add	r2, r9
 8001dcc:	9703      	str	r7, [sp, #12]
 8001dce:	42a6      	cmp	r6, r4
 8001dd0:	d904      	bls.n	8001ddc <__aeabi_dmul+0x1d4>
 8001dd2:	2380      	movs	r3, #128	; 0x80
 8001dd4:	025b      	lsls	r3, r3, #9
 8001dd6:	4698      	mov	r8, r3
 8001dd8:	4447      	add	r7, r8
 8001dda:	9703      	str	r7, [sp, #12]
 8001ddc:	0423      	lsls	r3, r4, #16
 8001dde:	9e02      	ldr	r6, [sp, #8]
 8001de0:	469a      	mov	sl, r3
 8001de2:	9b05      	ldr	r3, [sp, #20]
 8001de4:	445e      	add	r6, fp
 8001de6:	4698      	mov	r8, r3
 8001de8:	42ae      	cmp	r6, r5
 8001dea:	41ad      	sbcs	r5, r5
 8001dec:	1876      	adds	r6, r6, r1
 8001dee:	428e      	cmp	r6, r1
 8001df0:	4189      	sbcs	r1, r1
 8001df2:	0400      	lsls	r0, r0, #16
 8001df4:	0c00      	lsrs	r0, r0, #16
 8001df6:	4450      	add	r0, sl
 8001df8:	4440      	add	r0, r8
 8001dfa:	426d      	negs	r5, r5
 8001dfc:	1947      	adds	r7, r0, r5
 8001dfe:	46b8      	mov	r8, r7
 8001e00:	4693      	mov	fp, r2
 8001e02:	4249      	negs	r1, r1
 8001e04:	4689      	mov	r9, r1
 8001e06:	44c3      	add	fp, r8
 8001e08:	44d9      	add	r9, fp
 8001e0a:	4298      	cmp	r0, r3
 8001e0c:	4180      	sbcs	r0, r0
 8001e0e:	45a8      	cmp	r8, r5
 8001e10:	41ad      	sbcs	r5, r5
 8001e12:	4593      	cmp	fp, r2
 8001e14:	4192      	sbcs	r2, r2
 8001e16:	4589      	cmp	r9, r1
 8001e18:	4189      	sbcs	r1, r1
 8001e1a:	426d      	negs	r5, r5
 8001e1c:	4240      	negs	r0, r0
 8001e1e:	4328      	orrs	r0, r5
 8001e20:	0c24      	lsrs	r4, r4, #16
 8001e22:	4252      	negs	r2, r2
 8001e24:	4249      	negs	r1, r1
 8001e26:	430a      	orrs	r2, r1
 8001e28:	9b03      	ldr	r3, [sp, #12]
 8001e2a:	1900      	adds	r0, r0, r4
 8001e2c:	1880      	adds	r0, r0, r2
 8001e2e:	18c7      	adds	r7, r0, r3
 8001e30:	464b      	mov	r3, r9
 8001e32:	0ddc      	lsrs	r4, r3, #23
 8001e34:	9b04      	ldr	r3, [sp, #16]
 8001e36:	0275      	lsls	r5, r6, #9
 8001e38:	431d      	orrs	r5, r3
 8001e3a:	1e6a      	subs	r2, r5, #1
 8001e3c:	4195      	sbcs	r5, r2
 8001e3e:	464b      	mov	r3, r9
 8001e40:	0df6      	lsrs	r6, r6, #23
 8001e42:	027f      	lsls	r7, r7, #9
 8001e44:	4335      	orrs	r5, r6
 8001e46:	025a      	lsls	r2, r3, #9
 8001e48:	433c      	orrs	r4, r7
 8001e4a:	4315      	orrs	r5, r2
 8001e4c:	01fb      	lsls	r3, r7, #7
 8001e4e:	d400      	bmi.n	8001e52 <__aeabi_dmul+0x24a>
 8001e50:	e11c      	b.n	800208c <__aeabi_dmul+0x484>
 8001e52:	2101      	movs	r1, #1
 8001e54:	086a      	lsrs	r2, r5, #1
 8001e56:	400d      	ands	r5, r1
 8001e58:	4315      	orrs	r5, r2
 8001e5a:	07e2      	lsls	r2, r4, #31
 8001e5c:	4315      	orrs	r5, r2
 8001e5e:	0864      	lsrs	r4, r4, #1
 8001e60:	494f      	ldr	r1, [pc, #316]	; (8001fa0 <__aeabi_dmul+0x398>)
 8001e62:	4461      	add	r1, ip
 8001e64:	2900      	cmp	r1, #0
 8001e66:	dc00      	bgt.n	8001e6a <__aeabi_dmul+0x262>
 8001e68:	e0b0      	b.n	8001fcc <__aeabi_dmul+0x3c4>
 8001e6a:	076b      	lsls	r3, r5, #29
 8001e6c:	d009      	beq.n	8001e82 <__aeabi_dmul+0x27a>
 8001e6e:	220f      	movs	r2, #15
 8001e70:	402a      	ands	r2, r5
 8001e72:	2a04      	cmp	r2, #4
 8001e74:	d005      	beq.n	8001e82 <__aeabi_dmul+0x27a>
 8001e76:	1d2a      	adds	r2, r5, #4
 8001e78:	42aa      	cmp	r2, r5
 8001e7a:	41ad      	sbcs	r5, r5
 8001e7c:	426d      	negs	r5, r5
 8001e7e:	1964      	adds	r4, r4, r5
 8001e80:	0015      	movs	r5, r2
 8001e82:	01e3      	lsls	r3, r4, #7
 8001e84:	d504      	bpl.n	8001e90 <__aeabi_dmul+0x288>
 8001e86:	2180      	movs	r1, #128	; 0x80
 8001e88:	4a46      	ldr	r2, [pc, #280]	; (8001fa4 <__aeabi_dmul+0x39c>)
 8001e8a:	00c9      	lsls	r1, r1, #3
 8001e8c:	4014      	ands	r4, r2
 8001e8e:	4461      	add	r1, ip
 8001e90:	4a45      	ldr	r2, [pc, #276]	; (8001fa8 <__aeabi_dmul+0x3a0>)
 8001e92:	4291      	cmp	r1, r2
 8001e94:	dd00      	ble.n	8001e98 <__aeabi_dmul+0x290>
 8001e96:	e726      	b.n	8001ce6 <__aeabi_dmul+0xde>
 8001e98:	0762      	lsls	r2, r4, #29
 8001e9a:	08ed      	lsrs	r5, r5, #3
 8001e9c:	0264      	lsls	r4, r4, #9
 8001e9e:	0549      	lsls	r1, r1, #21
 8001ea0:	4315      	orrs	r5, r2
 8001ea2:	0b24      	lsrs	r4, r4, #12
 8001ea4:	0d4a      	lsrs	r2, r1, #21
 8001ea6:	e710      	b.n	8001cca <__aeabi_dmul+0xc2>
 8001ea8:	4652      	mov	r2, sl
 8001eaa:	4332      	orrs	r2, r6
 8001eac:	d100      	bne.n	8001eb0 <__aeabi_dmul+0x2a8>
 8001eae:	e07f      	b.n	8001fb0 <__aeabi_dmul+0x3a8>
 8001eb0:	2e00      	cmp	r6, #0
 8001eb2:	d100      	bne.n	8001eb6 <__aeabi_dmul+0x2ae>
 8001eb4:	e0dc      	b.n	8002070 <__aeabi_dmul+0x468>
 8001eb6:	0030      	movs	r0, r6
 8001eb8:	f000 fe58 	bl	8002b6c <__clzsi2>
 8001ebc:	0002      	movs	r2, r0
 8001ebe:	3a0b      	subs	r2, #11
 8001ec0:	231d      	movs	r3, #29
 8001ec2:	0001      	movs	r1, r0
 8001ec4:	1a9b      	subs	r3, r3, r2
 8001ec6:	4652      	mov	r2, sl
 8001ec8:	3908      	subs	r1, #8
 8001eca:	40da      	lsrs	r2, r3
 8001ecc:	408e      	lsls	r6, r1
 8001ece:	4316      	orrs	r6, r2
 8001ed0:	4652      	mov	r2, sl
 8001ed2:	408a      	lsls	r2, r1
 8001ed4:	9b00      	ldr	r3, [sp, #0]
 8001ed6:	4935      	ldr	r1, [pc, #212]	; (8001fac <__aeabi_dmul+0x3a4>)
 8001ed8:	1a18      	subs	r0, r3, r0
 8001eda:	0003      	movs	r3, r0
 8001edc:	468c      	mov	ip, r1
 8001ede:	4463      	add	r3, ip
 8001ee0:	2000      	movs	r0, #0
 8001ee2:	9300      	str	r3, [sp, #0]
 8001ee4:	e6d3      	b.n	8001c8e <__aeabi_dmul+0x86>
 8001ee6:	0025      	movs	r5, r4
 8001ee8:	4305      	orrs	r5, r0
 8001eea:	d04a      	beq.n	8001f82 <__aeabi_dmul+0x37a>
 8001eec:	2c00      	cmp	r4, #0
 8001eee:	d100      	bne.n	8001ef2 <__aeabi_dmul+0x2ea>
 8001ef0:	e0b0      	b.n	8002054 <__aeabi_dmul+0x44c>
 8001ef2:	0020      	movs	r0, r4
 8001ef4:	f000 fe3a 	bl	8002b6c <__clzsi2>
 8001ef8:	0001      	movs	r1, r0
 8001efa:	0002      	movs	r2, r0
 8001efc:	390b      	subs	r1, #11
 8001efe:	231d      	movs	r3, #29
 8001f00:	0010      	movs	r0, r2
 8001f02:	1a5b      	subs	r3, r3, r1
 8001f04:	0031      	movs	r1, r6
 8001f06:	0035      	movs	r5, r6
 8001f08:	3808      	subs	r0, #8
 8001f0a:	4084      	lsls	r4, r0
 8001f0c:	40d9      	lsrs	r1, r3
 8001f0e:	4085      	lsls	r5, r0
 8001f10:	430c      	orrs	r4, r1
 8001f12:	4826      	ldr	r0, [pc, #152]	; (8001fac <__aeabi_dmul+0x3a4>)
 8001f14:	1a83      	subs	r3, r0, r2
 8001f16:	9300      	str	r3, [sp, #0]
 8001f18:	2300      	movs	r3, #0
 8001f1a:	4699      	mov	r9, r3
 8001f1c:	469b      	mov	fp, r3
 8001f1e:	e697      	b.n	8001c50 <__aeabi_dmul+0x48>
 8001f20:	0005      	movs	r5, r0
 8001f22:	4325      	orrs	r5, r4
 8001f24:	d126      	bne.n	8001f74 <__aeabi_dmul+0x36c>
 8001f26:	2208      	movs	r2, #8
 8001f28:	9300      	str	r3, [sp, #0]
 8001f2a:	2302      	movs	r3, #2
 8001f2c:	2400      	movs	r4, #0
 8001f2e:	4691      	mov	r9, r2
 8001f30:	469b      	mov	fp, r3
 8001f32:	e68d      	b.n	8001c50 <__aeabi_dmul+0x48>
 8001f34:	4652      	mov	r2, sl
 8001f36:	9b00      	ldr	r3, [sp, #0]
 8001f38:	4332      	orrs	r2, r6
 8001f3a:	d110      	bne.n	8001f5e <__aeabi_dmul+0x356>
 8001f3c:	4915      	ldr	r1, [pc, #84]	; (8001f94 <__aeabi_dmul+0x38c>)
 8001f3e:	2600      	movs	r6, #0
 8001f40:	468c      	mov	ip, r1
 8001f42:	4463      	add	r3, ip
 8001f44:	4649      	mov	r1, r9
 8001f46:	9300      	str	r3, [sp, #0]
 8001f48:	2302      	movs	r3, #2
 8001f4a:	4319      	orrs	r1, r3
 8001f4c:	4689      	mov	r9, r1
 8001f4e:	2002      	movs	r0, #2
 8001f50:	e69d      	b.n	8001c8e <__aeabi_dmul+0x86>
 8001f52:	465b      	mov	r3, fp
 8001f54:	9701      	str	r7, [sp, #4]
 8001f56:	2b02      	cmp	r3, #2
 8001f58:	d000      	beq.n	8001f5c <__aeabi_dmul+0x354>
 8001f5a:	e6ad      	b.n	8001cb8 <__aeabi_dmul+0xb0>
 8001f5c:	e6c3      	b.n	8001ce6 <__aeabi_dmul+0xde>
 8001f5e:	4a0d      	ldr	r2, [pc, #52]	; (8001f94 <__aeabi_dmul+0x38c>)
 8001f60:	2003      	movs	r0, #3
 8001f62:	4694      	mov	ip, r2
 8001f64:	4463      	add	r3, ip
 8001f66:	464a      	mov	r2, r9
 8001f68:	9300      	str	r3, [sp, #0]
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	431a      	orrs	r2, r3
 8001f6e:	4691      	mov	r9, r2
 8001f70:	4652      	mov	r2, sl
 8001f72:	e68c      	b.n	8001c8e <__aeabi_dmul+0x86>
 8001f74:	220c      	movs	r2, #12
 8001f76:	9300      	str	r3, [sp, #0]
 8001f78:	2303      	movs	r3, #3
 8001f7a:	0005      	movs	r5, r0
 8001f7c:	4691      	mov	r9, r2
 8001f7e:	469b      	mov	fp, r3
 8001f80:	e666      	b.n	8001c50 <__aeabi_dmul+0x48>
 8001f82:	2304      	movs	r3, #4
 8001f84:	4699      	mov	r9, r3
 8001f86:	2300      	movs	r3, #0
 8001f88:	9300      	str	r3, [sp, #0]
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	2400      	movs	r4, #0
 8001f8e:	469b      	mov	fp, r3
 8001f90:	e65e      	b.n	8001c50 <__aeabi_dmul+0x48>
 8001f92:	46c0      	nop			; (mov r8, r8)
 8001f94:	000007ff 	.word	0x000007ff
 8001f98:	fffffc01 	.word	0xfffffc01
 8001f9c:	08012cf4 	.word	0x08012cf4
 8001fa0:	000003ff 	.word	0x000003ff
 8001fa4:	feffffff 	.word	0xfeffffff
 8001fa8:	000007fe 	.word	0x000007fe
 8001fac:	fffffc0d 	.word	0xfffffc0d
 8001fb0:	4649      	mov	r1, r9
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	4319      	orrs	r1, r3
 8001fb6:	4689      	mov	r9, r1
 8001fb8:	2600      	movs	r6, #0
 8001fba:	2001      	movs	r0, #1
 8001fbc:	e667      	b.n	8001c8e <__aeabi_dmul+0x86>
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	2480      	movs	r4, #128	; 0x80
 8001fc2:	2500      	movs	r5, #0
 8001fc4:	4a43      	ldr	r2, [pc, #268]	; (80020d4 <__aeabi_dmul+0x4cc>)
 8001fc6:	9301      	str	r3, [sp, #4]
 8001fc8:	0324      	lsls	r4, r4, #12
 8001fca:	e67e      	b.n	8001cca <__aeabi_dmul+0xc2>
 8001fcc:	2001      	movs	r0, #1
 8001fce:	1a40      	subs	r0, r0, r1
 8001fd0:	2838      	cmp	r0, #56	; 0x38
 8001fd2:	dd00      	ble.n	8001fd6 <__aeabi_dmul+0x3ce>
 8001fd4:	e676      	b.n	8001cc4 <__aeabi_dmul+0xbc>
 8001fd6:	281f      	cmp	r0, #31
 8001fd8:	dd5b      	ble.n	8002092 <__aeabi_dmul+0x48a>
 8001fda:	221f      	movs	r2, #31
 8001fdc:	0023      	movs	r3, r4
 8001fde:	4252      	negs	r2, r2
 8001fe0:	1a51      	subs	r1, r2, r1
 8001fe2:	40cb      	lsrs	r3, r1
 8001fe4:	0019      	movs	r1, r3
 8001fe6:	2820      	cmp	r0, #32
 8001fe8:	d003      	beq.n	8001ff2 <__aeabi_dmul+0x3ea>
 8001fea:	4a3b      	ldr	r2, [pc, #236]	; (80020d8 <__aeabi_dmul+0x4d0>)
 8001fec:	4462      	add	r2, ip
 8001fee:	4094      	lsls	r4, r2
 8001ff0:	4325      	orrs	r5, r4
 8001ff2:	1e6a      	subs	r2, r5, #1
 8001ff4:	4195      	sbcs	r5, r2
 8001ff6:	002a      	movs	r2, r5
 8001ff8:	430a      	orrs	r2, r1
 8001ffa:	2107      	movs	r1, #7
 8001ffc:	000d      	movs	r5, r1
 8001ffe:	2400      	movs	r4, #0
 8002000:	4015      	ands	r5, r2
 8002002:	4211      	tst	r1, r2
 8002004:	d05b      	beq.n	80020be <__aeabi_dmul+0x4b6>
 8002006:	210f      	movs	r1, #15
 8002008:	2400      	movs	r4, #0
 800200a:	4011      	ands	r1, r2
 800200c:	2904      	cmp	r1, #4
 800200e:	d053      	beq.n	80020b8 <__aeabi_dmul+0x4b0>
 8002010:	1d11      	adds	r1, r2, #4
 8002012:	4291      	cmp	r1, r2
 8002014:	4192      	sbcs	r2, r2
 8002016:	4252      	negs	r2, r2
 8002018:	18a4      	adds	r4, r4, r2
 800201a:	000a      	movs	r2, r1
 800201c:	0223      	lsls	r3, r4, #8
 800201e:	d54b      	bpl.n	80020b8 <__aeabi_dmul+0x4b0>
 8002020:	2201      	movs	r2, #1
 8002022:	2400      	movs	r4, #0
 8002024:	2500      	movs	r5, #0
 8002026:	e650      	b.n	8001cca <__aeabi_dmul+0xc2>
 8002028:	2380      	movs	r3, #128	; 0x80
 800202a:	031b      	lsls	r3, r3, #12
 800202c:	421c      	tst	r4, r3
 800202e:	d009      	beq.n	8002044 <__aeabi_dmul+0x43c>
 8002030:	421e      	tst	r6, r3
 8002032:	d107      	bne.n	8002044 <__aeabi_dmul+0x43c>
 8002034:	4333      	orrs	r3, r6
 8002036:	031c      	lsls	r4, r3, #12
 8002038:	4643      	mov	r3, r8
 800203a:	0015      	movs	r5, r2
 800203c:	0b24      	lsrs	r4, r4, #12
 800203e:	4a25      	ldr	r2, [pc, #148]	; (80020d4 <__aeabi_dmul+0x4cc>)
 8002040:	9301      	str	r3, [sp, #4]
 8002042:	e642      	b.n	8001cca <__aeabi_dmul+0xc2>
 8002044:	2280      	movs	r2, #128	; 0x80
 8002046:	0312      	lsls	r2, r2, #12
 8002048:	4314      	orrs	r4, r2
 800204a:	0324      	lsls	r4, r4, #12
 800204c:	4a21      	ldr	r2, [pc, #132]	; (80020d4 <__aeabi_dmul+0x4cc>)
 800204e:	0b24      	lsrs	r4, r4, #12
 8002050:	9701      	str	r7, [sp, #4]
 8002052:	e63a      	b.n	8001cca <__aeabi_dmul+0xc2>
 8002054:	f000 fd8a 	bl	8002b6c <__clzsi2>
 8002058:	0001      	movs	r1, r0
 800205a:	0002      	movs	r2, r0
 800205c:	3115      	adds	r1, #21
 800205e:	3220      	adds	r2, #32
 8002060:	291c      	cmp	r1, #28
 8002062:	dc00      	bgt.n	8002066 <__aeabi_dmul+0x45e>
 8002064:	e74b      	b.n	8001efe <__aeabi_dmul+0x2f6>
 8002066:	0034      	movs	r4, r6
 8002068:	3808      	subs	r0, #8
 800206a:	2500      	movs	r5, #0
 800206c:	4084      	lsls	r4, r0
 800206e:	e750      	b.n	8001f12 <__aeabi_dmul+0x30a>
 8002070:	f000 fd7c 	bl	8002b6c <__clzsi2>
 8002074:	0003      	movs	r3, r0
 8002076:	001a      	movs	r2, r3
 8002078:	3215      	adds	r2, #21
 800207a:	3020      	adds	r0, #32
 800207c:	2a1c      	cmp	r2, #28
 800207e:	dc00      	bgt.n	8002082 <__aeabi_dmul+0x47a>
 8002080:	e71e      	b.n	8001ec0 <__aeabi_dmul+0x2b8>
 8002082:	4656      	mov	r6, sl
 8002084:	3b08      	subs	r3, #8
 8002086:	2200      	movs	r2, #0
 8002088:	409e      	lsls	r6, r3
 800208a:	e723      	b.n	8001ed4 <__aeabi_dmul+0x2cc>
 800208c:	9b00      	ldr	r3, [sp, #0]
 800208e:	469c      	mov	ip, r3
 8002090:	e6e6      	b.n	8001e60 <__aeabi_dmul+0x258>
 8002092:	4912      	ldr	r1, [pc, #72]	; (80020dc <__aeabi_dmul+0x4d4>)
 8002094:	0022      	movs	r2, r4
 8002096:	4461      	add	r1, ip
 8002098:	002e      	movs	r6, r5
 800209a:	408d      	lsls	r5, r1
 800209c:	408a      	lsls	r2, r1
 800209e:	40c6      	lsrs	r6, r0
 80020a0:	1e69      	subs	r1, r5, #1
 80020a2:	418d      	sbcs	r5, r1
 80020a4:	4332      	orrs	r2, r6
 80020a6:	432a      	orrs	r2, r5
 80020a8:	40c4      	lsrs	r4, r0
 80020aa:	0753      	lsls	r3, r2, #29
 80020ac:	d0b6      	beq.n	800201c <__aeabi_dmul+0x414>
 80020ae:	210f      	movs	r1, #15
 80020b0:	4011      	ands	r1, r2
 80020b2:	2904      	cmp	r1, #4
 80020b4:	d1ac      	bne.n	8002010 <__aeabi_dmul+0x408>
 80020b6:	e7b1      	b.n	800201c <__aeabi_dmul+0x414>
 80020b8:	0765      	lsls	r5, r4, #29
 80020ba:	0264      	lsls	r4, r4, #9
 80020bc:	0b24      	lsrs	r4, r4, #12
 80020be:	08d2      	lsrs	r2, r2, #3
 80020c0:	4315      	orrs	r5, r2
 80020c2:	2200      	movs	r2, #0
 80020c4:	e601      	b.n	8001cca <__aeabi_dmul+0xc2>
 80020c6:	2280      	movs	r2, #128	; 0x80
 80020c8:	0312      	lsls	r2, r2, #12
 80020ca:	4314      	orrs	r4, r2
 80020cc:	0324      	lsls	r4, r4, #12
 80020ce:	4a01      	ldr	r2, [pc, #4]	; (80020d4 <__aeabi_dmul+0x4cc>)
 80020d0:	0b24      	lsrs	r4, r4, #12
 80020d2:	e5fa      	b.n	8001cca <__aeabi_dmul+0xc2>
 80020d4:	000007ff 	.word	0x000007ff
 80020d8:	0000043e 	.word	0x0000043e
 80020dc:	0000041e 	.word	0x0000041e

080020e0 <__aeabi_dsub>:
 80020e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020e2:	4657      	mov	r7, sl
 80020e4:	464e      	mov	r6, r9
 80020e6:	4645      	mov	r5, r8
 80020e8:	46de      	mov	lr, fp
 80020ea:	b5e0      	push	{r5, r6, r7, lr}
 80020ec:	001e      	movs	r6, r3
 80020ee:	0017      	movs	r7, r2
 80020f0:	004a      	lsls	r2, r1, #1
 80020f2:	030b      	lsls	r3, r1, #12
 80020f4:	0d52      	lsrs	r2, r2, #21
 80020f6:	0a5b      	lsrs	r3, r3, #9
 80020f8:	4690      	mov	r8, r2
 80020fa:	0f42      	lsrs	r2, r0, #29
 80020fc:	431a      	orrs	r2, r3
 80020fe:	0fcd      	lsrs	r5, r1, #31
 8002100:	4ccd      	ldr	r4, [pc, #820]	; (8002438 <__aeabi_dsub+0x358>)
 8002102:	0331      	lsls	r1, r6, #12
 8002104:	00c3      	lsls	r3, r0, #3
 8002106:	4694      	mov	ip, r2
 8002108:	0070      	lsls	r0, r6, #1
 800210a:	0f7a      	lsrs	r2, r7, #29
 800210c:	0a49      	lsrs	r1, r1, #9
 800210e:	00ff      	lsls	r7, r7, #3
 8002110:	469a      	mov	sl, r3
 8002112:	46b9      	mov	r9, r7
 8002114:	0d40      	lsrs	r0, r0, #21
 8002116:	0ff6      	lsrs	r6, r6, #31
 8002118:	4311      	orrs	r1, r2
 800211a:	42a0      	cmp	r0, r4
 800211c:	d100      	bne.n	8002120 <__aeabi_dsub+0x40>
 800211e:	e0b1      	b.n	8002284 <__aeabi_dsub+0x1a4>
 8002120:	2201      	movs	r2, #1
 8002122:	4056      	eors	r6, r2
 8002124:	46b3      	mov	fp, r6
 8002126:	42b5      	cmp	r5, r6
 8002128:	d100      	bne.n	800212c <__aeabi_dsub+0x4c>
 800212a:	e088      	b.n	800223e <__aeabi_dsub+0x15e>
 800212c:	4642      	mov	r2, r8
 800212e:	1a12      	subs	r2, r2, r0
 8002130:	2a00      	cmp	r2, #0
 8002132:	dc00      	bgt.n	8002136 <__aeabi_dsub+0x56>
 8002134:	e0ae      	b.n	8002294 <__aeabi_dsub+0x1b4>
 8002136:	2800      	cmp	r0, #0
 8002138:	d100      	bne.n	800213c <__aeabi_dsub+0x5c>
 800213a:	e0c1      	b.n	80022c0 <__aeabi_dsub+0x1e0>
 800213c:	48be      	ldr	r0, [pc, #760]	; (8002438 <__aeabi_dsub+0x358>)
 800213e:	4580      	cmp	r8, r0
 8002140:	d100      	bne.n	8002144 <__aeabi_dsub+0x64>
 8002142:	e151      	b.n	80023e8 <__aeabi_dsub+0x308>
 8002144:	2080      	movs	r0, #128	; 0x80
 8002146:	0400      	lsls	r0, r0, #16
 8002148:	4301      	orrs	r1, r0
 800214a:	2a38      	cmp	r2, #56	; 0x38
 800214c:	dd00      	ble.n	8002150 <__aeabi_dsub+0x70>
 800214e:	e17b      	b.n	8002448 <__aeabi_dsub+0x368>
 8002150:	2a1f      	cmp	r2, #31
 8002152:	dd00      	ble.n	8002156 <__aeabi_dsub+0x76>
 8002154:	e1ee      	b.n	8002534 <__aeabi_dsub+0x454>
 8002156:	2020      	movs	r0, #32
 8002158:	003e      	movs	r6, r7
 800215a:	1a80      	subs	r0, r0, r2
 800215c:	000c      	movs	r4, r1
 800215e:	40d6      	lsrs	r6, r2
 8002160:	40d1      	lsrs	r1, r2
 8002162:	4087      	lsls	r7, r0
 8002164:	4662      	mov	r2, ip
 8002166:	4084      	lsls	r4, r0
 8002168:	1a52      	subs	r2, r2, r1
 800216a:	1e78      	subs	r0, r7, #1
 800216c:	4187      	sbcs	r7, r0
 800216e:	4694      	mov	ip, r2
 8002170:	4334      	orrs	r4, r6
 8002172:	4327      	orrs	r7, r4
 8002174:	1bdc      	subs	r4, r3, r7
 8002176:	42a3      	cmp	r3, r4
 8002178:	419b      	sbcs	r3, r3
 800217a:	4662      	mov	r2, ip
 800217c:	425b      	negs	r3, r3
 800217e:	1ad3      	subs	r3, r2, r3
 8002180:	4699      	mov	r9, r3
 8002182:	464b      	mov	r3, r9
 8002184:	021b      	lsls	r3, r3, #8
 8002186:	d400      	bmi.n	800218a <__aeabi_dsub+0xaa>
 8002188:	e118      	b.n	80023bc <__aeabi_dsub+0x2dc>
 800218a:	464b      	mov	r3, r9
 800218c:	0258      	lsls	r0, r3, #9
 800218e:	0a43      	lsrs	r3, r0, #9
 8002190:	4699      	mov	r9, r3
 8002192:	464b      	mov	r3, r9
 8002194:	2b00      	cmp	r3, #0
 8002196:	d100      	bne.n	800219a <__aeabi_dsub+0xba>
 8002198:	e137      	b.n	800240a <__aeabi_dsub+0x32a>
 800219a:	4648      	mov	r0, r9
 800219c:	f000 fce6 	bl	8002b6c <__clzsi2>
 80021a0:	0001      	movs	r1, r0
 80021a2:	3908      	subs	r1, #8
 80021a4:	2320      	movs	r3, #32
 80021a6:	0022      	movs	r2, r4
 80021a8:	4648      	mov	r0, r9
 80021aa:	1a5b      	subs	r3, r3, r1
 80021ac:	40da      	lsrs	r2, r3
 80021ae:	4088      	lsls	r0, r1
 80021b0:	408c      	lsls	r4, r1
 80021b2:	4643      	mov	r3, r8
 80021b4:	4310      	orrs	r0, r2
 80021b6:	4588      	cmp	r8, r1
 80021b8:	dd00      	ble.n	80021bc <__aeabi_dsub+0xdc>
 80021ba:	e136      	b.n	800242a <__aeabi_dsub+0x34a>
 80021bc:	1ac9      	subs	r1, r1, r3
 80021be:	1c4b      	adds	r3, r1, #1
 80021c0:	2b1f      	cmp	r3, #31
 80021c2:	dd00      	ble.n	80021c6 <__aeabi_dsub+0xe6>
 80021c4:	e0ea      	b.n	800239c <__aeabi_dsub+0x2bc>
 80021c6:	2220      	movs	r2, #32
 80021c8:	0026      	movs	r6, r4
 80021ca:	1ad2      	subs	r2, r2, r3
 80021cc:	0001      	movs	r1, r0
 80021ce:	4094      	lsls	r4, r2
 80021d0:	40de      	lsrs	r6, r3
 80021d2:	40d8      	lsrs	r0, r3
 80021d4:	2300      	movs	r3, #0
 80021d6:	4091      	lsls	r1, r2
 80021d8:	1e62      	subs	r2, r4, #1
 80021da:	4194      	sbcs	r4, r2
 80021dc:	4681      	mov	r9, r0
 80021de:	4698      	mov	r8, r3
 80021e0:	4331      	orrs	r1, r6
 80021e2:	430c      	orrs	r4, r1
 80021e4:	0763      	lsls	r3, r4, #29
 80021e6:	d009      	beq.n	80021fc <__aeabi_dsub+0x11c>
 80021e8:	230f      	movs	r3, #15
 80021ea:	4023      	ands	r3, r4
 80021ec:	2b04      	cmp	r3, #4
 80021ee:	d005      	beq.n	80021fc <__aeabi_dsub+0x11c>
 80021f0:	1d23      	adds	r3, r4, #4
 80021f2:	42a3      	cmp	r3, r4
 80021f4:	41a4      	sbcs	r4, r4
 80021f6:	4264      	negs	r4, r4
 80021f8:	44a1      	add	r9, r4
 80021fa:	001c      	movs	r4, r3
 80021fc:	464b      	mov	r3, r9
 80021fe:	021b      	lsls	r3, r3, #8
 8002200:	d400      	bmi.n	8002204 <__aeabi_dsub+0x124>
 8002202:	e0de      	b.n	80023c2 <__aeabi_dsub+0x2e2>
 8002204:	4641      	mov	r1, r8
 8002206:	4b8c      	ldr	r3, [pc, #560]	; (8002438 <__aeabi_dsub+0x358>)
 8002208:	3101      	adds	r1, #1
 800220a:	4299      	cmp	r1, r3
 800220c:	d100      	bne.n	8002210 <__aeabi_dsub+0x130>
 800220e:	e0e7      	b.n	80023e0 <__aeabi_dsub+0x300>
 8002210:	464b      	mov	r3, r9
 8002212:	488a      	ldr	r0, [pc, #552]	; (800243c <__aeabi_dsub+0x35c>)
 8002214:	08e4      	lsrs	r4, r4, #3
 8002216:	4003      	ands	r3, r0
 8002218:	0018      	movs	r0, r3
 800221a:	0549      	lsls	r1, r1, #21
 800221c:	075b      	lsls	r3, r3, #29
 800221e:	0240      	lsls	r0, r0, #9
 8002220:	4323      	orrs	r3, r4
 8002222:	0d4a      	lsrs	r2, r1, #21
 8002224:	0b04      	lsrs	r4, r0, #12
 8002226:	0512      	lsls	r2, r2, #20
 8002228:	07ed      	lsls	r5, r5, #31
 800222a:	4322      	orrs	r2, r4
 800222c:	432a      	orrs	r2, r5
 800222e:	0018      	movs	r0, r3
 8002230:	0011      	movs	r1, r2
 8002232:	bcf0      	pop	{r4, r5, r6, r7}
 8002234:	46bb      	mov	fp, r7
 8002236:	46b2      	mov	sl, r6
 8002238:	46a9      	mov	r9, r5
 800223a:	46a0      	mov	r8, r4
 800223c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800223e:	4642      	mov	r2, r8
 8002240:	1a12      	subs	r2, r2, r0
 8002242:	2a00      	cmp	r2, #0
 8002244:	dd52      	ble.n	80022ec <__aeabi_dsub+0x20c>
 8002246:	2800      	cmp	r0, #0
 8002248:	d100      	bne.n	800224c <__aeabi_dsub+0x16c>
 800224a:	e09c      	b.n	8002386 <__aeabi_dsub+0x2a6>
 800224c:	45a0      	cmp	r8, r4
 800224e:	d100      	bne.n	8002252 <__aeabi_dsub+0x172>
 8002250:	e0ca      	b.n	80023e8 <__aeabi_dsub+0x308>
 8002252:	2080      	movs	r0, #128	; 0x80
 8002254:	0400      	lsls	r0, r0, #16
 8002256:	4301      	orrs	r1, r0
 8002258:	2a38      	cmp	r2, #56	; 0x38
 800225a:	dd00      	ble.n	800225e <__aeabi_dsub+0x17e>
 800225c:	e149      	b.n	80024f2 <__aeabi_dsub+0x412>
 800225e:	2a1f      	cmp	r2, #31
 8002260:	dc00      	bgt.n	8002264 <__aeabi_dsub+0x184>
 8002262:	e197      	b.n	8002594 <__aeabi_dsub+0x4b4>
 8002264:	0010      	movs	r0, r2
 8002266:	000e      	movs	r6, r1
 8002268:	3820      	subs	r0, #32
 800226a:	40c6      	lsrs	r6, r0
 800226c:	2a20      	cmp	r2, #32
 800226e:	d004      	beq.n	800227a <__aeabi_dsub+0x19a>
 8002270:	2040      	movs	r0, #64	; 0x40
 8002272:	1a82      	subs	r2, r0, r2
 8002274:	4091      	lsls	r1, r2
 8002276:	430f      	orrs	r7, r1
 8002278:	46b9      	mov	r9, r7
 800227a:	464c      	mov	r4, r9
 800227c:	1e62      	subs	r2, r4, #1
 800227e:	4194      	sbcs	r4, r2
 8002280:	4334      	orrs	r4, r6
 8002282:	e13a      	b.n	80024fa <__aeabi_dsub+0x41a>
 8002284:	000a      	movs	r2, r1
 8002286:	433a      	orrs	r2, r7
 8002288:	d028      	beq.n	80022dc <__aeabi_dsub+0x1fc>
 800228a:	46b3      	mov	fp, r6
 800228c:	42b5      	cmp	r5, r6
 800228e:	d02b      	beq.n	80022e8 <__aeabi_dsub+0x208>
 8002290:	4a6b      	ldr	r2, [pc, #428]	; (8002440 <__aeabi_dsub+0x360>)
 8002292:	4442      	add	r2, r8
 8002294:	2a00      	cmp	r2, #0
 8002296:	d05d      	beq.n	8002354 <__aeabi_dsub+0x274>
 8002298:	4642      	mov	r2, r8
 800229a:	4644      	mov	r4, r8
 800229c:	1a82      	subs	r2, r0, r2
 800229e:	2c00      	cmp	r4, #0
 80022a0:	d000      	beq.n	80022a4 <__aeabi_dsub+0x1c4>
 80022a2:	e0f5      	b.n	8002490 <__aeabi_dsub+0x3b0>
 80022a4:	4665      	mov	r5, ip
 80022a6:	431d      	orrs	r5, r3
 80022a8:	d100      	bne.n	80022ac <__aeabi_dsub+0x1cc>
 80022aa:	e19c      	b.n	80025e6 <__aeabi_dsub+0x506>
 80022ac:	1e55      	subs	r5, r2, #1
 80022ae:	2a01      	cmp	r2, #1
 80022b0:	d100      	bne.n	80022b4 <__aeabi_dsub+0x1d4>
 80022b2:	e1fb      	b.n	80026ac <__aeabi_dsub+0x5cc>
 80022b4:	4c60      	ldr	r4, [pc, #384]	; (8002438 <__aeabi_dsub+0x358>)
 80022b6:	42a2      	cmp	r2, r4
 80022b8:	d100      	bne.n	80022bc <__aeabi_dsub+0x1dc>
 80022ba:	e1bd      	b.n	8002638 <__aeabi_dsub+0x558>
 80022bc:	002a      	movs	r2, r5
 80022be:	e0f0      	b.n	80024a2 <__aeabi_dsub+0x3c2>
 80022c0:	0008      	movs	r0, r1
 80022c2:	4338      	orrs	r0, r7
 80022c4:	d100      	bne.n	80022c8 <__aeabi_dsub+0x1e8>
 80022c6:	e0c3      	b.n	8002450 <__aeabi_dsub+0x370>
 80022c8:	1e50      	subs	r0, r2, #1
 80022ca:	2a01      	cmp	r2, #1
 80022cc:	d100      	bne.n	80022d0 <__aeabi_dsub+0x1f0>
 80022ce:	e1a8      	b.n	8002622 <__aeabi_dsub+0x542>
 80022d0:	4c59      	ldr	r4, [pc, #356]	; (8002438 <__aeabi_dsub+0x358>)
 80022d2:	42a2      	cmp	r2, r4
 80022d4:	d100      	bne.n	80022d8 <__aeabi_dsub+0x1f8>
 80022d6:	e087      	b.n	80023e8 <__aeabi_dsub+0x308>
 80022d8:	0002      	movs	r2, r0
 80022da:	e736      	b.n	800214a <__aeabi_dsub+0x6a>
 80022dc:	2201      	movs	r2, #1
 80022de:	4056      	eors	r6, r2
 80022e0:	46b3      	mov	fp, r6
 80022e2:	42b5      	cmp	r5, r6
 80022e4:	d000      	beq.n	80022e8 <__aeabi_dsub+0x208>
 80022e6:	e721      	b.n	800212c <__aeabi_dsub+0x4c>
 80022e8:	4a55      	ldr	r2, [pc, #340]	; (8002440 <__aeabi_dsub+0x360>)
 80022ea:	4442      	add	r2, r8
 80022ec:	2a00      	cmp	r2, #0
 80022ee:	d100      	bne.n	80022f2 <__aeabi_dsub+0x212>
 80022f0:	e0b5      	b.n	800245e <__aeabi_dsub+0x37e>
 80022f2:	4642      	mov	r2, r8
 80022f4:	4644      	mov	r4, r8
 80022f6:	1a82      	subs	r2, r0, r2
 80022f8:	2c00      	cmp	r4, #0
 80022fa:	d100      	bne.n	80022fe <__aeabi_dsub+0x21e>
 80022fc:	e138      	b.n	8002570 <__aeabi_dsub+0x490>
 80022fe:	4e4e      	ldr	r6, [pc, #312]	; (8002438 <__aeabi_dsub+0x358>)
 8002300:	42b0      	cmp	r0, r6
 8002302:	d100      	bne.n	8002306 <__aeabi_dsub+0x226>
 8002304:	e1de      	b.n	80026c4 <__aeabi_dsub+0x5e4>
 8002306:	2680      	movs	r6, #128	; 0x80
 8002308:	4664      	mov	r4, ip
 800230a:	0436      	lsls	r6, r6, #16
 800230c:	4334      	orrs	r4, r6
 800230e:	46a4      	mov	ip, r4
 8002310:	2a38      	cmp	r2, #56	; 0x38
 8002312:	dd00      	ble.n	8002316 <__aeabi_dsub+0x236>
 8002314:	e196      	b.n	8002644 <__aeabi_dsub+0x564>
 8002316:	2a1f      	cmp	r2, #31
 8002318:	dd00      	ble.n	800231c <__aeabi_dsub+0x23c>
 800231a:	e224      	b.n	8002766 <__aeabi_dsub+0x686>
 800231c:	2620      	movs	r6, #32
 800231e:	1ab4      	subs	r4, r6, r2
 8002320:	46a2      	mov	sl, r4
 8002322:	4664      	mov	r4, ip
 8002324:	4656      	mov	r6, sl
 8002326:	40b4      	lsls	r4, r6
 8002328:	46a1      	mov	r9, r4
 800232a:	001c      	movs	r4, r3
 800232c:	464e      	mov	r6, r9
 800232e:	40d4      	lsrs	r4, r2
 8002330:	4326      	orrs	r6, r4
 8002332:	0034      	movs	r4, r6
 8002334:	4656      	mov	r6, sl
 8002336:	40b3      	lsls	r3, r6
 8002338:	1e5e      	subs	r6, r3, #1
 800233a:	41b3      	sbcs	r3, r6
 800233c:	431c      	orrs	r4, r3
 800233e:	4663      	mov	r3, ip
 8002340:	40d3      	lsrs	r3, r2
 8002342:	18c9      	adds	r1, r1, r3
 8002344:	19e4      	adds	r4, r4, r7
 8002346:	42bc      	cmp	r4, r7
 8002348:	41bf      	sbcs	r7, r7
 800234a:	427f      	negs	r7, r7
 800234c:	46b9      	mov	r9, r7
 800234e:	4680      	mov	r8, r0
 8002350:	4489      	add	r9, r1
 8002352:	e0d8      	b.n	8002506 <__aeabi_dsub+0x426>
 8002354:	4640      	mov	r0, r8
 8002356:	4c3b      	ldr	r4, [pc, #236]	; (8002444 <__aeabi_dsub+0x364>)
 8002358:	3001      	adds	r0, #1
 800235a:	4220      	tst	r0, r4
 800235c:	d000      	beq.n	8002360 <__aeabi_dsub+0x280>
 800235e:	e0b4      	b.n	80024ca <__aeabi_dsub+0x3ea>
 8002360:	4640      	mov	r0, r8
 8002362:	2800      	cmp	r0, #0
 8002364:	d000      	beq.n	8002368 <__aeabi_dsub+0x288>
 8002366:	e144      	b.n	80025f2 <__aeabi_dsub+0x512>
 8002368:	4660      	mov	r0, ip
 800236a:	4318      	orrs	r0, r3
 800236c:	d100      	bne.n	8002370 <__aeabi_dsub+0x290>
 800236e:	e190      	b.n	8002692 <__aeabi_dsub+0x5b2>
 8002370:	0008      	movs	r0, r1
 8002372:	4338      	orrs	r0, r7
 8002374:	d000      	beq.n	8002378 <__aeabi_dsub+0x298>
 8002376:	e1aa      	b.n	80026ce <__aeabi_dsub+0x5ee>
 8002378:	4661      	mov	r1, ip
 800237a:	08db      	lsrs	r3, r3, #3
 800237c:	0749      	lsls	r1, r1, #29
 800237e:	430b      	orrs	r3, r1
 8002380:	4661      	mov	r1, ip
 8002382:	08cc      	lsrs	r4, r1, #3
 8002384:	e027      	b.n	80023d6 <__aeabi_dsub+0x2f6>
 8002386:	0008      	movs	r0, r1
 8002388:	4338      	orrs	r0, r7
 800238a:	d061      	beq.n	8002450 <__aeabi_dsub+0x370>
 800238c:	1e50      	subs	r0, r2, #1
 800238e:	2a01      	cmp	r2, #1
 8002390:	d100      	bne.n	8002394 <__aeabi_dsub+0x2b4>
 8002392:	e139      	b.n	8002608 <__aeabi_dsub+0x528>
 8002394:	42a2      	cmp	r2, r4
 8002396:	d027      	beq.n	80023e8 <__aeabi_dsub+0x308>
 8002398:	0002      	movs	r2, r0
 800239a:	e75d      	b.n	8002258 <__aeabi_dsub+0x178>
 800239c:	0002      	movs	r2, r0
 800239e:	391f      	subs	r1, #31
 80023a0:	40ca      	lsrs	r2, r1
 80023a2:	0011      	movs	r1, r2
 80023a4:	2b20      	cmp	r3, #32
 80023a6:	d003      	beq.n	80023b0 <__aeabi_dsub+0x2d0>
 80023a8:	2240      	movs	r2, #64	; 0x40
 80023aa:	1ad3      	subs	r3, r2, r3
 80023ac:	4098      	lsls	r0, r3
 80023ae:	4304      	orrs	r4, r0
 80023b0:	1e63      	subs	r3, r4, #1
 80023b2:	419c      	sbcs	r4, r3
 80023b4:	2300      	movs	r3, #0
 80023b6:	4699      	mov	r9, r3
 80023b8:	4698      	mov	r8, r3
 80023ba:	430c      	orrs	r4, r1
 80023bc:	0763      	lsls	r3, r4, #29
 80023be:	d000      	beq.n	80023c2 <__aeabi_dsub+0x2e2>
 80023c0:	e712      	b.n	80021e8 <__aeabi_dsub+0x108>
 80023c2:	464b      	mov	r3, r9
 80023c4:	464a      	mov	r2, r9
 80023c6:	08e4      	lsrs	r4, r4, #3
 80023c8:	075b      	lsls	r3, r3, #29
 80023ca:	4323      	orrs	r3, r4
 80023cc:	08d4      	lsrs	r4, r2, #3
 80023ce:	4642      	mov	r2, r8
 80023d0:	4919      	ldr	r1, [pc, #100]	; (8002438 <__aeabi_dsub+0x358>)
 80023d2:	428a      	cmp	r2, r1
 80023d4:	d00e      	beq.n	80023f4 <__aeabi_dsub+0x314>
 80023d6:	0324      	lsls	r4, r4, #12
 80023d8:	0552      	lsls	r2, r2, #21
 80023da:	0b24      	lsrs	r4, r4, #12
 80023dc:	0d52      	lsrs	r2, r2, #21
 80023de:	e722      	b.n	8002226 <__aeabi_dsub+0x146>
 80023e0:	000a      	movs	r2, r1
 80023e2:	2400      	movs	r4, #0
 80023e4:	2300      	movs	r3, #0
 80023e6:	e71e      	b.n	8002226 <__aeabi_dsub+0x146>
 80023e8:	08db      	lsrs	r3, r3, #3
 80023ea:	4662      	mov	r2, ip
 80023ec:	0752      	lsls	r2, r2, #29
 80023ee:	4313      	orrs	r3, r2
 80023f0:	4662      	mov	r2, ip
 80023f2:	08d4      	lsrs	r4, r2, #3
 80023f4:	001a      	movs	r2, r3
 80023f6:	4322      	orrs	r2, r4
 80023f8:	d100      	bne.n	80023fc <__aeabi_dsub+0x31c>
 80023fa:	e1fc      	b.n	80027f6 <__aeabi_dsub+0x716>
 80023fc:	2280      	movs	r2, #128	; 0x80
 80023fe:	0312      	lsls	r2, r2, #12
 8002400:	4314      	orrs	r4, r2
 8002402:	0324      	lsls	r4, r4, #12
 8002404:	4a0c      	ldr	r2, [pc, #48]	; (8002438 <__aeabi_dsub+0x358>)
 8002406:	0b24      	lsrs	r4, r4, #12
 8002408:	e70d      	b.n	8002226 <__aeabi_dsub+0x146>
 800240a:	0020      	movs	r0, r4
 800240c:	f000 fbae 	bl	8002b6c <__clzsi2>
 8002410:	0001      	movs	r1, r0
 8002412:	3118      	adds	r1, #24
 8002414:	291f      	cmp	r1, #31
 8002416:	dc00      	bgt.n	800241a <__aeabi_dsub+0x33a>
 8002418:	e6c4      	b.n	80021a4 <__aeabi_dsub+0xc4>
 800241a:	3808      	subs	r0, #8
 800241c:	4084      	lsls	r4, r0
 800241e:	4643      	mov	r3, r8
 8002420:	0020      	movs	r0, r4
 8002422:	2400      	movs	r4, #0
 8002424:	4588      	cmp	r8, r1
 8002426:	dc00      	bgt.n	800242a <__aeabi_dsub+0x34a>
 8002428:	e6c8      	b.n	80021bc <__aeabi_dsub+0xdc>
 800242a:	4a04      	ldr	r2, [pc, #16]	; (800243c <__aeabi_dsub+0x35c>)
 800242c:	1a5b      	subs	r3, r3, r1
 800242e:	4010      	ands	r0, r2
 8002430:	4698      	mov	r8, r3
 8002432:	4681      	mov	r9, r0
 8002434:	e6d6      	b.n	80021e4 <__aeabi_dsub+0x104>
 8002436:	46c0      	nop			; (mov r8, r8)
 8002438:	000007ff 	.word	0x000007ff
 800243c:	ff7fffff 	.word	0xff7fffff
 8002440:	fffff801 	.word	0xfffff801
 8002444:	000007fe 	.word	0x000007fe
 8002448:	430f      	orrs	r7, r1
 800244a:	1e7a      	subs	r2, r7, #1
 800244c:	4197      	sbcs	r7, r2
 800244e:	e691      	b.n	8002174 <__aeabi_dsub+0x94>
 8002450:	4661      	mov	r1, ip
 8002452:	08db      	lsrs	r3, r3, #3
 8002454:	0749      	lsls	r1, r1, #29
 8002456:	430b      	orrs	r3, r1
 8002458:	4661      	mov	r1, ip
 800245a:	08cc      	lsrs	r4, r1, #3
 800245c:	e7b8      	b.n	80023d0 <__aeabi_dsub+0x2f0>
 800245e:	4640      	mov	r0, r8
 8002460:	4cd3      	ldr	r4, [pc, #844]	; (80027b0 <__aeabi_dsub+0x6d0>)
 8002462:	3001      	adds	r0, #1
 8002464:	4220      	tst	r0, r4
 8002466:	d000      	beq.n	800246a <__aeabi_dsub+0x38a>
 8002468:	e0a2      	b.n	80025b0 <__aeabi_dsub+0x4d0>
 800246a:	4640      	mov	r0, r8
 800246c:	2800      	cmp	r0, #0
 800246e:	d000      	beq.n	8002472 <__aeabi_dsub+0x392>
 8002470:	e101      	b.n	8002676 <__aeabi_dsub+0x596>
 8002472:	4660      	mov	r0, ip
 8002474:	4318      	orrs	r0, r3
 8002476:	d100      	bne.n	800247a <__aeabi_dsub+0x39a>
 8002478:	e15e      	b.n	8002738 <__aeabi_dsub+0x658>
 800247a:	0008      	movs	r0, r1
 800247c:	4338      	orrs	r0, r7
 800247e:	d000      	beq.n	8002482 <__aeabi_dsub+0x3a2>
 8002480:	e15f      	b.n	8002742 <__aeabi_dsub+0x662>
 8002482:	4661      	mov	r1, ip
 8002484:	08db      	lsrs	r3, r3, #3
 8002486:	0749      	lsls	r1, r1, #29
 8002488:	430b      	orrs	r3, r1
 800248a:	4661      	mov	r1, ip
 800248c:	08cc      	lsrs	r4, r1, #3
 800248e:	e7a2      	b.n	80023d6 <__aeabi_dsub+0x2f6>
 8002490:	4dc8      	ldr	r5, [pc, #800]	; (80027b4 <__aeabi_dsub+0x6d4>)
 8002492:	42a8      	cmp	r0, r5
 8002494:	d100      	bne.n	8002498 <__aeabi_dsub+0x3b8>
 8002496:	e0cf      	b.n	8002638 <__aeabi_dsub+0x558>
 8002498:	2580      	movs	r5, #128	; 0x80
 800249a:	4664      	mov	r4, ip
 800249c:	042d      	lsls	r5, r5, #16
 800249e:	432c      	orrs	r4, r5
 80024a0:	46a4      	mov	ip, r4
 80024a2:	2a38      	cmp	r2, #56	; 0x38
 80024a4:	dc56      	bgt.n	8002554 <__aeabi_dsub+0x474>
 80024a6:	2a1f      	cmp	r2, #31
 80024a8:	dd00      	ble.n	80024ac <__aeabi_dsub+0x3cc>
 80024aa:	e0d1      	b.n	8002650 <__aeabi_dsub+0x570>
 80024ac:	2520      	movs	r5, #32
 80024ae:	001e      	movs	r6, r3
 80024b0:	1aad      	subs	r5, r5, r2
 80024b2:	4664      	mov	r4, ip
 80024b4:	40ab      	lsls	r3, r5
 80024b6:	40ac      	lsls	r4, r5
 80024b8:	40d6      	lsrs	r6, r2
 80024ba:	1e5d      	subs	r5, r3, #1
 80024bc:	41ab      	sbcs	r3, r5
 80024be:	4334      	orrs	r4, r6
 80024c0:	4323      	orrs	r3, r4
 80024c2:	4664      	mov	r4, ip
 80024c4:	40d4      	lsrs	r4, r2
 80024c6:	1b09      	subs	r1, r1, r4
 80024c8:	e049      	b.n	800255e <__aeabi_dsub+0x47e>
 80024ca:	4660      	mov	r0, ip
 80024cc:	1bdc      	subs	r4, r3, r7
 80024ce:	1a46      	subs	r6, r0, r1
 80024d0:	42a3      	cmp	r3, r4
 80024d2:	4180      	sbcs	r0, r0
 80024d4:	4240      	negs	r0, r0
 80024d6:	4681      	mov	r9, r0
 80024d8:	0030      	movs	r0, r6
 80024da:	464e      	mov	r6, r9
 80024dc:	1b80      	subs	r0, r0, r6
 80024de:	4681      	mov	r9, r0
 80024e0:	0200      	lsls	r0, r0, #8
 80024e2:	d476      	bmi.n	80025d2 <__aeabi_dsub+0x4f2>
 80024e4:	464b      	mov	r3, r9
 80024e6:	4323      	orrs	r3, r4
 80024e8:	d000      	beq.n	80024ec <__aeabi_dsub+0x40c>
 80024ea:	e652      	b.n	8002192 <__aeabi_dsub+0xb2>
 80024ec:	2400      	movs	r4, #0
 80024ee:	2500      	movs	r5, #0
 80024f0:	e771      	b.n	80023d6 <__aeabi_dsub+0x2f6>
 80024f2:	4339      	orrs	r1, r7
 80024f4:	000c      	movs	r4, r1
 80024f6:	1e62      	subs	r2, r4, #1
 80024f8:	4194      	sbcs	r4, r2
 80024fa:	18e4      	adds	r4, r4, r3
 80024fc:	429c      	cmp	r4, r3
 80024fe:	419b      	sbcs	r3, r3
 8002500:	425b      	negs	r3, r3
 8002502:	4463      	add	r3, ip
 8002504:	4699      	mov	r9, r3
 8002506:	464b      	mov	r3, r9
 8002508:	021b      	lsls	r3, r3, #8
 800250a:	d400      	bmi.n	800250e <__aeabi_dsub+0x42e>
 800250c:	e756      	b.n	80023bc <__aeabi_dsub+0x2dc>
 800250e:	2301      	movs	r3, #1
 8002510:	469c      	mov	ip, r3
 8002512:	4ba8      	ldr	r3, [pc, #672]	; (80027b4 <__aeabi_dsub+0x6d4>)
 8002514:	44e0      	add	r8, ip
 8002516:	4598      	cmp	r8, r3
 8002518:	d038      	beq.n	800258c <__aeabi_dsub+0x4ac>
 800251a:	464b      	mov	r3, r9
 800251c:	48a6      	ldr	r0, [pc, #664]	; (80027b8 <__aeabi_dsub+0x6d8>)
 800251e:	2201      	movs	r2, #1
 8002520:	4003      	ands	r3, r0
 8002522:	0018      	movs	r0, r3
 8002524:	0863      	lsrs	r3, r4, #1
 8002526:	4014      	ands	r4, r2
 8002528:	431c      	orrs	r4, r3
 800252a:	07c3      	lsls	r3, r0, #31
 800252c:	431c      	orrs	r4, r3
 800252e:	0843      	lsrs	r3, r0, #1
 8002530:	4699      	mov	r9, r3
 8002532:	e657      	b.n	80021e4 <__aeabi_dsub+0x104>
 8002534:	0010      	movs	r0, r2
 8002536:	000e      	movs	r6, r1
 8002538:	3820      	subs	r0, #32
 800253a:	40c6      	lsrs	r6, r0
 800253c:	2a20      	cmp	r2, #32
 800253e:	d004      	beq.n	800254a <__aeabi_dsub+0x46a>
 8002540:	2040      	movs	r0, #64	; 0x40
 8002542:	1a82      	subs	r2, r0, r2
 8002544:	4091      	lsls	r1, r2
 8002546:	430f      	orrs	r7, r1
 8002548:	46b9      	mov	r9, r7
 800254a:	464f      	mov	r7, r9
 800254c:	1e7a      	subs	r2, r7, #1
 800254e:	4197      	sbcs	r7, r2
 8002550:	4337      	orrs	r7, r6
 8002552:	e60f      	b.n	8002174 <__aeabi_dsub+0x94>
 8002554:	4662      	mov	r2, ip
 8002556:	431a      	orrs	r2, r3
 8002558:	0013      	movs	r3, r2
 800255a:	1e5a      	subs	r2, r3, #1
 800255c:	4193      	sbcs	r3, r2
 800255e:	1afc      	subs	r4, r7, r3
 8002560:	42a7      	cmp	r7, r4
 8002562:	41bf      	sbcs	r7, r7
 8002564:	427f      	negs	r7, r7
 8002566:	1bcb      	subs	r3, r1, r7
 8002568:	4699      	mov	r9, r3
 800256a:	465d      	mov	r5, fp
 800256c:	4680      	mov	r8, r0
 800256e:	e608      	b.n	8002182 <__aeabi_dsub+0xa2>
 8002570:	4666      	mov	r6, ip
 8002572:	431e      	orrs	r6, r3
 8002574:	d100      	bne.n	8002578 <__aeabi_dsub+0x498>
 8002576:	e0be      	b.n	80026f6 <__aeabi_dsub+0x616>
 8002578:	1e56      	subs	r6, r2, #1
 800257a:	2a01      	cmp	r2, #1
 800257c:	d100      	bne.n	8002580 <__aeabi_dsub+0x4a0>
 800257e:	e109      	b.n	8002794 <__aeabi_dsub+0x6b4>
 8002580:	4c8c      	ldr	r4, [pc, #560]	; (80027b4 <__aeabi_dsub+0x6d4>)
 8002582:	42a2      	cmp	r2, r4
 8002584:	d100      	bne.n	8002588 <__aeabi_dsub+0x4a8>
 8002586:	e119      	b.n	80027bc <__aeabi_dsub+0x6dc>
 8002588:	0032      	movs	r2, r6
 800258a:	e6c1      	b.n	8002310 <__aeabi_dsub+0x230>
 800258c:	4642      	mov	r2, r8
 800258e:	2400      	movs	r4, #0
 8002590:	2300      	movs	r3, #0
 8002592:	e648      	b.n	8002226 <__aeabi_dsub+0x146>
 8002594:	2020      	movs	r0, #32
 8002596:	000c      	movs	r4, r1
 8002598:	1a80      	subs	r0, r0, r2
 800259a:	003e      	movs	r6, r7
 800259c:	4087      	lsls	r7, r0
 800259e:	4084      	lsls	r4, r0
 80025a0:	40d6      	lsrs	r6, r2
 80025a2:	1e78      	subs	r0, r7, #1
 80025a4:	4187      	sbcs	r7, r0
 80025a6:	40d1      	lsrs	r1, r2
 80025a8:	4334      	orrs	r4, r6
 80025aa:	433c      	orrs	r4, r7
 80025ac:	448c      	add	ip, r1
 80025ae:	e7a4      	b.n	80024fa <__aeabi_dsub+0x41a>
 80025b0:	4a80      	ldr	r2, [pc, #512]	; (80027b4 <__aeabi_dsub+0x6d4>)
 80025b2:	4290      	cmp	r0, r2
 80025b4:	d100      	bne.n	80025b8 <__aeabi_dsub+0x4d8>
 80025b6:	e0e9      	b.n	800278c <__aeabi_dsub+0x6ac>
 80025b8:	19df      	adds	r7, r3, r7
 80025ba:	429f      	cmp	r7, r3
 80025bc:	419b      	sbcs	r3, r3
 80025be:	4461      	add	r1, ip
 80025c0:	425b      	negs	r3, r3
 80025c2:	18c9      	adds	r1, r1, r3
 80025c4:	07cc      	lsls	r4, r1, #31
 80025c6:	087f      	lsrs	r7, r7, #1
 80025c8:	084b      	lsrs	r3, r1, #1
 80025ca:	4699      	mov	r9, r3
 80025cc:	4680      	mov	r8, r0
 80025ce:	433c      	orrs	r4, r7
 80025d0:	e6f4      	b.n	80023bc <__aeabi_dsub+0x2dc>
 80025d2:	1afc      	subs	r4, r7, r3
 80025d4:	42a7      	cmp	r7, r4
 80025d6:	41bf      	sbcs	r7, r7
 80025d8:	4663      	mov	r3, ip
 80025da:	427f      	negs	r7, r7
 80025dc:	1ac9      	subs	r1, r1, r3
 80025de:	1bcb      	subs	r3, r1, r7
 80025e0:	4699      	mov	r9, r3
 80025e2:	465d      	mov	r5, fp
 80025e4:	e5d5      	b.n	8002192 <__aeabi_dsub+0xb2>
 80025e6:	08ff      	lsrs	r7, r7, #3
 80025e8:	074b      	lsls	r3, r1, #29
 80025ea:	465d      	mov	r5, fp
 80025ec:	433b      	orrs	r3, r7
 80025ee:	08cc      	lsrs	r4, r1, #3
 80025f0:	e6ee      	b.n	80023d0 <__aeabi_dsub+0x2f0>
 80025f2:	4662      	mov	r2, ip
 80025f4:	431a      	orrs	r2, r3
 80025f6:	d000      	beq.n	80025fa <__aeabi_dsub+0x51a>
 80025f8:	e082      	b.n	8002700 <__aeabi_dsub+0x620>
 80025fa:	000b      	movs	r3, r1
 80025fc:	433b      	orrs	r3, r7
 80025fe:	d11b      	bne.n	8002638 <__aeabi_dsub+0x558>
 8002600:	2480      	movs	r4, #128	; 0x80
 8002602:	2500      	movs	r5, #0
 8002604:	0324      	lsls	r4, r4, #12
 8002606:	e6f9      	b.n	80023fc <__aeabi_dsub+0x31c>
 8002608:	19dc      	adds	r4, r3, r7
 800260a:	429c      	cmp	r4, r3
 800260c:	419b      	sbcs	r3, r3
 800260e:	4461      	add	r1, ip
 8002610:	4689      	mov	r9, r1
 8002612:	425b      	negs	r3, r3
 8002614:	4499      	add	r9, r3
 8002616:	464b      	mov	r3, r9
 8002618:	021b      	lsls	r3, r3, #8
 800261a:	d444      	bmi.n	80026a6 <__aeabi_dsub+0x5c6>
 800261c:	2301      	movs	r3, #1
 800261e:	4698      	mov	r8, r3
 8002620:	e6cc      	b.n	80023bc <__aeabi_dsub+0x2dc>
 8002622:	1bdc      	subs	r4, r3, r7
 8002624:	4662      	mov	r2, ip
 8002626:	42a3      	cmp	r3, r4
 8002628:	419b      	sbcs	r3, r3
 800262a:	1a51      	subs	r1, r2, r1
 800262c:	425b      	negs	r3, r3
 800262e:	1acb      	subs	r3, r1, r3
 8002630:	4699      	mov	r9, r3
 8002632:	2301      	movs	r3, #1
 8002634:	4698      	mov	r8, r3
 8002636:	e5a4      	b.n	8002182 <__aeabi_dsub+0xa2>
 8002638:	08ff      	lsrs	r7, r7, #3
 800263a:	074b      	lsls	r3, r1, #29
 800263c:	465d      	mov	r5, fp
 800263e:	433b      	orrs	r3, r7
 8002640:	08cc      	lsrs	r4, r1, #3
 8002642:	e6d7      	b.n	80023f4 <__aeabi_dsub+0x314>
 8002644:	4662      	mov	r2, ip
 8002646:	431a      	orrs	r2, r3
 8002648:	0014      	movs	r4, r2
 800264a:	1e63      	subs	r3, r4, #1
 800264c:	419c      	sbcs	r4, r3
 800264e:	e679      	b.n	8002344 <__aeabi_dsub+0x264>
 8002650:	0015      	movs	r5, r2
 8002652:	4664      	mov	r4, ip
 8002654:	3d20      	subs	r5, #32
 8002656:	40ec      	lsrs	r4, r5
 8002658:	46a0      	mov	r8, r4
 800265a:	2a20      	cmp	r2, #32
 800265c:	d005      	beq.n	800266a <__aeabi_dsub+0x58a>
 800265e:	2540      	movs	r5, #64	; 0x40
 8002660:	4664      	mov	r4, ip
 8002662:	1aaa      	subs	r2, r5, r2
 8002664:	4094      	lsls	r4, r2
 8002666:	4323      	orrs	r3, r4
 8002668:	469a      	mov	sl, r3
 800266a:	4654      	mov	r4, sl
 800266c:	1e63      	subs	r3, r4, #1
 800266e:	419c      	sbcs	r4, r3
 8002670:	4643      	mov	r3, r8
 8002672:	4323      	orrs	r3, r4
 8002674:	e773      	b.n	800255e <__aeabi_dsub+0x47e>
 8002676:	4662      	mov	r2, ip
 8002678:	431a      	orrs	r2, r3
 800267a:	d023      	beq.n	80026c4 <__aeabi_dsub+0x5e4>
 800267c:	000a      	movs	r2, r1
 800267e:	433a      	orrs	r2, r7
 8002680:	d000      	beq.n	8002684 <__aeabi_dsub+0x5a4>
 8002682:	e0a0      	b.n	80027c6 <__aeabi_dsub+0x6e6>
 8002684:	4662      	mov	r2, ip
 8002686:	08db      	lsrs	r3, r3, #3
 8002688:	0752      	lsls	r2, r2, #29
 800268a:	4313      	orrs	r3, r2
 800268c:	4662      	mov	r2, ip
 800268e:	08d4      	lsrs	r4, r2, #3
 8002690:	e6b0      	b.n	80023f4 <__aeabi_dsub+0x314>
 8002692:	000b      	movs	r3, r1
 8002694:	433b      	orrs	r3, r7
 8002696:	d100      	bne.n	800269a <__aeabi_dsub+0x5ba>
 8002698:	e728      	b.n	80024ec <__aeabi_dsub+0x40c>
 800269a:	08ff      	lsrs	r7, r7, #3
 800269c:	074b      	lsls	r3, r1, #29
 800269e:	465d      	mov	r5, fp
 80026a0:	433b      	orrs	r3, r7
 80026a2:	08cc      	lsrs	r4, r1, #3
 80026a4:	e697      	b.n	80023d6 <__aeabi_dsub+0x2f6>
 80026a6:	2302      	movs	r3, #2
 80026a8:	4698      	mov	r8, r3
 80026aa:	e736      	b.n	800251a <__aeabi_dsub+0x43a>
 80026ac:	1afc      	subs	r4, r7, r3
 80026ae:	42a7      	cmp	r7, r4
 80026b0:	41bf      	sbcs	r7, r7
 80026b2:	4663      	mov	r3, ip
 80026b4:	427f      	negs	r7, r7
 80026b6:	1ac9      	subs	r1, r1, r3
 80026b8:	1bcb      	subs	r3, r1, r7
 80026ba:	4699      	mov	r9, r3
 80026bc:	2301      	movs	r3, #1
 80026be:	465d      	mov	r5, fp
 80026c0:	4698      	mov	r8, r3
 80026c2:	e55e      	b.n	8002182 <__aeabi_dsub+0xa2>
 80026c4:	074b      	lsls	r3, r1, #29
 80026c6:	08ff      	lsrs	r7, r7, #3
 80026c8:	433b      	orrs	r3, r7
 80026ca:	08cc      	lsrs	r4, r1, #3
 80026cc:	e692      	b.n	80023f4 <__aeabi_dsub+0x314>
 80026ce:	1bdc      	subs	r4, r3, r7
 80026d0:	4660      	mov	r0, ip
 80026d2:	42a3      	cmp	r3, r4
 80026d4:	41b6      	sbcs	r6, r6
 80026d6:	1a40      	subs	r0, r0, r1
 80026d8:	4276      	negs	r6, r6
 80026da:	1b80      	subs	r0, r0, r6
 80026dc:	4681      	mov	r9, r0
 80026de:	0200      	lsls	r0, r0, #8
 80026e0:	d560      	bpl.n	80027a4 <__aeabi_dsub+0x6c4>
 80026e2:	1afc      	subs	r4, r7, r3
 80026e4:	42a7      	cmp	r7, r4
 80026e6:	41bf      	sbcs	r7, r7
 80026e8:	4663      	mov	r3, ip
 80026ea:	427f      	negs	r7, r7
 80026ec:	1ac9      	subs	r1, r1, r3
 80026ee:	1bcb      	subs	r3, r1, r7
 80026f0:	4699      	mov	r9, r3
 80026f2:	465d      	mov	r5, fp
 80026f4:	e576      	b.n	80021e4 <__aeabi_dsub+0x104>
 80026f6:	08ff      	lsrs	r7, r7, #3
 80026f8:	074b      	lsls	r3, r1, #29
 80026fa:	433b      	orrs	r3, r7
 80026fc:	08cc      	lsrs	r4, r1, #3
 80026fe:	e667      	b.n	80023d0 <__aeabi_dsub+0x2f0>
 8002700:	000a      	movs	r2, r1
 8002702:	08db      	lsrs	r3, r3, #3
 8002704:	433a      	orrs	r2, r7
 8002706:	d100      	bne.n	800270a <__aeabi_dsub+0x62a>
 8002708:	e66f      	b.n	80023ea <__aeabi_dsub+0x30a>
 800270a:	4662      	mov	r2, ip
 800270c:	0752      	lsls	r2, r2, #29
 800270e:	4313      	orrs	r3, r2
 8002710:	4662      	mov	r2, ip
 8002712:	08d4      	lsrs	r4, r2, #3
 8002714:	2280      	movs	r2, #128	; 0x80
 8002716:	0312      	lsls	r2, r2, #12
 8002718:	4214      	tst	r4, r2
 800271a:	d007      	beq.n	800272c <__aeabi_dsub+0x64c>
 800271c:	08c8      	lsrs	r0, r1, #3
 800271e:	4210      	tst	r0, r2
 8002720:	d104      	bne.n	800272c <__aeabi_dsub+0x64c>
 8002722:	465d      	mov	r5, fp
 8002724:	0004      	movs	r4, r0
 8002726:	08fb      	lsrs	r3, r7, #3
 8002728:	0749      	lsls	r1, r1, #29
 800272a:	430b      	orrs	r3, r1
 800272c:	0f5a      	lsrs	r2, r3, #29
 800272e:	00db      	lsls	r3, r3, #3
 8002730:	08db      	lsrs	r3, r3, #3
 8002732:	0752      	lsls	r2, r2, #29
 8002734:	4313      	orrs	r3, r2
 8002736:	e65d      	b.n	80023f4 <__aeabi_dsub+0x314>
 8002738:	074b      	lsls	r3, r1, #29
 800273a:	08ff      	lsrs	r7, r7, #3
 800273c:	433b      	orrs	r3, r7
 800273e:	08cc      	lsrs	r4, r1, #3
 8002740:	e649      	b.n	80023d6 <__aeabi_dsub+0x2f6>
 8002742:	19dc      	adds	r4, r3, r7
 8002744:	429c      	cmp	r4, r3
 8002746:	419b      	sbcs	r3, r3
 8002748:	4461      	add	r1, ip
 800274a:	4689      	mov	r9, r1
 800274c:	425b      	negs	r3, r3
 800274e:	4499      	add	r9, r3
 8002750:	464b      	mov	r3, r9
 8002752:	021b      	lsls	r3, r3, #8
 8002754:	d400      	bmi.n	8002758 <__aeabi_dsub+0x678>
 8002756:	e631      	b.n	80023bc <__aeabi_dsub+0x2dc>
 8002758:	464a      	mov	r2, r9
 800275a:	4b17      	ldr	r3, [pc, #92]	; (80027b8 <__aeabi_dsub+0x6d8>)
 800275c:	401a      	ands	r2, r3
 800275e:	2301      	movs	r3, #1
 8002760:	4691      	mov	r9, r2
 8002762:	4698      	mov	r8, r3
 8002764:	e62a      	b.n	80023bc <__aeabi_dsub+0x2dc>
 8002766:	0016      	movs	r6, r2
 8002768:	4664      	mov	r4, ip
 800276a:	3e20      	subs	r6, #32
 800276c:	40f4      	lsrs	r4, r6
 800276e:	46a0      	mov	r8, r4
 8002770:	2a20      	cmp	r2, #32
 8002772:	d005      	beq.n	8002780 <__aeabi_dsub+0x6a0>
 8002774:	2640      	movs	r6, #64	; 0x40
 8002776:	4664      	mov	r4, ip
 8002778:	1ab2      	subs	r2, r6, r2
 800277a:	4094      	lsls	r4, r2
 800277c:	4323      	orrs	r3, r4
 800277e:	469a      	mov	sl, r3
 8002780:	4654      	mov	r4, sl
 8002782:	1e63      	subs	r3, r4, #1
 8002784:	419c      	sbcs	r4, r3
 8002786:	4643      	mov	r3, r8
 8002788:	431c      	orrs	r4, r3
 800278a:	e5db      	b.n	8002344 <__aeabi_dsub+0x264>
 800278c:	0002      	movs	r2, r0
 800278e:	2400      	movs	r4, #0
 8002790:	2300      	movs	r3, #0
 8002792:	e548      	b.n	8002226 <__aeabi_dsub+0x146>
 8002794:	19dc      	adds	r4, r3, r7
 8002796:	42bc      	cmp	r4, r7
 8002798:	41bf      	sbcs	r7, r7
 800279a:	4461      	add	r1, ip
 800279c:	4689      	mov	r9, r1
 800279e:	427f      	negs	r7, r7
 80027a0:	44b9      	add	r9, r7
 80027a2:	e738      	b.n	8002616 <__aeabi_dsub+0x536>
 80027a4:	464b      	mov	r3, r9
 80027a6:	4323      	orrs	r3, r4
 80027a8:	d100      	bne.n	80027ac <__aeabi_dsub+0x6cc>
 80027aa:	e69f      	b.n	80024ec <__aeabi_dsub+0x40c>
 80027ac:	e606      	b.n	80023bc <__aeabi_dsub+0x2dc>
 80027ae:	46c0      	nop			; (mov r8, r8)
 80027b0:	000007fe 	.word	0x000007fe
 80027b4:	000007ff 	.word	0x000007ff
 80027b8:	ff7fffff 	.word	0xff7fffff
 80027bc:	08ff      	lsrs	r7, r7, #3
 80027be:	074b      	lsls	r3, r1, #29
 80027c0:	433b      	orrs	r3, r7
 80027c2:	08cc      	lsrs	r4, r1, #3
 80027c4:	e616      	b.n	80023f4 <__aeabi_dsub+0x314>
 80027c6:	4662      	mov	r2, ip
 80027c8:	08db      	lsrs	r3, r3, #3
 80027ca:	0752      	lsls	r2, r2, #29
 80027cc:	4313      	orrs	r3, r2
 80027ce:	4662      	mov	r2, ip
 80027d0:	08d4      	lsrs	r4, r2, #3
 80027d2:	2280      	movs	r2, #128	; 0x80
 80027d4:	0312      	lsls	r2, r2, #12
 80027d6:	4214      	tst	r4, r2
 80027d8:	d007      	beq.n	80027ea <__aeabi_dsub+0x70a>
 80027da:	08c8      	lsrs	r0, r1, #3
 80027dc:	4210      	tst	r0, r2
 80027de:	d104      	bne.n	80027ea <__aeabi_dsub+0x70a>
 80027e0:	465d      	mov	r5, fp
 80027e2:	0004      	movs	r4, r0
 80027e4:	08fb      	lsrs	r3, r7, #3
 80027e6:	0749      	lsls	r1, r1, #29
 80027e8:	430b      	orrs	r3, r1
 80027ea:	0f5a      	lsrs	r2, r3, #29
 80027ec:	00db      	lsls	r3, r3, #3
 80027ee:	0752      	lsls	r2, r2, #29
 80027f0:	08db      	lsrs	r3, r3, #3
 80027f2:	4313      	orrs	r3, r2
 80027f4:	e5fe      	b.n	80023f4 <__aeabi_dsub+0x314>
 80027f6:	2300      	movs	r3, #0
 80027f8:	4a01      	ldr	r2, [pc, #4]	; (8002800 <__aeabi_dsub+0x720>)
 80027fa:	001c      	movs	r4, r3
 80027fc:	e513      	b.n	8002226 <__aeabi_dsub+0x146>
 80027fe:	46c0      	nop			; (mov r8, r8)
 8002800:	000007ff 	.word	0x000007ff

08002804 <__aeabi_dcmpun>:
 8002804:	b570      	push	{r4, r5, r6, lr}
 8002806:	0005      	movs	r5, r0
 8002808:	480c      	ldr	r0, [pc, #48]	; (800283c <__aeabi_dcmpun+0x38>)
 800280a:	031c      	lsls	r4, r3, #12
 800280c:	0016      	movs	r6, r2
 800280e:	005b      	lsls	r3, r3, #1
 8002810:	030a      	lsls	r2, r1, #12
 8002812:	0049      	lsls	r1, r1, #1
 8002814:	0b12      	lsrs	r2, r2, #12
 8002816:	0d49      	lsrs	r1, r1, #21
 8002818:	0b24      	lsrs	r4, r4, #12
 800281a:	0d5b      	lsrs	r3, r3, #21
 800281c:	4281      	cmp	r1, r0
 800281e:	d008      	beq.n	8002832 <__aeabi_dcmpun+0x2e>
 8002820:	4a06      	ldr	r2, [pc, #24]	; (800283c <__aeabi_dcmpun+0x38>)
 8002822:	2000      	movs	r0, #0
 8002824:	4293      	cmp	r3, r2
 8002826:	d103      	bne.n	8002830 <__aeabi_dcmpun+0x2c>
 8002828:	0020      	movs	r0, r4
 800282a:	4330      	orrs	r0, r6
 800282c:	1e43      	subs	r3, r0, #1
 800282e:	4198      	sbcs	r0, r3
 8002830:	bd70      	pop	{r4, r5, r6, pc}
 8002832:	2001      	movs	r0, #1
 8002834:	432a      	orrs	r2, r5
 8002836:	d1fb      	bne.n	8002830 <__aeabi_dcmpun+0x2c>
 8002838:	e7f2      	b.n	8002820 <__aeabi_dcmpun+0x1c>
 800283a:	46c0      	nop			; (mov r8, r8)
 800283c:	000007ff 	.word	0x000007ff

08002840 <__aeabi_d2iz>:
 8002840:	000a      	movs	r2, r1
 8002842:	b530      	push	{r4, r5, lr}
 8002844:	4c13      	ldr	r4, [pc, #76]	; (8002894 <__aeabi_d2iz+0x54>)
 8002846:	0053      	lsls	r3, r2, #1
 8002848:	0309      	lsls	r1, r1, #12
 800284a:	0005      	movs	r5, r0
 800284c:	0b09      	lsrs	r1, r1, #12
 800284e:	2000      	movs	r0, #0
 8002850:	0d5b      	lsrs	r3, r3, #21
 8002852:	0fd2      	lsrs	r2, r2, #31
 8002854:	42a3      	cmp	r3, r4
 8002856:	dd04      	ble.n	8002862 <__aeabi_d2iz+0x22>
 8002858:	480f      	ldr	r0, [pc, #60]	; (8002898 <__aeabi_d2iz+0x58>)
 800285a:	4283      	cmp	r3, r0
 800285c:	dd02      	ble.n	8002864 <__aeabi_d2iz+0x24>
 800285e:	4b0f      	ldr	r3, [pc, #60]	; (800289c <__aeabi_d2iz+0x5c>)
 8002860:	18d0      	adds	r0, r2, r3
 8002862:	bd30      	pop	{r4, r5, pc}
 8002864:	2080      	movs	r0, #128	; 0x80
 8002866:	0340      	lsls	r0, r0, #13
 8002868:	4301      	orrs	r1, r0
 800286a:	480d      	ldr	r0, [pc, #52]	; (80028a0 <__aeabi_d2iz+0x60>)
 800286c:	1ac0      	subs	r0, r0, r3
 800286e:	281f      	cmp	r0, #31
 8002870:	dd08      	ble.n	8002884 <__aeabi_d2iz+0x44>
 8002872:	480c      	ldr	r0, [pc, #48]	; (80028a4 <__aeabi_d2iz+0x64>)
 8002874:	1ac3      	subs	r3, r0, r3
 8002876:	40d9      	lsrs	r1, r3
 8002878:	000b      	movs	r3, r1
 800287a:	4258      	negs	r0, r3
 800287c:	2a00      	cmp	r2, #0
 800287e:	d1f0      	bne.n	8002862 <__aeabi_d2iz+0x22>
 8002880:	0018      	movs	r0, r3
 8002882:	e7ee      	b.n	8002862 <__aeabi_d2iz+0x22>
 8002884:	4c08      	ldr	r4, [pc, #32]	; (80028a8 <__aeabi_d2iz+0x68>)
 8002886:	40c5      	lsrs	r5, r0
 8002888:	46a4      	mov	ip, r4
 800288a:	4463      	add	r3, ip
 800288c:	4099      	lsls	r1, r3
 800288e:	000b      	movs	r3, r1
 8002890:	432b      	orrs	r3, r5
 8002892:	e7f2      	b.n	800287a <__aeabi_d2iz+0x3a>
 8002894:	000003fe 	.word	0x000003fe
 8002898:	0000041d 	.word	0x0000041d
 800289c:	7fffffff 	.word	0x7fffffff
 80028a0:	00000433 	.word	0x00000433
 80028a4:	00000413 	.word	0x00000413
 80028a8:	fffffbed 	.word	0xfffffbed

080028ac <__aeabi_i2d>:
 80028ac:	b570      	push	{r4, r5, r6, lr}
 80028ae:	2800      	cmp	r0, #0
 80028b0:	d016      	beq.n	80028e0 <__aeabi_i2d+0x34>
 80028b2:	17c3      	asrs	r3, r0, #31
 80028b4:	18c5      	adds	r5, r0, r3
 80028b6:	405d      	eors	r5, r3
 80028b8:	0fc4      	lsrs	r4, r0, #31
 80028ba:	0028      	movs	r0, r5
 80028bc:	f000 f956 	bl	8002b6c <__clzsi2>
 80028c0:	4a11      	ldr	r2, [pc, #68]	; (8002908 <__aeabi_i2d+0x5c>)
 80028c2:	1a12      	subs	r2, r2, r0
 80028c4:	280a      	cmp	r0, #10
 80028c6:	dc16      	bgt.n	80028f6 <__aeabi_i2d+0x4a>
 80028c8:	0003      	movs	r3, r0
 80028ca:	002e      	movs	r6, r5
 80028cc:	3315      	adds	r3, #21
 80028ce:	409e      	lsls	r6, r3
 80028d0:	230b      	movs	r3, #11
 80028d2:	1a18      	subs	r0, r3, r0
 80028d4:	40c5      	lsrs	r5, r0
 80028d6:	0552      	lsls	r2, r2, #21
 80028d8:	032d      	lsls	r5, r5, #12
 80028da:	0b2d      	lsrs	r5, r5, #12
 80028dc:	0d53      	lsrs	r3, r2, #21
 80028de:	e003      	b.n	80028e8 <__aeabi_i2d+0x3c>
 80028e0:	2400      	movs	r4, #0
 80028e2:	2300      	movs	r3, #0
 80028e4:	2500      	movs	r5, #0
 80028e6:	2600      	movs	r6, #0
 80028e8:	051b      	lsls	r3, r3, #20
 80028ea:	432b      	orrs	r3, r5
 80028ec:	07e4      	lsls	r4, r4, #31
 80028ee:	4323      	orrs	r3, r4
 80028f0:	0030      	movs	r0, r6
 80028f2:	0019      	movs	r1, r3
 80028f4:	bd70      	pop	{r4, r5, r6, pc}
 80028f6:	380b      	subs	r0, #11
 80028f8:	4085      	lsls	r5, r0
 80028fa:	0552      	lsls	r2, r2, #21
 80028fc:	032d      	lsls	r5, r5, #12
 80028fe:	2600      	movs	r6, #0
 8002900:	0b2d      	lsrs	r5, r5, #12
 8002902:	0d53      	lsrs	r3, r2, #21
 8002904:	e7f0      	b.n	80028e8 <__aeabi_i2d+0x3c>
 8002906:	46c0      	nop			; (mov r8, r8)
 8002908:	0000041e 	.word	0x0000041e

0800290c <__aeabi_ui2d>:
 800290c:	b510      	push	{r4, lr}
 800290e:	1e04      	subs	r4, r0, #0
 8002910:	d010      	beq.n	8002934 <__aeabi_ui2d+0x28>
 8002912:	f000 f92b 	bl	8002b6c <__clzsi2>
 8002916:	4b0f      	ldr	r3, [pc, #60]	; (8002954 <__aeabi_ui2d+0x48>)
 8002918:	1a1b      	subs	r3, r3, r0
 800291a:	280a      	cmp	r0, #10
 800291c:	dc11      	bgt.n	8002942 <__aeabi_ui2d+0x36>
 800291e:	220b      	movs	r2, #11
 8002920:	0021      	movs	r1, r4
 8002922:	1a12      	subs	r2, r2, r0
 8002924:	40d1      	lsrs	r1, r2
 8002926:	3015      	adds	r0, #21
 8002928:	030a      	lsls	r2, r1, #12
 800292a:	055b      	lsls	r3, r3, #21
 800292c:	4084      	lsls	r4, r0
 800292e:	0b12      	lsrs	r2, r2, #12
 8002930:	0d5b      	lsrs	r3, r3, #21
 8002932:	e001      	b.n	8002938 <__aeabi_ui2d+0x2c>
 8002934:	2300      	movs	r3, #0
 8002936:	2200      	movs	r2, #0
 8002938:	051b      	lsls	r3, r3, #20
 800293a:	4313      	orrs	r3, r2
 800293c:	0020      	movs	r0, r4
 800293e:	0019      	movs	r1, r3
 8002940:	bd10      	pop	{r4, pc}
 8002942:	0022      	movs	r2, r4
 8002944:	380b      	subs	r0, #11
 8002946:	4082      	lsls	r2, r0
 8002948:	055b      	lsls	r3, r3, #21
 800294a:	0312      	lsls	r2, r2, #12
 800294c:	2400      	movs	r4, #0
 800294e:	0b12      	lsrs	r2, r2, #12
 8002950:	0d5b      	lsrs	r3, r3, #21
 8002952:	e7f1      	b.n	8002938 <__aeabi_ui2d+0x2c>
 8002954:	0000041e 	.word	0x0000041e

08002958 <__aeabi_f2d>:
 8002958:	b570      	push	{r4, r5, r6, lr}
 800295a:	0043      	lsls	r3, r0, #1
 800295c:	0246      	lsls	r6, r0, #9
 800295e:	0fc4      	lsrs	r4, r0, #31
 8002960:	20fe      	movs	r0, #254	; 0xfe
 8002962:	0e1b      	lsrs	r3, r3, #24
 8002964:	1c59      	adds	r1, r3, #1
 8002966:	0a75      	lsrs	r5, r6, #9
 8002968:	4208      	tst	r0, r1
 800296a:	d00c      	beq.n	8002986 <__aeabi_f2d+0x2e>
 800296c:	22e0      	movs	r2, #224	; 0xe0
 800296e:	0092      	lsls	r2, r2, #2
 8002970:	4694      	mov	ip, r2
 8002972:	076d      	lsls	r5, r5, #29
 8002974:	0b36      	lsrs	r6, r6, #12
 8002976:	4463      	add	r3, ip
 8002978:	051b      	lsls	r3, r3, #20
 800297a:	4333      	orrs	r3, r6
 800297c:	07e4      	lsls	r4, r4, #31
 800297e:	4323      	orrs	r3, r4
 8002980:	0028      	movs	r0, r5
 8002982:	0019      	movs	r1, r3
 8002984:	bd70      	pop	{r4, r5, r6, pc}
 8002986:	2b00      	cmp	r3, #0
 8002988:	d114      	bne.n	80029b4 <__aeabi_f2d+0x5c>
 800298a:	2d00      	cmp	r5, #0
 800298c:	d01b      	beq.n	80029c6 <__aeabi_f2d+0x6e>
 800298e:	0028      	movs	r0, r5
 8002990:	f000 f8ec 	bl	8002b6c <__clzsi2>
 8002994:	280a      	cmp	r0, #10
 8002996:	dc1c      	bgt.n	80029d2 <__aeabi_f2d+0x7a>
 8002998:	230b      	movs	r3, #11
 800299a:	002e      	movs	r6, r5
 800299c:	1a1b      	subs	r3, r3, r0
 800299e:	40de      	lsrs	r6, r3
 80029a0:	0003      	movs	r3, r0
 80029a2:	3315      	adds	r3, #21
 80029a4:	409d      	lsls	r5, r3
 80029a6:	4a0e      	ldr	r2, [pc, #56]	; (80029e0 <__aeabi_f2d+0x88>)
 80029a8:	0336      	lsls	r6, r6, #12
 80029aa:	1a12      	subs	r2, r2, r0
 80029ac:	0552      	lsls	r2, r2, #21
 80029ae:	0b36      	lsrs	r6, r6, #12
 80029b0:	0d53      	lsrs	r3, r2, #21
 80029b2:	e7e1      	b.n	8002978 <__aeabi_f2d+0x20>
 80029b4:	2d00      	cmp	r5, #0
 80029b6:	d009      	beq.n	80029cc <__aeabi_f2d+0x74>
 80029b8:	2280      	movs	r2, #128	; 0x80
 80029ba:	0b36      	lsrs	r6, r6, #12
 80029bc:	0312      	lsls	r2, r2, #12
 80029be:	4b09      	ldr	r3, [pc, #36]	; (80029e4 <__aeabi_f2d+0x8c>)
 80029c0:	076d      	lsls	r5, r5, #29
 80029c2:	4316      	orrs	r6, r2
 80029c4:	e7d8      	b.n	8002978 <__aeabi_f2d+0x20>
 80029c6:	2300      	movs	r3, #0
 80029c8:	2600      	movs	r6, #0
 80029ca:	e7d5      	b.n	8002978 <__aeabi_f2d+0x20>
 80029cc:	2600      	movs	r6, #0
 80029ce:	4b05      	ldr	r3, [pc, #20]	; (80029e4 <__aeabi_f2d+0x8c>)
 80029d0:	e7d2      	b.n	8002978 <__aeabi_f2d+0x20>
 80029d2:	0003      	movs	r3, r0
 80029d4:	3b0b      	subs	r3, #11
 80029d6:	409d      	lsls	r5, r3
 80029d8:	002e      	movs	r6, r5
 80029da:	2500      	movs	r5, #0
 80029dc:	e7e3      	b.n	80029a6 <__aeabi_f2d+0x4e>
 80029de:	46c0      	nop			; (mov r8, r8)
 80029e0:	00000389 	.word	0x00000389
 80029e4:	000007ff 	.word	0x000007ff

080029e8 <__aeabi_d2f>:
 80029e8:	0002      	movs	r2, r0
 80029ea:	004b      	lsls	r3, r1, #1
 80029ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029ee:	0d5b      	lsrs	r3, r3, #21
 80029f0:	030c      	lsls	r4, r1, #12
 80029f2:	4e3d      	ldr	r6, [pc, #244]	; (8002ae8 <__aeabi_d2f+0x100>)
 80029f4:	0a64      	lsrs	r4, r4, #9
 80029f6:	0f40      	lsrs	r0, r0, #29
 80029f8:	1c5f      	adds	r7, r3, #1
 80029fa:	0fc9      	lsrs	r1, r1, #31
 80029fc:	4304      	orrs	r4, r0
 80029fe:	00d5      	lsls	r5, r2, #3
 8002a00:	4237      	tst	r7, r6
 8002a02:	d00a      	beq.n	8002a1a <__aeabi_d2f+0x32>
 8002a04:	4839      	ldr	r0, [pc, #228]	; (8002aec <__aeabi_d2f+0x104>)
 8002a06:	181e      	adds	r6, r3, r0
 8002a08:	2efe      	cmp	r6, #254	; 0xfe
 8002a0a:	dd16      	ble.n	8002a3a <__aeabi_d2f+0x52>
 8002a0c:	20ff      	movs	r0, #255	; 0xff
 8002a0e:	2400      	movs	r4, #0
 8002a10:	05c0      	lsls	r0, r0, #23
 8002a12:	4320      	orrs	r0, r4
 8002a14:	07c9      	lsls	r1, r1, #31
 8002a16:	4308      	orrs	r0, r1
 8002a18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d106      	bne.n	8002a2c <__aeabi_d2f+0x44>
 8002a1e:	432c      	orrs	r4, r5
 8002a20:	d026      	beq.n	8002a70 <__aeabi_d2f+0x88>
 8002a22:	2205      	movs	r2, #5
 8002a24:	0192      	lsls	r2, r2, #6
 8002a26:	0a54      	lsrs	r4, r2, #9
 8002a28:	b2d8      	uxtb	r0, r3
 8002a2a:	e7f1      	b.n	8002a10 <__aeabi_d2f+0x28>
 8002a2c:	4325      	orrs	r5, r4
 8002a2e:	d0ed      	beq.n	8002a0c <__aeabi_d2f+0x24>
 8002a30:	2080      	movs	r0, #128	; 0x80
 8002a32:	03c0      	lsls	r0, r0, #15
 8002a34:	4304      	orrs	r4, r0
 8002a36:	20ff      	movs	r0, #255	; 0xff
 8002a38:	e7ea      	b.n	8002a10 <__aeabi_d2f+0x28>
 8002a3a:	2e00      	cmp	r6, #0
 8002a3c:	dd1b      	ble.n	8002a76 <__aeabi_d2f+0x8e>
 8002a3e:	0192      	lsls	r2, r2, #6
 8002a40:	1e53      	subs	r3, r2, #1
 8002a42:	419a      	sbcs	r2, r3
 8002a44:	00e4      	lsls	r4, r4, #3
 8002a46:	0f6d      	lsrs	r5, r5, #29
 8002a48:	4322      	orrs	r2, r4
 8002a4a:	432a      	orrs	r2, r5
 8002a4c:	0753      	lsls	r3, r2, #29
 8002a4e:	d048      	beq.n	8002ae2 <__aeabi_d2f+0xfa>
 8002a50:	230f      	movs	r3, #15
 8002a52:	4013      	ands	r3, r2
 8002a54:	2b04      	cmp	r3, #4
 8002a56:	d000      	beq.n	8002a5a <__aeabi_d2f+0x72>
 8002a58:	3204      	adds	r2, #4
 8002a5a:	2380      	movs	r3, #128	; 0x80
 8002a5c:	04db      	lsls	r3, r3, #19
 8002a5e:	4013      	ands	r3, r2
 8002a60:	d03f      	beq.n	8002ae2 <__aeabi_d2f+0xfa>
 8002a62:	1c70      	adds	r0, r6, #1
 8002a64:	2efe      	cmp	r6, #254	; 0xfe
 8002a66:	d0d1      	beq.n	8002a0c <__aeabi_d2f+0x24>
 8002a68:	0192      	lsls	r2, r2, #6
 8002a6a:	0a54      	lsrs	r4, r2, #9
 8002a6c:	b2c0      	uxtb	r0, r0
 8002a6e:	e7cf      	b.n	8002a10 <__aeabi_d2f+0x28>
 8002a70:	2000      	movs	r0, #0
 8002a72:	2400      	movs	r4, #0
 8002a74:	e7cc      	b.n	8002a10 <__aeabi_d2f+0x28>
 8002a76:	0032      	movs	r2, r6
 8002a78:	3217      	adds	r2, #23
 8002a7a:	db22      	blt.n	8002ac2 <__aeabi_d2f+0xda>
 8002a7c:	2080      	movs	r0, #128	; 0x80
 8002a7e:	0400      	lsls	r0, r0, #16
 8002a80:	4320      	orrs	r0, r4
 8002a82:	241e      	movs	r4, #30
 8002a84:	1ba4      	subs	r4, r4, r6
 8002a86:	2c1f      	cmp	r4, #31
 8002a88:	dd1d      	ble.n	8002ac6 <__aeabi_d2f+0xde>
 8002a8a:	2202      	movs	r2, #2
 8002a8c:	4252      	negs	r2, r2
 8002a8e:	1b96      	subs	r6, r2, r6
 8002a90:	0002      	movs	r2, r0
 8002a92:	40f2      	lsrs	r2, r6
 8002a94:	0016      	movs	r6, r2
 8002a96:	2c20      	cmp	r4, #32
 8002a98:	d004      	beq.n	8002aa4 <__aeabi_d2f+0xbc>
 8002a9a:	4a15      	ldr	r2, [pc, #84]	; (8002af0 <__aeabi_d2f+0x108>)
 8002a9c:	4694      	mov	ip, r2
 8002a9e:	4463      	add	r3, ip
 8002aa0:	4098      	lsls	r0, r3
 8002aa2:	4305      	orrs	r5, r0
 8002aa4:	002a      	movs	r2, r5
 8002aa6:	1e53      	subs	r3, r2, #1
 8002aa8:	419a      	sbcs	r2, r3
 8002aaa:	4332      	orrs	r2, r6
 8002aac:	2600      	movs	r6, #0
 8002aae:	0753      	lsls	r3, r2, #29
 8002ab0:	d1ce      	bne.n	8002a50 <__aeabi_d2f+0x68>
 8002ab2:	2480      	movs	r4, #128	; 0x80
 8002ab4:	0013      	movs	r3, r2
 8002ab6:	04e4      	lsls	r4, r4, #19
 8002ab8:	2001      	movs	r0, #1
 8002aba:	4023      	ands	r3, r4
 8002abc:	4222      	tst	r2, r4
 8002abe:	d1d3      	bne.n	8002a68 <__aeabi_d2f+0x80>
 8002ac0:	e7b0      	b.n	8002a24 <__aeabi_d2f+0x3c>
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	e7ad      	b.n	8002a22 <__aeabi_d2f+0x3a>
 8002ac6:	4a0b      	ldr	r2, [pc, #44]	; (8002af4 <__aeabi_d2f+0x10c>)
 8002ac8:	4694      	mov	ip, r2
 8002aca:	002a      	movs	r2, r5
 8002acc:	40e2      	lsrs	r2, r4
 8002ace:	0014      	movs	r4, r2
 8002ad0:	002a      	movs	r2, r5
 8002ad2:	4463      	add	r3, ip
 8002ad4:	409a      	lsls	r2, r3
 8002ad6:	4098      	lsls	r0, r3
 8002ad8:	1e55      	subs	r5, r2, #1
 8002ada:	41aa      	sbcs	r2, r5
 8002adc:	4302      	orrs	r2, r0
 8002ade:	4322      	orrs	r2, r4
 8002ae0:	e7e4      	b.n	8002aac <__aeabi_d2f+0xc4>
 8002ae2:	0033      	movs	r3, r6
 8002ae4:	e79e      	b.n	8002a24 <__aeabi_d2f+0x3c>
 8002ae6:	46c0      	nop			; (mov r8, r8)
 8002ae8:	000007fe 	.word	0x000007fe
 8002aec:	fffffc80 	.word	0xfffffc80
 8002af0:	fffffca2 	.word	0xfffffca2
 8002af4:	fffffc82 	.word	0xfffffc82

08002af8 <__aeabi_cfrcmple>:
 8002af8:	4684      	mov	ip, r0
 8002afa:	0008      	movs	r0, r1
 8002afc:	4661      	mov	r1, ip
 8002afe:	e7ff      	b.n	8002b00 <__aeabi_cfcmpeq>

08002b00 <__aeabi_cfcmpeq>:
 8002b00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002b02:	f000 f8bd 	bl	8002c80 <__lesf2>
 8002b06:	2800      	cmp	r0, #0
 8002b08:	d401      	bmi.n	8002b0e <__aeabi_cfcmpeq+0xe>
 8002b0a:	2100      	movs	r1, #0
 8002b0c:	42c8      	cmn	r0, r1
 8002b0e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08002b10 <__aeabi_fcmpeq>:
 8002b10:	b510      	push	{r4, lr}
 8002b12:	f000 f849 	bl	8002ba8 <__eqsf2>
 8002b16:	4240      	negs	r0, r0
 8002b18:	3001      	adds	r0, #1
 8002b1a:	bd10      	pop	{r4, pc}

08002b1c <__aeabi_fcmplt>:
 8002b1c:	b510      	push	{r4, lr}
 8002b1e:	f000 f8af 	bl	8002c80 <__lesf2>
 8002b22:	2800      	cmp	r0, #0
 8002b24:	db01      	blt.n	8002b2a <__aeabi_fcmplt+0xe>
 8002b26:	2000      	movs	r0, #0
 8002b28:	bd10      	pop	{r4, pc}
 8002b2a:	2001      	movs	r0, #1
 8002b2c:	bd10      	pop	{r4, pc}
 8002b2e:	46c0      	nop			; (mov r8, r8)

08002b30 <__aeabi_fcmple>:
 8002b30:	b510      	push	{r4, lr}
 8002b32:	f000 f8a5 	bl	8002c80 <__lesf2>
 8002b36:	2800      	cmp	r0, #0
 8002b38:	dd01      	ble.n	8002b3e <__aeabi_fcmple+0xe>
 8002b3a:	2000      	movs	r0, #0
 8002b3c:	bd10      	pop	{r4, pc}
 8002b3e:	2001      	movs	r0, #1
 8002b40:	bd10      	pop	{r4, pc}
 8002b42:	46c0      	nop			; (mov r8, r8)

08002b44 <__aeabi_fcmpgt>:
 8002b44:	b510      	push	{r4, lr}
 8002b46:	f000 f855 	bl	8002bf4 <__gesf2>
 8002b4a:	2800      	cmp	r0, #0
 8002b4c:	dc01      	bgt.n	8002b52 <__aeabi_fcmpgt+0xe>
 8002b4e:	2000      	movs	r0, #0
 8002b50:	bd10      	pop	{r4, pc}
 8002b52:	2001      	movs	r0, #1
 8002b54:	bd10      	pop	{r4, pc}
 8002b56:	46c0      	nop			; (mov r8, r8)

08002b58 <__aeabi_fcmpge>:
 8002b58:	b510      	push	{r4, lr}
 8002b5a:	f000 f84b 	bl	8002bf4 <__gesf2>
 8002b5e:	2800      	cmp	r0, #0
 8002b60:	da01      	bge.n	8002b66 <__aeabi_fcmpge+0xe>
 8002b62:	2000      	movs	r0, #0
 8002b64:	bd10      	pop	{r4, pc}
 8002b66:	2001      	movs	r0, #1
 8002b68:	bd10      	pop	{r4, pc}
 8002b6a:	46c0      	nop			; (mov r8, r8)

08002b6c <__clzsi2>:
 8002b6c:	211c      	movs	r1, #28
 8002b6e:	2301      	movs	r3, #1
 8002b70:	041b      	lsls	r3, r3, #16
 8002b72:	4298      	cmp	r0, r3
 8002b74:	d301      	bcc.n	8002b7a <__clzsi2+0xe>
 8002b76:	0c00      	lsrs	r0, r0, #16
 8002b78:	3910      	subs	r1, #16
 8002b7a:	0a1b      	lsrs	r3, r3, #8
 8002b7c:	4298      	cmp	r0, r3
 8002b7e:	d301      	bcc.n	8002b84 <__clzsi2+0x18>
 8002b80:	0a00      	lsrs	r0, r0, #8
 8002b82:	3908      	subs	r1, #8
 8002b84:	091b      	lsrs	r3, r3, #4
 8002b86:	4298      	cmp	r0, r3
 8002b88:	d301      	bcc.n	8002b8e <__clzsi2+0x22>
 8002b8a:	0900      	lsrs	r0, r0, #4
 8002b8c:	3904      	subs	r1, #4
 8002b8e:	a202      	add	r2, pc, #8	; (adr r2, 8002b98 <__clzsi2+0x2c>)
 8002b90:	5c10      	ldrb	r0, [r2, r0]
 8002b92:	1840      	adds	r0, r0, r1
 8002b94:	4770      	bx	lr
 8002b96:	46c0      	nop			; (mov r8, r8)
 8002b98:	02020304 	.word	0x02020304
 8002b9c:	01010101 	.word	0x01010101
	...

08002ba8 <__eqsf2>:
 8002ba8:	b570      	push	{r4, r5, r6, lr}
 8002baa:	0042      	lsls	r2, r0, #1
 8002bac:	0245      	lsls	r5, r0, #9
 8002bae:	024e      	lsls	r6, r1, #9
 8002bb0:	004c      	lsls	r4, r1, #1
 8002bb2:	0fc3      	lsrs	r3, r0, #31
 8002bb4:	0a6d      	lsrs	r5, r5, #9
 8002bb6:	2001      	movs	r0, #1
 8002bb8:	0e12      	lsrs	r2, r2, #24
 8002bba:	0a76      	lsrs	r6, r6, #9
 8002bbc:	0e24      	lsrs	r4, r4, #24
 8002bbe:	0fc9      	lsrs	r1, r1, #31
 8002bc0:	2aff      	cmp	r2, #255	; 0xff
 8002bc2:	d006      	beq.n	8002bd2 <__eqsf2+0x2a>
 8002bc4:	2cff      	cmp	r4, #255	; 0xff
 8002bc6:	d003      	beq.n	8002bd0 <__eqsf2+0x28>
 8002bc8:	42a2      	cmp	r2, r4
 8002bca:	d101      	bne.n	8002bd0 <__eqsf2+0x28>
 8002bcc:	42b5      	cmp	r5, r6
 8002bce:	d006      	beq.n	8002bde <__eqsf2+0x36>
 8002bd0:	bd70      	pop	{r4, r5, r6, pc}
 8002bd2:	2d00      	cmp	r5, #0
 8002bd4:	d1fc      	bne.n	8002bd0 <__eqsf2+0x28>
 8002bd6:	2cff      	cmp	r4, #255	; 0xff
 8002bd8:	d1fa      	bne.n	8002bd0 <__eqsf2+0x28>
 8002bda:	2e00      	cmp	r6, #0
 8002bdc:	d1f8      	bne.n	8002bd0 <__eqsf2+0x28>
 8002bde:	428b      	cmp	r3, r1
 8002be0:	d006      	beq.n	8002bf0 <__eqsf2+0x48>
 8002be2:	2001      	movs	r0, #1
 8002be4:	2a00      	cmp	r2, #0
 8002be6:	d1f3      	bne.n	8002bd0 <__eqsf2+0x28>
 8002be8:	0028      	movs	r0, r5
 8002bea:	1e43      	subs	r3, r0, #1
 8002bec:	4198      	sbcs	r0, r3
 8002bee:	e7ef      	b.n	8002bd0 <__eqsf2+0x28>
 8002bf0:	2000      	movs	r0, #0
 8002bf2:	e7ed      	b.n	8002bd0 <__eqsf2+0x28>

08002bf4 <__gesf2>:
 8002bf4:	b570      	push	{r4, r5, r6, lr}
 8002bf6:	0042      	lsls	r2, r0, #1
 8002bf8:	0245      	lsls	r5, r0, #9
 8002bfa:	024e      	lsls	r6, r1, #9
 8002bfc:	004c      	lsls	r4, r1, #1
 8002bfe:	0fc3      	lsrs	r3, r0, #31
 8002c00:	0a6d      	lsrs	r5, r5, #9
 8002c02:	0e12      	lsrs	r2, r2, #24
 8002c04:	0a76      	lsrs	r6, r6, #9
 8002c06:	0e24      	lsrs	r4, r4, #24
 8002c08:	0fc8      	lsrs	r0, r1, #31
 8002c0a:	2aff      	cmp	r2, #255	; 0xff
 8002c0c:	d01b      	beq.n	8002c46 <__gesf2+0x52>
 8002c0e:	2cff      	cmp	r4, #255	; 0xff
 8002c10:	d00e      	beq.n	8002c30 <__gesf2+0x3c>
 8002c12:	2a00      	cmp	r2, #0
 8002c14:	d11b      	bne.n	8002c4e <__gesf2+0x5a>
 8002c16:	2c00      	cmp	r4, #0
 8002c18:	d101      	bne.n	8002c1e <__gesf2+0x2a>
 8002c1a:	2e00      	cmp	r6, #0
 8002c1c:	d01c      	beq.n	8002c58 <__gesf2+0x64>
 8002c1e:	2d00      	cmp	r5, #0
 8002c20:	d00c      	beq.n	8002c3c <__gesf2+0x48>
 8002c22:	4283      	cmp	r3, r0
 8002c24:	d01c      	beq.n	8002c60 <__gesf2+0x6c>
 8002c26:	2102      	movs	r1, #2
 8002c28:	1e58      	subs	r0, r3, #1
 8002c2a:	4008      	ands	r0, r1
 8002c2c:	3801      	subs	r0, #1
 8002c2e:	bd70      	pop	{r4, r5, r6, pc}
 8002c30:	2e00      	cmp	r6, #0
 8002c32:	d122      	bne.n	8002c7a <__gesf2+0x86>
 8002c34:	2a00      	cmp	r2, #0
 8002c36:	d1f4      	bne.n	8002c22 <__gesf2+0x2e>
 8002c38:	2d00      	cmp	r5, #0
 8002c3a:	d1f2      	bne.n	8002c22 <__gesf2+0x2e>
 8002c3c:	2800      	cmp	r0, #0
 8002c3e:	d1f6      	bne.n	8002c2e <__gesf2+0x3a>
 8002c40:	2001      	movs	r0, #1
 8002c42:	4240      	negs	r0, r0
 8002c44:	e7f3      	b.n	8002c2e <__gesf2+0x3a>
 8002c46:	2d00      	cmp	r5, #0
 8002c48:	d117      	bne.n	8002c7a <__gesf2+0x86>
 8002c4a:	2cff      	cmp	r4, #255	; 0xff
 8002c4c:	d0f0      	beq.n	8002c30 <__gesf2+0x3c>
 8002c4e:	2c00      	cmp	r4, #0
 8002c50:	d1e7      	bne.n	8002c22 <__gesf2+0x2e>
 8002c52:	2e00      	cmp	r6, #0
 8002c54:	d1e5      	bne.n	8002c22 <__gesf2+0x2e>
 8002c56:	e7e6      	b.n	8002c26 <__gesf2+0x32>
 8002c58:	2000      	movs	r0, #0
 8002c5a:	2d00      	cmp	r5, #0
 8002c5c:	d0e7      	beq.n	8002c2e <__gesf2+0x3a>
 8002c5e:	e7e2      	b.n	8002c26 <__gesf2+0x32>
 8002c60:	42a2      	cmp	r2, r4
 8002c62:	dc05      	bgt.n	8002c70 <__gesf2+0x7c>
 8002c64:	dbea      	blt.n	8002c3c <__gesf2+0x48>
 8002c66:	42b5      	cmp	r5, r6
 8002c68:	d802      	bhi.n	8002c70 <__gesf2+0x7c>
 8002c6a:	d3e7      	bcc.n	8002c3c <__gesf2+0x48>
 8002c6c:	2000      	movs	r0, #0
 8002c6e:	e7de      	b.n	8002c2e <__gesf2+0x3a>
 8002c70:	4243      	negs	r3, r0
 8002c72:	4158      	adcs	r0, r3
 8002c74:	0040      	lsls	r0, r0, #1
 8002c76:	3801      	subs	r0, #1
 8002c78:	e7d9      	b.n	8002c2e <__gesf2+0x3a>
 8002c7a:	2002      	movs	r0, #2
 8002c7c:	4240      	negs	r0, r0
 8002c7e:	e7d6      	b.n	8002c2e <__gesf2+0x3a>

08002c80 <__lesf2>:
 8002c80:	b570      	push	{r4, r5, r6, lr}
 8002c82:	0042      	lsls	r2, r0, #1
 8002c84:	0245      	lsls	r5, r0, #9
 8002c86:	024e      	lsls	r6, r1, #9
 8002c88:	004c      	lsls	r4, r1, #1
 8002c8a:	0fc3      	lsrs	r3, r0, #31
 8002c8c:	0a6d      	lsrs	r5, r5, #9
 8002c8e:	0e12      	lsrs	r2, r2, #24
 8002c90:	0a76      	lsrs	r6, r6, #9
 8002c92:	0e24      	lsrs	r4, r4, #24
 8002c94:	0fc8      	lsrs	r0, r1, #31
 8002c96:	2aff      	cmp	r2, #255	; 0xff
 8002c98:	d00b      	beq.n	8002cb2 <__lesf2+0x32>
 8002c9a:	2cff      	cmp	r4, #255	; 0xff
 8002c9c:	d00d      	beq.n	8002cba <__lesf2+0x3a>
 8002c9e:	2a00      	cmp	r2, #0
 8002ca0:	d11f      	bne.n	8002ce2 <__lesf2+0x62>
 8002ca2:	2c00      	cmp	r4, #0
 8002ca4:	d116      	bne.n	8002cd4 <__lesf2+0x54>
 8002ca6:	2e00      	cmp	r6, #0
 8002ca8:	d114      	bne.n	8002cd4 <__lesf2+0x54>
 8002caa:	2000      	movs	r0, #0
 8002cac:	2d00      	cmp	r5, #0
 8002cae:	d010      	beq.n	8002cd2 <__lesf2+0x52>
 8002cb0:	e009      	b.n	8002cc6 <__lesf2+0x46>
 8002cb2:	2d00      	cmp	r5, #0
 8002cb4:	d10c      	bne.n	8002cd0 <__lesf2+0x50>
 8002cb6:	2cff      	cmp	r4, #255	; 0xff
 8002cb8:	d113      	bne.n	8002ce2 <__lesf2+0x62>
 8002cba:	2e00      	cmp	r6, #0
 8002cbc:	d108      	bne.n	8002cd0 <__lesf2+0x50>
 8002cbe:	2a00      	cmp	r2, #0
 8002cc0:	d008      	beq.n	8002cd4 <__lesf2+0x54>
 8002cc2:	4283      	cmp	r3, r0
 8002cc4:	d012      	beq.n	8002cec <__lesf2+0x6c>
 8002cc6:	2102      	movs	r1, #2
 8002cc8:	1e58      	subs	r0, r3, #1
 8002cca:	4008      	ands	r0, r1
 8002ccc:	3801      	subs	r0, #1
 8002cce:	e000      	b.n	8002cd2 <__lesf2+0x52>
 8002cd0:	2002      	movs	r0, #2
 8002cd2:	bd70      	pop	{r4, r5, r6, pc}
 8002cd4:	2d00      	cmp	r5, #0
 8002cd6:	d1f4      	bne.n	8002cc2 <__lesf2+0x42>
 8002cd8:	2800      	cmp	r0, #0
 8002cda:	d1fa      	bne.n	8002cd2 <__lesf2+0x52>
 8002cdc:	2001      	movs	r0, #1
 8002cde:	4240      	negs	r0, r0
 8002ce0:	e7f7      	b.n	8002cd2 <__lesf2+0x52>
 8002ce2:	2c00      	cmp	r4, #0
 8002ce4:	d1ed      	bne.n	8002cc2 <__lesf2+0x42>
 8002ce6:	2e00      	cmp	r6, #0
 8002ce8:	d1eb      	bne.n	8002cc2 <__lesf2+0x42>
 8002cea:	e7ec      	b.n	8002cc6 <__lesf2+0x46>
 8002cec:	42a2      	cmp	r2, r4
 8002cee:	dc05      	bgt.n	8002cfc <__lesf2+0x7c>
 8002cf0:	dbf2      	blt.n	8002cd8 <__lesf2+0x58>
 8002cf2:	42b5      	cmp	r5, r6
 8002cf4:	d802      	bhi.n	8002cfc <__lesf2+0x7c>
 8002cf6:	d3ef      	bcc.n	8002cd8 <__lesf2+0x58>
 8002cf8:	2000      	movs	r0, #0
 8002cfa:	e7ea      	b.n	8002cd2 <__lesf2+0x52>
 8002cfc:	4243      	negs	r3, r0
 8002cfe:	4158      	adcs	r0, r3
 8002d00:	0040      	lsls	r0, r0, #1
 8002d02:	3801      	subs	r0, #1
 8002d04:	e7e5      	b.n	8002cd2 <__lesf2+0x52>
 8002d06:	46c0      	nop			; (mov r8, r8)

08002d08 <ICI2022_Init>:

/***************************************************************************/
/* INITIALIZE LIBRARY */
/***************************************************************************/

void ICI2022_Init(I2C_HandleTypeDef *i2cHandle, UART_HandleTypeDef *uartHandle) {
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b082      	sub	sp, #8
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
 8002d10:	6039      	str	r1, [r7, #0]

	/* Init Struct */
	dev.i2cHandle = i2cHandle;
 8002d12:	4b05      	ldr	r3, [pc, #20]	; (8002d28 <ICI2022_Init+0x20>)
 8002d14:	687a      	ldr	r2, [r7, #4]
 8002d16:	601a      	str	r2, [r3, #0]
	dev.uartHandle = uartHandle;
 8002d18:	4b03      	ldr	r3, [pc, #12]	; (8002d28 <ICI2022_Init+0x20>)
 8002d1a:	683a      	ldr	r2, [r7, #0]
 8002d1c:	605a      	str	r2, [r3, #4]

}
 8002d1e:	46c0      	nop			; (mov r8, r8)
 8002d20:	46bd      	mov	sp, r7
 8002d22:	b002      	add	sp, #8
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	46c0      	nop			; (mov r8, r8)
 8002d28:	20000288 	.word	0x20000288

08002d2c <u8x8_stm32_gpio_and_delay>:
/***************************************************************************/
/* OLED FUNCTIONS */
/***************************************************************************/

// Byte GPIO and Delay Callback
uint8_t u8x8_stm32_gpio_and_delay(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr) {
 8002d2c:	b590      	push	{r4, r7, lr}
 8002d2e:	b085      	sub	sp, #20
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	60f8      	str	r0, [r7, #12]
 8002d34:	0008      	movs	r0, r1
 8002d36:	0011      	movs	r1, r2
 8002d38:	607b      	str	r3, [r7, #4]
 8002d3a:	240b      	movs	r4, #11
 8002d3c:	193b      	adds	r3, r7, r4
 8002d3e:	1c02      	adds	r2, r0, #0
 8002d40:	701a      	strb	r2, [r3, #0]
 8002d42:	230a      	movs	r3, #10
 8002d44:	18fb      	adds	r3, r7, r3
 8002d46:	1c0a      	adds	r2, r1, #0
 8002d48:	701a      	strb	r2, [r3, #0]
	switch (msg) {
 8002d4a:	193b      	adds	r3, r7, r4
 8002d4c:	781b      	ldrb	r3, [r3, #0]
 8002d4e:	2b28      	cmp	r3, #40	; 0x28
 8002d50:	d002      	beq.n	8002d58 <u8x8_stm32_gpio_and_delay+0x2c>
 8002d52:	2b29      	cmp	r3, #41	; 0x29
 8002d54:	d004      	beq.n	8002d60 <u8x8_stm32_gpio_and_delay+0x34>
 8002d56:	e00a      	b.n	8002d6e <u8x8_stm32_gpio_and_delay+0x42>
	case U8X8_MSG_GPIO_AND_DELAY_INIT:
		osDelay(1);
 8002d58:	2001      	movs	r0, #1
 8002d5a:	f008 fdc7 	bl	800b8ec <osDelay>
		break;
 8002d5e:	e00b      	b.n	8002d78 <u8x8_stm32_gpio_and_delay+0x4c>
	case U8X8_MSG_DELAY_MILLI:
		osDelay(arg_int);
 8002d60:	230a      	movs	r3, #10
 8002d62:	18fb      	adds	r3, r7, r3
 8002d64:	781b      	ldrb	r3, [r3, #0]
 8002d66:	0018      	movs	r0, r3
 8002d68:	f008 fdc0 	bl	800b8ec <osDelay>
		break;
 8002d6c:	e004      	b.n	8002d78 <u8x8_stm32_gpio_and_delay+0x4c>
	default:
		u8x8_SetGPIOResult(u8x8, 1);			// default return value
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	2227      	movs	r2, #39	; 0x27
 8002d72:	2101      	movs	r1, #1
 8002d74:	5499      	strb	r1, [r3, r2]
		break;
 8002d76:	46c0      	nop			; (mov r8, r8)
	}
	return 1;
 8002d78:	2301      	movs	r3, #1
}
 8002d7a:	0018      	movs	r0, r3
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	b005      	add	sp, #20
 8002d80:	bd90      	pop	{r4, r7, pc}
	...

08002d84 <u8x8_byte_i2c>:

// Communication Callback
uint8_t u8x8_byte_i2c(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8002d84:	b590      	push	{r4, r7, lr}
 8002d86:	b089      	sub	sp, #36	; 0x24
 8002d88:	af02      	add	r7, sp, #8
 8002d8a:	60f8      	str	r0, [r7, #12]
 8002d8c:	0008      	movs	r0, r1
 8002d8e:	0011      	movs	r1, r2
 8002d90:	607b      	str	r3, [r7, #4]
 8002d92:	240b      	movs	r4, #11
 8002d94:	193b      	adds	r3, r7, r4
 8002d96:	1c02      	adds	r2, r0, #0
 8002d98:	701a      	strb	r2, [r3, #0]
 8002d9a:	230a      	movs	r3, #10
 8002d9c:	18fb      	adds	r3, r7, r3
 8002d9e:	1c0a      	adds	r2, r1, #0
 8002da0:	701a      	strb	r2, [r3, #0]
	static uint8_t buffer[32];		/* u8g2/u8x8 will never send more than 32 bytes between START_TRANSFER and END_TRANSFER */
	static uint8_t buf_idx;
	uint8_t *data;

	switch(msg)
 8002da2:	193b      	adds	r3, r7, r4
 8002da4:	781b      	ldrb	r3, [r3, #0]
 8002da6:	3b14      	subs	r3, #20
 8002da8:	2b0c      	cmp	r3, #12
 8002daa:	d836      	bhi.n	8002e1a <u8x8_byte_i2c+0x96>
 8002dac:	009a      	lsls	r2, r3, #2
 8002dae:	4b1f      	ldr	r3, [pc, #124]	; (8002e2c <u8x8_byte_i2c+0xa8>)
 8002db0:	18d3      	adds	r3, r2, r3
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	469f      	mov	pc, r3
	{
	case U8X8_MSG_BYTE_SEND:
		data = (uint8_t *)arg_ptr;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	617b      	str	r3, [r7, #20]
		while( arg_int > 0 )
 8002dba:	e013      	b.n	8002de4 <u8x8_byte_i2c+0x60>
		{
			buffer[buf_idx++] = *data;
 8002dbc:	4b1c      	ldr	r3, [pc, #112]	; (8002e30 <u8x8_byte_i2c+0xac>)
 8002dbe:	781b      	ldrb	r3, [r3, #0]
 8002dc0:	1c5a      	adds	r2, r3, #1
 8002dc2:	b2d1      	uxtb	r1, r2
 8002dc4:	4a1a      	ldr	r2, [pc, #104]	; (8002e30 <u8x8_byte_i2c+0xac>)
 8002dc6:	7011      	strb	r1, [r2, #0]
 8002dc8:	001a      	movs	r2, r3
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	7819      	ldrb	r1, [r3, #0]
 8002dce:	4b19      	ldr	r3, [pc, #100]	; (8002e34 <u8x8_byte_i2c+0xb0>)
 8002dd0:	5499      	strb	r1, [r3, r2]
			data++;
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	3301      	adds	r3, #1
 8002dd6:	617b      	str	r3, [r7, #20]
			arg_int--;
 8002dd8:	210a      	movs	r1, #10
 8002dda:	187b      	adds	r3, r7, r1
 8002ddc:	781a      	ldrb	r2, [r3, #0]
 8002dde:	187b      	adds	r3, r7, r1
 8002de0:	3a01      	subs	r2, #1
 8002de2:	701a      	strb	r2, [r3, #0]
		while( arg_int > 0 )
 8002de4:	230a      	movs	r3, #10
 8002de6:	18fb      	adds	r3, r7, r3
 8002de8:	781b      	ldrb	r3, [r3, #0]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d1e6      	bne.n	8002dbc <u8x8_byte_i2c+0x38>
		}
		break;
 8002dee:	e017      	b.n	8002e20 <u8x8_byte_i2c+0x9c>
		break;
	case U8X8_MSG_BYTE_SET_DC:
		/* ignored for i2c */
		break;
	case U8X8_MSG_BYTE_START_TRANSFER:
		buf_idx = 0;
 8002df0:	4b0f      	ldr	r3, [pc, #60]	; (8002e30 <u8x8_byte_i2c+0xac>)
 8002df2:	2200      	movs	r2, #0
 8002df4:	701a      	strb	r2, [r3, #0]
		break;
 8002df6:	e013      	b.n	8002e20 <u8x8_byte_i2c+0x9c>
	case U8X8_MSG_BYTE_END_TRANSFER:
		HAL_I2C_Master_Transmit(dev.i2cHandle, u8x8_GetI2CAddress(u8x8), buffer, buf_idx, 1000);
 8002df8:	4b0f      	ldr	r3, [pc, #60]	; (8002e38 <u8x8_byte_i2c+0xb4>)
 8002dfa:	6818      	ldr	r0, [r3, #0]
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2224      	movs	r2, #36	; 0x24
 8002e00:	5c9b      	ldrb	r3, [r3, r2]
 8002e02:	b299      	uxth	r1, r3
 8002e04:	4b0a      	ldr	r3, [pc, #40]	; (8002e30 <u8x8_byte_i2c+0xac>)
 8002e06:	781b      	ldrb	r3, [r3, #0]
 8002e08:	b29c      	uxth	r4, r3
 8002e0a:	4a0a      	ldr	r2, [pc, #40]	; (8002e34 <u8x8_byte_i2c+0xb0>)
 8002e0c:	23fa      	movs	r3, #250	; 0xfa
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	9300      	str	r3, [sp, #0]
 8002e12:	0023      	movs	r3, r4
 8002e14:	f002 fe0c 	bl	8005a30 <HAL_I2C_Master_Transmit>
		break;
 8002e18:	e002      	b.n	8002e20 <u8x8_byte_i2c+0x9c>
	default:
		return 0;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	e001      	b.n	8002e22 <u8x8_byte_i2c+0x9e>
		break;
 8002e1e:	46c0      	nop			; (mov r8, r8)
	}
	return 1;
 8002e20:	2301      	movs	r3, #1
}
 8002e22:	0018      	movs	r0, r3
 8002e24:	46bd      	mov	sp, r7
 8002e26:	b007      	add	sp, #28
 8002e28:	bd90      	pop	{r4, r7, pc}
 8002e2a:	46c0      	nop			; (mov r8, r8)
 8002e2c:	08013120 	.word	0x08013120
 8002e30:	20000298 	.word	0x20000298
 8002e34:	2000029c 	.word	0x2000029c
 8002e38:	20000288 	.word	0x20000288

08002e3c <map>:
/***************************************************************************/
/* MATH FUNCTIONS */
/***************************************************************************/

uint32_t map(uint32_t IN, uint32_t INmin, uint32_t INmax, uint32_t OUTmin, uint32_t OUTmax)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	60f8      	str	r0, [r7, #12]
 8002e44:	60b9      	str	r1, [r7, #8]
 8002e46:	607a      	str	r2, [r7, #4]
 8002e48:	603b      	str	r3, [r7, #0]
    return ((((IN - INmin)*(OUTmax - OUTmin))/(INmax - INmin)) + OUTmin);
 8002e4a:	68fa      	ldr	r2, [r7, #12]
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	1ad3      	subs	r3, r2, r3
 8002e50:	69b9      	ldr	r1, [r7, #24]
 8002e52:	683a      	ldr	r2, [r7, #0]
 8002e54:	1a8a      	subs	r2, r1, r2
 8002e56:	435a      	muls	r2, r3
 8002e58:	0010      	movs	r0, r2
 8002e5a:	687a      	ldr	r2, [r7, #4]
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	1ad3      	subs	r3, r2, r3
 8002e60:	0019      	movs	r1, r3
 8002e62:	f7fd f96d 	bl	8000140 <__udivsi3>
 8002e66:	0003      	movs	r3, r0
 8002e68:	001a      	movs	r2, r3
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	18d3      	adds	r3, r2, r3
}
 8002e6e:	0018      	movs	r0, r3
 8002e70:	46bd      	mov	sp, r7
 8002e72:	b004      	add	sp, #16
 8002e74:	bd80      	pop	{r7, pc}
	...

08002e78 <calc_needle>:

void calc_needle(needle *s)
{
 8002e78:	b5b0      	push	{r4, r5, r7, lr}
 8002e7a:	b086      	sub	sp, #24
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6178      	str	r0, [r7, #20]
	s->end_x = (s->big * -sin(radians(s->angle))) + s->center_x;
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	0018      	movs	r0, r3
 8002e86:	f7ff fd11 	bl	80028ac <__aeabi_i2d>
 8002e8a:	0004      	movs	r4, r0
 8002e8c:	000d      	movs	r5, r1
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	6a1b      	ldr	r3, [r3, #32]
 8002e92:	0018      	movs	r0, r3
 8002e94:	f7ff fd0a 	bl	80028ac <__aeabi_i2d>
 8002e98:	0002      	movs	r2, r0
 8002e9a:	000b      	movs	r3, r1
 8002e9c:	0010      	movs	r0, r2
 8002e9e:	0019      	movs	r1, r3
 8002ea0:	f000 f91c 	bl	80030dc <radians>
 8002ea4:	0002      	movs	r2, r0
 8002ea6:	000b      	movs	r3, r1
 8002ea8:	0010      	movs	r0, r2
 8002eaa:	0019      	movs	r1, r3
 8002eac:	f00e fe36 	bl	8011b1c <sin>
 8002eb0:	0002      	movs	r2, r0
 8002eb2:	000b      	movs	r3, r1
 8002eb4:	0011      	movs	r1, r2
 8002eb6:	60b9      	str	r1, [r7, #8]
 8002eb8:	2180      	movs	r1, #128	; 0x80
 8002eba:	0609      	lsls	r1, r1, #24
 8002ebc:	4059      	eors	r1, r3
 8002ebe:	60f9      	str	r1, [r7, #12]
 8002ec0:	68ba      	ldr	r2, [r7, #8]
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	0020      	movs	r0, r4
 8002ec6:	0029      	movs	r1, r5
 8002ec8:	f7fe fe9e 	bl	8001c08 <__aeabi_dmul>
 8002ecc:	0002      	movs	r2, r0
 8002ece:	000b      	movs	r3, r1
 8002ed0:	0014      	movs	r4, r2
 8002ed2:	001d      	movs	r5, r3
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	0018      	movs	r0, r3
 8002eda:	f7ff fce7 	bl	80028ac <__aeabi_i2d>
 8002ede:	0002      	movs	r2, r0
 8002ee0:	000b      	movs	r3, r1
 8002ee2:	0020      	movs	r0, r4
 8002ee4:	0029      	movs	r1, r5
 8002ee6:	f7fd ff51 	bl	8000d8c <__aeabi_dadd>
 8002eea:	0002      	movs	r2, r0
 8002eec:	000b      	movs	r3, r1
 8002eee:	0010      	movs	r0, r2
 8002ef0:	0019      	movs	r1, r3
 8002ef2:	f7ff fca5 	bl	8002840 <__aeabi_d2iz>
 8002ef6:	0002      	movs	r2, r0
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	619a      	str	r2, [r3, #24]
	s->end_y = (s->big * cos(radians(s->angle))) + s->center_y;
 8002efc:	697b      	ldr	r3, [r7, #20]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	0018      	movs	r0, r3
 8002f02:	f7ff fcd3 	bl	80028ac <__aeabi_i2d>
 8002f06:	0004      	movs	r4, r0
 8002f08:	000d      	movs	r5, r1
 8002f0a:	697b      	ldr	r3, [r7, #20]
 8002f0c:	6a1b      	ldr	r3, [r3, #32]
 8002f0e:	0018      	movs	r0, r3
 8002f10:	f7ff fccc 	bl	80028ac <__aeabi_i2d>
 8002f14:	0002      	movs	r2, r0
 8002f16:	000b      	movs	r3, r1
 8002f18:	0010      	movs	r0, r2
 8002f1a:	0019      	movs	r1, r3
 8002f1c:	f000 f8de 	bl	80030dc <radians>
 8002f20:	0002      	movs	r2, r0
 8002f22:	000b      	movs	r3, r1
 8002f24:	0010      	movs	r0, r2
 8002f26:	0019      	movs	r1, r3
 8002f28:	f00e fdb6 	bl	8011a98 <cos>
 8002f2c:	0002      	movs	r2, r0
 8002f2e:	000b      	movs	r3, r1
 8002f30:	0020      	movs	r0, r4
 8002f32:	0029      	movs	r1, r5
 8002f34:	f7fe fe68 	bl	8001c08 <__aeabi_dmul>
 8002f38:	0002      	movs	r2, r0
 8002f3a:	000b      	movs	r3, r1
 8002f3c:	0014      	movs	r4, r2
 8002f3e:	001d      	movs	r5, r3
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	68db      	ldr	r3, [r3, #12]
 8002f44:	0018      	movs	r0, r3
 8002f46:	f7ff fcb1 	bl	80028ac <__aeabi_i2d>
 8002f4a:	0002      	movs	r2, r0
 8002f4c:	000b      	movs	r3, r1
 8002f4e:	0020      	movs	r0, r4
 8002f50:	0029      	movs	r1, r5
 8002f52:	f7fd ff1b 	bl	8000d8c <__aeabi_dadd>
 8002f56:	0002      	movs	r2, r0
 8002f58:	000b      	movs	r3, r1
 8002f5a:	0010      	movs	r0, r2
 8002f5c:	0019      	movs	r1, r3
 8002f5e:	f7ff fc6f 	bl	8002840 <__aeabi_d2iz>
 8002f62:	0002      	movs	r2, r0
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	61da      	str	r2, [r3, #28]
	s->start_x = (s->small * -sin(radians(s->angle + 180.0))) + s->center_x;
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	0018      	movs	r0, r3
 8002f6e:	f7ff fc9d 	bl	80028ac <__aeabi_i2d>
 8002f72:	0004      	movs	r4, r0
 8002f74:	000d      	movs	r5, r1
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	6a1b      	ldr	r3, [r3, #32]
 8002f7a:	0018      	movs	r0, r3
 8002f7c:	f7ff fc96 	bl	80028ac <__aeabi_i2d>
 8002f80:	2200      	movs	r2, #0
 8002f82:	4b39      	ldr	r3, [pc, #228]	; (8003068 <calc_needle+0x1f0>)
 8002f84:	f7fd ff02 	bl	8000d8c <__aeabi_dadd>
 8002f88:	0002      	movs	r2, r0
 8002f8a:	000b      	movs	r3, r1
 8002f8c:	0010      	movs	r0, r2
 8002f8e:	0019      	movs	r1, r3
 8002f90:	f000 f8a4 	bl	80030dc <radians>
 8002f94:	0002      	movs	r2, r0
 8002f96:	000b      	movs	r3, r1
 8002f98:	0010      	movs	r0, r2
 8002f9a:	0019      	movs	r1, r3
 8002f9c:	f00e fdbe 	bl	8011b1c <sin>
 8002fa0:	0002      	movs	r2, r0
 8002fa2:	000b      	movs	r3, r1
 8002fa4:	0011      	movs	r1, r2
 8002fa6:	6039      	str	r1, [r7, #0]
 8002fa8:	2180      	movs	r1, #128	; 0x80
 8002faa:	0609      	lsls	r1, r1, #24
 8002fac:	4059      	eors	r1, r3
 8002fae:	6079      	str	r1, [r7, #4]
 8002fb0:	683a      	ldr	r2, [r7, #0]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	0020      	movs	r0, r4
 8002fb6:	0029      	movs	r1, r5
 8002fb8:	f7fe fe26 	bl	8001c08 <__aeabi_dmul>
 8002fbc:	0002      	movs	r2, r0
 8002fbe:	000b      	movs	r3, r1
 8002fc0:	0014      	movs	r4, r2
 8002fc2:	001d      	movs	r5, r3
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	0018      	movs	r0, r3
 8002fca:	f7ff fc6f 	bl	80028ac <__aeabi_i2d>
 8002fce:	0002      	movs	r2, r0
 8002fd0:	000b      	movs	r3, r1
 8002fd2:	0020      	movs	r0, r4
 8002fd4:	0029      	movs	r1, r5
 8002fd6:	f7fd fed9 	bl	8000d8c <__aeabi_dadd>
 8002fda:	0002      	movs	r2, r0
 8002fdc:	000b      	movs	r3, r1
 8002fde:	0010      	movs	r0, r2
 8002fe0:	0019      	movs	r1, r3
 8002fe2:	f7ff fc2d 	bl	8002840 <__aeabi_d2iz>
 8002fe6:	0002      	movs	r2, r0
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	611a      	str	r2, [r3, #16]
	s->start_y = (s->small * cos(radians(s->angle + 180.0))) + s->center_y;
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	0018      	movs	r0, r3
 8002ff2:	f7ff fc5b 	bl	80028ac <__aeabi_i2d>
 8002ff6:	0004      	movs	r4, r0
 8002ff8:	000d      	movs	r5, r1
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	6a1b      	ldr	r3, [r3, #32]
 8002ffe:	0018      	movs	r0, r3
 8003000:	f7ff fc54 	bl	80028ac <__aeabi_i2d>
 8003004:	2200      	movs	r2, #0
 8003006:	4b18      	ldr	r3, [pc, #96]	; (8003068 <calc_needle+0x1f0>)
 8003008:	f7fd fec0 	bl	8000d8c <__aeabi_dadd>
 800300c:	0002      	movs	r2, r0
 800300e:	000b      	movs	r3, r1
 8003010:	0010      	movs	r0, r2
 8003012:	0019      	movs	r1, r3
 8003014:	f000 f862 	bl	80030dc <radians>
 8003018:	0002      	movs	r2, r0
 800301a:	000b      	movs	r3, r1
 800301c:	0010      	movs	r0, r2
 800301e:	0019      	movs	r1, r3
 8003020:	f00e fd3a 	bl	8011a98 <cos>
 8003024:	0002      	movs	r2, r0
 8003026:	000b      	movs	r3, r1
 8003028:	0020      	movs	r0, r4
 800302a:	0029      	movs	r1, r5
 800302c:	f7fe fdec 	bl	8001c08 <__aeabi_dmul>
 8003030:	0002      	movs	r2, r0
 8003032:	000b      	movs	r3, r1
 8003034:	0014      	movs	r4, r2
 8003036:	001d      	movs	r5, r3
 8003038:	697b      	ldr	r3, [r7, #20]
 800303a:	68db      	ldr	r3, [r3, #12]
 800303c:	0018      	movs	r0, r3
 800303e:	f7ff fc35 	bl	80028ac <__aeabi_i2d>
 8003042:	0002      	movs	r2, r0
 8003044:	000b      	movs	r3, r1
 8003046:	0020      	movs	r0, r4
 8003048:	0029      	movs	r1, r5
 800304a:	f7fd fe9f 	bl	8000d8c <__aeabi_dadd>
 800304e:	0002      	movs	r2, r0
 8003050:	000b      	movs	r3, r1
 8003052:	0010      	movs	r0, r2
 8003054:	0019      	movs	r1, r3
 8003056:	f7ff fbf3 	bl	8002840 <__aeabi_d2iz>
 800305a:	0002      	movs	r2, r0
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	615a      	str	r2, [r3, #20]
}
 8003060:	46c0      	nop			; (mov r8, r8)
 8003062:	46bd      	mov	sp, r7
 8003064:	b006      	add	sp, #24
 8003066:	bdb0      	pop	{r4, r5, r7, pc}
 8003068:	40668000 	.word	0x40668000

0800306c <calc_rpm>:

void calc_rpm(void)
{
 800306c:	b590      	push	{r4, r7, lr}
 800306e:	b083      	sub	sp, #12
 8003070:	af00      	add	r7, sp, #0
/*
 * CALCULATE RPM TABLE
 */
for(int i = 2; i < 11; i++)
 8003072:	2302      	movs	r3, #2
 8003074:	607b      	str	r3, [r7, #4]
 8003076:	e022      	b.n	80030be <calc_rpm+0x52>
{
	steps_sec = 1000/(i);									// pf = pulse frequency
 8003078:	6879      	ldr	r1, [r7, #4]
 800307a:	23fa      	movs	r3, #250	; 0xfa
 800307c:	0098      	lsls	r0, r3, #2
 800307e:	f7fd f8e9 	bl	8000254 <__divsi3>
 8003082:	0003      	movs	r3, r0
 8003084:	0018      	movs	r0, r3
 8003086:	f7fd fe33 	bl	8000cf0 <__aeabi_i2f>
 800308a:	1c02      	adds	r2, r0, #0
 800308c:	4b10      	ldr	r3, [pc, #64]	; (80030d0 <calc_rpm+0x64>)
 800308e:	601a      	str	r2, [r3, #0]
	rpm[i-2] = 60*(steps_sec/4096);							// 4096 half steps
 8003090:	4b0f      	ldr	r3, [pc, #60]	; (80030d0 <calc_rpm+0x64>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	218b      	movs	r1, #139	; 0x8b
 8003096:	05c9      	lsls	r1, r1, #23
 8003098:	1c18      	adds	r0, r3, #0
 800309a:	f7fd fa1d 	bl	80004d8 <__aeabi_fdiv>
 800309e:	1c03      	adds	r3, r0, #0
 80030a0:	1c1a      	adds	r2, r3, #0
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	1e9c      	subs	r4, r3, #2
 80030a6:	490b      	ldr	r1, [pc, #44]	; (80030d4 <calc_rpm+0x68>)
 80030a8:	1c10      	adds	r0, r2, #0
 80030aa:	f7fd fb2d 	bl	8000708 <__aeabi_fmul>
 80030ae:	1c03      	adds	r3, r0, #0
 80030b0:	1c19      	adds	r1, r3, #0
 80030b2:	4b09      	ldr	r3, [pc, #36]	; (80030d8 <calc_rpm+0x6c>)
 80030b4:	00a2      	lsls	r2, r4, #2
 80030b6:	50d1      	str	r1, [r2, r3]
for(int i = 2; i < 11; i++)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	3301      	adds	r3, #1
 80030bc:	607b      	str	r3, [r7, #4]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2b0a      	cmp	r3, #10
 80030c2:	ddd9      	ble.n	8003078 <calc_rpm+0xc>
}
}
 80030c4:	46c0      	nop			; (mov r8, r8)
 80030c6:	46c0      	nop			; (mov r8, r8)
 80030c8:	46bd      	mov	sp, r7
 80030ca:	b003      	add	sp, #12
 80030cc:	bd90      	pop	{r4, r7, pc}
 80030ce:	46c0      	nop			; (mov r8, r8)
 80030d0:	20000260 	.word	0x20000260
 80030d4:	42700000 	.word	0x42700000
 80030d8:	20000264 	.word	0x20000264

080030dc <radians>:

double radians(double degrees)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b082      	sub	sp, #8
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6038      	str	r0, [r7, #0]
 80030e4:	6079      	str	r1, [r7, #4]
	return degrees * M_PI / 180.0;
 80030e6:	4a0a      	ldr	r2, [pc, #40]	; (8003110 <radians+0x34>)
 80030e8:	4b0a      	ldr	r3, [pc, #40]	; (8003114 <radians+0x38>)
 80030ea:	6838      	ldr	r0, [r7, #0]
 80030ec:	6879      	ldr	r1, [r7, #4]
 80030ee:	f7fe fd8b 	bl	8001c08 <__aeabi_dmul>
 80030f2:	0002      	movs	r2, r0
 80030f4:	000b      	movs	r3, r1
 80030f6:	0010      	movs	r0, r2
 80030f8:	0019      	movs	r1, r3
 80030fa:	2200      	movs	r2, #0
 80030fc:	4b06      	ldr	r3, [pc, #24]	; (8003118 <radians+0x3c>)
 80030fe:	f7fe f981 	bl	8001404 <__aeabi_ddiv>
 8003102:	0002      	movs	r2, r0
 8003104:	000b      	movs	r3, r1
}
 8003106:	0010      	movs	r0, r2
 8003108:	0019      	movs	r1, r3
 800310a:	46bd      	mov	sp, r7
 800310c:	b002      	add	sp, #8
 800310e:	bd80      	pop	{r7, pc}
 8003110:	54442d18 	.word	0x54442d18
 8003114:	400921fb 	.word	0x400921fb
 8003118:	40668000 	.word	0x40668000

0800311c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003120:	f001 fb58 	bl	80047d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003124:	f000 f8b4 	bl	8003290 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003128:	f000 fa74 	bl	8003614 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800312c:	f000 fa42 	bl	80035b4 <MX_USART2_UART_Init>
  MX_ADC_Init();
 8003130:	f000 f916 	bl	8003360 <MX_ADC_Init>
  MX_I2C1_Init();
 8003134:	f000 f97c 	bl	8003430 <MX_I2C1_Init>
  MX_TIM3_Init();
 8003138:	f000 f9ba 	bl	80034b0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  ICI2022_Init(&hi2c1, &huart2);
 800313c:	4a37      	ldr	r2, [pc, #220]	; (800321c <main+0x100>)
 800313e:	4b38      	ldr	r3, [pc, #224]	; (8003220 <main+0x104>)
 8003140:	0011      	movs	r1, r2
 8003142:	0018      	movs	r0, r3
 8003144:	f7ff fde0 	bl	8002d08 <ICI2022_Init>
  calc_rpm();
 8003148:	f7ff ff90 	bl	800306c <calc_rpm>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800314c:	f008 fa70 	bl	800b630 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of Adc_Sem */
  Adc_SemHandle = osSemaphoreNew(1, 1, &Adc_Sem_attributes);
 8003150:	4b34      	ldr	r3, [pc, #208]	; (8003224 <main+0x108>)
 8003152:	001a      	movs	r2, r3
 8003154:	2101      	movs	r1, #1
 8003156:	2001      	movs	r0, #1
 8003158:	f008 fbf0 	bl	800b93c <osSemaphoreNew>
 800315c:	0002      	movs	r2, r0
 800315e:	4b32      	ldr	r3, [pc, #200]	; (8003228 <main+0x10c>)
 8003160:	601a      	str	r2, [r3, #0]

  /* creation of Rx_Sem */
  Rx_SemHandle = osSemaphoreNew(1, 1, &Rx_Sem_attributes);
 8003162:	4b32      	ldr	r3, [pc, #200]	; (800322c <main+0x110>)
 8003164:	001a      	movs	r2, r3
 8003166:	2101      	movs	r1, #1
 8003168:	2001      	movs	r0, #1
 800316a:	f008 fbe7 	bl	800b93c <osSemaphoreNew>
 800316e:	0002      	movs	r2, r0
 8003170:	4b2f      	ldr	r3, [pc, #188]	; (8003230 <main+0x114>)
 8003172:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */
  Rx_SemHandle = osSemaphoreNew(1, 0, &Rx_Sem_attributes);
 8003174:	4b2d      	ldr	r3, [pc, #180]	; (800322c <main+0x110>)
 8003176:	001a      	movs	r2, r3
 8003178:	2100      	movs	r1, #0
 800317a:	2001      	movs	r0, #1
 800317c:	f008 fbde 	bl	800b93c <osSemaphoreNew>
 8003180:	0002      	movs	r2, r0
 8003182:	4b2b      	ldr	r3, [pc, #172]	; (8003230 <main+0x114>)
 8003184:	601a      	str	r2, [r3, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of lock_queue */
  lock_queueHandle = osMessageQueueNew (5, sizeof(lock_q), &lock_queue_attributes);
 8003186:	4b2b      	ldr	r3, [pc, #172]	; (8003234 <main+0x118>)
 8003188:	001a      	movs	r2, r3
 800318a:	2104      	movs	r1, #4
 800318c:	2005      	movs	r0, #5
 800318e:	f008 fd23 	bl	800bbd8 <osMessageQueueNew>
 8003192:	0002      	movs	r2, r0
 8003194:	4b28      	ldr	r3, [pc, #160]	; (8003238 <main+0x11c>)
 8003196:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8003198:	4a28      	ldr	r2, [pc, #160]	; (800323c <main+0x120>)
 800319a:	4b29      	ldr	r3, [pc, #164]	; (8003240 <main+0x124>)
 800319c:	2100      	movs	r1, #0
 800319e:	0018      	movs	r0, r3
 80031a0:	f008 faa0 	bl	800b6e4 <osThreadNew>
 80031a4:	0002      	movs	r2, r0
 80031a6:	4b27      	ldr	r3, [pc, #156]	; (8003244 <main+0x128>)
 80031a8:	601a      	str	r2, [r3, #0]

  /* creation of OLED */
  OLEDHandle = osThreadNew(oled_update, NULL, &OLED_attributes);
 80031aa:	4a27      	ldr	r2, [pc, #156]	; (8003248 <main+0x12c>)
 80031ac:	4b27      	ldr	r3, [pc, #156]	; (800324c <main+0x130>)
 80031ae:	2100      	movs	r1, #0
 80031b0:	0018      	movs	r0, r3
 80031b2:	f008 fa97 	bl	800b6e4 <osThreadNew>
 80031b6:	0002      	movs	r2, r0
 80031b8:	4b25      	ldr	r3, [pc, #148]	; (8003250 <main+0x134>)
 80031ba:	601a      	str	r2, [r3, #0]

  /* creation of ADC */
  ADCHandle = osThreadNew(adc_read, NULL, &ADC_attributes);
 80031bc:	4a25      	ldr	r2, [pc, #148]	; (8003254 <main+0x138>)
 80031be:	4b26      	ldr	r3, [pc, #152]	; (8003258 <main+0x13c>)
 80031c0:	2100      	movs	r1, #0
 80031c2:	0018      	movs	r0, r3
 80031c4:	f008 fa8e 	bl	800b6e4 <osThreadNew>
 80031c8:	0002      	movs	r2, r0
 80031ca:	4b24      	ldr	r3, [pc, #144]	; (800325c <main+0x140>)
 80031cc:	601a      	str	r2, [r3, #0]

  /* creation of SERVO */
  SERVOHandle = osThreadNew(servo_pos, NULL, &SERVO_attributes);
 80031ce:	4a24      	ldr	r2, [pc, #144]	; (8003260 <main+0x144>)
 80031d0:	4b24      	ldr	r3, [pc, #144]	; (8003264 <main+0x148>)
 80031d2:	2100      	movs	r1, #0
 80031d4:	0018      	movs	r0, r3
 80031d6:	f008 fa85 	bl	800b6e4 <osThreadNew>
 80031da:	0002      	movs	r2, r0
 80031dc:	4b22      	ldr	r3, [pc, #136]	; (8003268 <main+0x14c>)
 80031de:	601a      	str	r2, [r3, #0]

  /* creation of STEPPER */
  STEPPERHandle = osThreadNew(stepper_fx, NULL, &STEPPER_attributes);
 80031e0:	4a22      	ldr	r2, [pc, #136]	; (800326c <main+0x150>)
 80031e2:	4b23      	ldr	r3, [pc, #140]	; (8003270 <main+0x154>)
 80031e4:	2100      	movs	r1, #0
 80031e6:	0018      	movs	r0, r3
 80031e8:	f008 fa7c 	bl	800b6e4 <osThreadNew>
 80031ec:	0002      	movs	r2, r0
 80031ee:	4b21      	ldr	r3, [pc, #132]	; (8003274 <main+0x158>)
 80031f0:	601a      	str	r2, [r3, #0]

  /* creation of SERIAL */
  SERIALHandle = osThreadNew(serial_fx, NULL, &SERIAL_attributes);
 80031f2:	4a21      	ldr	r2, [pc, #132]	; (8003278 <main+0x15c>)
 80031f4:	4b21      	ldr	r3, [pc, #132]	; (800327c <main+0x160>)
 80031f6:	2100      	movs	r1, #0
 80031f8:	0018      	movs	r0, r3
 80031fa:	f008 fa73 	bl	800b6e4 <osThreadNew>
 80031fe:	0002      	movs	r2, r0
 8003200:	4b1f      	ldr	r3, [pc, #124]	; (8003280 <main+0x164>)
 8003202:	601a      	str	r2, [r3, #0]

  /* creation of LOCK */
  LOCKHandle = osThreadNew(servo_lock, NULL, &LOCK_attributes);
 8003204:	4a1f      	ldr	r2, [pc, #124]	; (8003284 <main+0x168>)
 8003206:	4b20      	ldr	r3, [pc, #128]	; (8003288 <main+0x16c>)
 8003208:	2100      	movs	r1, #0
 800320a:	0018      	movs	r0, r3
 800320c:	f008 fa6a 	bl	800b6e4 <osThreadNew>
 8003210:	0002      	movs	r2, r0
 8003212:	4b1e      	ldr	r3, [pc, #120]	; (800328c <main+0x170>)
 8003214:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8003216:	f008 fa37 	bl	800b688 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800321a:	e7fe      	b.n	800321a <main+0xfe>
 800321c:	20000390 	.word	0x20000390
 8003220:	200002fc 	.word	0x200002fc
 8003224:	08013268 	.word	0x08013268
 8003228:	20000434 	.word	0x20000434
 800322c:	08013278 	.word	0x08013278
 8003230:	20000438 	.word	0x20000438
 8003234:	08013250 	.word	0x08013250
 8003238:	20000430 	.word	0x20000430
 800323c:	08013154 	.word	0x08013154
 8003240:	0800388d 	.word	0x0800388d
 8003244:	20000414 	.word	0x20000414
 8003248:	08013178 	.word	0x08013178
 800324c:	080038a1 	.word	0x080038a1
 8003250:	20000418 	.word	0x20000418
 8003254:	0801319c 	.word	0x0801319c
 8003258:	08003c2d 	.word	0x08003c2d
 800325c:	2000041c 	.word	0x2000041c
 8003260:	080131c0 	.word	0x080131c0
 8003264:	08003cf1 	.word	0x08003cf1
 8003268:	20000420 	.word	0x20000420
 800326c:	080131e4 	.word	0x080131e4
 8003270:	08003d31 	.word	0x08003d31
 8003274:	20000424 	.word	0x20000424
 8003278:	08013208 	.word	0x08013208
 800327c:	08003df9 	.word	0x08003df9
 8003280:	20000428 	.word	0x20000428
 8003284:	0801322c 	.word	0x0801322c
 8003288:	08004061 	.word	0x08004061
 800328c:	2000042c 	.word	0x2000042c

08003290 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003290:	b590      	push	{r4, r7, lr}
 8003292:	b097      	sub	sp, #92	; 0x5c
 8003294:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003296:	2428      	movs	r4, #40	; 0x28
 8003298:	193b      	adds	r3, r7, r4
 800329a:	0018      	movs	r0, r3
 800329c:	2330      	movs	r3, #48	; 0x30
 800329e:	001a      	movs	r2, r3
 80032a0:	2100      	movs	r1, #0
 80032a2:	f00b fcf3 	bl	800ec8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80032a6:	2318      	movs	r3, #24
 80032a8:	18fb      	adds	r3, r7, r3
 80032aa:	0018      	movs	r0, r3
 80032ac:	2310      	movs	r3, #16
 80032ae:	001a      	movs	r2, r3
 80032b0:	2100      	movs	r1, #0
 80032b2:	f00b fceb 	bl	800ec8c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80032b6:	1d3b      	adds	r3, r7, #4
 80032b8:	0018      	movs	r0, r3
 80032ba:	2314      	movs	r3, #20
 80032bc:	001a      	movs	r2, r3
 80032be:	2100      	movs	r1, #0
 80032c0:	f00b fce4 	bl	800ec8c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 80032c4:	0021      	movs	r1, r4
 80032c6:	187b      	adds	r3, r7, r1
 80032c8:	2212      	movs	r2, #18
 80032ca:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80032cc:	187b      	adds	r3, r7, r1
 80032ce:	2201      	movs	r2, #1
 80032d0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80032d2:	187b      	adds	r3, r7, r1
 80032d4:	2201      	movs	r2, #1
 80032d6:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80032d8:	187b      	adds	r3, r7, r1
 80032da:	2210      	movs	r2, #16
 80032dc:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80032de:	187b      	adds	r3, r7, r1
 80032e0:	2210      	movs	r2, #16
 80032e2:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80032e4:	187b      	adds	r3, r7, r1
 80032e6:	2202      	movs	r2, #2
 80032e8:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80032ea:	187b      	adds	r3, r7, r1
 80032ec:	2280      	movs	r2, #128	; 0x80
 80032ee:	0212      	lsls	r2, r2, #8
 80032f0:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80032f2:	187b      	adds	r3, r7, r1
 80032f4:	2280      	movs	r2, #128	; 0x80
 80032f6:	0352      	lsls	r2, r2, #13
 80032f8:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80032fa:	187b      	adds	r3, r7, r1
 80032fc:	2200      	movs	r2, #0
 80032fe:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003300:	187b      	adds	r3, r7, r1
 8003302:	0018      	movs	r0, r3
 8003304:	f002 fec0 	bl	8006088 <HAL_RCC_OscConfig>
 8003308:	1e03      	subs	r3, r0, #0
 800330a:	d001      	beq.n	8003310 <SystemClock_Config+0x80>
  {
    Error_Handler();
 800330c:	f000 ff46 	bl	800419c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003310:	2118      	movs	r1, #24
 8003312:	187b      	adds	r3, r7, r1
 8003314:	2207      	movs	r2, #7
 8003316:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003318:	187b      	adds	r3, r7, r1
 800331a:	2202      	movs	r2, #2
 800331c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800331e:	187b      	adds	r3, r7, r1
 8003320:	2200      	movs	r2, #0
 8003322:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003324:	187b      	adds	r3, r7, r1
 8003326:	2200      	movs	r2, #0
 8003328:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800332a:	187b      	adds	r3, r7, r1
 800332c:	2101      	movs	r1, #1
 800332e:	0018      	movs	r0, r3
 8003330:	f003 f9c8 	bl	80066c4 <HAL_RCC_ClockConfig>
 8003334:	1e03      	subs	r3, r0, #0
 8003336:	d001      	beq.n	800333c <SystemClock_Config+0xac>
  {
    Error_Handler();
 8003338:	f000 ff30 	bl	800419c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800333c:	1d3b      	adds	r3, r7, #4
 800333e:	2220      	movs	r2, #32
 8003340:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8003342:	1d3b      	adds	r3, r7, #4
 8003344:	2200      	movs	r2, #0
 8003346:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003348:	1d3b      	adds	r3, r7, #4
 800334a:	0018      	movs	r0, r3
 800334c:	f003 fb38 	bl	80069c0 <HAL_RCCEx_PeriphCLKConfig>
 8003350:	1e03      	subs	r3, r0, #0
 8003352:	d001      	beq.n	8003358 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8003354:	f000 ff22 	bl	800419c <Error_Handler>
  }
}
 8003358:	46c0      	nop			; (mov r8, r8)
 800335a:	46bd      	mov	sp, r7
 800335c:	b017      	add	sp, #92	; 0x5c
 800335e:	bd90      	pop	{r4, r7, pc}

08003360 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b084      	sub	sp, #16
 8003364:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003366:	1d3b      	adds	r3, r7, #4
 8003368:	0018      	movs	r0, r3
 800336a:	230c      	movs	r3, #12
 800336c:	001a      	movs	r2, r3
 800336e:	2100      	movs	r1, #0
 8003370:	f00b fc8c 	bl	800ec8c <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8003374:	4b2c      	ldr	r3, [pc, #176]	; (8003428 <MX_ADC_Init+0xc8>)
 8003376:	4a2d      	ldr	r2, [pc, #180]	; (800342c <MX_ADC_Init+0xcc>)
 8003378:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800337a:	4b2b      	ldr	r3, [pc, #172]	; (8003428 <MX_ADC_Init+0xc8>)
 800337c:	2200      	movs	r2, #0
 800337e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8003380:	4b29      	ldr	r3, [pc, #164]	; (8003428 <MX_ADC_Init+0xc8>)
 8003382:	2200      	movs	r2, #0
 8003384:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003386:	4b28      	ldr	r3, [pc, #160]	; (8003428 <MX_ADC_Init+0xc8>)
 8003388:	2200      	movs	r2, #0
 800338a:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800338c:	4b26      	ldr	r3, [pc, #152]	; (8003428 <MX_ADC_Init+0xc8>)
 800338e:	2201      	movs	r2, #1
 8003390:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003392:	4b25      	ldr	r3, [pc, #148]	; (8003428 <MX_ADC_Init+0xc8>)
 8003394:	2204      	movs	r2, #4
 8003396:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8003398:	4b23      	ldr	r3, [pc, #140]	; (8003428 <MX_ADC_Init+0xc8>)
 800339a:	2200      	movs	r2, #0
 800339c:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800339e:	4b22      	ldr	r3, [pc, #136]	; (8003428 <MX_ADC_Init+0xc8>)
 80033a0:	2200      	movs	r2, #0
 80033a2:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 80033a4:	4b20      	ldr	r3, [pc, #128]	; (8003428 <MX_ADC_Init+0xc8>)
 80033a6:	2200      	movs	r2, #0
 80033a8:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = ENABLE;
 80033aa:	4b1f      	ldr	r3, [pc, #124]	; (8003428 <MX_ADC_Init+0xc8>)
 80033ac:	2201      	movs	r2, #1
 80033ae:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80033b0:	4b1d      	ldr	r3, [pc, #116]	; (8003428 <MX_ADC_Init+0xc8>)
 80033b2:	22c2      	movs	r2, #194	; 0xc2
 80033b4:	32ff      	adds	r2, #255	; 0xff
 80033b6:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80033b8:	4b1b      	ldr	r3, [pc, #108]	; (8003428 <MX_ADC_Init+0xc8>)
 80033ba:	2200      	movs	r2, #0
 80033bc:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 80033be:	4b1a      	ldr	r3, [pc, #104]	; (8003428 <MX_ADC_Init+0xc8>)
 80033c0:	2224      	movs	r2, #36	; 0x24
 80033c2:	2100      	movs	r1, #0
 80033c4:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80033c6:	4b18      	ldr	r3, [pc, #96]	; (8003428 <MX_ADC_Init+0xc8>)
 80033c8:	2201      	movs	r2, #1
 80033ca:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80033cc:	4b16      	ldr	r3, [pc, #88]	; (8003428 <MX_ADC_Init+0xc8>)
 80033ce:	0018      	movs	r0, r3
 80033d0:	f001 fa30 	bl	8004834 <HAL_ADC_Init>
 80033d4:	1e03      	subs	r3, r0, #0
 80033d6:	d001      	beq.n	80033dc <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 80033d8:	f000 fee0 	bl	800419c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80033dc:	1d3b      	adds	r3, r7, #4
 80033de:	2200      	movs	r2, #0
 80033e0:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80033e2:	1d3b      	adds	r3, r7, #4
 80033e4:	2280      	movs	r2, #128	; 0x80
 80033e6:	0152      	lsls	r2, r2, #5
 80033e8:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 80033ea:	1d3b      	adds	r3, r7, #4
 80033ec:	2202      	movs	r2, #2
 80033ee:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80033f0:	1d3a      	adds	r2, r7, #4
 80033f2:	4b0d      	ldr	r3, [pc, #52]	; (8003428 <MX_ADC_Init+0xc8>)
 80033f4:	0011      	movs	r1, r2
 80033f6:	0018      	movs	r0, r3
 80033f8:	f001 fcec 	bl	8004dd4 <HAL_ADC_ConfigChannel>
 80033fc:	1e03      	subs	r3, r0, #0
 80033fe:	d001      	beq.n	8003404 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 8003400:	f000 fecc 	bl	800419c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8003404:	1d3b      	adds	r3, r7, #4
 8003406:	2201      	movs	r2, #1
 8003408:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800340a:	1d3a      	adds	r2, r7, #4
 800340c:	4b06      	ldr	r3, [pc, #24]	; (8003428 <MX_ADC_Init+0xc8>)
 800340e:	0011      	movs	r1, r2
 8003410:	0018      	movs	r0, r3
 8003412:	f001 fcdf 	bl	8004dd4 <HAL_ADC_ConfigChannel>
 8003416:	1e03      	subs	r3, r0, #0
 8003418:	d001      	beq.n	800341e <MX_ADC_Init+0xbe>
  {
    Error_Handler();
 800341a:	f000 febf 	bl	800419c <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800341e:	46c0      	nop			; (mov r8, r8)
 8003420:	46bd      	mov	sp, r7
 8003422:	b004      	add	sp, #16
 8003424:	bd80      	pop	{r7, pc}
 8003426:	46c0      	nop			; (mov r8, r8)
 8003428:	200002bc 	.word	0x200002bc
 800342c:	40012400 	.word	0x40012400

08003430 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003434:	4b1b      	ldr	r3, [pc, #108]	; (80034a4 <MX_I2C1_Init+0x74>)
 8003436:	4a1c      	ldr	r2, [pc, #112]	; (80034a8 <MX_I2C1_Init+0x78>)
 8003438:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 800343a:	4b1a      	ldr	r3, [pc, #104]	; (80034a4 <MX_I2C1_Init+0x74>)
 800343c:	4a1b      	ldr	r2, [pc, #108]	; (80034ac <MX_I2C1_Init+0x7c>)
 800343e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003440:	4b18      	ldr	r3, [pc, #96]	; (80034a4 <MX_I2C1_Init+0x74>)
 8003442:	2200      	movs	r2, #0
 8003444:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003446:	4b17      	ldr	r3, [pc, #92]	; (80034a4 <MX_I2C1_Init+0x74>)
 8003448:	2201      	movs	r2, #1
 800344a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800344c:	4b15      	ldr	r3, [pc, #84]	; (80034a4 <MX_I2C1_Init+0x74>)
 800344e:	2200      	movs	r2, #0
 8003450:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003452:	4b14      	ldr	r3, [pc, #80]	; (80034a4 <MX_I2C1_Init+0x74>)
 8003454:	2200      	movs	r2, #0
 8003456:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003458:	4b12      	ldr	r3, [pc, #72]	; (80034a4 <MX_I2C1_Init+0x74>)
 800345a:	2200      	movs	r2, #0
 800345c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800345e:	4b11      	ldr	r3, [pc, #68]	; (80034a4 <MX_I2C1_Init+0x74>)
 8003460:	2200      	movs	r2, #0
 8003462:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003464:	4b0f      	ldr	r3, [pc, #60]	; (80034a4 <MX_I2C1_Init+0x74>)
 8003466:	2200      	movs	r2, #0
 8003468:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800346a:	4b0e      	ldr	r3, [pc, #56]	; (80034a4 <MX_I2C1_Init+0x74>)
 800346c:	0018      	movs	r0, r3
 800346e:	f002 fa49 	bl	8005904 <HAL_I2C_Init>
 8003472:	1e03      	subs	r3, r0, #0
 8003474:	d001      	beq.n	800347a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003476:	f000 fe91 	bl	800419c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800347a:	4b0a      	ldr	r3, [pc, #40]	; (80034a4 <MX_I2C1_Init+0x74>)
 800347c:	2100      	movs	r1, #0
 800347e:	0018      	movs	r0, r3
 8003480:	f002 fd6a 	bl	8005f58 <HAL_I2CEx_ConfigAnalogFilter>
 8003484:	1e03      	subs	r3, r0, #0
 8003486:	d001      	beq.n	800348c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003488:	f000 fe88 	bl	800419c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800348c:	4b05      	ldr	r3, [pc, #20]	; (80034a4 <MX_I2C1_Init+0x74>)
 800348e:	2100      	movs	r1, #0
 8003490:	0018      	movs	r0, r3
 8003492:	f002 fdad 	bl	8005ff0 <HAL_I2CEx_ConfigDigitalFilter>
 8003496:	1e03      	subs	r3, r0, #0
 8003498:	d001      	beq.n	800349e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800349a:	f000 fe7f 	bl	800419c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800349e:	46c0      	nop			; (mov r8, r8)
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	200002fc 	.word	0x200002fc
 80034a8:	40005400 	.word	0x40005400
 80034ac:	0000020b 	.word	0x0000020b

080034b0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b08e      	sub	sp, #56	; 0x38
 80034b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80034b6:	2328      	movs	r3, #40	; 0x28
 80034b8:	18fb      	adds	r3, r7, r3
 80034ba:	0018      	movs	r0, r3
 80034bc:	2310      	movs	r3, #16
 80034be:	001a      	movs	r2, r3
 80034c0:	2100      	movs	r1, #0
 80034c2:	f00b fbe3 	bl	800ec8c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80034c6:	2320      	movs	r3, #32
 80034c8:	18fb      	adds	r3, r7, r3
 80034ca:	0018      	movs	r0, r3
 80034cc:	2308      	movs	r3, #8
 80034ce:	001a      	movs	r2, r3
 80034d0:	2100      	movs	r1, #0
 80034d2:	f00b fbdb 	bl	800ec8c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80034d6:	1d3b      	adds	r3, r7, #4
 80034d8:	0018      	movs	r0, r3
 80034da:	231c      	movs	r3, #28
 80034dc:	001a      	movs	r2, r3
 80034de:	2100      	movs	r1, #0
 80034e0:	f00b fbd4 	bl	800ec8c <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80034e4:	4b30      	ldr	r3, [pc, #192]	; (80035a8 <MX_TIM3_Init+0xf8>)
 80034e6:	4a31      	ldr	r2, [pc, #196]	; (80035ac <MX_TIM3_Init+0xfc>)
 80034e8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 480-1;
 80034ea:	4b2f      	ldr	r3, [pc, #188]	; (80035a8 <MX_TIM3_Init+0xf8>)
 80034ec:	22e0      	movs	r2, #224	; 0xe0
 80034ee:	32ff      	adds	r2, #255	; 0xff
 80034f0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034f2:	4b2d      	ldr	r3, [pc, #180]	; (80035a8 <MX_TIM3_Init+0xf8>)
 80034f4:	2200      	movs	r2, #0
 80034f6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2000-1;
 80034f8:	4b2b      	ldr	r3, [pc, #172]	; (80035a8 <MX_TIM3_Init+0xf8>)
 80034fa:	4a2d      	ldr	r2, [pc, #180]	; (80035b0 <MX_TIM3_Init+0x100>)
 80034fc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80034fe:	4b2a      	ldr	r3, [pc, #168]	; (80035a8 <MX_TIM3_Init+0xf8>)
 8003500:	2200      	movs	r2, #0
 8003502:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003504:	4b28      	ldr	r3, [pc, #160]	; (80035a8 <MX_TIM3_Init+0xf8>)
 8003506:	2200      	movs	r2, #0
 8003508:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800350a:	4b27      	ldr	r3, [pc, #156]	; (80035a8 <MX_TIM3_Init+0xf8>)
 800350c:	0018      	movs	r0, r3
 800350e:	f003 fb35 	bl	8006b7c <HAL_TIM_Base_Init>
 8003512:	1e03      	subs	r3, r0, #0
 8003514:	d001      	beq.n	800351a <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 8003516:	f000 fe41 	bl	800419c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800351a:	2128      	movs	r1, #40	; 0x28
 800351c:	187b      	adds	r3, r7, r1
 800351e:	2280      	movs	r2, #128	; 0x80
 8003520:	0152      	lsls	r2, r2, #5
 8003522:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003524:	187a      	adds	r2, r7, r1
 8003526:	4b20      	ldr	r3, [pc, #128]	; (80035a8 <MX_TIM3_Init+0xf8>)
 8003528:	0011      	movs	r1, r2
 800352a:	0018      	movs	r0, r3
 800352c:	f003 fea8 	bl	8007280 <HAL_TIM_ConfigClockSource>
 8003530:	1e03      	subs	r3, r0, #0
 8003532:	d001      	beq.n	8003538 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8003534:	f000 fe32 	bl	800419c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003538:	4b1b      	ldr	r3, [pc, #108]	; (80035a8 <MX_TIM3_Init+0xf8>)
 800353a:	0018      	movs	r0, r3
 800353c:	f003 fbba 	bl	8006cb4 <HAL_TIM_PWM_Init>
 8003540:	1e03      	subs	r3, r0, #0
 8003542:	d001      	beq.n	8003548 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8003544:	f000 fe2a 	bl	800419c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003548:	2120      	movs	r1, #32
 800354a:	187b      	adds	r3, r7, r1
 800354c:	2200      	movs	r2, #0
 800354e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003550:	187b      	adds	r3, r7, r1
 8003552:	2200      	movs	r2, #0
 8003554:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003556:	187a      	adds	r2, r7, r1
 8003558:	4b13      	ldr	r3, [pc, #76]	; (80035a8 <MX_TIM3_Init+0xf8>)
 800355a:	0011      	movs	r1, r2
 800355c:	0018      	movs	r0, r3
 800355e:	f004 fab3 	bl	8007ac8 <HAL_TIMEx_MasterConfigSynchronization>
 8003562:	1e03      	subs	r3, r0, #0
 8003564:	d001      	beq.n	800356a <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 8003566:	f000 fe19 	bl	800419c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800356a:	1d3b      	adds	r3, r7, #4
 800356c:	2260      	movs	r2, #96	; 0x60
 800356e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8003570:	1d3b      	adds	r3, r7, #4
 8003572:	2200      	movs	r2, #0
 8003574:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003576:	1d3b      	adds	r3, r7, #4
 8003578:	2200      	movs	r2, #0
 800357a:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800357c:	1d3b      	adds	r3, r7, #4
 800357e:	2200      	movs	r2, #0
 8003580:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003582:	1d39      	adds	r1, r7, #4
 8003584:	4b08      	ldr	r3, [pc, #32]	; (80035a8 <MX_TIM3_Init+0xf8>)
 8003586:	2204      	movs	r2, #4
 8003588:	0018      	movs	r0, r3
 800358a:	f003 fdb3 	bl	80070f4 <HAL_TIM_PWM_ConfigChannel>
 800358e:	1e03      	subs	r3, r0, #0
 8003590:	d001      	beq.n	8003596 <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 8003592:	f000 fe03 	bl	800419c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003596:	4b04      	ldr	r3, [pc, #16]	; (80035a8 <MX_TIM3_Init+0xf8>)
 8003598:	0018      	movs	r0, r3
 800359a:	f000 fee9 	bl	8004370 <HAL_TIM_MspPostInit>

}
 800359e:	46c0      	nop			; (mov r8, r8)
 80035a0:	46bd      	mov	sp, r7
 80035a2:	b00e      	add	sp, #56	; 0x38
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	46c0      	nop			; (mov r8, r8)
 80035a8:	20000348 	.word	0x20000348
 80035ac:	40000400 	.word	0x40000400
 80035b0:	000007cf 	.word	0x000007cf

080035b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80035b8:	4b14      	ldr	r3, [pc, #80]	; (800360c <MX_USART2_UART_Init+0x58>)
 80035ba:	4a15      	ldr	r2, [pc, #84]	; (8003610 <MX_USART2_UART_Init+0x5c>)
 80035bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80035be:	4b13      	ldr	r3, [pc, #76]	; (800360c <MX_USART2_UART_Init+0x58>)
 80035c0:	2296      	movs	r2, #150	; 0x96
 80035c2:	0212      	lsls	r2, r2, #8
 80035c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80035c6:	4b11      	ldr	r3, [pc, #68]	; (800360c <MX_USART2_UART_Init+0x58>)
 80035c8:	2200      	movs	r2, #0
 80035ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80035cc:	4b0f      	ldr	r3, [pc, #60]	; (800360c <MX_USART2_UART_Init+0x58>)
 80035ce:	2200      	movs	r2, #0
 80035d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80035d2:	4b0e      	ldr	r3, [pc, #56]	; (800360c <MX_USART2_UART_Init+0x58>)
 80035d4:	2200      	movs	r2, #0
 80035d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80035d8:	4b0c      	ldr	r3, [pc, #48]	; (800360c <MX_USART2_UART_Init+0x58>)
 80035da:	220c      	movs	r2, #12
 80035dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80035de:	4b0b      	ldr	r3, [pc, #44]	; (800360c <MX_USART2_UART_Init+0x58>)
 80035e0:	2200      	movs	r2, #0
 80035e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80035e4:	4b09      	ldr	r3, [pc, #36]	; (800360c <MX_USART2_UART_Init+0x58>)
 80035e6:	2200      	movs	r2, #0
 80035e8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80035ea:	4b08      	ldr	r3, [pc, #32]	; (800360c <MX_USART2_UART_Init+0x58>)
 80035ec:	2200      	movs	r2, #0
 80035ee:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80035f0:	4b06      	ldr	r3, [pc, #24]	; (800360c <MX_USART2_UART_Init+0x58>)
 80035f2:	2200      	movs	r2, #0
 80035f4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80035f6:	4b05      	ldr	r3, [pc, #20]	; (800360c <MX_USART2_UART_Init+0x58>)
 80035f8:	0018      	movs	r0, r3
 80035fa:	f004 facd 	bl	8007b98 <HAL_UART_Init>
 80035fe:	1e03      	subs	r3, r0, #0
 8003600:	d001      	beq.n	8003606 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003602:	f000 fdcb 	bl	800419c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003606:	46c0      	nop			; (mov r8, r8)
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}
 800360c:	20000390 	.word	0x20000390
 8003610:	40004400 	.word	0x40004400

08003614 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003614:	b590      	push	{r4, r7, lr}
 8003616:	b08b      	sub	sp, #44	; 0x2c
 8003618:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800361a:	2414      	movs	r4, #20
 800361c:	193b      	adds	r3, r7, r4
 800361e:	0018      	movs	r0, r3
 8003620:	2314      	movs	r3, #20
 8003622:	001a      	movs	r2, r3
 8003624:	2100      	movs	r1, #0
 8003626:	f00b fb31 	bl	800ec8c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800362a:	4b41      	ldr	r3, [pc, #260]	; (8003730 <MX_GPIO_Init+0x11c>)
 800362c:	695a      	ldr	r2, [r3, #20]
 800362e:	4b40      	ldr	r3, [pc, #256]	; (8003730 <MX_GPIO_Init+0x11c>)
 8003630:	2180      	movs	r1, #128	; 0x80
 8003632:	0309      	lsls	r1, r1, #12
 8003634:	430a      	orrs	r2, r1
 8003636:	615a      	str	r2, [r3, #20]
 8003638:	4b3d      	ldr	r3, [pc, #244]	; (8003730 <MX_GPIO_Init+0x11c>)
 800363a:	695a      	ldr	r2, [r3, #20]
 800363c:	2380      	movs	r3, #128	; 0x80
 800363e:	031b      	lsls	r3, r3, #12
 8003640:	4013      	ands	r3, r2
 8003642:	613b      	str	r3, [r7, #16]
 8003644:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003646:	4b3a      	ldr	r3, [pc, #232]	; (8003730 <MX_GPIO_Init+0x11c>)
 8003648:	695a      	ldr	r2, [r3, #20]
 800364a:	4b39      	ldr	r3, [pc, #228]	; (8003730 <MX_GPIO_Init+0x11c>)
 800364c:	2180      	movs	r1, #128	; 0x80
 800364e:	03c9      	lsls	r1, r1, #15
 8003650:	430a      	orrs	r2, r1
 8003652:	615a      	str	r2, [r3, #20]
 8003654:	4b36      	ldr	r3, [pc, #216]	; (8003730 <MX_GPIO_Init+0x11c>)
 8003656:	695a      	ldr	r2, [r3, #20]
 8003658:	2380      	movs	r3, #128	; 0x80
 800365a:	03db      	lsls	r3, r3, #15
 800365c:	4013      	ands	r3, r2
 800365e:	60fb      	str	r3, [r7, #12]
 8003660:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003662:	4b33      	ldr	r3, [pc, #204]	; (8003730 <MX_GPIO_Init+0x11c>)
 8003664:	695a      	ldr	r2, [r3, #20]
 8003666:	4b32      	ldr	r3, [pc, #200]	; (8003730 <MX_GPIO_Init+0x11c>)
 8003668:	2180      	movs	r1, #128	; 0x80
 800366a:	0289      	lsls	r1, r1, #10
 800366c:	430a      	orrs	r2, r1
 800366e:	615a      	str	r2, [r3, #20]
 8003670:	4b2f      	ldr	r3, [pc, #188]	; (8003730 <MX_GPIO_Init+0x11c>)
 8003672:	695a      	ldr	r2, [r3, #20]
 8003674:	2380      	movs	r3, #128	; 0x80
 8003676:	029b      	lsls	r3, r3, #10
 8003678:	4013      	ands	r3, r2
 800367a:	60bb      	str	r3, [r7, #8]
 800367c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800367e:	4b2c      	ldr	r3, [pc, #176]	; (8003730 <MX_GPIO_Init+0x11c>)
 8003680:	695a      	ldr	r2, [r3, #20]
 8003682:	4b2b      	ldr	r3, [pc, #172]	; (8003730 <MX_GPIO_Init+0x11c>)
 8003684:	2180      	movs	r1, #128	; 0x80
 8003686:	02c9      	lsls	r1, r1, #11
 8003688:	430a      	orrs	r2, r1
 800368a:	615a      	str	r2, [r3, #20]
 800368c:	4b28      	ldr	r3, [pc, #160]	; (8003730 <MX_GPIO_Init+0x11c>)
 800368e:	695a      	ldr	r2, [r3, #20]
 8003690:	2380      	movs	r3, #128	; 0x80
 8003692:	02db      	lsls	r3, r3, #11
 8003694:	4013      	ands	r3, r2
 8003696:	607b      	str	r3, [r7, #4]
 8003698:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800369a:	2390      	movs	r3, #144	; 0x90
 800369c:	05db      	lsls	r3, r3, #23
 800369e:	2200      	movs	r2, #0
 80036a0:	2120      	movs	r1, #32
 80036a2:	0018      	movs	r0, r3
 80036a4:	f002 f910 	bl	80058c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80036a8:	2387      	movs	r3, #135	; 0x87
 80036aa:	00db      	lsls	r3, r3, #3
 80036ac:	4821      	ldr	r0, [pc, #132]	; (8003734 <MX_GPIO_Init+0x120>)
 80036ae:	2200      	movs	r2, #0
 80036b0:	0019      	movs	r1, r3
 80036b2:	f002 f909 	bl	80058c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80036b6:	193b      	adds	r3, r7, r4
 80036b8:	2280      	movs	r2, #128	; 0x80
 80036ba:	0192      	lsls	r2, r2, #6
 80036bc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80036be:	193b      	adds	r3, r7, r4
 80036c0:	2284      	movs	r2, #132	; 0x84
 80036c2:	0392      	lsls	r2, r2, #14
 80036c4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036c6:	193b      	adds	r3, r7, r4
 80036c8:	2200      	movs	r2, #0
 80036ca:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80036cc:	193b      	adds	r3, r7, r4
 80036ce:	4a1a      	ldr	r2, [pc, #104]	; (8003738 <MX_GPIO_Init+0x124>)
 80036d0:	0019      	movs	r1, r3
 80036d2:	0010      	movs	r0, r2
 80036d4:	f001 ff88 	bl	80055e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80036d8:	193b      	adds	r3, r7, r4
 80036da:	2220      	movs	r2, #32
 80036dc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036de:	193b      	adds	r3, r7, r4
 80036e0:	2201      	movs	r2, #1
 80036e2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036e4:	193b      	adds	r3, r7, r4
 80036e6:	2200      	movs	r2, #0
 80036e8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036ea:	193b      	adds	r3, r7, r4
 80036ec:	2200      	movs	r2, #0
 80036ee:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80036f0:	193a      	adds	r2, r7, r4
 80036f2:	2390      	movs	r3, #144	; 0x90
 80036f4:	05db      	lsls	r3, r3, #23
 80036f6:	0011      	movs	r1, r2
 80036f8:	0018      	movs	r0, r3
 80036fa:	f001 ff75 	bl	80055e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80036fe:	0021      	movs	r1, r4
 8003700:	187b      	adds	r3, r7, r1
 8003702:	2287      	movs	r2, #135	; 0x87
 8003704:	00d2      	lsls	r2, r2, #3
 8003706:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003708:	187b      	adds	r3, r7, r1
 800370a:	2201      	movs	r2, #1
 800370c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800370e:	187b      	adds	r3, r7, r1
 8003710:	2200      	movs	r2, #0
 8003712:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003714:	187b      	adds	r3, r7, r1
 8003716:	2200      	movs	r2, #0
 8003718:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800371a:	187b      	adds	r3, r7, r1
 800371c:	4a05      	ldr	r2, [pc, #20]	; (8003734 <MX_GPIO_Init+0x120>)
 800371e:	0019      	movs	r1, r3
 8003720:	0010      	movs	r0, r2
 8003722:	f001 ff61 	bl	80055e8 <HAL_GPIO_Init>

}
 8003726:	46c0      	nop			; (mov r8, r8)
 8003728:	46bd      	mov	sp, r7
 800372a:	b00b      	add	sp, #44	; 0x2c
 800372c:	bd90      	pop	{r4, r7, pc}
 800372e:	46c0      	nop			; (mov r8, r8)
 8003730:	40021000 	.word	0x40021000
 8003734:	48000400 	.word	0x48000400
 8003738:	48000800 	.word	0x48000800

0800373c <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b082      	sub	sp, #8
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
	if(adc_value.first_conv)
 8003744:	4b3c      	ldr	r3, [pc, #240]	; (8003838 <HAL_ADC_ConvCpltCallback+0xfc>)
 8003746:	7b1b      	ldrb	r3, [r3, #12]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d038      	beq.n	80037be <HAL_ADC_ConvCpltCallback+0x82>
	{
		adc_value.adc_ch0 = HAL_ADC_GetValue(hadc);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	0018      	movs	r0, r3
 8003750:	f001 fa6c 	bl	8004c2c <HAL_ADC_GetValue>
 8003754:	0003      	movs	r3, r0
 8003756:	b29a      	uxth	r2, r3
 8003758:	4b37      	ldr	r3, [pc, #220]	; (8003838 <HAL_ADC_ConvCpltCallback+0xfc>)
 800375a:	801a      	strh	r2, [r3, #0]
		adc_value.temp = (adc_value.adc_ch0/4096.0) * 3.3;
 800375c:	4b36      	ldr	r3, [pc, #216]	; (8003838 <HAL_ADC_ConvCpltCallback+0xfc>)
 800375e:	881b      	ldrh	r3, [r3, #0]
 8003760:	0018      	movs	r0, r3
 8003762:	f7ff f8a3 	bl	80028ac <__aeabi_i2d>
 8003766:	2200      	movs	r2, #0
 8003768:	4b34      	ldr	r3, [pc, #208]	; (800383c <HAL_ADC_ConvCpltCallback+0x100>)
 800376a:	f7fd fe4b 	bl	8001404 <__aeabi_ddiv>
 800376e:	0002      	movs	r2, r0
 8003770:	000b      	movs	r3, r1
 8003772:	0010      	movs	r0, r2
 8003774:	0019      	movs	r1, r3
 8003776:	4a32      	ldr	r2, [pc, #200]	; (8003840 <HAL_ADC_ConvCpltCallback+0x104>)
 8003778:	4b32      	ldr	r3, [pc, #200]	; (8003844 <HAL_ADC_ConvCpltCallback+0x108>)
 800377a:	f7fe fa45 	bl	8001c08 <__aeabi_dmul>
 800377e:	0002      	movs	r2, r0
 8003780:	000b      	movs	r3, r1
 8003782:	0010      	movs	r0, r2
 8003784:	0019      	movs	r1, r3
 8003786:	f7ff f92f 	bl	80029e8 <__aeabi_d2f>
 800378a:	1c02      	adds	r2, r0, #0
 800378c:	4b2a      	ldr	r3, [pc, #168]	; (8003838 <HAL_ADC_ConvCpltCallback+0xfc>)
 800378e:	605a      	str	r2, [r3, #4]
		adc_value.temp = adc_value.temp/0.01;
 8003790:	4b29      	ldr	r3, [pc, #164]	; (8003838 <HAL_ADC_ConvCpltCallback+0xfc>)
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	1c18      	adds	r0, r3, #0
 8003796:	f7ff f8df 	bl	8002958 <__aeabi_f2d>
 800379a:	4a2b      	ldr	r2, [pc, #172]	; (8003848 <HAL_ADC_ConvCpltCallback+0x10c>)
 800379c:	4b2b      	ldr	r3, [pc, #172]	; (800384c <HAL_ADC_ConvCpltCallback+0x110>)
 800379e:	f7fd fe31 	bl	8001404 <__aeabi_ddiv>
 80037a2:	0002      	movs	r2, r0
 80037a4:	000b      	movs	r3, r1
 80037a6:	0010      	movs	r0, r2
 80037a8:	0019      	movs	r1, r3
 80037aa:	f7ff f91d 	bl	80029e8 <__aeabi_d2f>
 80037ae:	1c02      	adds	r2, r0, #0
 80037b0:	4b21      	ldr	r3, [pc, #132]	; (8003838 <HAL_ADC_ConvCpltCallback+0xfc>)
 80037b2:	605a      	str	r2, [r3, #4]
		HAL_ADC_Start_IT(hadc);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	0018      	movs	r0, r3
 80037b8:	f001 f97c 	bl	8004ab4 <HAL_ADC_Start_IT>
 80037bc:	e02a      	b.n	8003814 <HAL_ADC_ConvCpltCallback+0xd8>

	}
	else
	{
		adc_value.adc_ch1 = HAL_ADC_GetValue(hadc);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	0018      	movs	r0, r3
 80037c2:	f001 fa33 	bl	8004c2c <HAL_ADC_GetValue>
 80037c6:	0003      	movs	r3, r0
 80037c8:	b29a      	uxth	r2, r3
 80037ca:	4b1b      	ldr	r3, [pc, #108]	; (8003838 <HAL_ADC_ConvCpltCallback+0xfc>)
 80037cc:	805a      	strh	r2, [r3, #2]
		adc_value.pot = (adc_value.adc_ch1/4096.0) * 3.3;
 80037ce:	4b1a      	ldr	r3, [pc, #104]	; (8003838 <HAL_ADC_ConvCpltCallback+0xfc>)
 80037d0:	885b      	ldrh	r3, [r3, #2]
 80037d2:	0018      	movs	r0, r3
 80037d4:	f7ff f86a 	bl	80028ac <__aeabi_i2d>
 80037d8:	2200      	movs	r2, #0
 80037da:	4b18      	ldr	r3, [pc, #96]	; (800383c <HAL_ADC_ConvCpltCallback+0x100>)
 80037dc:	f7fd fe12 	bl	8001404 <__aeabi_ddiv>
 80037e0:	0002      	movs	r2, r0
 80037e2:	000b      	movs	r3, r1
 80037e4:	0010      	movs	r0, r2
 80037e6:	0019      	movs	r1, r3
 80037e8:	4a15      	ldr	r2, [pc, #84]	; (8003840 <HAL_ADC_ConvCpltCallback+0x104>)
 80037ea:	4b16      	ldr	r3, [pc, #88]	; (8003844 <HAL_ADC_ConvCpltCallback+0x108>)
 80037ec:	f7fe fa0c 	bl	8001c08 <__aeabi_dmul>
 80037f0:	0002      	movs	r2, r0
 80037f2:	000b      	movs	r3, r1
 80037f4:	0010      	movs	r0, r2
 80037f6:	0019      	movs	r1, r3
 80037f8:	f7ff f8f6 	bl	80029e8 <__aeabi_d2f>
 80037fc:	1c02      	adds	r2, r0, #0
 80037fe:	4b0e      	ldr	r3, [pc, #56]	; (8003838 <HAL_ADC_ConvCpltCallback+0xfc>)
 8003800:	609a      	str	r2, [r3, #8]
		osSemaphoreRelease(Adc_SemHandle);
 8003802:	4b13      	ldr	r3, [pc, #76]	; (8003850 <HAL_ADC_ConvCpltCallback+0x114>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	0018      	movs	r0, r3
 8003808:	f008 f998 	bl	800bb3c <osSemaphoreRelease>
		HAL_ADC_Stop_IT(hadc);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	0018      	movs	r0, r3
 8003810:	f001 f9c2 	bl	8004b98 <HAL_ADC_Stop_IT>
	}
	adc_value.first_conv = !adc_value.first_conv;
 8003814:	4b08      	ldr	r3, [pc, #32]	; (8003838 <HAL_ADC_ConvCpltCallback+0xfc>)
 8003816:	7b1b      	ldrb	r3, [r3, #12]
 8003818:	1e5a      	subs	r2, r3, #1
 800381a:	4193      	sbcs	r3, r2
 800381c:	b2db      	uxtb	r3, r3
 800381e:	2201      	movs	r2, #1
 8003820:	4053      	eors	r3, r2
 8003822:	b2db      	uxtb	r3, r3
 8003824:	1c1a      	adds	r2, r3, #0
 8003826:	2301      	movs	r3, #1
 8003828:	4013      	ands	r3, r2
 800382a:	b2da      	uxtb	r2, r3
 800382c:	4b02      	ldr	r3, [pc, #8]	; (8003838 <HAL_ADC_ConvCpltCallback+0xfc>)
 800382e:	731a      	strb	r2, [r3, #12]

}
 8003830:	46c0      	nop			; (mov r8, r8)
 8003832:	46bd      	mov	sp, r7
 8003834:	b002      	add	sp, #8
 8003836:	bd80      	pop	{r7, pc}
 8003838:	20000000 	.word	0x20000000
 800383c:	40b00000 	.word	0x40b00000
 8003840:	66666666 	.word	0x66666666
 8003844:	400a6666 	.word	0x400a6666
 8003848:	47ae147b 	.word	0x47ae147b
 800384c:	3f847ae1 	.word	0x3f847ae1
 8003850:	20000434 	.word	0x20000434

08003854 <HAL_UARTEx_RxEventCallback>:
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b082      	sub	sp, #8
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
 800385c:	000a      	movs	r2, r1
 800385e:	1cbb      	adds	r3, r7, #2
 8003860:	801a      	strh	r2, [r3, #0]
	osSemaphoreRelease(Rx_SemHandle);
 8003862:	4b07      	ldr	r3, [pc, #28]	; (8003880 <HAL_UARTEx_RxEventCallback+0x2c>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	0018      	movs	r0, r3
 8003868:	f008 f968 	bl	800bb3c <osSemaphoreRelease>
	HAL_UARTEx_ReceiveToIdle_IT(&huart2, (uint8_t *)buf, 5);
 800386c:	4905      	ldr	r1, [pc, #20]	; (8003884 <HAL_UARTEx_RxEventCallback+0x30>)
 800386e:	4b06      	ldr	r3, [pc, #24]	; (8003888 <HAL_UARTEx_RxEventCallback+0x34>)
 8003870:	2205      	movs	r2, #5
 8003872:	0018      	movs	r0, r3
 8003874:	f005 fb3a 	bl	8008eec <HAL_UARTEx_ReceiveToIdle_IT>
}
 8003878:	46c0      	nop			; (mov r8, r8)
 800387a:	46bd      	mov	sp, r7
 800387c:	b002      	add	sp, #8
 800387e:	bd80      	pop	{r7, pc}
 8003880:	20000438 	.word	0x20000438
 8003884:	20000440 	.word	0x20000440
 8003888:	20000390 	.word	0x20000390

0800388c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b082      	sub	sp, #8
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(2000);
 8003894:	23fa      	movs	r3, #250	; 0xfa
 8003896:	00db      	lsls	r3, r3, #3
 8003898:	0018      	movs	r0, r3
 800389a:	f008 f827 	bl	800b8ec <osDelay>
 800389e:	e7f9      	b.n	8003894 <StartDefaultTask+0x8>

080038a0 <oled_update>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_oled_update */
void oled_update(void *argument)
{
 80038a0:	b5b0      	push	{r4, r5, r7, lr}
 80038a2:	b084      	sub	sp, #16
 80038a4:	af02      	add	r7, sp, #8
 80038a6:	6078      	str	r0, [r7, #4]
			.start_y = 0,
			.end_x = 0,
			.end_y = 0,
			.angle = 45 };

	u8g2_Setup_ssd1306_i2c_128x64_noname_2(&u8g2, U8G2_R0, u8x8_byte_i2c, u8x8_stm32_gpio_and_delay);
 80038a8:	4bc6      	ldr	r3, [pc, #792]	; (8003bc4 <oled_update+0x324>)
 80038aa:	4ac7      	ldr	r2, [pc, #796]	; (8003bc8 <oled_update+0x328>)
 80038ac:	49c7      	ldr	r1, [pc, #796]	; (8003bcc <oled_update+0x32c>)
 80038ae:	48c8      	ldr	r0, [pc, #800]	; (8003bd0 <oled_update+0x330>)
 80038b0:	f005 fd98 	bl	80093e4 <u8g2_Setup_ssd1306_i2c_128x64_noname_2>
	u8g2_SetI2CAddress(&u8g2, OLED_ADDR);	// 0x78
 80038b4:	4bc6      	ldr	r3, [pc, #792]	; (8003bd0 <oled_update+0x330>)
 80038b6:	2224      	movs	r2, #36	; 0x24
 80038b8:	2178      	movs	r1, #120	; 0x78
 80038ba:	5499      	strb	r1, [r3, r2]
	u8g2_InitDisplay(&u8g2); // send init sequence to the display, display is in sleep mode after this,
 80038bc:	4bc4      	ldr	r3, [pc, #784]	; (8003bd0 <oled_update+0x330>)
 80038be:	0018      	movs	r0, r3
 80038c0:	f007 fe0b 	bl	800b4da <u8x8_InitDisplay>
	u8g2_SetPowerSave(&u8g2, 0); // wake up display
 80038c4:	4bc2      	ldr	r3, [pc, #776]	; (8003bd0 <oled_update+0x330>)
 80038c6:	2100      	movs	r1, #0
 80038c8:	0018      	movs	r0, r3
 80038ca:	f007 fe15 	bl	800b4f8 <u8x8_SetPowerSave>
	u8g2_SetFont(&u8g2, u8g2_font_5x7_tr);
 80038ce:	4ac1      	ldr	r2, [pc, #772]	; (8003bd4 <oled_update+0x334>)
 80038d0:	4bbf      	ldr	r3, [pc, #764]	; (8003bd0 <oled_update+0x330>)
 80038d2:	0011      	movs	r1, r2
 80038d4:	0018      	movs	r0, r3
 80038d6:	f006 fccb 	bl	800a270 <u8g2_SetFont>
  /* Infinite loop */
	for(;;)
	{
		left.angle = map(__HAL_TIM_GET_COMPARE(&htim3, TIM_CHANNEL_2), 99, 199, 45, 270+45);
 80038da:	4bbf      	ldr	r3, [pc, #764]	; (8003bd8 <oled_update+0x338>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80038e0:	233c      	movs	r3, #60	; 0x3c
 80038e2:	33ff      	adds	r3, #255	; 0xff
 80038e4:	9300      	str	r3, [sp, #0]
 80038e6:	232d      	movs	r3, #45	; 0x2d
 80038e8:	22c7      	movs	r2, #199	; 0xc7
 80038ea:	2163      	movs	r1, #99	; 0x63
 80038ec:	f7ff faa6 	bl	8002e3c <map>
 80038f0:	0003      	movs	r3, r0
 80038f2:	001a      	movs	r2, r3
 80038f4:	4bb9      	ldr	r3, [pc, #740]	; (8003bdc <oled_update+0x33c>)
 80038f6:	621a      	str	r2, [r3, #32]
		right.angle = map(rpm[periodo-2], 0, 15, 45, 270+45);
 80038f8:	4bb9      	ldr	r3, [pc, #740]	; (8003be0 <oled_update+0x340>)
 80038fa:	881b      	ldrh	r3, [r3, #0]
 80038fc:	1e9a      	subs	r2, r3, #2
 80038fe:	4bb9      	ldr	r3, [pc, #740]	; (8003be4 <oled_update+0x344>)
 8003900:	0092      	lsls	r2, r2, #2
 8003902:	58d3      	ldr	r3, [r2, r3]
 8003904:	1c18      	adds	r0, r3, #0
 8003906:	f7fc fdcf 	bl	80004a8 <__aeabi_f2uiz>
 800390a:	233c      	movs	r3, #60	; 0x3c
 800390c:	33ff      	adds	r3, #255	; 0xff
 800390e:	9300      	str	r3, [sp, #0]
 8003910:	232d      	movs	r3, #45	; 0x2d
 8003912:	220f      	movs	r2, #15
 8003914:	2100      	movs	r1, #0
 8003916:	f7ff fa91 	bl	8002e3c <map>
 800391a:	0003      	movs	r3, r0
 800391c:	001a      	movs	r2, r3
 800391e:	4bb2      	ldr	r3, [pc, #712]	; (8003be8 <oled_update+0x348>)
 8003920:	621a      	str	r2, [r3, #32]


		calc_needle(&left);
 8003922:	4bae      	ldr	r3, [pc, #696]	; (8003bdc <oled_update+0x33c>)
 8003924:	0018      	movs	r0, r3
 8003926:	f7ff faa7 	bl	8002e78 <calc_needle>
		calc_needle(&right);
 800392a:	4baf      	ldr	r3, [pc, #700]	; (8003be8 <oled_update+0x348>)
 800392c:	0018      	movs	r0, r3
 800392e:	f7ff faa3 	bl	8002e78 <calc_needle>

		sprintf(temp, "%0.2f", adc_value.temp);
 8003932:	4bae      	ldr	r3, [pc, #696]	; (8003bec <oled_update+0x34c>)
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	1c18      	adds	r0, r3, #0
 8003938:	f7ff f80e 	bl	8002958 <__aeabi_f2d>
 800393c:	0002      	movs	r2, r0
 800393e:	000b      	movs	r3, r1
 8003940:	49ab      	ldr	r1, [pc, #684]	; (8003bf0 <oled_update+0x350>)
 8003942:	48ac      	ldr	r0, [pc, #688]	; (8003bf4 <oled_update+0x354>)
 8003944:	f00b ff36 	bl	800f7b4 <siprintf>
		sprintf(pos, "%li", map(__HAL_TIM_GET_COMPARE(&htim3,TIM_CHANNEL_2), 99, 199, 0, 90));
 8003948:	4ba3      	ldr	r3, [pc, #652]	; (8003bd8 <oled_update+0x338>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800394e:	235a      	movs	r3, #90	; 0x5a
 8003950:	9300      	str	r3, [sp, #0]
 8003952:	2300      	movs	r3, #0
 8003954:	22c7      	movs	r2, #199	; 0xc7
 8003956:	2163      	movs	r1, #99	; 0x63
 8003958:	f7ff fa70 	bl	8002e3c <map>
 800395c:	0002      	movs	r2, r0
 800395e:	49a6      	ldr	r1, [pc, #664]	; (8003bf8 <oled_update+0x358>)
 8003960:	4ba6      	ldr	r3, [pc, #664]	; (8003bfc <oled_update+0x35c>)
 8003962:	0018      	movs	r0, r3
 8003964:	f00b ff26 	bl	800f7b4 <siprintf>
		sprintf(speed, "%0.2fRPM", rpm[periodo-2]);
 8003968:	4b9d      	ldr	r3, [pc, #628]	; (8003be0 <oled_update+0x340>)
 800396a:	881b      	ldrh	r3, [r3, #0]
 800396c:	1e9a      	subs	r2, r3, #2
 800396e:	4b9d      	ldr	r3, [pc, #628]	; (8003be4 <oled_update+0x344>)
 8003970:	0092      	lsls	r2, r2, #2
 8003972:	58d3      	ldr	r3, [r2, r3]
 8003974:	1c18      	adds	r0, r3, #0
 8003976:	f7fe ffef 	bl	8002958 <__aeabi_f2d>
 800397a:	0002      	movs	r2, r0
 800397c:	000b      	movs	r3, r1
 800397e:	49a0      	ldr	r1, [pc, #640]	; (8003c00 <oled_update+0x360>)
 8003980:	48a0      	ldr	r0, [pc, #640]	; (8003c04 <oled_update+0x364>)
 8003982:	f00b ff17 	bl	800f7b4 <siprintf>

		if((left.angle > 45 && left.angle < 135) || (left.angle > 225 && left.angle < 315))
 8003986:	4b95      	ldr	r3, [pc, #596]	; (8003bdc <oled_update+0x33c>)
 8003988:	6a1b      	ldr	r3, [r3, #32]
 800398a:	2b2d      	cmp	r3, #45	; 0x2d
 800398c:	dd03      	ble.n	8003996 <oled_update+0xf6>
 800398e:	4b93      	ldr	r3, [pc, #588]	; (8003bdc <oled_update+0x33c>)
 8003990:	6a1b      	ldr	r3, [r3, #32]
 8003992:	2b86      	cmp	r3, #134	; 0x86
 8003994:	dd09      	ble.n	80039aa <oled_update+0x10a>
 8003996:	4b91      	ldr	r3, [pc, #580]	; (8003bdc <oled_update+0x33c>)
 8003998:	6a1b      	ldr	r3, [r3, #32]
 800399a:	2be1      	cmp	r3, #225	; 0xe1
 800399c:	dd0c      	ble.n	80039b8 <oled_update+0x118>
 800399e:	4b8f      	ldr	r3, [pc, #572]	; (8003bdc <oled_update+0x33c>)
 80039a0:	6a1a      	ldr	r2, [r3, #32]
 80039a2:	239d      	movs	r3, #157	; 0x9d
 80039a4:	005b      	lsls	r3, r3, #1
 80039a6:	429a      	cmp	r2, r3
 80039a8:	dc06      	bgt.n	80039b8 <oled_update+0x118>
		{
			needle_offset_x_left = 0;
 80039aa:	4b97      	ldr	r3, [pc, #604]	; (8003c08 <oled_update+0x368>)
 80039ac:	2200      	movs	r2, #0
 80039ae:	601a      	str	r2, [r3, #0]
			needle_offset_y_left = 1;
 80039b0:	4b96      	ldr	r3, [pc, #600]	; (8003c0c <oled_update+0x36c>)
 80039b2:	2201      	movs	r2, #1
 80039b4:	601a      	str	r2, [r3, #0]
 80039b6:	e005      	b.n	80039c4 <oled_update+0x124>
		}
		else
		{
			needle_offset_x_left = 1;
 80039b8:	4b93      	ldr	r3, [pc, #588]	; (8003c08 <oled_update+0x368>)
 80039ba:	2201      	movs	r2, #1
 80039bc:	601a      	str	r2, [r3, #0]
			needle_offset_y_left = 0;
 80039be:	4b93      	ldr	r3, [pc, #588]	; (8003c0c <oled_update+0x36c>)
 80039c0:	2200      	movs	r2, #0
 80039c2:	601a      	str	r2, [r3, #0]
		}
		if((right.angle > 45 && right.angle < 135) || (right.angle > 225 && right.angle < 315))
 80039c4:	4b88      	ldr	r3, [pc, #544]	; (8003be8 <oled_update+0x348>)
 80039c6:	6a1b      	ldr	r3, [r3, #32]
 80039c8:	2b2d      	cmp	r3, #45	; 0x2d
 80039ca:	dd03      	ble.n	80039d4 <oled_update+0x134>
 80039cc:	4b86      	ldr	r3, [pc, #536]	; (8003be8 <oled_update+0x348>)
 80039ce:	6a1b      	ldr	r3, [r3, #32]
 80039d0:	2b86      	cmp	r3, #134	; 0x86
 80039d2:	dd09      	ble.n	80039e8 <oled_update+0x148>
 80039d4:	4b84      	ldr	r3, [pc, #528]	; (8003be8 <oled_update+0x348>)
 80039d6:	6a1b      	ldr	r3, [r3, #32]
 80039d8:	2be1      	cmp	r3, #225	; 0xe1
 80039da:	dd0c      	ble.n	80039f6 <oled_update+0x156>
 80039dc:	4b82      	ldr	r3, [pc, #520]	; (8003be8 <oled_update+0x348>)
 80039de:	6a1a      	ldr	r2, [r3, #32]
 80039e0:	239d      	movs	r3, #157	; 0x9d
 80039e2:	005b      	lsls	r3, r3, #1
 80039e4:	429a      	cmp	r2, r3
 80039e6:	dc06      	bgt.n	80039f6 <oled_update+0x156>
		{
			needle_offset_x_right = 0;
 80039e8:	4b89      	ldr	r3, [pc, #548]	; (8003c10 <oled_update+0x370>)
 80039ea:	2200      	movs	r2, #0
 80039ec:	601a      	str	r2, [r3, #0]
			needle_offset_y_right = 1;
 80039ee:	4b89      	ldr	r3, [pc, #548]	; (8003c14 <oled_update+0x374>)
 80039f0:	2201      	movs	r2, #1
 80039f2:	601a      	str	r2, [r3, #0]
 80039f4:	e005      	b.n	8003a02 <oled_update+0x162>
		}
		else
		{
			needle_offset_x_right = 1;
 80039f6:	4b86      	ldr	r3, [pc, #536]	; (8003c10 <oled_update+0x370>)
 80039f8:	2201      	movs	r2, #1
 80039fa:	601a      	str	r2, [r3, #0]
			needle_offset_y_right = 0;
 80039fc:	4b85      	ldr	r3, [pc, #532]	; (8003c14 <oled_update+0x374>)
 80039fe:	2200      	movs	r2, #0
 8003a00:	601a      	str	r2, [r3, #0]
		}

		u8g2_FirstPage(&u8g2);
 8003a02:	4b73      	ldr	r3, [pc, #460]	; (8003bd0 <oled_update+0x330>)
 8003a04:	0018      	movs	r0, r3
 8003a06:	f005 fc90 	bl	800932a <u8g2_FirstPage>
		do {

			// draw gauges & termometer
			u8g2_DrawBitmap(&u8g2, 0, 0, 64/8, 56, Left_Gauge);
 8003a0a:	4871      	ldr	r0, [pc, #452]	; (8003bd0 <oled_update+0x330>)
 8003a0c:	4b82      	ldr	r3, [pc, #520]	; (8003c18 <oled_update+0x378>)
 8003a0e:	9301      	str	r3, [sp, #4]
 8003a10:	2338      	movs	r3, #56	; 0x38
 8003a12:	9300      	str	r3, [sp, #0]
 8003a14:	2308      	movs	r3, #8
 8003a16:	2200      	movs	r2, #0
 8003a18:	2100      	movs	r1, #0
 8003a1a:	f005 fb6f 	bl	80090fc <u8g2_DrawBitmap>
			u8g2_DrawBitmap(&u8g2, 64, 0, 64/8, 56, Right_Gauge);
 8003a1e:	486c      	ldr	r0, [pc, #432]	; (8003bd0 <oled_update+0x330>)
 8003a20:	4b7e      	ldr	r3, [pc, #504]	; (8003c1c <oled_update+0x37c>)
 8003a22:	9301      	str	r3, [sp, #4]
 8003a24:	2338      	movs	r3, #56	; 0x38
 8003a26:	9300      	str	r3, [sp, #0]
 8003a28:	2308      	movs	r3, #8
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	2140      	movs	r1, #64	; 0x40
 8003a2e:	f005 fb65 	bl	80090fc <u8g2_DrawBitmap>
			u8g2_DrawBitmap(&u8g2, 60, 0, 8/8, 56, Termometer);
 8003a32:	4867      	ldr	r0, [pc, #412]	; (8003bd0 <oled_update+0x330>)
 8003a34:	4b7a      	ldr	r3, [pc, #488]	; (8003c20 <oled_update+0x380>)
 8003a36:	9301      	str	r3, [sp, #4]
 8003a38:	2338      	movs	r3, #56	; 0x38
 8003a3a:	9300      	str	r3, [sp, #0]
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	2200      	movs	r2, #0
 8003a40:	213c      	movs	r1, #60	; 0x3c
 8003a42:	f005 fb5b 	bl	80090fc <u8g2_DrawBitmap>

			// draw temperature
			u8g2_DrawLine(&u8g2, 64, 49, 64, 39-map(adc_value.adc_ch0, 0, 4096, 0, 49));
 8003a46:	4b69      	ldr	r3, [pc, #420]	; (8003bec <oled_update+0x34c>)
 8003a48:	881b      	ldrh	r3, [r3, #0]
 8003a4a:	0018      	movs	r0, r3
 8003a4c:	2380      	movs	r3, #128	; 0x80
 8003a4e:	015a      	lsls	r2, r3, #5
 8003a50:	2331      	movs	r3, #49	; 0x31
 8003a52:	9300      	str	r3, [sp, #0]
 8003a54:	2300      	movs	r3, #0
 8003a56:	2100      	movs	r1, #0
 8003a58:	f7ff f9f0 	bl	8002e3c <map>
 8003a5c:	0003      	movs	r3, r0
 8003a5e:	b29b      	uxth	r3, r3
 8003a60:	2227      	movs	r2, #39	; 0x27
 8003a62:	1ad3      	subs	r3, r2, r3
 8003a64:	b29b      	uxth	r3, r3
 8003a66:	485a      	ldr	r0, [pc, #360]	; (8003bd0 <oled_update+0x330>)
 8003a68:	9300      	str	r3, [sp, #0]
 8003a6a:	2340      	movs	r3, #64	; 0x40
 8003a6c:	2231      	movs	r2, #49	; 0x31
 8003a6e:	2140      	movs	r1, #64	; 0x40
 8003a70:	f006 fe20 	bl	800a6b4 <u8g2_DrawLine>
			u8g2_DrawStr(&u8g2, 52, 64, temp);
 8003a74:	4b5f      	ldr	r3, [pc, #380]	; (8003bf4 <oled_update+0x354>)
 8003a76:	4856      	ldr	r0, [pc, #344]	; (8003bd0 <oled_update+0x330>)
 8003a78:	2240      	movs	r2, #64	; 0x40
 8003a7a:	2134      	movs	r1, #52	; 0x34
 8003a7c:	f006 fb54 	bl	800a128 <u8g2_DrawStr>

			// draw needle and center circle Left Gauge
			u8g2_DrawLine(&u8g2, left.start_x, left.start_y, left.end_x, left.end_y);
 8003a80:	4b56      	ldr	r3, [pc, #344]	; (8003bdc <oled_update+0x33c>)
 8003a82:	691b      	ldr	r3, [r3, #16]
 8003a84:	b299      	uxth	r1, r3
 8003a86:	4b55      	ldr	r3, [pc, #340]	; (8003bdc <oled_update+0x33c>)
 8003a88:	695b      	ldr	r3, [r3, #20]
 8003a8a:	b29a      	uxth	r2, r3
 8003a8c:	4b53      	ldr	r3, [pc, #332]	; (8003bdc <oled_update+0x33c>)
 8003a8e:	699b      	ldr	r3, [r3, #24]
 8003a90:	b29c      	uxth	r4, r3
 8003a92:	4b52      	ldr	r3, [pc, #328]	; (8003bdc <oled_update+0x33c>)
 8003a94:	69db      	ldr	r3, [r3, #28]
 8003a96:	b29b      	uxth	r3, r3
 8003a98:	484d      	ldr	r0, [pc, #308]	; (8003bd0 <oled_update+0x330>)
 8003a9a:	9300      	str	r3, [sp, #0]
 8003a9c:	0023      	movs	r3, r4
 8003a9e:	f006 fe09 	bl	800a6b4 <u8g2_DrawLine>
			u8g2_DrawLine(&u8g2, left.start_x + needle_offset_x_left, left.start_y + needle_offset_y_left,
 8003aa2:	4b4e      	ldr	r3, [pc, #312]	; (8003bdc <oled_update+0x33c>)
 8003aa4:	691b      	ldr	r3, [r3, #16]
 8003aa6:	b29a      	uxth	r2, r3
 8003aa8:	4b57      	ldr	r3, [pc, #348]	; (8003c08 <oled_update+0x368>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	b29b      	uxth	r3, r3
 8003aae:	18d3      	adds	r3, r2, r3
 8003ab0:	b299      	uxth	r1, r3
 8003ab2:	4b4a      	ldr	r3, [pc, #296]	; (8003bdc <oled_update+0x33c>)
 8003ab4:	695b      	ldr	r3, [r3, #20]
 8003ab6:	b29a      	uxth	r2, r3
 8003ab8:	4b54      	ldr	r3, [pc, #336]	; (8003c0c <oled_update+0x36c>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	b29b      	uxth	r3, r3
 8003abe:	18d3      	adds	r3, r2, r3
 8003ac0:	b29c      	uxth	r4, r3
								 left.end_x + needle_offset_x_left, left.end_y + needle_offset_y_left);
 8003ac2:	4b46      	ldr	r3, [pc, #280]	; (8003bdc <oled_update+0x33c>)
 8003ac4:	699b      	ldr	r3, [r3, #24]
			u8g2_DrawLine(&u8g2, left.start_x + needle_offset_x_left, left.start_y + needle_offset_y_left,
 8003ac6:	b29a      	uxth	r2, r3
 8003ac8:	4b4f      	ldr	r3, [pc, #316]	; (8003c08 <oled_update+0x368>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	b29b      	uxth	r3, r3
 8003ace:	18d3      	adds	r3, r2, r3
 8003ad0:	b29d      	uxth	r5, r3
								 left.end_x + needle_offset_x_left, left.end_y + needle_offset_y_left);
 8003ad2:	4b42      	ldr	r3, [pc, #264]	; (8003bdc <oled_update+0x33c>)
 8003ad4:	69db      	ldr	r3, [r3, #28]
			u8g2_DrawLine(&u8g2, left.start_x + needle_offset_x_left, left.start_y + needle_offset_y_left,
 8003ad6:	b29a      	uxth	r2, r3
 8003ad8:	4b4c      	ldr	r3, [pc, #304]	; (8003c0c <oled_update+0x36c>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	b29b      	uxth	r3, r3
 8003ade:	18d3      	adds	r3, r2, r3
 8003ae0:	b29b      	uxth	r3, r3
 8003ae2:	483b      	ldr	r0, [pc, #236]	; (8003bd0 <oled_update+0x330>)
 8003ae4:	9300      	str	r3, [sp, #0]
 8003ae6:	002b      	movs	r3, r5
 8003ae8:	0022      	movs	r2, r4
 8003aea:	f006 fde3 	bl	800a6b4 <u8g2_DrawLine>
			u8g2_DrawStr(&u8g2, 26, 64, pos);
 8003aee:	4b43      	ldr	r3, [pc, #268]	; (8003bfc <oled_update+0x35c>)
 8003af0:	4837      	ldr	r0, [pc, #220]	; (8003bd0 <oled_update+0x330>)
 8003af2:	2240      	movs	r2, #64	; 0x40
 8003af4:	211a      	movs	r1, #26
 8003af6:	f006 fb17 	bl	800a128 <u8g2_DrawStr>


			u8g2_DrawBitmap(&u8g2, 26, 28, 8/8, 8, Contour_Needle);
 8003afa:	4835      	ldr	r0, [pc, #212]	; (8003bd0 <oled_update+0x330>)
 8003afc:	4b49      	ldr	r3, [pc, #292]	; (8003c24 <oled_update+0x384>)
 8003afe:	9301      	str	r3, [sp, #4]
 8003b00:	2308      	movs	r3, #8
 8003b02:	9300      	str	r3, [sp, #0]
 8003b04:	2301      	movs	r3, #1
 8003b06:	221c      	movs	r2, #28
 8003b08:	211a      	movs	r1, #26
 8003b0a:	f005 faf7 	bl	80090fc <u8g2_DrawBitmap>

			// draw needle and center circle Right Gauge
			u8g2_DrawLine(&u8g2, right.start_x, right.start_y, right.end_x, right.end_y);
 8003b0e:	4b36      	ldr	r3, [pc, #216]	; (8003be8 <oled_update+0x348>)
 8003b10:	691b      	ldr	r3, [r3, #16]
 8003b12:	b299      	uxth	r1, r3
 8003b14:	4b34      	ldr	r3, [pc, #208]	; (8003be8 <oled_update+0x348>)
 8003b16:	695b      	ldr	r3, [r3, #20]
 8003b18:	b29a      	uxth	r2, r3
 8003b1a:	4b33      	ldr	r3, [pc, #204]	; (8003be8 <oled_update+0x348>)
 8003b1c:	699b      	ldr	r3, [r3, #24]
 8003b1e:	b29c      	uxth	r4, r3
 8003b20:	4b31      	ldr	r3, [pc, #196]	; (8003be8 <oled_update+0x348>)
 8003b22:	69db      	ldr	r3, [r3, #28]
 8003b24:	b29b      	uxth	r3, r3
 8003b26:	482a      	ldr	r0, [pc, #168]	; (8003bd0 <oled_update+0x330>)
 8003b28:	9300      	str	r3, [sp, #0]
 8003b2a:	0023      	movs	r3, r4
 8003b2c:	f006 fdc2 	bl	800a6b4 <u8g2_DrawLine>
			u8g2_DrawLine(&u8g2, right.start_x + needle_offset_x_right, right.start_y + needle_offset_y_right,
 8003b30:	4b2d      	ldr	r3, [pc, #180]	; (8003be8 <oled_update+0x348>)
 8003b32:	691b      	ldr	r3, [r3, #16]
 8003b34:	b29a      	uxth	r2, r3
 8003b36:	4b36      	ldr	r3, [pc, #216]	; (8003c10 <oled_update+0x370>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	b29b      	uxth	r3, r3
 8003b3c:	18d3      	adds	r3, r2, r3
 8003b3e:	b299      	uxth	r1, r3
 8003b40:	4b29      	ldr	r3, [pc, #164]	; (8003be8 <oled_update+0x348>)
 8003b42:	695b      	ldr	r3, [r3, #20]
 8003b44:	b29a      	uxth	r2, r3
 8003b46:	4b33      	ldr	r3, [pc, #204]	; (8003c14 <oled_update+0x374>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	b29b      	uxth	r3, r3
 8003b4c:	18d3      	adds	r3, r2, r3
 8003b4e:	b29c      	uxth	r4, r3
								 right.end_x + needle_offset_x_right, right.end_y + needle_offset_y_right);
 8003b50:	4b25      	ldr	r3, [pc, #148]	; (8003be8 <oled_update+0x348>)
 8003b52:	699b      	ldr	r3, [r3, #24]
			u8g2_DrawLine(&u8g2, right.start_x + needle_offset_x_right, right.start_y + needle_offset_y_right,
 8003b54:	b29a      	uxth	r2, r3
 8003b56:	4b2e      	ldr	r3, [pc, #184]	; (8003c10 <oled_update+0x370>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	b29b      	uxth	r3, r3
 8003b5c:	18d3      	adds	r3, r2, r3
 8003b5e:	b29d      	uxth	r5, r3
								 right.end_x + needle_offset_x_right, right.end_y + needle_offset_y_right);
 8003b60:	4b21      	ldr	r3, [pc, #132]	; (8003be8 <oled_update+0x348>)
 8003b62:	69db      	ldr	r3, [r3, #28]
			u8g2_DrawLine(&u8g2, right.start_x + needle_offset_x_right, right.start_y + needle_offset_y_right,
 8003b64:	b29a      	uxth	r2, r3
 8003b66:	4b2b      	ldr	r3, [pc, #172]	; (8003c14 <oled_update+0x374>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	b29b      	uxth	r3, r3
 8003b6c:	18d3      	adds	r3, r2, r3
 8003b6e:	b29b      	uxth	r3, r3
 8003b70:	4817      	ldr	r0, [pc, #92]	; (8003bd0 <oled_update+0x330>)
 8003b72:	9300      	str	r3, [sp, #0]
 8003b74:	002b      	movs	r3, r5
 8003b76:	0022      	movs	r2, r4
 8003b78:	f006 fd9c 	bl	800a6b4 <u8g2_DrawLine>
			u8g2_DrawStr(&u8g2, 26 + right_offset, 64, speed);
 8003b7c:	4b2a      	ldr	r3, [pc, #168]	; (8003c28 <oled_update+0x388>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	b29b      	uxth	r3, r3
 8003b82:	331a      	adds	r3, #26
 8003b84:	b299      	uxth	r1, r3
 8003b86:	4b1f      	ldr	r3, [pc, #124]	; (8003c04 <oled_update+0x364>)
 8003b88:	4811      	ldr	r0, [pc, #68]	; (8003bd0 <oled_update+0x330>)
 8003b8a:	2240      	movs	r2, #64	; 0x40
 8003b8c:	f006 facc 	bl	800a128 <u8g2_DrawStr>


			u8g2_DrawBitmap(&u8g2, 26 + right_offset, 28, 8/8, 8, Contour_Needle);
 8003b90:	4b25      	ldr	r3, [pc, #148]	; (8003c28 <oled_update+0x388>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	b29b      	uxth	r3, r3
 8003b96:	331a      	adds	r3, #26
 8003b98:	b299      	uxth	r1, r3
 8003b9a:	480d      	ldr	r0, [pc, #52]	; (8003bd0 <oled_update+0x330>)
 8003b9c:	4b21      	ldr	r3, [pc, #132]	; (8003c24 <oled_update+0x384>)
 8003b9e:	9301      	str	r3, [sp, #4]
 8003ba0:	2308      	movs	r3, #8
 8003ba2:	9300      	str	r3, [sp, #0]
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	221c      	movs	r2, #28
 8003ba8:	f005 faa8 	bl	80090fc <u8g2_DrawBitmap>

		} while (u8g2_NextPage(&u8g2));
 8003bac:	4b08      	ldr	r3, [pc, #32]	; (8003bd0 <oled_update+0x330>)
 8003bae:	0018      	movs	r0, r3
 8003bb0:	f005 fbd1 	bl	8009356 <u8g2_NextPage>
 8003bb4:	1e03      	subs	r3, r0, #0
 8003bb6:	d000      	beq.n	8003bba <oled_update+0x31a>
 8003bb8:	e727      	b.n	8003a0a <oled_update+0x16a>

		osDelay(250);
 8003bba:	20fa      	movs	r0, #250	; 0xfa
 8003bbc:	f007 fe96 	bl	800b8ec <osDelay>
		left.angle = map(__HAL_TIM_GET_COMPARE(&htim3, TIM_CHANNEL_2), 99, 199, 45, 270+45);
 8003bc0:	e68b      	b.n	80038da <oled_update+0x3a>
 8003bc2:	46c0      	nop			; (mov r8, r8)
 8003bc4:	08002d2d 	.word	0x08002d2d
 8003bc8:	08002d85 	.word	0x08002d85
 8003bcc:	0801364c 	.word	0x0801364c
 8003bd0:	20000448 	.word	0x20000448
 8003bd4:	08013300 	.word	0x08013300
 8003bd8:	20000348 	.word	0x20000348
 8003bdc:	20000014 	.word	0x20000014
 8003be0:	20000010 	.word	0x20000010
 8003be4:	20000264 	.word	0x20000264
 8003be8:	20000038 	.word	0x20000038
 8003bec:	20000000 	.word	0x20000000
 8003bf0:	08012ba4 	.word	0x08012ba4
 8003bf4:	200004dc 	.word	0x200004dc
 8003bf8:	08012bac 	.word	0x08012bac
 8003bfc:	200004e4 	.word	0x200004e4
 8003c00:	08012bb0 	.word	0x08012bb0
 8003c04:	200004ec 	.word	0x200004ec
 8003c08:	200004f8 	.word	0x200004f8
 8003c0c:	200004fc 	.word	0x200004fc
 8003c10:	20000500 	.word	0x20000500
 8003c14:	20000504 	.word	0x20000504
 8003c18:	08012f34 	.word	0x08012f34
 8003c1c:	08012d74 	.word	0x08012d74
 8003c20:	08012d34 	.word	0x08012d34
 8003c24:	08012d6c 	.word	0x08012d6c
 8003c28:	2000005c 	.word	0x2000005c

08003c2c <adc_read>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_adc_read */
void adc_read(void *argument)
{
 8003c2c:	b590      	push	{r4, r7, lr}
 8003c2e:	b083      	sub	sp, #12
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN adc_read */
	HAL_ADCEx_Calibration_Start(&hadc);
 8003c34:	4b27      	ldr	r3, [pc, #156]	; (8003cd4 <adc_read+0xa8>)
 8003c36:	0018      	movs	r0, r3
 8003c38:	f001 fb04 	bl	8005244 <HAL_ADCEx_Calibration_Start>
	static uint8_t trama[4] = {0x30, 0x00, 0x00, 0xE0};
	static uint32_t timestamp;
	timestamp = HAL_GetTick();
 8003c3c:	f000 fdf0 	bl	8004820 <HAL_GetTick>
 8003c40:	0002      	movs	r2, r0
 8003c42:	4b25      	ldr	r3, [pc, #148]	; (8003cd8 <adc_read+0xac>)
 8003c44:	601a      	str	r2, [r3, #0]
	/* Infinite loop */
	for(;;)
	{
		osSemaphoreAcquire(Adc_SemHandle, osWaitForever);
 8003c46:	4b25      	ldr	r3, [pc, #148]	; (8003cdc <adc_read+0xb0>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	4252      	negs	r2, r2
 8003c4e:	0011      	movs	r1, r2
 8003c50:	0018      	movs	r0, r3
 8003c52:	f007 ff15 	bl	800ba80 <osSemaphoreAcquire>
		HAL_ADC_Start_IT(&hadc);
 8003c56:	4b1f      	ldr	r3, [pc, #124]	; (8003cd4 <adc_read+0xa8>)
 8003c58:	0018      	movs	r0, r3
 8003c5a:	f000 ff2b 	bl	8004ab4 <HAL_ADC_Start_IT>

		if(HAL_GetTick() - timestamp >= 1000)
 8003c5e:	f000 fddf 	bl	8004820 <HAL_GetTick>
 8003c62:	0002      	movs	r2, r0
 8003c64:	4b1c      	ldr	r3, [pc, #112]	; (8003cd8 <adc_read+0xac>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	1ad2      	subs	r2, r2, r3
 8003c6a:	23fa      	movs	r3, #250	; 0xfa
 8003c6c:	009b      	lsls	r3, r3, #2
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	d32c      	bcc.n	8003ccc <adc_read+0xa0>
		{
			trama[1] = (uint8_t)adc_value.temp;
 8003c72:	4b1b      	ldr	r3, [pc, #108]	; (8003ce0 <adc_read+0xb4>)
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	1c18      	adds	r0, r3, #0
 8003c78:	f7fc fc16 	bl	80004a8 <__aeabi_f2uiz>
 8003c7c:	0003      	movs	r3, r0
 8003c7e:	b2da      	uxtb	r2, r3
 8003c80:	4b18      	ldr	r3, [pc, #96]	; (8003ce4 <adc_read+0xb8>)
 8003c82:	705a      	strb	r2, [r3, #1]
			trama[2] = (uint8_t)((adc_value.temp - trama[1])*100);
 8003c84:	4b16      	ldr	r3, [pc, #88]	; (8003ce0 <adc_read+0xb4>)
 8003c86:	685c      	ldr	r4, [r3, #4]
 8003c88:	4b16      	ldr	r3, [pc, #88]	; (8003ce4 <adc_read+0xb8>)
 8003c8a:	785b      	ldrb	r3, [r3, #1]
 8003c8c:	0018      	movs	r0, r3
 8003c8e:	f7fd f82f 	bl	8000cf0 <__aeabi_i2f>
 8003c92:	1c03      	adds	r3, r0, #0
 8003c94:	1c19      	adds	r1, r3, #0
 8003c96:	1c20      	adds	r0, r4, #0
 8003c98:	f7fc fe5c 	bl	8000954 <__aeabi_fsub>
 8003c9c:	1c03      	adds	r3, r0, #0
 8003c9e:	4912      	ldr	r1, [pc, #72]	; (8003ce8 <adc_read+0xbc>)
 8003ca0:	1c18      	adds	r0, r3, #0
 8003ca2:	f7fc fd31 	bl	8000708 <__aeabi_fmul>
 8003ca6:	1c03      	adds	r3, r0, #0
 8003ca8:	1c18      	adds	r0, r3, #0
 8003caa:	f7fc fbfd 	bl	80004a8 <__aeabi_f2uiz>
 8003cae:	0003      	movs	r3, r0
 8003cb0:	b2da      	uxtb	r2, r3
 8003cb2:	4b0c      	ldr	r3, [pc, #48]	; (8003ce4 <adc_read+0xb8>)
 8003cb4:	709a      	strb	r2, [r3, #2]
			HAL_UART_Transmit(&huart2, trama, 4, 100);
 8003cb6:	490b      	ldr	r1, [pc, #44]	; (8003ce4 <adc_read+0xb8>)
 8003cb8:	480c      	ldr	r0, [pc, #48]	; (8003cec <adc_read+0xc0>)
 8003cba:	2364      	movs	r3, #100	; 0x64
 8003cbc:	2204      	movs	r2, #4
 8003cbe:	f003 ffbf 	bl	8007c40 <HAL_UART_Transmit>
			timestamp = HAL_GetTick();
 8003cc2:	f000 fdad 	bl	8004820 <HAL_GetTick>
 8003cc6:	0002      	movs	r2, r0
 8003cc8:	4b03      	ldr	r3, [pc, #12]	; (8003cd8 <adc_read+0xac>)
 8003cca:	601a      	str	r2, [r3, #0]
		}


		osDelay(10);
 8003ccc:	200a      	movs	r0, #10
 8003cce:	f007 fe0d 	bl	800b8ec <osDelay>
		osSemaphoreAcquire(Adc_SemHandle, osWaitForever);
 8003cd2:	e7b8      	b.n	8003c46 <adc_read+0x1a>
 8003cd4:	200002bc 	.word	0x200002bc
 8003cd8:	20000508 	.word	0x20000508
 8003cdc:	20000434 	.word	0x20000434
 8003ce0:	20000000 	.word	0x20000000
 8003ce4:	20000060 	.word	0x20000060
 8003ce8:	42c80000 	.word	0x42c80000
 8003cec:	20000390 	.word	0x20000390

08003cf0 <servo_pos>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_servo_pos */
void servo_pos(void *argument)
{
 8003cf0:	b590      	push	{r4, r7, lr}
 8003cf2:	b085      	sub	sp, #20
 8003cf4:	af02      	add	r7, sp, #8
 8003cf6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN servo_pos */
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8003cf8:	4b0b      	ldr	r3, [pc, #44]	; (8003d28 <servo_pos+0x38>)
 8003cfa:	2104      	movs	r1, #4
 8003cfc:	0018      	movs	r0, r3
 8003cfe:	f003 f831 	bl	8006d64 <HAL_TIM_PWM_Start>
	/* Infinite loop */
	for(;;)
	{
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, map(adc_value.adc_ch1, 0, 4096, 99, 199));
 8003d02:	4b0a      	ldr	r3, [pc, #40]	; (8003d2c <servo_pos+0x3c>)
 8003d04:	885b      	ldrh	r3, [r3, #2]
 8003d06:	0018      	movs	r0, r3
 8003d08:	4b07      	ldr	r3, [pc, #28]	; (8003d28 <servo_pos+0x38>)
 8003d0a:	681c      	ldr	r4, [r3, #0]
 8003d0c:	2380      	movs	r3, #128	; 0x80
 8003d0e:	015a      	lsls	r2, r3, #5
 8003d10:	23c7      	movs	r3, #199	; 0xc7
 8003d12:	9300      	str	r3, [sp, #0]
 8003d14:	2363      	movs	r3, #99	; 0x63
 8003d16:	2100      	movs	r1, #0
 8003d18:	f7ff f890 	bl	8002e3c <map>
 8003d1c:	0003      	movs	r3, r0
 8003d1e:	63a3      	str	r3, [r4, #56]	; 0x38
		osDelay(10);
 8003d20:	200a      	movs	r0, #10
 8003d22:	f007 fde3 	bl	800b8ec <osDelay>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, map(adc_value.adc_ch1, 0, 4096, 99, 199));
 8003d26:	e7ec      	b.n	8003d02 <servo_pos+0x12>
 8003d28:	20000348 	.word	0x20000348
 8003d2c:	20000000 	.word	0x20000000

08003d30 <stepper_fx>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_stepper_fx */
void stepper_fx(void *argument)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b086      	sub	sp, #24
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN stepper_fx */
int ciclo = 0;
 8003d38:	2300      	movs	r3, #0
 8003d3a:	617b      	str	r3, [r7, #20]

/* Infinite loop */
for(;;)
{
	switch(giro_stepper)
 8003d3c:	4b29      	ldr	r3, [pc, #164]	; (8003de4 <stepper_fx+0xb4>)
 8003d3e:	781b      	ldrb	r3, [r3, #0]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d022      	beq.n	8003d8a <stepper_fx+0x5a>
 8003d44:	2b01      	cmp	r3, #1
 8003d46:	d141      	bne.n	8003dcc <stepper_fx+0x9c>
	{
	case Horario:
	{
		for(int i = 0; i < 4; i++)
 8003d48:	2300      	movs	r3, #0
 8003d4a:	613b      	str	r3, [r7, #16]
 8003d4c:	e011      	b.n	8003d72 <stepper_fx+0x42>
		{
			HAL_GPIO_WritePin(GPIOB, pins[i], matrix_half[ciclo][i]);		// Medios pasos, quitar _half para paso completo
 8003d4e:	4b26      	ldr	r3, [pc, #152]	; (8003de8 <stepper_fx+0xb8>)
 8003d50:	693a      	ldr	r2, [r7, #16]
 8003d52:	0052      	lsls	r2, r2, #1
 8003d54:	5ad1      	ldrh	r1, [r2, r3]
 8003d56:	4a25      	ldr	r2, [pc, #148]	; (8003dec <stepper_fx+0xbc>)
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	009b      	lsls	r3, r3, #2
 8003d5c:	18d2      	adds	r2, r2, r3
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	18d3      	adds	r3, r2, r3
 8003d62:	781b      	ldrb	r3, [r3, #0]
 8003d64:	4822      	ldr	r0, [pc, #136]	; (8003df0 <stepper_fx+0xc0>)
 8003d66:	001a      	movs	r2, r3
 8003d68:	f001 fdae 	bl	80058c8 <HAL_GPIO_WritePin>
		for(int i = 0; i < 4; i++)
 8003d6c:	693b      	ldr	r3, [r7, #16]
 8003d6e:	3301      	adds	r3, #1
 8003d70:	613b      	str	r3, [r7, #16]
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	2b03      	cmp	r3, #3
 8003d76:	ddea      	ble.n	8003d4e <stepper_fx+0x1e>
		}
		ciclo++;
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	3301      	adds	r3, #1
 8003d7c:	617b      	str	r3, [r7, #20]
		//			if(ciclo > 3) ciclo = 0;											// Pasos completos
		if(ciclo > 7) ciclo = 0;											// Medios pasos
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	2b07      	cmp	r3, #7
 8003d82:	dd25      	ble.n	8003dd0 <stepper_fx+0xa0>
 8003d84:	2300      	movs	r3, #0
 8003d86:	617b      	str	r3, [r7, #20]
		break;
 8003d88:	e022      	b.n	8003dd0 <stepper_fx+0xa0>
	}
	case Antihorario:
	{
		for(int i = 0; i < 4; i++)
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	60fb      	str	r3, [r7, #12]
 8003d8e:	e011      	b.n	8003db4 <stepper_fx+0x84>
		{
			HAL_GPIO_WritePin(GPIOB, pins[i], matrix_half[ciclo][i]);		// Medios pasos, quitar _half para paso completo
 8003d90:	4b15      	ldr	r3, [pc, #84]	; (8003de8 <stepper_fx+0xb8>)
 8003d92:	68fa      	ldr	r2, [r7, #12]
 8003d94:	0052      	lsls	r2, r2, #1
 8003d96:	5ad1      	ldrh	r1, [r2, r3]
 8003d98:	4a14      	ldr	r2, [pc, #80]	; (8003dec <stepper_fx+0xbc>)
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	009b      	lsls	r3, r3, #2
 8003d9e:	18d2      	adds	r2, r2, r3
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	18d3      	adds	r3, r2, r3
 8003da4:	781b      	ldrb	r3, [r3, #0]
 8003da6:	4812      	ldr	r0, [pc, #72]	; (8003df0 <stepper_fx+0xc0>)
 8003da8:	001a      	movs	r2, r3
 8003daa:	f001 fd8d 	bl	80058c8 <HAL_GPIO_WritePin>
		for(int i = 0; i < 4; i++)
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	3301      	adds	r3, #1
 8003db2:	60fb      	str	r3, [r7, #12]
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2b03      	cmp	r3, #3
 8003db8:	ddea      	ble.n	8003d90 <stepper_fx+0x60>
		}
		ciclo--;
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	3b01      	subs	r3, #1
 8003dbe:	617b      	str	r3, [r7, #20]
		//			if(ciclo < 0) ciclo = 3;											// Pasos completos
		if(ciclo < 0) ciclo = 7;											// Medios pasos
 8003dc0:	697b      	ldr	r3, [r7, #20]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	da06      	bge.n	8003dd4 <stepper_fx+0xa4>
 8003dc6:	2307      	movs	r3, #7
 8003dc8:	617b      	str	r3, [r7, #20]
		break;
 8003dca:	e003      	b.n	8003dd4 <stepper_fx+0xa4>
	}
	default:
	{
		break;
 8003dcc:	46c0      	nop			; (mov r8, r8)
 8003dce:	e002      	b.n	8003dd6 <stepper_fx+0xa6>
		break;
 8003dd0:	46c0      	nop			; (mov r8, r8)
 8003dd2:	e000      	b.n	8003dd6 <stepper_fx+0xa6>
		break;
 8003dd4:	46c0      	nop			; (mov r8, r8)
	}
	}
	osDelay(periodo);
 8003dd6:	4b07      	ldr	r3, [pc, #28]	; (8003df4 <stepper_fx+0xc4>)
 8003dd8:	881b      	ldrh	r3, [r3, #0]
 8003dda:	0018      	movs	r0, r3
 8003ddc:	f007 fd86 	bl	800b8ec <osDelay>
	switch(giro_stepper)
 8003de0:	e7ac      	b.n	8003d3c <stepper_fx+0xc>
 8003de2:	46c0      	nop			; (mov r8, r8)
 8003de4:	20000445 	.word	0x20000445
 8003de8:	080130f4 	.word	0x080130f4
 8003dec:	080130fc 	.word	0x080130fc
 8003df0:	48000400 	.word	0x48000400
 8003df4:	20000010 	.word	0x20000010

08003df8 <serial_fx>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_serial_fx */
void serial_fx(void *argument)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b084      	sub	sp, #16
 8003dfc:	af02      	add	r7, sp, #8
 8003dfe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN serial_fx */
	static uint8_t angulo = 0;

	osThreadSuspend(OLEDHandle);
 8003e00:	4b88      	ldr	r3, [pc, #544]	; (8004024 <serial_fx+0x22c>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	0018      	movs	r0, r3
 8003e06:	f007 fd15 	bl	800b834 <osThreadSuspend>
	osThreadSuspend(LOCKHandle);
 8003e0a:	4b87      	ldr	r3, [pc, #540]	; (8004028 <serial_fx+0x230>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	0018      	movs	r0, r3
 8003e10:	f007 fd10 	bl	800b834 <osThreadSuspend>
	u8g2_SetPowerSave(&u8g2, 1); // sleep display
 8003e14:	4b85      	ldr	r3, [pc, #532]	; (800402c <serial_fx+0x234>)
 8003e16:	2101      	movs	r1, #1
 8003e18:	0018      	movs	r0, r3
 8003e1a:	f007 fb6d 	bl	800b4f8 <u8x8_SetPowerSave>
	HAL_UARTEx_ReceiveToIdle_IT(&huart2, (uint8_t *)buf, 5);
 8003e1e:	4984      	ldr	r1, [pc, #528]	; (8004030 <serial_fx+0x238>)
 8003e20:	4b84      	ldr	r3, [pc, #528]	; (8004034 <serial_fx+0x23c>)
 8003e22:	2205      	movs	r2, #5
 8003e24:	0018      	movs	r0, r3
 8003e26:	f005 f861 	bl	8008eec <HAL_UARTEx_ReceiveToIdle_IT>
	/* Infinite loop */
	for(;;)
	{
		osSemaphoreAcquire(Rx_SemHandle, osWaitForever);
 8003e2a:	4b83      	ldr	r3, [pc, #524]	; (8004038 <serial_fx+0x240>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	4252      	negs	r2, r2
 8003e32:	0011      	movs	r1, r2
 8003e34:	0018      	movs	r0, r3
 8003e36:	f007 fe23 	bl	800ba80 <osSemaphoreAcquire>
		switch(buf[0])
 8003e3a:	4b7d      	ldr	r3, [pc, #500]	; (8004030 <serial_fx+0x238>)
 8003e3c:	781b      	ldrb	r3, [r3, #0]
 8003e3e:	3b41      	subs	r3, #65	; 0x41
 8003e40:	2b17      	cmp	r3, #23
 8003e42:	d900      	bls.n	8003e46 <serial_fx+0x4e>
 8003e44:	e0d6      	b.n	8003ff4 <serial_fx+0x1fc>
 8003e46:	009a      	lsls	r2, r3, #2
 8003e48:	4b7c      	ldr	r3, [pc, #496]	; (800403c <serial_fx+0x244>)
 8003e4a:	18d3      	adds	r3, r2, r3
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	469f      	mov	pc, r3
		{
		case 'P':

			if(buf[3] != 0xE0) break;
 8003e50:	4b77      	ldr	r3, [pc, #476]	; (8004030 <serial_fx+0x238>)
 8003e52:	78db      	ldrb	r3, [r3, #3]
 8003e54:	2be0      	cmp	r3, #224	; 0xe0
 8003e56:	d000      	beq.n	8003e5a <serial_fx+0x62>
 8003e58:	e0ce      	b.n	8003ff8 <serial_fx+0x200>
			osThreadResume(SERVOHandle);
 8003e5a:	4b79      	ldr	r3, [pc, #484]	; (8004040 <serial_fx+0x248>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	0018      	movs	r0, r3
 8003e60:	f007 fd16 	bl	800b890 <osThreadResume>
			osThreadSuspend(LOCKHandle);
 8003e64:	4b70      	ldr	r3, [pc, #448]	; (8004028 <serial_fx+0x230>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	0018      	movs	r0, r3
 8003e6a:	f007 fce3 	bl	800b834 <osThreadSuspend>
			break;
 8003e6e:	e0d4      	b.n	800401a <serial_fx+0x222>

		case 'S':

			if(buf[3] != 0xE0) break;
 8003e70:	4b6f      	ldr	r3, [pc, #444]	; (8004030 <serial_fx+0x238>)
 8003e72:	78db      	ldrb	r3, [r3, #3]
 8003e74:	2be0      	cmp	r3, #224	; 0xe0
 8003e76:	d000      	beq.n	8003e7a <serial_fx+0x82>
 8003e78:	e0c0      	b.n	8003ffc <serial_fx+0x204>
			osThreadSuspend(SERVOHandle);
 8003e7a:	4b71      	ldr	r3, [pc, #452]	; (8004040 <serial_fx+0x248>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	0018      	movs	r0, r3
 8003e80:	f007 fcd8 	bl	800b834 <osThreadSuspend>
			osThreadSuspend(LOCKHandle);
 8003e84:	4b68      	ldr	r3, [pc, #416]	; (8004028 <serial_fx+0x230>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	0018      	movs	r0, r3
 8003e8a:	f007 fcd3 	bl	800b834 <osThreadSuspend>
			angulo = map(buf[1], 0, 90, 99, 199);
 8003e8e:	4b68      	ldr	r3, [pc, #416]	; (8004030 <serial_fx+0x238>)
 8003e90:	785b      	ldrb	r3, [r3, #1]
 8003e92:	0018      	movs	r0, r3
 8003e94:	23c7      	movs	r3, #199	; 0xc7
 8003e96:	9300      	str	r3, [sp, #0]
 8003e98:	2363      	movs	r3, #99	; 0x63
 8003e9a:	225a      	movs	r2, #90	; 0x5a
 8003e9c:	2100      	movs	r1, #0
 8003e9e:	f7fe ffcd 	bl	8002e3c <map>
 8003ea2:	0003      	movs	r3, r0
 8003ea4:	b2da      	uxtb	r2, r3
 8003ea6:	4b67      	ldr	r3, [pc, #412]	; (8004044 <serial_fx+0x24c>)
 8003ea8:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, angulo);
 8003eaa:	4b66      	ldr	r3, [pc, #408]	; (8004044 <serial_fx+0x24c>)
 8003eac:	781a      	ldrb	r2, [r3, #0]
 8003eae:	4b66      	ldr	r3, [pc, #408]	; (8004048 <serial_fx+0x250>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	639a      	str	r2, [r3, #56]	; 0x38
			break;
 8003eb4:	e0b1      	b.n	800401a <serial_fx+0x222>

		case 'A':

			if(buf[3] != 0xE0) break;
 8003eb6:	4b5e      	ldr	r3, [pc, #376]	; (8004030 <serial_fx+0x238>)
 8003eb8:	78db      	ldrb	r3, [r3, #3]
 8003eba:	2be0      	cmp	r3, #224	; 0xe0
 8003ebc:	d000      	beq.n	8003ec0 <serial_fx+0xc8>
 8003ebe:	e09f      	b.n	8004000 <serial_fx+0x208>
			osThreadSuspend(SERVOHandle);
 8003ec0:	4b5f      	ldr	r3, [pc, #380]	; (8004040 <serial_fx+0x248>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	0018      	movs	r0, r3
 8003ec6:	f007 fcb5 	bl	800b834 <osThreadSuspend>
			osThreadResume(LOCKHandle);
 8003eca:	4b57      	ldr	r3, [pc, #348]	; (8004028 <serial_fx+0x230>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	0018      	movs	r0, r3
 8003ed0:	f007 fcde 	bl	800b890 <osThreadResume>

			segvel_value.espera = buf[1];
 8003ed4:	4b56      	ldr	r3, [pc, #344]	; (8004030 <serial_fx+0x238>)
 8003ed6:	785b      	ldrb	r3, [r3, #1]
 8003ed8:	b29a      	uxth	r2, r3
 8003eda:	4b5c      	ldr	r3, [pc, #368]	; (800404c <serial_fx+0x254>)
 8003edc:	801a      	strh	r2, [r3, #0]

			segvel_value.velocidad = buf[2];
 8003ede:	4b54      	ldr	r3, [pc, #336]	; (8004030 <serial_fx+0x238>)
 8003ee0:	789b      	ldrb	r3, [r3, #2]
 8003ee2:	b29a      	uxth	r2, r3
 8003ee4:	4b59      	ldr	r3, [pc, #356]	; (800404c <serial_fx+0x254>)
 8003ee6:	805a      	strh	r2, [r3, #2]
			if(segvel_value.velocidad == 0) segvel_value.velocidad++;
 8003ee8:	4b58      	ldr	r3, [pc, #352]	; (800404c <serial_fx+0x254>)
 8003eea:	885b      	ldrh	r3, [r3, #2]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d105      	bne.n	8003efc <serial_fx+0x104>
 8003ef0:	4b56      	ldr	r3, [pc, #344]	; (800404c <serial_fx+0x254>)
 8003ef2:	885b      	ldrh	r3, [r3, #2]
 8003ef4:	3301      	adds	r3, #1
 8003ef6:	b29a      	uxth	r2, r3
 8003ef8:	4b54      	ldr	r3, [pc, #336]	; (800404c <serial_fx+0x254>)
 8003efa:	805a      	strh	r2, [r3, #2]

			segvel_value.espera = segvel_value.espera * 1000;
 8003efc:	4b53      	ldr	r3, [pc, #332]	; (800404c <serial_fx+0x254>)
 8003efe:	881b      	ldrh	r3, [r3, #0]
 8003f00:	22fa      	movs	r2, #250	; 0xfa
 8003f02:	0092      	lsls	r2, r2, #2
 8003f04:	4353      	muls	r3, r2
 8003f06:	b29a      	uxth	r2, r3
 8003f08:	4b50      	ldr	r3, [pc, #320]	; (800404c <serial_fx+0x254>)
 8003f0a:	801a      	strh	r2, [r3, #0]
			segvel_value.velocidad = 1000/segvel_value.velocidad;
 8003f0c:	4b4f      	ldr	r3, [pc, #316]	; (800404c <serial_fx+0x254>)
 8003f0e:	885b      	ldrh	r3, [r3, #2]
 8003f10:	0019      	movs	r1, r3
 8003f12:	23fa      	movs	r3, #250	; 0xfa
 8003f14:	0098      	lsls	r0, r3, #2
 8003f16:	f7fc f99d 	bl	8000254 <__divsi3>
 8003f1a:	0003      	movs	r3, r0
 8003f1c:	b29a      	uxth	r2, r3
 8003f1e:	4b4b      	ldr	r3, [pc, #300]	; (800404c <serial_fx+0x254>)
 8003f20:	805a      	strh	r2, [r3, #2]
			osMessageQueuePut(lock_queueHandle, &segvel_value, 1, 0);
 8003f22:	4b4b      	ldr	r3, [pc, #300]	; (8004050 <serial_fx+0x258>)
 8003f24:	6818      	ldr	r0, [r3, #0]
 8003f26:	4949      	ldr	r1, [pc, #292]	; (800404c <serial_fx+0x254>)
 8003f28:	2300      	movs	r3, #0
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f007 feda 	bl	800bce4 <osMessageQueuePut>
			break;
 8003f30:	e073      	b.n	800401a <serial_fx+0x222>

		case 'D':

			if(buf[3] != 0xE0) break;
 8003f32:	4b3f      	ldr	r3, [pc, #252]	; (8004030 <serial_fx+0x238>)
 8003f34:	78db      	ldrb	r3, [r3, #3]
 8003f36:	2be0      	cmp	r3, #224	; 0xe0
 8003f38:	d164      	bne.n	8004004 <serial_fx+0x20c>

			giro_stepper = Horario;
 8003f3a:	4b46      	ldr	r3, [pc, #280]	; (8004054 <serial_fx+0x25c>)
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	701a      	strb	r2, [r3, #0]
			break;
 8003f40:	e06b      	b.n	800401a <serial_fx+0x222>

		case 'I':

			if(buf[3] != 0xE0) break;
 8003f42:	4b3b      	ldr	r3, [pc, #236]	; (8004030 <serial_fx+0x238>)
 8003f44:	78db      	ldrb	r3, [r3, #3]
 8003f46:	2be0      	cmp	r3, #224	; 0xe0
 8003f48:	d15e      	bne.n	8004008 <serial_fx+0x210>

			giro_stepper = Antihorario;
 8003f4a:	4b42      	ldr	r3, [pc, #264]	; (8004054 <serial_fx+0x25c>)
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	701a      	strb	r2, [r3, #0]
			break;
 8003f50:	e063      	b.n	800401a <serial_fx+0x222>

		case 'M':
			if(buf[3] != 0xE0) break;
 8003f52:	4b37      	ldr	r3, [pc, #220]	; (8004030 <serial_fx+0x238>)
 8003f54:	78db      	ldrb	r3, [r3, #3]
 8003f56:	2be0      	cmp	r3, #224	; 0xe0
 8003f58:	d158      	bne.n	800400c <serial_fx+0x214>
			osSemaphoreAcquire(Rx_SemHandle, osWaitForever);
 8003f5a:	4b37      	ldr	r3, [pc, #220]	; (8004038 <serial_fx+0x240>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	2201      	movs	r2, #1
 8003f60:	4252      	negs	r2, r2
 8003f62:	0011      	movs	r1, r2
 8003f64:	0018      	movs	r0, r3
 8003f66:	f007 fd8b 	bl	800ba80 <osSemaphoreAcquire>
			if(buf[1] <= 1)
 8003f6a:	4b31      	ldr	r3, [pc, #196]	; (8004030 <serial_fx+0x238>)
 8003f6c:	785b      	ldrb	r3, [r3, #1]
 8003f6e:	2b01      	cmp	r3, #1
 8003f70:	d803      	bhi.n	8003f7a <serial_fx+0x182>
			{
				periodo = 2;
 8003f72:	4b39      	ldr	r3, [pc, #228]	; (8004058 <serial_fx+0x260>)
 8003f74:	2202      	movs	r2, #2
 8003f76:	801a      	strh	r2, [r3, #0]
				break;
 8003f78:	e04f      	b.n	800401a <serial_fx+0x222>
			}
			if(buf[1] >= 9)
 8003f7a:	4b2d      	ldr	r3, [pc, #180]	; (8004030 <serial_fx+0x238>)
 8003f7c:	785b      	ldrb	r3, [r3, #1]
 8003f7e:	2b08      	cmp	r3, #8
 8003f80:	d903      	bls.n	8003f8a <serial_fx+0x192>
			{
				periodo = 10;
 8003f82:	4b35      	ldr	r3, [pc, #212]	; (8004058 <serial_fx+0x260>)
 8003f84:	220a      	movs	r2, #10
 8003f86:	801a      	strh	r2, [r3, #0]
				break;
 8003f88:	e047      	b.n	800401a <serial_fx+0x222>
			}

			periodo = buf[1] + 1;
 8003f8a:	4b29      	ldr	r3, [pc, #164]	; (8004030 <serial_fx+0x238>)
 8003f8c:	785b      	ldrb	r3, [r3, #1]
 8003f8e:	b29b      	uxth	r3, r3
 8003f90:	3301      	adds	r3, #1
 8003f92:	b29a      	uxth	r2, r3
 8003f94:	4b30      	ldr	r3, [pc, #192]	; (8004058 <serial_fx+0x260>)
 8003f96:	801a      	strh	r2, [r3, #0]

			break;
 8003f98:	e03f      	b.n	800401a <serial_fx+0x222>

		case 'X':

			if(buf[3] != 0xE0) break;
 8003f9a:	4b25      	ldr	r3, [pc, #148]	; (8004030 <serial_fx+0x238>)
 8003f9c:	78db      	ldrb	r3, [r3, #3]
 8003f9e:	2be0      	cmp	r3, #224	; 0xe0
 8003fa0:	d136      	bne.n	8004010 <serial_fx+0x218>

			osThreadResume(OLEDHandle);
 8003fa2:	4b20      	ldr	r3, [pc, #128]	; (8004024 <serial_fx+0x22c>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	0018      	movs	r0, r3
 8003fa8:	f007 fc72 	bl	800b890 <osThreadResume>
			u8g2_SetPowerSave(&u8g2, 0); // wake up display
 8003fac:	4b1f      	ldr	r3, [pc, #124]	; (800402c <serial_fx+0x234>)
 8003fae:	2100      	movs	r1, #0
 8003fb0:	0018      	movs	r0, r3
 8003fb2:	f007 faa1 	bl	800b4f8 <u8x8_SetPowerSave>
			break;
 8003fb6:	e030      	b.n	800401a <serial_fx+0x222>

		case 'C':

			if(buf[3] != 0xE0) break;
 8003fb8:	4b1d      	ldr	r3, [pc, #116]	; (8004030 <serial_fx+0x238>)
 8003fba:	78db      	ldrb	r3, [r3, #3]
 8003fbc:	2be0      	cmp	r3, #224	; 0xe0
 8003fbe:	d129      	bne.n	8004014 <serial_fx+0x21c>

			osThreadSuspend(OLEDHandle);
 8003fc0:	4b18      	ldr	r3, [pc, #96]	; (8004024 <serial_fx+0x22c>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	0018      	movs	r0, r3
 8003fc6:	f007 fc35 	bl	800b834 <osThreadSuspend>
			u8g2_SetPowerSave(&u8g2, 1); // sleep display
 8003fca:	4b18      	ldr	r3, [pc, #96]	; (800402c <serial_fx+0x234>)
 8003fcc:	2101      	movs	r1, #1
 8003fce:	0018      	movs	r0, r3
 8003fd0:	f007 fa92 	bl	800b4f8 <u8x8_SetPowerSave>
			break;
 8003fd4:	e021      	b.n	800401a <serial_fx+0x222>

		case 'T':

			if(buf[3] != 0xE0) break;
 8003fd6:	4b16      	ldr	r3, [pc, #88]	; (8004030 <serial_fx+0x238>)
 8003fd8:	78db      	ldrb	r3, [r3, #3]
 8003fda:	2be0      	cmp	r3, #224	; 0xe0
 8003fdc:	d11c      	bne.n	8004018 <serial_fx+0x220>

			periodo_temp = buf[1]*10;
 8003fde:	4b14      	ldr	r3, [pc, #80]	; (8004030 <serial_fx+0x238>)
 8003fe0:	785b      	ldrb	r3, [r3, #1]
 8003fe2:	b29b      	uxth	r3, r3
 8003fe4:	1c1a      	adds	r2, r3, #0
 8003fe6:	0092      	lsls	r2, r2, #2
 8003fe8:	18d3      	adds	r3, r2, r3
 8003fea:	18db      	adds	r3, r3, r3
 8003fec:	b29a      	uxth	r2, r3
 8003fee:	4b1b      	ldr	r3, [pc, #108]	; (800405c <serial_fx+0x264>)
 8003ff0:	801a      	strh	r2, [r3, #0]
			break;
 8003ff2:	e012      	b.n	800401a <serial_fx+0x222>

		default:
			break;
 8003ff4:	46c0      	nop			; (mov r8, r8)
 8003ff6:	e010      	b.n	800401a <serial_fx+0x222>
			if(buf[3] != 0xE0) break;
 8003ff8:	46c0      	nop			; (mov r8, r8)
 8003ffa:	e00e      	b.n	800401a <serial_fx+0x222>
			if(buf[3] != 0xE0) break;
 8003ffc:	46c0      	nop			; (mov r8, r8)
 8003ffe:	e00c      	b.n	800401a <serial_fx+0x222>
			if(buf[3] != 0xE0) break;
 8004000:	46c0      	nop			; (mov r8, r8)
 8004002:	e00a      	b.n	800401a <serial_fx+0x222>
			if(buf[3] != 0xE0) break;
 8004004:	46c0      	nop			; (mov r8, r8)
 8004006:	e008      	b.n	800401a <serial_fx+0x222>
			if(buf[3] != 0xE0) break;
 8004008:	46c0      	nop			; (mov r8, r8)
 800400a:	e006      	b.n	800401a <serial_fx+0x222>
			if(buf[3] != 0xE0) break;
 800400c:	46c0      	nop			; (mov r8, r8)
 800400e:	e004      	b.n	800401a <serial_fx+0x222>
			if(buf[3] != 0xE0) break;
 8004010:	46c0      	nop			; (mov r8, r8)
 8004012:	e002      	b.n	800401a <serial_fx+0x222>
			if(buf[3] != 0xE0) break;
 8004014:	46c0      	nop			; (mov r8, r8)
 8004016:	e000      	b.n	800401a <serial_fx+0x222>
			if(buf[3] != 0xE0) break;
 8004018:	46c0      	nop			; (mov r8, r8)
		}
		osDelay(1);
 800401a:	2001      	movs	r0, #1
 800401c:	f007 fc66 	bl	800b8ec <osDelay>
		osSemaphoreAcquire(Rx_SemHandle, osWaitForever);
 8004020:	e703      	b.n	8003e2a <serial_fx+0x32>
 8004022:	46c0      	nop			; (mov r8, r8)
 8004024:	20000418 	.word	0x20000418
 8004028:	2000042c 	.word	0x2000042c
 800402c:	20000448 	.word	0x20000448
 8004030:	20000440 	.word	0x20000440
 8004034:	20000390 	.word	0x20000390
 8004038:	20000438 	.word	0x20000438
 800403c:	08013288 	.word	0x08013288
 8004040:	20000420 	.word	0x20000420
 8004044:	2000050c 	.word	0x2000050c
 8004048:	20000348 	.word	0x20000348
 800404c:	2000043c 	.word	0x2000043c
 8004050:	20000430 	.word	0x20000430
 8004054:	20000445 	.word	0x20000445
 8004058:	20000010 	.word	0x20000010
 800405c:	20000012 	.word	0x20000012

08004060 <servo_lock>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_servo_lock */
void servo_lock(void *argument)
{
 8004060:	b590      	push	{r4, r7, lr}
 8004062:	b089      	sub	sp, #36	; 0x24
 8004064:	af02      	add	r7, sp, #8
 8004066:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN servo_lock */
	enum maquina {
		Reposo, Abriendo, Espera, Cerrando
	} estados;
	estados = Reposo;
 8004068:	2317      	movs	r3, #23
 800406a:	18fb      	adds	r3, r7, r3
 800406c:	2200      	movs	r2, #0
 800406e:	701a      	strb	r2, [r3, #0]
	/* Infinite loop */
	for(;;)
	{
		switch(estados)
 8004070:	2317      	movs	r3, #23
 8004072:	18fb      	adds	r3, r7, r3
 8004074:	781b      	ldrb	r3, [r3, #0]
 8004076:	2b03      	cmp	r3, #3
 8004078:	d043      	beq.n	8004102 <servo_lock+0xa2>
 800407a:	dd00      	ble.n	800407e <servo_lock+0x1e>
 800407c:	e06c      	b.n	8004158 <servo_lock+0xf8>
 800407e:	2b02      	cmp	r3, #2
 8004080:	d035      	beq.n	80040ee <servo_lock+0x8e>
 8004082:	dc69      	bgt.n	8004158 <servo_lock+0xf8>
 8004084:	2b00      	cmp	r3, #0
 8004086:	d002      	beq.n	800408e <servo_lock+0x2e>
 8004088:	2b01      	cmp	r3, #1
 800408a:	d011      	beq.n	80040b0 <servo_lock+0x50>
			}
			estados = Reposo;
			if(osMessageQueueGetCount(lock_queueHandle) == 0) osThreadSuspend(LOCKHandle);
			break;
		default:
			break;
 800408c:	e064      	b.n	8004158 <servo_lock+0xf8>
			__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2, 99);
 800408e:	4b36      	ldr	r3, [pc, #216]	; (8004168 <servo_lock+0x108>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	2263      	movs	r2, #99	; 0x63
 8004094:	639a      	str	r2, [r3, #56]	; 0x38
			osMessageQueueGet(lock_queueHandle, &segvel_value, (uint8_t *)1, osWaitForever);
 8004096:	4b35      	ldr	r3, [pc, #212]	; (800416c <servo_lock+0x10c>)
 8004098:	6818      	ldr	r0, [r3, #0]
 800409a:	2301      	movs	r3, #1
 800409c:	425b      	negs	r3, r3
 800409e:	4934      	ldr	r1, [pc, #208]	; (8004170 <servo_lock+0x110>)
 80040a0:	2201      	movs	r2, #1
 80040a2:	f007 fe89 	bl	800bdb8 <osMessageQueueGet>
			estados = Abriendo;
 80040a6:	2317      	movs	r3, #23
 80040a8:	18fb      	adds	r3, r7, r3
 80040aa:	2201      	movs	r2, #1
 80040ac:	701a      	strb	r2, [r3, #0]
			break;
 80040ae:	e056      	b.n	800415e <servo_lock+0xfe>
			for(int i = 0; i<91; i++)
 80040b0:	2300      	movs	r3, #0
 80040b2:	613b      	str	r3, [r7, #16]
 80040b4:	e013      	b.n	80040de <servo_lock+0x7e>
				__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2, map(i, 0, 90, 99, 199));
 80040b6:	6938      	ldr	r0, [r7, #16]
 80040b8:	4b2b      	ldr	r3, [pc, #172]	; (8004168 <servo_lock+0x108>)
 80040ba:	681c      	ldr	r4, [r3, #0]
 80040bc:	23c7      	movs	r3, #199	; 0xc7
 80040be:	9300      	str	r3, [sp, #0]
 80040c0:	2363      	movs	r3, #99	; 0x63
 80040c2:	225a      	movs	r2, #90	; 0x5a
 80040c4:	2100      	movs	r1, #0
 80040c6:	f7fe feb9 	bl	8002e3c <map>
 80040ca:	0003      	movs	r3, r0
 80040cc:	63a3      	str	r3, [r4, #56]	; 0x38
				osDelay(segvel_value.velocidad);
 80040ce:	4b28      	ldr	r3, [pc, #160]	; (8004170 <servo_lock+0x110>)
 80040d0:	885b      	ldrh	r3, [r3, #2]
 80040d2:	0018      	movs	r0, r3
 80040d4:	f007 fc0a 	bl	800b8ec <osDelay>
			for(int i = 0; i<91; i++)
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	3301      	adds	r3, #1
 80040dc:	613b      	str	r3, [r7, #16]
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	2b5a      	cmp	r3, #90	; 0x5a
 80040e2:	dde8      	ble.n	80040b6 <servo_lock+0x56>
			estados = Espera;
 80040e4:	2317      	movs	r3, #23
 80040e6:	18fb      	adds	r3, r7, r3
 80040e8:	2202      	movs	r2, #2
 80040ea:	701a      	strb	r2, [r3, #0]
			break;
 80040ec:	e037      	b.n	800415e <servo_lock+0xfe>
			osDelay(segvel_value.espera);
 80040ee:	4b20      	ldr	r3, [pc, #128]	; (8004170 <servo_lock+0x110>)
 80040f0:	881b      	ldrh	r3, [r3, #0]
 80040f2:	0018      	movs	r0, r3
 80040f4:	f007 fbfa 	bl	800b8ec <osDelay>
			estados = Cerrando;
 80040f8:	2317      	movs	r3, #23
 80040fa:	18fb      	adds	r3, r7, r3
 80040fc:	2203      	movs	r2, #3
 80040fe:	701a      	strb	r2, [r3, #0]
			break;
 8004100:	e02d      	b.n	800415e <servo_lock+0xfe>
			for(int i = 90; i>=0; i--)
 8004102:	235a      	movs	r3, #90	; 0x5a
 8004104:	60fb      	str	r3, [r7, #12]
 8004106:	e013      	b.n	8004130 <servo_lock+0xd0>
				__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2, map(i, 0, 90, 99, 199));
 8004108:	68f8      	ldr	r0, [r7, #12]
 800410a:	4b17      	ldr	r3, [pc, #92]	; (8004168 <servo_lock+0x108>)
 800410c:	681c      	ldr	r4, [r3, #0]
 800410e:	23c7      	movs	r3, #199	; 0xc7
 8004110:	9300      	str	r3, [sp, #0]
 8004112:	2363      	movs	r3, #99	; 0x63
 8004114:	225a      	movs	r2, #90	; 0x5a
 8004116:	2100      	movs	r1, #0
 8004118:	f7fe fe90 	bl	8002e3c <map>
 800411c:	0003      	movs	r3, r0
 800411e:	63a3      	str	r3, [r4, #56]	; 0x38
				osDelay(segvel_value.velocidad);
 8004120:	4b13      	ldr	r3, [pc, #76]	; (8004170 <servo_lock+0x110>)
 8004122:	885b      	ldrh	r3, [r3, #2]
 8004124:	0018      	movs	r0, r3
 8004126:	f007 fbe1 	bl	800b8ec <osDelay>
			for(int i = 90; i>=0; i--)
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	3b01      	subs	r3, #1
 800412e:	60fb      	str	r3, [r7, #12]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2b00      	cmp	r3, #0
 8004134:	dae8      	bge.n	8004108 <servo_lock+0xa8>
			estados = Reposo;
 8004136:	2317      	movs	r3, #23
 8004138:	18fb      	adds	r3, r7, r3
 800413a:	2200      	movs	r2, #0
 800413c:	701a      	strb	r2, [r3, #0]
			if(osMessageQueueGetCount(lock_queueHandle) == 0) osThreadSuspend(LOCKHandle);
 800413e:	4b0b      	ldr	r3, [pc, #44]	; (800416c <servo_lock+0x10c>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	0018      	movs	r0, r3
 8004144:	f007 fea0 	bl	800be88 <osMessageQueueGetCount>
 8004148:	1e03      	subs	r3, r0, #0
 800414a:	d107      	bne.n	800415c <servo_lock+0xfc>
 800414c:	4b09      	ldr	r3, [pc, #36]	; (8004174 <servo_lock+0x114>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	0018      	movs	r0, r3
 8004152:	f007 fb6f 	bl	800b834 <osThreadSuspend>
			break;
 8004156:	e001      	b.n	800415c <servo_lock+0xfc>
			break;
 8004158:	46c0      	nop			; (mov r8, r8)
 800415a:	e000      	b.n	800415e <servo_lock+0xfe>
			break;
 800415c:	46c0      	nop			; (mov r8, r8)

		}
		osDelay(1);
 800415e:	2001      	movs	r0, #1
 8004160:	f007 fbc4 	bl	800b8ec <osDelay>
		switch(estados)
 8004164:	e784      	b.n	8004070 <servo_lock+0x10>
 8004166:	46c0      	nop			; (mov r8, r8)
 8004168:	20000348 	.word	0x20000348
 800416c:	20000430 	.word	0x20000430
 8004170:	2000043c 	.word	0x2000043c
 8004174:	2000042c 	.word	0x2000042c

08004178 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b082      	sub	sp, #8
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a04      	ldr	r2, [pc, #16]	; (8004198 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d101      	bne.n	800418e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800418a:	f000 fb37 	bl	80047fc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800418e:	46c0      	nop			; (mov r8, r8)
 8004190:	46bd      	mov	sp, r7
 8004192:	b002      	add	sp, #8
 8004194:	bd80      	pop	{r7, pc}
 8004196:	46c0      	nop			; (mov r8, r8)
 8004198:	40012c00 	.word	0x40012c00

0800419c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80041a0:	b672      	cpsid	i
}
 80041a2:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80041a4:	e7fe      	b.n	80041a4 <Error_Handler+0x8>
	...

080041a8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b082      	sub	sp, #8
 80041ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041ae:	4b12      	ldr	r3, [pc, #72]	; (80041f8 <HAL_MspInit+0x50>)
 80041b0:	699a      	ldr	r2, [r3, #24]
 80041b2:	4b11      	ldr	r3, [pc, #68]	; (80041f8 <HAL_MspInit+0x50>)
 80041b4:	2101      	movs	r1, #1
 80041b6:	430a      	orrs	r2, r1
 80041b8:	619a      	str	r2, [r3, #24]
 80041ba:	4b0f      	ldr	r3, [pc, #60]	; (80041f8 <HAL_MspInit+0x50>)
 80041bc:	699b      	ldr	r3, [r3, #24]
 80041be:	2201      	movs	r2, #1
 80041c0:	4013      	ands	r3, r2
 80041c2:	607b      	str	r3, [r7, #4]
 80041c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80041c6:	4b0c      	ldr	r3, [pc, #48]	; (80041f8 <HAL_MspInit+0x50>)
 80041c8:	69da      	ldr	r2, [r3, #28]
 80041ca:	4b0b      	ldr	r3, [pc, #44]	; (80041f8 <HAL_MspInit+0x50>)
 80041cc:	2180      	movs	r1, #128	; 0x80
 80041ce:	0549      	lsls	r1, r1, #21
 80041d0:	430a      	orrs	r2, r1
 80041d2:	61da      	str	r2, [r3, #28]
 80041d4:	4b08      	ldr	r3, [pc, #32]	; (80041f8 <HAL_MspInit+0x50>)
 80041d6:	69da      	ldr	r2, [r3, #28]
 80041d8:	2380      	movs	r3, #128	; 0x80
 80041da:	055b      	lsls	r3, r3, #21
 80041dc:	4013      	ands	r3, r2
 80041de:	603b      	str	r3, [r7, #0]
 80041e0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 80041e2:	2302      	movs	r3, #2
 80041e4:	425b      	negs	r3, r3
 80041e6:	2200      	movs	r2, #0
 80041e8:	2103      	movs	r1, #3
 80041ea:	0018      	movs	r0, r3
 80041ec:	f001 f95a 	bl	80054a4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80041f0:	46c0      	nop			; (mov r8, r8)
 80041f2:	46bd      	mov	sp, r7
 80041f4:	b002      	add	sp, #8
 80041f6:	bd80      	pop	{r7, pc}
 80041f8:	40021000 	.word	0x40021000

080041fc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80041fc:	b590      	push	{r4, r7, lr}
 80041fe:	b08b      	sub	sp, #44	; 0x2c
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004204:	2414      	movs	r4, #20
 8004206:	193b      	adds	r3, r7, r4
 8004208:	0018      	movs	r0, r3
 800420a:	2314      	movs	r3, #20
 800420c:	001a      	movs	r2, r3
 800420e:	2100      	movs	r1, #0
 8004210:	f00a fd3c 	bl	800ec8c <memset>
  if(hadc->Instance==ADC1)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a1d      	ldr	r2, [pc, #116]	; (8004290 <HAL_ADC_MspInit+0x94>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d133      	bne.n	8004286 <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800421e:	4b1d      	ldr	r3, [pc, #116]	; (8004294 <HAL_ADC_MspInit+0x98>)
 8004220:	699a      	ldr	r2, [r3, #24]
 8004222:	4b1c      	ldr	r3, [pc, #112]	; (8004294 <HAL_ADC_MspInit+0x98>)
 8004224:	2180      	movs	r1, #128	; 0x80
 8004226:	0089      	lsls	r1, r1, #2
 8004228:	430a      	orrs	r2, r1
 800422a:	619a      	str	r2, [r3, #24]
 800422c:	4b19      	ldr	r3, [pc, #100]	; (8004294 <HAL_ADC_MspInit+0x98>)
 800422e:	699a      	ldr	r2, [r3, #24]
 8004230:	2380      	movs	r3, #128	; 0x80
 8004232:	009b      	lsls	r3, r3, #2
 8004234:	4013      	ands	r3, r2
 8004236:	613b      	str	r3, [r7, #16]
 8004238:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800423a:	4b16      	ldr	r3, [pc, #88]	; (8004294 <HAL_ADC_MspInit+0x98>)
 800423c:	695a      	ldr	r2, [r3, #20]
 800423e:	4b15      	ldr	r3, [pc, #84]	; (8004294 <HAL_ADC_MspInit+0x98>)
 8004240:	2180      	movs	r1, #128	; 0x80
 8004242:	0289      	lsls	r1, r1, #10
 8004244:	430a      	orrs	r2, r1
 8004246:	615a      	str	r2, [r3, #20]
 8004248:	4b12      	ldr	r3, [pc, #72]	; (8004294 <HAL_ADC_MspInit+0x98>)
 800424a:	695a      	ldr	r2, [r3, #20]
 800424c:	2380      	movs	r3, #128	; 0x80
 800424e:	029b      	lsls	r3, r3, #10
 8004250:	4013      	ands	r3, r2
 8004252:	60fb      	str	r3, [r7, #12]
 8004254:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004256:	193b      	adds	r3, r7, r4
 8004258:	2203      	movs	r2, #3
 800425a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800425c:	193b      	adds	r3, r7, r4
 800425e:	2203      	movs	r2, #3
 8004260:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004262:	193b      	adds	r3, r7, r4
 8004264:	2200      	movs	r2, #0
 8004266:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004268:	193a      	adds	r2, r7, r4
 800426a:	2390      	movs	r3, #144	; 0x90
 800426c:	05db      	lsls	r3, r3, #23
 800426e:	0011      	movs	r1, r2
 8004270:	0018      	movs	r0, r3
 8004272:	f001 f9b9 	bl	80055e8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 3, 0);
 8004276:	2200      	movs	r2, #0
 8004278:	2103      	movs	r1, #3
 800427a:	200c      	movs	r0, #12
 800427c:	f001 f912 	bl	80054a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8004280:	200c      	movs	r0, #12
 8004282:	f001 f924 	bl	80054ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004286:	46c0      	nop			; (mov r8, r8)
 8004288:	46bd      	mov	sp, r7
 800428a:	b00b      	add	sp, #44	; 0x2c
 800428c:	bd90      	pop	{r4, r7, pc}
 800428e:	46c0      	nop			; (mov r8, r8)
 8004290:	40012400 	.word	0x40012400
 8004294:	40021000 	.word	0x40021000

08004298 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004298:	b590      	push	{r4, r7, lr}
 800429a:	b08b      	sub	sp, #44	; 0x2c
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042a0:	2414      	movs	r4, #20
 80042a2:	193b      	adds	r3, r7, r4
 80042a4:	0018      	movs	r0, r3
 80042a6:	2314      	movs	r3, #20
 80042a8:	001a      	movs	r2, r3
 80042aa:	2100      	movs	r1, #0
 80042ac:	f00a fcee 	bl	800ec8c <memset>
  if(hi2c->Instance==I2C1)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a1c      	ldr	r2, [pc, #112]	; (8004328 <HAL_I2C_MspInit+0x90>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d132      	bne.n	8004320 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042ba:	4b1c      	ldr	r3, [pc, #112]	; (800432c <HAL_I2C_MspInit+0x94>)
 80042bc:	695a      	ldr	r2, [r3, #20]
 80042be:	4b1b      	ldr	r3, [pc, #108]	; (800432c <HAL_I2C_MspInit+0x94>)
 80042c0:	2180      	movs	r1, #128	; 0x80
 80042c2:	02c9      	lsls	r1, r1, #11
 80042c4:	430a      	orrs	r2, r1
 80042c6:	615a      	str	r2, [r3, #20]
 80042c8:	4b18      	ldr	r3, [pc, #96]	; (800432c <HAL_I2C_MspInit+0x94>)
 80042ca:	695a      	ldr	r2, [r3, #20]
 80042cc:	2380      	movs	r3, #128	; 0x80
 80042ce:	02db      	lsls	r3, r3, #11
 80042d0:	4013      	ands	r3, r2
 80042d2:	613b      	str	r3, [r7, #16]
 80042d4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80042d6:	193b      	adds	r3, r7, r4
 80042d8:	22c0      	movs	r2, #192	; 0xc0
 80042da:	0092      	lsls	r2, r2, #2
 80042dc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80042de:	0021      	movs	r1, r4
 80042e0:	187b      	adds	r3, r7, r1
 80042e2:	2212      	movs	r2, #18
 80042e4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042e6:	187b      	adds	r3, r7, r1
 80042e8:	2200      	movs	r2, #0
 80042ea:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80042ec:	187b      	adds	r3, r7, r1
 80042ee:	2203      	movs	r2, #3
 80042f0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80042f2:	187b      	adds	r3, r7, r1
 80042f4:	2201      	movs	r2, #1
 80042f6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042f8:	187b      	adds	r3, r7, r1
 80042fa:	4a0d      	ldr	r2, [pc, #52]	; (8004330 <HAL_I2C_MspInit+0x98>)
 80042fc:	0019      	movs	r1, r3
 80042fe:	0010      	movs	r0, r2
 8004300:	f001 f972 	bl	80055e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004304:	4b09      	ldr	r3, [pc, #36]	; (800432c <HAL_I2C_MspInit+0x94>)
 8004306:	69da      	ldr	r2, [r3, #28]
 8004308:	4b08      	ldr	r3, [pc, #32]	; (800432c <HAL_I2C_MspInit+0x94>)
 800430a:	2180      	movs	r1, #128	; 0x80
 800430c:	0389      	lsls	r1, r1, #14
 800430e:	430a      	orrs	r2, r1
 8004310:	61da      	str	r2, [r3, #28]
 8004312:	4b06      	ldr	r3, [pc, #24]	; (800432c <HAL_I2C_MspInit+0x94>)
 8004314:	69da      	ldr	r2, [r3, #28]
 8004316:	2380      	movs	r3, #128	; 0x80
 8004318:	039b      	lsls	r3, r3, #14
 800431a:	4013      	ands	r3, r2
 800431c:	60fb      	str	r3, [r7, #12]
 800431e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004320:	46c0      	nop			; (mov r8, r8)
 8004322:	46bd      	mov	sp, r7
 8004324:	b00b      	add	sp, #44	; 0x2c
 8004326:	bd90      	pop	{r4, r7, pc}
 8004328:	40005400 	.word	0x40005400
 800432c:	40021000 	.word	0x40021000
 8004330:	48000400 	.word	0x48000400

08004334 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b084      	sub	sp, #16
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a09      	ldr	r2, [pc, #36]	; (8004368 <HAL_TIM_Base_MspInit+0x34>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d10b      	bne.n	800435e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004346:	4b09      	ldr	r3, [pc, #36]	; (800436c <HAL_TIM_Base_MspInit+0x38>)
 8004348:	69da      	ldr	r2, [r3, #28]
 800434a:	4b08      	ldr	r3, [pc, #32]	; (800436c <HAL_TIM_Base_MspInit+0x38>)
 800434c:	2102      	movs	r1, #2
 800434e:	430a      	orrs	r2, r1
 8004350:	61da      	str	r2, [r3, #28]
 8004352:	4b06      	ldr	r3, [pc, #24]	; (800436c <HAL_TIM_Base_MspInit+0x38>)
 8004354:	69db      	ldr	r3, [r3, #28]
 8004356:	2202      	movs	r2, #2
 8004358:	4013      	ands	r3, r2
 800435a:	60fb      	str	r3, [r7, #12]
 800435c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800435e:	46c0      	nop			; (mov r8, r8)
 8004360:	46bd      	mov	sp, r7
 8004362:	b004      	add	sp, #16
 8004364:	bd80      	pop	{r7, pc}
 8004366:	46c0      	nop			; (mov r8, r8)
 8004368:	40000400 	.word	0x40000400
 800436c:	40021000 	.word	0x40021000

08004370 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004370:	b590      	push	{r4, r7, lr}
 8004372:	b089      	sub	sp, #36	; 0x24
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004378:	240c      	movs	r4, #12
 800437a:	193b      	adds	r3, r7, r4
 800437c:	0018      	movs	r0, r3
 800437e:	2314      	movs	r3, #20
 8004380:	001a      	movs	r2, r3
 8004382:	2100      	movs	r1, #0
 8004384:	f00a fc82 	bl	800ec8c <memset>
  if(htim->Instance==TIM3)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4a15      	ldr	r2, [pc, #84]	; (80043e4 <HAL_TIM_MspPostInit+0x74>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d123      	bne.n	80043da <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004392:	4b15      	ldr	r3, [pc, #84]	; (80043e8 <HAL_TIM_MspPostInit+0x78>)
 8004394:	695a      	ldr	r2, [r3, #20]
 8004396:	4b14      	ldr	r3, [pc, #80]	; (80043e8 <HAL_TIM_MspPostInit+0x78>)
 8004398:	2180      	movs	r1, #128	; 0x80
 800439a:	0309      	lsls	r1, r1, #12
 800439c:	430a      	orrs	r2, r1
 800439e:	615a      	str	r2, [r3, #20]
 80043a0:	4b11      	ldr	r3, [pc, #68]	; (80043e8 <HAL_TIM_MspPostInit+0x78>)
 80043a2:	695a      	ldr	r2, [r3, #20]
 80043a4:	2380      	movs	r3, #128	; 0x80
 80043a6:	031b      	lsls	r3, r3, #12
 80043a8:	4013      	ands	r3, r2
 80043aa:	60bb      	str	r3, [r7, #8]
 80043ac:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80043ae:	0021      	movs	r1, r4
 80043b0:	187b      	adds	r3, r7, r1
 80043b2:	2280      	movs	r2, #128	; 0x80
 80043b4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043b6:	187b      	adds	r3, r7, r1
 80043b8:	2202      	movs	r2, #2
 80043ba:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043bc:	187b      	adds	r3, r7, r1
 80043be:	2200      	movs	r2, #0
 80043c0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043c2:	187b      	adds	r3, r7, r1
 80043c4:	2200      	movs	r2, #0
 80043c6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_TIM3;
 80043c8:	187b      	adds	r3, r7, r1
 80043ca:	2200      	movs	r2, #0
 80043cc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043ce:	187b      	adds	r3, r7, r1
 80043d0:	4a06      	ldr	r2, [pc, #24]	; (80043ec <HAL_TIM_MspPostInit+0x7c>)
 80043d2:	0019      	movs	r1, r3
 80043d4:	0010      	movs	r0, r2
 80043d6:	f001 f907 	bl	80055e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80043da:	46c0      	nop			; (mov r8, r8)
 80043dc:	46bd      	mov	sp, r7
 80043de:	b009      	add	sp, #36	; 0x24
 80043e0:	bd90      	pop	{r4, r7, pc}
 80043e2:	46c0      	nop			; (mov r8, r8)
 80043e4:	40000400 	.word	0x40000400
 80043e8:	40021000 	.word	0x40021000
 80043ec:	48000800 	.word	0x48000800

080043f0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80043f0:	b590      	push	{r4, r7, lr}
 80043f2:	b08b      	sub	sp, #44	; 0x2c
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043f8:	2414      	movs	r4, #20
 80043fa:	193b      	adds	r3, r7, r4
 80043fc:	0018      	movs	r0, r3
 80043fe:	2314      	movs	r3, #20
 8004400:	001a      	movs	r2, r3
 8004402:	2100      	movs	r1, #0
 8004404:	f00a fc42 	bl	800ec8c <memset>
  if(huart->Instance==USART2)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a20      	ldr	r2, [pc, #128]	; (8004490 <HAL_UART_MspInit+0xa0>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d13a      	bne.n	8004488 <HAL_UART_MspInit+0x98>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004412:	4b20      	ldr	r3, [pc, #128]	; (8004494 <HAL_UART_MspInit+0xa4>)
 8004414:	69da      	ldr	r2, [r3, #28]
 8004416:	4b1f      	ldr	r3, [pc, #124]	; (8004494 <HAL_UART_MspInit+0xa4>)
 8004418:	2180      	movs	r1, #128	; 0x80
 800441a:	0289      	lsls	r1, r1, #10
 800441c:	430a      	orrs	r2, r1
 800441e:	61da      	str	r2, [r3, #28]
 8004420:	4b1c      	ldr	r3, [pc, #112]	; (8004494 <HAL_UART_MspInit+0xa4>)
 8004422:	69da      	ldr	r2, [r3, #28]
 8004424:	2380      	movs	r3, #128	; 0x80
 8004426:	029b      	lsls	r3, r3, #10
 8004428:	4013      	ands	r3, r2
 800442a:	613b      	str	r3, [r7, #16]
 800442c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800442e:	4b19      	ldr	r3, [pc, #100]	; (8004494 <HAL_UART_MspInit+0xa4>)
 8004430:	695a      	ldr	r2, [r3, #20]
 8004432:	4b18      	ldr	r3, [pc, #96]	; (8004494 <HAL_UART_MspInit+0xa4>)
 8004434:	2180      	movs	r1, #128	; 0x80
 8004436:	0289      	lsls	r1, r1, #10
 8004438:	430a      	orrs	r2, r1
 800443a:	615a      	str	r2, [r3, #20]
 800443c:	4b15      	ldr	r3, [pc, #84]	; (8004494 <HAL_UART_MspInit+0xa4>)
 800443e:	695a      	ldr	r2, [r3, #20]
 8004440:	2380      	movs	r3, #128	; 0x80
 8004442:	029b      	lsls	r3, r3, #10
 8004444:	4013      	ands	r3, r2
 8004446:	60fb      	str	r3, [r7, #12]
 8004448:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800444a:	0021      	movs	r1, r4
 800444c:	187b      	adds	r3, r7, r1
 800444e:	220c      	movs	r2, #12
 8004450:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004452:	187b      	adds	r3, r7, r1
 8004454:	2202      	movs	r2, #2
 8004456:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004458:	187b      	adds	r3, r7, r1
 800445a:	2200      	movs	r2, #0
 800445c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800445e:	187b      	adds	r3, r7, r1
 8004460:	2203      	movs	r2, #3
 8004462:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8004464:	187b      	adds	r3, r7, r1
 8004466:	2201      	movs	r2, #1
 8004468:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800446a:	187a      	adds	r2, r7, r1
 800446c:	2390      	movs	r3, #144	; 0x90
 800446e:	05db      	lsls	r3, r3, #23
 8004470:	0011      	movs	r1, r2
 8004472:	0018      	movs	r0, r3
 8004474:	f001 f8b8 	bl	80055e8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 3, 0);
 8004478:	2200      	movs	r2, #0
 800447a:	2103      	movs	r1, #3
 800447c:	201c      	movs	r0, #28
 800447e:	f001 f811 	bl	80054a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004482:	201c      	movs	r0, #28
 8004484:	f001 f823 	bl	80054ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004488:	46c0      	nop			; (mov r8, r8)
 800448a:	46bd      	mov	sp, r7
 800448c:	b00b      	add	sp, #44	; 0x2c
 800448e:	bd90      	pop	{r4, r7, pc}
 8004490:	40004400 	.word	0x40004400
 8004494:	40021000 	.word	0x40021000

08004498 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004498:	b5b0      	push	{r4, r5, r7, lr}
 800449a:	b08c      	sub	sp, #48	; 0x30
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80044a0:	2300      	movs	r3, #0
 80044a2:	627b      	str	r3, [r7, #36]	; 0x24

  uint32_t              uwPrescalerValue = 0U;
 80044a4:	2300      	movs	r3, #0
 80044a6:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80044a8:	4b38      	ldr	r3, [pc, #224]	; (800458c <HAL_InitTick+0xf4>)
 80044aa:	699a      	ldr	r2, [r3, #24]
 80044ac:	4b37      	ldr	r3, [pc, #220]	; (800458c <HAL_InitTick+0xf4>)
 80044ae:	2180      	movs	r1, #128	; 0x80
 80044b0:	0109      	lsls	r1, r1, #4
 80044b2:	430a      	orrs	r2, r1
 80044b4:	619a      	str	r2, [r3, #24]
 80044b6:	4b35      	ldr	r3, [pc, #212]	; (800458c <HAL_InitTick+0xf4>)
 80044b8:	699a      	ldr	r2, [r3, #24]
 80044ba:	2380      	movs	r3, #128	; 0x80
 80044bc:	011b      	lsls	r3, r3, #4
 80044be:	4013      	ands	r3, r2
 80044c0:	60bb      	str	r3, [r7, #8]
 80044c2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80044c4:	230c      	movs	r3, #12
 80044c6:	18fa      	adds	r2, r7, r3
 80044c8:	2410      	movs	r4, #16
 80044ca:	193b      	adds	r3, r7, r4
 80044cc:	0011      	movs	r1, r2
 80044ce:	0018      	movs	r0, r3
 80044d0:	f002 fa4c 	bl	800696c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80044d4:	193b      	adds	r3, r7, r4
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute TIM1 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80044da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d104      	bne.n	80044ea <HAL_InitTick+0x52>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80044e0:	f002 fa2e 	bl	8006940 <HAL_RCC_GetPCLK1Freq>
 80044e4:	0003      	movs	r3, r0
 80044e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80044e8:	e004      	b.n	80044f4 <HAL_InitTick+0x5c>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80044ea:	f002 fa29 	bl	8006940 <HAL_RCC_GetPCLK1Freq>
 80044ee:	0003      	movs	r3, r0
 80044f0:	005b      	lsls	r3, r3, #1
 80044f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80044f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044f6:	4926      	ldr	r1, [pc, #152]	; (8004590 <HAL_InitTick+0xf8>)
 80044f8:	0018      	movs	r0, r3
 80044fa:	f7fb fe21 	bl	8000140 <__udivsi3>
 80044fe:	0003      	movs	r3, r0
 8004500:	3b01      	subs	r3, #1
 8004502:	623b      	str	r3, [r7, #32]

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8004504:	4b23      	ldr	r3, [pc, #140]	; (8004594 <HAL_InitTick+0xfc>)
 8004506:	4a24      	ldr	r2, [pc, #144]	; (8004598 <HAL_InitTick+0x100>)
 8004508:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800450a:	4b22      	ldr	r3, [pc, #136]	; (8004594 <HAL_InitTick+0xfc>)
 800450c:	4a23      	ldr	r2, [pc, #140]	; (800459c <HAL_InitTick+0x104>)
 800450e:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8004510:	4b20      	ldr	r3, [pc, #128]	; (8004594 <HAL_InitTick+0xfc>)
 8004512:	6a3a      	ldr	r2, [r7, #32]
 8004514:	605a      	str	r2, [r3, #4]
  htim1.Init.ClockDivision = 0;
 8004516:	4b1f      	ldr	r3, [pc, #124]	; (8004594 <HAL_InitTick+0xfc>)
 8004518:	2200      	movs	r2, #0
 800451a:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800451c:	4b1d      	ldr	r3, [pc, #116]	; (8004594 <HAL_InitTick+0xfc>)
 800451e:	2200      	movs	r2, #0
 8004520:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004522:	4b1c      	ldr	r3, [pc, #112]	; (8004594 <HAL_InitTick+0xfc>)
 8004524:	2200      	movs	r2, #0
 8004526:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8004528:	252b      	movs	r5, #43	; 0x2b
 800452a:	197c      	adds	r4, r7, r5
 800452c:	4b19      	ldr	r3, [pc, #100]	; (8004594 <HAL_InitTick+0xfc>)
 800452e:	0018      	movs	r0, r3
 8004530:	f002 fb24 	bl	8006b7c <HAL_TIM_Base_Init>
 8004534:	0003      	movs	r3, r0
 8004536:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8004538:	197b      	adds	r3, r7, r5
 800453a:	781b      	ldrb	r3, [r3, #0]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d11e      	bne.n	800457e <HAL_InitTick+0xe6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8004540:	197c      	adds	r4, r7, r5
 8004542:	4b14      	ldr	r3, [pc, #80]	; (8004594 <HAL_InitTick+0xfc>)
 8004544:	0018      	movs	r0, r3
 8004546:	f002 fb69 	bl	8006c1c <HAL_TIM_Base_Start_IT>
 800454a:	0003      	movs	r3, r0
 800454c:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 800454e:	197b      	adds	r3, r7, r5
 8004550:	781b      	ldrb	r3, [r3, #0]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d113      	bne.n	800457e <HAL_InitTick+0xe6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8004556:	200d      	movs	r0, #13
 8004558:	f000 ffb9 	bl	80054ce <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2b03      	cmp	r3, #3
 8004560:	d809      	bhi.n	8004576 <HAL_InitTick+0xde>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, TickPriority, 0U);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2200      	movs	r2, #0
 8004566:	0019      	movs	r1, r3
 8004568:	200d      	movs	r0, #13
 800456a:	f000 ff9b 	bl	80054a4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800456e:	4b0c      	ldr	r3, [pc, #48]	; (80045a0 <HAL_InitTick+0x108>)
 8004570:	687a      	ldr	r2, [r7, #4]
 8004572:	601a      	str	r2, [r3, #0]
 8004574:	e003      	b.n	800457e <HAL_InitTick+0xe6>
      }
      else
      {
        status = HAL_ERROR;
 8004576:	232b      	movs	r3, #43	; 0x2b
 8004578:	18fb      	adds	r3, r7, r3
 800457a:	2201      	movs	r2, #1
 800457c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 800457e:	232b      	movs	r3, #43	; 0x2b
 8004580:	18fb      	adds	r3, r7, r3
 8004582:	781b      	ldrb	r3, [r3, #0]
}
 8004584:	0018      	movs	r0, r3
 8004586:	46bd      	mov	sp, r7
 8004588:	b00c      	add	sp, #48	; 0x30
 800458a:	bdb0      	pop	{r4, r5, r7, pc}
 800458c:	40021000 	.word	0x40021000
 8004590:	000f4240 	.word	0x000f4240
 8004594:	20000510 	.word	0x20000510
 8004598:	40012c00 	.word	0x40012c00
 800459c:	000003e7 	.word	0x000003e7
 80045a0:	20000068 	.word	0x20000068

080045a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80045a8:	e7fe      	b.n	80045a8 <NMI_Handler+0x4>

080045aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80045aa:	b580      	push	{r7, lr}
 80045ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80045ae:	e7fe      	b.n	80045ae <HardFault_Handler+0x4>

080045b0 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC interrupt.
  */
void ADC1_IRQHandler(void)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 80045b4:	4b03      	ldr	r3, [pc, #12]	; (80045c4 <ADC1_IRQHandler+0x14>)
 80045b6:	0018      	movs	r0, r3
 80045b8:	f000 fb44 	bl	8004c44 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 80045bc:	46c0      	nop			; (mov r8, r8)
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}
 80045c2:	46c0      	nop			; (mov r8, r8)
 80045c4:	200002bc 	.word	0x200002bc

080045c8 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80045cc:	4b03      	ldr	r3, [pc, #12]	; (80045dc <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 80045ce:	0018      	movs	r0, r3
 80045d0:	f002 fc7a 	bl	8006ec8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 80045d4:	46c0      	nop			; (mov r8, r8)
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	46c0      	nop			; (mov r8, r8)
 80045dc:	20000510 	.word	0x20000510

080045e0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80045e4:	4b03      	ldr	r3, [pc, #12]	; (80045f4 <USART2_IRQHandler+0x14>)
 80045e6:	0018      	movs	r0, r3
 80045e8:	f003 fbd4 	bl	8007d94 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80045ec:	46c0      	nop			; (mov r8, r8)
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}
 80045f2:	46c0      	nop			; (mov r8, r8)
 80045f4:	20000390 	.word	0x20000390

080045f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	af00      	add	r7, sp, #0
	return 1;
 80045fc:	2301      	movs	r3, #1
}
 80045fe:	0018      	movs	r0, r3
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}

08004604 <_kill>:

int _kill(int pid, int sig)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b082      	sub	sp, #8
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
 800460c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800460e:	f00a fa05 	bl	800ea1c <__errno>
 8004612:	0003      	movs	r3, r0
 8004614:	2216      	movs	r2, #22
 8004616:	601a      	str	r2, [r3, #0]
	return -1;
 8004618:	2301      	movs	r3, #1
 800461a:	425b      	negs	r3, r3
}
 800461c:	0018      	movs	r0, r3
 800461e:	46bd      	mov	sp, r7
 8004620:	b002      	add	sp, #8
 8004622:	bd80      	pop	{r7, pc}

08004624 <_exit>:

void _exit (int status)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b082      	sub	sp, #8
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800462c:	2301      	movs	r3, #1
 800462e:	425a      	negs	r2, r3
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	0011      	movs	r1, r2
 8004634:	0018      	movs	r0, r3
 8004636:	f7ff ffe5 	bl	8004604 <_kill>
	while (1) {}		/* Make sure we hang here */
 800463a:	e7fe      	b.n	800463a <_exit+0x16>

0800463c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b086      	sub	sp, #24
 8004640:	af00      	add	r7, sp, #0
 8004642:	60f8      	str	r0, [r7, #12]
 8004644:	60b9      	str	r1, [r7, #8]
 8004646:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004648:	2300      	movs	r3, #0
 800464a:	617b      	str	r3, [r7, #20]
 800464c:	e00a      	b.n	8004664 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800464e:	e000      	b.n	8004652 <_read+0x16>
 8004650:	bf00      	nop
 8004652:	0001      	movs	r1, r0
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	1c5a      	adds	r2, r3, #1
 8004658:	60ba      	str	r2, [r7, #8]
 800465a:	b2ca      	uxtb	r2, r1
 800465c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	3301      	adds	r3, #1
 8004662:	617b      	str	r3, [r7, #20]
 8004664:	697a      	ldr	r2, [r7, #20]
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	429a      	cmp	r2, r3
 800466a:	dbf0      	blt.n	800464e <_read+0x12>
	}

return len;
 800466c:	687b      	ldr	r3, [r7, #4]
}
 800466e:	0018      	movs	r0, r3
 8004670:	46bd      	mov	sp, r7
 8004672:	b006      	add	sp, #24
 8004674:	bd80      	pop	{r7, pc}

08004676 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004676:	b580      	push	{r7, lr}
 8004678:	b086      	sub	sp, #24
 800467a:	af00      	add	r7, sp, #0
 800467c:	60f8      	str	r0, [r7, #12]
 800467e:	60b9      	str	r1, [r7, #8]
 8004680:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004682:	2300      	movs	r3, #0
 8004684:	617b      	str	r3, [r7, #20]
 8004686:	e009      	b.n	800469c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	1c5a      	adds	r2, r3, #1
 800468c:	60ba      	str	r2, [r7, #8]
 800468e:	781b      	ldrb	r3, [r3, #0]
 8004690:	0018      	movs	r0, r3
 8004692:	e000      	b.n	8004696 <_write+0x20>
 8004694:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	3301      	adds	r3, #1
 800469a:	617b      	str	r3, [r7, #20]
 800469c:	697a      	ldr	r2, [r7, #20]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	429a      	cmp	r2, r3
 80046a2:	dbf1      	blt.n	8004688 <_write+0x12>
	}
	return len;
 80046a4:	687b      	ldr	r3, [r7, #4]
}
 80046a6:	0018      	movs	r0, r3
 80046a8:	46bd      	mov	sp, r7
 80046aa:	b006      	add	sp, #24
 80046ac:	bd80      	pop	{r7, pc}

080046ae <_close>:

int _close(int file)
{
 80046ae:	b580      	push	{r7, lr}
 80046b0:	b082      	sub	sp, #8
 80046b2:	af00      	add	r7, sp, #0
 80046b4:	6078      	str	r0, [r7, #4]
	return -1;
 80046b6:	2301      	movs	r3, #1
 80046b8:	425b      	negs	r3, r3
}
 80046ba:	0018      	movs	r0, r3
 80046bc:	46bd      	mov	sp, r7
 80046be:	b002      	add	sp, #8
 80046c0:	bd80      	pop	{r7, pc}

080046c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80046c2:	b580      	push	{r7, lr}
 80046c4:	b082      	sub	sp, #8
 80046c6:	af00      	add	r7, sp, #0
 80046c8:	6078      	str	r0, [r7, #4]
 80046ca:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	2280      	movs	r2, #128	; 0x80
 80046d0:	0192      	lsls	r2, r2, #6
 80046d2:	605a      	str	r2, [r3, #4]
	return 0;
 80046d4:	2300      	movs	r3, #0
}
 80046d6:	0018      	movs	r0, r3
 80046d8:	46bd      	mov	sp, r7
 80046da:	b002      	add	sp, #8
 80046dc:	bd80      	pop	{r7, pc}

080046de <_isatty>:

int _isatty(int file)
{
 80046de:	b580      	push	{r7, lr}
 80046e0:	b082      	sub	sp, #8
 80046e2:	af00      	add	r7, sp, #0
 80046e4:	6078      	str	r0, [r7, #4]
	return 1;
 80046e6:	2301      	movs	r3, #1
}
 80046e8:	0018      	movs	r0, r3
 80046ea:	46bd      	mov	sp, r7
 80046ec:	b002      	add	sp, #8
 80046ee:	bd80      	pop	{r7, pc}

080046f0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b084      	sub	sp, #16
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	60f8      	str	r0, [r7, #12]
 80046f8:	60b9      	str	r1, [r7, #8]
 80046fa:	607a      	str	r2, [r7, #4]
	return 0;
 80046fc:	2300      	movs	r3, #0
}
 80046fe:	0018      	movs	r0, r3
 8004700:	46bd      	mov	sp, r7
 8004702:	b004      	add	sp, #16
 8004704:	bd80      	pop	{r7, pc}
	...

08004708 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b086      	sub	sp, #24
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004710:	4a14      	ldr	r2, [pc, #80]	; (8004764 <_sbrk+0x5c>)
 8004712:	4b15      	ldr	r3, [pc, #84]	; (8004768 <_sbrk+0x60>)
 8004714:	1ad3      	subs	r3, r2, r3
 8004716:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800471c:	4b13      	ldr	r3, [pc, #76]	; (800476c <_sbrk+0x64>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d102      	bne.n	800472a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004724:	4b11      	ldr	r3, [pc, #68]	; (800476c <_sbrk+0x64>)
 8004726:	4a12      	ldr	r2, [pc, #72]	; (8004770 <_sbrk+0x68>)
 8004728:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800472a:	4b10      	ldr	r3, [pc, #64]	; (800476c <_sbrk+0x64>)
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	18d3      	adds	r3, r2, r3
 8004732:	693a      	ldr	r2, [r7, #16]
 8004734:	429a      	cmp	r2, r3
 8004736:	d207      	bcs.n	8004748 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004738:	f00a f970 	bl	800ea1c <__errno>
 800473c:	0003      	movs	r3, r0
 800473e:	220c      	movs	r2, #12
 8004740:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004742:	2301      	movs	r3, #1
 8004744:	425b      	negs	r3, r3
 8004746:	e009      	b.n	800475c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004748:	4b08      	ldr	r3, [pc, #32]	; (800476c <_sbrk+0x64>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800474e:	4b07      	ldr	r3, [pc, #28]	; (800476c <_sbrk+0x64>)
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	18d2      	adds	r2, r2, r3
 8004756:	4b05      	ldr	r3, [pc, #20]	; (800476c <_sbrk+0x64>)
 8004758:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800475a:	68fb      	ldr	r3, [r7, #12]
}
 800475c:	0018      	movs	r0, r3
 800475e:	46bd      	mov	sp, r7
 8004760:	b006      	add	sp, #24
 8004762:	bd80      	pop	{r7, pc}
 8004764:	20004000 	.word	0x20004000
 8004768:	00000400 	.word	0x00000400
 800476c:	20000558 	.word	0x20000558
 8004770:	20002178 	.word	0x20002178

08004774 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8004778:	46c0      	nop			; (mov r8, r8)
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}
	...

08004780 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004780:	480d      	ldr	r0, [pc, #52]	; (80047b8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004782:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004784:	480d      	ldr	r0, [pc, #52]	; (80047bc <LoopForever+0x6>)
  ldr r1, =_edata
 8004786:	490e      	ldr	r1, [pc, #56]	; (80047c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004788:	4a0e      	ldr	r2, [pc, #56]	; (80047c4 <LoopForever+0xe>)
  movs r3, #0
 800478a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800478c:	e002      	b.n	8004794 <LoopCopyDataInit>

0800478e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800478e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004790:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004792:	3304      	adds	r3, #4

08004794 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004794:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004796:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004798:	d3f9      	bcc.n	800478e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800479a:	4a0b      	ldr	r2, [pc, #44]	; (80047c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 800479c:	4c0b      	ldr	r4, [pc, #44]	; (80047cc <LoopForever+0x16>)
  movs r3, #0
 800479e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80047a0:	e001      	b.n	80047a6 <LoopFillZerobss>

080047a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80047a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80047a4:	3204      	adds	r2, #4

080047a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80047a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80047a8:	d3fb      	bcc.n	80047a2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80047aa:	f7ff ffe3 	bl	8004774 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80047ae:	f00a fa3d 	bl	800ec2c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80047b2:	f7fe fcb3 	bl	800311c <main>

080047b6 <LoopForever>:

LoopForever:
    b LoopForever
 80047b6:	e7fe      	b.n	80047b6 <LoopForever>
  ldr   r0, =_estack
 80047b8:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80047bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80047c0:	20000244 	.word	0x20000244
  ldr r2, =_sidata
 80047c4:	08013cc8 	.word	0x08013cc8
  ldr r2, =_sbss
 80047c8:	20000244 	.word	0x20000244
  ldr r4, =_ebss
 80047cc:	20002174 	.word	0x20002174

080047d0 <DMA1_Channel1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80047d0:	e7fe      	b.n	80047d0 <DMA1_Channel1_IRQHandler>
	...

080047d4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80047d8:	4b07      	ldr	r3, [pc, #28]	; (80047f8 <HAL_Init+0x24>)
 80047da:	681a      	ldr	r2, [r3, #0]
 80047dc:	4b06      	ldr	r3, [pc, #24]	; (80047f8 <HAL_Init+0x24>)
 80047de:	2110      	movs	r1, #16
 80047e0:	430a      	orrs	r2, r1
 80047e2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80047e4:	2003      	movs	r0, #3
 80047e6:	f7ff fe57 	bl	8004498 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80047ea:	f7ff fcdd 	bl	80041a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80047ee:	2300      	movs	r3, #0
}
 80047f0:	0018      	movs	r0, r3
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bd80      	pop	{r7, pc}
 80047f6:	46c0      	nop			; (mov r8, r8)
 80047f8:	40022000 	.word	0x40022000

080047fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004800:	4b05      	ldr	r3, [pc, #20]	; (8004818 <HAL_IncTick+0x1c>)
 8004802:	781b      	ldrb	r3, [r3, #0]
 8004804:	001a      	movs	r2, r3
 8004806:	4b05      	ldr	r3, [pc, #20]	; (800481c <HAL_IncTick+0x20>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	18d2      	adds	r2, r2, r3
 800480c:	4b03      	ldr	r3, [pc, #12]	; (800481c <HAL_IncTick+0x20>)
 800480e:	601a      	str	r2, [r3, #0]
}
 8004810:	46c0      	nop			; (mov r8, r8)
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}
 8004816:	46c0      	nop			; (mov r8, r8)
 8004818:	2000006c 	.word	0x2000006c
 800481c:	2000055c 	.word	0x2000055c

08004820 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	af00      	add	r7, sp, #0
  return uwTick;
 8004824:	4b02      	ldr	r3, [pc, #8]	; (8004830 <HAL_GetTick+0x10>)
 8004826:	681b      	ldr	r3, [r3, #0]
}
 8004828:	0018      	movs	r0, r3
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}
 800482e:	46c0      	nop			; (mov r8, r8)
 8004830:	2000055c 	.word	0x2000055c

08004834 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b084      	sub	sp, #16
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800483c:	230f      	movs	r3, #15
 800483e:	18fb      	adds	r3, r7, r3
 8004840:	2200      	movs	r2, #0
 8004842:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8004844:	2300      	movs	r3, #0
 8004846:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d101      	bne.n	8004852 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e125      	b.n	8004a9e <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004856:	2b00      	cmp	r3, #0
 8004858:	d10a      	bne.n	8004870 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2200      	movs	r2, #0
 800485e:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2234      	movs	r2, #52	; 0x34
 8004864:	2100      	movs	r1, #0
 8004866:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	0018      	movs	r0, r3
 800486c:	f7ff fcc6 	bl	80041fc <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004874:	2210      	movs	r2, #16
 8004876:	4013      	ands	r3, r2
 8004878:	d000      	beq.n	800487c <HAL_ADC_Init+0x48>
 800487a:	e103      	b.n	8004a84 <HAL_ADC_Init+0x250>
 800487c:	230f      	movs	r3, #15
 800487e:	18fb      	adds	r3, r7, r3
 8004880:	781b      	ldrb	r3, [r3, #0]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d000      	beq.n	8004888 <HAL_ADC_Init+0x54>
 8004886:	e0fd      	b.n	8004a84 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	2204      	movs	r2, #4
 8004890:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8004892:	d000      	beq.n	8004896 <HAL_ADC_Init+0x62>
 8004894:	e0f6      	b.n	8004a84 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800489a:	4a83      	ldr	r2, [pc, #524]	; (8004aa8 <HAL_ADC_Init+0x274>)
 800489c:	4013      	ands	r3, r2
 800489e:	2202      	movs	r2, #2
 80048a0:	431a      	orrs	r2, r3
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	2203      	movs	r2, #3
 80048ae:	4013      	ands	r3, r2
 80048b0:	2b01      	cmp	r3, #1
 80048b2:	d112      	bne.n	80048da <HAL_ADC_Init+0xa6>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	2201      	movs	r2, #1
 80048bc:	4013      	ands	r3, r2
 80048be:	2b01      	cmp	r3, #1
 80048c0:	d009      	beq.n	80048d6 <HAL_ADC_Init+0xa2>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	68da      	ldr	r2, [r3, #12]
 80048c8:	2380      	movs	r3, #128	; 0x80
 80048ca:	021b      	lsls	r3, r3, #8
 80048cc:	401a      	ands	r2, r3
 80048ce:	2380      	movs	r3, #128	; 0x80
 80048d0:	021b      	lsls	r3, r3, #8
 80048d2:	429a      	cmp	r2, r3
 80048d4:	d101      	bne.n	80048da <HAL_ADC_Init+0xa6>
 80048d6:	2301      	movs	r3, #1
 80048d8:	e000      	b.n	80048dc <HAL_ADC_Init+0xa8>
 80048da:	2300      	movs	r3, #0
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d116      	bne.n	800490e <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	68db      	ldr	r3, [r3, #12]
 80048e6:	2218      	movs	r2, #24
 80048e8:	4393      	bics	r3, r2
 80048ea:	0019      	movs	r1, r3
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	689a      	ldr	r2, [r3, #8]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	430a      	orrs	r2, r1
 80048f6:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	691b      	ldr	r3, [r3, #16]
 80048fe:	009b      	lsls	r3, r3, #2
 8004900:	0899      	lsrs	r1, r3, #2
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	685a      	ldr	r2, [r3, #4]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	430a      	orrs	r2, r1
 800490c:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	68da      	ldr	r2, [r3, #12]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4964      	ldr	r1, [pc, #400]	; (8004aac <HAL_ADC_Init+0x278>)
 800491a:	400a      	ands	r2, r1
 800491c:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	7e1b      	ldrb	r3, [r3, #24]
 8004922:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	7e5b      	ldrb	r3, [r3, #25]
 8004928:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800492a:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	7e9b      	ldrb	r3, [r3, #26]
 8004930:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8004932:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004938:	2b01      	cmp	r3, #1
 800493a:	d002      	beq.n	8004942 <HAL_ADC_Init+0x10e>
 800493c:	2380      	movs	r3, #128	; 0x80
 800493e:	015b      	lsls	r3, r3, #5
 8004940:	e000      	b.n	8004944 <HAL_ADC_Init+0x110>
 8004942:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8004944:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 800494a:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	691b      	ldr	r3, [r3, #16]
 8004950:	2b02      	cmp	r3, #2
 8004952:	d101      	bne.n	8004958 <HAL_ADC_Init+0x124>
 8004954:	2304      	movs	r3, #4
 8004956:	e000      	b.n	800495a <HAL_ADC_Init+0x126>
 8004958:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 800495a:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2124      	movs	r1, #36	; 0x24
 8004960:	5c5b      	ldrb	r3, [r3, r1]
 8004962:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8004964:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004966:	68ba      	ldr	r2, [r7, #8]
 8004968:	4313      	orrs	r3, r2
 800496a:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	7edb      	ldrb	r3, [r3, #27]
 8004970:	2b01      	cmp	r3, #1
 8004972:	d115      	bne.n	80049a0 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	7e9b      	ldrb	r3, [r3, #26]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d105      	bne.n	8004988 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	2280      	movs	r2, #128	; 0x80
 8004980:	0252      	lsls	r2, r2, #9
 8004982:	4313      	orrs	r3, r2
 8004984:	60bb      	str	r3, [r7, #8]
 8004986:	e00b      	b.n	80049a0 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800498c:	2220      	movs	r2, #32
 800498e:	431a      	orrs	r2, r3
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004998:	2201      	movs	r2, #1
 800499a:	431a      	orrs	r2, r3
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	69da      	ldr	r2, [r3, #28]
 80049a4:	23c2      	movs	r3, #194	; 0xc2
 80049a6:	33ff      	adds	r3, #255	; 0xff
 80049a8:	429a      	cmp	r2, r3
 80049aa:	d007      	beq.n	80049bc <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80049b4:	4313      	orrs	r3, r2
 80049b6:	68ba      	ldr	r2, [r7, #8]
 80049b8:	4313      	orrs	r3, r2
 80049ba:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	68d9      	ldr	r1, [r3, #12]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	68ba      	ldr	r2, [r7, #8]
 80049c8:	430a      	orrs	r2, r1
 80049ca:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049d0:	2380      	movs	r3, #128	; 0x80
 80049d2:	055b      	lsls	r3, r3, #21
 80049d4:	429a      	cmp	r2, r3
 80049d6:	d01b      	beq.n	8004a10 <HAL_ADC_Init+0x1dc>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049dc:	2b01      	cmp	r3, #1
 80049de:	d017      	beq.n	8004a10 <HAL_ADC_Init+0x1dc>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049e4:	2b02      	cmp	r3, #2
 80049e6:	d013      	beq.n	8004a10 <HAL_ADC_Init+0x1dc>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ec:	2b03      	cmp	r3, #3
 80049ee:	d00f      	beq.n	8004a10 <HAL_ADC_Init+0x1dc>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049f4:	2b04      	cmp	r3, #4
 80049f6:	d00b      	beq.n	8004a10 <HAL_ADC_Init+0x1dc>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049fc:	2b05      	cmp	r3, #5
 80049fe:	d007      	beq.n	8004a10 <HAL_ADC_Init+0x1dc>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a04:	2b06      	cmp	r3, #6
 8004a06:	d003      	beq.n	8004a10 <HAL_ADC_Init+0x1dc>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a0c:	2b07      	cmp	r3, #7
 8004a0e:	d112      	bne.n	8004a36 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	695a      	ldr	r2, [r3, #20]
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	2107      	movs	r1, #7
 8004a1c:	438a      	bics	r2, r1
 8004a1e:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	6959      	ldr	r1, [r3, #20]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a2a:	2207      	movs	r2, #7
 8004a2c:	401a      	ands	r2, r3
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	430a      	orrs	r2, r1
 8004a34:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	68db      	ldr	r3, [r3, #12]
 8004a3c:	4a1c      	ldr	r2, [pc, #112]	; (8004ab0 <HAL_ADC_Init+0x27c>)
 8004a3e:	4013      	ands	r3, r2
 8004a40:	68ba      	ldr	r2, [r7, #8]
 8004a42:	429a      	cmp	r2, r3
 8004a44:	d10b      	bne.n	8004a5e <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a50:	2203      	movs	r2, #3
 8004a52:	4393      	bics	r3, r2
 8004a54:	2201      	movs	r2, #1
 8004a56:	431a      	orrs	r2, r3
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8004a5c:	e01c      	b.n	8004a98 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a62:	2212      	movs	r2, #18
 8004a64:	4393      	bics	r3, r2
 8004a66:	2210      	movs	r2, #16
 8004a68:	431a      	orrs	r2, r3
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a72:	2201      	movs	r2, #1
 8004a74:	431a      	orrs	r2, r3
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8004a7a:	230f      	movs	r3, #15
 8004a7c:	18fb      	adds	r3, r7, r3
 8004a7e:	2201      	movs	r2, #1
 8004a80:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8004a82:	e009      	b.n	8004a98 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a88:	2210      	movs	r2, #16
 8004a8a:	431a      	orrs	r2, r3
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8004a90:	230f      	movs	r3, #15
 8004a92:	18fb      	adds	r3, r7, r3
 8004a94:	2201      	movs	r2, #1
 8004a96:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004a98:	230f      	movs	r3, #15
 8004a9a:	18fb      	adds	r3, r7, r3
 8004a9c:	781b      	ldrb	r3, [r3, #0]
}
 8004a9e:	0018      	movs	r0, r3
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	b004      	add	sp, #16
 8004aa4:	bd80      	pop	{r7, pc}
 8004aa6:	46c0      	nop			; (mov r8, r8)
 8004aa8:	fffffefd 	.word	0xfffffefd
 8004aac:	fffe0219 	.word	0xfffe0219
 8004ab0:	833fffe7 	.word	0x833fffe7

08004ab4 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8004ab4:	b590      	push	{r4, r7, lr}
 8004ab6:	b085      	sub	sp, #20
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004abc:	230f      	movs	r3, #15
 8004abe:	18fb      	adds	r3, r7, r3
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	2204      	movs	r2, #4
 8004acc:	4013      	ands	r3, r2
 8004ace:	d156      	bne.n	8004b7e <HAL_ADC_Start_IT+0xca>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2234      	movs	r2, #52	; 0x34
 8004ad4:	5c9b      	ldrb	r3, [r3, r2]
 8004ad6:	2b01      	cmp	r3, #1
 8004ad8:	d101      	bne.n	8004ade <HAL_ADC_Start_IT+0x2a>
 8004ada:	2302      	movs	r3, #2
 8004adc:	e056      	b.n	8004b8c <HAL_ADC_Start_IT+0xd8>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2234      	movs	r2, #52	; 0x34
 8004ae2:	2101      	movs	r1, #1
 8004ae4:	5499      	strb	r1, [r3, r2]
     
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	7e5b      	ldrb	r3, [r3, #25]
 8004aea:	2b01      	cmp	r3, #1
 8004aec:	d007      	beq.n	8004afe <HAL_ADC_Start_IT+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8004aee:	230f      	movs	r3, #15
 8004af0:	18fc      	adds	r4, r7, r3
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	0018      	movs	r0, r3
 8004af6:	f000 fa63 	bl	8004fc0 <ADC_Enable>
 8004afa:	0003      	movs	r3, r0
 8004afc:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004afe:	230f      	movs	r3, #15
 8004b00:	18fb      	adds	r3, r7, r3
 8004b02:	781b      	ldrb	r3, [r3, #0]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d13e      	bne.n	8004b86 <HAL_ADC_Start_IT+0xd2>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b0c:	4a21      	ldr	r2, [pc, #132]	; (8004b94 <HAL_ADC_Start_IT+0xe0>)
 8004b0e:	4013      	ands	r3, r2
 8004b10:	2280      	movs	r2, #128	; 0x80
 8004b12:	0052      	lsls	r2, r2, #1
 8004b14:	431a      	orrs	r2, r3
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2234      	movs	r2, #52	; 0x34
 8004b24:	2100      	movs	r1, #0
 8004b26:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	221c      	movs	r2, #28
 8004b2e:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC end of conversion interrupt */
      /* Enable ADC overrun interrupt */  
      switch(hadc->Init.EOCSelection)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	695b      	ldr	r3, [r3, #20]
 8004b34:	2b08      	cmp	r3, #8
 8004b36:	d110      	bne.n	8004b5a <HAL_ADC_Start_IT+0xa6>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	685a      	ldr	r2, [r3, #4]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	2104      	movs	r1, #4
 8004b44:	438a      	bics	r2, r1
 8004b46:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOS | ADC_IT_OVR));
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	685a      	ldr	r2, [r3, #4]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	2118      	movs	r1, #24
 8004b54:	430a      	orrs	r2, r1
 8004b56:	605a      	str	r2, [r3, #4]
          break;
 8004b58:	e008      	b.n	8004b6c <HAL_ADC_Start_IT+0xb8>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	685a      	ldr	r2, [r3, #4]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	211c      	movs	r1, #28
 8004b66:	430a      	orrs	r2, r1
 8004b68:	605a      	str	r2, [r3, #4]
          break;
 8004b6a:	46c0      	nop			; (mov r8, r8)
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	689a      	ldr	r2, [r3, #8]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	2104      	movs	r1, #4
 8004b78:	430a      	orrs	r2, r1
 8004b7a:	609a      	str	r2, [r3, #8]
 8004b7c:	e003      	b.n	8004b86 <HAL_ADC_Start_IT+0xd2>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004b7e:	230f      	movs	r3, #15
 8004b80:	18fb      	adds	r3, r7, r3
 8004b82:	2202      	movs	r2, #2
 8004b84:	701a      	strb	r2, [r3, #0]
  }    
    
  /* Return function status */
  return tmp_hal_status;
 8004b86:	230f      	movs	r3, #15
 8004b88:	18fb      	adds	r3, r7, r3
 8004b8a:	781b      	ldrb	r3, [r3, #0]
}
 8004b8c:	0018      	movs	r0, r3
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	b005      	add	sp, #20
 8004b92:	bd90      	pop	{r4, r7, pc}
 8004b94:	fffff0fe 	.word	0xfffff0fe

08004b98 <HAL_ADC_Stop_IT>:
  *         end-of-conversion, disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 8004b98:	b5b0      	push	{r4, r5, r7, lr}
 8004b9a:	b084      	sub	sp, #16
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ba0:	230f      	movs	r3, #15
 8004ba2:	18fb      	adds	r3, r7, r3
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2234      	movs	r2, #52	; 0x34
 8004bac:	5c9b      	ldrb	r3, [r3, r2]
 8004bae:	2b01      	cmp	r3, #1
 8004bb0:	d101      	bne.n	8004bb6 <HAL_ADC_Stop_IT+0x1e>
 8004bb2:	2302      	movs	r3, #2
 8004bb4:	e033      	b.n	8004c1e <HAL_ADC_Stop_IT+0x86>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2234      	movs	r2, #52	; 0x34
 8004bba:	2101      	movs	r1, #1
 8004bbc:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8004bbe:	250f      	movs	r5, #15
 8004bc0:	197c      	adds	r4, r7, r5
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	0018      	movs	r0, r3
 8004bc6:	f000 faf0 	bl	80051aa <ADC_ConversionStop>
 8004bca:	0003      	movs	r3, r0
 8004bcc:	7023      	strb	r3, [r4, #0]
   
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8004bce:	0028      	movs	r0, r5
 8004bd0:	183b      	adds	r3, r7, r0
 8004bd2:	781b      	ldrb	r3, [r3, #0]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d11b      	bne.n	8004c10 <HAL_ADC_Stop_IT+0x78>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	685a      	ldr	r2, [r3, #4]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	211c      	movs	r1, #28
 8004be4:	438a      	bics	r2, r1
 8004be6:	605a      	str	r2, [r3, #4]
    
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8004be8:	0005      	movs	r5, r0
 8004bea:	183c      	adds	r4, r7, r0
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	0018      	movs	r0, r3
 8004bf0:	f000 fa6a 	bl	80050c8 <ADC_Disable>
 8004bf4:	0003      	movs	r3, r0
 8004bf6:	7023      	strb	r3, [r4, #0]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004bf8:	197b      	adds	r3, r7, r5
 8004bfa:	781b      	ldrb	r3, [r3, #0]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d107      	bne.n	8004c10 <HAL_ADC_Stop_IT+0x78>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c04:	4a08      	ldr	r2, [pc, #32]	; (8004c28 <HAL_ADC_Stop_IT+0x90>)
 8004c06:	4013      	ands	r3, r2
 8004c08:	2201      	movs	r2, #1
 8004c0a:	431a      	orrs	r2, r3
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2234      	movs	r2, #52	; 0x34
 8004c14:	2100      	movs	r1, #0
 8004c16:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8004c18:	230f      	movs	r3, #15
 8004c1a:	18fb      	adds	r3, r7, r3
 8004c1c:	781b      	ldrb	r3, [r3, #0]
}
 8004c1e:	0018      	movs	r0, r3
 8004c20:	46bd      	mov	sp, r7
 8004c22:	b004      	add	sp, #16
 8004c24:	bdb0      	pop	{r4, r5, r7, pc}
 8004c26:	46c0      	nop			; (mov r8, r8)
 8004c28:	fffffefe 	.word	0xfffffefe

08004c2c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b082      	sub	sp, #8
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8004c3a:	0018      	movs	r0, r3
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	b002      	add	sp, #8
 8004c40:	bd80      	pop	{r7, pc}
	...

08004c44 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b082      	sub	sp, #8
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	2204      	movs	r2, #4
 8004c54:	4013      	ands	r3, r2
 8004c56:	2b04      	cmp	r3, #4
 8004c58:	d106      	bne.n	8004c68 <HAL_ADC_IRQHandler+0x24>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	2204      	movs	r2, #4
 8004c62:	4013      	ands	r3, r2
 8004c64:	2b04      	cmp	r3, #4
 8004c66:	d00d      	beq.n	8004c84 <HAL_ADC_IRQHandler+0x40>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	2208      	movs	r2, #8
 8004c70:	4013      	ands	r3, r2
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8004c72:	2b08      	cmp	r3, #8
 8004c74:	d14f      	bne.n	8004d16 <HAL_ADC_IRQHandler+0xd2>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	2208      	movs	r2, #8
 8004c7e:	4013      	ands	r3, r2
 8004c80:	2b08      	cmp	r3, #8
 8004c82:	d148      	bne.n	8004d16 <HAL_ADC_IRQHandler+0xd2>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c88:	2210      	movs	r2, #16
 8004c8a:	4013      	ands	r3, r2
 8004c8c:	d106      	bne.n	8004c9c <HAL_ADC_IRQHandler+0x58>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c92:	2280      	movs	r2, #128	; 0x80
 8004c94:	0092      	lsls	r2, r2, #2
 8004c96:	431a      	orrs	r2, r3
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	639a      	str	r2, [r3, #56]	; 0x38
    }
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	68da      	ldr	r2, [r3, #12]
 8004ca2:	23c0      	movs	r3, #192	; 0xc0
 8004ca4:	011b      	lsls	r3, r3, #4
 8004ca6:	4013      	ands	r3, r2
 8004ca8:	d12d      	bne.n	8004d06 <HAL_ADC_IRQHandler+0xc2>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d129      	bne.n	8004d06 <HAL_ADC_IRQHandler+0xc2>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	2208      	movs	r2, #8
 8004cba:	4013      	ands	r3, r2
 8004cbc:	2b08      	cmp	r3, #8
 8004cbe:	d122      	bne.n	8004d06 <HAL_ADC_IRQHandler+0xc2>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	2204      	movs	r2, #4
 8004cc8:	4013      	ands	r3, r2
 8004cca:	d110      	bne.n	8004cee <HAL_ADC_IRQHandler+0xaa>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	685a      	ldr	r2, [r3, #4]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	210c      	movs	r1, #12
 8004cd8:	438a      	bics	r2, r1
 8004cda:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ce0:	4a33      	ldr	r2, [pc, #204]	; (8004db0 <HAL_ADC_IRQHandler+0x16c>)
 8004ce2:	4013      	ands	r3, r2
 8004ce4:	2201      	movs	r2, #1
 8004ce6:	431a      	orrs	r2, r3
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	639a      	str	r2, [r3, #56]	; 0x38
 8004cec:	e00b      	b.n	8004d06 <HAL_ADC_IRQHandler+0xc2>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cf2:	2220      	movs	r2, #32
 8004cf4:	431a      	orrs	r2, r3
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cfe:	2201      	movs	r2, #1
 8004d00:	431a      	orrs	r2, r3
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	63da      	str	r2, [r3, #60]	; 0x3c
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	0018      	movs	r0, r3
 8004d0a:	f7fe fd17 	bl	800373c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	220c      	movs	r2, #12
 8004d14:	601a      	str	r2, [r3, #0]
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	2280      	movs	r2, #128	; 0x80
 8004d1e:	4013      	ands	r3, r2
 8004d20:	2b80      	cmp	r3, #128	; 0x80
 8004d22:	d115      	bne.n	8004d50 <HAL_ADC_IRQHandler+0x10c>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	2280      	movs	r2, #128	; 0x80
 8004d2c:	4013      	ands	r3, r2
 8004d2e:	2b80      	cmp	r3, #128	; 0x80
 8004d30:	d10e      	bne.n	8004d50 <HAL_ADC_IRQHandler+0x10c>
  {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d36:	2280      	movs	r2, #128	; 0x80
 8004d38:	0252      	lsls	r2, r2, #9
 8004d3a:	431a      	orrs	r2, r3
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	639a      	str	r2, [r3, #56]	; 0x38

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	0018      	movs	r0, r3
 8004d44:	f000 f836 	bl	8004db4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear ADC Analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	2280      	movs	r2, #128	; 0x80
 8004d4e:	601a      	str	r2, [r3, #0]
   
  }
  
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	2210      	movs	r2, #16
 8004d58:	4013      	ands	r3, r2
 8004d5a:	2b10      	cmp	r3, #16
 8004d5c:	d123      	bne.n	8004da6 <HAL_ADC_IRQHandler+0x162>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	2210      	movs	r2, #16
 8004d66:	4013      	ands	r3, r2
 8004d68:	2b10      	cmp	r3, #16
 8004d6a:	d11c      	bne.n	8004da6 <HAL_ADC_IRQHandler+0x162>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d70:	2b01      	cmp	r3, #1
 8004d72:	d006      	beq.n	8004d82 <HAL_ADC_IRQHandler+0x13e>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	68db      	ldr	r3, [r3, #12]
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	4013      	ands	r3, r2
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d10d      	bne.n	8004d9e <HAL_ADC_IRQHandler+0x15a>
    {
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d86:	2202      	movs	r2, #2
 8004d88:	431a      	orrs	r2, r3
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	2210      	movs	r2, #16
 8004d94:	601a      	str	r2, [r3, #0]
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	0018      	movs	r0, r3
 8004d9a:	f000 f813 	bl	8004dc4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	2210      	movs	r2, #16
 8004da4:	601a      	str	r2, [r3, #0]
  }

}
 8004da6:	46c0      	nop			; (mov r8, r8)
 8004da8:	46bd      	mov	sp, r7
 8004daa:	b002      	add	sp, #8
 8004dac:	bd80      	pop	{r7, pc}
 8004dae:	46c0      	nop			; (mov r8, r8)
 8004db0:	fffffefe 	.word	0xfffffefe

08004db4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b082      	sub	sp, #8
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8004dbc:	46c0      	nop			; (mov r8, r8)
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	b002      	add	sp, #8
 8004dc2:	bd80      	pop	{r7, pc}

08004dc4 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b082      	sub	sp, #8
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004dcc:	46c0      	nop			; (mov r8, r8)
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	b002      	add	sp, #8
 8004dd2:	bd80      	pop	{r7, pc}

08004dd4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b084      	sub	sp, #16
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
 8004ddc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004dde:	230f      	movs	r3, #15
 8004de0:	18fb      	adds	r3, r7, r3
 8004de2:	2200      	movs	r2, #0
 8004de4:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8004de6:	2300      	movs	r3, #0
 8004de8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dee:	2380      	movs	r3, #128	; 0x80
 8004df0:	055b      	lsls	r3, r3, #21
 8004df2:	429a      	cmp	r2, r3
 8004df4:	d011      	beq.n	8004e1a <HAL_ADC_ConfigChannel+0x46>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dfa:	2b01      	cmp	r3, #1
 8004dfc:	d00d      	beq.n	8004e1a <HAL_ADC_ConfigChannel+0x46>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e02:	2b02      	cmp	r3, #2
 8004e04:	d009      	beq.n	8004e1a <HAL_ADC_ConfigChannel+0x46>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e0a:	2b03      	cmp	r3, #3
 8004e0c:	d005      	beq.n	8004e1a <HAL_ADC_ConfigChannel+0x46>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e12:	2b04      	cmp	r3, #4
 8004e14:	d001      	beq.n	8004e1a <HAL_ADC_ConfigChannel+0x46>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2234      	movs	r2, #52	; 0x34
 8004e1e:	5c9b      	ldrb	r3, [r3, r2]
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d101      	bne.n	8004e28 <HAL_ADC_ConfigChannel+0x54>
 8004e24:	2302      	movs	r3, #2
 8004e26:	e0bb      	b.n	8004fa0 <HAL_ADC_ConfigChannel+0x1cc>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2234      	movs	r2, #52	; 0x34
 8004e2c:	2101      	movs	r1, #1
 8004e2e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	689b      	ldr	r3, [r3, #8]
 8004e36:	2204      	movs	r2, #4
 8004e38:	4013      	ands	r3, r2
 8004e3a:	d000      	beq.n	8004e3e <HAL_ADC_ConfigChannel+0x6a>
 8004e3c:	e09f      	b.n	8004f7e <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	4a59      	ldr	r2, [pc, #356]	; (8004fa8 <HAL_ADC_ConfigChannel+0x1d4>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d100      	bne.n	8004e4a <HAL_ADC_ConfigChannel+0x76>
 8004e48:	e077      	b.n	8004f3a <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	2201      	movs	r2, #1
 8004e56:	409a      	lsls	r2, r3
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	430a      	orrs	r2, r1
 8004e5e:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e64:	2380      	movs	r3, #128	; 0x80
 8004e66:	055b      	lsls	r3, r3, #21
 8004e68:	429a      	cmp	r2, r3
 8004e6a:	d037      	beq.n	8004edc <HAL_ADC_ConfigChannel+0x108>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e70:	2b01      	cmp	r3, #1
 8004e72:	d033      	beq.n	8004edc <HAL_ADC_ConfigChannel+0x108>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e78:	2b02      	cmp	r3, #2
 8004e7a:	d02f      	beq.n	8004edc <HAL_ADC_ConfigChannel+0x108>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e80:	2b03      	cmp	r3, #3
 8004e82:	d02b      	beq.n	8004edc <HAL_ADC_ConfigChannel+0x108>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e88:	2b04      	cmp	r3, #4
 8004e8a:	d027      	beq.n	8004edc <HAL_ADC_ConfigChannel+0x108>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e90:	2b05      	cmp	r3, #5
 8004e92:	d023      	beq.n	8004edc <HAL_ADC_ConfigChannel+0x108>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e98:	2b06      	cmp	r3, #6
 8004e9a:	d01f      	beq.n	8004edc <HAL_ADC_ConfigChannel+0x108>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ea0:	2b07      	cmp	r3, #7
 8004ea2:	d01b      	beq.n	8004edc <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	689a      	ldr	r2, [r3, #8]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	695b      	ldr	r3, [r3, #20]
 8004eae:	2107      	movs	r1, #7
 8004eb0:	400b      	ands	r3, r1
 8004eb2:	429a      	cmp	r2, r3
 8004eb4:	d012      	beq.n	8004edc <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	695a      	ldr	r2, [r3, #20]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	2107      	movs	r1, #7
 8004ec2:	438a      	bics	r2, r1
 8004ec4:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	6959      	ldr	r1, [r3, #20]
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	2207      	movs	r2, #7
 8004ed2:	401a      	ands	r2, r3
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	430a      	orrs	r2, r1
 8004eda:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	2b10      	cmp	r3, #16
 8004ee2:	d003      	beq.n	8004eec <HAL_ADC_ConfigChannel+0x118>
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	2b11      	cmp	r3, #17
 8004eea:	d152      	bne.n	8004f92 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8004eec:	4b2f      	ldr	r3, [pc, #188]	; (8004fac <HAL_ADC_ConfigChannel+0x1d8>)
 8004eee:	6819      	ldr	r1, [r3, #0]
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	2b10      	cmp	r3, #16
 8004ef6:	d102      	bne.n	8004efe <HAL_ADC_ConfigChannel+0x12a>
 8004ef8:	2380      	movs	r3, #128	; 0x80
 8004efa:	041b      	lsls	r3, r3, #16
 8004efc:	e001      	b.n	8004f02 <HAL_ADC_ConfigChannel+0x12e>
 8004efe:	2380      	movs	r3, #128	; 0x80
 8004f00:	03db      	lsls	r3, r3, #15
 8004f02:	4a2a      	ldr	r2, [pc, #168]	; (8004fac <HAL_ADC_ConfigChannel+0x1d8>)
 8004f04:	430b      	orrs	r3, r1
 8004f06:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	2b10      	cmp	r3, #16
 8004f0e:	d140      	bne.n	8004f92 <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004f10:	4b27      	ldr	r3, [pc, #156]	; (8004fb0 <HAL_ADC_ConfigChannel+0x1dc>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4927      	ldr	r1, [pc, #156]	; (8004fb4 <HAL_ADC_ConfigChannel+0x1e0>)
 8004f16:	0018      	movs	r0, r3
 8004f18:	f7fb f912 	bl	8000140 <__udivsi3>
 8004f1c:	0003      	movs	r3, r0
 8004f1e:	001a      	movs	r2, r3
 8004f20:	0013      	movs	r3, r2
 8004f22:	009b      	lsls	r3, r3, #2
 8004f24:	189b      	adds	r3, r3, r2
 8004f26:	005b      	lsls	r3, r3, #1
 8004f28:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004f2a:	e002      	b.n	8004f32 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	3b01      	subs	r3, #1
 8004f30:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004f32:	68bb      	ldr	r3, [r7, #8]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d1f9      	bne.n	8004f2c <HAL_ADC_ConfigChannel+0x158>
 8004f38:	e02b      	b.n	8004f92 <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	2101      	movs	r1, #1
 8004f46:	4099      	lsls	r1, r3
 8004f48:	000b      	movs	r3, r1
 8004f4a:	43d9      	mvns	r1, r3
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	400a      	ands	r2, r1
 8004f52:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	2b10      	cmp	r3, #16
 8004f5a:	d003      	beq.n	8004f64 <HAL_ADC_ConfigChannel+0x190>
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	2b11      	cmp	r3, #17
 8004f62:	d116      	bne.n	8004f92 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8004f64:	4b11      	ldr	r3, [pc, #68]	; (8004fac <HAL_ADC_ConfigChannel+0x1d8>)
 8004f66:	6819      	ldr	r1, [r3, #0]
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	2b10      	cmp	r3, #16
 8004f6e:	d101      	bne.n	8004f74 <HAL_ADC_ConfigChannel+0x1a0>
 8004f70:	4a11      	ldr	r2, [pc, #68]	; (8004fb8 <HAL_ADC_ConfigChannel+0x1e4>)
 8004f72:	e000      	b.n	8004f76 <HAL_ADC_ConfigChannel+0x1a2>
 8004f74:	4a11      	ldr	r2, [pc, #68]	; (8004fbc <HAL_ADC_ConfigChannel+0x1e8>)
 8004f76:	4b0d      	ldr	r3, [pc, #52]	; (8004fac <HAL_ADC_ConfigChannel+0x1d8>)
 8004f78:	400a      	ands	r2, r1
 8004f7a:	601a      	str	r2, [r3, #0]
 8004f7c:	e009      	b.n	8004f92 <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f82:	2220      	movs	r2, #32
 8004f84:	431a      	orrs	r2, r3
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8004f8a:	230f      	movs	r3, #15
 8004f8c:	18fb      	adds	r3, r7, r3
 8004f8e:	2201      	movs	r2, #1
 8004f90:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2234      	movs	r2, #52	; 0x34
 8004f96:	2100      	movs	r1, #0
 8004f98:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8004f9a:	230f      	movs	r3, #15
 8004f9c:	18fb      	adds	r3, r7, r3
 8004f9e:	781b      	ldrb	r3, [r3, #0]
}
 8004fa0:	0018      	movs	r0, r3
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	b004      	add	sp, #16
 8004fa6:	bd80      	pop	{r7, pc}
 8004fa8:	00001001 	.word	0x00001001
 8004fac:	40012708 	.word	0x40012708
 8004fb0:	20000064 	.word	0x20000064
 8004fb4:	000f4240 	.word	0x000f4240
 8004fb8:	ff7fffff 	.word	0xff7fffff
 8004fbc:	ffbfffff 	.word	0xffbfffff

08004fc0 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b084      	sub	sp, #16
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004fc8:	2300      	movs	r3, #0
 8004fca:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	2203      	movs	r2, #3
 8004fd8:	4013      	ands	r3, r2
 8004fda:	2b01      	cmp	r3, #1
 8004fdc:	d112      	bne.n	8005004 <ADC_Enable+0x44>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	4013      	ands	r3, r2
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	d009      	beq.n	8005000 <ADC_Enable+0x40>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	68da      	ldr	r2, [r3, #12]
 8004ff2:	2380      	movs	r3, #128	; 0x80
 8004ff4:	021b      	lsls	r3, r3, #8
 8004ff6:	401a      	ands	r2, r3
 8004ff8:	2380      	movs	r3, #128	; 0x80
 8004ffa:	021b      	lsls	r3, r3, #8
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d101      	bne.n	8005004 <ADC_Enable+0x44>
 8005000:	2301      	movs	r3, #1
 8005002:	e000      	b.n	8005006 <ADC_Enable+0x46>
 8005004:	2300      	movs	r3, #0
 8005006:	2b00      	cmp	r3, #0
 8005008:	d152      	bne.n	80050b0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	4a2a      	ldr	r2, [pc, #168]	; (80050bc <ADC_Enable+0xfc>)
 8005012:	4013      	ands	r3, r2
 8005014:	d00d      	beq.n	8005032 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800501a:	2210      	movs	r2, #16
 800501c:	431a      	orrs	r2, r3
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005026:	2201      	movs	r2, #1
 8005028:	431a      	orrs	r2, r3
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	e03f      	b.n	80050b2 <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	689a      	ldr	r2, [r3, #8]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	2101      	movs	r1, #1
 800503e:	430a      	orrs	r2, r1
 8005040:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005042:	4b1f      	ldr	r3, [pc, #124]	; (80050c0 <ADC_Enable+0x100>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	491f      	ldr	r1, [pc, #124]	; (80050c4 <ADC_Enable+0x104>)
 8005048:	0018      	movs	r0, r3
 800504a:	f7fb f879 	bl	8000140 <__udivsi3>
 800504e:	0003      	movs	r3, r0
 8005050:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8005052:	e002      	b.n	800505a <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	3b01      	subs	r3, #1
 8005058:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d1f9      	bne.n	8005054 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8005060:	f7ff fbde 	bl	8004820 <HAL_GetTick>
 8005064:	0003      	movs	r3, r0
 8005066:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005068:	e01b      	b.n	80050a2 <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800506a:	f7ff fbd9 	bl	8004820 <HAL_GetTick>
 800506e:	0002      	movs	r2, r0
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	1ad3      	subs	r3, r2, r3
 8005074:	2b02      	cmp	r3, #2
 8005076:	d914      	bls.n	80050a2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	2201      	movs	r2, #1
 8005080:	4013      	ands	r3, r2
 8005082:	2b01      	cmp	r3, #1
 8005084:	d00d      	beq.n	80050a2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800508a:	2210      	movs	r2, #16
 800508c:	431a      	orrs	r2, r3
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005096:	2201      	movs	r2, #1
 8005098:	431a      	orrs	r2, r3
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	e007      	b.n	80050b2 <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	2201      	movs	r2, #1
 80050aa:	4013      	ands	r3, r2
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	d1dc      	bne.n	800506a <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80050b0:	2300      	movs	r3, #0
}
 80050b2:	0018      	movs	r0, r3
 80050b4:	46bd      	mov	sp, r7
 80050b6:	b004      	add	sp, #16
 80050b8:	bd80      	pop	{r7, pc}
 80050ba:	46c0      	nop			; (mov r8, r8)
 80050bc:	80000017 	.word	0x80000017
 80050c0:	20000064 	.word	0x20000064
 80050c4:	000f4240 	.word	0x000f4240

080050c8 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b084      	sub	sp, #16
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80050d0:	2300      	movs	r3, #0
 80050d2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	689b      	ldr	r3, [r3, #8]
 80050da:	2203      	movs	r2, #3
 80050dc:	4013      	ands	r3, r2
 80050de:	2b01      	cmp	r3, #1
 80050e0:	d112      	bne.n	8005108 <ADC_Disable+0x40>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	2201      	movs	r2, #1
 80050ea:	4013      	ands	r3, r2
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	d009      	beq.n	8005104 <ADC_Disable+0x3c>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	68da      	ldr	r2, [r3, #12]
 80050f6:	2380      	movs	r3, #128	; 0x80
 80050f8:	021b      	lsls	r3, r3, #8
 80050fa:	401a      	ands	r2, r3
 80050fc:	2380      	movs	r3, #128	; 0x80
 80050fe:	021b      	lsls	r3, r3, #8
 8005100:	429a      	cmp	r2, r3
 8005102:	d101      	bne.n	8005108 <ADC_Disable+0x40>
 8005104:	2301      	movs	r3, #1
 8005106:	e000      	b.n	800510a <ADC_Disable+0x42>
 8005108:	2300      	movs	r3, #0
 800510a:	2b00      	cmp	r3, #0
 800510c:	d048      	beq.n	80051a0 <ADC_Disable+0xd8>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	2205      	movs	r2, #5
 8005116:	4013      	ands	r3, r2
 8005118:	2b01      	cmp	r3, #1
 800511a:	d110      	bne.n	800513e <ADC_Disable+0x76>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	689a      	ldr	r2, [r3, #8]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	2102      	movs	r1, #2
 8005128:	430a      	orrs	r2, r1
 800512a:	609a      	str	r2, [r3, #8]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	2203      	movs	r2, #3
 8005132:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005134:	f7ff fb74 	bl	8004820 <HAL_GetTick>
 8005138:	0003      	movs	r3, r0
 800513a:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800513c:	e029      	b.n	8005192 <ADC_Disable+0xca>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005142:	2210      	movs	r2, #16
 8005144:	431a      	orrs	r2, r3
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	639a      	str	r2, [r3, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800514e:	2201      	movs	r2, #1
 8005150:	431a      	orrs	r2, r3
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	63da      	str	r2, [r3, #60]	; 0x3c
      return HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	e023      	b.n	80051a2 <ADC_Disable+0xda>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800515a:	f7ff fb61 	bl	8004820 <HAL_GetTick>
 800515e:	0002      	movs	r2, r0
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	1ad3      	subs	r3, r2, r3
 8005164:	2b02      	cmp	r3, #2
 8005166:	d914      	bls.n	8005192 <ADC_Disable+0xca>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	2201      	movs	r2, #1
 8005170:	4013      	ands	r3, r2
 8005172:	2b01      	cmp	r3, #1
 8005174:	d10d      	bne.n	8005192 <ADC_Disable+0xca>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800517a:	2210      	movs	r2, #16
 800517c:	431a      	orrs	r2, r3
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005186:	2201      	movs	r2, #1
 8005188:	431a      	orrs	r2, r3
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800518e:	2301      	movs	r3, #1
 8005190:	e007      	b.n	80051a2 <ADC_Disable+0xda>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	689b      	ldr	r3, [r3, #8]
 8005198:	2201      	movs	r2, #1
 800519a:	4013      	ands	r3, r2
 800519c:	2b01      	cmp	r3, #1
 800519e:	d0dc      	beq.n	800515a <ADC_Disable+0x92>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80051a0:	2300      	movs	r3, #0
}
 80051a2:	0018      	movs	r0, r3
 80051a4:	46bd      	mov	sp, r7
 80051a6:	b004      	add	sp, #16
 80051a8:	bd80      	pop	{r7, pc}

080051aa <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 80051aa:	b580      	push	{r7, lr}
 80051ac:	b084      	sub	sp, #16
 80051ae:	af00      	add	r7, sp, #0
 80051b0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80051b2:	2300      	movs	r3, #0
 80051b4:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	689b      	ldr	r3, [r3, #8]
 80051bc:	2204      	movs	r2, #4
 80051be:	4013      	ands	r3, r2
 80051c0:	d03a      	beq.n	8005238 <ADC_ConversionStop+0x8e>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	2204      	movs	r2, #4
 80051ca:	4013      	ands	r3, r2
 80051cc:	2b04      	cmp	r3, #4
 80051ce:	d10d      	bne.n	80051ec <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	2202      	movs	r2, #2
 80051d8:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80051da:	d107      	bne.n	80051ec <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	689a      	ldr	r2, [r3, #8]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	2110      	movs	r1, #16
 80051e8:	430a      	orrs	r2, r1
 80051ea:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80051ec:	f7ff fb18 	bl	8004820 <HAL_GetTick>
 80051f0:	0003      	movs	r3, r0
 80051f2:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80051f4:	e01a      	b.n	800522c <ADC_ConversionStop+0x82>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80051f6:	f7ff fb13 	bl	8004820 <HAL_GetTick>
 80051fa:	0002      	movs	r2, r0
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	1ad3      	subs	r3, r2, r3
 8005200:	2b02      	cmp	r3, #2
 8005202:	d913      	bls.n	800522c <ADC_ConversionStop+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	689b      	ldr	r3, [r3, #8]
 800520a:	2204      	movs	r2, #4
 800520c:	4013      	ands	r3, r2
 800520e:	d00d      	beq.n	800522c <ADC_ConversionStop+0x82>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005214:	2210      	movs	r2, #16
 8005216:	431a      	orrs	r2, r3
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005220:	2201      	movs	r2, #1
 8005222:	431a      	orrs	r2, r3
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8005228:	2301      	movs	r3, #1
 800522a:	e006      	b.n	800523a <ADC_ConversionStop+0x90>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	2204      	movs	r2, #4
 8005234:	4013      	ands	r3, r2
 8005236:	d1de      	bne.n	80051f6 <ADC_ConversionStop+0x4c>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8005238:	2300      	movs	r3, #0
}
 800523a:	0018      	movs	r0, r3
 800523c:	46bd      	mov	sp, r7
 800523e:	b004      	add	sp, #16
 8005240:	bd80      	pop	{r7, pc}
	...

08005244 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b086      	sub	sp, #24
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800524c:	2317      	movs	r3, #23
 800524e:	18fb      	adds	r3, r7, r3
 8005250:	2200      	movs	r2, #0
 8005252:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 8005254:	2300      	movs	r3, #0
 8005256:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 8005258:	2300      	movs	r3, #0
 800525a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2234      	movs	r2, #52	; 0x34
 8005260:	5c9b      	ldrb	r3, [r3, r2]
 8005262:	2b01      	cmp	r3, #1
 8005264:	d101      	bne.n	800526a <HAL_ADCEx_Calibration_Start+0x26>
 8005266:	2302      	movs	r3, #2
 8005268:	e08d      	b.n	8005386 <HAL_ADCEx_Calibration_Start+0x142>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2234      	movs	r2, #52	; 0x34
 800526e:	2101      	movs	r1, #1
 8005270:	5499      	strb	r1, [r3, r2]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	689b      	ldr	r3, [r3, #8]
 8005278:	2203      	movs	r2, #3
 800527a:	4013      	ands	r3, r2
 800527c:	2b01      	cmp	r3, #1
 800527e:	d112      	bne.n	80052a6 <HAL_ADCEx_Calibration_Start+0x62>
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	2201      	movs	r2, #1
 8005288:	4013      	ands	r3, r2
 800528a:	2b01      	cmp	r3, #1
 800528c:	d009      	beq.n	80052a2 <HAL_ADCEx_Calibration_Start+0x5e>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	68da      	ldr	r2, [r3, #12]
 8005294:	2380      	movs	r3, #128	; 0x80
 8005296:	021b      	lsls	r3, r3, #8
 8005298:	401a      	ands	r2, r3
 800529a:	2380      	movs	r3, #128	; 0x80
 800529c:	021b      	lsls	r3, r3, #8
 800529e:	429a      	cmp	r2, r3
 80052a0:	d101      	bne.n	80052a6 <HAL_ADCEx_Calibration_Start+0x62>
 80052a2:	2301      	movs	r3, #1
 80052a4:	e000      	b.n	80052a8 <HAL_ADCEx_Calibration_Start+0x64>
 80052a6:	2300      	movs	r3, #0
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d15b      	bne.n	8005364 <HAL_ADCEx_Calibration_Start+0x120>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052b0:	4a37      	ldr	r2, [pc, #220]	; (8005390 <HAL_ADCEx_Calibration_Start+0x14c>)
 80052b2:	4013      	ands	r3, r2
 80052b4:	2202      	movs	r2, #2
 80052b6:	431a      	orrs	r2, r3
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	639a      	str	r2, [r3, #56]	; 0x38
    /* Note: Specificity of this STM32 serie: Calibration factor is           */
    /*       available in data register and also transfered by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	68db      	ldr	r3, [r3, #12]
 80052c2:	2203      	movs	r2, #3
 80052c4:	4013      	ands	r3, r2
 80052c6:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	68da      	ldr	r2, [r3, #12]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	2103      	movs	r1, #3
 80052d4:	438a      	bics	r2, r1
 80052d6:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	689a      	ldr	r2, [r3, #8]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	2180      	movs	r1, #128	; 0x80
 80052e4:	0609      	lsls	r1, r1, #24
 80052e6:	430a      	orrs	r2, r1
 80052e8:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 80052ea:	f7ff fa99 	bl	8004820 <HAL_GetTick>
 80052ee:	0003      	movs	r3, r0
 80052f0:	613b      	str	r3, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80052f2:	e01d      	b.n	8005330 <HAL_ADCEx_Calibration_Start+0xec>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80052f4:	f7ff fa94 	bl	8004820 <HAL_GetTick>
 80052f8:	0002      	movs	r2, r0
 80052fa:	693b      	ldr	r3, [r7, #16]
 80052fc:	1ad3      	subs	r3, r2, r3
 80052fe:	2b02      	cmp	r3, #2
 8005300:	d916      	bls.n	8005330 <HAL_ADCEx_Calibration_Start+0xec>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	689b      	ldr	r3, [r3, #8]
 8005308:	0fdb      	lsrs	r3, r3, #31
 800530a:	07da      	lsls	r2, r3, #31
 800530c:	2380      	movs	r3, #128	; 0x80
 800530e:	061b      	lsls	r3, r3, #24
 8005310:	429a      	cmp	r2, r3
 8005312:	d10d      	bne.n	8005330 <HAL_ADCEx_Calibration_Start+0xec>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005318:	2212      	movs	r2, #18
 800531a:	4393      	bics	r3, r2
 800531c:	2210      	movs	r2, #16
 800531e:	431a      	orrs	r2, r3
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	639a      	str	r2, [r3, #56]	; 0x38
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2234      	movs	r2, #52	; 0x34
 8005328:	2100      	movs	r1, #0
 800532a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	e02a      	b.n	8005386 <HAL_ADCEx_Calibration_Start+0x142>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	0fdb      	lsrs	r3, r3, #31
 8005338:	07da      	lsls	r2, r3, #31
 800533a:	2380      	movs	r3, #128	; 0x80
 800533c:	061b      	lsls	r3, r3, #24
 800533e:	429a      	cmp	r2, r3
 8005340:	d0d8      	beq.n	80052f4 <HAL_ADCEx_Calibration_Start+0xb0>
        }
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	68d9      	ldr	r1, [r3, #12]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	68fa      	ldr	r2, [r7, #12]
 800534e:	430a      	orrs	r2, r1
 8005350:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005356:	2203      	movs	r2, #3
 8005358:	4393      	bics	r3, r2
 800535a:	2201      	movs	r2, #1
 800535c:	431a      	orrs	r2, r3
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	639a      	str	r2, [r3, #56]	; 0x38
 8005362:	e009      	b.n	8005378 <HAL_ADCEx_Calibration_Start+0x134>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005368:	2220      	movs	r2, #32
 800536a:	431a      	orrs	r2, r3
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8005370:	2317      	movs	r3, #23
 8005372:	18fb      	adds	r3, r7, r3
 8005374:	2201      	movs	r2, #1
 8005376:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2234      	movs	r2, #52	; 0x34
 800537c:	2100      	movs	r1, #0
 800537e:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8005380:	2317      	movs	r3, #23
 8005382:	18fb      	adds	r3, r7, r3
 8005384:	781b      	ldrb	r3, [r3, #0]
}
 8005386:	0018      	movs	r0, r3
 8005388:	46bd      	mov	sp, r7
 800538a:	b006      	add	sp, #24
 800538c:	bd80      	pop	{r7, pc}
 800538e:	46c0      	nop			; (mov r8, r8)
 8005390:	fffffefd 	.word	0xfffffefd

08005394 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b082      	sub	sp, #8
 8005398:	af00      	add	r7, sp, #0
 800539a:	0002      	movs	r2, r0
 800539c:	1dfb      	adds	r3, r7, #7
 800539e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80053a0:	1dfb      	adds	r3, r7, #7
 80053a2:	781b      	ldrb	r3, [r3, #0]
 80053a4:	2b7f      	cmp	r3, #127	; 0x7f
 80053a6:	d809      	bhi.n	80053bc <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80053a8:	1dfb      	adds	r3, r7, #7
 80053aa:	781b      	ldrb	r3, [r3, #0]
 80053ac:	001a      	movs	r2, r3
 80053ae:	231f      	movs	r3, #31
 80053b0:	401a      	ands	r2, r3
 80053b2:	4b04      	ldr	r3, [pc, #16]	; (80053c4 <__NVIC_EnableIRQ+0x30>)
 80053b4:	2101      	movs	r1, #1
 80053b6:	4091      	lsls	r1, r2
 80053b8:	000a      	movs	r2, r1
 80053ba:	601a      	str	r2, [r3, #0]
  }
}
 80053bc:	46c0      	nop			; (mov r8, r8)
 80053be:	46bd      	mov	sp, r7
 80053c0:	b002      	add	sp, #8
 80053c2:	bd80      	pop	{r7, pc}
 80053c4:	e000e100 	.word	0xe000e100

080053c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80053c8:	b590      	push	{r4, r7, lr}
 80053ca:	b083      	sub	sp, #12
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	0002      	movs	r2, r0
 80053d0:	6039      	str	r1, [r7, #0]
 80053d2:	1dfb      	adds	r3, r7, #7
 80053d4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80053d6:	1dfb      	adds	r3, r7, #7
 80053d8:	781b      	ldrb	r3, [r3, #0]
 80053da:	2b7f      	cmp	r3, #127	; 0x7f
 80053dc:	d828      	bhi.n	8005430 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80053de:	4a2f      	ldr	r2, [pc, #188]	; (800549c <__NVIC_SetPriority+0xd4>)
 80053e0:	1dfb      	adds	r3, r7, #7
 80053e2:	781b      	ldrb	r3, [r3, #0]
 80053e4:	b25b      	sxtb	r3, r3
 80053e6:	089b      	lsrs	r3, r3, #2
 80053e8:	33c0      	adds	r3, #192	; 0xc0
 80053ea:	009b      	lsls	r3, r3, #2
 80053ec:	589b      	ldr	r3, [r3, r2]
 80053ee:	1dfa      	adds	r2, r7, #7
 80053f0:	7812      	ldrb	r2, [r2, #0]
 80053f2:	0011      	movs	r1, r2
 80053f4:	2203      	movs	r2, #3
 80053f6:	400a      	ands	r2, r1
 80053f8:	00d2      	lsls	r2, r2, #3
 80053fa:	21ff      	movs	r1, #255	; 0xff
 80053fc:	4091      	lsls	r1, r2
 80053fe:	000a      	movs	r2, r1
 8005400:	43d2      	mvns	r2, r2
 8005402:	401a      	ands	r2, r3
 8005404:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	019b      	lsls	r3, r3, #6
 800540a:	22ff      	movs	r2, #255	; 0xff
 800540c:	401a      	ands	r2, r3
 800540e:	1dfb      	adds	r3, r7, #7
 8005410:	781b      	ldrb	r3, [r3, #0]
 8005412:	0018      	movs	r0, r3
 8005414:	2303      	movs	r3, #3
 8005416:	4003      	ands	r3, r0
 8005418:	00db      	lsls	r3, r3, #3
 800541a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800541c:	481f      	ldr	r0, [pc, #124]	; (800549c <__NVIC_SetPriority+0xd4>)
 800541e:	1dfb      	adds	r3, r7, #7
 8005420:	781b      	ldrb	r3, [r3, #0]
 8005422:	b25b      	sxtb	r3, r3
 8005424:	089b      	lsrs	r3, r3, #2
 8005426:	430a      	orrs	r2, r1
 8005428:	33c0      	adds	r3, #192	; 0xc0
 800542a:	009b      	lsls	r3, r3, #2
 800542c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800542e:	e031      	b.n	8005494 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005430:	4a1b      	ldr	r2, [pc, #108]	; (80054a0 <__NVIC_SetPriority+0xd8>)
 8005432:	1dfb      	adds	r3, r7, #7
 8005434:	781b      	ldrb	r3, [r3, #0]
 8005436:	0019      	movs	r1, r3
 8005438:	230f      	movs	r3, #15
 800543a:	400b      	ands	r3, r1
 800543c:	3b08      	subs	r3, #8
 800543e:	089b      	lsrs	r3, r3, #2
 8005440:	3306      	adds	r3, #6
 8005442:	009b      	lsls	r3, r3, #2
 8005444:	18d3      	adds	r3, r2, r3
 8005446:	3304      	adds	r3, #4
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	1dfa      	adds	r2, r7, #7
 800544c:	7812      	ldrb	r2, [r2, #0]
 800544e:	0011      	movs	r1, r2
 8005450:	2203      	movs	r2, #3
 8005452:	400a      	ands	r2, r1
 8005454:	00d2      	lsls	r2, r2, #3
 8005456:	21ff      	movs	r1, #255	; 0xff
 8005458:	4091      	lsls	r1, r2
 800545a:	000a      	movs	r2, r1
 800545c:	43d2      	mvns	r2, r2
 800545e:	401a      	ands	r2, r3
 8005460:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	019b      	lsls	r3, r3, #6
 8005466:	22ff      	movs	r2, #255	; 0xff
 8005468:	401a      	ands	r2, r3
 800546a:	1dfb      	adds	r3, r7, #7
 800546c:	781b      	ldrb	r3, [r3, #0]
 800546e:	0018      	movs	r0, r3
 8005470:	2303      	movs	r3, #3
 8005472:	4003      	ands	r3, r0
 8005474:	00db      	lsls	r3, r3, #3
 8005476:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005478:	4809      	ldr	r0, [pc, #36]	; (80054a0 <__NVIC_SetPriority+0xd8>)
 800547a:	1dfb      	adds	r3, r7, #7
 800547c:	781b      	ldrb	r3, [r3, #0]
 800547e:	001c      	movs	r4, r3
 8005480:	230f      	movs	r3, #15
 8005482:	4023      	ands	r3, r4
 8005484:	3b08      	subs	r3, #8
 8005486:	089b      	lsrs	r3, r3, #2
 8005488:	430a      	orrs	r2, r1
 800548a:	3306      	adds	r3, #6
 800548c:	009b      	lsls	r3, r3, #2
 800548e:	18c3      	adds	r3, r0, r3
 8005490:	3304      	adds	r3, #4
 8005492:	601a      	str	r2, [r3, #0]
}
 8005494:	46c0      	nop			; (mov r8, r8)
 8005496:	46bd      	mov	sp, r7
 8005498:	b003      	add	sp, #12
 800549a:	bd90      	pop	{r4, r7, pc}
 800549c:	e000e100 	.word	0xe000e100
 80054a0:	e000ed00 	.word	0xe000ed00

080054a4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b084      	sub	sp, #16
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	60b9      	str	r1, [r7, #8]
 80054ac:	607a      	str	r2, [r7, #4]
 80054ae:	210f      	movs	r1, #15
 80054b0:	187b      	adds	r3, r7, r1
 80054b2:	1c02      	adds	r2, r0, #0
 80054b4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80054b6:	68ba      	ldr	r2, [r7, #8]
 80054b8:	187b      	adds	r3, r7, r1
 80054ba:	781b      	ldrb	r3, [r3, #0]
 80054bc:	b25b      	sxtb	r3, r3
 80054be:	0011      	movs	r1, r2
 80054c0:	0018      	movs	r0, r3
 80054c2:	f7ff ff81 	bl	80053c8 <__NVIC_SetPriority>
}
 80054c6:	46c0      	nop			; (mov r8, r8)
 80054c8:	46bd      	mov	sp, r7
 80054ca:	b004      	add	sp, #16
 80054cc:	bd80      	pop	{r7, pc}

080054ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80054ce:	b580      	push	{r7, lr}
 80054d0:	b082      	sub	sp, #8
 80054d2:	af00      	add	r7, sp, #0
 80054d4:	0002      	movs	r2, r0
 80054d6:	1dfb      	adds	r3, r7, #7
 80054d8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80054da:	1dfb      	adds	r3, r7, #7
 80054dc:	781b      	ldrb	r3, [r3, #0]
 80054de:	b25b      	sxtb	r3, r3
 80054e0:	0018      	movs	r0, r3
 80054e2:	f7ff ff57 	bl	8005394 <__NVIC_EnableIRQ>
}
 80054e6:	46c0      	nop			; (mov r8, r8)
 80054e8:	46bd      	mov	sp, r7
 80054ea:	b002      	add	sp, #8
 80054ec:	bd80      	pop	{r7, pc}

080054ee <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80054ee:	b580      	push	{r7, lr}
 80054f0:	b082      	sub	sp, #8
 80054f2:	af00      	add	r7, sp, #0
 80054f4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2221      	movs	r2, #33	; 0x21
 80054fa:	5c9b      	ldrb	r3, [r3, r2]
 80054fc:	b2db      	uxtb	r3, r3
 80054fe:	2b02      	cmp	r3, #2
 8005500:	d008      	beq.n	8005514 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2204      	movs	r2, #4
 8005506:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2220      	movs	r2, #32
 800550c:	2100      	movs	r1, #0
 800550e:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8005510:	2301      	movs	r3, #1
 8005512:	e020      	b.n	8005556 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	681a      	ldr	r2, [r3, #0]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	210e      	movs	r1, #14
 8005520:	438a      	bics	r2, r1
 8005522:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	681a      	ldr	r2, [r3, #0]
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	2101      	movs	r1, #1
 8005530:	438a      	bics	r2, r1
 8005532:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800553c:	2101      	movs	r1, #1
 800553e:	4091      	lsls	r1, r2
 8005540:	000a      	movs	r2, r1
 8005542:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2221      	movs	r2, #33	; 0x21
 8005548:	2101      	movs	r1, #1
 800554a:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2220      	movs	r2, #32
 8005550:	2100      	movs	r1, #0
 8005552:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8005554:	2300      	movs	r3, #0
}
 8005556:	0018      	movs	r0, r3
 8005558:	46bd      	mov	sp, r7
 800555a:	b002      	add	sp, #8
 800555c:	bd80      	pop	{r7, pc}

0800555e <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800555e:	b580      	push	{r7, lr}
 8005560:	b084      	sub	sp, #16
 8005562:	af00      	add	r7, sp, #0
 8005564:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005566:	210f      	movs	r1, #15
 8005568:	187b      	adds	r3, r7, r1
 800556a:	2200      	movs	r2, #0
 800556c:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2221      	movs	r2, #33	; 0x21
 8005572:	5c9b      	ldrb	r3, [r3, r2]
 8005574:	b2db      	uxtb	r3, r3
 8005576:	2b02      	cmp	r3, #2
 8005578:	d006      	beq.n	8005588 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2204      	movs	r2, #4
 800557e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8005580:	187b      	adds	r3, r7, r1
 8005582:	2201      	movs	r2, #1
 8005584:	701a      	strb	r2, [r3, #0]
 8005586:	e028      	b.n	80055da <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	681a      	ldr	r2, [r3, #0]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	210e      	movs	r1, #14
 8005594:	438a      	bics	r2, r1
 8005596:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	2101      	movs	r1, #1
 80055a4:	438a      	bics	r2, r1
 80055a6:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055b0:	2101      	movs	r1, #1
 80055b2:	4091      	lsls	r1, r2
 80055b4:	000a      	movs	r2, r1
 80055b6:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2221      	movs	r2, #33	; 0x21
 80055bc:	2101      	movs	r1, #1
 80055be:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2220      	movs	r2, #32
 80055c4:	2100      	movs	r1, #0
 80055c6:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d004      	beq.n	80055da <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055d4:	687a      	ldr	r2, [r7, #4]
 80055d6:	0010      	movs	r0, r2
 80055d8:	4798      	blx	r3
    } 
  }
  return status;
 80055da:	230f      	movs	r3, #15
 80055dc:	18fb      	adds	r3, r7, r3
 80055de:	781b      	ldrb	r3, [r3, #0]
}
 80055e0:	0018      	movs	r0, r3
 80055e2:	46bd      	mov	sp, r7
 80055e4:	b004      	add	sp, #16
 80055e6:	bd80      	pop	{r7, pc}

080055e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b086      	sub	sp, #24
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
 80055f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80055f2:	2300      	movs	r3, #0
 80055f4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80055f6:	e14f      	b.n	8005898 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	2101      	movs	r1, #1
 80055fe:	697a      	ldr	r2, [r7, #20]
 8005600:	4091      	lsls	r1, r2
 8005602:	000a      	movs	r2, r1
 8005604:	4013      	ands	r3, r2
 8005606:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d100      	bne.n	8005610 <HAL_GPIO_Init+0x28>
 800560e:	e140      	b.n	8005892 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	2203      	movs	r2, #3
 8005616:	4013      	ands	r3, r2
 8005618:	2b01      	cmp	r3, #1
 800561a:	d005      	beq.n	8005628 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	2203      	movs	r2, #3
 8005622:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005624:	2b02      	cmp	r3, #2
 8005626:	d130      	bne.n	800568a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	689b      	ldr	r3, [r3, #8]
 800562c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	005b      	lsls	r3, r3, #1
 8005632:	2203      	movs	r2, #3
 8005634:	409a      	lsls	r2, r3
 8005636:	0013      	movs	r3, r2
 8005638:	43da      	mvns	r2, r3
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	4013      	ands	r3, r2
 800563e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	68da      	ldr	r2, [r3, #12]
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	005b      	lsls	r3, r3, #1
 8005648:	409a      	lsls	r2, r3
 800564a:	0013      	movs	r3, r2
 800564c:	693a      	ldr	r2, [r7, #16]
 800564e:	4313      	orrs	r3, r2
 8005650:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	693a      	ldr	r2, [r7, #16]
 8005656:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800565e:	2201      	movs	r2, #1
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	409a      	lsls	r2, r3
 8005664:	0013      	movs	r3, r2
 8005666:	43da      	mvns	r2, r3
 8005668:	693b      	ldr	r3, [r7, #16]
 800566a:	4013      	ands	r3, r2
 800566c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	091b      	lsrs	r3, r3, #4
 8005674:	2201      	movs	r2, #1
 8005676:	401a      	ands	r2, r3
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	409a      	lsls	r2, r3
 800567c:	0013      	movs	r3, r2
 800567e:	693a      	ldr	r2, [r7, #16]
 8005680:	4313      	orrs	r3, r2
 8005682:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	693a      	ldr	r2, [r7, #16]
 8005688:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	2203      	movs	r2, #3
 8005690:	4013      	ands	r3, r2
 8005692:	2b03      	cmp	r3, #3
 8005694:	d017      	beq.n	80056c6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	68db      	ldr	r3, [r3, #12]
 800569a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800569c:	697b      	ldr	r3, [r7, #20]
 800569e:	005b      	lsls	r3, r3, #1
 80056a0:	2203      	movs	r2, #3
 80056a2:	409a      	lsls	r2, r3
 80056a4:	0013      	movs	r3, r2
 80056a6:	43da      	mvns	r2, r3
 80056a8:	693b      	ldr	r3, [r7, #16]
 80056aa:	4013      	ands	r3, r2
 80056ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	689a      	ldr	r2, [r3, #8]
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	005b      	lsls	r3, r3, #1
 80056b6:	409a      	lsls	r2, r3
 80056b8:	0013      	movs	r3, r2
 80056ba:	693a      	ldr	r2, [r7, #16]
 80056bc:	4313      	orrs	r3, r2
 80056be:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	693a      	ldr	r2, [r7, #16]
 80056c4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	2203      	movs	r2, #3
 80056cc:	4013      	ands	r3, r2
 80056ce:	2b02      	cmp	r3, #2
 80056d0:	d123      	bne.n	800571a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	08da      	lsrs	r2, r3, #3
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	3208      	adds	r2, #8
 80056da:	0092      	lsls	r2, r2, #2
 80056dc:	58d3      	ldr	r3, [r2, r3]
 80056de:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	2207      	movs	r2, #7
 80056e4:	4013      	ands	r3, r2
 80056e6:	009b      	lsls	r3, r3, #2
 80056e8:	220f      	movs	r2, #15
 80056ea:	409a      	lsls	r2, r3
 80056ec:	0013      	movs	r3, r2
 80056ee:	43da      	mvns	r2, r3
 80056f0:	693b      	ldr	r3, [r7, #16]
 80056f2:	4013      	ands	r3, r2
 80056f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	691a      	ldr	r2, [r3, #16]
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	2107      	movs	r1, #7
 80056fe:	400b      	ands	r3, r1
 8005700:	009b      	lsls	r3, r3, #2
 8005702:	409a      	lsls	r2, r3
 8005704:	0013      	movs	r3, r2
 8005706:	693a      	ldr	r2, [r7, #16]
 8005708:	4313      	orrs	r3, r2
 800570a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	08da      	lsrs	r2, r3, #3
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	3208      	adds	r2, #8
 8005714:	0092      	lsls	r2, r2, #2
 8005716:	6939      	ldr	r1, [r7, #16]
 8005718:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8005720:	697b      	ldr	r3, [r7, #20]
 8005722:	005b      	lsls	r3, r3, #1
 8005724:	2203      	movs	r2, #3
 8005726:	409a      	lsls	r2, r3
 8005728:	0013      	movs	r3, r2
 800572a:	43da      	mvns	r2, r3
 800572c:	693b      	ldr	r3, [r7, #16]
 800572e:	4013      	ands	r3, r2
 8005730:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	2203      	movs	r2, #3
 8005738:	401a      	ands	r2, r3
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	005b      	lsls	r3, r3, #1
 800573e:	409a      	lsls	r2, r3
 8005740:	0013      	movs	r3, r2
 8005742:	693a      	ldr	r2, [r7, #16]
 8005744:	4313      	orrs	r3, r2
 8005746:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	693a      	ldr	r2, [r7, #16]
 800574c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	685a      	ldr	r2, [r3, #4]
 8005752:	23c0      	movs	r3, #192	; 0xc0
 8005754:	029b      	lsls	r3, r3, #10
 8005756:	4013      	ands	r3, r2
 8005758:	d100      	bne.n	800575c <HAL_GPIO_Init+0x174>
 800575a:	e09a      	b.n	8005892 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800575c:	4b54      	ldr	r3, [pc, #336]	; (80058b0 <HAL_GPIO_Init+0x2c8>)
 800575e:	699a      	ldr	r2, [r3, #24]
 8005760:	4b53      	ldr	r3, [pc, #332]	; (80058b0 <HAL_GPIO_Init+0x2c8>)
 8005762:	2101      	movs	r1, #1
 8005764:	430a      	orrs	r2, r1
 8005766:	619a      	str	r2, [r3, #24]
 8005768:	4b51      	ldr	r3, [pc, #324]	; (80058b0 <HAL_GPIO_Init+0x2c8>)
 800576a:	699b      	ldr	r3, [r3, #24]
 800576c:	2201      	movs	r2, #1
 800576e:	4013      	ands	r3, r2
 8005770:	60bb      	str	r3, [r7, #8]
 8005772:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005774:	4a4f      	ldr	r2, [pc, #316]	; (80058b4 <HAL_GPIO_Init+0x2cc>)
 8005776:	697b      	ldr	r3, [r7, #20]
 8005778:	089b      	lsrs	r3, r3, #2
 800577a:	3302      	adds	r3, #2
 800577c:	009b      	lsls	r3, r3, #2
 800577e:	589b      	ldr	r3, [r3, r2]
 8005780:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005782:	697b      	ldr	r3, [r7, #20]
 8005784:	2203      	movs	r2, #3
 8005786:	4013      	ands	r3, r2
 8005788:	009b      	lsls	r3, r3, #2
 800578a:	220f      	movs	r2, #15
 800578c:	409a      	lsls	r2, r3
 800578e:	0013      	movs	r3, r2
 8005790:	43da      	mvns	r2, r3
 8005792:	693b      	ldr	r3, [r7, #16]
 8005794:	4013      	ands	r3, r2
 8005796:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005798:	687a      	ldr	r2, [r7, #4]
 800579a:	2390      	movs	r3, #144	; 0x90
 800579c:	05db      	lsls	r3, r3, #23
 800579e:	429a      	cmp	r2, r3
 80057a0:	d013      	beq.n	80057ca <HAL_GPIO_Init+0x1e2>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	4a44      	ldr	r2, [pc, #272]	; (80058b8 <HAL_GPIO_Init+0x2d0>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d00d      	beq.n	80057c6 <HAL_GPIO_Init+0x1de>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	4a43      	ldr	r2, [pc, #268]	; (80058bc <HAL_GPIO_Init+0x2d4>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d007      	beq.n	80057c2 <HAL_GPIO_Init+0x1da>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	4a42      	ldr	r2, [pc, #264]	; (80058c0 <HAL_GPIO_Init+0x2d8>)
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d101      	bne.n	80057be <HAL_GPIO_Init+0x1d6>
 80057ba:	2303      	movs	r3, #3
 80057bc:	e006      	b.n	80057cc <HAL_GPIO_Init+0x1e4>
 80057be:	2305      	movs	r3, #5
 80057c0:	e004      	b.n	80057cc <HAL_GPIO_Init+0x1e4>
 80057c2:	2302      	movs	r3, #2
 80057c4:	e002      	b.n	80057cc <HAL_GPIO_Init+0x1e4>
 80057c6:	2301      	movs	r3, #1
 80057c8:	e000      	b.n	80057cc <HAL_GPIO_Init+0x1e4>
 80057ca:	2300      	movs	r3, #0
 80057cc:	697a      	ldr	r2, [r7, #20]
 80057ce:	2103      	movs	r1, #3
 80057d0:	400a      	ands	r2, r1
 80057d2:	0092      	lsls	r2, r2, #2
 80057d4:	4093      	lsls	r3, r2
 80057d6:	693a      	ldr	r2, [r7, #16]
 80057d8:	4313      	orrs	r3, r2
 80057da:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80057dc:	4935      	ldr	r1, [pc, #212]	; (80058b4 <HAL_GPIO_Init+0x2cc>)
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	089b      	lsrs	r3, r3, #2
 80057e2:	3302      	adds	r3, #2
 80057e4:	009b      	lsls	r3, r3, #2
 80057e6:	693a      	ldr	r2, [r7, #16]
 80057e8:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80057ea:	4b36      	ldr	r3, [pc, #216]	; (80058c4 <HAL_GPIO_Init+0x2dc>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	43da      	mvns	r2, r3
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	4013      	ands	r3, r2
 80057f8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	685a      	ldr	r2, [r3, #4]
 80057fe:	2380      	movs	r3, #128	; 0x80
 8005800:	025b      	lsls	r3, r3, #9
 8005802:	4013      	ands	r3, r2
 8005804:	d003      	beq.n	800580e <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8005806:	693a      	ldr	r2, [r7, #16]
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	4313      	orrs	r3, r2
 800580c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800580e:	4b2d      	ldr	r3, [pc, #180]	; (80058c4 <HAL_GPIO_Init+0x2dc>)
 8005810:	693a      	ldr	r2, [r7, #16]
 8005812:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8005814:	4b2b      	ldr	r3, [pc, #172]	; (80058c4 <HAL_GPIO_Init+0x2dc>)
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	43da      	mvns	r2, r3
 800581e:	693b      	ldr	r3, [r7, #16]
 8005820:	4013      	ands	r3, r2
 8005822:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	685a      	ldr	r2, [r3, #4]
 8005828:	2380      	movs	r3, #128	; 0x80
 800582a:	029b      	lsls	r3, r3, #10
 800582c:	4013      	ands	r3, r2
 800582e:	d003      	beq.n	8005838 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8005830:	693a      	ldr	r2, [r7, #16]
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	4313      	orrs	r3, r2
 8005836:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8005838:	4b22      	ldr	r3, [pc, #136]	; (80058c4 <HAL_GPIO_Init+0x2dc>)
 800583a:	693a      	ldr	r2, [r7, #16]
 800583c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800583e:	4b21      	ldr	r3, [pc, #132]	; (80058c4 <HAL_GPIO_Init+0x2dc>)
 8005840:	689b      	ldr	r3, [r3, #8]
 8005842:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	43da      	mvns	r2, r3
 8005848:	693b      	ldr	r3, [r7, #16]
 800584a:	4013      	ands	r3, r2
 800584c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	685a      	ldr	r2, [r3, #4]
 8005852:	2380      	movs	r3, #128	; 0x80
 8005854:	035b      	lsls	r3, r3, #13
 8005856:	4013      	ands	r3, r2
 8005858:	d003      	beq.n	8005862 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800585a:	693a      	ldr	r2, [r7, #16]
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	4313      	orrs	r3, r2
 8005860:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8005862:	4b18      	ldr	r3, [pc, #96]	; (80058c4 <HAL_GPIO_Init+0x2dc>)
 8005864:	693a      	ldr	r2, [r7, #16]
 8005866:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8005868:	4b16      	ldr	r3, [pc, #88]	; (80058c4 <HAL_GPIO_Init+0x2dc>)
 800586a:	68db      	ldr	r3, [r3, #12]
 800586c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	43da      	mvns	r2, r3
 8005872:	693b      	ldr	r3, [r7, #16]
 8005874:	4013      	ands	r3, r2
 8005876:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	685a      	ldr	r2, [r3, #4]
 800587c:	2380      	movs	r3, #128	; 0x80
 800587e:	039b      	lsls	r3, r3, #14
 8005880:	4013      	ands	r3, r2
 8005882:	d003      	beq.n	800588c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8005884:	693a      	ldr	r2, [r7, #16]
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	4313      	orrs	r3, r2
 800588a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800588c:	4b0d      	ldr	r3, [pc, #52]	; (80058c4 <HAL_GPIO_Init+0x2dc>)
 800588e:	693a      	ldr	r2, [r7, #16]
 8005890:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	3301      	adds	r3, #1
 8005896:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	681a      	ldr	r2, [r3, #0]
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	40da      	lsrs	r2, r3
 80058a0:	1e13      	subs	r3, r2, #0
 80058a2:	d000      	beq.n	80058a6 <HAL_GPIO_Init+0x2be>
 80058a4:	e6a8      	b.n	80055f8 <HAL_GPIO_Init+0x10>
  } 
}
 80058a6:	46c0      	nop			; (mov r8, r8)
 80058a8:	46c0      	nop			; (mov r8, r8)
 80058aa:	46bd      	mov	sp, r7
 80058ac:	b006      	add	sp, #24
 80058ae:	bd80      	pop	{r7, pc}
 80058b0:	40021000 	.word	0x40021000
 80058b4:	40010000 	.word	0x40010000
 80058b8:	48000400 	.word	0x48000400
 80058bc:	48000800 	.word	0x48000800
 80058c0:	48000c00 	.word	0x48000c00
 80058c4:	40010400 	.word	0x40010400

080058c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b082      	sub	sp, #8
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
 80058d0:	0008      	movs	r0, r1
 80058d2:	0011      	movs	r1, r2
 80058d4:	1cbb      	adds	r3, r7, #2
 80058d6:	1c02      	adds	r2, r0, #0
 80058d8:	801a      	strh	r2, [r3, #0]
 80058da:	1c7b      	adds	r3, r7, #1
 80058dc:	1c0a      	adds	r2, r1, #0
 80058de:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80058e0:	1c7b      	adds	r3, r7, #1
 80058e2:	781b      	ldrb	r3, [r3, #0]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d004      	beq.n	80058f2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80058e8:	1cbb      	adds	r3, r7, #2
 80058ea:	881a      	ldrh	r2, [r3, #0]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80058f0:	e003      	b.n	80058fa <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80058f2:	1cbb      	adds	r3, r7, #2
 80058f4:	881a      	ldrh	r2, [r3, #0]
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80058fa:	46c0      	nop			; (mov r8, r8)
 80058fc:	46bd      	mov	sp, r7
 80058fe:	b002      	add	sp, #8
 8005900:	bd80      	pop	{r7, pc}
	...

08005904 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b082      	sub	sp, #8
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d101      	bne.n	8005916 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005912:	2301      	movs	r3, #1
 8005914:	e082      	b.n	8005a1c <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2241      	movs	r2, #65	; 0x41
 800591a:	5c9b      	ldrb	r3, [r3, r2]
 800591c:	b2db      	uxtb	r3, r3
 800591e:	2b00      	cmp	r3, #0
 8005920:	d107      	bne.n	8005932 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2240      	movs	r2, #64	; 0x40
 8005926:	2100      	movs	r1, #0
 8005928:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	0018      	movs	r0, r3
 800592e:	f7fe fcb3 	bl	8004298 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2241      	movs	r2, #65	; 0x41
 8005936:	2124      	movs	r1, #36	; 0x24
 8005938:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	681a      	ldr	r2, [r3, #0]
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	2101      	movs	r1, #1
 8005946:	438a      	bics	r2, r1
 8005948:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	685a      	ldr	r2, [r3, #4]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4934      	ldr	r1, [pc, #208]	; (8005a24 <HAL_I2C_Init+0x120>)
 8005954:	400a      	ands	r2, r1
 8005956:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	689a      	ldr	r2, [r3, #8]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4931      	ldr	r1, [pc, #196]	; (8005a28 <HAL_I2C_Init+0x124>)
 8005964:	400a      	ands	r2, r1
 8005966:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	68db      	ldr	r3, [r3, #12]
 800596c:	2b01      	cmp	r3, #1
 800596e:	d108      	bne.n	8005982 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	689a      	ldr	r2, [r3, #8]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	2180      	movs	r1, #128	; 0x80
 800597a:	0209      	lsls	r1, r1, #8
 800597c:	430a      	orrs	r2, r1
 800597e:	609a      	str	r2, [r3, #8]
 8005980:	e007      	b.n	8005992 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	689a      	ldr	r2, [r3, #8]
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	2184      	movs	r1, #132	; 0x84
 800598c:	0209      	lsls	r1, r1, #8
 800598e:	430a      	orrs	r2, r1
 8005990:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	68db      	ldr	r3, [r3, #12]
 8005996:	2b02      	cmp	r3, #2
 8005998:	d104      	bne.n	80059a4 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	2280      	movs	r2, #128	; 0x80
 80059a0:	0112      	lsls	r2, r2, #4
 80059a2:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	685a      	ldr	r2, [r3, #4]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	491f      	ldr	r1, [pc, #124]	; (8005a2c <HAL_I2C_Init+0x128>)
 80059b0:	430a      	orrs	r2, r1
 80059b2:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	68da      	ldr	r2, [r3, #12]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	491a      	ldr	r1, [pc, #104]	; (8005a28 <HAL_I2C_Init+0x124>)
 80059c0:	400a      	ands	r2, r1
 80059c2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	691a      	ldr	r2, [r3, #16]
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	695b      	ldr	r3, [r3, #20]
 80059cc:	431a      	orrs	r2, r3
 80059ce:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	699b      	ldr	r3, [r3, #24]
 80059d4:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	430a      	orrs	r2, r1
 80059dc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	69d9      	ldr	r1, [r3, #28]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6a1a      	ldr	r2, [r3, #32]
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	430a      	orrs	r2, r1
 80059ec:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	2101      	movs	r1, #1
 80059fa:	430a      	orrs	r2, r1
 80059fc:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2200      	movs	r2, #0
 8005a02:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2241      	movs	r2, #65	; 0x41
 8005a08:	2120      	movs	r1, #32
 8005a0a:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2242      	movs	r2, #66	; 0x42
 8005a16:	2100      	movs	r1, #0
 8005a18:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005a1a:	2300      	movs	r3, #0
}
 8005a1c:	0018      	movs	r0, r3
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	b002      	add	sp, #8
 8005a22:	bd80      	pop	{r7, pc}
 8005a24:	f0ffffff 	.word	0xf0ffffff
 8005a28:	ffff7fff 	.word	0xffff7fff
 8005a2c:	02008000 	.word	0x02008000

08005a30 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005a30:	b590      	push	{r4, r7, lr}
 8005a32:	b089      	sub	sp, #36	; 0x24
 8005a34:	af02      	add	r7, sp, #8
 8005a36:	60f8      	str	r0, [r7, #12]
 8005a38:	0008      	movs	r0, r1
 8005a3a:	607a      	str	r2, [r7, #4]
 8005a3c:	0019      	movs	r1, r3
 8005a3e:	230a      	movs	r3, #10
 8005a40:	18fb      	adds	r3, r7, r3
 8005a42:	1c02      	adds	r2, r0, #0
 8005a44:	801a      	strh	r2, [r3, #0]
 8005a46:	2308      	movs	r3, #8
 8005a48:	18fb      	adds	r3, r7, r3
 8005a4a:	1c0a      	adds	r2, r1, #0
 8005a4c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	2241      	movs	r2, #65	; 0x41
 8005a52:	5c9b      	ldrb	r3, [r3, r2]
 8005a54:	b2db      	uxtb	r3, r3
 8005a56:	2b20      	cmp	r3, #32
 8005a58:	d000      	beq.n	8005a5c <HAL_I2C_Master_Transmit+0x2c>
 8005a5a:	e0e7      	b.n	8005c2c <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	2240      	movs	r2, #64	; 0x40
 8005a60:	5c9b      	ldrb	r3, [r3, r2]
 8005a62:	2b01      	cmp	r3, #1
 8005a64:	d101      	bne.n	8005a6a <HAL_I2C_Master_Transmit+0x3a>
 8005a66:	2302      	movs	r3, #2
 8005a68:	e0e1      	b.n	8005c2e <HAL_I2C_Master_Transmit+0x1fe>
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2240      	movs	r2, #64	; 0x40
 8005a6e:	2101      	movs	r1, #1
 8005a70:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005a72:	f7fe fed5 	bl	8004820 <HAL_GetTick>
 8005a76:	0003      	movs	r3, r0
 8005a78:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005a7a:	2380      	movs	r3, #128	; 0x80
 8005a7c:	0219      	lsls	r1, r3, #8
 8005a7e:	68f8      	ldr	r0, [r7, #12]
 8005a80:	697b      	ldr	r3, [r7, #20]
 8005a82:	9300      	str	r3, [sp, #0]
 8005a84:	2319      	movs	r3, #25
 8005a86:	2201      	movs	r2, #1
 8005a88:	f000 f8fc 	bl	8005c84 <I2C_WaitOnFlagUntilTimeout>
 8005a8c:	1e03      	subs	r3, r0, #0
 8005a8e:	d001      	beq.n	8005a94 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8005a90:	2301      	movs	r3, #1
 8005a92:	e0cc      	b.n	8005c2e <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2241      	movs	r2, #65	; 0x41
 8005a98:	2121      	movs	r1, #33	; 0x21
 8005a9a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2242      	movs	r2, #66	; 0x42
 8005aa0:	2110      	movs	r1, #16
 8005aa2:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	687a      	ldr	r2, [r7, #4]
 8005aae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	2208      	movs	r2, #8
 8005ab4:	18ba      	adds	r2, r7, r2
 8005ab6:	8812      	ldrh	r2, [r2, #0]
 8005ab8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2200      	movs	r2, #0
 8005abe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ac4:	b29b      	uxth	r3, r3
 8005ac6:	2bff      	cmp	r3, #255	; 0xff
 8005ac8:	d911      	bls.n	8005aee <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	22ff      	movs	r2, #255	; 0xff
 8005ace:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ad4:	b2da      	uxtb	r2, r3
 8005ad6:	2380      	movs	r3, #128	; 0x80
 8005ad8:	045c      	lsls	r4, r3, #17
 8005ada:	230a      	movs	r3, #10
 8005adc:	18fb      	adds	r3, r7, r3
 8005ade:	8819      	ldrh	r1, [r3, #0]
 8005ae0:	68f8      	ldr	r0, [r7, #12]
 8005ae2:	4b55      	ldr	r3, [pc, #340]	; (8005c38 <HAL_I2C_Master_Transmit+0x208>)
 8005ae4:	9300      	str	r3, [sp, #0]
 8005ae6:	0023      	movs	r3, r4
 8005ae8:	f000 fa00 	bl	8005eec <I2C_TransferConfig>
 8005aec:	e075      	b.n	8005bda <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005af2:	b29a      	uxth	r2, r3
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005afc:	b2da      	uxtb	r2, r3
 8005afe:	2380      	movs	r3, #128	; 0x80
 8005b00:	049c      	lsls	r4, r3, #18
 8005b02:	230a      	movs	r3, #10
 8005b04:	18fb      	adds	r3, r7, r3
 8005b06:	8819      	ldrh	r1, [r3, #0]
 8005b08:	68f8      	ldr	r0, [r7, #12]
 8005b0a:	4b4b      	ldr	r3, [pc, #300]	; (8005c38 <HAL_I2C_Master_Transmit+0x208>)
 8005b0c:	9300      	str	r3, [sp, #0]
 8005b0e:	0023      	movs	r3, r4
 8005b10:	f000 f9ec 	bl	8005eec <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005b14:	e061      	b.n	8005bda <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b16:	697a      	ldr	r2, [r7, #20]
 8005b18:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	0018      	movs	r0, r3
 8005b1e:	f000 f8f0 	bl	8005d02 <I2C_WaitOnTXISFlagUntilTimeout>
 8005b22:	1e03      	subs	r3, r0, #0
 8005b24:	d001      	beq.n	8005b2a <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 8005b26:	2301      	movs	r3, #1
 8005b28:	e081      	b.n	8005c2e <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b2e:	781a      	ldrb	r2, [r3, #0]
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b3a:	1c5a      	adds	r2, r3, #1
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b44:	b29b      	uxth	r3, r3
 8005b46:	3b01      	subs	r3, #1
 8005b48:	b29a      	uxth	r2, r3
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b52:	3b01      	subs	r3, #1
 8005b54:	b29a      	uxth	r2, r3
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b5e:	b29b      	uxth	r3, r3
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d03a      	beq.n	8005bda <HAL_I2C_Master_Transmit+0x1aa>
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d136      	bne.n	8005bda <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005b6c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b6e:	68f8      	ldr	r0, [r7, #12]
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	9300      	str	r3, [sp, #0]
 8005b74:	0013      	movs	r3, r2
 8005b76:	2200      	movs	r2, #0
 8005b78:	2180      	movs	r1, #128	; 0x80
 8005b7a:	f000 f883 	bl	8005c84 <I2C_WaitOnFlagUntilTimeout>
 8005b7e:	1e03      	subs	r3, r0, #0
 8005b80:	d001      	beq.n	8005b86 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 8005b82:	2301      	movs	r3, #1
 8005b84:	e053      	b.n	8005c2e <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b8a:	b29b      	uxth	r3, r3
 8005b8c:	2bff      	cmp	r3, #255	; 0xff
 8005b8e:	d911      	bls.n	8005bb4 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	22ff      	movs	r2, #255	; 0xff
 8005b94:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b9a:	b2da      	uxtb	r2, r3
 8005b9c:	2380      	movs	r3, #128	; 0x80
 8005b9e:	045c      	lsls	r4, r3, #17
 8005ba0:	230a      	movs	r3, #10
 8005ba2:	18fb      	adds	r3, r7, r3
 8005ba4:	8819      	ldrh	r1, [r3, #0]
 8005ba6:	68f8      	ldr	r0, [r7, #12]
 8005ba8:	2300      	movs	r3, #0
 8005baa:	9300      	str	r3, [sp, #0]
 8005bac:	0023      	movs	r3, r4
 8005bae:	f000 f99d 	bl	8005eec <I2C_TransferConfig>
 8005bb2:	e012      	b.n	8005bda <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bb8:	b29a      	uxth	r2, r3
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bc2:	b2da      	uxtb	r2, r3
 8005bc4:	2380      	movs	r3, #128	; 0x80
 8005bc6:	049c      	lsls	r4, r3, #18
 8005bc8:	230a      	movs	r3, #10
 8005bca:	18fb      	adds	r3, r7, r3
 8005bcc:	8819      	ldrh	r1, [r3, #0]
 8005bce:	68f8      	ldr	r0, [r7, #12]
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	9300      	str	r3, [sp, #0]
 8005bd4:	0023      	movs	r3, r4
 8005bd6:	f000 f989 	bl	8005eec <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bde:	b29b      	uxth	r3, r3
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d198      	bne.n	8005b16 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005be4:	697a      	ldr	r2, [r7, #20]
 8005be6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	0018      	movs	r0, r3
 8005bec:	f000 f8c8 	bl	8005d80 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005bf0:	1e03      	subs	r3, r0, #0
 8005bf2:	d001      	beq.n	8005bf8 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	e01a      	b.n	8005c2e <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	2220      	movs	r2, #32
 8005bfe:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	685a      	ldr	r2, [r3, #4]
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	490c      	ldr	r1, [pc, #48]	; (8005c3c <HAL_I2C_Master_Transmit+0x20c>)
 8005c0c:	400a      	ands	r2, r1
 8005c0e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	2241      	movs	r2, #65	; 0x41
 8005c14:	2120      	movs	r1, #32
 8005c16:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	2242      	movs	r2, #66	; 0x42
 8005c1c:	2100      	movs	r1, #0
 8005c1e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2240      	movs	r2, #64	; 0x40
 8005c24:	2100      	movs	r1, #0
 8005c26:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005c28:	2300      	movs	r3, #0
 8005c2a:	e000      	b.n	8005c2e <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8005c2c:	2302      	movs	r3, #2
  }
}
 8005c2e:	0018      	movs	r0, r3
 8005c30:	46bd      	mov	sp, r7
 8005c32:	b007      	add	sp, #28
 8005c34:	bd90      	pop	{r4, r7, pc}
 8005c36:	46c0      	nop			; (mov r8, r8)
 8005c38:	80002000 	.word	0x80002000
 8005c3c:	fe00e800 	.word	0xfe00e800

08005c40 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b082      	sub	sp, #8
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	699b      	ldr	r3, [r3, #24]
 8005c4e:	2202      	movs	r2, #2
 8005c50:	4013      	ands	r3, r2
 8005c52:	2b02      	cmp	r3, #2
 8005c54:	d103      	bne.n	8005c5e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	699b      	ldr	r3, [r3, #24]
 8005c64:	2201      	movs	r2, #1
 8005c66:	4013      	ands	r3, r2
 8005c68:	2b01      	cmp	r3, #1
 8005c6a:	d007      	beq.n	8005c7c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	699a      	ldr	r2, [r3, #24]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	2101      	movs	r1, #1
 8005c78:	430a      	orrs	r2, r1
 8005c7a:	619a      	str	r2, [r3, #24]
  }
}
 8005c7c:	46c0      	nop			; (mov r8, r8)
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	b002      	add	sp, #8
 8005c82:	bd80      	pop	{r7, pc}

08005c84 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b084      	sub	sp, #16
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	60f8      	str	r0, [r7, #12]
 8005c8c:	60b9      	str	r1, [r7, #8]
 8005c8e:	603b      	str	r3, [r7, #0]
 8005c90:	1dfb      	adds	r3, r7, #7
 8005c92:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005c94:	e021      	b.n	8005cda <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	3301      	adds	r3, #1
 8005c9a:	d01e      	beq.n	8005cda <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c9c:	f7fe fdc0 	bl	8004820 <HAL_GetTick>
 8005ca0:	0002      	movs	r2, r0
 8005ca2:	69bb      	ldr	r3, [r7, #24]
 8005ca4:	1ad3      	subs	r3, r2, r3
 8005ca6:	683a      	ldr	r2, [r7, #0]
 8005ca8:	429a      	cmp	r2, r3
 8005caa:	d302      	bcc.n	8005cb2 <I2C_WaitOnFlagUntilTimeout+0x2e>
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d113      	bne.n	8005cda <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cb6:	2220      	movs	r2, #32
 8005cb8:	431a      	orrs	r2, r3
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2241      	movs	r2, #65	; 0x41
 8005cc2:	2120      	movs	r1, #32
 8005cc4:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	2242      	movs	r2, #66	; 0x42
 8005cca:	2100      	movs	r1, #0
 8005ccc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2240      	movs	r2, #64	; 0x40
 8005cd2:	2100      	movs	r1, #0
 8005cd4:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	e00f      	b.n	8005cfa <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	699b      	ldr	r3, [r3, #24]
 8005ce0:	68ba      	ldr	r2, [r7, #8]
 8005ce2:	4013      	ands	r3, r2
 8005ce4:	68ba      	ldr	r2, [r7, #8]
 8005ce6:	1ad3      	subs	r3, r2, r3
 8005ce8:	425a      	negs	r2, r3
 8005cea:	4153      	adcs	r3, r2
 8005cec:	b2db      	uxtb	r3, r3
 8005cee:	001a      	movs	r2, r3
 8005cf0:	1dfb      	adds	r3, r7, #7
 8005cf2:	781b      	ldrb	r3, [r3, #0]
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d0ce      	beq.n	8005c96 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005cf8:	2300      	movs	r3, #0
}
 8005cfa:	0018      	movs	r0, r3
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	b004      	add	sp, #16
 8005d00:	bd80      	pop	{r7, pc}

08005d02 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005d02:	b580      	push	{r7, lr}
 8005d04:	b084      	sub	sp, #16
 8005d06:	af00      	add	r7, sp, #0
 8005d08:	60f8      	str	r0, [r7, #12]
 8005d0a:	60b9      	str	r1, [r7, #8]
 8005d0c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005d0e:	e02b      	b.n	8005d68 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d10:	687a      	ldr	r2, [r7, #4]
 8005d12:	68b9      	ldr	r1, [r7, #8]
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	0018      	movs	r0, r3
 8005d18:	f000 f86e 	bl	8005df8 <I2C_IsAcknowledgeFailed>
 8005d1c:	1e03      	subs	r3, r0, #0
 8005d1e:	d001      	beq.n	8005d24 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005d20:	2301      	movs	r3, #1
 8005d22:	e029      	b.n	8005d78 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	3301      	adds	r3, #1
 8005d28:	d01e      	beq.n	8005d68 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d2a:	f7fe fd79 	bl	8004820 <HAL_GetTick>
 8005d2e:	0002      	movs	r2, r0
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	1ad3      	subs	r3, r2, r3
 8005d34:	68ba      	ldr	r2, [r7, #8]
 8005d36:	429a      	cmp	r2, r3
 8005d38:	d302      	bcc.n	8005d40 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8005d3a:	68bb      	ldr	r3, [r7, #8]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d113      	bne.n	8005d68 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d44:	2220      	movs	r2, #32
 8005d46:	431a      	orrs	r2, r3
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	2241      	movs	r2, #65	; 0x41
 8005d50:	2120      	movs	r1, #32
 8005d52:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2242      	movs	r2, #66	; 0x42
 8005d58:	2100      	movs	r1, #0
 8005d5a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	2240      	movs	r2, #64	; 0x40
 8005d60:	2100      	movs	r1, #0
 8005d62:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8005d64:	2301      	movs	r3, #1
 8005d66:	e007      	b.n	8005d78 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	699b      	ldr	r3, [r3, #24]
 8005d6e:	2202      	movs	r2, #2
 8005d70:	4013      	ands	r3, r2
 8005d72:	2b02      	cmp	r3, #2
 8005d74:	d1cc      	bne.n	8005d10 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005d76:	2300      	movs	r3, #0
}
 8005d78:	0018      	movs	r0, r3
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	b004      	add	sp, #16
 8005d7e:	bd80      	pop	{r7, pc}

08005d80 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b084      	sub	sp, #16
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	60f8      	str	r0, [r7, #12]
 8005d88:	60b9      	str	r1, [r7, #8]
 8005d8a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005d8c:	e028      	b.n	8005de0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d8e:	687a      	ldr	r2, [r7, #4]
 8005d90:	68b9      	ldr	r1, [r7, #8]
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	0018      	movs	r0, r3
 8005d96:	f000 f82f 	bl	8005df8 <I2C_IsAcknowledgeFailed>
 8005d9a:	1e03      	subs	r3, r0, #0
 8005d9c:	d001      	beq.n	8005da2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005d9e:	2301      	movs	r3, #1
 8005da0:	e026      	b.n	8005df0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005da2:	f7fe fd3d 	bl	8004820 <HAL_GetTick>
 8005da6:	0002      	movs	r2, r0
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	1ad3      	subs	r3, r2, r3
 8005dac:	68ba      	ldr	r2, [r7, #8]
 8005dae:	429a      	cmp	r2, r3
 8005db0:	d302      	bcc.n	8005db8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005db2:	68bb      	ldr	r3, [r7, #8]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d113      	bne.n	8005de0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dbc:	2220      	movs	r2, #32
 8005dbe:	431a      	orrs	r2, r3
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	2241      	movs	r2, #65	; 0x41
 8005dc8:	2120      	movs	r1, #32
 8005dca:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	2242      	movs	r2, #66	; 0x42
 8005dd0:	2100      	movs	r1, #0
 8005dd2:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2240      	movs	r2, #64	; 0x40
 8005dd8:	2100      	movs	r1, #0
 8005dda:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	e007      	b.n	8005df0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	699b      	ldr	r3, [r3, #24]
 8005de6:	2220      	movs	r2, #32
 8005de8:	4013      	ands	r3, r2
 8005dea:	2b20      	cmp	r3, #32
 8005dec:	d1cf      	bne.n	8005d8e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005dee:	2300      	movs	r3, #0
}
 8005df0:	0018      	movs	r0, r3
 8005df2:	46bd      	mov	sp, r7
 8005df4:	b004      	add	sp, #16
 8005df6:	bd80      	pop	{r7, pc}

08005df8 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b084      	sub	sp, #16
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	60f8      	str	r0, [r7, #12]
 8005e00:	60b9      	str	r1, [r7, #8]
 8005e02:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	699b      	ldr	r3, [r3, #24]
 8005e0a:	2210      	movs	r2, #16
 8005e0c:	4013      	ands	r3, r2
 8005e0e:	2b10      	cmp	r3, #16
 8005e10:	d164      	bne.n	8005edc <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	685a      	ldr	r2, [r3, #4]
 8005e18:	2380      	movs	r3, #128	; 0x80
 8005e1a:	049b      	lsls	r3, r3, #18
 8005e1c:	401a      	ands	r2, r3
 8005e1e:	2380      	movs	r3, #128	; 0x80
 8005e20:	049b      	lsls	r3, r3, #18
 8005e22:	429a      	cmp	r2, r3
 8005e24:	d02b      	beq.n	8005e7e <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	685a      	ldr	r2, [r3, #4]
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	2180      	movs	r1, #128	; 0x80
 8005e32:	01c9      	lsls	r1, r1, #7
 8005e34:	430a      	orrs	r2, r1
 8005e36:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005e38:	e021      	b.n	8005e7e <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	3301      	adds	r3, #1
 8005e3e:	d01e      	beq.n	8005e7e <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e40:	f7fe fcee 	bl	8004820 <HAL_GetTick>
 8005e44:	0002      	movs	r2, r0
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	1ad3      	subs	r3, r2, r3
 8005e4a:	68ba      	ldr	r2, [r7, #8]
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	d302      	bcc.n	8005e56 <I2C_IsAcknowledgeFailed+0x5e>
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d113      	bne.n	8005e7e <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e5a:	2220      	movs	r2, #32
 8005e5c:	431a      	orrs	r2, r3
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2241      	movs	r2, #65	; 0x41
 8005e66:	2120      	movs	r1, #32
 8005e68:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	2242      	movs	r2, #66	; 0x42
 8005e6e:	2100      	movs	r1, #0
 8005e70:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2240      	movs	r2, #64	; 0x40
 8005e76:	2100      	movs	r1, #0
 8005e78:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	e02f      	b.n	8005ede <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	699b      	ldr	r3, [r3, #24]
 8005e84:	2220      	movs	r2, #32
 8005e86:	4013      	ands	r3, r2
 8005e88:	2b20      	cmp	r3, #32
 8005e8a:	d1d6      	bne.n	8005e3a <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	2210      	movs	r2, #16
 8005e92:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	2220      	movs	r2, #32
 8005e9a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	0018      	movs	r0, r3
 8005ea0:	f7ff fece 	bl	8005c40 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	685a      	ldr	r2, [r3, #4]
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	490e      	ldr	r1, [pc, #56]	; (8005ee8 <I2C_IsAcknowledgeFailed+0xf0>)
 8005eb0:	400a      	ands	r2, r1
 8005eb2:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005eb8:	2204      	movs	r2, #4
 8005eba:	431a      	orrs	r2, r3
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	2241      	movs	r2, #65	; 0x41
 8005ec4:	2120      	movs	r1, #32
 8005ec6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	2242      	movs	r2, #66	; 0x42
 8005ecc:	2100      	movs	r1, #0
 8005ece:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2240      	movs	r2, #64	; 0x40
 8005ed4:	2100      	movs	r1, #0
 8005ed6:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8005ed8:	2301      	movs	r3, #1
 8005eda:	e000      	b.n	8005ede <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8005edc:	2300      	movs	r3, #0
}
 8005ede:	0018      	movs	r0, r3
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	b004      	add	sp, #16
 8005ee4:	bd80      	pop	{r7, pc}
 8005ee6:	46c0      	nop			; (mov r8, r8)
 8005ee8:	fe00e800 	.word	0xfe00e800

08005eec <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005eec:	b590      	push	{r4, r7, lr}
 8005eee:	b085      	sub	sp, #20
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	60f8      	str	r0, [r7, #12]
 8005ef4:	0008      	movs	r0, r1
 8005ef6:	0011      	movs	r1, r2
 8005ef8:	607b      	str	r3, [r7, #4]
 8005efa:	240a      	movs	r4, #10
 8005efc:	193b      	adds	r3, r7, r4
 8005efe:	1c02      	adds	r2, r0, #0
 8005f00:	801a      	strh	r2, [r3, #0]
 8005f02:	2009      	movs	r0, #9
 8005f04:	183b      	adds	r3, r7, r0
 8005f06:	1c0a      	adds	r2, r1, #0
 8005f08:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	6a3a      	ldr	r2, [r7, #32]
 8005f12:	0d51      	lsrs	r1, r2, #21
 8005f14:	2280      	movs	r2, #128	; 0x80
 8005f16:	00d2      	lsls	r2, r2, #3
 8005f18:	400a      	ands	r2, r1
 8005f1a:	490e      	ldr	r1, [pc, #56]	; (8005f54 <I2C_TransferConfig+0x68>)
 8005f1c:	430a      	orrs	r2, r1
 8005f1e:	43d2      	mvns	r2, r2
 8005f20:	401a      	ands	r2, r3
 8005f22:	0011      	movs	r1, r2
 8005f24:	193b      	adds	r3, r7, r4
 8005f26:	881b      	ldrh	r3, [r3, #0]
 8005f28:	059b      	lsls	r3, r3, #22
 8005f2a:	0d9a      	lsrs	r2, r3, #22
 8005f2c:	183b      	adds	r3, r7, r0
 8005f2e:	781b      	ldrb	r3, [r3, #0]
 8005f30:	0418      	lsls	r0, r3, #16
 8005f32:	23ff      	movs	r3, #255	; 0xff
 8005f34:	041b      	lsls	r3, r3, #16
 8005f36:	4003      	ands	r3, r0
 8005f38:	431a      	orrs	r2, r3
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	431a      	orrs	r2, r3
 8005f3e:	6a3b      	ldr	r3, [r7, #32]
 8005f40:	431a      	orrs	r2, r3
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	430a      	orrs	r2, r1
 8005f48:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8005f4a:	46c0      	nop			; (mov r8, r8)
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	b005      	add	sp, #20
 8005f50:	bd90      	pop	{r4, r7, pc}
 8005f52:	46c0      	nop			; (mov r8, r8)
 8005f54:	03ff63ff 	.word	0x03ff63ff

08005f58 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b082      	sub	sp, #8
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2241      	movs	r2, #65	; 0x41
 8005f66:	5c9b      	ldrb	r3, [r3, r2]
 8005f68:	b2db      	uxtb	r3, r3
 8005f6a:	2b20      	cmp	r3, #32
 8005f6c:	d138      	bne.n	8005fe0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2240      	movs	r2, #64	; 0x40
 8005f72:	5c9b      	ldrb	r3, [r3, r2]
 8005f74:	2b01      	cmp	r3, #1
 8005f76:	d101      	bne.n	8005f7c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005f78:	2302      	movs	r3, #2
 8005f7a:	e032      	b.n	8005fe2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2240      	movs	r2, #64	; 0x40
 8005f80:	2101      	movs	r1, #1
 8005f82:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2241      	movs	r2, #65	; 0x41
 8005f88:	2124      	movs	r1, #36	; 0x24
 8005f8a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	681a      	ldr	r2, [r3, #0]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	2101      	movs	r1, #1
 8005f98:	438a      	bics	r2, r1
 8005f9a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	681a      	ldr	r2, [r3, #0]
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	4911      	ldr	r1, [pc, #68]	; (8005fec <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8005fa8:	400a      	ands	r2, r1
 8005faa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	6819      	ldr	r1, [r3, #0]
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	683a      	ldr	r2, [r7, #0]
 8005fb8:	430a      	orrs	r2, r1
 8005fba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	681a      	ldr	r2, [r3, #0]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	2101      	movs	r1, #1
 8005fc8:	430a      	orrs	r2, r1
 8005fca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2241      	movs	r2, #65	; 0x41
 8005fd0:	2120      	movs	r1, #32
 8005fd2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2240      	movs	r2, #64	; 0x40
 8005fd8:	2100      	movs	r1, #0
 8005fda:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005fdc:	2300      	movs	r3, #0
 8005fde:	e000      	b.n	8005fe2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005fe0:	2302      	movs	r3, #2
  }
}
 8005fe2:	0018      	movs	r0, r3
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	b002      	add	sp, #8
 8005fe8:	bd80      	pop	{r7, pc}
 8005fea:	46c0      	nop			; (mov r8, r8)
 8005fec:	ffffefff 	.word	0xffffefff

08005ff0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b084      	sub	sp, #16
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
 8005ff8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2241      	movs	r2, #65	; 0x41
 8005ffe:	5c9b      	ldrb	r3, [r3, r2]
 8006000:	b2db      	uxtb	r3, r3
 8006002:	2b20      	cmp	r3, #32
 8006004:	d139      	bne.n	800607a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2240      	movs	r2, #64	; 0x40
 800600a:	5c9b      	ldrb	r3, [r3, r2]
 800600c:	2b01      	cmp	r3, #1
 800600e:	d101      	bne.n	8006014 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006010:	2302      	movs	r3, #2
 8006012:	e033      	b.n	800607c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2240      	movs	r2, #64	; 0x40
 8006018:	2101      	movs	r1, #1
 800601a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2241      	movs	r2, #65	; 0x41
 8006020:	2124      	movs	r1, #36	; 0x24
 8006022:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	681a      	ldr	r2, [r3, #0]
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	2101      	movs	r1, #1
 8006030:	438a      	bics	r2, r1
 8006032:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	4a11      	ldr	r2, [pc, #68]	; (8006084 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8006040:	4013      	ands	r3, r2
 8006042:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	021b      	lsls	r3, r3, #8
 8006048:	68fa      	ldr	r2, [r7, #12]
 800604a:	4313      	orrs	r3, r2
 800604c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	68fa      	ldr	r2, [r7, #12]
 8006054:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	681a      	ldr	r2, [r3, #0]
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	2101      	movs	r1, #1
 8006062:	430a      	orrs	r2, r1
 8006064:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2241      	movs	r2, #65	; 0x41
 800606a:	2120      	movs	r1, #32
 800606c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2240      	movs	r2, #64	; 0x40
 8006072:	2100      	movs	r1, #0
 8006074:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006076:	2300      	movs	r3, #0
 8006078:	e000      	b.n	800607c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800607a:	2302      	movs	r3, #2
  }
}
 800607c:	0018      	movs	r0, r3
 800607e:	46bd      	mov	sp, r7
 8006080:	b004      	add	sp, #16
 8006082:	bd80      	pop	{r7, pc}
 8006084:	fffff0ff 	.word	0xfffff0ff

08006088 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b088      	sub	sp, #32
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d101      	bne.n	800609a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006096:	2301      	movs	r3, #1
 8006098:	e305      	b.n	80066a6 <HAL_RCC_OscConfig+0x61e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	2201      	movs	r2, #1
 80060a0:	4013      	ands	r3, r2
 80060a2:	d100      	bne.n	80060a6 <HAL_RCC_OscConfig+0x1e>
 80060a4:	e08d      	b.n	80061c2 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80060a6:	4bc5      	ldr	r3, [pc, #788]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 80060a8:	685b      	ldr	r3, [r3, #4]
 80060aa:	220c      	movs	r2, #12
 80060ac:	4013      	ands	r3, r2
 80060ae:	2b04      	cmp	r3, #4
 80060b0:	d00e      	beq.n	80060d0 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80060b2:	4bc2      	ldr	r3, [pc, #776]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	220c      	movs	r2, #12
 80060b8:	4013      	ands	r3, r2
 80060ba:	2b08      	cmp	r3, #8
 80060bc:	d116      	bne.n	80060ec <HAL_RCC_OscConfig+0x64>
 80060be:	4bbf      	ldr	r3, [pc, #764]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 80060c0:	685a      	ldr	r2, [r3, #4]
 80060c2:	23c0      	movs	r3, #192	; 0xc0
 80060c4:	025b      	lsls	r3, r3, #9
 80060c6:	401a      	ands	r2, r3
 80060c8:	2380      	movs	r3, #128	; 0x80
 80060ca:	025b      	lsls	r3, r3, #9
 80060cc:	429a      	cmp	r2, r3
 80060ce:	d10d      	bne.n	80060ec <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80060d0:	4bba      	ldr	r3, [pc, #744]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 80060d2:	681a      	ldr	r2, [r3, #0]
 80060d4:	2380      	movs	r3, #128	; 0x80
 80060d6:	029b      	lsls	r3, r3, #10
 80060d8:	4013      	ands	r3, r2
 80060da:	d100      	bne.n	80060de <HAL_RCC_OscConfig+0x56>
 80060dc:	e070      	b.n	80061c0 <HAL_RCC_OscConfig+0x138>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	685b      	ldr	r3, [r3, #4]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d000      	beq.n	80060e8 <HAL_RCC_OscConfig+0x60>
 80060e6:	e06b      	b.n	80061c0 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80060e8:	2301      	movs	r3, #1
 80060ea:	e2dc      	b.n	80066a6 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	2b01      	cmp	r3, #1
 80060f2:	d107      	bne.n	8006104 <HAL_RCC_OscConfig+0x7c>
 80060f4:	4bb1      	ldr	r3, [pc, #708]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 80060f6:	681a      	ldr	r2, [r3, #0]
 80060f8:	4bb0      	ldr	r3, [pc, #704]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 80060fa:	2180      	movs	r1, #128	; 0x80
 80060fc:	0249      	lsls	r1, r1, #9
 80060fe:	430a      	orrs	r2, r1
 8006100:	601a      	str	r2, [r3, #0]
 8006102:	e02f      	b.n	8006164 <HAL_RCC_OscConfig+0xdc>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d10c      	bne.n	8006126 <HAL_RCC_OscConfig+0x9e>
 800610c:	4bab      	ldr	r3, [pc, #684]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 800610e:	681a      	ldr	r2, [r3, #0]
 8006110:	4baa      	ldr	r3, [pc, #680]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 8006112:	49ab      	ldr	r1, [pc, #684]	; (80063c0 <HAL_RCC_OscConfig+0x338>)
 8006114:	400a      	ands	r2, r1
 8006116:	601a      	str	r2, [r3, #0]
 8006118:	4ba8      	ldr	r3, [pc, #672]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 800611a:	681a      	ldr	r2, [r3, #0]
 800611c:	4ba7      	ldr	r3, [pc, #668]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 800611e:	49a9      	ldr	r1, [pc, #676]	; (80063c4 <HAL_RCC_OscConfig+0x33c>)
 8006120:	400a      	ands	r2, r1
 8006122:	601a      	str	r2, [r3, #0]
 8006124:	e01e      	b.n	8006164 <HAL_RCC_OscConfig+0xdc>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	685b      	ldr	r3, [r3, #4]
 800612a:	2b05      	cmp	r3, #5
 800612c:	d10e      	bne.n	800614c <HAL_RCC_OscConfig+0xc4>
 800612e:	4ba3      	ldr	r3, [pc, #652]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 8006130:	681a      	ldr	r2, [r3, #0]
 8006132:	4ba2      	ldr	r3, [pc, #648]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 8006134:	2180      	movs	r1, #128	; 0x80
 8006136:	02c9      	lsls	r1, r1, #11
 8006138:	430a      	orrs	r2, r1
 800613a:	601a      	str	r2, [r3, #0]
 800613c:	4b9f      	ldr	r3, [pc, #636]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 800613e:	681a      	ldr	r2, [r3, #0]
 8006140:	4b9e      	ldr	r3, [pc, #632]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 8006142:	2180      	movs	r1, #128	; 0x80
 8006144:	0249      	lsls	r1, r1, #9
 8006146:	430a      	orrs	r2, r1
 8006148:	601a      	str	r2, [r3, #0]
 800614a:	e00b      	b.n	8006164 <HAL_RCC_OscConfig+0xdc>
 800614c:	4b9b      	ldr	r3, [pc, #620]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 800614e:	681a      	ldr	r2, [r3, #0]
 8006150:	4b9a      	ldr	r3, [pc, #616]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 8006152:	499b      	ldr	r1, [pc, #620]	; (80063c0 <HAL_RCC_OscConfig+0x338>)
 8006154:	400a      	ands	r2, r1
 8006156:	601a      	str	r2, [r3, #0]
 8006158:	4b98      	ldr	r3, [pc, #608]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 800615a:	681a      	ldr	r2, [r3, #0]
 800615c:	4b97      	ldr	r3, [pc, #604]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 800615e:	4999      	ldr	r1, [pc, #612]	; (80063c4 <HAL_RCC_OscConfig+0x33c>)
 8006160:	400a      	ands	r2, r1
 8006162:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d014      	beq.n	8006196 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800616c:	f7fe fb58 	bl	8004820 <HAL_GetTick>
 8006170:	0003      	movs	r3, r0
 8006172:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006174:	e008      	b.n	8006188 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006176:	f7fe fb53 	bl	8004820 <HAL_GetTick>
 800617a:	0002      	movs	r2, r0
 800617c:	69bb      	ldr	r3, [r7, #24]
 800617e:	1ad3      	subs	r3, r2, r3
 8006180:	2b64      	cmp	r3, #100	; 0x64
 8006182:	d901      	bls.n	8006188 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8006184:	2303      	movs	r3, #3
 8006186:	e28e      	b.n	80066a6 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006188:	4b8c      	ldr	r3, [pc, #560]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 800618a:	681a      	ldr	r2, [r3, #0]
 800618c:	2380      	movs	r3, #128	; 0x80
 800618e:	029b      	lsls	r3, r3, #10
 8006190:	4013      	ands	r3, r2
 8006192:	d0f0      	beq.n	8006176 <HAL_RCC_OscConfig+0xee>
 8006194:	e015      	b.n	80061c2 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006196:	f7fe fb43 	bl	8004820 <HAL_GetTick>
 800619a:	0003      	movs	r3, r0
 800619c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800619e:	e008      	b.n	80061b2 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80061a0:	f7fe fb3e 	bl	8004820 <HAL_GetTick>
 80061a4:	0002      	movs	r2, r0
 80061a6:	69bb      	ldr	r3, [r7, #24]
 80061a8:	1ad3      	subs	r3, r2, r3
 80061aa:	2b64      	cmp	r3, #100	; 0x64
 80061ac:	d901      	bls.n	80061b2 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80061ae:	2303      	movs	r3, #3
 80061b0:	e279      	b.n	80066a6 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80061b2:	4b82      	ldr	r3, [pc, #520]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 80061b4:	681a      	ldr	r2, [r3, #0]
 80061b6:	2380      	movs	r3, #128	; 0x80
 80061b8:	029b      	lsls	r3, r3, #10
 80061ba:	4013      	ands	r3, r2
 80061bc:	d1f0      	bne.n	80061a0 <HAL_RCC_OscConfig+0x118>
 80061be:	e000      	b.n	80061c2 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061c0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	2202      	movs	r2, #2
 80061c8:	4013      	ands	r3, r2
 80061ca:	d100      	bne.n	80061ce <HAL_RCC_OscConfig+0x146>
 80061cc:	e06c      	b.n	80062a8 <HAL_RCC_OscConfig+0x220>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80061ce:	4b7b      	ldr	r3, [pc, #492]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	220c      	movs	r2, #12
 80061d4:	4013      	ands	r3, r2
 80061d6:	d00e      	beq.n	80061f6 <HAL_RCC_OscConfig+0x16e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80061d8:	4b78      	ldr	r3, [pc, #480]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 80061da:	685b      	ldr	r3, [r3, #4]
 80061dc:	220c      	movs	r2, #12
 80061de:	4013      	ands	r3, r2
 80061e0:	2b08      	cmp	r3, #8
 80061e2:	d11f      	bne.n	8006224 <HAL_RCC_OscConfig+0x19c>
 80061e4:	4b75      	ldr	r3, [pc, #468]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 80061e6:	685a      	ldr	r2, [r3, #4]
 80061e8:	23c0      	movs	r3, #192	; 0xc0
 80061ea:	025b      	lsls	r3, r3, #9
 80061ec:	401a      	ands	r2, r3
 80061ee:	2380      	movs	r3, #128	; 0x80
 80061f0:	021b      	lsls	r3, r3, #8
 80061f2:	429a      	cmp	r2, r3
 80061f4:	d116      	bne.n	8006224 <HAL_RCC_OscConfig+0x19c>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80061f6:	4b71      	ldr	r3, [pc, #452]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	2202      	movs	r2, #2
 80061fc:	4013      	ands	r3, r2
 80061fe:	d005      	beq.n	800620c <HAL_RCC_OscConfig+0x184>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	68db      	ldr	r3, [r3, #12]
 8006204:	2b01      	cmp	r3, #1
 8006206:	d001      	beq.n	800620c <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 8006208:	2301      	movs	r3, #1
 800620a:	e24c      	b.n	80066a6 <HAL_RCC_OscConfig+0x61e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800620c:	4b6b      	ldr	r3, [pc, #428]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	22f8      	movs	r2, #248	; 0xf8
 8006212:	4393      	bics	r3, r2
 8006214:	0019      	movs	r1, r3
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	691b      	ldr	r3, [r3, #16]
 800621a:	00da      	lsls	r2, r3, #3
 800621c:	4b67      	ldr	r3, [pc, #412]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 800621e:	430a      	orrs	r2, r1
 8006220:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006222:	e041      	b.n	80062a8 <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	68db      	ldr	r3, [r3, #12]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d024      	beq.n	8006276 <HAL_RCC_OscConfig+0x1ee>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800622c:	4b63      	ldr	r3, [pc, #396]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 800622e:	681a      	ldr	r2, [r3, #0]
 8006230:	4b62      	ldr	r3, [pc, #392]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 8006232:	2101      	movs	r1, #1
 8006234:	430a      	orrs	r2, r1
 8006236:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006238:	f7fe faf2 	bl	8004820 <HAL_GetTick>
 800623c:	0003      	movs	r3, r0
 800623e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006240:	e008      	b.n	8006254 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006242:	f7fe faed 	bl	8004820 <HAL_GetTick>
 8006246:	0002      	movs	r2, r0
 8006248:	69bb      	ldr	r3, [r7, #24]
 800624a:	1ad3      	subs	r3, r2, r3
 800624c:	2b02      	cmp	r3, #2
 800624e:	d901      	bls.n	8006254 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8006250:	2303      	movs	r3, #3
 8006252:	e228      	b.n	80066a6 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006254:	4b59      	ldr	r3, [pc, #356]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	2202      	movs	r2, #2
 800625a:	4013      	ands	r3, r2
 800625c:	d0f1      	beq.n	8006242 <HAL_RCC_OscConfig+0x1ba>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800625e:	4b57      	ldr	r3, [pc, #348]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	22f8      	movs	r2, #248	; 0xf8
 8006264:	4393      	bics	r3, r2
 8006266:	0019      	movs	r1, r3
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	691b      	ldr	r3, [r3, #16]
 800626c:	00da      	lsls	r2, r3, #3
 800626e:	4b53      	ldr	r3, [pc, #332]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 8006270:	430a      	orrs	r2, r1
 8006272:	601a      	str	r2, [r3, #0]
 8006274:	e018      	b.n	80062a8 <HAL_RCC_OscConfig+0x220>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006276:	4b51      	ldr	r3, [pc, #324]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 8006278:	681a      	ldr	r2, [r3, #0]
 800627a:	4b50      	ldr	r3, [pc, #320]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 800627c:	2101      	movs	r1, #1
 800627e:	438a      	bics	r2, r1
 8006280:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006282:	f7fe facd 	bl	8004820 <HAL_GetTick>
 8006286:	0003      	movs	r3, r0
 8006288:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800628a:	e008      	b.n	800629e <HAL_RCC_OscConfig+0x216>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800628c:	f7fe fac8 	bl	8004820 <HAL_GetTick>
 8006290:	0002      	movs	r2, r0
 8006292:	69bb      	ldr	r3, [r7, #24]
 8006294:	1ad3      	subs	r3, r2, r3
 8006296:	2b02      	cmp	r3, #2
 8006298:	d901      	bls.n	800629e <HAL_RCC_OscConfig+0x216>
          {
            return HAL_TIMEOUT;
 800629a:	2303      	movs	r3, #3
 800629c:	e203      	b.n	80066a6 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800629e:	4b47      	ldr	r3, [pc, #284]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	2202      	movs	r2, #2
 80062a4:	4013      	ands	r3, r2
 80062a6:	d1f1      	bne.n	800628c <HAL_RCC_OscConfig+0x204>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	2208      	movs	r2, #8
 80062ae:	4013      	ands	r3, r2
 80062b0:	d036      	beq.n	8006320 <HAL_RCC_OscConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	69db      	ldr	r3, [r3, #28]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d019      	beq.n	80062ee <HAL_RCC_OscConfig+0x266>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80062ba:	4b40      	ldr	r3, [pc, #256]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 80062bc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80062be:	4b3f      	ldr	r3, [pc, #252]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 80062c0:	2101      	movs	r1, #1
 80062c2:	430a      	orrs	r2, r1
 80062c4:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80062c6:	f7fe faab 	bl	8004820 <HAL_GetTick>
 80062ca:	0003      	movs	r3, r0
 80062cc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80062ce:	e008      	b.n	80062e2 <HAL_RCC_OscConfig+0x25a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80062d0:	f7fe faa6 	bl	8004820 <HAL_GetTick>
 80062d4:	0002      	movs	r2, r0
 80062d6:	69bb      	ldr	r3, [r7, #24]
 80062d8:	1ad3      	subs	r3, r2, r3
 80062da:	2b02      	cmp	r3, #2
 80062dc:	d901      	bls.n	80062e2 <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_TIMEOUT;
 80062de:	2303      	movs	r3, #3
 80062e0:	e1e1      	b.n	80066a6 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80062e2:	4b36      	ldr	r3, [pc, #216]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 80062e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062e6:	2202      	movs	r2, #2
 80062e8:	4013      	ands	r3, r2
 80062ea:	d0f1      	beq.n	80062d0 <HAL_RCC_OscConfig+0x248>
 80062ec:	e018      	b.n	8006320 <HAL_RCC_OscConfig+0x298>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80062ee:	4b33      	ldr	r3, [pc, #204]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 80062f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80062f2:	4b32      	ldr	r3, [pc, #200]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 80062f4:	2101      	movs	r1, #1
 80062f6:	438a      	bics	r2, r1
 80062f8:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80062fa:	f7fe fa91 	bl	8004820 <HAL_GetTick>
 80062fe:	0003      	movs	r3, r0
 8006300:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006302:	e008      	b.n	8006316 <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006304:	f7fe fa8c 	bl	8004820 <HAL_GetTick>
 8006308:	0002      	movs	r2, r0
 800630a:	69bb      	ldr	r3, [r7, #24]
 800630c:	1ad3      	subs	r3, r2, r3
 800630e:	2b02      	cmp	r3, #2
 8006310:	d901      	bls.n	8006316 <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 8006312:	2303      	movs	r3, #3
 8006314:	e1c7      	b.n	80066a6 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006316:	4b29      	ldr	r3, [pc, #164]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 8006318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800631a:	2202      	movs	r2, #2
 800631c:	4013      	ands	r3, r2
 800631e:	d1f1      	bne.n	8006304 <HAL_RCC_OscConfig+0x27c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	2204      	movs	r2, #4
 8006326:	4013      	ands	r3, r2
 8006328:	d100      	bne.n	800632c <HAL_RCC_OscConfig+0x2a4>
 800632a:	e0b5      	b.n	8006498 <HAL_RCC_OscConfig+0x410>
  {
    FlagStatus       pwrclkchanged = RESET;
 800632c:	201f      	movs	r0, #31
 800632e:	183b      	adds	r3, r7, r0
 8006330:	2200      	movs	r2, #0
 8006332:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006334:	4b21      	ldr	r3, [pc, #132]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 8006336:	69da      	ldr	r2, [r3, #28]
 8006338:	2380      	movs	r3, #128	; 0x80
 800633a:	055b      	lsls	r3, r3, #21
 800633c:	4013      	ands	r3, r2
 800633e:	d110      	bne.n	8006362 <HAL_RCC_OscConfig+0x2da>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006340:	4b1e      	ldr	r3, [pc, #120]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 8006342:	69da      	ldr	r2, [r3, #28]
 8006344:	4b1d      	ldr	r3, [pc, #116]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 8006346:	2180      	movs	r1, #128	; 0x80
 8006348:	0549      	lsls	r1, r1, #21
 800634a:	430a      	orrs	r2, r1
 800634c:	61da      	str	r2, [r3, #28]
 800634e:	4b1b      	ldr	r3, [pc, #108]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 8006350:	69da      	ldr	r2, [r3, #28]
 8006352:	2380      	movs	r3, #128	; 0x80
 8006354:	055b      	lsls	r3, r3, #21
 8006356:	4013      	ands	r3, r2
 8006358:	60fb      	str	r3, [r7, #12]
 800635a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800635c:	183b      	adds	r3, r7, r0
 800635e:	2201      	movs	r2, #1
 8006360:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006362:	4b19      	ldr	r3, [pc, #100]	; (80063c8 <HAL_RCC_OscConfig+0x340>)
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	2380      	movs	r3, #128	; 0x80
 8006368:	005b      	lsls	r3, r3, #1
 800636a:	4013      	ands	r3, r2
 800636c:	d11a      	bne.n	80063a4 <HAL_RCC_OscConfig+0x31c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800636e:	4b16      	ldr	r3, [pc, #88]	; (80063c8 <HAL_RCC_OscConfig+0x340>)
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	4b15      	ldr	r3, [pc, #84]	; (80063c8 <HAL_RCC_OscConfig+0x340>)
 8006374:	2180      	movs	r1, #128	; 0x80
 8006376:	0049      	lsls	r1, r1, #1
 8006378:	430a      	orrs	r2, r1
 800637a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800637c:	f7fe fa50 	bl	8004820 <HAL_GetTick>
 8006380:	0003      	movs	r3, r0
 8006382:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006384:	e008      	b.n	8006398 <HAL_RCC_OscConfig+0x310>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006386:	f7fe fa4b 	bl	8004820 <HAL_GetTick>
 800638a:	0002      	movs	r2, r0
 800638c:	69bb      	ldr	r3, [r7, #24]
 800638e:	1ad3      	subs	r3, r2, r3
 8006390:	2b64      	cmp	r3, #100	; 0x64
 8006392:	d901      	bls.n	8006398 <HAL_RCC_OscConfig+0x310>
        {
          return HAL_TIMEOUT;
 8006394:	2303      	movs	r3, #3
 8006396:	e186      	b.n	80066a6 <HAL_RCC_OscConfig+0x61e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006398:	4b0b      	ldr	r3, [pc, #44]	; (80063c8 <HAL_RCC_OscConfig+0x340>)
 800639a:	681a      	ldr	r2, [r3, #0]
 800639c:	2380      	movs	r3, #128	; 0x80
 800639e:	005b      	lsls	r3, r3, #1
 80063a0:	4013      	ands	r3, r2
 80063a2:	d0f0      	beq.n	8006386 <HAL_RCC_OscConfig+0x2fe>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	689b      	ldr	r3, [r3, #8]
 80063a8:	2b01      	cmp	r3, #1
 80063aa:	d10f      	bne.n	80063cc <HAL_RCC_OscConfig+0x344>
 80063ac:	4b03      	ldr	r3, [pc, #12]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 80063ae:	6a1a      	ldr	r2, [r3, #32]
 80063b0:	4b02      	ldr	r3, [pc, #8]	; (80063bc <HAL_RCC_OscConfig+0x334>)
 80063b2:	2101      	movs	r1, #1
 80063b4:	430a      	orrs	r2, r1
 80063b6:	621a      	str	r2, [r3, #32]
 80063b8:	e036      	b.n	8006428 <HAL_RCC_OscConfig+0x3a0>
 80063ba:	46c0      	nop			; (mov r8, r8)
 80063bc:	40021000 	.word	0x40021000
 80063c0:	fffeffff 	.word	0xfffeffff
 80063c4:	fffbffff 	.word	0xfffbffff
 80063c8:	40007000 	.word	0x40007000
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	689b      	ldr	r3, [r3, #8]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d10c      	bne.n	80063ee <HAL_RCC_OscConfig+0x366>
 80063d4:	4bb6      	ldr	r3, [pc, #728]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 80063d6:	6a1a      	ldr	r2, [r3, #32]
 80063d8:	4bb5      	ldr	r3, [pc, #724]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 80063da:	2101      	movs	r1, #1
 80063dc:	438a      	bics	r2, r1
 80063de:	621a      	str	r2, [r3, #32]
 80063e0:	4bb3      	ldr	r3, [pc, #716]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 80063e2:	6a1a      	ldr	r2, [r3, #32]
 80063e4:	4bb2      	ldr	r3, [pc, #712]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 80063e6:	2104      	movs	r1, #4
 80063e8:	438a      	bics	r2, r1
 80063ea:	621a      	str	r2, [r3, #32]
 80063ec:	e01c      	b.n	8006428 <HAL_RCC_OscConfig+0x3a0>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	689b      	ldr	r3, [r3, #8]
 80063f2:	2b05      	cmp	r3, #5
 80063f4:	d10c      	bne.n	8006410 <HAL_RCC_OscConfig+0x388>
 80063f6:	4bae      	ldr	r3, [pc, #696]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 80063f8:	6a1a      	ldr	r2, [r3, #32]
 80063fa:	4bad      	ldr	r3, [pc, #692]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 80063fc:	2104      	movs	r1, #4
 80063fe:	430a      	orrs	r2, r1
 8006400:	621a      	str	r2, [r3, #32]
 8006402:	4bab      	ldr	r3, [pc, #684]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 8006404:	6a1a      	ldr	r2, [r3, #32]
 8006406:	4baa      	ldr	r3, [pc, #680]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 8006408:	2101      	movs	r1, #1
 800640a:	430a      	orrs	r2, r1
 800640c:	621a      	str	r2, [r3, #32]
 800640e:	e00b      	b.n	8006428 <HAL_RCC_OscConfig+0x3a0>
 8006410:	4ba7      	ldr	r3, [pc, #668]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 8006412:	6a1a      	ldr	r2, [r3, #32]
 8006414:	4ba6      	ldr	r3, [pc, #664]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 8006416:	2101      	movs	r1, #1
 8006418:	438a      	bics	r2, r1
 800641a:	621a      	str	r2, [r3, #32]
 800641c:	4ba4      	ldr	r3, [pc, #656]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 800641e:	6a1a      	ldr	r2, [r3, #32]
 8006420:	4ba3      	ldr	r3, [pc, #652]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 8006422:	2104      	movs	r1, #4
 8006424:	438a      	bics	r2, r1
 8006426:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	689b      	ldr	r3, [r3, #8]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d014      	beq.n	800645a <HAL_RCC_OscConfig+0x3d2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006430:	f7fe f9f6 	bl	8004820 <HAL_GetTick>
 8006434:	0003      	movs	r3, r0
 8006436:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006438:	e009      	b.n	800644e <HAL_RCC_OscConfig+0x3c6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800643a:	f7fe f9f1 	bl	8004820 <HAL_GetTick>
 800643e:	0002      	movs	r2, r0
 8006440:	69bb      	ldr	r3, [r7, #24]
 8006442:	1ad3      	subs	r3, r2, r3
 8006444:	4a9b      	ldr	r2, [pc, #620]	; (80066b4 <HAL_RCC_OscConfig+0x62c>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d901      	bls.n	800644e <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
 800644a:	2303      	movs	r3, #3
 800644c:	e12b      	b.n	80066a6 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800644e:	4b98      	ldr	r3, [pc, #608]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 8006450:	6a1b      	ldr	r3, [r3, #32]
 8006452:	2202      	movs	r2, #2
 8006454:	4013      	ands	r3, r2
 8006456:	d0f0      	beq.n	800643a <HAL_RCC_OscConfig+0x3b2>
 8006458:	e013      	b.n	8006482 <HAL_RCC_OscConfig+0x3fa>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800645a:	f7fe f9e1 	bl	8004820 <HAL_GetTick>
 800645e:	0003      	movs	r3, r0
 8006460:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006462:	e009      	b.n	8006478 <HAL_RCC_OscConfig+0x3f0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006464:	f7fe f9dc 	bl	8004820 <HAL_GetTick>
 8006468:	0002      	movs	r2, r0
 800646a:	69bb      	ldr	r3, [r7, #24]
 800646c:	1ad3      	subs	r3, r2, r3
 800646e:	4a91      	ldr	r2, [pc, #580]	; (80066b4 <HAL_RCC_OscConfig+0x62c>)
 8006470:	4293      	cmp	r3, r2
 8006472:	d901      	bls.n	8006478 <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 8006474:	2303      	movs	r3, #3
 8006476:	e116      	b.n	80066a6 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006478:	4b8d      	ldr	r3, [pc, #564]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 800647a:	6a1b      	ldr	r3, [r3, #32]
 800647c:	2202      	movs	r2, #2
 800647e:	4013      	ands	r3, r2
 8006480:	d1f0      	bne.n	8006464 <HAL_RCC_OscConfig+0x3dc>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006482:	231f      	movs	r3, #31
 8006484:	18fb      	adds	r3, r7, r3
 8006486:	781b      	ldrb	r3, [r3, #0]
 8006488:	2b01      	cmp	r3, #1
 800648a:	d105      	bne.n	8006498 <HAL_RCC_OscConfig+0x410>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800648c:	4b88      	ldr	r3, [pc, #544]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 800648e:	69da      	ldr	r2, [r3, #28]
 8006490:	4b87      	ldr	r3, [pc, #540]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 8006492:	4989      	ldr	r1, [pc, #548]	; (80066b8 <HAL_RCC_OscConfig+0x630>)
 8006494:	400a      	ands	r2, r1
 8006496:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	2210      	movs	r2, #16
 800649e:	4013      	ands	r3, r2
 80064a0:	d063      	beq.n	800656a <HAL_RCC_OscConfig+0x4e2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	695b      	ldr	r3, [r3, #20]
 80064a6:	2b01      	cmp	r3, #1
 80064a8:	d12a      	bne.n	8006500 <HAL_RCC_OscConfig+0x478>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80064aa:	4b81      	ldr	r3, [pc, #516]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 80064ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80064ae:	4b80      	ldr	r3, [pc, #512]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 80064b0:	2104      	movs	r1, #4
 80064b2:	430a      	orrs	r2, r1
 80064b4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80064b6:	4b7e      	ldr	r3, [pc, #504]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 80064b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80064ba:	4b7d      	ldr	r3, [pc, #500]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 80064bc:	2101      	movs	r1, #1
 80064be:	430a      	orrs	r2, r1
 80064c0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80064c2:	f7fe f9ad 	bl	8004820 <HAL_GetTick>
 80064c6:	0003      	movs	r3, r0
 80064c8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80064ca:	e008      	b.n	80064de <HAL_RCC_OscConfig+0x456>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80064cc:	f7fe f9a8 	bl	8004820 <HAL_GetTick>
 80064d0:	0002      	movs	r2, r0
 80064d2:	69bb      	ldr	r3, [r7, #24]
 80064d4:	1ad3      	subs	r3, r2, r3
 80064d6:	2b02      	cmp	r3, #2
 80064d8:	d901      	bls.n	80064de <HAL_RCC_OscConfig+0x456>
        {
          return HAL_TIMEOUT;
 80064da:	2303      	movs	r3, #3
 80064dc:	e0e3      	b.n	80066a6 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80064de:	4b74      	ldr	r3, [pc, #464]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 80064e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064e2:	2202      	movs	r2, #2
 80064e4:	4013      	ands	r3, r2
 80064e6:	d0f1      	beq.n	80064cc <HAL_RCC_OscConfig+0x444>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80064e8:	4b71      	ldr	r3, [pc, #452]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 80064ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064ec:	22f8      	movs	r2, #248	; 0xf8
 80064ee:	4393      	bics	r3, r2
 80064f0:	0019      	movs	r1, r3
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	699b      	ldr	r3, [r3, #24]
 80064f6:	00da      	lsls	r2, r3, #3
 80064f8:	4b6d      	ldr	r3, [pc, #436]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 80064fa:	430a      	orrs	r2, r1
 80064fc:	635a      	str	r2, [r3, #52]	; 0x34
 80064fe:	e034      	b.n	800656a <HAL_RCC_OscConfig+0x4e2>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	695b      	ldr	r3, [r3, #20]
 8006504:	3305      	adds	r3, #5
 8006506:	d111      	bne.n	800652c <HAL_RCC_OscConfig+0x4a4>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8006508:	4b69      	ldr	r3, [pc, #420]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 800650a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800650c:	4b68      	ldr	r3, [pc, #416]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 800650e:	2104      	movs	r1, #4
 8006510:	438a      	bics	r2, r1
 8006512:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8006514:	4b66      	ldr	r3, [pc, #408]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 8006516:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006518:	22f8      	movs	r2, #248	; 0xf8
 800651a:	4393      	bics	r3, r2
 800651c:	0019      	movs	r1, r3
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	699b      	ldr	r3, [r3, #24]
 8006522:	00da      	lsls	r2, r3, #3
 8006524:	4b62      	ldr	r3, [pc, #392]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 8006526:	430a      	orrs	r2, r1
 8006528:	635a      	str	r2, [r3, #52]	; 0x34
 800652a:	e01e      	b.n	800656a <HAL_RCC_OscConfig+0x4e2>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800652c:	4b60      	ldr	r3, [pc, #384]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 800652e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006530:	4b5f      	ldr	r3, [pc, #380]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 8006532:	2104      	movs	r1, #4
 8006534:	430a      	orrs	r2, r1
 8006536:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8006538:	4b5d      	ldr	r3, [pc, #372]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 800653a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800653c:	4b5c      	ldr	r3, [pc, #368]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 800653e:	2101      	movs	r1, #1
 8006540:	438a      	bics	r2, r1
 8006542:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006544:	f7fe f96c 	bl	8004820 <HAL_GetTick>
 8006548:	0003      	movs	r3, r0
 800654a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800654c:	e008      	b.n	8006560 <HAL_RCC_OscConfig+0x4d8>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800654e:	f7fe f967 	bl	8004820 <HAL_GetTick>
 8006552:	0002      	movs	r2, r0
 8006554:	69bb      	ldr	r3, [r7, #24]
 8006556:	1ad3      	subs	r3, r2, r3
 8006558:	2b02      	cmp	r3, #2
 800655a:	d901      	bls.n	8006560 <HAL_RCC_OscConfig+0x4d8>
        {
          return HAL_TIMEOUT;
 800655c:	2303      	movs	r3, #3
 800655e:	e0a2      	b.n	80066a6 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8006560:	4b53      	ldr	r3, [pc, #332]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 8006562:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006564:	2202      	movs	r2, #2
 8006566:	4013      	ands	r3, r2
 8006568:	d1f1      	bne.n	800654e <HAL_RCC_OscConfig+0x4c6>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6a1b      	ldr	r3, [r3, #32]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d100      	bne.n	8006574 <HAL_RCC_OscConfig+0x4ec>
 8006572:	e097      	b.n	80066a4 <HAL_RCC_OscConfig+0x61c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006574:	4b4e      	ldr	r3, [pc, #312]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 8006576:	685b      	ldr	r3, [r3, #4]
 8006578:	220c      	movs	r2, #12
 800657a:	4013      	ands	r3, r2
 800657c:	2b08      	cmp	r3, #8
 800657e:	d100      	bne.n	8006582 <HAL_RCC_OscConfig+0x4fa>
 8006580:	e06b      	b.n	800665a <HAL_RCC_OscConfig+0x5d2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6a1b      	ldr	r3, [r3, #32]
 8006586:	2b02      	cmp	r3, #2
 8006588:	d14c      	bne.n	8006624 <HAL_RCC_OscConfig+0x59c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800658a:	4b49      	ldr	r3, [pc, #292]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 800658c:	681a      	ldr	r2, [r3, #0]
 800658e:	4b48      	ldr	r3, [pc, #288]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 8006590:	494a      	ldr	r1, [pc, #296]	; (80066bc <HAL_RCC_OscConfig+0x634>)
 8006592:	400a      	ands	r2, r1
 8006594:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006596:	f7fe f943 	bl	8004820 <HAL_GetTick>
 800659a:	0003      	movs	r3, r0
 800659c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800659e:	e008      	b.n	80065b2 <HAL_RCC_OscConfig+0x52a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80065a0:	f7fe f93e 	bl	8004820 <HAL_GetTick>
 80065a4:	0002      	movs	r2, r0
 80065a6:	69bb      	ldr	r3, [r7, #24]
 80065a8:	1ad3      	subs	r3, r2, r3
 80065aa:	2b02      	cmp	r3, #2
 80065ac:	d901      	bls.n	80065b2 <HAL_RCC_OscConfig+0x52a>
          {
            return HAL_TIMEOUT;
 80065ae:	2303      	movs	r3, #3
 80065b0:	e079      	b.n	80066a6 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80065b2:	4b3f      	ldr	r3, [pc, #252]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 80065b4:	681a      	ldr	r2, [r3, #0]
 80065b6:	2380      	movs	r3, #128	; 0x80
 80065b8:	049b      	lsls	r3, r3, #18
 80065ba:	4013      	ands	r3, r2
 80065bc:	d1f0      	bne.n	80065a0 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80065be:	4b3c      	ldr	r3, [pc, #240]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 80065c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065c2:	220f      	movs	r2, #15
 80065c4:	4393      	bics	r3, r2
 80065c6:	0019      	movs	r1, r3
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065cc:	4b38      	ldr	r3, [pc, #224]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 80065ce:	430a      	orrs	r2, r1
 80065d0:	62da      	str	r2, [r3, #44]	; 0x2c
 80065d2:	4b37      	ldr	r3, [pc, #220]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 80065d4:	685b      	ldr	r3, [r3, #4]
 80065d6:	4a3a      	ldr	r2, [pc, #232]	; (80066c0 <HAL_RCC_OscConfig+0x638>)
 80065d8:	4013      	ands	r3, r2
 80065da:	0019      	movs	r1, r3
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065e4:	431a      	orrs	r2, r3
 80065e6:	4b32      	ldr	r3, [pc, #200]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 80065e8:	430a      	orrs	r2, r1
 80065ea:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80065ec:	4b30      	ldr	r3, [pc, #192]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 80065ee:	681a      	ldr	r2, [r3, #0]
 80065f0:	4b2f      	ldr	r3, [pc, #188]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 80065f2:	2180      	movs	r1, #128	; 0x80
 80065f4:	0449      	lsls	r1, r1, #17
 80065f6:	430a      	orrs	r2, r1
 80065f8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065fa:	f7fe f911 	bl	8004820 <HAL_GetTick>
 80065fe:	0003      	movs	r3, r0
 8006600:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006602:	e008      	b.n	8006616 <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006604:	f7fe f90c 	bl	8004820 <HAL_GetTick>
 8006608:	0002      	movs	r2, r0
 800660a:	69bb      	ldr	r3, [r7, #24]
 800660c:	1ad3      	subs	r3, r2, r3
 800660e:	2b02      	cmp	r3, #2
 8006610:	d901      	bls.n	8006616 <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 8006612:	2303      	movs	r3, #3
 8006614:	e047      	b.n	80066a6 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006616:	4b26      	ldr	r3, [pc, #152]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 8006618:	681a      	ldr	r2, [r3, #0]
 800661a:	2380      	movs	r3, #128	; 0x80
 800661c:	049b      	lsls	r3, r3, #18
 800661e:	4013      	ands	r3, r2
 8006620:	d0f0      	beq.n	8006604 <HAL_RCC_OscConfig+0x57c>
 8006622:	e03f      	b.n	80066a4 <HAL_RCC_OscConfig+0x61c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006624:	4b22      	ldr	r3, [pc, #136]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 8006626:	681a      	ldr	r2, [r3, #0]
 8006628:	4b21      	ldr	r3, [pc, #132]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 800662a:	4924      	ldr	r1, [pc, #144]	; (80066bc <HAL_RCC_OscConfig+0x634>)
 800662c:	400a      	ands	r2, r1
 800662e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006630:	f7fe f8f6 	bl	8004820 <HAL_GetTick>
 8006634:	0003      	movs	r3, r0
 8006636:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006638:	e008      	b.n	800664c <HAL_RCC_OscConfig+0x5c4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800663a:	f7fe f8f1 	bl	8004820 <HAL_GetTick>
 800663e:	0002      	movs	r2, r0
 8006640:	69bb      	ldr	r3, [r7, #24]
 8006642:	1ad3      	subs	r3, r2, r3
 8006644:	2b02      	cmp	r3, #2
 8006646:	d901      	bls.n	800664c <HAL_RCC_OscConfig+0x5c4>
          {
            return HAL_TIMEOUT;
 8006648:	2303      	movs	r3, #3
 800664a:	e02c      	b.n	80066a6 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800664c:	4b18      	ldr	r3, [pc, #96]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 800664e:	681a      	ldr	r2, [r3, #0]
 8006650:	2380      	movs	r3, #128	; 0x80
 8006652:	049b      	lsls	r3, r3, #18
 8006654:	4013      	ands	r3, r2
 8006656:	d1f0      	bne.n	800663a <HAL_RCC_OscConfig+0x5b2>
 8006658:	e024      	b.n	80066a4 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6a1b      	ldr	r3, [r3, #32]
 800665e:	2b01      	cmp	r3, #1
 8006660:	d101      	bne.n	8006666 <HAL_RCC_OscConfig+0x5de>
      {
        return HAL_ERROR;
 8006662:	2301      	movs	r3, #1
 8006664:	e01f      	b.n	80066a6 <HAL_RCC_OscConfig+0x61e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8006666:	4b12      	ldr	r3, [pc, #72]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800666c:	4b10      	ldr	r3, [pc, #64]	; (80066b0 <HAL_RCC_OscConfig+0x628>)
 800666e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006670:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006672:	697a      	ldr	r2, [r7, #20]
 8006674:	23c0      	movs	r3, #192	; 0xc0
 8006676:	025b      	lsls	r3, r3, #9
 8006678:	401a      	ands	r2, r3
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800667e:	429a      	cmp	r2, r3
 8006680:	d10e      	bne.n	80066a0 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8006682:	693b      	ldr	r3, [r7, #16]
 8006684:	220f      	movs	r2, #15
 8006686:	401a      	ands	r2, r3
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800668c:	429a      	cmp	r2, r3
 800668e:	d107      	bne.n	80066a0 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8006690:	697a      	ldr	r2, [r7, #20]
 8006692:	23f0      	movs	r3, #240	; 0xf0
 8006694:	039b      	lsls	r3, r3, #14
 8006696:	401a      	ands	r2, r3
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800669c:	429a      	cmp	r2, r3
 800669e:	d001      	beq.n	80066a4 <HAL_RCC_OscConfig+0x61c>
        {
          return HAL_ERROR;
 80066a0:	2301      	movs	r3, #1
 80066a2:	e000      	b.n	80066a6 <HAL_RCC_OscConfig+0x61e>
        }
      }
    }
  }

  return HAL_OK;
 80066a4:	2300      	movs	r3, #0
}
 80066a6:	0018      	movs	r0, r3
 80066a8:	46bd      	mov	sp, r7
 80066aa:	b008      	add	sp, #32
 80066ac:	bd80      	pop	{r7, pc}
 80066ae:	46c0      	nop			; (mov r8, r8)
 80066b0:	40021000 	.word	0x40021000
 80066b4:	00001388 	.word	0x00001388
 80066b8:	efffffff 	.word	0xefffffff
 80066bc:	feffffff 	.word	0xfeffffff
 80066c0:	ffc27fff 	.word	0xffc27fff

080066c4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b084      	sub	sp, #16
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
 80066cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d101      	bne.n	80066d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80066d4:	2301      	movs	r3, #1
 80066d6:	e0b3      	b.n	8006840 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80066d8:	4b5b      	ldr	r3, [pc, #364]	; (8006848 <HAL_RCC_ClockConfig+0x184>)
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	2201      	movs	r2, #1
 80066de:	4013      	ands	r3, r2
 80066e0:	683a      	ldr	r2, [r7, #0]
 80066e2:	429a      	cmp	r2, r3
 80066e4:	d911      	bls.n	800670a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066e6:	4b58      	ldr	r3, [pc, #352]	; (8006848 <HAL_RCC_ClockConfig+0x184>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	2201      	movs	r2, #1
 80066ec:	4393      	bics	r3, r2
 80066ee:	0019      	movs	r1, r3
 80066f0:	4b55      	ldr	r3, [pc, #340]	; (8006848 <HAL_RCC_ClockConfig+0x184>)
 80066f2:	683a      	ldr	r2, [r7, #0]
 80066f4:	430a      	orrs	r2, r1
 80066f6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80066f8:	4b53      	ldr	r3, [pc, #332]	; (8006848 <HAL_RCC_ClockConfig+0x184>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	2201      	movs	r2, #1
 80066fe:	4013      	ands	r3, r2
 8006700:	683a      	ldr	r2, [r7, #0]
 8006702:	429a      	cmp	r2, r3
 8006704:	d001      	beq.n	800670a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8006706:	2301      	movs	r3, #1
 8006708:	e09a      	b.n	8006840 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	2202      	movs	r2, #2
 8006710:	4013      	ands	r3, r2
 8006712:	d015      	beq.n	8006740 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	2204      	movs	r2, #4
 800671a:	4013      	ands	r3, r2
 800671c:	d006      	beq.n	800672c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800671e:	4b4b      	ldr	r3, [pc, #300]	; (800684c <HAL_RCC_ClockConfig+0x188>)
 8006720:	685a      	ldr	r2, [r3, #4]
 8006722:	4b4a      	ldr	r3, [pc, #296]	; (800684c <HAL_RCC_ClockConfig+0x188>)
 8006724:	21e0      	movs	r1, #224	; 0xe0
 8006726:	00c9      	lsls	r1, r1, #3
 8006728:	430a      	orrs	r2, r1
 800672a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800672c:	4b47      	ldr	r3, [pc, #284]	; (800684c <HAL_RCC_ClockConfig+0x188>)
 800672e:	685b      	ldr	r3, [r3, #4]
 8006730:	22f0      	movs	r2, #240	; 0xf0
 8006732:	4393      	bics	r3, r2
 8006734:	0019      	movs	r1, r3
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	689a      	ldr	r2, [r3, #8]
 800673a:	4b44      	ldr	r3, [pc, #272]	; (800684c <HAL_RCC_ClockConfig+0x188>)
 800673c:	430a      	orrs	r2, r1
 800673e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	2201      	movs	r2, #1
 8006746:	4013      	ands	r3, r2
 8006748:	d040      	beq.n	80067cc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	2b01      	cmp	r3, #1
 8006750:	d107      	bne.n	8006762 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006752:	4b3e      	ldr	r3, [pc, #248]	; (800684c <HAL_RCC_ClockConfig+0x188>)
 8006754:	681a      	ldr	r2, [r3, #0]
 8006756:	2380      	movs	r3, #128	; 0x80
 8006758:	029b      	lsls	r3, r3, #10
 800675a:	4013      	ands	r3, r2
 800675c:	d114      	bne.n	8006788 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800675e:	2301      	movs	r3, #1
 8006760:	e06e      	b.n	8006840 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	2b02      	cmp	r3, #2
 8006768:	d107      	bne.n	800677a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800676a:	4b38      	ldr	r3, [pc, #224]	; (800684c <HAL_RCC_ClockConfig+0x188>)
 800676c:	681a      	ldr	r2, [r3, #0]
 800676e:	2380      	movs	r3, #128	; 0x80
 8006770:	049b      	lsls	r3, r3, #18
 8006772:	4013      	ands	r3, r2
 8006774:	d108      	bne.n	8006788 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8006776:	2301      	movs	r3, #1
 8006778:	e062      	b.n	8006840 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800677a:	4b34      	ldr	r3, [pc, #208]	; (800684c <HAL_RCC_ClockConfig+0x188>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	2202      	movs	r2, #2
 8006780:	4013      	ands	r3, r2
 8006782:	d101      	bne.n	8006788 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8006784:	2301      	movs	r3, #1
 8006786:	e05b      	b.n	8006840 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006788:	4b30      	ldr	r3, [pc, #192]	; (800684c <HAL_RCC_ClockConfig+0x188>)
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	2203      	movs	r2, #3
 800678e:	4393      	bics	r3, r2
 8006790:	0019      	movs	r1, r3
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	685a      	ldr	r2, [r3, #4]
 8006796:	4b2d      	ldr	r3, [pc, #180]	; (800684c <HAL_RCC_ClockConfig+0x188>)
 8006798:	430a      	orrs	r2, r1
 800679a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800679c:	f7fe f840 	bl	8004820 <HAL_GetTick>
 80067a0:	0003      	movs	r3, r0
 80067a2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067a4:	e009      	b.n	80067ba <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80067a6:	f7fe f83b 	bl	8004820 <HAL_GetTick>
 80067aa:	0002      	movs	r2, r0
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	1ad3      	subs	r3, r2, r3
 80067b0:	4a27      	ldr	r2, [pc, #156]	; (8006850 <HAL_RCC_ClockConfig+0x18c>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d901      	bls.n	80067ba <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80067b6:	2303      	movs	r3, #3
 80067b8:	e042      	b.n	8006840 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067ba:	4b24      	ldr	r3, [pc, #144]	; (800684c <HAL_RCC_ClockConfig+0x188>)
 80067bc:	685b      	ldr	r3, [r3, #4]
 80067be:	220c      	movs	r2, #12
 80067c0:	401a      	ands	r2, r3
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	685b      	ldr	r3, [r3, #4]
 80067c6:	009b      	lsls	r3, r3, #2
 80067c8:	429a      	cmp	r2, r3
 80067ca:	d1ec      	bne.n	80067a6 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80067cc:	4b1e      	ldr	r3, [pc, #120]	; (8006848 <HAL_RCC_ClockConfig+0x184>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	2201      	movs	r2, #1
 80067d2:	4013      	ands	r3, r2
 80067d4:	683a      	ldr	r2, [r7, #0]
 80067d6:	429a      	cmp	r2, r3
 80067d8:	d211      	bcs.n	80067fe <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80067da:	4b1b      	ldr	r3, [pc, #108]	; (8006848 <HAL_RCC_ClockConfig+0x184>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	2201      	movs	r2, #1
 80067e0:	4393      	bics	r3, r2
 80067e2:	0019      	movs	r1, r3
 80067e4:	4b18      	ldr	r3, [pc, #96]	; (8006848 <HAL_RCC_ClockConfig+0x184>)
 80067e6:	683a      	ldr	r2, [r7, #0]
 80067e8:	430a      	orrs	r2, r1
 80067ea:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80067ec:	4b16      	ldr	r3, [pc, #88]	; (8006848 <HAL_RCC_ClockConfig+0x184>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	2201      	movs	r2, #1
 80067f2:	4013      	ands	r3, r2
 80067f4:	683a      	ldr	r2, [r7, #0]
 80067f6:	429a      	cmp	r2, r3
 80067f8:	d001      	beq.n	80067fe <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80067fa:	2301      	movs	r3, #1
 80067fc:	e020      	b.n	8006840 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	2204      	movs	r2, #4
 8006804:	4013      	ands	r3, r2
 8006806:	d009      	beq.n	800681c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8006808:	4b10      	ldr	r3, [pc, #64]	; (800684c <HAL_RCC_ClockConfig+0x188>)
 800680a:	685b      	ldr	r3, [r3, #4]
 800680c:	4a11      	ldr	r2, [pc, #68]	; (8006854 <HAL_RCC_ClockConfig+0x190>)
 800680e:	4013      	ands	r3, r2
 8006810:	0019      	movs	r1, r3
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	68da      	ldr	r2, [r3, #12]
 8006816:	4b0d      	ldr	r3, [pc, #52]	; (800684c <HAL_RCC_ClockConfig+0x188>)
 8006818:	430a      	orrs	r2, r1
 800681a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800681c:	f000 f820 	bl	8006860 <HAL_RCC_GetSysClockFreq>
 8006820:	0001      	movs	r1, r0
 8006822:	4b0a      	ldr	r3, [pc, #40]	; (800684c <HAL_RCC_ClockConfig+0x188>)
 8006824:	685b      	ldr	r3, [r3, #4]
 8006826:	091b      	lsrs	r3, r3, #4
 8006828:	220f      	movs	r2, #15
 800682a:	4013      	ands	r3, r2
 800682c:	4a0a      	ldr	r2, [pc, #40]	; (8006858 <HAL_RCC_ClockConfig+0x194>)
 800682e:	5cd3      	ldrb	r3, [r2, r3]
 8006830:	000a      	movs	r2, r1
 8006832:	40da      	lsrs	r2, r3
 8006834:	4b09      	ldr	r3, [pc, #36]	; (800685c <HAL_RCC_ClockConfig+0x198>)
 8006836:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8006838:	2003      	movs	r0, #3
 800683a:	f7fd fe2d 	bl	8004498 <HAL_InitTick>
  
  return HAL_OK;
 800683e:	2300      	movs	r3, #0
}
 8006840:	0018      	movs	r0, r3
 8006842:	46bd      	mov	sp, r7
 8006844:	b004      	add	sp, #16
 8006846:	bd80      	pop	{r7, pc}
 8006848:	40022000 	.word	0x40022000
 800684c:	40021000 	.word	0x40021000
 8006850:	00001388 	.word	0x00001388
 8006854:	fffff8ff 	.word	0xfffff8ff
 8006858:	080132e8 	.word	0x080132e8
 800685c:	20000064 	.word	0x20000064

08006860 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006860:	b590      	push	{r4, r7, lr}
 8006862:	b08f      	sub	sp, #60	; 0x3c
 8006864:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8006866:	2314      	movs	r3, #20
 8006868:	18fb      	adds	r3, r7, r3
 800686a:	4a2c      	ldr	r2, [pc, #176]	; (800691c <HAL_RCC_GetSysClockFreq+0xbc>)
 800686c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800686e:	c313      	stmia	r3!, {r0, r1, r4}
 8006870:	6812      	ldr	r2, [r2, #0]
 8006872:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8006874:	1d3b      	adds	r3, r7, #4
 8006876:	4a2a      	ldr	r2, [pc, #168]	; (8006920 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006878:	ca13      	ldmia	r2!, {r0, r1, r4}
 800687a:	c313      	stmia	r3!, {r0, r1, r4}
 800687c:	6812      	ldr	r2, [r2, #0]
 800687e:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006880:	2300      	movs	r3, #0
 8006882:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006884:	2300      	movs	r3, #0
 8006886:	62bb      	str	r3, [r7, #40]	; 0x28
 8006888:	2300      	movs	r3, #0
 800688a:	637b      	str	r3, [r7, #52]	; 0x34
 800688c:	2300      	movs	r3, #0
 800688e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8006890:	2300      	movs	r3, #0
 8006892:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8006894:	4b23      	ldr	r3, [pc, #140]	; (8006924 <HAL_RCC_GetSysClockFreq+0xc4>)
 8006896:	685b      	ldr	r3, [r3, #4]
 8006898:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800689a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800689c:	220c      	movs	r2, #12
 800689e:	4013      	ands	r3, r2
 80068a0:	2b04      	cmp	r3, #4
 80068a2:	d002      	beq.n	80068aa <HAL_RCC_GetSysClockFreq+0x4a>
 80068a4:	2b08      	cmp	r3, #8
 80068a6:	d003      	beq.n	80068b0 <HAL_RCC_GetSysClockFreq+0x50>
 80068a8:	e02f      	b.n	800690a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80068aa:	4b1f      	ldr	r3, [pc, #124]	; (8006928 <HAL_RCC_GetSysClockFreq+0xc8>)
 80068ac:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80068ae:	e02f      	b.n	8006910 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80068b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068b2:	0c9b      	lsrs	r3, r3, #18
 80068b4:	220f      	movs	r2, #15
 80068b6:	4013      	ands	r3, r2
 80068b8:	2214      	movs	r2, #20
 80068ba:	18ba      	adds	r2, r7, r2
 80068bc:	5cd3      	ldrb	r3, [r2, r3]
 80068be:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80068c0:	4b18      	ldr	r3, [pc, #96]	; (8006924 <HAL_RCC_GetSysClockFreq+0xc4>)
 80068c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068c4:	220f      	movs	r2, #15
 80068c6:	4013      	ands	r3, r2
 80068c8:	1d3a      	adds	r2, r7, #4
 80068ca:	5cd3      	ldrb	r3, [r2, r3]
 80068cc:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80068ce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80068d0:	23c0      	movs	r3, #192	; 0xc0
 80068d2:	025b      	lsls	r3, r3, #9
 80068d4:	401a      	ands	r2, r3
 80068d6:	2380      	movs	r3, #128	; 0x80
 80068d8:	025b      	lsls	r3, r3, #9
 80068da:	429a      	cmp	r2, r3
 80068dc:	d109      	bne.n	80068f2 <HAL_RCC_GetSysClockFreq+0x92>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80068de:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80068e0:	4811      	ldr	r0, [pc, #68]	; (8006928 <HAL_RCC_GetSysClockFreq+0xc8>)
 80068e2:	f7f9 fc2d 	bl	8000140 <__udivsi3>
 80068e6:	0003      	movs	r3, r0
 80068e8:	001a      	movs	r2, r3
 80068ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ec:	4353      	muls	r3, r2
 80068ee:	637b      	str	r3, [r7, #52]	; 0x34
 80068f0:	e008      	b.n	8006904 <HAL_RCC_GetSysClockFreq+0xa4>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80068f2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80068f4:	480c      	ldr	r0, [pc, #48]	; (8006928 <HAL_RCC_GetSysClockFreq+0xc8>)
 80068f6:	f7f9 fc23 	bl	8000140 <__udivsi3>
 80068fa:	0003      	movs	r3, r0
 80068fc:	001a      	movs	r2, r3
 80068fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006900:	4353      	muls	r3, r2
 8006902:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8006904:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006906:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006908:	e002      	b.n	8006910 <HAL_RCC_GetSysClockFreq+0xb0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800690a:	4b07      	ldr	r3, [pc, #28]	; (8006928 <HAL_RCC_GetSysClockFreq+0xc8>)
 800690c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800690e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8006910:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8006912:	0018      	movs	r0, r3
 8006914:	46bd      	mov	sp, r7
 8006916:	b00f      	add	sp, #60	; 0x3c
 8006918:	bd90      	pop	{r4, r7, pc}
 800691a:	46c0      	nop			; (mov r8, r8)
 800691c:	08012bbc 	.word	0x08012bbc
 8006920:	08012bcc 	.word	0x08012bcc
 8006924:	40021000 	.word	0x40021000
 8006928:	007a1200 	.word	0x007a1200

0800692c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006930:	4b02      	ldr	r3, [pc, #8]	; (800693c <HAL_RCC_GetHCLKFreq+0x10>)
 8006932:	681b      	ldr	r3, [r3, #0]
}
 8006934:	0018      	movs	r0, r3
 8006936:	46bd      	mov	sp, r7
 8006938:	bd80      	pop	{r7, pc}
 800693a:	46c0      	nop			; (mov r8, r8)
 800693c:	20000064 	.word	0x20000064

08006940 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8006944:	f7ff fff2 	bl	800692c <HAL_RCC_GetHCLKFreq>
 8006948:	0001      	movs	r1, r0
 800694a:	4b06      	ldr	r3, [pc, #24]	; (8006964 <HAL_RCC_GetPCLK1Freq+0x24>)
 800694c:	685b      	ldr	r3, [r3, #4]
 800694e:	0a1b      	lsrs	r3, r3, #8
 8006950:	2207      	movs	r2, #7
 8006952:	4013      	ands	r3, r2
 8006954:	4a04      	ldr	r2, [pc, #16]	; (8006968 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006956:	5cd3      	ldrb	r3, [r2, r3]
 8006958:	40d9      	lsrs	r1, r3
 800695a:	000b      	movs	r3, r1
}    
 800695c:	0018      	movs	r0, r3
 800695e:	46bd      	mov	sp, r7
 8006960:	bd80      	pop	{r7, pc}
 8006962:	46c0      	nop			; (mov r8, r8)
 8006964:	40021000 	.word	0x40021000
 8006968:	080132f8 	.word	0x080132f8

0800696c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b082      	sub	sp, #8
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
 8006974:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2207      	movs	r2, #7
 800697a:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800697c:	4b0e      	ldr	r3, [pc, #56]	; (80069b8 <HAL_RCC_GetClockConfig+0x4c>)
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	2203      	movs	r2, #3
 8006982:	401a      	ands	r2, r3
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8006988:	4b0b      	ldr	r3, [pc, #44]	; (80069b8 <HAL_RCC_GetClockConfig+0x4c>)
 800698a:	685b      	ldr	r3, [r3, #4]
 800698c:	22f0      	movs	r2, #240	; 0xf0
 800698e:	401a      	ands	r2, r3
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 8006994:	4b08      	ldr	r3, [pc, #32]	; (80069b8 <HAL_RCC_GetClockConfig+0x4c>)
 8006996:	685a      	ldr	r2, [r3, #4]
 8006998:	23e0      	movs	r3, #224	; 0xe0
 800699a:	00db      	lsls	r3, r3, #3
 800699c:	401a      	ands	r2, r3
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	60da      	str	r2, [r3, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 80069a2:	4b06      	ldr	r3, [pc, #24]	; (80069bc <HAL_RCC_GetClockConfig+0x50>)
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	2201      	movs	r2, #1
 80069a8:	401a      	ands	r2, r3
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	601a      	str	r2, [r3, #0]
}
 80069ae:	46c0      	nop			; (mov r8, r8)
 80069b0:	46bd      	mov	sp, r7
 80069b2:	b002      	add	sp, #8
 80069b4:	bd80      	pop	{r7, pc}
 80069b6:	46c0      	nop			; (mov r8, r8)
 80069b8:	40021000 	.word	0x40021000
 80069bc:	40022000 	.word	0x40022000

080069c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b086      	sub	sp, #24
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80069c8:	2300      	movs	r3, #0
 80069ca:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80069cc:	2300      	movs	r3, #0
 80069ce:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681a      	ldr	r2, [r3, #0]
 80069d4:	2380      	movs	r3, #128	; 0x80
 80069d6:	025b      	lsls	r3, r3, #9
 80069d8:	4013      	ands	r3, r2
 80069da:	d100      	bne.n	80069de <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80069dc:	e08e      	b.n	8006afc <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80069de:	2017      	movs	r0, #23
 80069e0:	183b      	adds	r3, r7, r0
 80069e2:	2200      	movs	r2, #0
 80069e4:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80069e6:	4b5f      	ldr	r3, [pc, #380]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80069e8:	69da      	ldr	r2, [r3, #28]
 80069ea:	2380      	movs	r3, #128	; 0x80
 80069ec:	055b      	lsls	r3, r3, #21
 80069ee:	4013      	ands	r3, r2
 80069f0:	d110      	bne.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80069f2:	4b5c      	ldr	r3, [pc, #368]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80069f4:	69da      	ldr	r2, [r3, #28]
 80069f6:	4b5b      	ldr	r3, [pc, #364]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80069f8:	2180      	movs	r1, #128	; 0x80
 80069fa:	0549      	lsls	r1, r1, #21
 80069fc:	430a      	orrs	r2, r1
 80069fe:	61da      	str	r2, [r3, #28]
 8006a00:	4b58      	ldr	r3, [pc, #352]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006a02:	69da      	ldr	r2, [r3, #28]
 8006a04:	2380      	movs	r3, #128	; 0x80
 8006a06:	055b      	lsls	r3, r3, #21
 8006a08:	4013      	ands	r3, r2
 8006a0a:	60bb      	str	r3, [r7, #8]
 8006a0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a0e:	183b      	adds	r3, r7, r0
 8006a10:	2201      	movs	r2, #1
 8006a12:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a14:	4b54      	ldr	r3, [pc, #336]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006a16:	681a      	ldr	r2, [r3, #0]
 8006a18:	2380      	movs	r3, #128	; 0x80
 8006a1a:	005b      	lsls	r3, r3, #1
 8006a1c:	4013      	ands	r3, r2
 8006a1e:	d11a      	bne.n	8006a56 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006a20:	4b51      	ldr	r3, [pc, #324]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006a22:	681a      	ldr	r2, [r3, #0]
 8006a24:	4b50      	ldr	r3, [pc, #320]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006a26:	2180      	movs	r1, #128	; 0x80
 8006a28:	0049      	lsls	r1, r1, #1
 8006a2a:	430a      	orrs	r2, r1
 8006a2c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006a2e:	f7fd fef7 	bl	8004820 <HAL_GetTick>
 8006a32:	0003      	movs	r3, r0
 8006a34:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a36:	e008      	b.n	8006a4a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a38:	f7fd fef2 	bl	8004820 <HAL_GetTick>
 8006a3c:	0002      	movs	r2, r0
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	1ad3      	subs	r3, r2, r3
 8006a42:	2b64      	cmp	r3, #100	; 0x64
 8006a44:	d901      	bls.n	8006a4a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8006a46:	2303      	movs	r3, #3
 8006a48:	e087      	b.n	8006b5a <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a4a:	4b47      	ldr	r3, [pc, #284]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006a4c:	681a      	ldr	r2, [r3, #0]
 8006a4e:	2380      	movs	r3, #128	; 0x80
 8006a50:	005b      	lsls	r3, r3, #1
 8006a52:	4013      	ands	r3, r2
 8006a54:	d0f0      	beq.n	8006a38 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006a56:	4b43      	ldr	r3, [pc, #268]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006a58:	6a1a      	ldr	r2, [r3, #32]
 8006a5a:	23c0      	movs	r3, #192	; 0xc0
 8006a5c:	009b      	lsls	r3, r3, #2
 8006a5e:	4013      	ands	r3, r2
 8006a60:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d034      	beq.n	8006ad2 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	685a      	ldr	r2, [r3, #4]
 8006a6c:	23c0      	movs	r3, #192	; 0xc0
 8006a6e:	009b      	lsls	r3, r3, #2
 8006a70:	4013      	ands	r3, r2
 8006a72:	68fa      	ldr	r2, [r7, #12]
 8006a74:	429a      	cmp	r2, r3
 8006a76:	d02c      	beq.n	8006ad2 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006a78:	4b3a      	ldr	r3, [pc, #232]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006a7a:	6a1b      	ldr	r3, [r3, #32]
 8006a7c:	4a3b      	ldr	r2, [pc, #236]	; (8006b6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006a7e:	4013      	ands	r3, r2
 8006a80:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006a82:	4b38      	ldr	r3, [pc, #224]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006a84:	6a1a      	ldr	r2, [r3, #32]
 8006a86:	4b37      	ldr	r3, [pc, #220]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006a88:	2180      	movs	r1, #128	; 0x80
 8006a8a:	0249      	lsls	r1, r1, #9
 8006a8c:	430a      	orrs	r2, r1
 8006a8e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006a90:	4b34      	ldr	r3, [pc, #208]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006a92:	6a1a      	ldr	r2, [r3, #32]
 8006a94:	4b33      	ldr	r3, [pc, #204]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006a96:	4936      	ldr	r1, [pc, #216]	; (8006b70 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006a98:	400a      	ands	r2, r1
 8006a9a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006a9c:	4b31      	ldr	r3, [pc, #196]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006a9e:	68fa      	ldr	r2, [r7, #12]
 8006aa0:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	2201      	movs	r2, #1
 8006aa6:	4013      	ands	r3, r2
 8006aa8:	d013      	beq.n	8006ad2 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006aaa:	f7fd feb9 	bl	8004820 <HAL_GetTick>
 8006aae:	0003      	movs	r3, r0
 8006ab0:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ab2:	e009      	b.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ab4:	f7fd feb4 	bl	8004820 <HAL_GetTick>
 8006ab8:	0002      	movs	r2, r0
 8006aba:	693b      	ldr	r3, [r7, #16]
 8006abc:	1ad3      	subs	r3, r2, r3
 8006abe:	4a2d      	ldr	r2, [pc, #180]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d901      	bls.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8006ac4:	2303      	movs	r3, #3
 8006ac6:	e048      	b.n	8006b5a <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ac8:	4b26      	ldr	r3, [pc, #152]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006aca:	6a1b      	ldr	r3, [r3, #32]
 8006acc:	2202      	movs	r2, #2
 8006ace:	4013      	ands	r3, r2
 8006ad0:	d0f0      	beq.n	8006ab4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006ad2:	4b24      	ldr	r3, [pc, #144]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006ad4:	6a1b      	ldr	r3, [r3, #32]
 8006ad6:	4a25      	ldr	r2, [pc, #148]	; (8006b6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006ad8:	4013      	ands	r3, r2
 8006ada:	0019      	movs	r1, r3
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	685a      	ldr	r2, [r3, #4]
 8006ae0:	4b20      	ldr	r3, [pc, #128]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006ae2:	430a      	orrs	r2, r1
 8006ae4:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006ae6:	2317      	movs	r3, #23
 8006ae8:	18fb      	adds	r3, r7, r3
 8006aea:	781b      	ldrb	r3, [r3, #0]
 8006aec:	2b01      	cmp	r3, #1
 8006aee:	d105      	bne.n	8006afc <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006af0:	4b1c      	ldr	r3, [pc, #112]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006af2:	69da      	ldr	r2, [r3, #28]
 8006af4:	4b1b      	ldr	r3, [pc, #108]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006af6:	4920      	ldr	r1, [pc, #128]	; (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006af8:	400a      	ands	r2, r1
 8006afa:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	2201      	movs	r2, #1
 8006b02:	4013      	ands	r3, r2
 8006b04:	d009      	beq.n	8006b1a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006b06:	4b17      	ldr	r3, [pc, #92]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b0a:	2203      	movs	r2, #3
 8006b0c:	4393      	bics	r3, r2
 8006b0e:	0019      	movs	r1, r3
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	689a      	ldr	r2, [r3, #8]
 8006b14:	4b13      	ldr	r3, [pc, #76]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006b16:	430a      	orrs	r2, r1
 8006b18:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	2220      	movs	r2, #32
 8006b20:	4013      	ands	r3, r2
 8006b22:	d009      	beq.n	8006b38 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006b24:	4b0f      	ldr	r3, [pc, #60]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b28:	2210      	movs	r2, #16
 8006b2a:	4393      	bics	r3, r2
 8006b2c:	0019      	movs	r1, r3
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	68da      	ldr	r2, [r3, #12]
 8006b32:	4b0c      	ldr	r3, [pc, #48]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006b34:	430a      	orrs	r2, r1
 8006b36:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681a      	ldr	r2, [r3, #0]
 8006b3c:	2380      	movs	r3, #128	; 0x80
 8006b3e:	029b      	lsls	r3, r3, #10
 8006b40:	4013      	ands	r3, r2
 8006b42:	d009      	beq.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006b44:	4b07      	ldr	r3, [pc, #28]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b48:	2280      	movs	r2, #128	; 0x80
 8006b4a:	4393      	bics	r3, r2
 8006b4c:	0019      	movs	r1, r3
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	691a      	ldr	r2, [r3, #16]
 8006b52:	4b04      	ldr	r3, [pc, #16]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006b54:	430a      	orrs	r2, r1
 8006b56:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8006b58:	2300      	movs	r3, #0
}
 8006b5a:	0018      	movs	r0, r3
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	b006      	add	sp, #24
 8006b60:	bd80      	pop	{r7, pc}
 8006b62:	46c0      	nop			; (mov r8, r8)
 8006b64:	40021000 	.word	0x40021000
 8006b68:	40007000 	.word	0x40007000
 8006b6c:	fffffcff 	.word	0xfffffcff
 8006b70:	fffeffff 	.word	0xfffeffff
 8006b74:	00001388 	.word	0x00001388
 8006b78:	efffffff 	.word	0xefffffff

08006b7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b082      	sub	sp, #8
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d101      	bne.n	8006b8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006b8a:	2301      	movs	r3, #1
 8006b8c:	e042      	b.n	8006c14 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	223d      	movs	r2, #61	; 0x3d
 8006b92:	5c9b      	ldrb	r3, [r3, r2]
 8006b94:	b2db      	uxtb	r3, r3
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d107      	bne.n	8006baa <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	223c      	movs	r2, #60	; 0x3c
 8006b9e:	2100      	movs	r1, #0
 8006ba0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	0018      	movs	r0, r3
 8006ba6:	f7fd fbc5 	bl	8004334 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	223d      	movs	r2, #61	; 0x3d
 8006bae:	2102      	movs	r1, #2
 8006bb0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681a      	ldr	r2, [r3, #0]
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	3304      	adds	r3, #4
 8006bba:	0019      	movs	r1, r3
 8006bbc:	0010      	movs	r0, r2
 8006bbe:	f000 fc53 	bl	8007468 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	2246      	movs	r2, #70	; 0x46
 8006bc6:	2101      	movs	r1, #1
 8006bc8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	223e      	movs	r2, #62	; 0x3e
 8006bce:	2101      	movs	r1, #1
 8006bd0:	5499      	strb	r1, [r3, r2]
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	223f      	movs	r2, #63	; 0x3f
 8006bd6:	2101      	movs	r1, #1
 8006bd8:	5499      	strb	r1, [r3, r2]
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2240      	movs	r2, #64	; 0x40
 8006bde:	2101      	movs	r1, #1
 8006be0:	5499      	strb	r1, [r3, r2]
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2241      	movs	r2, #65	; 0x41
 8006be6:	2101      	movs	r1, #1
 8006be8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2242      	movs	r2, #66	; 0x42
 8006bee:	2101      	movs	r1, #1
 8006bf0:	5499      	strb	r1, [r3, r2]
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2243      	movs	r2, #67	; 0x43
 8006bf6:	2101      	movs	r1, #1
 8006bf8:	5499      	strb	r1, [r3, r2]
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2244      	movs	r2, #68	; 0x44
 8006bfe:	2101      	movs	r1, #1
 8006c00:	5499      	strb	r1, [r3, r2]
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2245      	movs	r2, #69	; 0x45
 8006c06:	2101      	movs	r1, #1
 8006c08:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	223d      	movs	r2, #61	; 0x3d
 8006c0e:	2101      	movs	r1, #1
 8006c10:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006c12:	2300      	movs	r3, #0
}
 8006c14:	0018      	movs	r0, r3
 8006c16:	46bd      	mov	sp, r7
 8006c18:	b002      	add	sp, #8
 8006c1a:	bd80      	pop	{r7, pc}

08006c1c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b084      	sub	sp, #16
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	223d      	movs	r2, #61	; 0x3d
 8006c28:	5c9b      	ldrb	r3, [r3, r2]
 8006c2a:	b2db      	uxtb	r3, r3
 8006c2c:	2b01      	cmp	r3, #1
 8006c2e:	d001      	beq.n	8006c34 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006c30:	2301      	movs	r3, #1
 8006c32:	e035      	b.n	8006ca0 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	223d      	movs	r2, #61	; 0x3d
 8006c38:	2102      	movs	r1, #2
 8006c3a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	68da      	ldr	r2, [r3, #12]
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	2101      	movs	r1, #1
 8006c48:	430a      	orrs	r2, r1
 8006c4a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	4a15      	ldr	r2, [pc, #84]	; (8006ca8 <HAL_TIM_Base_Start_IT+0x8c>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d009      	beq.n	8006c6a <HAL_TIM_Base_Start_IT+0x4e>
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	4a14      	ldr	r2, [pc, #80]	; (8006cac <HAL_TIM_Base_Start_IT+0x90>)
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d004      	beq.n	8006c6a <HAL_TIM_Base_Start_IT+0x4e>
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	4a12      	ldr	r2, [pc, #72]	; (8006cb0 <HAL_TIM_Base_Start_IT+0x94>)
 8006c66:	4293      	cmp	r3, r2
 8006c68:	d111      	bne.n	8006c8e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	689b      	ldr	r3, [r3, #8]
 8006c70:	2207      	movs	r2, #7
 8006c72:	4013      	ands	r3, r2
 8006c74:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	2b06      	cmp	r3, #6
 8006c7a:	d010      	beq.n	8006c9e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	681a      	ldr	r2, [r3, #0]
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	2101      	movs	r1, #1
 8006c88:	430a      	orrs	r2, r1
 8006c8a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c8c:	e007      	b.n	8006c9e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	681a      	ldr	r2, [r3, #0]
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	2101      	movs	r1, #1
 8006c9a:	430a      	orrs	r2, r1
 8006c9c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006c9e:	2300      	movs	r3, #0
}
 8006ca0:	0018      	movs	r0, r3
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	b004      	add	sp, #16
 8006ca6:	bd80      	pop	{r7, pc}
 8006ca8:	40012c00 	.word	0x40012c00
 8006cac:	40000400 	.word	0x40000400
 8006cb0:	40014000 	.word	0x40014000

08006cb4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b082      	sub	sp, #8
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d101      	bne.n	8006cc6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	e042      	b.n	8006d4c <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	223d      	movs	r2, #61	; 0x3d
 8006cca:	5c9b      	ldrb	r3, [r3, r2]
 8006ccc:	b2db      	uxtb	r3, r3
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d107      	bne.n	8006ce2 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	223c      	movs	r2, #60	; 0x3c
 8006cd6:	2100      	movs	r1, #0
 8006cd8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	0018      	movs	r0, r3
 8006cde:	f000 f839 	bl	8006d54 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	223d      	movs	r2, #61	; 0x3d
 8006ce6:	2102      	movs	r1, #2
 8006ce8:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681a      	ldr	r2, [r3, #0]
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	3304      	adds	r3, #4
 8006cf2:	0019      	movs	r1, r3
 8006cf4:	0010      	movs	r0, r2
 8006cf6:	f000 fbb7 	bl	8007468 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2246      	movs	r2, #70	; 0x46
 8006cfe:	2101      	movs	r1, #1
 8006d00:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	223e      	movs	r2, #62	; 0x3e
 8006d06:	2101      	movs	r1, #1
 8006d08:	5499      	strb	r1, [r3, r2]
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	223f      	movs	r2, #63	; 0x3f
 8006d0e:	2101      	movs	r1, #1
 8006d10:	5499      	strb	r1, [r3, r2]
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2240      	movs	r2, #64	; 0x40
 8006d16:	2101      	movs	r1, #1
 8006d18:	5499      	strb	r1, [r3, r2]
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2241      	movs	r2, #65	; 0x41
 8006d1e:	2101      	movs	r1, #1
 8006d20:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2242      	movs	r2, #66	; 0x42
 8006d26:	2101      	movs	r1, #1
 8006d28:	5499      	strb	r1, [r3, r2]
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2243      	movs	r2, #67	; 0x43
 8006d2e:	2101      	movs	r1, #1
 8006d30:	5499      	strb	r1, [r3, r2]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2244      	movs	r2, #68	; 0x44
 8006d36:	2101      	movs	r1, #1
 8006d38:	5499      	strb	r1, [r3, r2]
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2245      	movs	r2, #69	; 0x45
 8006d3e:	2101      	movs	r1, #1
 8006d40:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	223d      	movs	r2, #61	; 0x3d
 8006d46:	2101      	movs	r1, #1
 8006d48:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006d4a:	2300      	movs	r3, #0
}
 8006d4c:	0018      	movs	r0, r3
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	b002      	add	sp, #8
 8006d52:	bd80      	pop	{r7, pc}

08006d54 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b082      	sub	sp, #8
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006d5c:	46c0      	nop			; (mov r8, r8)
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	b002      	add	sp, #8
 8006d62:	bd80      	pop	{r7, pc}

08006d64 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b084      	sub	sp, #16
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
 8006d6c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d108      	bne.n	8006d86 <HAL_TIM_PWM_Start+0x22>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	223e      	movs	r2, #62	; 0x3e
 8006d78:	5c9b      	ldrb	r3, [r3, r2]
 8006d7a:	b2db      	uxtb	r3, r3
 8006d7c:	3b01      	subs	r3, #1
 8006d7e:	1e5a      	subs	r2, r3, #1
 8006d80:	4193      	sbcs	r3, r2
 8006d82:	b2db      	uxtb	r3, r3
 8006d84:	e01f      	b.n	8006dc6 <HAL_TIM_PWM_Start+0x62>
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	2b04      	cmp	r3, #4
 8006d8a:	d108      	bne.n	8006d9e <HAL_TIM_PWM_Start+0x3a>
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	223f      	movs	r2, #63	; 0x3f
 8006d90:	5c9b      	ldrb	r3, [r3, r2]
 8006d92:	b2db      	uxtb	r3, r3
 8006d94:	3b01      	subs	r3, #1
 8006d96:	1e5a      	subs	r2, r3, #1
 8006d98:	4193      	sbcs	r3, r2
 8006d9a:	b2db      	uxtb	r3, r3
 8006d9c:	e013      	b.n	8006dc6 <HAL_TIM_PWM_Start+0x62>
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	2b08      	cmp	r3, #8
 8006da2:	d108      	bne.n	8006db6 <HAL_TIM_PWM_Start+0x52>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2240      	movs	r2, #64	; 0x40
 8006da8:	5c9b      	ldrb	r3, [r3, r2]
 8006daa:	b2db      	uxtb	r3, r3
 8006dac:	3b01      	subs	r3, #1
 8006dae:	1e5a      	subs	r2, r3, #1
 8006db0:	4193      	sbcs	r3, r2
 8006db2:	b2db      	uxtb	r3, r3
 8006db4:	e007      	b.n	8006dc6 <HAL_TIM_PWM_Start+0x62>
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2241      	movs	r2, #65	; 0x41
 8006dba:	5c9b      	ldrb	r3, [r3, r2]
 8006dbc:	b2db      	uxtb	r3, r3
 8006dbe:	3b01      	subs	r3, #1
 8006dc0:	1e5a      	subs	r2, r3, #1
 8006dc2:	4193      	sbcs	r3, r2
 8006dc4:	b2db      	uxtb	r3, r3
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d001      	beq.n	8006dce <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8006dca:	2301      	movs	r3, #1
 8006dcc:	e06e      	b.n	8006eac <HAL_TIM_PWM_Start+0x148>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d104      	bne.n	8006dde <HAL_TIM_PWM_Start+0x7a>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	223e      	movs	r2, #62	; 0x3e
 8006dd8:	2102      	movs	r1, #2
 8006dda:	5499      	strb	r1, [r3, r2]
 8006ddc:	e013      	b.n	8006e06 <HAL_TIM_PWM_Start+0xa2>
 8006dde:	683b      	ldr	r3, [r7, #0]
 8006de0:	2b04      	cmp	r3, #4
 8006de2:	d104      	bne.n	8006dee <HAL_TIM_PWM_Start+0x8a>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	223f      	movs	r2, #63	; 0x3f
 8006de8:	2102      	movs	r1, #2
 8006dea:	5499      	strb	r1, [r3, r2]
 8006dec:	e00b      	b.n	8006e06 <HAL_TIM_PWM_Start+0xa2>
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	2b08      	cmp	r3, #8
 8006df2:	d104      	bne.n	8006dfe <HAL_TIM_PWM_Start+0x9a>
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2240      	movs	r2, #64	; 0x40
 8006df8:	2102      	movs	r1, #2
 8006dfa:	5499      	strb	r1, [r3, r2]
 8006dfc:	e003      	b.n	8006e06 <HAL_TIM_PWM_Start+0xa2>
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2241      	movs	r2, #65	; 0x41
 8006e02:	2102      	movs	r1, #2
 8006e04:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	6839      	ldr	r1, [r7, #0]
 8006e0c:	2201      	movs	r2, #1
 8006e0e:	0018      	movs	r0, r3
 8006e10:	f000 fe36 	bl	8007a80 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	4a26      	ldr	r2, [pc, #152]	; (8006eb4 <HAL_TIM_PWM_Start+0x150>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d00e      	beq.n	8006e3c <HAL_TIM_PWM_Start+0xd8>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	4a25      	ldr	r2, [pc, #148]	; (8006eb8 <HAL_TIM_PWM_Start+0x154>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d009      	beq.n	8006e3c <HAL_TIM_PWM_Start+0xd8>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	4a23      	ldr	r2, [pc, #140]	; (8006ebc <HAL_TIM_PWM_Start+0x158>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d004      	beq.n	8006e3c <HAL_TIM_PWM_Start+0xd8>
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	4a22      	ldr	r2, [pc, #136]	; (8006ec0 <HAL_TIM_PWM_Start+0x15c>)
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	d101      	bne.n	8006e40 <HAL_TIM_PWM_Start+0xdc>
 8006e3c:	2301      	movs	r3, #1
 8006e3e:	e000      	b.n	8006e42 <HAL_TIM_PWM_Start+0xde>
 8006e40:	2300      	movs	r3, #0
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d008      	beq.n	8006e58 <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	2180      	movs	r1, #128	; 0x80
 8006e52:	0209      	lsls	r1, r1, #8
 8006e54:	430a      	orrs	r2, r1
 8006e56:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	4a15      	ldr	r2, [pc, #84]	; (8006eb4 <HAL_TIM_PWM_Start+0x150>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d009      	beq.n	8006e76 <HAL_TIM_PWM_Start+0x112>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	4a17      	ldr	r2, [pc, #92]	; (8006ec4 <HAL_TIM_PWM_Start+0x160>)
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d004      	beq.n	8006e76 <HAL_TIM_PWM_Start+0x112>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	4a11      	ldr	r2, [pc, #68]	; (8006eb8 <HAL_TIM_PWM_Start+0x154>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d111      	bne.n	8006e9a <HAL_TIM_PWM_Start+0x136>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	2207      	movs	r2, #7
 8006e7e:	4013      	ands	r3, r2
 8006e80:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	2b06      	cmp	r3, #6
 8006e86:	d010      	beq.n	8006eaa <HAL_TIM_PWM_Start+0x146>
    {
      __HAL_TIM_ENABLE(htim);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	681a      	ldr	r2, [r3, #0]
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	2101      	movs	r1, #1
 8006e94:	430a      	orrs	r2, r1
 8006e96:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e98:	e007      	b.n	8006eaa <HAL_TIM_PWM_Start+0x146>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	681a      	ldr	r2, [r3, #0]
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	2101      	movs	r1, #1
 8006ea6:	430a      	orrs	r2, r1
 8006ea8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006eaa:	2300      	movs	r3, #0
}
 8006eac:	0018      	movs	r0, r3
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	b004      	add	sp, #16
 8006eb2:	bd80      	pop	{r7, pc}
 8006eb4:	40012c00 	.word	0x40012c00
 8006eb8:	40014000 	.word	0x40014000
 8006ebc:	40014400 	.word	0x40014400
 8006ec0:	40014800 	.word	0x40014800
 8006ec4:	40000400 	.word	0x40000400

08006ec8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b082      	sub	sp, #8
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	691b      	ldr	r3, [r3, #16]
 8006ed6:	2202      	movs	r2, #2
 8006ed8:	4013      	ands	r3, r2
 8006eda:	2b02      	cmp	r3, #2
 8006edc:	d124      	bne.n	8006f28 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	68db      	ldr	r3, [r3, #12]
 8006ee4:	2202      	movs	r2, #2
 8006ee6:	4013      	ands	r3, r2
 8006ee8:	2b02      	cmp	r3, #2
 8006eea:	d11d      	bne.n	8006f28 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	2203      	movs	r2, #3
 8006ef2:	4252      	negs	r2, r2
 8006ef4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2201      	movs	r2, #1
 8006efa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	699b      	ldr	r3, [r3, #24]
 8006f02:	2203      	movs	r2, #3
 8006f04:	4013      	ands	r3, r2
 8006f06:	d004      	beq.n	8006f12 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	0018      	movs	r0, r3
 8006f0c:	f000 fa94 	bl	8007438 <HAL_TIM_IC_CaptureCallback>
 8006f10:	e007      	b.n	8006f22 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	0018      	movs	r0, r3
 8006f16:	f000 fa87 	bl	8007428 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	0018      	movs	r0, r3
 8006f1e:	f000 fa93 	bl	8007448 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2200      	movs	r2, #0
 8006f26:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	691b      	ldr	r3, [r3, #16]
 8006f2e:	2204      	movs	r2, #4
 8006f30:	4013      	ands	r3, r2
 8006f32:	2b04      	cmp	r3, #4
 8006f34:	d125      	bne.n	8006f82 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	68db      	ldr	r3, [r3, #12]
 8006f3c:	2204      	movs	r2, #4
 8006f3e:	4013      	ands	r3, r2
 8006f40:	2b04      	cmp	r3, #4
 8006f42:	d11e      	bne.n	8006f82 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	2205      	movs	r2, #5
 8006f4a:	4252      	negs	r2, r2
 8006f4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2202      	movs	r2, #2
 8006f52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	699a      	ldr	r2, [r3, #24]
 8006f5a:	23c0      	movs	r3, #192	; 0xc0
 8006f5c:	009b      	lsls	r3, r3, #2
 8006f5e:	4013      	ands	r3, r2
 8006f60:	d004      	beq.n	8006f6c <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	0018      	movs	r0, r3
 8006f66:	f000 fa67 	bl	8007438 <HAL_TIM_IC_CaptureCallback>
 8006f6a:	e007      	b.n	8006f7c <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	0018      	movs	r0, r3
 8006f70:	f000 fa5a 	bl	8007428 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	0018      	movs	r0, r3
 8006f78:	f000 fa66 	bl	8007448 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2200      	movs	r2, #0
 8006f80:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	691b      	ldr	r3, [r3, #16]
 8006f88:	2208      	movs	r2, #8
 8006f8a:	4013      	ands	r3, r2
 8006f8c:	2b08      	cmp	r3, #8
 8006f8e:	d124      	bne.n	8006fda <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	68db      	ldr	r3, [r3, #12]
 8006f96:	2208      	movs	r2, #8
 8006f98:	4013      	ands	r3, r2
 8006f9a:	2b08      	cmp	r3, #8
 8006f9c:	d11d      	bne.n	8006fda <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	2209      	movs	r2, #9
 8006fa4:	4252      	negs	r2, r2
 8006fa6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2204      	movs	r2, #4
 8006fac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	69db      	ldr	r3, [r3, #28]
 8006fb4:	2203      	movs	r2, #3
 8006fb6:	4013      	ands	r3, r2
 8006fb8:	d004      	beq.n	8006fc4 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	0018      	movs	r0, r3
 8006fbe:	f000 fa3b 	bl	8007438 <HAL_TIM_IC_CaptureCallback>
 8006fc2:	e007      	b.n	8006fd4 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	0018      	movs	r0, r3
 8006fc8:	f000 fa2e 	bl	8007428 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	0018      	movs	r0, r3
 8006fd0:	f000 fa3a 	bl	8007448 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	691b      	ldr	r3, [r3, #16]
 8006fe0:	2210      	movs	r2, #16
 8006fe2:	4013      	ands	r3, r2
 8006fe4:	2b10      	cmp	r3, #16
 8006fe6:	d125      	bne.n	8007034 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	68db      	ldr	r3, [r3, #12]
 8006fee:	2210      	movs	r2, #16
 8006ff0:	4013      	ands	r3, r2
 8006ff2:	2b10      	cmp	r3, #16
 8006ff4:	d11e      	bne.n	8007034 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	2211      	movs	r2, #17
 8006ffc:	4252      	negs	r2, r2
 8006ffe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2208      	movs	r2, #8
 8007004:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	69da      	ldr	r2, [r3, #28]
 800700c:	23c0      	movs	r3, #192	; 0xc0
 800700e:	009b      	lsls	r3, r3, #2
 8007010:	4013      	ands	r3, r2
 8007012:	d004      	beq.n	800701e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	0018      	movs	r0, r3
 8007018:	f000 fa0e 	bl	8007438 <HAL_TIM_IC_CaptureCallback>
 800701c:	e007      	b.n	800702e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	0018      	movs	r0, r3
 8007022:	f000 fa01 	bl	8007428 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	0018      	movs	r0, r3
 800702a:	f000 fa0d 	bl	8007448 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2200      	movs	r2, #0
 8007032:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	691b      	ldr	r3, [r3, #16]
 800703a:	2201      	movs	r2, #1
 800703c:	4013      	ands	r3, r2
 800703e:	2b01      	cmp	r3, #1
 8007040:	d10f      	bne.n	8007062 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	68db      	ldr	r3, [r3, #12]
 8007048:	2201      	movs	r2, #1
 800704a:	4013      	ands	r3, r2
 800704c:	2b01      	cmp	r3, #1
 800704e:	d108      	bne.n	8007062 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	2202      	movs	r2, #2
 8007056:	4252      	negs	r2, r2
 8007058:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	0018      	movs	r0, r3
 800705e:	f7fd f88b 	bl	8004178 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	691b      	ldr	r3, [r3, #16]
 8007068:	2280      	movs	r2, #128	; 0x80
 800706a:	4013      	ands	r3, r2
 800706c:	2b80      	cmp	r3, #128	; 0x80
 800706e:	d10f      	bne.n	8007090 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	68db      	ldr	r3, [r3, #12]
 8007076:	2280      	movs	r2, #128	; 0x80
 8007078:	4013      	ands	r3, r2
 800707a:	2b80      	cmp	r3, #128	; 0x80
 800707c:	d108      	bne.n	8007090 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	2281      	movs	r2, #129	; 0x81
 8007084:	4252      	negs	r2, r2
 8007086:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	0018      	movs	r0, r3
 800708c:	f000 fd7c 	bl	8007b88 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	691b      	ldr	r3, [r3, #16]
 8007096:	2240      	movs	r2, #64	; 0x40
 8007098:	4013      	ands	r3, r2
 800709a:	2b40      	cmp	r3, #64	; 0x40
 800709c:	d10f      	bne.n	80070be <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	68db      	ldr	r3, [r3, #12]
 80070a4:	2240      	movs	r2, #64	; 0x40
 80070a6:	4013      	ands	r3, r2
 80070a8:	2b40      	cmp	r3, #64	; 0x40
 80070aa:	d108      	bne.n	80070be <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	2241      	movs	r2, #65	; 0x41
 80070b2:	4252      	negs	r2, r2
 80070b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	0018      	movs	r0, r3
 80070ba:	f000 f9cd 	bl	8007458 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	691b      	ldr	r3, [r3, #16]
 80070c4:	2220      	movs	r2, #32
 80070c6:	4013      	ands	r3, r2
 80070c8:	2b20      	cmp	r3, #32
 80070ca:	d10f      	bne.n	80070ec <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	68db      	ldr	r3, [r3, #12]
 80070d2:	2220      	movs	r2, #32
 80070d4:	4013      	ands	r3, r2
 80070d6:	2b20      	cmp	r3, #32
 80070d8:	d108      	bne.n	80070ec <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	2221      	movs	r2, #33	; 0x21
 80070e0:	4252      	negs	r2, r2
 80070e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	0018      	movs	r0, r3
 80070e8:	f000 fd46 	bl	8007b78 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80070ec:	46c0      	nop			; (mov r8, r8)
 80070ee:	46bd      	mov	sp, r7
 80070f0:	b002      	add	sp, #8
 80070f2:	bd80      	pop	{r7, pc}

080070f4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b086      	sub	sp, #24
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	60f8      	str	r0, [r7, #12]
 80070fc:	60b9      	str	r1, [r7, #8]
 80070fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007100:	2317      	movs	r3, #23
 8007102:	18fb      	adds	r3, r7, r3
 8007104:	2200      	movs	r2, #0
 8007106:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	223c      	movs	r2, #60	; 0x3c
 800710c:	5c9b      	ldrb	r3, [r3, r2]
 800710e:	2b01      	cmp	r3, #1
 8007110:	d101      	bne.n	8007116 <HAL_TIM_PWM_ConfigChannel+0x22>
 8007112:	2302      	movs	r3, #2
 8007114:	e0ad      	b.n	8007272 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	223c      	movs	r2, #60	; 0x3c
 800711a:	2101      	movs	r1, #1
 800711c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	2b0c      	cmp	r3, #12
 8007122:	d100      	bne.n	8007126 <HAL_TIM_PWM_ConfigChannel+0x32>
 8007124:	e076      	b.n	8007214 <HAL_TIM_PWM_ConfigChannel+0x120>
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2b0c      	cmp	r3, #12
 800712a:	d900      	bls.n	800712e <HAL_TIM_PWM_ConfigChannel+0x3a>
 800712c:	e095      	b.n	800725a <HAL_TIM_PWM_ConfigChannel+0x166>
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2b08      	cmp	r3, #8
 8007132:	d04e      	beq.n	80071d2 <HAL_TIM_PWM_ConfigChannel+0xde>
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2b08      	cmp	r3, #8
 8007138:	d900      	bls.n	800713c <HAL_TIM_PWM_ConfigChannel+0x48>
 800713a:	e08e      	b.n	800725a <HAL_TIM_PWM_ConfigChannel+0x166>
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d003      	beq.n	800714a <HAL_TIM_PWM_ConfigChannel+0x56>
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2b04      	cmp	r3, #4
 8007146:	d021      	beq.n	800718c <HAL_TIM_PWM_ConfigChannel+0x98>
 8007148:	e087      	b.n	800725a <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	68ba      	ldr	r2, [r7, #8]
 8007150:	0011      	movs	r1, r2
 8007152:	0018      	movs	r0, r3
 8007154:	f000 f9fe 	bl	8007554 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	699a      	ldr	r2, [r3, #24]
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	2108      	movs	r1, #8
 8007164:	430a      	orrs	r2, r1
 8007166:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	699a      	ldr	r2, [r3, #24]
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	2104      	movs	r1, #4
 8007174:	438a      	bics	r2, r1
 8007176:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	6999      	ldr	r1, [r3, #24]
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	691a      	ldr	r2, [r3, #16]
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	430a      	orrs	r2, r1
 8007188:	619a      	str	r2, [r3, #24]
      break;
 800718a:	e06b      	b.n	8007264 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	68ba      	ldr	r2, [r7, #8]
 8007192:	0011      	movs	r1, r2
 8007194:	0018      	movs	r0, r3
 8007196:	f000 fa65 	bl	8007664 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	699a      	ldr	r2, [r3, #24]
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	2180      	movs	r1, #128	; 0x80
 80071a6:	0109      	lsls	r1, r1, #4
 80071a8:	430a      	orrs	r2, r1
 80071aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	699a      	ldr	r2, [r3, #24]
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	4931      	ldr	r1, [pc, #196]	; (800727c <HAL_TIM_PWM_ConfigChannel+0x188>)
 80071b8:	400a      	ands	r2, r1
 80071ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	6999      	ldr	r1, [r3, #24]
 80071c2:	68bb      	ldr	r3, [r7, #8]
 80071c4:	691b      	ldr	r3, [r3, #16]
 80071c6:	021a      	lsls	r2, r3, #8
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	430a      	orrs	r2, r1
 80071ce:	619a      	str	r2, [r3, #24]
      break;
 80071d0:	e048      	b.n	8007264 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	68ba      	ldr	r2, [r7, #8]
 80071d8:	0011      	movs	r1, r2
 80071da:	0018      	movs	r0, r3
 80071dc:	f000 fac6 	bl	800776c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	69da      	ldr	r2, [r3, #28]
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	2108      	movs	r1, #8
 80071ec:	430a      	orrs	r2, r1
 80071ee:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	69da      	ldr	r2, [r3, #28]
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	2104      	movs	r1, #4
 80071fc:	438a      	bics	r2, r1
 80071fe:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	69d9      	ldr	r1, [r3, #28]
 8007206:	68bb      	ldr	r3, [r7, #8]
 8007208:	691a      	ldr	r2, [r3, #16]
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	430a      	orrs	r2, r1
 8007210:	61da      	str	r2, [r3, #28]
      break;
 8007212:	e027      	b.n	8007264 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	68ba      	ldr	r2, [r7, #8]
 800721a:	0011      	movs	r1, r2
 800721c:	0018      	movs	r0, r3
 800721e:	f000 fb2b 	bl	8007878 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	69da      	ldr	r2, [r3, #28]
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	2180      	movs	r1, #128	; 0x80
 800722e:	0109      	lsls	r1, r1, #4
 8007230:	430a      	orrs	r2, r1
 8007232:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	69da      	ldr	r2, [r3, #28]
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	490f      	ldr	r1, [pc, #60]	; (800727c <HAL_TIM_PWM_ConfigChannel+0x188>)
 8007240:	400a      	ands	r2, r1
 8007242:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	69d9      	ldr	r1, [r3, #28]
 800724a:	68bb      	ldr	r3, [r7, #8]
 800724c:	691b      	ldr	r3, [r3, #16]
 800724e:	021a      	lsls	r2, r3, #8
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	430a      	orrs	r2, r1
 8007256:	61da      	str	r2, [r3, #28]
      break;
 8007258:	e004      	b.n	8007264 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 800725a:	2317      	movs	r3, #23
 800725c:	18fb      	adds	r3, r7, r3
 800725e:	2201      	movs	r2, #1
 8007260:	701a      	strb	r2, [r3, #0]
      break;
 8007262:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	223c      	movs	r2, #60	; 0x3c
 8007268:	2100      	movs	r1, #0
 800726a:	5499      	strb	r1, [r3, r2]

  return status;
 800726c:	2317      	movs	r3, #23
 800726e:	18fb      	adds	r3, r7, r3
 8007270:	781b      	ldrb	r3, [r3, #0]
}
 8007272:	0018      	movs	r0, r3
 8007274:	46bd      	mov	sp, r7
 8007276:	b006      	add	sp, #24
 8007278:	bd80      	pop	{r7, pc}
 800727a:	46c0      	nop			; (mov r8, r8)
 800727c:	fffffbff 	.word	0xfffffbff

08007280 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b084      	sub	sp, #16
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
 8007288:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800728a:	230f      	movs	r3, #15
 800728c:	18fb      	adds	r3, r7, r3
 800728e:	2200      	movs	r2, #0
 8007290:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	223c      	movs	r2, #60	; 0x3c
 8007296:	5c9b      	ldrb	r3, [r3, r2]
 8007298:	2b01      	cmp	r3, #1
 800729a:	d101      	bne.n	80072a0 <HAL_TIM_ConfigClockSource+0x20>
 800729c:	2302      	movs	r3, #2
 800729e:	e0bc      	b.n	800741a <HAL_TIM_ConfigClockSource+0x19a>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	223c      	movs	r2, #60	; 0x3c
 80072a4:	2101      	movs	r1, #1
 80072a6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	223d      	movs	r2, #61	; 0x3d
 80072ac:	2102      	movs	r1, #2
 80072ae:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	689b      	ldr	r3, [r3, #8]
 80072b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	2277      	movs	r2, #119	; 0x77
 80072bc:	4393      	bics	r3, r2
 80072be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80072c0:	68bb      	ldr	r3, [r7, #8]
 80072c2:	4a58      	ldr	r2, [pc, #352]	; (8007424 <HAL_TIM_ConfigClockSource+0x1a4>)
 80072c4:	4013      	ands	r3, r2
 80072c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	68ba      	ldr	r2, [r7, #8]
 80072ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	2280      	movs	r2, #128	; 0x80
 80072d6:	0192      	lsls	r2, r2, #6
 80072d8:	4293      	cmp	r3, r2
 80072da:	d040      	beq.n	800735e <HAL_TIM_ConfigClockSource+0xde>
 80072dc:	2280      	movs	r2, #128	; 0x80
 80072de:	0192      	lsls	r2, r2, #6
 80072e0:	4293      	cmp	r3, r2
 80072e2:	d900      	bls.n	80072e6 <HAL_TIM_ConfigClockSource+0x66>
 80072e4:	e088      	b.n	80073f8 <HAL_TIM_ConfigClockSource+0x178>
 80072e6:	2280      	movs	r2, #128	; 0x80
 80072e8:	0152      	lsls	r2, r2, #5
 80072ea:	4293      	cmp	r3, r2
 80072ec:	d100      	bne.n	80072f0 <HAL_TIM_ConfigClockSource+0x70>
 80072ee:	e088      	b.n	8007402 <HAL_TIM_ConfigClockSource+0x182>
 80072f0:	2280      	movs	r2, #128	; 0x80
 80072f2:	0152      	lsls	r2, r2, #5
 80072f4:	4293      	cmp	r3, r2
 80072f6:	d900      	bls.n	80072fa <HAL_TIM_ConfigClockSource+0x7a>
 80072f8:	e07e      	b.n	80073f8 <HAL_TIM_ConfigClockSource+0x178>
 80072fa:	2b70      	cmp	r3, #112	; 0x70
 80072fc:	d018      	beq.n	8007330 <HAL_TIM_ConfigClockSource+0xb0>
 80072fe:	d900      	bls.n	8007302 <HAL_TIM_ConfigClockSource+0x82>
 8007300:	e07a      	b.n	80073f8 <HAL_TIM_ConfigClockSource+0x178>
 8007302:	2b60      	cmp	r3, #96	; 0x60
 8007304:	d04f      	beq.n	80073a6 <HAL_TIM_ConfigClockSource+0x126>
 8007306:	d900      	bls.n	800730a <HAL_TIM_ConfigClockSource+0x8a>
 8007308:	e076      	b.n	80073f8 <HAL_TIM_ConfigClockSource+0x178>
 800730a:	2b50      	cmp	r3, #80	; 0x50
 800730c:	d03b      	beq.n	8007386 <HAL_TIM_ConfigClockSource+0x106>
 800730e:	d900      	bls.n	8007312 <HAL_TIM_ConfigClockSource+0x92>
 8007310:	e072      	b.n	80073f8 <HAL_TIM_ConfigClockSource+0x178>
 8007312:	2b40      	cmp	r3, #64	; 0x40
 8007314:	d057      	beq.n	80073c6 <HAL_TIM_ConfigClockSource+0x146>
 8007316:	d900      	bls.n	800731a <HAL_TIM_ConfigClockSource+0x9a>
 8007318:	e06e      	b.n	80073f8 <HAL_TIM_ConfigClockSource+0x178>
 800731a:	2b30      	cmp	r3, #48	; 0x30
 800731c:	d063      	beq.n	80073e6 <HAL_TIM_ConfigClockSource+0x166>
 800731e:	d86b      	bhi.n	80073f8 <HAL_TIM_ConfigClockSource+0x178>
 8007320:	2b20      	cmp	r3, #32
 8007322:	d060      	beq.n	80073e6 <HAL_TIM_ConfigClockSource+0x166>
 8007324:	d868      	bhi.n	80073f8 <HAL_TIM_ConfigClockSource+0x178>
 8007326:	2b00      	cmp	r3, #0
 8007328:	d05d      	beq.n	80073e6 <HAL_TIM_ConfigClockSource+0x166>
 800732a:	2b10      	cmp	r3, #16
 800732c:	d05b      	beq.n	80073e6 <HAL_TIM_ConfigClockSource+0x166>
 800732e:	e063      	b.n	80073f8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6818      	ldr	r0, [r3, #0]
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	6899      	ldr	r1, [r3, #8]
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	685a      	ldr	r2, [r3, #4]
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	68db      	ldr	r3, [r3, #12]
 8007340:	f000 fb7e 	bl	8007a40 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	689b      	ldr	r3, [r3, #8]
 800734a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800734c:	68bb      	ldr	r3, [r7, #8]
 800734e:	2277      	movs	r2, #119	; 0x77
 8007350:	4313      	orrs	r3, r2
 8007352:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	68ba      	ldr	r2, [r7, #8]
 800735a:	609a      	str	r2, [r3, #8]
      break;
 800735c:	e052      	b.n	8007404 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6818      	ldr	r0, [r3, #0]
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	6899      	ldr	r1, [r3, #8]
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	685a      	ldr	r2, [r3, #4]
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	68db      	ldr	r3, [r3, #12]
 800736e:	f000 fb67 	bl	8007a40 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	689a      	ldr	r2, [r3, #8]
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	2180      	movs	r1, #128	; 0x80
 800737e:	01c9      	lsls	r1, r1, #7
 8007380:	430a      	orrs	r2, r1
 8007382:	609a      	str	r2, [r3, #8]
      break;
 8007384:	e03e      	b.n	8007404 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6818      	ldr	r0, [r3, #0]
 800738a:	683b      	ldr	r3, [r7, #0]
 800738c:	6859      	ldr	r1, [r3, #4]
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	68db      	ldr	r3, [r3, #12]
 8007392:	001a      	movs	r2, r3
 8007394:	f000 fada 	bl	800794c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	2150      	movs	r1, #80	; 0x50
 800739e:	0018      	movs	r0, r3
 80073a0:	f000 fb34 	bl	8007a0c <TIM_ITRx_SetConfig>
      break;
 80073a4:	e02e      	b.n	8007404 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6818      	ldr	r0, [r3, #0]
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	6859      	ldr	r1, [r3, #4]
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	68db      	ldr	r3, [r3, #12]
 80073b2:	001a      	movs	r2, r3
 80073b4:	f000 faf8 	bl	80079a8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	2160      	movs	r1, #96	; 0x60
 80073be:	0018      	movs	r0, r3
 80073c0:	f000 fb24 	bl	8007a0c <TIM_ITRx_SetConfig>
      break;
 80073c4:	e01e      	b.n	8007404 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6818      	ldr	r0, [r3, #0]
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	6859      	ldr	r1, [r3, #4]
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	68db      	ldr	r3, [r3, #12]
 80073d2:	001a      	movs	r2, r3
 80073d4:	f000 faba 	bl	800794c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	2140      	movs	r1, #64	; 0x40
 80073de:	0018      	movs	r0, r3
 80073e0:	f000 fb14 	bl	8007a0c <TIM_ITRx_SetConfig>
      break;
 80073e4:	e00e      	b.n	8007404 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681a      	ldr	r2, [r3, #0]
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	0019      	movs	r1, r3
 80073f0:	0010      	movs	r0, r2
 80073f2:	f000 fb0b 	bl	8007a0c <TIM_ITRx_SetConfig>
      break;
 80073f6:	e005      	b.n	8007404 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80073f8:	230f      	movs	r3, #15
 80073fa:	18fb      	adds	r3, r7, r3
 80073fc:	2201      	movs	r2, #1
 80073fe:	701a      	strb	r2, [r3, #0]
      break;
 8007400:	e000      	b.n	8007404 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8007402:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	223d      	movs	r2, #61	; 0x3d
 8007408:	2101      	movs	r1, #1
 800740a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	223c      	movs	r2, #60	; 0x3c
 8007410:	2100      	movs	r1, #0
 8007412:	5499      	strb	r1, [r3, r2]

  return status;
 8007414:	230f      	movs	r3, #15
 8007416:	18fb      	adds	r3, r7, r3
 8007418:	781b      	ldrb	r3, [r3, #0]
}
 800741a:	0018      	movs	r0, r3
 800741c:	46bd      	mov	sp, r7
 800741e:	b004      	add	sp, #16
 8007420:	bd80      	pop	{r7, pc}
 8007422:	46c0      	nop			; (mov r8, r8)
 8007424:	ffff00ff 	.word	0xffff00ff

08007428 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b082      	sub	sp, #8
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007430:	46c0      	nop			; (mov r8, r8)
 8007432:	46bd      	mov	sp, r7
 8007434:	b002      	add	sp, #8
 8007436:	bd80      	pop	{r7, pc}

08007438 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b082      	sub	sp, #8
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007440:	46c0      	nop			; (mov r8, r8)
 8007442:	46bd      	mov	sp, r7
 8007444:	b002      	add	sp, #8
 8007446:	bd80      	pop	{r7, pc}

08007448 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b082      	sub	sp, #8
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007450:	46c0      	nop			; (mov r8, r8)
 8007452:	46bd      	mov	sp, r7
 8007454:	b002      	add	sp, #8
 8007456:	bd80      	pop	{r7, pc}

08007458 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b082      	sub	sp, #8
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007460:	46c0      	nop			; (mov r8, r8)
 8007462:	46bd      	mov	sp, r7
 8007464:	b002      	add	sp, #8
 8007466:	bd80      	pop	{r7, pc}

08007468 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b084      	sub	sp, #16
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
 8007470:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	4a2f      	ldr	r2, [pc, #188]	; (8007538 <TIM_Base_SetConfig+0xd0>)
 800747c:	4293      	cmp	r3, r2
 800747e:	d003      	beq.n	8007488 <TIM_Base_SetConfig+0x20>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	4a2e      	ldr	r2, [pc, #184]	; (800753c <TIM_Base_SetConfig+0xd4>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d108      	bne.n	800749a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	2270      	movs	r2, #112	; 0x70
 800748c:	4393      	bics	r3, r2
 800748e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	68fa      	ldr	r2, [r7, #12]
 8007496:	4313      	orrs	r3, r2
 8007498:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	4a26      	ldr	r2, [pc, #152]	; (8007538 <TIM_Base_SetConfig+0xd0>)
 800749e:	4293      	cmp	r3, r2
 80074a0:	d013      	beq.n	80074ca <TIM_Base_SetConfig+0x62>
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	4a25      	ldr	r2, [pc, #148]	; (800753c <TIM_Base_SetConfig+0xd4>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d00f      	beq.n	80074ca <TIM_Base_SetConfig+0x62>
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	4a24      	ldr	r2, [pc, #144]	; (8007540 <TIM_Base_SetConfig+0xd8>)
 80074ae:	4293      	cmp	r3, r2
 80074b0:	d00b      	beq.n	80074ca <TIM_Base_SetConfig+0x62>
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	4a23      	ldr	r2, [pc, #140]	; (8007544 <TIM_Base_SetConfig+0xdc>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d007      	beq.n	80074ca <TIM_Base_SetConfig+0x62>
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	4a22      	ldr	r2, [pc, #136]	; (8007548 <TIM_Base_SetConfig+0xe0>)
 80074be:	4293      	cmp	r3, r2
 80074c0:	d003      	beq.n	80074ca <TIM_Base_SetConfig+0x62>
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	4a21      	ldr	r2, [pc, #132]	; (800754c <TIM_Base_SetConfig+0xe4>)
 80074c6:	4293      	cmp	r3, r2
 80074c8:	d108      	bne.n	80074dc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	4a20      	ldr	r2, [pc, #128]	; (8007550 <TIM_Base_SetConfig+0xe8>)
 80074ce:	4013      	ands	r3, r2
 80074d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80074d2:	683b      	ldr	r3, [r7, #0]
 80074d4:	68db      	ldr	r3, [r3, #12]
 80074d6:	68fa      	ldr	r2, [r7, #12]
 80074d8:	4313      	orrs	r3, r2
 80074da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	2280      	movs	r2, #128	; 0x80
 80074e0:	4393      	bics	r3, r2
 80074e2:	001a      	movs	r2, r3
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	695b      	ldr	r3, [r3, #20]
 80074e8:	4313      	orrs	r3, r2
 80074ea:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	68fa      	ldr	r2, [r7, #12]
 80074f0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	689a      	ldr	r2, [r3, #8]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	681a      	ldr	r2, [r3, #0]
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	4a0c      	ldr	r2, [pc, #48]	; (8007538 <TIM_Base_SetConfig+0xd0>)
 8007506:	4293      	cmp	r3, r2
 8007508:	d00b      	beq.n	8007522 <TIM_Base_SetConfig+0xba>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	4a0d      	ldr	r2, [pc, #52]	; (8007544 <TIM_Base_SetConfig+0xdc>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d007      	beq.n	8007522 <TIM_Base_SetConfig+0xba>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	4a0c      	ldr	r2, [pc, #48]	; (8007548 <TIM_Base_SetConfig+0xe0>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d003      	beq.n	8007522 <TIM_Base_SetConfig+0xba>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	4a0b      	ldr	r2, [pc, #44]	; (800754c <TIM_Base_SetConfig+0xe4>)
 800751e:	4293      	cmp	r3, r2
 8007520:	d103      	bne.n	800752a <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	691a      	ldr	r2, [r3, #16]
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2201      	movs	r2, #1
 800752e:	615a      	str	r2, [r3, #20]
}
 8007530:	46c0      	nop			; (mov r8, r8)
 8007532:	46bd      	mov	sp, r7
 8007534:	b004      	add	sp, #16
 8007536:	bd80      	pop	{r7, pc}
 8007538:	40012c00 	.word	0x40012c00
 800753c:	40000400 	.word	0x40000400
 8007540:	40002000 	.word	0x40002000
 8007544:	40014000 	.word	0x40014000
 8007548:	40014400 	.word	0x40014400
 800754c:	40014800 	.word	0x40014800
 8007550:	fffffcff 	.word	0xfffffcff

08007554 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007554:	b580      	push	{r7, lr}
 8007556:	b086      	sub	sp, #24
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
 800755c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	6a1b      	ldr	r3, [r3, #32]
 8007562:	2201      	movs	r2, #1
 8007564:	4393      	bics	r3, r2
 8007566:	001a      	movs	r2, r3
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	6a1b      	ldr	r3, [r3, #32]
 8007570:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	685b      	ldr	r3, [r3, #4]
 8007576:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	699b      	ldr	r3, [r3, #24]
 800757c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	2270      	movs	r2, #112	; 0x70
 8007582:	4393      	bics	r3, r2
 8007584:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	2203      	movs	r2, #3
 800758a:	4393      	bics	r3, r2
 800758c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	68fa      	ldr	r2, [r7, #12]
 8007594:	4313      	orrs	r3, r2
 8007596:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007598:	697b      	ldr	r3, [r7, #20]
 800759a:	2202      	movs	r2, #2
 800759c:	4393      	bics	r3, r2
 800759e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	689b      	ldr	r3, [r3, #8]
 80075a4:	697a      	ldr	r2, [r7, #20]
 80075a6:	4313      	orrs	r3, r2
 80075a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	4a27      	ldr	r2, [pc, #156]	; (800764c <TIM_OC1_SetConfig+0xf8>)
 80075ae:	4293      	cmp	r3, r2
 80075b0:	d00b      	beq.n	80075ca <TIM_OC1_SetConfig+0x76>
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	4a26      	ldr	r2, [pc, #152]	; (8007650 <TIM_OC1_SetConfig+0xfc>)
 80075b6:	4293      	cmp	r3, r2
 80075b8:	d007      	beq.n	80075ca <TIM_OC1_SetConfig+0x76>
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	4a25      	ldr	r2, [pc, #148]	; (8007654 <TIM_OC1_SetConfig+0x100>)
 80075be:	4293      	cmp	r3, r2
 80075c0:	d003      	beq.n	80075ca <TIM_OC1_SetConfig+0x76>
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	4a24      	ldr	r2, [pc, #144]	; (8007658 <TIM_OC1_SetConfig+0x104>)
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d10c      	bne.n	80075e4 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80075ca:	697b      	ldr	r3, [r7, #20]
 80075cc:	2208      	movs	r2, #8
 80075ce:	4393      	bics	r3, r2
 80075d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	68db      	ldr	r3, [r3, #12]
 80075d6:	697a      	ldr	r2, [r7, #20]
 80075d8:	4313      	orrs	r3, r2
 80075da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80075dc:	697b      	ldr	r3, [r7, #20]
 80075de:	2204      	movs	r2, #4
 80075e0:	4393      	bics	r3, r2
 80075e2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	4a19      	ldr	r2, [pc, #100]	; (800764c <TIM_OC1_SetConfig+0xf8>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d00b      	beq.n	8007604 <TIM_OC1_SetConfig+0xb0>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	4a18      	ldr	r2, [pc, #96]	; (8007650 <TIM_OC1_SetConfig+0xfc>)
 80075f0:	4293      	cmp	r3, r2
 80075f2:	d007      	beq.n	8007604 <TIM_OC1_SetConfig+0xb0>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	4a17      	ldr	r2, [pc, #92]	; (8007654 <TIM_OC1_SetConfig+0x100>)
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d003      	beq.n	8007604 <TIM_OC1_SetConfig+0xb0>
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	4a16      	ldr	r2, [pc, #88]	; (8007658 <TIM_OC1_SetConfig+0x104>)
 8007600:	4293      	cmp	r3, r2
 8007602:	d111      	bne.n	8007628 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007604:	693b      	ldr	r3, [r7, #16]
 8007606:	4a15      	ldr	r2, [pc, #84]	; (800765c <TIM_OC1_SetConfig+0x108>)
 8007608:	4013      	ands	r3, r2
 800760a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800760c:	693b      	ldr	r3, [r7, #16]
 800760e:	4a14      	ldr	r2, [pc, #80]	; (8007660 <TIM_OC1_SetConfig+0x10c>)
 8007610:	4013      	ands	r3, r2
 8007612:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	695b      	ldr	r3, [r3, #20]
 8007618:	693a      	ldr	r2, [r7, #16]
 800761a:	4313      	orrs	r3, r2
 800761c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	699b      	ldr	r3, [r3, #24]
 8007622:	693a      	ldr	r2, [r7, #16]
 8007624:	4313      	orrs	r3, r2
 8007626:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	693a      	ldr	r2, [r7, #16]
 800762c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	68fa      	ldr	r2, [r7, #12]
 8007632:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	685a      	ldr	r2, [r3, #4]
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	697a      	ldr	r2, [r7, #20]
 8007640:	621a      	str	r2, [r3, #32]
}
 8007642:	46c0      	nop			; (mov r8, r8)
 8007644:	46bd      	mov	sp, r7
 8007646:	b006      	add	sp, #24
 8007648:	bd80      	pop	{r7, pc}
 800764a:	46c0      	nop			; (mov r8, r8)
 800764c:	40012c00 	.word	0x40012c00
 8007650:	40014000 	.word	0x40014000
 8007654:	40014400 	.word	0x40014400
 8007658:	40014800 	.word	0x40014800
 800765c:	fffffeff 	.word	0xfffffeff
 8007660:	fffffdff 	.word	0xfffffdff

08007664 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b086      	sub	sp, #24
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
 800766c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6a1b      	ldr	r3, [r3, #32]
 8007672:	2210      	movs	r2, #16
 8007674:	4393      	bics	r3, r2
 8007676:	001a      	movs	r2, r3
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6a1b      	ldr	r3, [r3, #32]
 8007680:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	685b      	ldr	r3, [r3, #4]
 8007686:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	699b      	ldr	r3, [r3, #24]
 800768c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	4a2e      	ldr	r2, [pc, #184]	; (800774c <TIM_OC2_SetConfig+0xe8>)
 8007692:	4013      	ands	r3, r2
 8007694:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	4a2d      	ldr	r2, [pc, #180]	; (8007750 <TIM_OC2_SetConfig+0xec>)
 800769a:	4013      	ands	r3, r2
 800769c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	021b      	lsls	r3, r3, #8
 80076a4:	68fa      	ldr	r2, [r7, #12]
 80076a6:	4313      	orrs	r3, r2
 80076a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80076aa:	697b      	ldr	r3, [r7, #20]
 80076ac:	2220      	movs	r2, #32
 80076ae:	4393      	bics	r3, r2
 80076b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	689b      	ldr	r3, [r3, #8]
 80076b6:	011b      	lsls	r3, r3, #4
 80076b8:	697a      	ldr	r2, [r7, #20]
 80076ba:	4313      	orrs	r3, r2
 80076bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	4a24      	ldr	r2, [pc, #144]	; (8007754 <TIM_OC2_SetConfig+0xf0>)
 80076c2:	4293      	cmp	r3, r2
 80076c4:	d10d      	bne.n	80076e2 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80076c6:	697b      	ldr	r3, [r7, #20]
 80076c8:	2280      	movs	r2, #128	; 0x80
 80076ca:	4393      	bics	r3, r2
 80076cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	68db      	ldr	r3, [r3, #12]
 80076d2:	011b      	lsls	r3, r3, #4
 80076d4:	697a      	ldr	r2, [r7, #20]
 80076d6:	4313      	orrs	r3, r2
 80076d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80076da:	697b      	ldr	r3, [r7, #20]
 80076dc:	2240      	movs	r2, #64	; 0x40
 80076de:	4393      	bics	r3, r2
 80076e0:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	4a1b      	ldr	r2, [pc, #108]	; (8007754 <TIM_OC2_SetConfig+0xf0>)
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d00b      	beq.n	8007702 <TIM_OC2_SetConfig+0x9e>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	4a1a      	ldr	r2, [pc, #104]	; (8007758 <TIM_OC2_SetConfig+0xf4>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d007      	beq.n	8007702 <TIM_OC2_SetConfig+0x9e>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	4a19      	ldr	r2, [pc, #100]	; (800775c <TIM_OC2_SetConfig+0xf8>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d003      	beq.n	8007702 <TIM_OC2_SetConfig+0x9e>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	4a18      	ldr	r2, [pc, #96]	; (8007760 <TIM_OC2_SetConfig+0xfc>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d113      	bne.n	800772a <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007702:	693b      	ldr	r3, [r7, #16]
 8007704:	4a17      	ldr	r2, [pc, #92]	; (8007764 <TIM_OC2_SetConfig+0x100>)
 8007706:	4013      	ands	r3, r2
 8007708:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800770a:	693b      	ldr	r3, [r7, #16]
 800770c:	4a16      	ldr	r2, [pc, #88]	; (8007768 <TIM_OC2_SetConfig+0x104>)
 800770e:	4013      	ands	r3, r2
 8007710:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	695b      	ldr	r3, [r3, #20]
 8007716:	009b      	lsls	r3, r3, #2
 8007718:	693a      	ldr	r2, [r7, #16]
 800771a:	4313      	orrs	r3, r2
 800771c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	699b      	ldr	r3, [r3, #24]
 8007722:	009b      	lsls	r3, r3, #2
 8007724:	693a      	ldr	r2, [r7, #16]
 8007726:	4313      	orrs	r3, r2
 8007728:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	693a      	ldr	r2, [r7, #16]
 800772e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	68fa      	ldr	r2, [r7, #12]
 8007734:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	685a      	ldr	r2, [r3, #4]
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	697a      	ldr	r2, [r7, #20]
 8007742:	621a      	str	r2, [r3, #32]
}
 8007744:	46c0      	nop			; (mov r8, r8)
 8007746:	46bd      	mov	sp, r7
 8007748:	b006      	add	sp, #24
 800774a:	bd80      	pop	{r7, pc}
 800774c:	ffff8fff 	.word	0xffff8fff
 8007750:	fffffcff 	.word	0xfffffcff
 8007754:	40012c00 	.word	0x40012c00
 8007758:	40014000 	.word	0x40014000
 800775c:	40014400 	.word	0x40014400
 8007760:	40014800 	.word	0x40014800
 8007764:	fffffbff 	.word	0xfffffbff
 8007768:	fffff7ff 	.word	0xfffff7ff

0800776c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800776c:	b580      	push	{r7, lr}
 800776e:	b086      	sub	sp, #24
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
 8007774:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6a1b      	ldr	r3, [r3, #32]
 800777a:	4a35      	ldr	r2, [pc, #212]	; (8007850 <TIM_OC3_SetConfig+0xe4>)
 800777c:	401a      	ands	r2, r3
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6a1b      	ldr	r3, [r3, #32]
 8007786:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	685b      	ldr	r3, [r3, #4]
 800778c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	69db      	ldr	r3, [r3, #28]
 8007792:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	2270      	movs	r2, #112	; 0x70
 8007798:	4393      	bics	r3, r2
 800779a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	2203      	movs	r2, #3
 80077a0:	4393      	bics	r3, r2
 80077a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	68fa      	ldr	r2, [r7, #12]
 80077aa:	4313      	orrs	r3, r2
 80077ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80077ae:	697b      	ldr	r3, [r7, #20]
 80077b0:	4a28      	ldr	r2, [pc, #160]	; (8007854 <TIM_OC3_SetConfig+0xe8>)
 80077b2:	4013      	ands	r3, r2
 80077b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	689b      	ldr	r3, [r3, #8]
 80077ba:	021b      	lsls	r3, r3, #8
 80077bc:	697a      	ldr	r2, [r7, #20]
 80077be:	4313      	orrs	r3, r2
 80077c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	4a24      	ldr	r2, [pc, #144]	; (8007858 <TIM_OC3_SetConfig+0xec>)
 80077c6:	4293      	cmp	r3, r2
 80077c8:	d10d      	bne.n	80077e6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80077ca:	697b      	ldr	r3, [r7, #20]
 80077cc:	4a23      	ldr	r2, [pc, #140]	; (800785c <TIM_OC3_SetConfig+0xf0>)
 80077ce:	4013      	ands	r3, r2
 80077d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	68db      	ldr	r3, [r3, #12]
 80077d6:	021b      	lsls	r3, r3, #8
 80077d8:	697a      	ldr	r2, [r7, #20]
 80077da:	4313      	orrs	r3, r2
 80077dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80077de:	697b      	ldr	r3, [r7, #20]
 80077e0:	4a1f      	ldr	r2, [pc, #124]	; (8007860 <TIM_OC3_SetConfig+0xf4>)
 80077e2:	4013      	ands	r3, r2
 80077e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	4a1b      	ldr	r2, [pc, #108]	; (8007858 <TIM_OC3_SetConfig+0xec>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d00b      	beq.n	8007806 <TIM_OC3_SetConfig+0x9a>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	4a1c      	ldr	r2, [pc, #112]	; (8007864 <TIM_OC3_SetConfig+0xf8>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d007      	beq.n	8007806 <TIM_OC3_SetConfig+0x9a>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	4a1b      	ldr	r2, [pc, #108]	; (8007868 <TIM_OC3_SetConfig+0xfc>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d003      	beq.n	8007806 <TIM_OC3_SetConfig+0x9a>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	4a1a      	ldr	r2, [pc, #104]	; (800786c <TIM_OC3_SetConfig+0x100>)
 8007802:	4293      	cmp	r3, r2
 8007804:	d113      	bne.n	800782e <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007806:	693b      	ldr	r3, [r7, #16]
 8007808:	4a19      	ldr	r2, [pc, #100]	; (8007870 <TIM_OC3_SetConfig+0x104>)
 800780a:	4013      	ands	r3, r2
 800780c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	4a18      	ldr	r2, [pc, #96]	; (8007874 <TIM_OC3_SetConfig+0x108>)
 8007812:	4013      	ands	r3, r2
 8007814:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	695b      	ldr	r3, [r3, #20]
 800781a:	011b      	lsls	r3, r3, #4
 800781c:	693a      	ldr	r2, [r7, #16]
 800781e:	4313      	orrs	r3, r2
 8007820:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	699b      	ldr	r3, [r3, #24]
 8007826:	011b      	lsls	r3, r3, #4
 8007828:	693a      	ldr	r2, [r7, #16]
 800782a:	4313      	orrs	r3, r2
 800782c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	693a      	ldr	r2, [r7, #16]
 8007832:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	68fa      	ldr	r2, [r7, #12]
 8007838:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	685a      	ldr	r2, [r3, #4]
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	697a      	ldr	r2, [r7, #20]
 8007846:	621a      	str	r2, [r3, #32]
}
 8007848:	46c0      	nop			; (mov r8, r8)
 800784a:	46bd      	mov	sp, r7
 800784c:	b006      	add	sp, #24
 800784e:	bd80      	pop	{r7, pc}
 8007850:	fffffeff 	.word	0xfffffeff
 8007854:	fffffdff 	.word	0xfffffdff
 8007858:	40012c00 	.word	0x40012c00
 800785c:	fffff7ff 	.word	0xfffff7ff
 8007860:	fffffbff 	.word	0xfffffbff
 8007864:	40014000 	.word	0x40014000
 8007868:	40014400 	.word	0x40014400
 800786c:	40014800 	.word	0x40014800
 8007870:	ffffefff 	.word	0xffffefff
 8007874:	ffffdfff 	.word	0xffffdfff

08007878 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007878:	b580      	push	{r7, lr}
 800787a:	b086      	sub	sp, #24
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
 8007880:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6a1b      	ldr	r3, [r3, #32]
 8007886:	4a28      	ldr	r2, [pc, #160]	; (8007928 <TIM_OC4_SetConfig+0xb0>)
 8007888:	401a      	ands	r2, r3
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6a1b      	ldr	r3, [r3, #32]
 8007892:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	685b      	ldr	r3, [r3, #4]
 8007898:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	69db      	ldr	r3, [r3, #28]
 800789e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	4a22      	ldr	r2, [pc, #136]	; (800792c <TIM_OC4_SetConfig+0xb4>)
 80078a4:	4013      	ands	r3, r2
 80078a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	4a21      	ldr	r2, [pc, #132]	; (8007930 <TIM_OC4_SetConfig+0xb8>)
 80078ac:	4013      	ands	r3, r2
 80078ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	021b      	lsls	r3, r3, #8
 80078b6:	68fa      	ldr	r2, [r7, #12]
 80078b8:	4313      	orrs	r3, r2
 80078ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80078bc:	693b      	ldr	r3, [r7, #16]
 80078be:	4a1d      	ldr	r2, [pc, #116]	; (8007934 <TIM_OC4_SetConfig+0xbc>)
 80078c0:	4013      	ands	r3, r2
 80078c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	689b      	ldr	r3, [r3, #8]
 80078c8:	031b      	lsls	r3, r3, #12
 80078ca:	693a      	ldr	r2, [r7, #16]
 80078cc:	4313      	orrs	r3, r2
 80078ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	4a19      	ldr	r2, [pc, #100]	; (8007938 <TIM_OC4_SetConfig+0xc0>)
 80078d4:	4293      	cmp	r3, r2
 80078d6:	d00b      	beq.n	80078f0 <TIM_OC4_SetConfig+0x78>
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	4a18      	ldr	r2, [pc, #96]	; (800793c <TIM_OC4_SetConfig+0xc4>)
 80078dc:	4293      	cmp	r3, r2
 80078de:	d007      	beq.n	80078f0 <TIM_OC4_SetConfig+0x78>
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	4a17      	ldr	r2, [pc, #92]	; (8007940 <TIM_OC4_SetConfig+0xc8>)
 80078e4:	4293      	cmp	r3, r2
 80078e6:	d003      	beq.n	80078f0 <TIM_OC4_SetConfig+0x78>
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	4a16      	ldr	r2, [pc, #88]	; (8007944 <TIM_OC4_SetConfig+0xcc>)
 80078ec:	4293      	cmp	r3, r2
 80078ee:	d109      	bne.n	8007904 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80078f0:	697b      	ldr	r3, [r7, #20]
 80078f2:	4a15      	ldr	r2, [pc, #84]	; (8007948 <TIM_OC4_SetConfig+0xd0>)
 80078f4:	4013      	ands	r3, r2
 80078f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	695b      	ldr	r3, [r3, #20]
 80078fc:	019b      	lsls	r3, r3, #6
 80078fe:	697a      	ldr	r2, [r7, #20]
 8007900:	4313      	orrs	r3, r2
 8007902:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	697a      	ldr	r2, [r7, #20]
 8007908:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	68fa      	ldr	r2, [r7, #12]
 800790e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	685a      	ldr	r2, [r3, #4]
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	693a      	ldr	r2, [r7, #16]
 800791c:	621a      	str	r2, [r3, #32]
}
 800791e:	46c0      	nop			; (mov r8, r8)
 8007920:	46bd      	mov	sp, r7
 8007922:	b006      	add	sp, #24
 8007924:	bd80      	pop	{r7, pc}
 8007926:	46c0      	nop			; (mov r8, r8)
 8007928:	ffffefff 	.word	0xffffefff
 800792c:	ffff8fff 	.word	0xffff8fff
 8007930:	fffffcff 	.word	0xfffffcff
 8007934:	ffffdfff 	.word	0xffffdfff
 8007938:	40012c00 	.word	0x40012c00
 800793c:	40014000 	.word	0x40014000
 8007940:	40014400 	.word	0x40014400
 8007944:	40014800 	.word	0x40014800
 8007948:	ffffbfff 	.word	0xffffbfff

0800794c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b086      	sub	sp, #24
 8007950:	af00      	add	r7, sp, #0
 8007952:	60f8      	str	r0, [r7, #12]
 8007954:	60b9      	str	r1, [r7, #8]
 8007956:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	6a1b      	ldr	r3, [r3, #32]
 800795c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	6a1b      	ldr	r3, [r3, #32]
 8007962:	2201      	movs	r2, #1
 8007964:	4393      	bics	r3, r2
 8007966:	001a      	movs	r2, r3
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	699b      	ldr	r3, [r3, #24]
 8007970:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007972:	693b      	ldr	r3, [r7, #16]
 8007974:	22f0      	movs	r2, #240	; 0xf0
 8007976:	4393      	bics	r3, r2
 8007978:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	011b      	lsls	r3, r3, #4
 800797e:	693a      	ldr	r2, [r7, #16]
 8007980:	4313      	orrs	r3, r2
 8007982:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007984:	697b      	ldr	r3, [r7, #20]
 8007986:	220a      	movs	r2, #10
 8007988:	4393      	bics	r3, r2
 800798a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800798c:	697a      	ldr	r2, [r7, #20]
 800798e:	68bb      	ldr	r3, [r7, #8]
 8007990:	4313      	orrs	r3, r2
 8007992:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	693a      	ldr	r2, [r7, #16]
 8007998:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	697a      	ldr	r2, [r7, #20]
 800799e:	621a      	str	r2, [r3, #32]
}
 80079a0:	46c0      	nop			; (mov r8, r8)
 80079a2:	46bd      	mov	sp, r7
 80079a4:	b006      	add	sp, #24
 80079a6:	bd80      	pop	{r7, pc}

080079a8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b086      	sub	sp, #24
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	60f8      	str	r0, [r7, #12]
 80079b0:	60b9      	str	r1, [r7, #8]
 80079b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	6a1b      	ldr	r3, [r3, #32]
 80079b8:	2210      	movs	r2, #16
 80079ba:	4393      	bics	r3, r2
 80079bc:	001a      	movs	r2, r3
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	699b      	ldr	r3, [r3, #24]
 80079c6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	6a1b      	ldr	r3, [r3, #32]
 80079cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80079ce:	697b      	ldr	r3, [r7, #20]
 80079d0:	4a0d      	ldr	r2, [pc, #52]	; (8007a08 <TIM_TI2_ConfigInputStage+0x60>)
 80079d2:	4013      	ands	r3, r2
 80079d4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	031b      	lsls	r3, r3, #12
 80079da:	697a      	ldr	r2, [r7, #20]
 80079dc:	4313      	orrs	r3, r2
 80079de:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80079e0:	693b      	ldr	r3, [r7, #16]
 80079e2:	22a0      	movs	r2, #160	; 0xa0
 80079e4:	4393      	bics	r3, r2
 80079e6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80079e8:	68bb      	ldr	r3, [r7, #8]
 80079ea:	011b      	lsls	r3, r3, #4
 80079ec:	693a      	ldr	r2, [r7, #16]
 80079ee:	4313      	orrs	r3, r2
 80079f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	697a      	ldr	r2, [r7, #20]
 80079f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	693a      	ldr	r2, [r7, #16]
 80079fc:	621a      	str	r2, [r3, #32]
}
 80079fe:	46c0      	nop			; (mov r8, r8)
 8007a00:	46bd      	mov	sp, r7
 8007a02:	b006      	add	sp, #24
 8007a04:	bd80      	pop	{r7, pc}
 8007a06:	46c0      	nop			; (mov r8, r8)
 8007a08:	ffff0fff 	.word	0xffff0fff

08007a0c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b084      	sub	sp, #16
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
 8007a14:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	689b      	ldr	r3, [r3, #8]
 8007a1a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	2270      	movs	r2, #112	; 0x70
 8007a20:	4393      	bics	r3, r2
 8007a22:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007a24:	683a      	ldr	r2, [r7, #0]
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	4313      	orrs	r3, r2
 8007a2a:	2207      	movs	r2, #7
 8007a2c:	4313      	orrs	r3, r2
 8007a2e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	68fa      	ldr	r2, [r7, #12]
 8007a34:	609a      	str	r2, [r3, #8]
}
 8007a36:	46c0      	nop			; (mov r8, r8)
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	b004      	add	sp, #16
 8007a3c:	bd80      	pop	{r7, pc}
	...

08007a40 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b086      	sub	sp, #24
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	60f8      	str	r0, [r7, #12]
 8007a48:	60b9      	str	r1, [r7, #8]
 8007a4a:	607a      	str	r2, [r7, #4]
 8007a4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	689b      	ldr	r3, [r3, #8]
 8007a52:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007a54:	697b      	ldr	r3, [r7, #20]
 8007a56:	4a09      	ldr	r2, [pc, #36]	; (8007a7c <TIM_ETR_SetConfig+0x3c>)
 8007a58:	4013      	ands	r3, r2
 8007a5a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	021a      	lsls	r2, r3, #8
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	431a      	orrs	r2, r3
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	4313      	orrs	r3, r2
 8007a68:	697a      	ldr	r2, [r7, #20]
 8007a6a:	4313      	orrs	r3, r2
 8007a6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	697a      	ldr	r2, [r7, #20]
 8007a72:	609a      	str	r2, [r3, #8]
}
 8007a74:	46c0      	nop			; (mov r8, r8)
 8007a76:	46bd      	mov	sp, r7
 8007a78:	b006      	add	sp, #24
 8007a7a:	bd80      	pop	{r7, pc}
 8007a7c:	ffff00ff 	.word	0xffff00ff

08007a80 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b086      	sub	sp, #24
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	60f8      	str	r0, [r7, #12]
 8007a88:	60b9      	str	r1, [r7, #8]
 8007a8a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007a8c:	68bb      	ldr	r3, [r7, #8]
 8007a8e:	221f      	movs	r2, #31
 8007a90:	4013      	ands	r3, r2
 8007a92:	2201      	movs	r2, #1
 8007a94:	409a      	lsls	r2, r3
 8007a96:	0013      	movs	r3, r2
 8007a98:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	6a1b      	ldr	r3, [r3, #32]
 8007a9e:	697a      	ldr	r2, [r7, #20]
 8007aa0:	43d2      	mvns	r2, r2
 8007aa2:	401a      	ands	r2, r3
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	6a1a      	ldr	r2, [r3, #32]
 8007aac:	68bb      	ldr	r3, [r7, #8]
 8007aae:	211f      	movs	r1, #31
 8007ab0:	400b      	ands	r3, r1
 8007ab2:	6879      	ldr	r1, [r7, #4]
 8007ab4:	4099      	lsls	r1, r3
 8007ab6:	000b      	movs	r3, r1
 8007ab8:	431a      	orrs	r2, r3
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	621a      	str	r2, [r3, #32]
}
 8007abe:	46c0      	nop			; (mov r8, r8)
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	b006      	add	sp, #24
 8007ac4:	bd80      	pop	{r7, pc}
	...

08007ac8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b084      	sub	sp, #16
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
 8007ad0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	223c      	movs	r2, #60	; 0x3c
 8007ad6:	5c9b      	ldrb	r3, [r3, r2]
 8007ad8:	2b01      	cmp	r3, #1
 8007ada:	d101      	bne.n	8007ae0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007adc:	2302      	movs	r3, #2
 8007ade:	e041      	b.n	8007b64 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	223c      	movs	r2, #60	; 0x3c
 8007ae4:	2101      	movs	r1, #1
 8007ae6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	223d      	movs	r2, #61	; 0x3d
 8007aec:	2102      	movs	r1, #2
 8007aee:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	685b      	ldr	r3, [r3, #4]
 8007af6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	689b      	ldr	r3, [r3, #8]
 8007afe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	2270      	movs	r2, #112	; 0x70
 8007b04:	4393      	bics	r3, r2
 8007b06:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	68fa      	ldr	r2, [r7, #12]
 8007b0e:	4313      	orrs	r3, r2
 8007b10:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	68fa      	ldr	r2, [r7, #12]
 8007b18:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	4a13      	ldr	r2, [pc, #76]	; (8007b6c <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8007b20:	4293      	cmp	r3, r2
 8007b22:	d009      	beq.n	8007b38 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	4a11      	ldr	r2, [pc, #68]	; (8007b70 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d004      	beq.n	8007b38 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	4a10      	ldr	r2, [pc, #64]	; (8007b74 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8007b34:	4293      	cmp	r3, r2
 8007b36:	d10c      	bne.n	8007b52 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007b38:	68bb      	ldr	r3, [r7, #8]
 8007b3a:	2280      	movs	r2, #128	; 0x80
 8007b3c:	4393      	bics	r3, r2
 8007b3e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	685b      	ldr	r3, [r3, #4]
 8007b44:	68ba      	ldr	r2, [r7, #8]
 8007b46:	4313      	orrs	r3, r2
 8007b48:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	68ba      	ldr	r2, [r7, #8]
 8007b50:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	223d      	movs	r2, #61	; 0x3d
 8007b56:	2101      	movs	r1, #1
 8007b58:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	223c      	movs	r2, #60	; 0x3c
 8007b5e:	2100      	movs	r1, #0
 8007b60:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007b62:	2300      	movs	r3, #0
}
 8007b64:	0018      	movs	r0, r3
 8007b66:	46bd      	mov	sp, r7
 8007b68:	b004      	add	sp, #16
 8007b6a:	bd80      	pop	{r7, pc}
 8007b6c:	40012c00 	.word	0x40012c00
 8007b70:	40000400 	.word	0x40000400
 8007b74:	40014000 	.word	0x40014000

08007b78 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b082      	sub	sp, #8
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007b80:	46c0      	nop			; (mov r8, r8)
 8007b82:	46bd      	mov	sp, r7
 8007b84:	b002      	add	sp, #8
 8007b86:	bd80      	pop	{r7, pc}

08007b88 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b082      	sub	sp, #8
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007b90:	46c0      	nop			; (mov r8, r8)
 8007b92:	46bd      	mov	sp, r7
 8007b94:	b002      	add	sp, #8
 8007b96:	bd80      	pop	{r7, pc}

08007b98 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b082      	sub	sp, #8
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d101      	bne.n	8007baa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	e044      	b.n	8007c34 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d107      	bne.n	8007bc2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	2274      	movs	r2, #116	; 0x74
 8007bb6:	2100      	movs	r1, #0
 8007bb8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	0018      	movs	r0, r3
 8007bbe:	f7fc fc17 	bl	80043f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2224      	movs	r2, #36	; 0x24
 8007bc6:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	681a      	ldr	r2, [r3, #0]
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	2101      	movs	r1, #1
 8007bd4:	438a      	bics	r2, r1
 8007bd6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	0018      	movs	r0, r3
 8007bdc:	f000 fbb2 	bl	8008344 <UART_SetConfig>
 8007be0:	0003      	movs	r3, r0
 8007be2:	2b01      	cmp	r3, #1
 8007be4:	d101      	bne.n	8007bea <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007be6:	2301      	movs	r3, #1
 8007be8:	e024      	b.n	8007c34 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d003      	beq.n	8007bfa <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	0018      	movs	r0, r3
 8007bf6:	f000 fcfd 	bl	80085f4 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	685a      	ldr	r2, [r3, #4]
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	490d      	ldr	r1, [pc, #52]	; (8007c3c <HAL_UART_Init+0xa4>)
 8007c06:	400a      	ands	r2, r1
 8007c08:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	689a      	ldr	r2, [r3, #8]
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	2108      	movs	r1, #8
 8007c16:	438a      	bics	r2, r1
 8007c18:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	681a      	ldr	r2, [r3, #0]
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	2101      	movs	r1, #1
 8007c26:	430a      	orrs	r2, r1
 8007c28:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	0018      	movs	r0, r3
 8007c2e:	f000 fd95 	bl	800875c <UART_CheckIdleState>
 8007c32:	0003      	movs	r3, r0
}
 8007c34:	0018      	movs	r0, r3
 8007c36:	46bd      	mov	sp, r7
 8007c38:	b002      	add	sp, #8
 8007c3a:	bd80      	pop	{r7, pc}
 8007c3c:	fffff7ff 	.word	0xfffff7ff

08007c40 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b08a      	sub	sp, #40	; 0x28
 8007c44:	af02      	add	r7, sp, #8
 8007c46:	60f8      	str	r0, [r7, #12]
 8007c48:	60b9      	str	r1, [r7, #8]
 8007c4a:	603b      	str	r3, [r7, #0]
 8007c4c:	1dbb      	adds	r3, r7, #6
 8007c4e:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007c54:	2b20      	cmp	r3, #32
 8007c56:	d000      	beq.n	8007c5a <HAL_UART_Transmit+0x1a>
 8007c58:	e096      	b.n	8007d88 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c5a:	68bb      	ldr	r3, [r7, #8]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d003      	beq.n	8007c68 <HAL_UART_Transmit+0x28>
 8007c60:	1dbb      	adds	r3, r7, #6
 8007c62:	881b      	ldrh	r3, [r3, #0]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d101      	bne.n	8007c6c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007c68:	2301      	movs	r3, #1
 8007c6a:	e08e      	b.n	8007d8a <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	689a      	ldr	r2, [r3, #8]
 8007c70:	2380      	movs	r3, #128	; 0x80
 8007c72:	015b      	lsls	r3, r3, #5
 8007c74:	429a      	cmp	r2, r3
 8007c76:	d109      	bne.n	8007c8c <HAL_UART_Transmit+0x4c>
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	691b      	ldr	r3, [r3, #16]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d105      	bne.n	8007c8c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007c80:	68bb      	ldr	r3, [r7, #8]
 8007c82:	2201      	movs	r2, #1
 8007c84:	4013      	ands	r3, r2
 8007c86:	d001      	beq.n	8007c8c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8007c88:	2301      	movs	r3, #1
 8007c8a:	e07e      	b.n	8007d8a <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	2274      	movs	r2, #116	; 0x74
 8007c90:	5c9b      	ldrb	r3, [r3, r2]
 8007c92:	2b01      	cmp	r3, #1
 8007c94:	d101      	bne.n	8007c9a <HAL_UART_Transmit+0x5a>
 8007c96:	2302      	movs	r3, #2
 8007c98:	e077      	b.n	8007d8a <HAL_UART_Transmit+0x14a>
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	2274      	movs	r2, #116	; 0x74
 8007c9e:	2101      	movs	r1, #1
 8007ca0:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	2280      	movs	r2, #128	; 0x80
 8007ca6:	2100      	movs	r1, #0
 8007ca8:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	2221      	movs	r2, #33	; 0x21
 8007cae:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007cb0:	f7fc fdb6 	bl	8004820 <HAL_GetTick>
 8007cb4:	0003      	movs	r3, r0
 8007cb6:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	1dba      	adds	r2, r7, #6
 8007cbc:	2150      	movs	r1, #80	; 0x50
 8007cbe:	8812      	ldrh	r2, [r2, #0]
 8007cc0:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	1dba      	adds	r2, r7, #6
 8007cc6:	2152      	movs	r1, #82	; 0x52
 8007cc8:	8812      	ldrh	r2, [r2, #0]
 8007cca:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	689a      	ldr	r2, [r3, #8]
 8007cd0:	2380      	movs	r3, #128	; 0x80
 8007cd2:	015b      	lsls	r3, r3, #5
 8007cd4:	429a      	cmp	r2, r3
 8007cd6:	d108      	bne.n	8007cea <HAL_UART_Transmit+0xaa>
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	691b      	ldr	r3, [r3, #16]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d104      	bne.n	8007cea <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007ce4:	68bb      	ldr	r3, [r7, #8]
 8007ce6:	61bb      	str	r3, [r7, #24]
 8007ce8:	e003      	b.n	8007cf2 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8007cea:	68bb      	ldr	r3, [r7, #8]
 8007cec:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007cee:	2300      	movs	r3, #0
 8007cf0:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	2274      	movs	r2, #116	; 0x74
 8007cf6:	2100      	movs	r1, #0
 8007cf8:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8007cfa:	e02d      	b.n	8007d58 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007cfc:	697a      	ldr	r2, [r7, #20]
 8007cfe:	68f8      	ldr	r0, [r7, #12]
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	9300      	str	r3, [sp, #0]
 8007d04:	0013      	movs	r3, r2
 8007d06:	2200      	movs	r2, #0
 8007d08:	2180      	movs	r1, #128	; 0x80
 8007d0a:	f000 fd6f 	bl	80087ec <UART_WaitOnFlagUntilTimeout>
 8007d0e:	1e03      	subs	r3, r0, #0
 8007d10:	d001      	beq.n	8007d16 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8007d12:	2303      	movs	r3, #3
 8007d14:	e039      	b.n	8007d8a <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 8007d16:	69fb      	ldr	r3, [r7, #28]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d10b      	bne.n	8007d34 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007d1c:	69bb      	ldr	r3, [r7, #24]
 8007d1e:	881a      	ldrh	r2, [r3, #0]
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	05d2      	lsls	r2, r2, #23
 8007d26:	0dd2      	lsrs	r2, r2, #23
 8007d28:	b292      	uxth	r2, r2
 8007d2a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007d2c:	69bb      	ldr	r3, [r7, #24]
 8007d2e:	3302      	adds	r3, #2
 8007d30:	61bb      	str	r3, [r7, #24]
 8007d32:	e008      	b.n	8007d46 <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007d34:	69fb      	ldr	r3, [r7, #28]
 8007d36:	781a      	ldrb	r2, [r3, #0]
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	b292      	uxth	r2, r2
 8007d3e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007d40:	69fb      	ldr	r3, [r7, #28]
 8007d42:	3301      	adds	r3, #1
 8007d44:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	2252      	movs	r2, #82	; 0x52
 8007d4a:	5a9b      	ldrh	r3, [r3, r2]
 8007d4c:	b29b      	uxth	r3, r3
 8007d4e:	3b01      	subs	r3, #1
 8007d50:	b299      	uxth	r1, r3
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	2252      	movs	r2, #82	; 0x52
 8007d56:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	2252      	movs	r2, #82	; 0x52
 8007d5c:	5a9b      	ldrh	r3, [r3, r2]
 8007d5e:	b29b      	uxth	r3, r3
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d1cb      	bne.n	8007cfc <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007d64:	697a      	ldr	r2, [r7, #20]
 8007d66:	68f8      	ldr	r0, [r7, #12]
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	9300      	str	r3, [sp, #0]
 8007d6c:	0013      	movs	r3, r2
 8007d6e:	2200      	movs	r2, #0
 8007d70:	2140      	movs	r1, #64	; 0x40
 8007d72:	f000 fd3b 	bl	80087ec <UART_WaitOnFlagUntilTimeout>
 8007d76:	1e03      	subs	r3, r0, #0
 8007d78:	d001      	beq.n	8007d7e <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 8007d7a:	2303      	movs	r3, #3
 8007d7c:	e005      	b.n	8007d8a <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	2220      	movs	r2, #32
 8007d82:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8007d84:	2300      	movs	r3, #0
 8007d86:	e000      	b.n	8007d8a <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8007d88:	2302      	movs	r3, #2
  }
}
 8007d8a:	0018      	movs	r0, r3
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	b008      	add	sp, #32
 8007d90:	bd80      	pop	{r7, pc}
	...

08007d94 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007d94:	b590      	push	{r4, r7, lr}
 8007d96:	b0ab      	sub	sp, #172	; 0xac
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	69db      	ldr	r3, [r3, #28]
 8007da2:	22a4      	movs	r2, #164	; 0xa4
 8007da4:	18b9      	adds	r1, r7, r2
 8007da6:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	20a0      	movs	r0, #160	; 0xa0
 8007db0:	1839      	adds	r1, r7, r0
 8007db2:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	689b      	ldr	r3, [r3, #8]
 8007dba:	219c      	movs	r1, #156	; 0x9c
 8007dbc:	1879      	adds	r1, r7, r1
 8007dbe:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007dc0:	0011      	movs	r1, r2
 8007dc2:	18bb      	adds	r3, r7, r2
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	4a99      	ldr	r2, [pc, #612]	; (800802c <HAL_UART_IRQHandler+0x298>)
 8007dc8:	4013      	ands	r3, r2
 8007dca:	2298      	movs	r2, #152	; 0x98
 8007dcc:	18bc      	adds	r4, r7, r2
 8007dce:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8007dd0:	18bb      	adds	r3, r7, r2
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d114      	bne.n	8007e02 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007dd8:	187b      	adds	r3, r7, r1
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	2220      	movs	r2, #32
 8007dde:	4013      	ands	r3, r2
 8007de0:	d00f      	beq.n	8007e02 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007de2:	183b      	adds	r3, r7, r0
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	2220      	movs	r2, #32
 8007de8:	4013      	ands	r3, r2
 8007dea:	d00a      	beq.n	8007e02 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d100      	bne.n	8007df6 <HAL_UART_IRQHandler+0x62>
 8007df4:	e27e      	b.n	80082f4 <HAL_UART_IRQHandler+0x560>
      {
        huart->RxISR(huart);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007dfa:	687a      	ldr	r2, [r7, #4]
 8007dfc:	0010      	movs	r0, r2
 8007dfe:	4798      	blx	r3
      }
      return;
 8007e00:	e278      	b.n	80082f4 <HAL_UART_IRQHandler+0x560>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007e02:	2398      	movs	r3, #152	; 0x98
 8007e04:	18fb      	adds	r3, r7, r3
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d100      	bne.n	8007e0e <HAL_UART_IRQHandler+0x7a>
 8007e0c:	e114      	b.n	8008038 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007e0e:	239c      	movs	r3, #156	; 0x9c
 8007e10:	18fb      	adds	r3, r7, r3
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	2201      	movs	r2, #1
 8007e16:	4013      	ands	r3, r2
 8007e18:	d106      	bne.n	8007e28 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007e1a:	23a0      	movs	r3, #160	; 0xa0
 8007e1c:	18fb      	adds	r3, r7, r3
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	4a83      	ldr	r2, [pc, #524]	; (8008030 <HAL_UART_IRQHandler+0x29c>)
 8007e22:	4013      	ands	r3, r2
 8007e24:	d100      	bne.n	8007e28 <HAL_UART_IRQHandler+0x94>
 8007e26:	e107      	b.n	8008038 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007e28:	23a4      	movs	r3, #164	; 0xa4
 8007e2a:	18fb      	adds	r3, r7, r3
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	2201      	movs	r2, #1
 8007e30:	4013      	ands	r3, r2
 8007e32:	d012      	beq.n	8007e5a <HAL_UART_IRQHandler+0xc6>
 8007e34:	23a0      	movs	r3, #160	; 0xa0
 8007e36:	18fb      	adds	r3, r7, r3
 8007e38:	681a      	ldr	r2, [r3, #0]
 8007e3a:	2380      	movs	r3, #128	; 0x80
 8007e3c:	005b      	lsls	r3, r3, #1
 8007e3e:	4013      	ands	r3, r2
 8007e40:	d00b      	beq.n	8007e5a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	2201      	movs	r2, #1
 8007e48:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2280      	movs	r2, #128	; 0x80
 8007e4e:	589b      	ldr	r3, [r3, r2]
 8007e50:	2201      	movs	r2, #1
 8007e52:	431a      	orrs	r2, r3
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2180      	movs	r1, #128	; 0x80
 8007e58:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007e5a:	23a4      	movs	r3, #164	; 0xa4
 8007e5c:	18fb      	adds	r3, r7, r3
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	2202      	movs	r2, #2
 8007e62:	4013      	ands	r3, r2
 8007e64:	d011      	beq.n	8007e8a <HAL_UART_IRQHandler+0xf6>
 8007e66:	239c      	movs	r3, #156	; 0x9c
 8007e68:	18fb      	adds	r3, r7, r3
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	2201      	movs	r2, #1
 8007e6e:	4013      	ands	r3, r2
 8007e70:	d00b      	beq.n	8007e8a <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	2202      	movs	r2, #2
 8007e78:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2280      	movs	r2, #128	; 0x80
 8007e7e:	589b      	ldr	r3, [r3, r2]
 8007e80:	2204      	movs	r2, #4
 8007e82:	431a      	orrs	r2, r3
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2180      	movs	r1, #128	; 0x80
 8007e88:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007e8a:	23a4      	movs	r3, #164	; 0xa4
 8007e8c:	18fb      	adds	r3, r7, r3
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	2204      	movs	r2, #4
 8007e92:	4013      	ands	r3, r2
 8007e94:	d011      	beq.n	8007eba <HAL_UART_IRQHandler+0x126>
 8007e96:	239c      	movs	r3, #156	; 0x9c
 8007e98:	18fb      	adds	r3, r7, r3
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	2201      	movs	r2, #1
 8007e9e:	4013      	ands	r3, r2
 8007ea0:	d00b      	beq.n	8007eba <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	2204      	movs	r2, #4
 8007ea8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2280      	movs	r2, #128	; 0x80
 8007eae:	589b      	ldr	r3, [r3, r2]
 8007eb0:	2202      	movs	r2, #2
 8007eb2:	431a      	orrs	r2, r3
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2180      	movs	r1, #128	; 0x80
 8007eb8:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007eba:	23a4      	movs	r3, #164	; 0xa4
 8007ebc:	18fb      	adds	r3, r7, r3
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	2208      	movs	r2, #8
 8007ec2:	4013      	ands	r3, r2
 8007ec4:	d017      	beq.n	8007ef6 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007ec6:	23a0      	movs	r3, #160	; 0xa0
 8007ec8:	18fb      	adds	r3, r7, r3
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	2220      	movs	r2, #32
 8007ece:	4013      	ands	r3, r2
 8007ed0:	d105      	bne.n	8007ede <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007ed2:	239c      	movs	r3, #156	; 0x9c
 8007ed4:	18fb      	adds	r3, r7, r3
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	2201      	movs	r2, #1
 8007eda:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007edc:	d00b      	beq.n	8007ef6 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	2208      	movs	r2, #8
 8007ee4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	2280      	movs	r2, #128	; 0x80
 8007eea:	589b      	ldr	r3, [r3, r2]
 8007eec:	2208      	movs	r2, #8
 8007eee:	431a      	orrs	r2, r3
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2180      	movs	r1, #128	; 0x80
 8007ef4:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007ef6:	23a4      	movs	r3, #164	; 0xa4
 8007ef8:	18fb      	adds	r3, r7, r3
 8007efa:	681a      	ldr	r2, [r3, #0]
 8007efc:	2380      	movs	r3, #128	; 0x80
 8007efe:	011b      	lsls	r3, r3, #4
 8007f00:	4013      	ands	r3, r2
 8007f02:	d013      	beq.n	8007f2c <HAL_UART_IRQHandler+0x198>
 8007f04:	23a0      	movs	r3, #160	; 0xa0
 8007f06:	18fb      	adds	r3, r7, r3
 8007f08:	681a      	ldr	r2, [r3, #0]
 8007f0a:	2380      	movs	r3, #128	; 0x80
 8007f0c:	04db      	lsls	r3, r3, #19
 8007f0e:	4013      	ands	r3, r2
 8007f10:	d00c      	beq.n	8007f2c <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	2280      	movs	r2, #128	; 0x80
 8007f18:	0112      	lsls	r2, r2, #4
 8007f1a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2280      	movs	r2, #128	; 0x80
 8007f20:	589b      	ldr	r3, [r3, r2]
 8007f22:	2220      	movs	r2, #32
 8007f24:	431a      	orrs	r2, r3
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2180      	movs	r1, #128	; 0x80
 8007f2a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2280      	movs	r2, #128	; 0x80
 8007f30:	589b      	ldr	r3, [r3, r2]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d100      	bne.n	8007f38 <HAL_UART_IRQHandler+0x1a4>
 8007f36:	e1df      	b.n	80082f8 <HAL_UART_IRQHandler+0x564>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007f38:	23a4      	movs	r3, #164	; 0xa4
 8007f3a:	18fb      	adds	r3, r7, r3
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	2220      	movs	r2, #32
 8007f40:	4013      	ands	r3, r2
 8007f42:	d00e      	beq.n	8007f62 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007f44:	23a0      	movs	r3, #160	; 0xa0
 8007f46:	18fb      	adds	r3, r7, r3
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	2220      	movs	r2, #32
 8007f4c:	4013      	ands	r3, r2
 8007f4e:	d008      	beq.n	8007f62 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d004      	beq.n	8007f62 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007f5c:	687a      	ldr	r2, [r7, #4]
 8007f5e:	0010      	movs	r0, r2
 8007f60:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	2280      	movs	r2, #128	; 0x80
 8007f66:	589b      	ldr	r3, [r3, r2]
 8007f68:	2194      	movs	r1, #148	; 0x94
 8007f6a:	187a      	adds	r2, r7, r1
 8007f6c:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	689b      	ldr	r3, [r3, #8]
 8007f74:	2240      	movs	r2, #64	; 0x40
 8007f76:	4013      	ands	r3, r2
 8007f78:	2b40      	cmp	r3, #64	; 0x40
 8007f7a:	d004      	beq.n	8007f86 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007f7c:	187b      	adds	r3, r7, r1
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	2228      	movs	r2, #40	; 0x28
 8007f82:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007f84:	d047      	beq.n	8008016 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	0018      	movs	r0, r3
 8007f8a:	f000 fda3 	bl	8008ad4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	689b      	ldr	r3, [r3, #8]
 8007f94:	2240      	movs	r2, #64	; 0x40
 8007f96:	4013      	ands	r3, r2
 8007f98:	2b40      	cmp	r3, #64	; 0x40
 8007f9a:	d137      	bne.n	800800c <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f9c:	f3ef 8310 	mrs	r3, PRIMASK
 8007fa0:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8007fa2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007fa4:	2090      	movs	r0, #144	; 0x90
 8007fa6:	183a      	adds	r2, r7, r0
 8007fa8:	6013      	str	r3, [r2, #0]
 8007faa:	2301      	movs	r3, #1
 8007fac:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007fb0:	f383 8810 	msr	PRIMASK, r3
}
 8007fb4:	46c0      	nop			; (mov r8, r8)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	689a      	ldr	r2, [r3, #8]
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	2140      	movs	r1, #64	; 0x40
 8007fc2:	438a      	bics	r2, r1
 8007fc4:	609a      	str	r2, [r3, #8]
 8007fc6:	183b      	adds	r3, r7, r0
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fcc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007fce:	f383 8810 	msr	PRIMASK, r3
}
 8007fd2:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d012      	beq.n	8008002 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fe0:	4a14      	ldr	r2, [pc, #80]	; (8008034 <HAL_UART_IRQHandler+0x2a0>)
 8007fe2:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fe8:	0018      	movs	r0, r3
 8007fea:	f7fd fab8 	bl	800555e <HAL_DMA_Abort_IT>
 8007fee:	1e03      	subs	r3, r0, #0
 8007ff0:	d01a      	beq.n	8008028 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ff6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ffc:	0018      	movs	r0, r3
 8007ffe:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008000:	e012      	b.n	8008028 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	0018      	movs	r0, r3
 8008006:	f000 f995 	bl	8008334 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800800a:	e00d      	b.n	8008028 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	0018      	movs	r0, r3
 8008010:	f000 f990 	bl	8008334 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008014:	e008      	b.n	8008028 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	0018      	movs	r0, r3
 800801a:	f000 f98b 	bl	8008334 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2280      	movs	r2, #128	; 0x80
 8008022:	2100      	movs	r1, #0
 8008024:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8008026:	e167      	b.n	80082f8 <HAL_UART_IRQHandler+0x564>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008028:	46c0      	nop			; (mov r8, r8)
    return;
 800802a:	e165      	b.n	80082f8 <HAL_UART_IRQHandler+0x564>
 800802c:	0000080f 	.word	0x0000080f
 8008030:	04000120 	.word	0x04000120
 8008034:	08008b99 	.word	0x08008b99

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800803c:	2b01      	cmp	r3, #1
 800803e:	d000      	beq.n	8008042 <HAL_UART_IRQHandler+0x2ae>
 8008040:	e131      	b.n	80082a6 <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008042:	23a4      	movs	r3, #164	; 0xa4
 8008044:	18fb      	adds	r3, r7, r3
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	2210      	movs	r2, #16
 800804a:	4013      	ands	r3, r2
 800804c:	d100      	bne.n	8008050 <HAL_UART_IRQHandler+0x2bc>
 800804e:	e12a      	b.n	80082a6 <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008050:	23a0      	movs	r3, #160	; 0xa0
 8008052:	18fb      	adds	r3, r7, r3
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	2210      	movs	r2, #16
 8008058:	4013      	ands	r3, r2
 800805a:	d100      	bne.n	800805e <HAL_UART_IRQHandler+0x2ca>
 800805c:	e123      	b.n	80082a6 <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	2210      	movs	r2, #16
 8008064:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	689b      	ldr	r3, [r3, #8]
 800806c:	2240      	movs	r2, #64	; 0x40
 800806e:	4013      	ands	r3, r2
 8008070:	2b40      	cmp	r3, #64	; 0x40
 8008072:	d000      	beq.n	8008076 <HAL_UART_IRQHandler+0x2e2>
 8008074:	e09b      	b.n	80081ae <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	685a      	ldr	r2, [r3, #4]
 800807e:	217e      	movs	r1, #126	; 0x7e
 8008080:	187b      	adds	r3, r7, r1
 8008082:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8008084:	187b      	adds	r3, r7, r1
 8008086:	881b      	ldrh	r3, [r3, #0]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d100      	bne.n	800808e <HAL_UART_IRQHandler+0x2fa>
 800808c:	e136      	b.n	80082fc <HAL_UART_IRQHandler+0x568>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2258      	movs	r2, #88	; 0x58
 8008092:	5a9b      	ldrh	r3, [r3, r2]
 8008094:	187a      	adds	r2, r7, r1
 8008096:	8812      	ldrh	r2, [r2, #0]
 8008098:	429a      	cmp	r2, r3
 800809a:	d300      	bcc.n	800809e <HAL_UART_IRQHandler+0x30a>
 800809c:	e12e      	b.n	80082fc <HAL_UART_IRQHandler+0x568>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	187a      	adds	r2, r7, r1
 80080a2:	215a      	movs	r1, #90	; 0x5a
 80080a4:	8812      	ldrh	r2, [r2, #0]
 80080a6:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080ac:	699b      	ldr	r3, [r3, #24]
 80080ae:	2b20      	cmp	r3, #32
 80080b0:	d06e      	beq.n	8008190 <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80080b2:	f3ef 8310 	mrs	r3, PRIMASK
 80080b6:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80080b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80080ba:	67bb      	str	r3, [r7, #120]	; 0x78
 80080bc:	2301      	movs	r3, #1
 80080be:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080c2:	f383 8810 	msr	PRIMASK, r3
}
 80080c6:	46c0      	nop			; (mov r8, r8)
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	681a      	ldr	r2, [r3, #0]
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	498e      	ldr	r1, [pc, #568]	; (800830c <HAL_UART_IRQHandler+0x578>)
 80080d4:	400a      	ands	r2, r1
 80080d6:	601a      	str	r2, [r3, #0]
 80080d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80080da:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080de:	f383 8810 	msr	PRIMASK, r3
}
 80080e2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80080e4:	f3ef 8310 	mrs	r3, PRIMASK
 80080e8:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80080ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080ec:	677b      	str	r3, [r7, #116]	; 0x74
 80080ee:	2301      	movs	r3, #1
 80080f0:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80080f4:	f383 8810 	msr	PRIMASK, r3
}
 80080f8:	46c0      	nop			; (mov r8, r8)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	689a      	ldr	r2, [r3, #8]
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	2101      	movs	r1, #1
 8008106:	438a      	bics	r2, r1
 8008108:	609a      	str	r2, [r3, #8]
 800810a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800810c:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800810e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008110:	f383 8810 	msr	PRIMASK, r3
}
 8008114:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008116:	f3ef 8310 	mrs	r3, PRIMASK
 800811a:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 800811c:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800811e:	673b      	str	r3, [r7, #112]	; 0x70
 8008120:	2301      	movs	r3, #1
 8008122:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008124:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008126:	f383 8810 	msr	PRIMASK, r3
}
 800812a:	46c0      	nop			; (mov r8, r8)
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	689a      	ldr	r2, [r3, #8]
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	2140      	movs	r1, #64	; 0x40
 8008138:	438a      	bics	r2, r1
 800813a:	609a      	str	r2, [r3, #8]
 800813c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800813e:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008140:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008142:	f383 8810 	msr	PRIMASK, r3
}
 8008146:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2220      	movs	r2, #32
 800814c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	2200      	movs	r2, #0
 8008152:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008154:	f3ef 8310 	mrs	r3, PRIMASK
 8008158:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 800815a:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800815c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800815e:	2301      	movs	r3, #1
 8008160:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008162:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008164:	f383 8810 	msr	PRIMASK, r3
}
 8008168:	46c0      	nop			; (mov r8, r8)
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	681a      	ldr	r2, [r3, #0]
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	2110      	movs	r1, #16
 8008176:	438a      	bics	r2, r1
 8008178:	601a      	str	r2, [r3, #0]
 800817a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800817c:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800817e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008180:	f383 8810 	msr	PRIMASK, r3
}
 8008184:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800818a:	0018      	movs	r0, r3
 800818c:	f7fd f9af 	bl	80054ee <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2258      	movs	r2, #88	; 0x58
 8008194:	5a9a      	ldrh	r2, [r3, r2]
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	215a      	movs	r1, #90	; 0x5a
 800819a:	5a5b      	ldrh	r3, [r3, r1]
 800819c:	b29b      	uxth	r3, r3
 800819e:	1ad3      	subs	r3, r2, r3
 80081a0:	b29a      	uxth	r2, r3
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	0011      	movs	r1, r2
 80081a6:	0018      	movs	r0, r3
 80081a8:	f7fb fb54 	bl	8003854 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80081ac:	e0a6      	b.n	80082fc <HAL_UART_IRQHandler+0x568>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2258      	movs	r2, #88	; 0x58
 80081b2:	5a99      	ldrh	r1, [r3, r2]
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	225a      	movs	r2, #90	; 0x5a
 80081b8:	5a9b      	ldrh	r3, [r3, r2]
 80081ba:	b29a      	uxth	r2, r3
 80081bc:	208e      	movs	r0, #142	; 0x8e
 80081be:	183b      	adds	r3, r7, r0
 80081c0:	1a8a      	subs	r2, r1, r2
 80081c2:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	225a      	movs	r2, #90	; 0x5a
 80081c8:	5a9b      	ldrh	r3, [r3, r2]
 80081ca:	b29b      	uxth	r3, r3
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d100      	bne.n	80081d2 <HAL_UART_IRQHandler+0x43e>
 80081d0:	e096      	b.n	8008300 <HAL_UART_IRQHandler+0x56c>
          && (nb_rx_data > 0U))
 80081d2:	183b      	adds	r3, r7, r0
 80081d4:	881b      	ldrh	r3, [r3, #0]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d100      	bne.n	80081dc <HAL_UART_IRQHandler+0x448>
 80081da:	e091      	b.n	8008300 <HAL_UART_IRQHandler+0x56c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80081dc:	f3ef 8310 	mrs	r3, PRIMASK
 80081e0:	60fb      	str	r3, [r7, #12]
  return(result);
 80081e2:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80081e4:	2488      	movs	r4, #136	; 0x88
 80081e6:	193a      	adds	r2, r7, r4
 80081e8:	6013      	str	r3, [r2, #0]
 80081ea:	2301      	movs	r3, #1
 80081ec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081ee:	693b      	ldr	r3, [r7, #16]
 80081f0:	f383 8810 	msr	PRIMASK, r3
}
 80081f4:	46c0      	nop			; (mov r8, r8)
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	681a      	ldr	r2, [r3, #0]
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	4943      	ldr	r1, [pc, #268]	; (8008310 <HAL_UART_IRQHandler+0x57c>)
 8008202:	400a      	ands	r2, r1
 8008204:	601a      	str	r2, [r3, #0]
 8008206:	193b      	adds	r3, r7, r4
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800820c:	697b      	ldr	r3, [r7, #20]
 800820e:	f383 8810 	msr	PRIMASK, r3
}
 8008212:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008214:	f3ef 8310 	mrs	r3, PRIMASK
 8008218:	61bb      	str	r3, [r7, #24]
  return(result);
 800821a:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800821c:	2484      	movs	r4, #132	; 0x84
 800821e:	193a      	adds	r2, r7, r4
 8008220:	6013      	str	r3, [r2, #0]
 8008222:	2301      	movs	r3, #1
 8008224:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008226:	69fb      	ldr	r3, [r7, #28]
 8008228:	f383 8810 	msr	PRIMASK, r3
}
 800822c:	46c0      	nop			; (mov r8, r8)
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	689a      	ldr	r2, [r3, #8]
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	2101      	movs	r1, #1
 800823a:	438a      	bics	r2, r1
 800823c:	609a      	str	r2, [r3, #8]
 800823e:	193b      	adds	r3, r7, r4
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008244:	6a3b      	ldr	r3, [r7, #32]
 8008246:	f383 8810 	msr	PRIMASK, r3
}
 800824a:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2220      	movs	r2, #32
 8008250:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	2200      	movs	r2, #0
 8008256:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2200      	movs	r2, #0
 800825c:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800825e:	f3ef 8310 	mrs	r3, PRIMASK
 8008262:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8008264:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008266:	2480      	movs	r4, #128	; 0x80
 8008268:	193a      	adds	r2, r7, r4
 800826a:	6013      	str	r3, [r2, #0]
 800826c:	2301      	movs	r3, #1
 800826e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008270:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008272:	f383 8810 	msr	PRIMASK, r3
}
 8008276:	46c0      	nop			; (mov r8, r8)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	681a      	ldr	r2, [r3, #0]
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	2110      	movs	r1, #16
 8008284:	438a      	bics	r2, r1
 8008286:	601a      	str	r2, [r3, #0]
 8008288:	193b      	adds	r3, r7, r4
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800828e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008290:	f383 8810 	msr	PRIMASK, r3
}
 8008294:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008296:	183b      	adds	r3, r7, r0
 8008298:	881a      	ldrh	r2, [r3, #0]
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	0011      	movs	r1, r2
 800829e:	0018      	movs	r0, r3
 80082a0:	f7fb fad8 	bl	8003854 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80082a4:	e02c      	b.n	8008300 <HAL_UART_IRQHandler+0x56c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80082a6:	23a4      	movs	r3, #164	; 0xa4
 80082a8:	18fb      	adds	r3, r7, r3
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	2280      	movs	r2, #128	; 0x80
 80082ae:	4013      	ands	r3, r2
 80082b0:	d00f      	beq.n	80082d2 <HAL_UART_IRQHandler+0x53e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80082b2:	23a0      	movs	r3, #160	; 0xa0
 80082b4:	18fb      	adds	r3, r7, r3
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	2280      	movs	r2, #128	; 0x80
 80082ba:	4013      	ands	r3, r2
 80082bc:	d009      	beq.n	80082d2 <HAL_UART_IRQHandler+0x53e>
  {
    if (huart->TxISR != NULL)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d01e      	beq.n	8008304 <HAL_UART_IRQHandler+0x570>
    {
      huart->TxISR(huart);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80082ca:	687a      	ldr	r2, [r7, #4]
 80082cc:	0010      	movs	r0, r2
 80082ce:	4798      	blx	r3
    }
    return;
 80082d0:	e018      	b.n	8008304 <HAL_UART_IRQHandler+0x570>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80082d2:	23a4      	movs	r3, #164	; 0xa4
 80082d4:	18fb      	adds	r3, r7, r3
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	2240      	movs	r2, #64	; 0x40
 80082da:	4013      	ands	r3, r2
 80082dc:	d013      	beq.n	8008306 <HAL_UART_IRQHandler+0x572>
 80082de:	23a0      	movs	r3, #160	; 0xa0
 80082e0:	18fb      	adds	r3, r7, r3
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	2240      	movs	r2, #64	; 0x40
 80082e6:	4013      	ands	r3, r2
 80082e8:	d00d      	beq.n	8008306 <HAL_UART_IRQHandler+0x572>
  {
    UART_EndTransmit_IT(huart);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	0018      	movs	r0, r3
 80082ee:	f000 fc6a 	bl	8008bc6 <UART_EndTransmit_IT>
    return;
 80082f2:	e008      	b.n	8008306 <HAL_UART_IRQHandler+0x572>
      return;
 80082f4:	46c0      	nop			; (mov r8, r8)
 80082f6:	e006      	b.n	8008306 <HAL_UART_IRQHandler+0x572>
    return;
 80082f8:	46c0      	nop			; (mov r8, r8)
 80082fa:	e004      	b.n	8008306 <HAL_UART_IRQHandler+0x572>
      return;
 80082fc:	46c0      	nop			; (mov r8, r8)
 80082fe:	e002      	b.n	8008306 <HAL_UART_IRQHandler+0x572>
      return;
 8008300:	46c0      	nop			; (mov r8, r8)
 8008302:	e000      	b.n	8008306 <HAL_UART_IRQHandler+0x572>
    return;
 8008304:	46c0      	nop			; (mov r8, r8)
  }

}
 8008306:	46bd      	mov	sp, r7
 8008308:	b02b      	add	sp, #172	; 0xac
 800830a:	bd90      	pop	{r4, r7, pc}
 800830c:	fffffeff 	.word	0xfffffeff
 8008310:	fffffedf 	.word	0xfffffedf

08008314 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008314:	b580      	push	{r7, lr}
 8008316:	b082      	sub	sp, #8
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800831c:	46c0      	nop			; (mov r8, r8)
 800831e:	46bd      	mov	sp, r7
 8008320:	b002      	add	sp, #8
 8008322:	bd80      	pop	{r7, pc}

08008324 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	b082      	sub	sp, #8
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800832c:	46c0      	nop			; (mov r8, r8)
 800832e:	46bd      	mov	sp, r7
 8008330:	b002      	add	sp, #8
 8008332:	bd80      	pop	{r7, pc}

08008334 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b082      	sub	sp, #8
 8008338:	af00      	add	r7, sp, #0
 800833a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800833c:	46c0      	nop			; (mov r8, r8)
 800833e:	46bd      	mov	sp, r7
 8008340:	b002      	add	sp, #8
 8008342:	bd80      	pop	{r7, pc}

08008344 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008344:	b580      	push	{r7, lr}
 8008346:	b088      	sub	sp, #32
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800834c:	231e      	movs	r3, #30
 800834e:	18fb      	adds	r3, r7, r3
 8008350:	2200      	movs	r2, #0
 8008352:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	689a      	ldr	r2, [r3, #8]
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	691b      	ldr	r3, [r3, #16]
 800835c:	431a      	orrs	r2, r3
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	695b      	ldr	r3, [r3, #20]
 8008362:	431a      	orrs	r2, r3
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	69db      	ldr	r3, [r3, #28]
 8008368:	4313      	orrs	r3, r2
 800836a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	4a97      	ldr	r2, [pc, #604]	; (80085d0 <UART_SetConfig+0x28c>)
 8008374:	4013      	ands	r3, r2
 8008376:	0019      	movs	r1, r3
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	697a      	ldr	r2, [r7, #20]
 800837e:	430a      	orrs	r2, r1
 8008380:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	685b      	ldr	r3, [r3, #4]
 8008388:	4a92      	ldr	r2, [pc, #584]	; (80085d4 <UART_SetConfig+0x290>)
 800838a:	4013      	ands	r3, r2
 800838c:	0019      	movs	r1, r3
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	68da      	ldr	r2, [r3, #12]
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	430a      	orrs	r2, r1
 8008398:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	699b      	ldr	r3, [r3, #24]
 800839e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	6a1b      	ldr	r3, [r3, #32]
 80083a4:	697a      	ldr	r2, [r7, #20]
 80083a6:	4313      	orrs	r3, r2
 80083a8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	689b      	ldr	r3, [r3, #8]
 80083b0:	4a89      	ldr	r2, [pc, #548]	; (80085d8 <UART_SetConfig+0x294>)
 80083b2:	4013      	ands	r3, r2
 80083b4:	0019      	movs	r1, r3
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	697a      	ldr	r2, [r7, #20]
 80083bc:	430a      	orrs	r2, r1
 80083be:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	4a85      	ldr	r2, [pc, #532]	; (80085dc <UART_SetConfig+0x298>)
 80083c6:	4293      	cmp	r3, r2
 80083c8:	d127      	bne.n	800841a <UART_SetConfig+0xd6>
 80083ca:	4b85      	ldr	r3, [pc, #532]	; (80085e0 <UART_SetConfig+0x29c>)
 80083cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083ce:	2203      	movs	r2, #3
 80083d0:	4013      	ands	r3, r2
 80083d2:	2b03      	cmp	r3, #3
 80083d4:	d00d      	beq.n	80083f2 <UART_SetConfig+0xae>
 80083d6:	d81b      	bhi.n	8008410 <UART_SetConfig+0xcc>
 80083d8:	2b02      	cmp	r3, #2
 80083da:	d014      	beq.n	8008406 <UART_SetConfig+0xc2>
 80083dc:	d818      	bhi.n	8008410 <UART_SetConfig+0xcc>
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d002      	beq.n	80083e8 <UART_SetConfig+0xa4>
 80083e2:	2b01      	cmp	r3, #1
 80083e4:	d00a      	beq.n	80083fc <UART_SetConfig+0xb8>
 80083e6:	e013      	b.n	8008410 <UART_SetConfig+0xcc>
 80083e8:	231f      	movs	r3, #31
 80083ea:	18fb      	adds	r3, r7, r3
 80083ec:	2200      	movs	r2, #0
 80083ee:	701a      	strb	r2, [r3, #0]
 80083f0:	e035      	b.n	800845e <UART_SetConfig+0x11a>
 80083f2:	231f      	movs	r3, #31
 80083f4:	18fb      	adds	r3, r7, r3
 80083f6:	2202      	movs	r2, #2
 80083f8:	701a      	strb	r2, [r3, #0]
 80083fa:	e030      	b.n	800845e <UART_SetConfig+0x11a>
 80083fc:	231f      	movs	r3, #31
 80083fe:	18fb      	adds	r3, r7, r3
 8008400:	2204      	movs	r2, #4
 8008402:	701a      	strb	r2, [r3, #0]
 8008404:	e02b      	b.n	800845e <UART_SetConfig+0x11a>
 8008406:	231f      	movs	r3, #31
 8008408:	18fb      	adds	r3, r7, r3
 800840a:	2208      	movs	r2, #8
 800840c:	701a      	strb	r2, [r3, #0]
 800840e:	e026      	b.n	800845e <UART_SetConfig+0x11a>
 8008410:	231f      	movs	r3, #31
 8008412:	18fb      	adds	r3, r7, r3
 8008414:	2210      	movs	r2, #16
 8008416:	701a      	strb	r2, [r3, #0]
 8008418:	e021      	b.n	800845e <UART_SetConfig+0x11a>
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	4a71      	ldr	r2, [pc, #452]	; (80085e4 <UART_SetConfig+0x2a0>)
 8008420:	4293      	cmp	r3, r2
 8008422:	d104      	bne.n	800842e <UART_SetConfig+0xea>
 8008424:	231f      	movs	r3, #31
 8008426:	18fb      	adds	r3, r7, r3
 8008428:	2200      	movs	r2, #0
 800842a:	701a      	strb	r2, [r3, #0]
 800842c:	e017      	b.n	800845e <UART_SetConfig+0x11a>
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	4a6d      	ldr	r2, [pc, #436]	; (80085e8 <UART_SetConfig+0x2a4>)
 8008434:	4293      	cmp	r3, r2
 8008436:	d104      	bne.n	8008442 <UART_SetConfig+0xfe>
 8008438:	231f      	movs	r3, #31
 800843a:	18fb      	adds	r3, r7, r3
 800843c:	2200      	movs	r2, #0
 800843e:	701a      	strb	r2, [r3, #0]
 8008440:	e00d      	b.n	800845e <UART_SetConfig+0x11a>
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	4a69      	ldr	r2, [pc, #420]	; (80085ec <UART_SetConfig+0x2a8>)
 8008448:	4293      	cmp	r3, r2
 800844a:	d104      	bne.n	8008456 <UART_SetConfig+0x112>
 800844c:	231f      	movs	r3, #31
 800844e:	18fb      	adds	r3, r7, r3
 8008450:	2200      	movs	r2, #0
 8008452:	701a      	strb	r2, [r3, #0]
 8008454:	e003      	b.n	800845e <UART_SetConfig+0x11a>
 8008456:	231f      	movs	r3, #31
 8008458:	18fb      	adds	r3, r7, r3
 800845a:	2210      	movs	r2, #16
 800845c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	69da      	ldr	r2, [r3, #28]
 8008462:	2380      	movs	r3, #128	; 0x80
 8008464:	021b      	lsls	r3, r3, #8
 8008466:	429a      	cmp	r2, r3
 8008468:	d15d      	bne.n	8008526 <UART_SetConfig+0x1e2>
  {
    switch (clocksource)
 800846a:	231f      	movs	r3, #31
 800846c:	18fb      	adds	r3, r7, r3
 800846e:	781b      	ldrb	r3, [r3, #0]
 8008470:	2b08      	cmp	r3, #8
 8008472:	d015      	beq.n	80084a0 <UART_SetConfig+0x15c>
 8008474:	dc18      	bgt.n	80084a8 <UART_SetConfig+0x164>
 8008476:	2b04      	cmp	r3, #4
 8008478:	d00d      	beq.n	8008496 <UART_SetConfig+0x152>
 800847a:	dc15      	bgt.n	80084a8 <UART_SetConfig+0x164>
 800847c:	2b00      	cmp	r3, #0
 800847e:	d002      	beq.n	8008486 <UART_SetConfig+0x142>
 8008480:	2b02      	cmp	r3, #2
 8008482:	d005      	beq.n	8008490 <UART_SetConfig+0x14c>
 8008484:	e010      	b.n	80084a8 <UART_SetConfig+0x164>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008486:	f7fe fa5b 	bl	8006940 <HAL_RCC_GetPCLK1Freq>
 800848a:	0003      	movs	r3, r0
 800848c:	61bb      	str	r3, [r7, #24]
        break;
 800848e:	e012      	b.n	80084b6 <UART_SetConfig+0x172>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008490:	4b57      	ldr	r3, [pc, #348]	; (80085f0 <UART_SetConfig+0x2ac>)
 8008492:	61bb      	str	r3, [r7, #24]
        break;
 8008494:	e00f      	b.n	80084b6 <UART_SetConfig+0x172>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008496:	f7fe f9e3 	bl	8006860 <HAL_RCC_GetSysClockFreq>
 800849a:	0003      	movs	r3, r0
 800849c:	61bb      	str	r3, [r7, #24]
        break;
 800849e:	e00a      	b.n	80084b6 <UART_SetConfig+0x172>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80084a0:	2380      	movs	r3, #128	; 0x80
 80084a2:	021b      	lsls	r3, r3, #8
 80084a4:	61bb      	str	r3, [r7, #24]
        break;
 80084a6:	e006      	b.n	80084b6 <UART_SetConfig+0x172>
      default:
        pclk = 0U;
 80084a8:	2300      	movs	r3, #0
 80084aa:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80084ac:	231e      	movs	r3, #30
 80084ae:	18fb      	adds	r3, r7, r3
 80084b0:	2201      	movs	r2, #1
 80084b2:	701a      	strb	r2, [r3, #0]
        break;
 80084b4:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80084b6:	69bb      	ldr	r3, [r7, #24]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d100      	bne.n	80084be <UART_SetConfig+0x17a>
 80084bc:	e07b      	b.n	80085b6 <UART_SetConfig+0x272>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80084be:	69bb      	ldr	r3, [r7, #24]
 80084c0:	005a      	lsls	r2, r3, #1
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	685b      	ldr	r3, [r3, #4]
 80084c6:	085b      	lsrs	r3, r3, #1
 80084c8:	18d2      	adds	r2, r2, r3
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	685b      	ldr	r3, [r3, #4]
 80084ce:	0019      	movs	r1, r3
 80084d0:	0010      	movs	r0, r2
 80084d2:	f7f7 fe35 	bl	8000140 <__udivsi3>
 80084d6:	0003      	movs	r3, r0
 80084d8:	b29b      	uxth	r3, r3
 80084da:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80084dc:	693b      	ldr	r3, [r7, #16]
 80084de:	2b0f      	cmp	r3, #15
 80084e0:	d91c      	bls.n	800851c <UART_SetConfig+0x1d8>
 80084e2:	693a      	ldr	r2, [r7, #16]
 80084e4:	2380      	movs	r3, #128	; 0x80
 80084e6:	025b      	lsls	r3, r3, #9
 80084e8:	429a      	cmp	r2, r3
 80084ea:	d217      	bcs.n	800851c <UART_SetConfig+0x1d8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	b29a      	uxth	r2, r3
 80084f0:	200e      	movs	r0, #14
 80084f2:	183b      	adds	r3, r7, r0
 80084f4:	210f      	movs	r1, #15
 80084f6:	438a      	bics	r2, r1
 80084f8:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80084fa:	693b      	ldr	r3, [r7, #16]
 80084fc:	085b      	lsrs	r3, r3, #1
 80084fe:	b29b      	uxth	r3, r3
 8008500:	2207      	movs	r2, #7
 8008502:	4013      	ands	r3, r2
 8008504:	b299      	uxth	r1, r3
 8008506:	183b      	adds	r3, r7, r0
 8008508:	183a      	adds	r2, r7, r0
 800850a:	8812      	ldrh	r2, [r2, #0]
 800850c:	430a      	orrs	r2, r1
 800850e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	183a      	adds	r2, r7, r0
 8008516:	8812      	ldrh	r2, [r2, #0]
 8008518:	60da      	str	r2, [r3, #12]
 800851a:	e04c      	b.n	80085b6 <UART_SetConfig+0x272>
      }
      else
      {
        ret = HAL_ERROR;
 800851c:	231e      	movs	r3, #30
 800851e:	18fb      	adds	r3, r7, r3
 8008520:	2201      	movs	r2, #1
 8008522:	701a      	strb	r2, [r3, #0]
 8008524:	e047      	b.n	80085b6 <UART_SetConfig+0x272>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008526:	231f      	movs	r3, #31
 8008528:	18fb      	adds	r3, r7, r3
 800852a:	781b      	ldrb	r3, [r3, #0]
 800852c:	2b08      	cmp	r3, #8
 800852e:	d015      	beq.n	800855c <UART_SetConfig+0x218>
 8008530:	dc18      	bgt.n	8008564 <UART_SetConfig+0x220>
 8008532:	2b04      	cmp	r3, #4
 8008534:	d00d      	beq.n	8008552 <UART_SetConfig+0x20e>
 8008536:	dc15      	bgt.n	8008564 <UART_SetConfig+0x220>
 8008538:	2b00      	cmp	r3, #0
 800853a:	d002      	beq.n	8008542 <UART_SetConfig+0x1fe>
 800853c:	2b02      	cmp	r3, #2
 800853e:	d005      	beq.n	800854c <UART_SetConfig+0x208>
 8008540:	e010      	b.n	8008564 <UART_SetConfig+0x220>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008542:	f7fe f9fd 	bl	8006940 <HAL_RCC_GetPCLK1Freq>
 8008546:	0003      	movs	r3, r0
 8008548:	61bb      	str	r3, [r7, #24]
        break;
 800854a:	e012      	b.n	8008572 <UART_SetConfig+0x22e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800854c:	4b28      	ldr	r3, [pc, #160]	; (80085f0 <UART_SetConfig+0x2ac>)
 800854e:	61bb      	str	r3, [r7, #24]
        break;
 8008550:	e00f      	b.n	8008572 <UART_SetConfig+0x22e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008552:	f7fe f985 	bl	8006860 <HAL_RCC_GetSysClockFreq>
 8008556:	0003      	movs	r3, r0
 8008558:	61bb      	str	r3, [r7, #24]
        break;
 800855a:	e00a      	b.n	8008572 <UART_SetConfig+0x22e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800855c:	2380      	movs	r3, #128	; 0x80
 800855e:	021b      	lsls	r3, r3, #8
 8008560:	61bb      	str	r3, [r7, #24]
        break;
 8008562:	e006      	b.n	8008572 <UART_SetConfig+0x22e>
      default:
        pclk = 0U;
 8008564:	2300      	movs	r3, #0
 8008566:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008568:	231e      	movs	r3, #30
 800856a:	18fb      	adds	r3, r7, r3
 800856c:	2201      	movs	r2, #1
 800856e:	701a      	strb	r2, [r3, #0]
        break;
 8008570:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8008572:	69bb      	ldr	r3, [r7, #24]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d01e      	beq.n	80085b6 <UART_SetConfig+0x272>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	685b      	ldr	r3, [r3, #4]
 800857c:	085a      	lsrs	r2, r3, #1
 800857e:	69bb      	ldr	r3, [r7, #24]
 8008580:	18d2      	adds	r2, r2, r3
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	685b      	ldr	r3, [r3, #4]
 8008586:	0019      	movs	r1, r3
 8008588:	0010      	movs	r0, r2
 800858a:	f7f7 fdd9 	bl	8000140 <__udivsi3>
 800858e:	0003      	movs	r3, r0
 8008590:	b29b      	uxth	r3, r3
 8008592:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008594:	693b      	ldr	r3, [r7, #16]
 8008596:	2b0f      	cmp	r3, #15
 8008598:	d909      	bls.n	80085ae <UART_SetConfig+0x26a>
 800859a:	693a      	ldr	r2, [r7, #16]
 800859c:	2380      	movs	r3, #128	; 0x80
 800859e:	025b      	lsls	r3, r3, #9
 80085a0:	429a      	cmp	r2, r3
 80085a2:	d204      	bcs.n	80085ae <UART_SetConfig+0x26a>
      {
        huart->Instance->BRR = usartdiv;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	693a      	ldr	r2, [r7, #16]
 80085aa:	60da      	str	r2, [r3, #12]
 80085ac:	e003      	b.n	80085b6 <UART_SetConfig+0x272>
      }
      else
      {
        ret = HAL_ERROR;
 80085ae:	231e      	movs	r3, #30
 80085b0:	18fb      	adds	r3, r7, r3
 80085b2:	2201      	movs	r2, #1
 80085b4:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	2200      	movs	r2, #0
 80085ba:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	2200      	movs	r2, #0
 80085c0:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80085c2:	231e      	movs	r3, #30
 80085c4:	18fb      	adds	r3, r7, r3
 80085c6:	781b      	ldrb	r3, [r3, #0]
}
 80085c8:	0018      	movs	r0, r3
 80085ca:	46bd      	mov	sp, r7
 80085cc:	b008      	add	sp, #32
 80085ce:	bd80      	pop	{r7, pc}
 80085d0:	efff69f3 	.word	0xefff69f3
 80085d4:	ffffcfff 	.word	0xffffcfff
 80085d8:	fffff4ff 	.word	0xfffff4ff
 80085dc:	40013800 	.word	0x40013800
 80085e0:	40021000 	.word	0x40021000
 80085e4:	40004400 	.word	0x40004400
 80085e8:	40004800 	.word	0x40004800
 80085ec:	40004c00 	.word	0x40004c00
 80085f0:	007a1200 	.word	0x007a1200

080085f4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b082      	sub	sp, #8
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008600:	2201      	movs	r2, #1
 8008602:	4013      	ands	r3, r2
 8008604:	d00b      	beq.n	800861e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	685b      	ldr	r3, [r3, #4]
 800860c:	4a4a      	ldr	r2, [pc, #296]	; (8008738 <UART_AdvFeatureConfig+0x144>)
 800860e:	4013      	ands	r3, r2
 8008610:	0019      	movs	r1, r3
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	430a      	orrs	r2, r1
 800861c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008622:	2202      	movs	r2, #2
 8008624:	4013      	ands	r3, r2
 8008626:	d00b      	beq.n	8008640 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	685b      	ldr	r3, [r3, #4]
 800862e:	4a43      	ldr	r2, [pc, #268]	; (800873c <UART_AdvFeatureConfig+0x148>)
 8008630:	4013      	ands	r3, r2
 8008632:	0019      	movs	r1, r3
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	430a      	orrs	r2, r1
 800863e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008644:	2204      	movs	r2, #4
 8008646:	4013      	ands	r3, r2
 8008648:	d00b      	beq.n	8008662 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	685b      	ldr	r3, [r3, #4]
 8008650:	4a3b      	ldr	r2, [pc, #236]	; (8008740 <UART_AdvFeatureConfig+0x14c>)
 8008652:	4013      	ands	r3, r2
 8008654:	0019      	movs	r1, r3
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	430a      	orrs	r2, r1
 8008660:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008666:	2208      	movs	r2, #8
 8008668:	4013      	ands	r3, r2
 800866a:	d00b      	beq.n	8008684 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	685b      	ldr	r3, [r3, #4]
 8008672:	4a34      	ldr	r2, [pc, #208]	; (8008744 <UART_AdvFeatureConfig+0x150>)
 8008674:	4013      	ands	r3, r2
 8008676:	0019      	movs	r1, r3
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	430a      	orrs	r2, r1
 8008682:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008688:	2210      	movs	r2, #16
 800868a:	4013      	ands	r3, r2
 800868c:	d00b      	beq.n	80086a6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	689b      	ldr	r3, [r3, #8]
 8008694:	4a2c      	ldr	r2, [pc, #176]	; (8008748 <UART_AdvFeatureConfig+0x154>)
 8008696:	4013      	ands	r3, r2
 8008698:	0019      	movs	r1, r3
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	430a      	orrs	r2, r1
 80086a4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086aa:	2220      	movs	r2, #32
 80086ac:	4013      	ands	r3, r2
 80086ae:	d00b      	beq.n	80086c8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	689b      	ldr	r3, [r3, #8]
 80086b6:	4a25      	ldr	r2, [pc, #148]	; (800874c <UART_AdvFeatureConfig+0x158>)
 80086b8:	4013      	ands	r3, r2
 80086ba:	0019      	movs	r1, r3
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	430a      	orrs	r2, r1
 80086c6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086cc:	2240      	movs	r2, #64	; 0x40
 80086ce:	4013      	ands	r3, r2
 80086d0:	d01d      	beq.n	800870e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	685b      	ldr	r3, [r3, #4]
 80086d8:	4a1d      	ldr	r2, [pc, #116]	; (8008750 <UART_AdvFeatureConfig+0x15c>)
 80086da:	4013      	ands	r3, r2
 80086dc:	0019      	movs	r1, r3
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	430a      	orrs	r2, r1
 80086e8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80086ee:	2380      	movs	r3, #128	; 0x80
 80086f0:	035b      	lsls	r3, r3, #13
 80086f2:	429a      	cmp	r2, r3
 80086f4:	d10b      	bne.n	800870e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	685b      	ldr	r3, [r3, #4]
 80086fc:	4a15      	ldr	r2, [pc, #84]	; (8008754 <UART_AdvFeatureConfig+0x160>)
 80086fe:	4013      	ands	r3, r2
 8008700:	0019      	movs	r1, r3
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	430a      	orrs	r2, r1
 800870c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008712:	2280      	movs	r2, #128	; 0x80
 8008714:	4013      	ands	r3, r2
 8008716:	d00b      	beq.n	8008730 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	685b      	ldr	r3, [r3, #4]
 800871e:	4a0e      	ldr	r2, [pc, #56]	; (8008758 <UART_AdvFeatureConfig+0x164>)
 8008720:	4013      	ands	r3, r2
 8008722:	0019      	movs	r1, r3
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	430a      	orrs	r2, r1
 800872e:	605a      	str	r2, [r3, #4]
  }
}
 8008730:	46c0      	nop			; (mov r8, r8)
 8008732:	46bd      	mov	sp, r7
 8008734:	b002      	add	sp, #8
 8008736:	bd80      	pop	{r7, pc}
 8008738:	fffdffff 	.word	0xfffdffff
 800873c:	fffeffff 	.word	0xfffeffff
 8008740:	fffbffff 	.word	0xfffbffff
 8008744:	ffff7fff 	.word	0xffff7fff
 8008748:	ffffefff 	.word	0xffffefff
 800874c:	ffffdfff 	.word	0xffffdfff
 8008750:	ffefffff 	.word	0xffefffff
 8008754:	ff9fffff 	.word	0xff9fffff
 8008758:	fff7ffff 	.word	0xfff7ffff

0800875c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800875c:	b580      	push	{r7, lr}
 800875e:	b086      	sub	sp, #24
 8008760:	af02      	add	r7, sp, #8
 8008762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2280      	movs	r2, #128	; 0x80
 8008768:	2100      	movs	r1, #0
 800876a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800876c:	f7fc f858 	bl	8004820 <HAL_GetTick>
 8008770:	0003      	movs	r3, r0
 8008772:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	2208      	movs	r2, #8
 800877c:	4013      	ands	r3, r2
 800877e:	2b08      	cmp	r3, #8
 8008780:	d10c      	bne.n	800879c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	2280      	movs	r2, #128	; 0x80
 8008786:	0391      	lsls	r1, r2, #14
 8008788:	6878      	ldr	r0, [r7, #4]
 800878a:	4a17      	ldr	r2, [pc, #92]	; (80087e8 <UART_CheckIdleState+0x8c>)
 800878c:	9200      	str	r2, [sp, #0]
 800878e:	2200      	movs	r2, #0
 8008790:	f000 f82c 	bl	80087ec <UART_WaitOnFlagUntilTimeout>
 8008794:	1e03      	subs	r3, r0, #0
 8008796:	d001      	beq.n	800879c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008798:	2303      	movs	r3, #3
 800879a:	e021      	b.n	80087e0 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	2204      	movs	r2, #4
 80087a4:	4013      	ands	r3, r2
 80087a6:	2b04      	cmp	r3, #4
 80087a8:	d10c      	bne.n	80087c4 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	2280      	movs	r2, #128	; 0x80
 80087ae:	03d1      	lsls	r1, r2, #15
 80087b0:	6878      	ldr	r0, [r7, #4]
 80087b2:	4a0d      	ldr	r2, [pc, #52]	; (80087e8 <UART_CheckIdleState+0x8c>)
 80087b4:	9200      	str	r2, [sp, #0]
 80087b6:	2200      	movs	r2, #0
 80087b8:	f000 f818 	bl	80087ec <UART_WaitOnFlagUntilTimeout>
 80087bc:	1e03      	subs	r3, r0, #0
 80087be:	d001      	beq.n	80087c4 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80087c0:	2303      	movs	r3, #3
 80087c2:	e00d      	b.n	80087e0 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2220      	movs	r2, #32
 80087c8:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2220      	movs	r2, #32
 80087ce:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2200      	movs	r2, #0
 80087d4:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2274      	movs	r2, #116	; 0x74
 80087da:	2100      	movs	r1, #0
 80087dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80087de:	2300      	movs	r3, #0
}
 80087e0:	0018      	movs	r0, r3
 80087e2:	46bd      	mov	sp, r7
 80087e4:	b004      	add	sp, #16
 80087e6:	bd80      	pop	{r7, pc}
 80087e8:	01ffffff 	.word	0x01ffffff

080087ec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b094      	sub	sp, #80	; 0x50
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	60f8      	str	r0, [r7, #12]
 80087f4:	60b9      	str	r1, [r7, #8]
 80087f6:	603b      	str	r3, [r7, #0]
 80087f8:	1dfb      	adds	r3, r7, #7
 80087fa:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80087fc:	e0a3      	b.n	8008946 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80087fe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008800:	3301      	adds	r3, #1
 8008802:	d100      	bne.n	8008806 <UART_WaitOnFlagUntilTimeout+0x1a>
 8008804:	e09f      	b.n	8008946 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008806:	f7fc f80b 	bl	8004820 <HAL_GetTick>
 800880a:	0002      	movs	r2, r0
 800880c:	683b      	ldr	r3, [r7, #0]
 800880e:	1ad3      	subs	r3, r2, r3
 8008810:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008812:	429a      	cmp	r2, r3
 8008814:	d302      	bcc.n	800881c <UART_WaitOnFlagUntilTimeout+0x30>
 8008816:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008818:	2b00      	cmp	r3, #0
 800881a:	d13d      	bne.n	8008898 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800881c:	f3ef 8310 	mrs	r3, PRIMASK
 8008820:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8008822:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008824:	647b      	str	r3, [r7, #68]	; 0x44
 8008826:	2301      	movs	r3, #1
 8008828:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800882a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800882c:	f383 8810 	msr	PRIMASK, r3
}
 8008830:	46c0      	nop			; (mov r8, r8)
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	681a      	ldr	r2, [r3, #0]
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	494c      	ldr	r1, [pc, #304]	; (8008970 <UART_WaitOnFlagUntilTimeout+0x184>)
 800883e:	400a      	ands	r2, r1
 8008840:	601a      	str	r2, [r3, #0]
 8008842:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008844:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008846:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008848:	f383 8810 	msr	PRIMASK, r3
}
 800884c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800884e:	f3ef 8310 	mrs	r3, PRIMASK
 8008852:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8008854:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008856:	643b      	str	r3, [r7, #64]	; 0x40
 8008858:	2301      	movs	r3, #1
 800885a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800885c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800885e:	f383 8810 	msr	PRIMASK, r3
}
 8008862:	46c0      	nop			; (mov r8, r8)
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	689a      	ldr	r2, [r3, #8]
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	2101      	movs	r1, #1
 8008870:	438a      	bics	r2, r1
 8008872:	609a      	str	r2, [r3, #8]
 8008874:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008876:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008878:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800887a:	f383 8810 	msr	PRIMASK, r3
}
 800887e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	2220      	movs	r2, #32
 8008884:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	2220      	movs	r2, #32
 800888a:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	2274      	movs	r2, #116	; 0x74
 8008890:	2100      	movs	r1, #0
 8008892:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8008894:	2303      	movs	r3, #3
 8008896:	e067      	b.n	8008968 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	2204      	movs	r2, #4
 80088a0:	4013      	ands	r3, r2
 80088a2:	d050      	beq.n	8008946 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	69da      	ldr	r2, [r3, #28]
 80088aa:	2380      	movs	r3, #128	; 0x80
 80088ac:	011b      	lsls	r3, r3, #4
 80088ae:	401a      	ands	r2, r3
 80088b0:	2380      	movs	r3, #128	; 0x80
 80088b2:	011b      	lsls	r3, r3, #4
 80088b4:	429a      	cmp	r2, r3
 80088b6:	d146      	bne.n	8008946 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	2280      	movs	r2, #128	; 0x80
 80088be:	0112      	lsls	r2, r2, #4
 80088c0:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80088c2:	f3ef 8310 	mrs	r3, PRIMASK
 80088c6:	613b      	str	r3, [r7, #16]
  return(result);
 80088c8:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80088ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80088cc:	2301      	movs	r3, #1
 80088ce:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80088d0:	697b      	ldr	r3, [r7, #20]
 80088d2:	f383 8810 	msr	PRIMASK, r3
}
 80088d6:	46c0      	nop			; (mov r8, r8)
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	681a      	ldr	r2, [r3, #0]
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	4923      	ldr	r1, [pc, #140]	; (8008970 <UART_WaitOnFlagUntilTimeout+0x184>)
 80088e4:	400a      	ands	r2, r1
 80088e6:	601a      	str	r2, [r3, #0]
 80088e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80088ea:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80088ec:	69bb      	ldr	r3, [r7, #24]
 80088ee:	f383 8810 	msr	PRIMASK, r3
}
 80088f2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80088f4:	f3ef 8310 	mrs	r3, PRIMASK
 80088f8:	61fb      	str	r3, [r7, #28]
  return(result);
 80088fa:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088fc:	64bb      	str	r3, [r7, #72]	; 0x48
 80088fe:	2301      	movs	r3, #1
 8008900:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008902:	6a3b      	ldr	r3, [r7, #32]
 8008904:	f383 8810 	msr	PRIMASK, r3
}
 8008908:	46c0      	nop			; (mov r8, r8)
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	689a      	ldr	r2, [r3, #8]
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	2101      	movs	r1, #1
 8008916:	438a      	bics	r2, r1
 8008918:	609a      	str	r2, [r3, #8]
 800891a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800891c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800891e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008920:	f383 8810 	msr	PRIMASK, r3
}
 8008924:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	2220      	movs	r2, #32
 800892a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	2220      	movs	r2, #32
 8008930:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	2280      	movs	r2, #128	; 0x80
 8008936:	2120      	movs	r1, #32
 8008938:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	2274      	movs	r2, #116	; 0x74
 800893e:	2100      	movs	r1, #0
 8008940:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8008942:	2303      	movs	r3, #3
 8008944:	e010      	b.n	8008968 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	69db      	ldr	r3, [r3, #28]
 800894c:	68ba      	ldr	r2, [r7, #8]
 800894e:	4013      	ands	r3, r2
 8008950:	68ba      	ldr	r2, [r7, #8]
 8008952:	1ad3      	subs	r3, r2, r3
 8008954:	425a      	negs	r2, r3
 8008956:	4153      	adcs	r3, r2
 8008958:	b2db      	uxtb	r3, r3
 800895a:	001a      	movs	r2, r3
 800895c:	1dfb      	adds	r3, r7, #7
 800895e:	781b      	ldrb	r3, [r3, #0]
 8008960:	429a      	cmp	r2, r3
 8008962:	d100      	bne.n	8008966 <UART_WaitOnFlagUntilTimeout+0x17a>
 8008964:	e74b      	b.n	80087fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008966:	2300      	movs	r3, #0
}
 8008968:	0018      	movs	r0, r3
 800896a:	46bd      	mov	sp, r7
 800896c:	b014      	add	sp, #80	; 0x50
 800896e:	bd80      	pop	{r7, pc}
 8008970:	fffffe5f 	.word	0xfffffe5f

08008974 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008974:	b580      	push	{r7, lr}
 8008976:	b08c      	sub	sp, #48	; 0x30
 8008978:	af00      	add	r7, sp, #0
 800897a:	60f8      	str	r0, [r7, #12]
 800897c:	60b9      	str	r1, [r7, #8]
 800897e:	1dbb      	adds	r3, r7, #6
 8008980:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	68ba      	ldr	r2, [r7, #8]
 8008986:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	1dba      	adds	r2, r7, #6
 800898c:	2158      	movs	r1, #88	; 0x58
 800898e:	8812      	ldrh	r2, [r2, #0]
 8008990:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	1dba      	adds	r2, r7, #6
 8008996:	215a      	movs	r1, #90	; 0x5a
 8008998:	8812      	ldrh	r2, [r2, #0]
 800899a:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	2200      	movs	r2, #0
 80089a0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	689a      	ldr	r2, [r3, #8]
 80089a6:	2380      	movs	r3, #128	; 0x80
 80089a8:	015b      	lsls	r3, r3, #5
 80089aa:	429a      	cmp	r2, r3
 80089ac:	d10d      	bne.n	80089ca <UART_Start_Receive_IT+0x56>
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	691b      	ldr	r3, [r3, #16]
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d104      	bne.n	80089c0 <UART_Start_Receive_IT+0x4c>
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	225c      	movs	r2, #92	; 0x5c
 80089ba:	4943      	ldr	r1, [pc, #268]	; (8008ac8 <UART_Start_Receive_IT+0x154>)
 80089bc:	5299      	strh	r1, [r3, r2]
 80089be:	e02e      	b.n	8008a1e <UART_Start_Receive_IT+0xaa>
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	225c      	movs	r2, #92	; 0x5c
 80089c4:	21ff      	movs	r1, #255	; 0xff
 80089c6:	5299      	strh	r1, [r3, r2]
 80089c8:	e029      	b.n	8008a1e <UART_Start_Receive_IT+0xaa>
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	689b      	ldr	r3, [r3, #8]
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d10d      	bne.n	80089ee <UART_Start_Receive_IT+0x7a>
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	691b      	ldr	r3, [r3, #16]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d104      	bne.n	80089e4 <UART_Start_Receive_IT+0x70>
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	225c      	movs	r2, #92	; 0x5c
 80089de:	21ff      	movs	r1, #255	; 0xff
 80089e0:	5299      	strh	r1, [r3, r2]
 80089e2:	e01c      	b.n	8008a1e <UART_Start_Receive_IT+0xaa>
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	225c      	movs	r2, #92	; 0x5c
 80089e8:	217f      	movs	r1, #127	; 0x7f
 80089ea:	5299      	strh	r1, [r3, r2]
 80089ec:	e017      	b.n	8008a1e <UART_Start_Receive_IT+0xaa>
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	689a      	ldr	r2, [r3, #8]
 80089f2:	2380      	movs	r3, #128	; 0x80
 80089f4:	055b      	lsls	r3, r3, #21
 80089f6:	429a      	cmp	r2, r3
 80089f8:	d10d      	bne.n	8008a16 <UART_Start_Receive_IT+0xa2>
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	691b      	ldr	r3, [r3, #16]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d104      	bne.n	8008a0c <UART_Start_Receive_IT+0x98>
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	225c      	movs	r2, #92	; 0x5c
 8008a06:	217f      	movs	r1, #127	; 0x7f
 8008a08:	5299      	strh	r1, [r3, r2]
 8008a0a:	e008      	b.n	8008a1e <UART_Start_Receive_IT+0xaa>
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	225c      	movs	r2, #92	; 0x5c
 8008a10:	213f      	movs	r1, #63	; 0x3f
 8008a12:	5299      	strh	r1, [r3, r2]
 8008a14:	e003      	b.n	8008a1e <UART_Start_Receive_IT+0xaa>
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	225c      	movs	r2, #92	; 0x5c
 8008a1a:	2100      	movs	r1, #0
 8008a1c:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	2280      	movs	r2, #128	; 0x80
 8008a22:	2100      	movs	r1, #0
 8008a24:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	2222      	movs	r2, #34	; 0x22
 8008a2a:	67da      	str	r2, [r3, #124]	; 0x7c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a2c:	f3ef 8310 	mrs	r3, PRIMASK
 8008a30:	61fb      	str	r3, [r7, #28]
  return(result);
 8008a32:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a34:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008a36:	2301      	movs	r3, #1
 8008a38:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a3a:	6a3b      	ldr	r3, [r7, #32]
 8008a3c:	f383 8810 	msr	PRIMASK, r3
}
 8008a40:	46c0      	nop			; (mov r8, r8)
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	689a      	ldr	r2, [r3, #8]
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	2101      	movs	r1, #1
 8008a4e:	430a      	orrs	r2, r1
 8008a50:	609a      	str	r2, [r3, #8]
 8008a52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a54:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a58:	f383 8810 	msr	PRIMASK, r3
}
 8008a5c:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	689a      	ldr	r2, [r3, #8]
 8008a62:	2380      	movs	r3, #128	; 0x80
 8008a64:	015b      	lsls	r3, r3, #5
 8008a66:	429a      	cmp	r2, r3
 8008a68:	d107      	bne.n	8008a7a <UART_Start_Receive_IT+0x106>
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	691b      	ldr	r3, [r3, #16]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d103      	bne.n	8008a7a <UART_Start_Receive_IT+0x106>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	4a15      	ldr	r2, [pc, #84]	; (8008acc <UART_Start_Receive_IT+0x158>)
 8008a76:	665a      	str	r2, [r3, #100]	; 0x64
 8008a78:	e002      	b.n	8008a80 <UART_Start_Receive_IT+0x10c>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	4a14      	ldr	r2, [pc, #80]	; (8008ad0 <UART_Start_Receive_IT+0x15c>)
 8008a7e:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	2274      	movs	r2, #116	; 0x74
 8008a84:	2100      	movs	r1, #0
 8008a86:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a88:	f3ef 8310 	mrs	r3, PRIMASK
 8008a8c:	613b      	str	r3, [r7, #16]
  return(result);
 8008a8e:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008a90:	62bb      	str	r3, [r7, #40]	; 0x28
 8008a92:	2301      	movs	r3, #1
 8008a94:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a96:	697b      	ldr	r3, [r7, #20]
 8008a98:	f383 8810 	msr	PRIMASK, r3
}
 8008a9c:	46c0      	nop			; (mov r8, r8)
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	681a      	ldr	r2, [r3, #0]
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	2190      	movs	r1, #144	; 0x90
 8008aaa:	0049      	lsls	r1, r1, #1
 8008aac:	430a      	orrs	r2, r1
 8008aae:	601a      	str	r2, [r3, #0]
 8008ab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ab2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ab4:	69bb      	ldr	r3, [r7, #24]
 8008ab6:	f383 8810 	msr	PRIMASK, r3
}
 8008aba:	46c0      	nop			; (mov r8, r8)
  return HAL_OK;
 8008abc:	2300      	movs	r3, #0
}
 8008abe:	0018      	movs	r0, r3
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	b00c      	add	sp, #48	; 0x30
 8008ac4:	bd80      	pop	{r7, pc}
 8008ac6:	46c0      	nop			; (mov r8, r8)
 8008ac8:	000001ff 	.word	0x000001ff
 8008acc:	08008d85 	.word	0x08008d85
 8008ad0:	08008c1d 	.word	0x08008c1d

08008ad4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b08e      	sub	sp, #56	; 0x38
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008adc:	f3ef 8310 	mrs	r3, PRIMASK
 8008ae0:	617b      	str	r3, [r7, #20]
  return(result);
 8008ae2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ae4:	637b      	str	r3, [r7, #52]	; 0x34
 8008ae6:	2301      	movs	r3, #1
 8008ae8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008aea:	69bb      	ldr	r3, [r7, #24]
 8008aec:	f383 8810 	msr	PRIMASK, r3
}
 8008af0:	46c0      	nop			; (mov r8, r8)
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	681a      	ldr	r2, [r3, #0]
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	4925      	ldr	r1, [pc, #148]	; (8008b94 <UART_EndRxTransfer+0xc0>)
 8008afe:	400a      	ands	r2, r1
 8008b00:	601a      	str	r2, [r3, #0]
 8008b02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b04:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b06:	69fb      	ldr	r3, [r7, #28]
 8008b08:	f383 8810 	msr	PRIMASK, r3
}
 8008b0c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b0e:	f3ef 8310 	mrs	r3, PRIMASK
 8008b12:	623b      	str	r3, [r7, #32]
  return(result);
 8008b14:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b16:	633b      	str	r3, [r7, #48]	; 0x30
 8008b18:	2301      	movs	r3, #1
 8008b1a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b1e:	f383 8810 	msr	PRIMASK, r3
}
 8008b22:	46c0      	nop			; (mov r8, r8)
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	689a      	ldr	r2, [r3, #8]
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	2101      	movs	r1, #1
 8008b30:	438a      	bics	r2, r1
 8008b32:	609a      	str	r2, [r3, #8]
 8008b34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b36:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b3a:	f383 8810 	msr	PRIMASK, r3
}
 8008b3e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b44:	2b01      	cmp	r3, #1
 8008b46:	d118      	bne.n	8008b7a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b48:	f3ef 8310 	mrs	r3, PRIMASK
 8008b4c:	60bb      	str	r3, [r7, #8]
  return(result);
 8008b4e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b50:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008b52:	2301      	movs	r3, #1
 8008b54:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	f383 8810 	msr	PRIMASK, r3
}
 8008b5c:	46c0      	nop			; (mov r8, r8)
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	681a      	ldr	r2, [r3, #0]
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	2110      	movs	r1, #16
 8008b6a:	438a      	bics	r2, r1
 8008b6c:	601a      	str	r2, [r3, #0]
 8008b6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b70:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b72:	693b      	ldr	r3, [r7, #16]
 8008b74:	f383 8810 	msr	PRIMASK, r3
}
 8008b78:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	2220      	movs	r2, #32
 8008b7e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	2200      	movs	r2, #0
 8008b84:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	2200      	movs	r2, #0
 8008b8a:	665a      	str	r2, [r3, #100]	; 0x64
}
 8008b8c:	46c0      	nop			; (mov r8, r8)
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	b00e      	add	sp, #56	; 0x38
 8008b92:	bd80      	pop	{r7, pc}
 8008b94:	fffffedf 	.word	0xfffffedf

08008b98 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	b084      	sub	sp, #16
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ba4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	225a      	movs	r2, #90	; 0x5a
 8008baa:	2100      	movs	r1, #0
 8008bac:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	2252      	movs	r2, #82	; 0x52
 8008bb2:	2100      	movs	r1, #0
 8008bb4:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	0018      	movs	r0, r3
 8008bba:	f7ff fbbb 	bl	8008334 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008bbe:	46c0      	nop			; (mov r8, r8)
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	b004      	add	sp, #16
 8008bc4:	bd80      	pop	{r7, pc}

08008bc6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008bc6:	b580      	push	{r7, lr}
 8008bc8:	b086      	sub	sp, #24
 8008bca:	af00      	add	r7, sp, #0
 8008bcc:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008bce:	f3ef 8310 	mrs	r3, PRIMASK
 8008bd2:	60bb      	str	r3, [r7, #8]
  return(result);
 8008bd4:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008bd6:	617b      	str	r3, [r7, #20]
 8008bd8:	2301      	movs	r3, #1
 8008bda:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	f383 8810 	msr	PRIMASK, r3
}
 8008be2:	46c0      	nop			; (mov r8, r8)
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	681a      	ldr	r2, [r3, #0]
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	2140      	movs	r1, #64	; 0x40
 8008bf0:	438a      	bics	r2, r1
 8008bf2:	601a      	str	r2, [r3, #0]
 8008bf4:	697b      	ldr	r3, [r7, #20]
 8008bf6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008bf8:	693b      	ldr	r3, [r7, #16]
 8008bfa:	f383 8810 	msr	PRIMASK, r3
}
 8008bfe:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2220      	movs	r2, #32
 8008c04:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2200      	movs	r2, #0
 8008c0a:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	0018      	movs	r0, r3
 8008c10:	f7ff fb80 	bl	8008314 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c14:	46c0      	nop			; (mov r8, r8)
 8008c16:	46bd      	mov	sp, r7
 8008c18:	b006      	add	sp, #24
 8008c1a:	bd80      	pop	{r7, pc}

08008c1c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008c1c:	b580      	push	{r7, lr}
 8008c1e:	b090      	sub	sp, #64	; 0x40
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008c24:	203e      	movs	r0, #62	; 0x3e
 8008c26:	183b      	adds	r3, r7, r0
 8008c28:	687a      	ldr	r2, [r7, #4]
 8008c2a:	215c      	movs	r1, #92	; 0x5c
 8008c2c:	5a52      	ldrh	r2, [r2, r1]
 8008c2e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008c34:	2b22      	cmp	r3, #34	; 0x22
 8008c36:	d000      	beq.n	8008c3a <UART_RxISR_8BIT+0x1e>
 8008c38:	e095      	b.n	8008d66 <UART_RxISR_8BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681a      	ldr	r2, [r3, #0]
 8008c3e:	213c      	movs	r1, #60	; 0x3c
 8008c40:	187b      	adds	r3, r7, r1
 8008c42:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8008c44:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008c46:	187b      	adds	r3, r7, r1
 8008c48:	881b      	ldrh	r3, [r3, #0]
 8008c4a:	b2da      	uxtb	r2, r3
 8008c4c:	183b      	adds	r3, r7, r0
 8008c4e:	881b      	ldrh	r3, [r3, #0]
 8008c50:	b2d9      	uxtb	r1, r3
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c56:	400a      	ands	r2, r1
 8008c58:	b2d2      	uxtb	r2, r2
 8008c5a:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c60:	1c5a      	adds	r2, r3, #1
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	225a      	movs	r2, #90	; 0x5a
 8008c6a:	5a9b      	ldrh	r3, [r3, r2]
 8008c6c:	b29b      	uxth	r3, r3
 8008c6e:	3b01      	subs	r3, #1
 8008c70:	b299      	uxth	r1, r3
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	225a      	movs	r2, #90	; 0x5a
 8008c76:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	225a      	movs	r2, #90	; 0x5a
 8008c7c:	5a9b      	ldrh	r3, [r3, r2]
 8008c7e:	b29b      	uxth	r3, r3
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d178      	bne.n	8008d76 <UART_RxISR_8BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008c84:	f3ef 8310 	mrs	r3, PRIMASK
 8008c88:	61bb      	str	r3, [r7, #24]
  return(result);
 8008c8a:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008c8c:	63bb      	str	r3, [r7, #56]	; 0x38
 8008c8e:	2301      	movs	r3, #1
 8008c90:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c92:	69fb      	ldr	r3, [r7, #28]
 8008c94:	f383 8810 	msr	PRIMASK, r3
}
 8008c98:	46c0      	nop			; (mov r8, r8)
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	681a      	ldr	r2, [r3, #0]
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	4936      	ldr	r1, [pc, #216]	; (8008d80 <UART_RxISR_8BIT+0x164>)
 8008ca6:	400a      	ands	r2, r1
 8008ca8:	601a      	str	r2, [r3, #0]
 8008caa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cac:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008cae:	6a3b      	ldr	r3, [r7, #32]
 8008cb0:	f383 8810 	msr	PRIMASK, r3
}
 8008cb4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008cb6:	f3ef 8310 	mrs	r3, PRIMASK
 8008cba:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8008cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cbe:	637b      	str	r3, [r7, #52]	; 0x34
 8008cc0:	2301      	movs	r3, #1
 8008cc2:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008cc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cc6:	f383 8810 	msr	PRIMASK, r3
}
 8008cca:	46c0      	nop			; (mov r8, r8)
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	689a      	ldr	r2, [r3, #8]
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	2101      	movs	r1, #1
 8008cd8:	438a      	bics	r2, r1
 8008cda:	609a      	str	r2, [r3, #8]
 8008cdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008cde:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ce0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ce2:	f383 8810 	msr	PRIMASK, r3
}
 8008ce6:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2220      	movs	r2, #32
 8008cec:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008cf8:	2b01      	cmp	r3, #1
 8008cfa:	d12f      	bne.n	8008d5c <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	2200      	movs	r2, #0
 8008d00:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008d02:	f3ef 8310 	mrs	r3, PRIMASK
 8008d06:	60fb      	str	r3, [r7, #12]
  return(result);
 8008d08:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d0a:	633b      	str	r3, [r7, #48]	; 0x30
 8008d0c:	2301      	movs	r3, #1
 8008d0e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d10:	693b      	ldr	r3, [r7, #16]
 8008d12:	f383 8810 	msr	PRIMASK, r3
}
 8008d16:	46c0      	nop			; (mov r8, r8)
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	681a      	ldr	r2, [r3, #0]
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	2110      	movs	r1, #16
 8008d24:	438a      	bics	r2, r1
 8008d26:	601a      	str	r2, [r3, #0]
 8008d28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d2a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d2c:	697b      	ldr	r3, [r7, #20]
 8008d2e:	f383 8810 	msr	PRIMASK, r3
}
 8008d32:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	69db      	ldr	r3, [r3, #28]
 8008d3a:	2210      	movs	r2, #16
 8008d3c:	4013      	ands	r3, r2
 8008d3e:	2b10      	cmp	r3, #16
 8008d40:	d103      	bne.n	8008d4a <UART_RxISR_8BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	2210      	movs	r2, #16
 8008d48:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	2258      	movs	r2, #88	; 0x58
 8008d4e:	5a9a      	ldrh	r2, [r3, r2]
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	0011      	movs	r1, r2
 8008d54:	0018      	movs	r0, r3
 8008d56:	f7fa fd7d 	bl	8003854 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008d5a:	e00c      	b.n	8008d76 <UART_RxISR_8BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	0018      	movs	r0, r3
 8008d60:	f7ff fae0 	bl	8008324 <HAL_UART_RxCpltCallback>
}
 8008d64:	e007      	b.n	8008d76 <UART_RxISR_8BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	699a      	ldr	r2, [r3, #24]
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	2108      	movs	r1, #8
 8008d72:	430a      	orrs	r2, r1
 8008d74:	619a      	str	r2, [r3, #24]
}
 8008d76:	46c0      	nop			; (mov r8, r8)
 8008d78:	46bd      	mov	sp, r7
 8008d7a:	b010      	add	sp, #64	; 0x40
 8008d7c:	bd80      	pop	{r7, pc}
 8008d7e:	46c0      	nop			; (mov r8, r8)
 8008d80:	fffffedf 	.word	0xfffffedf

08008d84 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008d84:	b580      	push	{r7, lr}
 8008d86:	b090      	sub	sp, #64	; 0x40
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008d8c:	203e      	movs	r0, #62	; 0x3e
 8008d8e:	183b      	adds	r3, r7, r0
 8008d90:	687a      	ldr	r2, [r7, #4]
 8008d92:	215c      	movs	r1, #92	; 0x5c
 8008d94:	5a52      	ldrh	r2, [r2, r1]
 8008d96:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008d9c:	2b22      	cmp	r3, #34	; 0x22
 8008d9e:	d000      	beq.n	8008da2 <UART_RxISR_16BIT+0x1e>
 8008da0:	e095      	b.n	8008ece <UART_RxISR_16BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681a      	ldr	r2, [r3, #0]
 8008da6:	213c      	movs	r1, #60	; 0x3c
 8008da8:	187b      	adds	r3, r7, r1
 8008daa:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8008dac:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008db2:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 8008db4:	187b      	adds	r3, r7, r1
 8008db6:	183a      	adds	r2, r7, r0
 8008db8:	881b      	ldrh	r3, [r3, #0]
 8008dba:	8812      	ldrh	r2, [r2, #0]
 8008dbc:	4013      	ands	r3, r2
 8008dbe:	b29a      	uxth	r2, r3
 8008dc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dc2:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008dc8:	1c9a      	adds	r2, r3, #2
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	225a      	movs	r2, #90	; 0x5a
 8008dd2:	5a9b      	ldrh	r3, [r3, r2]
 8008dd4:	b29b      	uxth	r3, r3
 8008dd6:	3b01      	subs	r3, #1
 8008dd8:	b299      	uxth	r1, r3
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	225a      	movs	r2, #90	; 0x5a
 8008dde:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	225a      	movs	r2, #90	; 0x5a
 8008de4:	5a9b      	ldrh	r3, [r3, r2]
 8008de6:	b29b      	uxth	r3, r3
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d178      	bne.n	8008ede <UART_RxISR_16BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008dec:	f3ef 8310 	mrs	r3, PRIMASK
 8008df0:	617b      	str	r3, [r7, #20]
  return(result);
 8008df2:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008df4:	637b      	str	r3, [r7, #52]	; 0x34
 8008df6:	2301      	movs	r3, #1
 8008df8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008dfa:	69bb      	ldr	r3, [r7, #24]
 8008dfc:	f383 8810 	msr	PRIMASK, r3
}
 8008e00:	46c0      	nop			; (mov r8, r8)
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	681a      	ldr	r2, [r3, #0]
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	4936      	ldr	r1, [pc, #216]	; (8008ee8 <UART_RxISR_16BIT+0x164>)
 8008e0e:	400a      	ands	r2, r1
 8008e10:	601a      	str	r2, [r3, #0]
 8008e12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e14:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e16:	69fb      	ldr	r3, [r7, #28]
 8008e18:	f383 8810 	msr	PRIMASK, r3
}
 8008e1c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e1e:	f3ef 8310 	mrs	r3, PRIMASK
 8008e22:	623b      	str	r3, [r7, #32]
  return(result);
 8008e24:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e26:	633b      	str	r3, [r7, #48]	; 0x30
 8008e28:	2301      	movs	r3, #1
 8008e2a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e2e:	f383 8810 	msr	PRIMASK, r3
}
 8008e32:	46c0      	nop			; (mov r8, r8)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	689a      	ldr	r2, [r3, #8]
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	2101      	movs	r1, #1
 8008e40:	438a      	bics	r2, r1
 8008e42:	609a      	str	r2, [r3, #8]
 8008e44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e46:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e4a:	f383 8810 	msr	PRIMASK, r3
}
 8008e4e:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2220      	movs	r2, #32
 8008e54:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	2200      	movs	r2, #0
 8008e5a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008e60:	2b01      	cmp	r3, #1
 8008e62:	d12f      	bne.n	8008ec4 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	2200      	movs	r2, #0
 8008e68:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e6a:	f3ef 8310 	mrs	r3, PRIMASK
 8008e6e:	60bb      	str	r3, [r7, #8]
  return(result);
 8008e70:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e72:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008e74:	2301      	movs	r3, #1
 8008e76:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	f383 8810 	msr	PRIMASK, r3
}
 8008e7e:	46c0      	nop			; (mov r8, r8)
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	681a      	ldr	r2, [r3, #0]
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	2110      	movs	r1, #16
 8008e8c:	438a      	bics	r2, r1
 8008e8e:	601a      	str	r2, [r3, #0]
 8008e90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e92:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e94:	693b      	ldr	r3, [r7, #16]
 8008e96:	f383 8810 	msr	PRIMASK, r3
}
 8008e9a:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	69db      	ldr	r3, [r3, #28]
 8008ea2:	2210      	movs	r2, #16
 8008ea4:	4013      	ands	r3, r2
 8008ea6:	2b10      	cmp	r3, #16
 8008ea8:	d103      	bne.n	8008eb2 <UART_RxISR_16BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	2210      	movs	r2, #16
 8008eb0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	2258      	movs	r2, #88	; 0x58
 8008eb6:	5a9a      	ldrh	r2, [r3, r2]
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	0011      	movs	r1, r2
 8008ebc:	0018      	movs	r0, r3
 8008ebe:	f7fa fcc9 	bl	8003854 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008ec2:	e00c      	b.n	8008ede <UART_RxISR_16BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	0018      	movs	r0, r3
 8008ec8:	f7ff fa2c 	bl	8008324 <HAL_UART_RxCpltCallback>
}
 8008ecc:	e007      	b.n	8008ede <UART_RxISR_16BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	699a      	ldr	r2, [r3, #24]
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	2108      	movs	r1, #8
 8008eda:	430a      	orrs	r2, r1
 8008edc:	619a      	str	r2, [r3, #24]
}
 8008ede:	46c0      	nop			; (mov r8, r8)
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	b010      	add	sp, #64	; 0x40
 8008ee4:	bd80      	pop	{r7, pc}
 8008ee6:	46c0      	nop			; (mov r8, r8)
 8008ee8:	fffffedf 	.word	0xfffffedf

08008eec <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008eec:	b5b0      	push	{r4, r5, r7, lr}
 8008eee:	b08a      	sub	sp, #40	; 0x28
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	60f8      	str	r0, [r7, #12]
 8008ef4:	60b9      	str	r1, [r7, #8]
 8008ef6:	1dbb      	adds	r3, r7, #6
 8008ef8:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008efe:	2b20      	cmp	r3, #32
 8008f00:	d15e      	bne.n	8008fc0 <HAL_UARTEx_ReceiveToIdle_IT+0xd4>
  {
    if ((pData == NULL) || (Size == 0U))
 8008f02:	68bb      	ldr	r3, [r7, #8]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d003      	beq.n	8008f10 <HAL_UARTEx_ReceiveToIdle_IT+0x24>
 8008f08:	1dbb      	adds	r3, r7, #6
 8008f0a:	881b      	ldrh	r3, [r3, #0]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d101      	bne.n	8008f14 <HAL_UARTEx_ReceiveToIdle_IT+0x28>
    {
      return HAL_ERROR;
 8008f10:	2301      	movs	r3, #1
 8008f12:	e056      	b.n	8008fc2 <HAL_UARTEx_ReceiveToIdle_IT+0xd6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data to be received from RDR will be
       handled through a uint16_t cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	689a      	ldr	r2, [r3, #8]
 8008f18:	2380      	movs	r3, #128	; 0x80
 8008f1a:	015b      	lsls	r3, r3, #5
 8008f1c:	429a      	cmp	r2, r3
 8008f1e:	d109      	bne.n	8008f34 <HAL_UARTEx_ReceiveToIdle_IT+0x48>
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	691b      	ldr	r3, [r3, #16]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d105      	bne.n	8008f34 <HAL_UARTEx_ReceiveToIdle_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8008f28:	68bb      	ldr	r3, [r7, #8]
 8008f2a:	2201      	movs	r2, #1
 8008f2c:	4013      	ands	r3, r2
 8008f2e:	d001      	beq.n	8008f34 <HAL_UARTEx_ReceiveToIdle_IT+0x48>
      {
        return  HAL_ERROR;
 8008f30:	2301      	movs	r3, #1
 8008f32:	e046      	b.n	8008fc2 <HAL_UARTEx_ReceiveToIdle_IT+0xd6>
      }
    }

    __HAL_LOCK(huart);
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	2274      	movs	r2, #116	; 0x74
 8008f38:	5c9b      	ldrb	r3, [r3, r2]
 8008f3a:	2b01      	cmp	r3, #1
 8008f3c:	d101      	bne.n	8008f42 <HAL_UARTEx_ReceiveToIdle_IT+0x56>
 8008f3e:	2302      	movs	r3, #2
 8008f40:	e03f      	b.n	8008fc2 <HAL_UARTEx_ReceiveToIdle_IT+0xd6>
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	2274      	movs	r2, #116	; 0x74
 8008f46:	2101      	movs	r1, #1
 8008f48:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	2201      	movs	r2, #1
 8008f4e:	661a      	str	r2, [r3, #96]	; 0x60

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8008f50:	2527      	movs	r5, #39	; 0x27
 8008f52:	197c      	adds	r4, r7, r5
 8008f54:	1dbb      	adds	r3, r7, #6
 8008f56:	881a      	ldrh	r2, [r3, #0]
 8008f58:	68b9      	ldr	r1, [r7, #8]
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	0018      	movs	r0, r3
 8008f5e:	f7ff fd09 	bl	8008974 <UART_Start_Receive_IT>
 8008f62:	0003      	movs	r3, r0
 8008f64:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8008f66:	197b      	adds	r3, r7, r5
 8008f68:	781b      	ldrb	r3, [r3, #0]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d124      	bne.n	8008fb8 <HAL_UARTEx_ReceiveToIdle_IT+0xcc>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008f72:	2b01      	cmp	r3, #1
 8008f74:	d11c      	bne.n	8008fb0 <HAL_UARTEx_ReceiveToIdle_IT+0xc4>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	2210      	movs	r2, #16
 8008f7c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008f7e:	f3ef 8310 	mrs	r3, PRIMASK
 8008f82:	617b      	str	r3, [r7, #20]
  return(result);
 8008f84:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f86:	623b      	str	r3, [r7, #32]
 8008f88:	2301      	movs	r3, #1
 8008f8a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f8c:	69bb      	ldr	r3, [r7, #24]
 8008f8e:	f383 8810 	msr	PRIMASK, r3
}
 8008f92:	46c0      	nop			; (mov r8, r8)
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	681a      	ldr	r2, [r3, #0]
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	2110      	movs	r1, #16
 8008fa0:	430a      	orrs	r2, r1
 8008fa2:	601a      	str	r2, [r3, #0]
 8008fa4:	6a3b      	ldr	r3, [r7, #32]
 8008fa6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008fa8:	69fb      	ldr	r3, [r7, #28]
 8008faa:	f383 8810 	msr	PRIMASK, r3
}
 8008fae:	e003      	b.n	8008fb8 <HAL_UARTEx_ReceiveToIdle_IT+0xcc>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8008fb0:	2327      	movs	r3, #39	; 0x27
 8008fb2:	18fb      	adds	r3, r7, r3
 8008fb4:	2201      	movs	r2, #1
 8008fb6:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 8008fb8:	2327      	movs	r3, #39	; 0x27
 8008fba:	18fb      	adds	r3, r7, r3
 8008fbc:	781b      	ldrb	r3, [r3, #0]
 8008fbe:	e000      	b.n	8008fc2 <HAL_UARTEx_ReceiveToIdle_IT+0xd6>
  }
  else
  {
    return HAL_BUSY;
 8008fc0:	2302      	movs	r3, #2
  }
}
 8008fc2:	0018      	movs	r0, r3
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	b00a      	add	sp, #40	; 0x28
 8008fc8:	bdb0      	pop	{r4, r5, r7, pc}

08008fca <u8g2_DrawHorizontalBitmap>:
  b		Pointer to the bitmap line.
  Only draw pixels which are set.
*/

void u8g2_DrawHorizontalBitmap(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, const uint8_t *b)
{
 8008fca:	b5b0      	push	{r4, r5, r7, lr}
 8008fcc:	b088      	sub	sp, #32
 8008fce:	af02      	add	r7, sp, #8
 8008fd0:	60f8      	str	r0, [r7, #12]
 8008fd2:	000c      	movs	r4, r1
 8008fd4:	0010      	movs	r0, r2
 8008fd6:	0019      	movs	r1, r3
 8008fd8:	250a      	movs	r5, #10
 8008fda:	197b      	adds	r3, r7, r5
 8008fdc:	1c22      	adds	r2, r4, #0
 8008fde:	801a      	strh	r2, [r3, #0]
 8008fe0:	2408      	movs	r4, #8
 8008fe2:	193b      	adds	r3, r7, r4
 8008fe4:	1c02      	adds	r2, r0, #0
 8008fe6:	801a      	strh	r2, [r3, #0]
 8008fe8:	1dbb      	adds	r3, r7, #6
 8008fea:	1c0a      	adds	r2, r1, #0
 8008fec:	801a      	strh	r2, [r3, #0]
  uint8_t mask;
  uint8_t color = u8g2->draw_color;
 8008fee:	2016      	movs	r0, #22
 8008ff0:	183b      	adds	r3, r7, r0
 8008ff2:	68fa      	ldr	r2, [r7, #12]
 8008ff4:	2192      	movs	r1, #146	; 0x92
 8008ff6:	5c52      	ldrb	r2, [r2, r1]
 8008ff8:	701a      	strb	r2, [r3, #0]
  uint8_t ncolor = (color == 0 ? 1 : 0);
 8008ffa:	183b      	adds	r3, r7, r0
 8008ffc:	781b      	ldrb	r3, [r3, #0]
 8008ffe:	425a      	negs	r2, r3
 8009000:	4153      	adcs	r3, r2
 8009002:	b2da      	uxtb	r2, r3
 8009004:	2315      	movs	r3, #21
 8009006:	18fb      	adds	r3, r7, r3
 8009008:	701a      	strb	r2, [r3, #0]

#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+len, y+1) == 0 ) 
 800900a:	0029      	movs	r1, r5
 800900c:	187a      	adds	r2, r7, r1
 800900e:	1dbb      	adds	r3, r7, #6
 8009010:	8812      	ldrh	r2, [r2, #0]
 8009012:	881b      	ldrh	r3, [r3, #0]
 8009014:	18d3      	adds	r3, r2, r3
 8009016:	b29d      	uxth	r5, r3
 8009018:	193b      	adds	r3, r7, r4
 800901a:	881b      	ldrh	r3, [r3, #0]
 800901c:	3301      	adds	r3, #1
 800901e:	b29b      	uxth	r3, r3
 8009020:	193a      	adds	r2, r7, r4
 8009022:	8814      	ldrh	r4, [r2, #0]
 8009024:	187a      	adds	r2, r7, r1
 8009026:	8811      	ldrh	r1, [r2, #0]
 8009028:	68f8      	ldr	r0, [r7, #12]
 800902a:	9300      	str	r3, [sp, #0]
 800902c:	002b      	movs	r3, r5
 800902e:	0022      	movs	r2, r4
 8009030:	f001 fb08 	bl	800a644 <u8g2_IsIntersection>
 8009034:	1e03      	subs	r3, r0, #0
 8009036:	d05d      	beq.n	80090f4 <u8g2_DrawHorizontalBitmap+0x12a>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  mask = 128;
 8009038:	2317      	movs	r3, #23
 800903a:	18fb      	adds	r3, r7, r3
 800903c:	2280      	movs	r2, #128	; 0x80
 800903e:	701a      	strb	r2, [r3, #0]
  while(len > 0)
 8009040:	e04d      	b.n	80090de <u8g2_DrawHorizontalBitmap+0x114>
  {
    if ( *b & mask ) {
 8009042:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009044:	781b      	ldrb	r3, [r3, #0]
 8009046:	2217      	movs	r2, #23
 8009048:	18ba      	adds	r2, r7, r2
 800904a:	7812      	ldrb	r2, [r2, #0]
 800904c:	4013      	ands	r3, r2
 800904e:	b2db      	uxtb	r3, r3
 8009050:	2b00      	cmp	r3, #0
 8009052:	d012      	beq.n	800907a <u8g2_DrawHorizontalBitmap+0xb0>
      u8g2->draw_color = color;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	2216      	movs	r2, #22
 8009058:	18ba      	adds	r2, r7, r2
 800905a:	2192      	movs	r1, #146	; 0x92
 800905c:	7812      	ldrb	r2, [r2, #0]
 800905e:	545a      	strb	r2, [r3, r1]
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 8009060:	2308      	movs	r3, #8
 8009062:	18fb      	adds	r3, r7, r3
 8009064:	881a      	ldrh	r2, [r3, #0]
 8009066:	230a      	movs	r3, #10
 8009068:	18fb      	adds	r3, r7, r3
 800906a:	8819      	ldrh	r1, [r3, #0]
 800906c:	68f8      	ldr	r0, [r7, #12]
 800906e:	2300      	movs	r3, #0
 8009070:	9300      	str	r3, [sp, #0]
 8009072:	2301      	movs	r3, #1
 8009074:	f001 f9bd 	bl	800a3f2 <u8g2_DrawHVLine>
 8009078:	e016      	b.n	80090a8 <u8g2_DrawHorizontalBitmap+0xde>
    } else if ( u8g2->bitmap_transparency == 0 ) {
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	2291      	movs	r2, #145	; 0x91
 800907e:	5c9b      	ldrb	r3, [r3, r2]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d111      	bne.n	80090a8 <u8g2_DrawHorizontalBitmap+0xde>
      u8g2->draw_color = ncolor;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	2215      	movs	r2, #21
 8009088:	18ba      	adds	r2, r7, r2
 800908a:	2192      	movs	r1, #146	; 0x92
 800908c:	7812      	ldrb	r2, [r2, #0]
 800908e:	545a      	strb	r2, [r3, r1]
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 8009090:	2308      	movs	r3, #8
 8009092:	18fb      	adds	r3, r7, r3
 8009094:	881a      	ldrh	r2, [r3, #0]
 8009096:	230a      	movs	r3, #10
 8009098:	18fb      	adds	r3, r7, r3
 800909a:	8819      	ldrh	r1, [r3, #0]
 800909c:	68f8      	ldr	r0, [r7, #12]
 800909e:	2300      	movs	r3, #0
 80090a0:	9300      	str	r3, [sp, #0]
 80090a2:	2301      	movs	r3, #1
 80090a4:	f001 f9a5 	bl	800a3f2 <u8g2_DrawHVLine>
    }

    x++;
 80090a8:	210a      	movs	r1, #10
 80090aa:	187b      	adds	r3, r7, r1
 80090ac:	881a      	ldrh	r2, [r3, #0]
 80090ae:	187b      	adds	r3, r7, r1
 80090b0:	3201      	adds	r2, #1
 80090b2:	801a      	strh	r2, [r3, #0]
    mask >>= 1;
 80090b4:	2117      	movs	r1, #23
 80090b6:	187b      	adds	r3, r7, r1
 80090b8:	187a      	adds	r2, r7, r1
 80090ba:	7812      	ldrb	r2, [r2, #0]
 80090bc:	0852      	lsrs	r2, r2, #1
 80090be:	701a      	strb	r2, [r3, #0]
    if ( mask == 0 )
 80090c0:	187b      	adds	r3, r7, r1
 80090c2:	781b      	ldrb	r3, [r3, #0]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d105      	bne.n	80090d4 <u8g2_DrawHorizontalBitmap+0x10a>
    {
      mask = 128;
 80090c8:	187b      	adds	r3, r7, r1
 80090ca:	2280      	movs	r2, #128	; 0x80
 80090cc:	701a      	strb	r2, [r3, #0]
      b++;
 80090ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090d0:	3301      	adds	r3, #1
 80090d2:	62bb      	str	r3, [r7, #40]	; 0x28
    }
    len--;
 80090d4:	1dbb      	adds	r3, r7, #6
 80090d6:	881a      	ldrh	r2, [r3, #0]
 80090d8:	1dbb      	adds	r3, r7, #6
 80090da:	3a01      	subs	r2, #1
 80090dc:	801a      	strh	r2, [r3, #0]
  while(len > 0)
 80090de:	1dbb      	adds	r3, r7, #6
 80090e0:	881b      	ldrh	r3, [r3, #0]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d1ad      	bne.n	8009042 <u8g2_DrawHorizontalBitmap+0x78>
  }
  u8g2->draw_color = color;
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	2216      	movs	r2, #22
 80090ea:	18ba      	adds	r2, r7, r2
 80090ec:	2192      	movs	r1, #146	; 0x92
 80090ee:	7812      	ldrb	r2, [r2, #0]
 80090f0:	545a      	strb	r2, [r3, r1]
 80090f2:	e000      	b.n	80090f6 <u8g2_DrawHorizontalBitmap+0x12c>
    return;
 80090f4:	46c0      	nop			; (mov r8, r8)
}
 80090f6:	46bd      	mov	sp, r7
 80090f8:	b006      	add	sp, #24
 80090fa:	bdb0      	pop	{r4, r5, r7, pc}

080090fc <u8g2_DrawBitmap>:


/* u8glib compatible bitmap draw function */
void u8g2_DrawBitmap(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t cnt, u8g2_uint_t h, const uint8_t *bitmap)
{
 80090fc:	b5b0      	push	{r4, r5, r7, lr}
 80090fe:	b088      	sub	sp, #32
 8009100:	af02      	add	r7, sp, #8
 8009102:	60f8      	str	r0, [r7, #12]
 8009104:	000c      	movs	r4, r1
 8009106:	0010      	movs	r0, r2
 8009108:	0019      	movs	r1, r3
 800910a:	250a      	movs	r5, #10
 800910c:	197b      	adds	r3, r7, r5
 800910e:	1c22      	adds	r2, r4, #0
 8009110:	801a      	strh	r2, [r3, #0]
 8009112:	2408      	movs	r4, #8
 8009114:	193b      	adds	r3, r7, r4
 8009116:	1c02      	adds	r2, r0, #0
 8009118:	801a      	strh	r2, [r3, #0]
 800911a:	1dbb      	adds	r3, r7, #6
 800911c:	1c0a      	adds	r2, r1, #0
 800911e:	801a      	strh	r2, [r3, #0]
  u8g2_uint_t w;
  w = cnt;
 8009120:	2116      	movs	r1, #22
 8009122:	187b      	adds	r3, r7, r1
 8009124:	1dba      	adds	r2, r7, #6
 8009126:	8812      	ldrh	r2, [r2, #0]
 8009128:	801a      	strh	r2, [r3, #0]
  w *= 8;
 800912a:	187b      	adds	r3, r7, r1
 800912c:	187a      	adds	r2, r7, r1
 800912e:	8812      	ldrh	r2, [r2, #0]
 8009130:	00d2      	lsls	r2, r2, #3
 8009132:	801a      	strh	r2, [r3, #0]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 8009134:	0028      	movs	r0, r5
 8009136:	183a      	adds	r2, r7, r0
 8009138:	187b      	adds	r3, r7, r1
 800913a:	8812      	ldrh	r2, [r2, #0]
 800913c:	881b      	ldrh	r3, [r3, #0]
 800913e:	18d3      	adds	r3, r2, r3
 8009140:	b29d      	uxth	r5, r3
 8009142:	193a      	adds	r2, r7, r4
 8009144:	2328      	movs	r3, #40	; 0x28
 8009146:	18fb      	adds	r3, r7, r3
 8009148:	8812      	ldrh	r2, [r2, #0]
 800914a:	881b      	ldrh	r3, [r3, #0]
 800914c:	18d3      	adds	r3, r2, r3
 800914e:	b29b      	uxth	r3, r3
 8009150:	193a      	adds	r2, r7, r4
 8009152:	8814      	ldrh	r4, [r2, #0]
 8009154:	183a      	adds	r2, r7, r0
 8009156:	8811      	ldrh	r1, [r2, #0]
 8009158:	68f8      	ldr	r0, [r7, #12]
 800915a:	9300      	str	r3, [sp, #0]
 800915c:	002b      	movs	r3, r5
 800915e:	0022      	movs	r2, r4
 8009160:	f001 fa70 	bl	800a644 <u8g2_IsIntersection>
 8009164:	1e03      	subs	r3, r0, #0
 8009166:	d025      	beq.n	80091b4 <u8g2_DrawBitmap+0xb8>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  while( h > 0 )
 8009168:	e01e      	b.n	80091a8 <u8g2_DrawBitmap+0xac>
  {
    u8g2_DrawHorizontalBitmap(u8g2, x, y, w, bitmap);
 800916a:	2316      	movs	r3, #22
 800916c:	18fb      	adds	r3, r7, r3
 800916e:	881c      	ldrh	r4, [r3, #0]
 8009170:	2508      	movs	r5, #8
 8009172:	197b      	adds	r3, r7, r5
 8009174:	881a      	ldrh	r2, [r3, #0]
 8009176:	230a      	movs	r3, #10
 8009178:	18fb      	adds	r3, r7, r3
 800917a:	8819      	ldrh	r1, [r3, #0]
 800917c:	68f8      	ldr	r0, [r7, #12]
 800917e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009180:	9300      	str	r3, [sp, #0]
 8009182:	0023      	movs	r3, r4
 8009184:	f7ff ff21 	bl	8008fca <u8g2_DrawHorizontalBitmap>
    bitmap += cnt;
 8009188:	1dbb      	adds	r3, r7, #6
 800918a:	881b      	ldrh	r3, [r3, #0]
 800918c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800918e:	18d3      	adds	r3, r2, r3
 8009190:	62fb      	str	r3, [r7, #44]	; 0x2c
    y++;
 8009192:	197b      	adds	r3, r7, r5
 8009194:	881a      	ldrh	r2, [r3, #0]
 8009196:	197b      	adds	r3, r7, r5
 8009198:	3201      	adds	r2, #1
 800919a:	801a      	strh	r2, [r3, #0]
    h--;
 800919c:	2128      	movs	r1, #40	; 0x28
 800919e:	187b      	adds	r3, r7, r1
 80091a0:	881a      	ldrh	r2, [r3, #0]
 80091a2:	187b      	adds	r3, r7, r1
 80091a4:	3a01      	subs	r2, #1
 80091a6:	801a      	strh	r2, [r3, #0]
  while( h > 0 )
 80091a8:	2328      	movs	r3, #40	; 0x28
 80091aa:	18fb      	adds	r3, r7, r3
 80091ac:	881b      	ldrh	r3, [r3, #0]
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d1db      	bne.n	800916a <u8g2_DrawBitmap+0x6e>
 80091b2:	e000      	b.n	80091b6 <u8g2_DrawBitmap+0xba>
    return;
 80091b4:	46c0      	nop			; (mov r8, r8)
  }
}
 80091b6:	46bd      	mov	sp, r7
 80091b8:	b006      	add	sp, #24
 80091ba:	bdb0      	pop	{r4, r5, r7, pc}

080091bc <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 80091bc:	b580      	push	{r7, lr}
 80091be:	b084      	sub	sp, #16
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	7c1b      	ldrb	r3, [r3, #16]
 80091ca:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2238      	movs	r2, #56	; 0x38
 80091d0:	5c9b      	ldrb	r3, [r3, r2]
 80091d2:	001a      	movs	r2, r3
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	4353      	muls	r3, r2
 80091d8:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	00db      	lsls	r3, r3, #3
 80091de:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80091e4:	68fa      	ldr	r2, [r7, #12]
 80091e6:	2100      	movs	r1, #0
 80091e8:	0018      	movs	r0, r3
 80091ea:	f005 fd4f 	bl	800ec8c <memset>
}
 80091ee:	46c0      	nop			; (mov r8, r8)
 80091f0:	46bd      	mov	sp, r7
 80091f2:	b004      	add	sp, #16
 80091f4:	bd80      	pop	{r7, pc}

080091f6 <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 80091f6:	b590      	push	{r4, r7, lr}
 80091f8:	b087      	sub	sp, #28
 80091fa:	af02      	add	r7, sp, #8
 80091fc:	6078      	str	r0, [r7, #4]
 80091fe:	0008      	movs	r0, r1
 8009200:	0011      	movs	r1, r2
 8009202:	1cfb      	adds	r3, r7, #3
 8009204:	1c02      	adds	r2, r0, #0
 8009206:	701a      	strb	r2, [r3, #0]
 8009208:	1cbb      	adds	r3, r7, #2
 800920a:	1c0a      	adds	r2, r1, #0
 800920c:	701a      	strb	r2, [r3, #0]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681a      	ldr	r2, [r3, #0]
 8009212:	240f      	movs	r4, #15
 8009214:	193b      	adds	r3, r7, r4
 8009216:	7c12      	ldrb	r2, [r2, #16]
 8009218:	701a      	strb	r2, [r3, #0]
  offset = src_tile_row;
 800921a:	210c      	movs	r1, #12
 800921c:	187b      	adds	r3, r7, r1
 800921e:	1cfa      	adds	r2, r7, #3
 8009220:	7812      	ldrb	r2, [r2, #0]
 8009222:	801a      	strh	r2, [r3, #0]
  ptr = u8g2->tile_buf_ptr;
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009228:	60bb      	str	r3, [r7, #8]
  offset *= w;
 800922a:	193b      	adds	r3, r7, r4
 800922c:	781b      	ldrb	r3, [r3, #0]
 800922e:	b29a      	uxth	r2, r3
 8009230:	187b      	adds	r3, r7, r1
 8009232:	0008      	movs	r0, r1
 8009234:	1879      	adds	r1, r7, r1
 8009236:	8809      	ldrh	r1, [r1, #0]
 8009238:	434a      	muls	r2, r1
 800923a:	801a      	strh	r2, [r3, #0]
  offset *= 8;
 800923c:	0001      	movs	r1, r0
 800923e:	187b      	adds	r3, r7, r1
 8009240:	187a      	adds	r2, r7, r1
 8009242:	8812      	ldrh	r2, [r2, #0]
 8009244:	00d2      	lsls	r2, r2, #3
 8009246:	801a      	strh	r2, [r3, #0]
  ptr += offset;
 8009248:	187b      	adds	r3, r7, r1
 800924a:	881b      	ldrh	r3, [r3, #0]
 800924c:	68ba      	ldr	r2, [r7, #8]
 800924e:	18d3      	adds	r3, r2, r3
 8009250:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 8009252:	193b      	adds	r3, r7, r4
 8009254:	7819      	ldrb	r1, [r3, #0]
 8009256:	1cbb      	adds	r3, r7, #2
 8009258:	781a      	ldrb	r2, [r3, #0]
 800925a:	6878      	ldr	r0, [r7, #4]
 800925c:	68bb      	ldr	r3, [r7, #8]
 800925e:	9300      	str	r3, [sp, #0]
 8009260:	000b      	movs	r3, r1
 8009262:	2100      	movs	r1, #0
 8009264:	f002 f8fe 	bl	800b464 <u8x8_DrawTile>
}
 8009268:	46c0      	nop			; (mov r8, r8)
 800926a:	46bd      	mov	sp, r7
 800926c:	b005      	add	sp, #20
 800926e:	bd90      	pop	{r4, r7, pc}

08009270 <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 8009270:	b5b0      	push	{r4, r5, r7, lr}
 8009272:	b084      	sub	sp, #16
 8009274:	af00      	add	r7, sp, #0
 8009276:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 8009278:	230f      	movs	r3, #15
 800927a:	18fb      	adds	r3, r7, r3
 800927c:	2200      	movs	r2, #0
 800927e:	701a      	strb	r2, [r3, #0]
  src_max = u8g2->tile_buf_height;
 8009280:	230d      	movs	r3, #13
 8009282:	18fb      	adds	r3, r7, r3
 8009284:	687a      	ldr	r2, [r7, #4]
 8009286:	2138      	movs	r1, #56	; 0x38
 8009288:	5c52      	ldrb	r2, [r2, r1]
 800928a:	701a      	strb	r2, [r3, #0]
  dest_row = u8g2->tile_curr_row;
 800928c:	230e      	movs	r3, #14
 800928e:	18fb      	adds	r3, r7, r3
 8009290:	687a      	ldr	r2, [r7, #4]
 8009292:	2139      	movs	r1, #57	; 0x39
 8009294:	5c52      	ldrb	r2, [r2, r1]
 8009296:	701a      	strb	r2, [r3, #0]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681a      	ldr	r2, [r3, #0]
 800929c:	230c      	movs	r3, #12
 800929e:	18fb      	adds	r3, r7, r3
 80092a0:	7c52      	ldrb	r2, [r2, #17]
 80092a2:	701a      	strb	r2, [r3, #0]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 80092a4:	250e      	movs	r5, #14
 80092a6:	197b      	adds	r3, r7, r5
 80092a8:	781a      	ldrb	r2, [r3, #0]
 80092aa:	240f      	movs	r4, #15
 80092ac:	193b      	adds	r3, r7, r4
 80092ae:	7819      	ldrb	r1, [r3, #0]
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	0018      	movs	r0, r3
 80092b4:	f7ff ff9f 	bl	80091f6 <u8g2_send_tile_row>
    src_row++;
 80092b8:	0021      	movs	r1, r4
 80092ba:	187b      	adds	r3, r7, r1
 80092bc:	781a      	ldrb	r2, [r3, #0]
 80092be:	187b      	adds	r3, r7, r1
 80092c0:	3201      	adds	r2, #1
 80092c2:	701a      	strb	r2, [r3, #0]
    dest_row++;
 80092c4:	197b      	adds	r3, r7, r5
 80092c6:	781a      	ldrb	r2, [r3, #0]
 80092c8:	197b      	adds	r3, r7, r5
 80092ca:	3201      	adds	r2, #1
 80092cc:	701a      	strb	r2, [r3, #0]
  } while( src_row < src_max && dest_row < dest_max );
 80092ce:	187a      	adds	r2, r7, r1
 80092d0:	230d      	movs	r3, #13
 80092d2:	18fb      	adds	r3, r7, r3
 80092d4:	7812      	ldrb	r2, [r2, #0]
 80092d6:	781b      	ldrb	r3, [r3, #0]
 80092d8:	429a      	cmp	r2, r3
 80092da:	d206      	bcs.n	80092ea <u8g2_send_buffer+0x7a>
 80092dc:	197a      	adds	r2, r7, r5
 80092de:	230c      	movs	r3, #12
 80092e0:	18fb      	adds	r3, r7, r3
 80092e2:	7812      	ldrb	r2, [r2, #0]
 80092e4:	781b      	ldrb	r3, [r3, #0]
 80092e6:	429a      	cmp	r2, r3
 80092e8:	d3dc      	bcc.n	80092a4 <u8g2_send_buffer+0x34>
}
 80092ea:	46c0      	nop			; (mov r8, r8)
 80092ec:	46bd      	mov	sp, r7
 80092ee:	b004      	add	sp, #16
 80092f0:	bdb0      	pop	{r4, r5, r7, pc}

080092f2 <u8g2_SetBufferCurrTileRow>:
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
}

/*============================================*/
void u8g2_SetBufferCurrTileRow(u8g2_t *u8g2, uint8_t row)
{
 80092f2:	b580      	push	{r7, lr}
 80092f4:	b082      	sub	sp, #8
 80092f6:	af00      	add	r7, sp, #0
 80092f8:	6078      	str	r0, [r7, #4]
 80092fa:	000a      	movs	r2, r1
 80092fc:	1cfb      	adds	r3, r7, #3
 80092fe:	701a      	strb	r2, [r3, #0]
  u8g2->tile_curr_row = row;
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	1cfa      	adds	r2, r7, #3
 8009304:	2139      	movs	r1, #57	; 0x39
 8009306:	7812      	ldrb	r2, [r2, #0]
 8009308:	545a      	strb	r2, [r3, r1]
  u8g2->cb->update_dimension(u8g2);
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	687a      	ldr	r2, [r7, #4]
 8009312:	0010      	movs	r0, r2
 8009314:	4798      	blx	r3
  u8g2->cb->update_page_win(u8g2);
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800931a:	685b      	ldr	r3, [r3, #4]
 800931c:	687a      	ldr	r2, [r7, #4]
 800931e:	0010      	movs	r0, r2
 8009320:	4798      	blx	r3
}
 8009322:	46c0      	nop			; (mov r8, r8)
 8009324:	46bd      	mov	sp, r7
 8009326:	b002      	add	sp, #8
 8009328:	bd80      	pop	{r7, pc}

0800932a <u8g2_FirstPage>:

void u8g2_FirstPage(u8g2_t *u8g2)
{
 800932a:	b580      	push	{r7, lr}
 800932c:	b082      	sub	sp, #8
 800932e:	af00      	add	r7, sp, #0
 8009330:	6078      	str	r0, [r7, #4]
  if ( u8g2->is_auto_page_clear )
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	2293      	movs	r2, #147	; 0x93
 8009336:	5c9b      	ldrb	r3, [r3, r2]
 8009338:	2b00      	cmp	r3, #0
 800933a:	d003      	beq.n	8009344 <u8g2_FirstPage+0x1a>
  {
    u8g2_ClearBuffer(u8g2);
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	0018      	movs	r0, r3
 8009340:	f7ff ff3c 	bl	80091bc <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, 0);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	2100      	movs	r1, #0
 8009348:	0018      	movs	r0, r3
 800934a:	f7ff ffd2 	bl	80092f2 <u8g2_SetBufferCurrTileRow>
}
 800934e:	46c0      	nop			; (mov r8, r8)
 8009350:	46bd      	mov	sp, r7
 8009352:	b002      	add	sp, #8
 8009354:	bd80      	pop	{r7, pc}

08009356 <u8g2_NextPage>:

uint8_t u8g2_NextPage(u8g2_t *u8g2)
{
 8009356:	b580      	push	{r7, lr}
 8009358:	b084      	sub	sp, #16
 800935a:	af00      	add	r7, sp, #0
 800935c:	6078      	str	r0, [r7, #4]
  uint8_t row;
  u8g2_send_buffer(u8g2);
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	0018      	movs	r0, r3
 8009362:	f7ff ff85 	bl	8009270 <u8g2_send_buffer>
  row = u8g2->tile_curr_row;
 8009366:	200f      	movs	r0, #15
 8009368:	183b      	adds	r3, r7, r0
 800936a:	687a      	ldr	r2, [r7, #4]
 800936c:	2139      	movs	r1, #57	; 0x39
 800936e:	5c52      	ldrb	r2, [r2, r1]
 8009370:	701a      	strb	r2, [r3, #0]
  row += u8g2->tile_buf_height;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	2238      	movs	r2, #56	; 0x38
 8009376:	5c99      	ldrb	r1, [r3, r2]
 8009378:	183b      	adds	r3, r7, r0
 800937a:	183a      	adds	r2, r7, r0
 800937c:	7812      	ldrb	r2, [r2, #0]
 800937e:	188a      	adds	r2, r1, r2
 8009380:	701a      	strb	r2, [r3, #0]
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	7c5b      	ldrb	r3, [r3, #17]
 8009388:	183a      	adds	r2, r7, r0
 800938a:	7812      	ldrb	r2, [r2, #0]
 800938c:	429a      	cmp	r2, r3
 800938e:	d305      	bcc.n	800939c <u8g2_NextPage+0x46>
  {
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	0018      	movs	r0, r3
 8009394:	f002 f8c3 	bl	800b51e <u8x8_RefreshDisplay>
    return 0;
 8009398:	2300      	movs	r3, #0
 800939a:	e011      	b.n	80093c0 <u8g2_NextPage+0x6a>
  }
  if ( u8g2->is_auto_page_clear )
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	2293      	movs	r2, #147	; 0x93
 80093a0:	5c9b      	ldrb	r3, [r3, r2]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d003      	beq.n	80093ae <u8g2_NextPage+0x58>
  {
    u8g2_ClearBuffer(u8g2);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	0018      	movs	r0, r3
 80093aa:	f7ff ff07 	bl	80091bc <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, row);
 80093ae:	230f      	movs	r3, #15
 80093b0:	18fb      	adds	r3, r7, r3
 80093b2:	781a      	ldrb	r2, [r3, #0]
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	0011      	movs	r1, r2
 80093b8:	0018      	movs	r0, r3
 80093ba:	f7ff ff9a 	bl	80092f2 <u8g2_SetBufferCurrTileRow>
  return 1;
 80093be:	2301      	movs	r3, #1
}
 80093c0:	0018      	movs	r0, r3
 80093c2:	46bd      	mov	sp, r7
 80093c4:	b004      	add	sp, #16
 80093c6:	bd80      	pop	{r7, pc}

080093c8 <u8g2_m_16_8_2>:
  *page_cnt = 1;
  return buf;
  #endif
}
uint8_t *u8g2_m_16_8_2(uint8_t *page_cnt)
{
 80093c8:	b580      	push	{r7, lr}
 80093ca:	b082      	sub	sp, #8
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 2;
  return 0;
  #else
  static uint8_t buf[256];
  *page_cnt = 2;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	2202      	movs	r2, #2
 80093d4:	701a      	strb	r2, [r3, #0]
  return buf;
 80093d6:	4b02      	ldr	r3, [pc, #8]	; (80093e0 <u8g2_m_16_8_2+0x18>)
  #endif
}
 80093d8:	0018      	movs	r0, r3
 80093da:	46bd      	mov	sp, r7
 80093dc:	b002      	add	sp, #8
 80093de:	bd80      	pop	{r7, pc}
 80093e0:	20000560 	.word	0x20000560

080093e4 <u8g2_Setup_ssd1306_i2c_128x64_noname_2>:
  buf = u8g2_m_16_8_1(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
/* ssd1306 2 */
void u8g2_Setup_ssd1306_i2c_128x64_noname_2(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 80093e4:	b590      	push	{r4, r7, lr}
 80093e6:	b089      	sub	sp, #36	; 0x24
 80093e8:	af02      	add	r7, sp, #8
 80093ea:	60f8      	str	r0, [r7, #12]
 80093ec:	60b9      	str	r1, [r7, #8]
 80093ee:	607a      	str	r2, [r7, #4]
 80093f0:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_ssd1306_128x64_noname, u8x8_cad_ssd13xx_fast_i2c, byte_cb, gpio_and_delay_cb);
 80093f2:	687c      	ldr	r4, [r7, #4]
 80093f4:	4a0e      	ldr	r2, [pc, #56]	; (8009430 <u8g2_Setup_ssd1306_i2c_128x64_noname_2+0x4c>)
 80093f6:	490f      	ldr	r1, [pc, #60]	; (8009434 <u8g2_Setup_ssd1306_i2c_128x64_noname_2+0x50>)
 80093f8:	68f8      	ldr	r0, [r7, #12]
 80093fa:	683b      	ldr	r3, [r7, #0]
 80093fc:	9300      	str	r3, [sp, #0]
 80093fe:	0023      	movs	r3, r4
 8009400:	f002 f8f6 	bl	800b5f0 <u8x8_Setup>
  buf = u8g2_m_16_8_2(&tile_buf_height);
 8009404:	2413      	movs	r4, #19
 8009406:	193b      	adds	r3, r7, r4
 8009408:	0018      	movs	r0, r3
 800940a:	f7ff ffdd 	bl	80093c8 <u8g2_m_16_8_2>
 800940e:	0003      	movs	r3, r0
 8009410:	617b      	str	r3, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 8009412:	193b      	adds	r3, r7, r4
 8009414:	781a      	ldrb	r2, [r3, #0]
 8009416:	4c08      	ldr	r4, [pc, #32]	; (8009438 <u8g2_Setup_ssd1306_i2c_128x64_noname_2+0x54>)
 8009418:	6979      	ldr	r1, [r7, #20]
 800941a:	68f8      	ldr	r0, [r7, #12]
 800941c:	68bb      	ldr	r3, [r7, #8]
 800941e:	9300      	str	r3, [sp, #0]
 8009420:	0023      	movs	r3, r4
 8009422:	f001 fb67 	bl	800aaf4 <u8g2_SetupBuffer>
}
 8009426:	46c0      	nop			; (mov r8, r8)
 8009428:	46bd      	mov	sp, r7
 800942a:	b007      	add	sp, #28
 800942c:	bd90      	pop	{r4, r7, pc}
 800942e:	46c0      	nop			; (mov r8, r8)
 8009430:	0800b065 	.word	0x0800b065
 8009434:	0800b341 	.word	0x0800b341
 8009438:	0800a8f9 	.word	0x0800a8f9

0800943c <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 800943c:	b580      	push	{r7, lr}
 800943e:	b082      	sub	sp, #8
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]
 8009444:	000a      	movs	r2, r1
 8009446:	1cfb      	adds	r3, r7, #3
 8009448:	701a      	strb	r2, [r3, #0]
  font += offset;
 800944a:	1cfb      	adds	r3, r7, #3
 800944c:	781b      	ldrb	r3, [r3, #0]
 800944e:	687a      	ldr	r2, [r7, #4]
 8009450:	18d3      	adds	r3, r2, r3
 8009452:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	781b      	ldrb	r3, [r3, #0]
}
 8009458:	0018      	movs	r0, r3
 800945a:	46bd      	mov	sp, r7
 800945c:	b002      	add	sp, #8
 800945e:	bd80      	pop	{r7, pc}

08009460 <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b084      	sub	sp, #16
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
 8009468:	000a      	movs	r2, r1
 800946a:	1cfb      	adds	r3, r7, #3
 800946c:	701a      	strb	r2, [r3, #0]
    uint16_t pos;
    font += offset;
 800946e:	1cfb      	adds	r3, r7, #3
 8009470:	781b      	ldrb	r3, [r3, #0]
 8009472:	687a      	ldr	r2, [r7, #4]
 8009474:	18d3      	adds	r3, r2, r3
 8009476:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	781a      	ldrb	r2, [r3, #0]
 800947c:	200e      	movs	r0, #14
 800947e:	183b      	adds	r3, r7, r0
 8009480:	801a      	strh	r2, [r3, #0]
    font++;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	3301      	adds	r3, #1
 8009486:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 8009488:	183b      	adds	r3, r7, r0
 800948a:	183a      	adds	r2, r7, r0
 800948c:	8812      	ldrh	r2, [r2, #0]
 800948e:	0212      	lsls	r2, r2, #8
 8009490:	801a      	strh	r2, [r3, #0]
    pos += u8x8_pgm_read( font);
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	781b      	ldrb	r3, [r3, #0]
 8009496:	b299      	uxth	r1, r3
 8009498:	183b      	adds	r3, r7, r0
 800949a:	183a      	adds	r2, r7, r0
 800949c:	8812      	ldrh	r2, [r2, #0]
 800949e:	188a      	adds	r2, r1, r2
 80094a0:	801a      	strh	r2, [r3, #0]
    return pos;
 80094a2:	183b      	adds	r3, r7, r0
 80094a4:	881b      	ldrh	r3, [r3, #0]
}
 80094a6:	0018      	movs	r0, r3
 80094a8:	46bd      	mov	sp, r7
 80094aa:	b004      	add	sp, #16
 80094ac:	bd80      	pop	{r7, pc}

080094ae <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 80094ae:	b580      	push	{r7, lr}
 80094b0:	b082      	sub	sp, #8
 80094b2:	af00      	add	r7, sp, #0
 80094b4:	6078      	str	r0, [r7, #4]
 80094b6:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 80094b8:	683b      	ldr	r3, [r7, #0]
 80094ba:	2100      	movs	r1, #0
 80094bc:	0018      	movs	r0, r3
 80094be:	f7ff ffbd 	bl	800943c <u8g2_font_get_byte>
 80094c2:	0003      	movs	r3, r0
 80094c4:	001a      	movs	r2, r3
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 80094ca:	683b      	ldr	r3, [r7, #0]
 80094cc:	2101      	movs	r1, #1
 80094ce:	0018      	movs	r0, r3
 80094d0:	f7ff ffb4 	bl	800943c <u8g2_font_get_byte>
 80094d4:	0003      	movs	r3, r0
 80094d6:	001a      	movs	r2, r3
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	2102      	movs	r1, #2
 80094e0:	0018      	movs	r0, r3
 80094e2:	f7ff ffab 	bl	800943c <u8g2_font_get_byte>
 80094e6:	0003      	movs	r3, r0
 80094e8:	001a      	movs	r2, r3
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 80094ee:	683b      	ldr	r3, [r7, #0]
 80094f0:	2103      	movs	r1, #3
 80094f2:	0018      	movs	r0, r3
 80094f4:	f7ff ffa2 	bl	800943c <u8g2_font_get_byte>
 80094f8:	0003      	movs	r3, r0
 80094fa:	001a      	movs	r2, r3
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 8009500:	683b      	ldr	r3, [r7, #0]
 8009502:	2104      	movs	r1, #4
 8009504:	0018      	movs	r0, r3
 8009506:	f7ff ff99 	bl	800943c <u8g2_font_get_byte>
 800950a:	0003      	movs	r3, r0
 800950c:	001a      	movs	r2, r3
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 8009512:	683b      	ldr	r3, [r7, #0]
 8009514:	2105      	movs	r1, #5
 8009516:	0018      	movs	r0, r3
 8009518:	f7ff ff90 	bl	800943c <u8g2_font_get_byte>
 800951c:	0003      	movs	r3, r0
 800951e:	001a      	movs	r2, r3
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 8009524:	683b      	ldr	r3, [r7, #0]
 8009526:	2106      	movs	r1, #6
 8009528:	0018      	movs	r0, r3
 800952a:	f7ff ff87 	bl	800943c <u8g2_font_get_byte>
 800952e:	0003      	movs	r3, r0
 8009530:	001a      	movs	r2, r3
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 8009536:	683b      	ldr	r3, [r7, #0]
 8009538:	2107      	movs	r1, #7
 800953a:	0018      	movs	r0, r3
 800953c:	f7ff ff7e 	bl	800943c <u8g2_font_get_byte>
 8009540:	0003      	movs	r3, r0
 8009542:	001a      	movs	r2, r3
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 8009548:	683b      	ldr	r3, [r7, #0]
 800954a:	2108      	movs	r1, #8
 800954c:	0018      	movs	r0, r3
 800954e:	f7ff ff75 	bl	800943c <u8g2_font_get_byte>
 8009552:	0003      	movs	r3, r0
 8009554:	001a      	movs	r2, r3
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 800955a:	683b      	ldr	r3, [r7, #0]
 800955c:	2109      	movs	r1, #9
 800955e:	0018      	movs	r0, r3
 8009560:	f7ff ff6c 	bl	800943c <u8g2_font_get_byte>
 8009564:	0003      	movs	r3, r0
 8009566:	b25a      	sxtb	r2, r3
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 800956c:	683b      	ldr	r3, [r7, #0]
 800956e:	210a      	movs	r1, #10
 8009570:	0018      	movs	r0, r3
 8009572:	f7ff ff63 	bl	800943c <u8g2_font_get_byte>
 8009576:	0003      	movs	r3, r0
 8009578:	b25a      	sxtb	r2, r3
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 800957e:	683b      	ldr	r3, [r7, #0]
 8009580:	210b      	movs	r1, #11
 8009582:	0018      	movs	r0, r3
 8009584:	f7ff ff5a 	bl	800943c <u8g2_font_get_byte>
 8009588:	0003      	movs	r3, r0
 800958a:	b25a      	sxtb	r2, r3
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 8009590:	683b      	ldr	r3, [r7, #0]
 8009592:	210c      	movs	r1, #12
 8009594:	0018      	movs	r0, r3
 8009596:	f7ff ff51 	bl	800943c <u8g2_font_get_byte>
 800959a:	0003      	movs	r3, r0
 800959c:	b25a      	sxtb	r2, r3
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 80095a2:	683b      	ldr	r3, [r7, #0]
 80095a4:	210d      	movs	r1, #13
 80095a6:	0018      	movs	r0, r3
 80095a8:	f7ff ff48 	bl	800943c <u8g2_font_get_byte>
 80095ac:	0003      	movs	r3, r0
 80095ae:	b25a      	sxtb	r2, r3
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 80095b4:	683b      	ldr	r3, [r7, #0]
 80095b6:	210e      	movs	r1, #14
 80095b8:	0018      	movs	r0, r3
 80095ba:	f7ff ff3f 	bl	800943c <u8g2_font_get_byte>
 80095be:	0003      	movs	r3, r0
 80095c0:	b25a      	sxtb	r2, r3
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 80095c6:	683b      	ldr	r3, [r7, #0]
 80095c8:	210f      	movs	r1, #15
 80095ca:	0018      	movs	r0, r3
 80095cc:	f7ff ff36 	bl	800943c <u8g2_font_get_byte>
 80095d0:	0003      	movs	r3, r0
 80095d2:	b25a      	sxtb	r2, r3
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 80095d8:	683b      	ldr	r3, [r7, #0]
 80095da:	2110      	movs	r1, #16
 80095dc:	0018      	movs	r0, r3
 80095de:	f7ff ff2d 	bl	800943c <u8g2_font_get_byte>
 80095e2:	0003      	movs	r3, r0
 80095e4:	b25a      	sxtb	r2, r3
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 80095ea:	683b      	ldr	r3, [r7, #0]
 80095ec:	2111      	movs	r1, #17
 80095ee:	0018      	movs	r0, r3
 80095f0:	f7ff ff36 	bl	8009460 <u8g2_font_get_word>
 80095f4:	0003      	movs	r3, r0
 80095f6:	001a      	movs	r2, r3
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 80095fc:	683b      	ldr	r3, [r7, #0]
 80095fe:	2113      	movs	r1, #19
 8009600:	0018      	movs	r0, r3
 8009602:	f7ff ff2d 	bl	8009460 <u8g2_font_get_word>
 8009606:	0003      	movs	r3, r0
 8009608:	001a      	movs	r2, r3
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 800960e:	683b      	ldr	r3, [r7, #0]
 8009610:	2115      	movs	r1, #21
 8009612:	0018      	movs	r0, r3
 8009614:	f7ff ff24 	bl	8009460 <u8g2_font_get_word>
 8009618:	0003      	movs	r3, r0
 800961a:	001a      	movs	r2, r3
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	82da      	strh	r2, [r3, #22]
#endif
}
 8009620:	46c0      	nop			; (mov r8, r8)
 8009622:	46bd      	mov	sp, r7
 8009624:	b002      	add	sp, #8
 8009626:	bd80      	pop	{r7, pc}

08009628 <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 8009628:	b5f0      	push	{r4, r5, r6, r7, lr}
 800962a:	b085      	sub	sp, #20
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
 8009630:	000a      	movs	r2, r1
 8009632:	1cfb      	adds	r3, r7, #3
 8009634:	701a      	strb	r2, [r3, #0]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 8009636:	250d      	movs	r5, #13
 8009638:	197b      	adds	r3, r7, r5
 800963a:	687a      	ldr	r2, [r7, #4]
 800963c:	7b12      	ldrb	r2, [r2, #12]
 800963e:	701a      	strb	r2, [r3, #0]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681a      	ldr	r2, [r3, #0]
 8009644:	240f      	movs	r4, #15
 8009646:	193b      	adds	r3, r7, r4
 8009648:	7812      	ldrb	r2, [r2, #0]
 800964a:	701a      	strb	r2, [r3, #0]
  
  val >>= bit_pos;
 800964c:	193b      	adds	r3, r7, r4
 800964e:	781a      	ldrb	r2, [r3, #0]
 8009650:	197b      	adds	r3, r7, r5
 8009652:	781b      	ldrb	r3, [r3, #0]
 8009654:	411a      	asrs	r2, r3
 8009656:	193b      	adds	r3, r7, r4
 8009658:	701a      	strb	r2, [r3, #0]
  bit_pos_plus_cnt = bit_pos;
 800965a:	200e      	movs	r0, #14
 800965c:	183b      	adds	r3, r7, r0
 800965e:	197a      	adds	r2, r7, r5
 8009660:	7812      	ldrb	r2, [r2, #0]
 8009662:	701a      	strb	r2, [r3, #0]
  bit_pos_plus_cnt += cnt;
 8009664:	183b      	adds	r3, r7, r0
 8009666:	1839      	adds	r1, r7, r0
 8009668:	1cfa      	adds	r2, r7, #3
 800966a:	7809      	ldrb	r1, [r1, #0]
 800966c:	7812      	ldrb	r2, [r2, #0]
 800966e:	188a      	adds	r2, r1, r2
 8009670:	701a      	strb	r2, [r3, #0]
  if ( bit_pos_plus_cnt >= 8 )
 8009672:	183b      	adds	r3, r7, r0
 8009674:	781b      	ldrb	r3, [r3, #0]
 8009676:	2b07      	cmp	r3, #7
 8009678:	d924      	bls.n	80096c4 <u8g2_font_decode_get_unsigned_bits+0x9c>
  {
    uint8_t s = 8;
 800967a:	260c      	movs	r6, #12
 800967c:	19bb      	adds	r3, r7, r6
 800967e:	2208      	movs	r2, #8
 8009680:	701a      	strb	r2, [r3, #0]
    s -= bit_pos;
 8009682:	19bb      	adds	r3, r7, r6
 8009684:	19b9      	adds	r1, r7, r6
 8009686:	197a      	adds	r2, r7, r5
 8009688:	7809      	ldrb	r1, [r1, #0]
 800968a:	7812      	ldrb	r2, [r2, #0]
 800968c:	1a8a      	subs	r2, r1, r2
 800968e:	701a      	strb	r2, [r3, #0]
    f->decode_ptr++;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	1c5a      	adds	r2, r3, #1
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	781b      	ldrb	r3, [r3, #0]
 80096a0:	001a      	movs	r2, r3
 80096a2:	19bb      	adds	r3, r7, r6
 80096a4:	781b      	ldrb	r3, [r3, #0]
 80096a6:	409a      	lsls	r2, r3
 80096a8:	0013      	movs	r3, r2
 80096aa:	b25a      	sxtb	r2, r3
 80096ac:	193b      	adds	r3, r7, r4
 80096ae:	781b      	ldrb	r3, [r3, #0]
 80096b0:	b25b      	sxtb	r3, r3
 80096b2:	4313      	orrs	r3, r2
 80096b4:	b25a      	sxtb	r2, r3
 80096b6:	193b      	adds	r3, r7, r4
 80096b8:	701a      	strb	r2, [r3, #0]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 80096ba:	183b      	adds	r3, r7, r0
 80096bc:	183a      	adds	r2, r7, r0
 80096be:	7812      	ldrb	r2, [r2, #0]
 80096c0:	3a08      	subs	r2, #8
 80096c2:	701a      	strb	r2, [r3, #0]
  }
  val &= (1U<<cnt)-1;
 80096c4:	1cfb      	adds	r3, r7, #3
 80096c6:	781b      	ldrb	r3, [r3, #0]
 80096c8:	2201      	movs	r2, #1
 80096ca:	4252      	negs	r2, r2
 80096cc:	409a      	lsls	r2, r3
 80096ce:	0013      	movs	r3, r2
 80096d0:	b2db      	uxtb	r3, r3
 80096d2:	43db      	mvns	r3, r3
 80096d4:	b2da      	uxtb	r2, r3
 80096d6:	200f      	movs	r0, #15
 80096d8:	183b      	adds	r3, r7, r0
 80096da:	1839      	adds	r1, r7, r0
 80096dc:	7809      	ldrb	r1, [r1, #0]
 80096de:	400a      	ands	r2, r1
 80096e0:	701a      	strb	r2, [r3, #0]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	220e      	movs	r2, #14
 80096e6:	18ba      	adds	r2, r7, r2
 80096e8:	7812      	ldrb	r2, [r2, #0]
 80096ea:	731a      	strb	r2, [r3, #12]
  return val;
 80096ec:	183b      	adds	r3, r7, r0
 80096ee:	781b      	ldrb	r3, [r3, #0]
}
 80096f0:	0018      	movs	r0, r3
 80096f2:	46bd      	mov	sp, r7
 80096f4:	b005      	add	sp, #20
 80096f6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080096f8 <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 80096f8:	b580      	push	{r7, lr}
 80096fa:	b084      	sub	sp, #16
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	6078      	str	r0, [r7, #4]
 8009700:	000a      	movs	r2, r1
 8009702:	1cfb      	adds	r3, r7, #3
 8009704:	701a      	strb	r2, [r3, #0]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 8009706:	1cfb      	adds	r3, r7, #3
 8009708:	781a      	ldrb	r2, [r3, #0]
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	0011      	movs	r1, r2
 800970e:	0018      	movs	r0, r3
 8009710:	f7ff ff8a 	bl	8009628 <u8g2_font_decode_get_unsigned_bits>
 8009714:	0003      	movs	r3, r0
 8009716:	001a      	movs	r2, r3
 8009718:	210f      	movs	r1, #15
 800971a:	187b      	adds	r3, r7, r1
 800971c:	701a      	strb	r2, [r3, #0]
  d = 1;
 800971e:	200e      	movs	r0, #14
 8009720:	183b      	adds	r3, r7, r0
 8009722:	2201      	movs	r2, #1
 8009724:	701a      	strb	r2, [r3, #0]
  cnt--;
 8009726:	1cfb      	adds	r3, r7, #3
 8009728:	781a      	ldrb	r2, [r3, #0]
 800972a:	1cfb      	adds	r3, r7, #3
 800972c:	3a01      	subs	r2, #1
 800972e:	701a      	strb	r2, [r3, #0]
  d <<= cnt;
 8009730:	183b      	adds	r3, r7, r0
 8009732:	2200      	movs	r2, #0
 8009734:	569a      	ldrsb	r2, [r3, r2]
 8009736:	1cfb      	adds	r3, r7, #3
 8009738:	781b      	ldrb	r3, [r3, #0]
 800973a:	409a      	lsls	r2, r3
 800973c:	183b      	adds	r3, r7, r0
 800973e:	701a      	strb	r2, [r3, #0]
  v -= d;
 8009740:	187b      	adds	r3, r7, r1
 8009742:	781a      	ldrb	r2, [r3, #0]
 8009744:	183b      	adds	r3, r7, r0
 8009746:	781b      	ldrb	r3, [r3, #0]
 8009748:	1ad3      	subs	r3, r2, r3
 800974a:	b2da      	uxtb	r2, r3
 800974c:	187b      	adds	r3, r7, r1
 800974e:	701a      	strb	r2, [r3, #0]
  return v;
 8009750:	187b      	adds	r3, r7, r1
 8009752:	781b      	ldrb	r3, [r3, #0]
 8009754:	b25b      	sxtb	r3, r3
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 8009756:	0018      	movs	r0, r3
 8009758:	46bd      	mov	sp, r7
 800975a:	b004      	add	sp, #16
 800975c:	bd80      	pop	{r7, pc}

0800975e <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 800975e:	b5b0      	push	{r4, r5, r7, lr}
 8009760:	b082      	sub	sp, #8
 8009762:	af00      	add	r7, sp, #0
 8009764:	0005      	movs	r5, r0
 8009766:	000c      	movs	r4, r1
 8009768:	0010      	movs	r0, r2
 800976a:	0019      	movs	r1, r3
 800976c:	1dbb      	adds	r3, r7, #6
 800976e:	1c2a      	adds	r2, r5, #0
 8009770:	801a      	strh	r2, [r3, #0]
 8009772:	1d7b      	adds	r3, r7, #5
 8009774:	1c22      	adds	r2, r4, #0
 8009776:	701a      	strb	r2, [r3, #0]
 8009778:	1d3b      	adds	r3, r7, #4
 800977a:	1c02      	adds	r2, r0, #0
 800977c:	701a      	strb	r2, [r3, #0]
 800977e:	1cfb      	adds	r3, r7, #3
 8009780:	1c0a      	adds	r2, r1, #0
 8009782:	701a      	strb	r2, [r3, #0]
  switch(dir)
 8009784:	1cfb      	adds	r3, r7, #3
 8009786:	781b      	ldrb	r3, [r3, #0]
 8009788:	2b02      	cmp	r3, #2
 800978a:	d019      	beq.n	80097c0 <u8g2_add_vector_y+0x62>
 800978c:	dc22      	bgt.n	80097d4 <u8g2_add_vector_y+0x76>
 800978e:	2b00      	cmp	r3, #0
 8009790:	d002      	beq.n	8009798 <u8g2_add_vector_y+0x3a>
 8009792:	2b01      	cmp	r3, #1
 8009794:	d00a      	beq.n	80097ac <u8g2_add_vector_y+0x4e>
 8009796:	e01d      	b.n	80097d4 <u8g2_add_vector_y+0x76>
  {
    case 0:
      dy += y;
 8009798:	1d3b      	adds	r3, r7, #4
 800979a:	781b      	ldrb	r3, [r3, #0]
 800979c:	b25b      	sxtb	r3, r3
 800979e:	b299      	uxth	r1, r3
 80097a0:	1dbb      	adds	r3, r7, #6
 80097a2:	1dba      	adds	r2, r7, #6
 80097a4:	8812      	ldrh	r2, [r2, #0]
 80097a6:	188a      	adds	r2, r1, r2
 80097a8:	801a      	strh	r2, [r3, #0]
      break;
 80097aa:	e01d      	b.n	80097e8 <u8g2_add_vector_y+0x8a>
    case 1:
      dy += x;
 80097ac:	1d7b      	adds	r3, r7, #5
 80097ae:	781b      	ldrb	r3, [r3, #0]
 80097b0:	b25b      	sxtb	r3, r3
 80097b2:	b299      	uxth	r1, r3
 80097b4:	1dbb      	adds	r3, r7, #6
 80097b6:	1dba      	adds	r2, r7, #6
 80097b8:	8812      	ldrh	r2, [r2, #0]
 80097ba:	188a      	adds	r2, r1, r2
 80097bc:	801a      	strh	r2, [r3, #0]
      break;
 80097be:	e013      	b.n	80097e8 <u8g2_add_vector_y+0x8a>
    case 2:
      dy -= y;
 80097c0:	1d3b      	adds	r3, r7, #4
 80097c2:	781b      	ldrb	r3, [r3, #0]
 80097c4:	b25b      	sxtb	r3, r3
 80097c6:	b29a      	uxth	r2, r3
 80097c8:	1dbb      	adds	r3, r7, #6
 80097ca:	1db9      	adds	r1, r7, #6
 80097cc:	8809      	ldrh	r1, [r1, #0]
 80097ce:	1a8a      	subs	r2, r1, r2
 80097d0:	801a      	strh	r2, [r3, #0]
      break;
 80097d2:	e009      	b.n	80097e8 <u8g2_add_vector_y+0x8a>
    default:
      dy -= x;
 80097d4:	1d7b      	adds	r3, r7, #5
 80097d6:	781b      	ldrb	r3, [r3, #0]
 80097d8:	b25b      	sxtb	r3, r3
 80097da:	b29a      	uxth	r2, r3
 80097dc:	1dbb      	adds	r3, r7, #6
 80097de:	1db9      	adds	r1, r7, #6
 80097e0:	8809      	ldrh	r1, [r1, #0]
 80097e2:	1a8a      	subs	r2, r1, r2
 80097e4:	801a      	strh	r2, [r3, #0]
      break;      
 80097e6:	46c0      	nop			; (mov r8, r8)
  }
  return dy;
 80097e8:	1dbb      	adds	r3, r7, #6
 80097ea:	881b      	ldrh	r3, [r3, #0]
}
 80097ec:	0018      	movs	r0, r3
 80097ee:	46bd      	mov	sp, r7
 80097f0:	b002      	add	sp, #8
 80097f2:	bdb0      	pop	{r4, r5, r7, pc}

080097f4 <u8g2_add_vector_x>:

u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 80097f4:	b5b0      	push	{r4, r5, r7, lr}
 80097f6:	b082      	sub	sp, #8
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	0005      	movs	r5, r0
 80097fc:	000c      	movs	r4, r1
 80097fe:	0010      	movs	r0, r2
 8009800:	0019      	movs	r1, r3
 8009802:	1dbb      	adds	r3, r7, #6
 8009804:	1c2a      	adds	r2, r5, #0
 8009806:	801a      	strh	r2, [r3, #0]
 8009808:	1d7b      	adds	r3, r7, #5
 800980a:	1c22      	adds	r2, r4, #0
 800980c:	701a      	strb	r2, [r3, #0]
 800980e:	1d3b      	adds	r3, r7, #4
 8009810:	1c02      	adds	r2, r0, #0
 8009812:	701a      	strb	r2, [r3, #0]
 8009814:	1cfb      	adds	r3, r7, #3
 8009816:	1c0a      	adds	r2, r1, #0
 8009818:	701a      	strb	r2, [r3, #0]
  switch(dir)
 800981a:	1cfb      	adds	r3, r7, #3
 800981c:	781b      	ldrb	r3, [r3, #0]
 800981e:	2b02      	cmp	r3, #2
 8009820:	d019      	beq.n	8009856 <u8g2_add_vector_x+0x62>
 8009822:	dc22      	bgt.n	800986a <u8g2_add_vector_x+0x76>
 8009824:	2b00      	cmp	r3, #0
 8009826:	d002      	beq.n	800982e <u8g2_add_vector_x+0x3a>
 8009828:	2b01      	cmp	r3, #1
 800982a:	d00a      	beq.n	8009842 <u8g2_add_vector_x+0x4e>
 800982c:	e01d      	b.n	800986a <u8g2_add_vector_x+0x76>
  {
    case 0:
      dx += x;
 800982e:	1d7b      	adds	r3, r7, #5
 8009830:	781b      	ldrb	r3, [r3, #0]
 8009832:	b25b      	sxtb	r3, r3
 8009834:	b299      	uxth	r1, r3
 8009836:	1dbb      	adds	r3, r7, #6
 8009838:	1dba      	adds	r2, r7, #6
 800983a:	8812      	ldrh	r2, [r2, #0]
 800983c:	188a      	adds	r2, r1, r2
 800983e:	801a      	strh	r2, [r3, #0]
      break;
 8009840:	e01d      	b.n	800987e <u8g2_add_vector_x+0x8a>
    case 1:
      dx -= y;
 8009842:	1d3b      	adds	r3, r7, #4
 8009844:	781b      	ldrb	r3, [r3, #0]
 8009846:	b25b      	sxtb	r3, r3
 8009848:	b29a      	uxth	r2, r3
 800984a:	1dbb      	adds	r3, r7, #6
 800984c:	1db9      	adds	r1, r7, #6
 800984e:	8809      	ldrh	r1, [r1, #0]
 8009850:	1a8a      	subs	r2, r1, r2
 8009852:	801a      	strh	r2, [r3, #0]
      break;
 8009854:	e013      	b.n	800987e <u8g2_add_vector_x+0x8a>
    case 2:
      dx -= x;
 8009856:	1d7b      	adds	r3, r7, #5
 8009858:	781b      	ldrb	r3, [r3, #0]
 800985a:	b25b      	sxtb	r3, r3
 800985c:	b29a      	uxth	r2, r3
 800985e:	1dbb      	adds	r3, r7, #6
 8009860:	1db9      	adds	r1, r7, #6
 8009862:	8809      	ldrh	r1, [r1, #0]
 8009864:	1a8a      	subs	r2, r1, r2
 8009866:	801a      	strh	r2, [r3, #0]
      break;
 8009868:	e009      	b.n	800987e <u8g2_add_vector_x+0x8a>
    default:
      dx += y;
 800986a:	1d3b      	adds	r3, r7, #4
 800986c:	781b      	ldrb	r3, [r3, #0]
 800986e:	b25b      	sxtb	r3, r3
 8009870:	b299      	uxth	r1, r3
 8009872:	1dbb      	adds	r3, r7, #6
 8009874:	1dba      	adds	r2, r7, #6
 8009876:	8812      	ldrh	r2, [r2, #0]
 8009878:	188a      	adds	r2, r1, r2
 800987a:	801a      	strh	r2, [r3, #0]
      break;      
 800987c:	46c0      	nop			; (mov r8, r8)
  }
  return dx;
 800987e:	1dbb      	adds	r3, r7, #6
 8009880:	881b      	ldrh	r3, [r3, #0]
}
 8009882:	0018      	movs	r0, r3
 8009884:	46bd      	mov	sp, r7
 8009886:	b002      	add	sp, #8
 8009888:	bdb0      	pop	{r4, r5, r7, pc}

0800988a <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 800988a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800988c:	b089      	sub	sp, #36	; 0x24
 800988e:	af02      	add	r7, sp, #8
 8009890:	6078      	str	r0, [r7, #4]
 8009892:	0008      	movs	r0, r1
 8009894:	0011      	movs	r1, r2
 8009896:	1cfb      	adds	r3, r7, #3
 8009898:	1c02      	adds	r2, r0, #0
 800989a:	701a      	strb	r2, [r3, #0]
 800989c:	1cbb      	adds	r3, r7, #2
 800989e:	1c0a      	adds	r2, r1, #0
 80098a0:	701a      	strb	r2, [r3, #0]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	3360      	adds	r3, #96	; 0x60
 80098a6:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 80098a8:	2317      	movs	r3, #23
 80098aa:	18fb      	adds	r3, r7, r3
 80098ac:	1cfa      	adds	r2, r7, #3
 80098ae:	7812      	ldrb	r2, [r2, #0]
 80098b0:	701a      	strb	r2, [r3, #0]
  
  /* get the local position */
  lx = decode->x;
 80098b2:	693b      	ldr	r3, [r7, #16]
 80098b4:	2208      	movs	r2, #8
 80098b6:	569a      	ldrsb	r2, [r3, r2]
 80098b8:	2315      	movs	r3, #21
 80098ba:	18fb      	adds	r3, r7, r3
 80098bc:	701a      	strb	r2, [r3, #0]
  ly = decode->y;
 80098be:	693b      	ldr	r3, [r7, #16]
 80098c0:	2209      	movs	r2, #9
 80098c2:	569a      	ldrsb	r2, [r3, r2]
 80098c4:	2314      	movs	r3, #20
 80098c6:	18fb      	adds	r3, r7, r3
 80098c8:	701a      	strb	r2, [r3, #0]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 80098ca:	693b      	ldr	r3, [r7, #16]
 80098cc:	220a      	movs	r2, #10
 80098ce:	569a      	ldrsb	r2, [r3, r2]
 80098d0:	200f      	movs	r0, #15
 80098d2:	183b      	adds	r3, r7, r0
 80098d4:	701a      	strb	r2, [r3, #0]
    rem -= lx;
 80098d6:	183b      	adds	r3, r7, r0
 80098d8:	1839      	adds	r1, r7, r0
 80098da:	2215      	movs	r2, #21
 80098dc:	18ba      	adds	r2, r7, r2
 80098de:	7809      	ldrb	r1, [r1, #0]
 80098e0:	7812      	ldrb	r2, [r2, #0]
 80098e2:	1a8a      	subs	r2, r1, r2
 80098e4:	701a      	strb	r2, [r3, #0]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 80098e6:	2116      	movs	r1, #22
 80098e8:	187b      	adds	r3, r7, r1
 80098ea:	183a      	adds	r2, r7, r0
 80098ec:	7812      	ldrb	r2, [r2, #0]
 80098ee:	701a      	strb	r2, [r3, #0]
    if ( cnt < rem )
 80098f0:	2417      	movs	r4, #23
 80098f2:	193a      	adds	r2, r7, r4
 80098f4:	183b      	adds	r3, r7, r0
 80098f6:	7812      	ldrb	r2, [r2, #0]
 80098f8:	781b      	ldrb	r3, [r3, #0]
 80098fa:	429a      	cmp	r2, r3
 80098fc:	d203      	bcs.n	8009906 <u8g2_font_decode_len+0x7c>
      current = cnt;
 80098fe:	187b      	adds	r3, r7, r1
 8009900:	193a      	adds	r2, r7, r4
 8009902:	7812      	ldrb	r2, [r2, #0]
 8009904:	701a      	strb	r2, [r3, #0]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 8009906:	260c      	movs	r6, #12
 8009908:	19bb      	adds	r3, r7, r6
 800990a:	693a      	ldr	r2, [r7, #16]
 800990c:	8892      	ldrh	r2, [r2, #4]
 800990e:	801a      	strh	r2, [r3, #0]
    y = decode->target_y;
 8009910:	230a      	movs	r3, #10
 8009912:	18fb      	adds	r3, r7, r3
 8009914:	693a      	ldr	r2, [r7, #16]
 8009916:	88d2      	ldrh	r2, [r2, #6]
 8009918:	801a      	strh	r2, [r3, #0]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 800991a:	2215      	movs	r2, #21
 800991c:	18bb      	adds	r3, r7, r2
 800991e:	2100      	movs	r1, #0
 8009920:	5659      	ldrsb	r1, [r3, r1]
 8009922:	2014      	movs	r0, #20
 8009924:	183b      	adds	r3, r7, r0
 8009926:	2200      	movs	r2, #0
 8009928:	569a      	ldrsb	r2, [r3, r2]
 800992a:	693b      	ldr	r3, [r7, #16]
 800992c:	7c1d      	ldrb	r5, [r3, #16]
 800992e:	19bc      	adds	r4, r7, r6
 8009930:	19bb      	adds	r3, r7, r6
 8009932:	8818      	ldrh	r0, [r3, #0]
 8009934:	002b      	movs	r3, r5
 8009936:	f7ff ff5d 	bl	80097f4 <u8g2_add_vector_x>
 800993a:	0003      	movs	r3, r0
 800993c:	8023      	strh	r3, [r4, #0]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 800993e:	2215      	movs	r2, #21
 8009940:	18bb      	adds	r3, r7, r2
 8009942:	2100      	movs	r1, #0
 8009944:	5659      	ldrsb	r1, [r3, r1]
 8009946:	2014      	movs	r0, #20
 8009948:	183b      	adds	r3, r7, r0
 800994a:	2200      	movs	r2, #0
 800994c:	569a      	ldrsb	r2, [r3, r2]
 800994e:	693b      	ldr	r3, [r7, #16]
 8009950:	7c1d      	ldrb	r5, [r3, #16]
 8009952:	230a      	movs	r3, #10
 8009954:	18fc      	adds	r4, r7, r3
 8009956:	18fb      	adds	r3, r7, r3
 8009958:	8818      	ldrh	r0, [r3, #0]
 800995a:	002b      	movs	r3, r5
 800995c:	f7ff feff 	bl	800975e <u8g2_add_vector_y>
 8009960:	0003      	movs	r3, r0
 8009962:	8023      	strh	r3, [r4, #0]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 8009964:	1cbb      	adds	r3, r7, #2
 8009966:	781b      	ldrb	r3, [r3, #0]
 8009968:	2b00      	cmp	r3, #0
 800996a:	d016      	beq.n	800999a <u8g2_font_decode_len+0x110>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 800996c:	693b      	ldr	r3, [r7, #16]
 800996e:	7b99      	ldrb	r1, [r3, #14]
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	2292      	movs	r2, #146	; 0x92
 8009974:	5499      	strb	r1, [r3, r2]
      u8g2_DrawHVLine(u8g2, 
 8009976:	2116      	movs	r1, #22
 8009978:	187b      	adds	r3, r7, r1
 800997a:	781b      	ldrb	r3, [r3, #0]
 800997c:	b29d      	uxth	r5, r3
 800997e:	693b      	ldr	r3, [r7, #16]
 8009980:	7c1b      	ldrb	r3, [r3, #16]
 8009982:	220a      	movs	r2, #10
 8009984:	18ba      	adds	r2, r7, r2
 8009986:	8814      	ldrh	r4, [r2, #0]
 8009988:	19ba      	adds	r2, r7, r6
 800998a:	8811      	ldrh	r1, [r2, #0]
 800998c:	6878      	ldr	r0, [r7, #4]
 800998e:	9300      	str	r3, [sp, #0]
 8009990:	002b      	movs	r3, r5
 8009992:	0022      	movs	r2, r4
 8009994:	f000 fd2d 	bl	800a3f2 <u8g2_DrawHVLine>
 8009998:	e01a      	b.n	80099d0 <u8g2_font_decode_len+0x146>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 800999a:	693b      	ldr	r3, [r7, #16]
 800999c:	7b5b      	ldrb	r3, [r3, #13]
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d116      	bne.n	80099d0 <u8g2_font_decode_len+0x146>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 80099a2:	693b      	ldr	r3, [r7, #16]
 80099a4:	7bd9      	ldrb	r1, [r3, #15]
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	2292      	movs	r2, #146	; 0x92
 80099aa:	5499      	strb	r1, [r3, r2]
      u8g2_DrawHVLine(u8g2, 
 80099ac:	2316      	movs	r3, #22
 80099ae:	18fb      	adds	r3, r7, r3
 80099b0:	781b      	ldrb	r3, [r3, #0]
 80099b2:	b29d      	uxth	r5, r3
 80099b4:	693b      	ldr	r3, [r7, #16]
 80099b6:	7c1b      	ldrb	r3, [r3, #16]
 80099b8:	220a      	movs	r2, #10
 80099ba:	18ba      	adds	r2, r7, r2
 80099bc:	8814      	ldrh	r4, [r2, #0]
 80099be:	220c      	movs	r2, #12
 80099c0:	18ba      	adds	r2, r7, r2
 80099c2:	8811      	ldrh	r1, [r2, #0]
 80099c4:	6878      	ldr	r0, [r7, #4]
 80099c6:	9300      	str	r3, [sp, #0]
 80099c8:	002b      	movs	r3, r5
 80099ca:	0022      	movs	r2, r4
 80099cc:	f000 fd11 	bl	800a3f2 <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 80099d0:	2117      	movs	r1, #23
 80099d2:	187a      	adds	r2, r7, r1
 80099d4:	200f      	movs	r0, #15
 80099d6:	183b      	adds	r3, r7, r0
 80099d8:	7812      	ldrb	r2, [r2, #0]
 80099da:	781b      	ldrb	r3, [r3, #0]
 80099dc:	429a      	cmp	r2, r3
 80099de:	d311      	bcc.n	8009a04 <u8g2_font_decode_len+0x17a>
      break;
    cnt -= rem;
 80099e0:	187b      	adds	r3, r7, r1
 80099e2:	1879      	adds	r1, r7, r1
 80099e4:	183a      	adds	r2, r7, r0
 80099e6:	7809      	ldrb	r1, [r1, #0]
 80099e8:	7812      	ldrb	r2, [r2, #0]
 80099ea:	1a8a      	subs	r2, r1, r2
 80099ec:	701a      	strb	r2, [r3, #0]
    lx = 0;
 80099ee:	2315      	movs	r3, #21
 80099f0:	18fb      	adds	r3, r7, r3
 80099f2:	2200      	movs	r2, #0
 80099f4:	701a      	strb	r2, [r3, #0]
    ly++;
 80099f6:	2114      	movs	r1, #20
 80099f8:	187b      	adds	r3, r7, r1
 80099fa:	781a      	ldrb	r2, [r3, #0]
 80099fc:	187b      	adds	r3, r7, r1
 80099fe:	3201      	adds	r2, #1
 8009a00:	701a      	strb	r2, [r3, #0]
    rem = decode->glyph_width;
 8009a02:	e762      	b.n	80098ca <u8g2_font_decode_len+0x40>
      break;
 8009a04:	46c0      	nop			; (mov r8, r8)
  }
  lx += cnt;
 8009a06:	2015      	movs	r0, #21
 8009a08:	183b      	adds	r3, r7, r0
 8009a0a:	1839      	adds	r1, r7, r0
 8009a0c:	2217      	movs	r2, #23
 8009a0e:	18ba      	adds	r2, r7, r2
 8009a10:	7809      	ldrb	r1, [r1, #0]
 8009a12:	7812      	ldrb	r2, [r2, #0]
 8009a14:	188a      	adds	r2, r1, r2
 8009a16:	701a      	strb	r2, [r3, #0]
  
  decode->x = lx;
 8009a18:	183b      	adds	r3, r7, r0
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	569a      	ldrsb	r2, [r3, r2]
 8009a1e:	693b      	ldr	r3, [r7, #16]
 8009a20:	721a      	strb	r2, [r3, #8]
  decode->y = ly;
 8009a22:	2314      	movs	r3, #20
 8009a24:	18fb      	adds	r3, r7, r3
 8009a26:	2200      	movs	r2, #0
 8009a28:	569a      	ldrsb	r2, [r3, r2]
 8009a2a:	693b      	ldr	r3, [r7, #16]
 8009a2c:	725a      	strb	r2, [r3, #9]
  
}
 8009a2e:	46c0      	nop			; (mov r8, r8)
 8009a30:	46bd      	mov	sp, r7
 8009a32:	b007      	add	sp, #28
 8009a34:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009a36 <u8g2_font_setup_decode>:

static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8009a36:	b580      	push	{r7, lr}
 8009a38:	b084      	sub	sp, #16
 8009a3a:	af00      	add	r7, sp, #0
 8009a3c:	6078      	str	r0, [r7, #4]
 8009a3e:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	3360      	adds	r3, #96	; 0x60
 8009a44:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	683a      	ldr	r2, [r7, #0]
 8009a4a:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	2200      	movs	r2, #0
 8009a50:	731a      	strb	r2, [r3, #12]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	2278      	movs	r2, #120	; 0x78
 8009a56:	5c9a      	ldrb	r2, [r3, r2]
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	0011      	movs	r1, r2
 8009a5c:	0018      	movs	r0, r3
 8009a5e:	f7ff fde3 	bl	8009628 <u8g2_font_decode_get_unsigned_bits>
 8009a62:	0003      	movs	r3, r0
 8009a64:	b25a      	sxtb	r2, r3
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	729a      	strb	r2, [r3, #10]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	2279      	movs	r2, #121	; 0x79
 8009a6e:	5c9a      	ldrb	r2, [r3, r2]
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	0011      	movs	r1, r2
 8009a74:	0018      	movs	r0, r3
 8009a76:	f7ff fdd7 	bl	8009628 <u8g2_font_decode_get_unsigned_bits>
 8009a7a:	0003      	movs	r3, r0
 8009a7c:	b25a      	sxtb	r2, r3
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	72da      	strb	r2, [r3, #11]
  
  decode->fg_color = u8g2->draw_color;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	2292      	movs	r2, #146	; 0x92
 8009a86:	5c9a      	ldrb	r2, [r3, r2]
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	739a      	strb	r2, [r3, #14]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	7b9b      	ldrb	r3, [r3, #14]
 8009a90:	425a      	negs	r2, r3
 8009a92:	4153      	adcs	r3, r2
 8009a94:	b2db      	uxtb	r3, r3
 8009a96:	001a      	movs	r2, r3
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	73da      	strb	r2, [r3, #15]
}
 8009a9c:	46c0      	nop			; (mov r8, r8)
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	b004      	add	sp, #16
 8009aa2:	bd80      	pop	{r7, pc}

08009aa4 <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8009aa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009aa6:	b08b      	sub	sp, #44	; 0x2c
 8009aa8:	af02      	add	r7, sp, #8
 8009aaa:	6078      	str	r0, [r7, #4]
 8009aac:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	3360      	adds	r3, #96	; 0x60
 8009ab2:	617b      	str	r3, [r7, #20]
    
  u8g2_font_setup_decode(u8g2, glyph_data);     /* set values in u8g2->font_decode data structure */
 8009ab4:	683a      	ldr	r2, [r7, #0]
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	0011      	movs	r1, r2
 8009aba:	0018      	movs	r0, r3
 8009abc:	f7ff ffbb 	bl	8009a36 <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 8009ac0:	2513      	movs	r5, #19
 8009ac2:	197b      	adds	r3, r7, r5
 8009ac4:	687a      	ldr	r2, [r7, #4]
 8009ac6:	216b      	movs	r1, #107	; 0x6b
 8009ac8:	5c52      	ldrb	r2, [r2, r1]
 8009aca:	701a      	strb	r2, [r3, #0]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	227a      	movs	r2, #122	; 0x7a
 8009ad0:	5c9a      	ldrb	r2, [r3, r2]
 8009ad2:	2612      	movs	r6, #18
 8009ad4:	19bc      	adds	r4, r7, r6
 8009ad6:	697b      	ldr	r3, [r7, #20]
 8009ad8:	0011      	movs	r1, r2
 8009ada:	0018      	movs	r0, r3
 8009adc:	f7ff fe0c 	bl	80096f8 <u8g2_font_decode_get_signed_bits>
 8009ae0:	0003      	movs	r3, r0
 8009ae2:	7023      	strb	r3, [r4, #0]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	227b      	movs	r2, #123	; 0x7b
 8009ae8:	5c9a      	ldrb	r2, [r3, r2]
 8009aea:	2311      	movs	r3, #17
 8009aec:	18fc      	adds	r4, r7, r3
 8009aee:	697b      	ldr	r3, [r7, #20]
 8009af0:	0011      	movs	r1, r2
 8009af2:	0018      	movs	r0, r3
 8009af4:	f7ff fe00 	bl	80096f8 <u8g2_font_decode_get_signed_bits>
 8009af8:	0003      	movs	r3, r0
 8009afa:	7023      	strb	r3, [r4, #0]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	227c      	movs	r2, #124	; 0x7c
 8009b00:	5c9a      	ldrb	r2, [r3, r2]
 8009b02:	2110      	movs	r1, #16
 8009b04:	187c      	adds	r4, r7, r1
 8009b06:	697b      	ldr	r3, [r7, #20]
 8009b08:	0011      	movs	r1, r2
 8009b0a:	0018      	movs	r0, r3
 8009b0c:	f7ff fdf4 	bl	80096f8 <u8g2_font_decode_get_signed_bits>
 8009b10:	0003      	movs	r3, r0
 8009b12:	7023      	strb	r3, [r4, #0]
  
  if ( decode->glyph_width > 0 )
 8009b14:	697b      	ldr	r3, [r7, #20]
 8009b16:	7a9b      	ldrb	r3, [r3, #10]
 8009b18:	b25b      	sxtb	r3, r3
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	dc00      	bgt.n	8009b20 <u8g2_font_decode_glyph+0x7c>
 8009b1e:	e134      	b.n	8009d8a <u8g2_font_decode_glyph+0x2e6>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 8009b20:	697b      	ldr	r3, [r7, #20]
 8009b22:	8898      	ldrh	r0, [r3, #4]
 8009b24:	197b      	adds	r3, r7, r5
 8009b26:	781a      	ldrb	r2, [r3, #0]
 8009b28:	2311      	movs	r3, #17
 8009b2a:	18fb      	adds	r3, r7, r3
 8009b2c:	781b      	ldrb	r3, [r3, #0]
 8009b2e:	18d3      	adds	r3, r2, r3
 8009b30:	b2db      	uxtb	r3, r3
 8009b32:	425b      	negs	r3, r3
 8009b34:	b2db      	uxtb	r3, r3
 8009b36:	b25a      	sxtb	r2, r3
 8009b38:	697b      	ldr	r3, [r7, #20]
 8009b3a:	7c1c      	ldrb	r4, [r3, #16]
 8009b3c:	19bb      	adds	r3, r7, r6
 8009b3e:	2100      	movs	r1, #0
 8009b40:	5659      	ldrsb	r1, [r3, r1]
 8009b42:	0023      	movs	r3, r4
 8009b44:	f7ff fe56 	bl	80097f4 <u8g2_add_vector_x>
 8009b48:	0003      	movs	r3, r0
 8009b4a:	001a      	movs	r2, r3
 8009b4c:	697b      	ldr	r3, [r7, #20]
 8009b4e:	809a      	strh	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 8009b50:	697b      	ldr	r3, [r7, #20]
 8009b52:	88d8      	ldrh	r0, [r3, #6]
 8009b54:	197b      	adds	r3, r7, r5
 8009b56:	781a      	ldrb	r2, [r3, #0]
 8009b58:	2311      	movs	r3, #17
 8009b5a:	18fb      	adds	r3, r7, r3
 8009b5c:	781b      	ldrb	r3, [r3, #0]
 8009b5e:	18d3      	adds	r3, r2, r3
 8009b60:	b2db      	uxtb	r3, r3
 8009b62:	425b      	negs	r3, r3
 8009b64:	b2db      	uxtb	r3, r3
 8009b66:	b25a      	sxtb	r2, r3
 8009b68:	697b      	ldr	r3, [r7, #20]
 8009b6a:	7c1c      	ldrb	r4, [r3, #16]
 8009b6c:	19bb      	adds	r3, r7, r6
 8009b6e:	2100      	movs	r1, #0
 8009b70:	5659      	ldrsb	r1, [r3, r1]
 8009b72:	0023      	movs	r3, r4
 8009b74:	f7ff fdf3 	bl	800975e <u8g2_add_vector_y>
 8009b78:	0003      	movs	r3, r0
 8009b7a:	001a      	movs	r2, r3
 8009b7c:	697b      	ldr	r3, [r7, #20]
 8009b7e:	80da      	strh	r2, [r3, #6]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 8009b80:	211e      	movs	r1, #30
 8009b82:	187b      	adds	r3, r7, r1
 8009b84:	697a      	ldr	r2, [r7, #20]
 8009b86:	8892      	ldrh	r2, [r2, #4]
 8009b88:	801a      	strh	r2, [r3, #0]
      y0 = decode->target_y;
 8009b8a:	201a      	movs	r0, #26
 8009b8c:	183b      	adds	r3, r7, r0
 8009b8e:	697a      	ldr	r2, [r7, #20]
 8009b90:	88d2      	ldrh	r2, [r2, #6]
 8009b92:	801a      	strh	r2, [r3, #0]
      x1 = x0;
 8009b94:	231c      	movs	r3, #28
 8009b96:	18fb      	adds	r3, r7, r3
 8009b98:	187a      	adds	r2, r7, r1
 8009b9a:	8812      	ldrh	r2, [r2, #0]
 8009b9c:	801a      	strh	r2, [r3, #0]
      y1 = y0;
 8009b9e:	2318      	movs	r3, #24
 8009ba0:	18fb      	adds	r3, r7, r3
 8009ba2:	183a      	adds	r2, r7, r0
 8009ba4:	8812      	ldrh	r2, [r2, #0]
 8009ba6:	801a      	strh	r2, [r3, #0]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 8009ba8:	697b      	ldr	r3, [r7, #20]
 8009baa:	7c1b      	ldrb	r3, [r3, #16]
 8009bac:	2b03      	cmp	r3, #3
 8009bae:	d100      	bne.n	8009bb2 <u8g2_font_decode_glyph+0x10e>
 8009bb0:	e06d      	b.n	8009c8e <u8g2_font_decode_glyph+0x1ea>
 8009bb2:	dd00      	ble.n	8009bb6 <u8g2_font_decode_glyph+0x112>
 8009bb4:	e08c      	b.n	8009cd0 <u8g2_font_decode_glyph+0x22c>
 8009bb6:	2b02      	cmp	r3, #2
 8009bb8:	d03d      	beq.n	8009c36 <u8g2_font_decode_glyph+0x192>
 8009bba:	dd00      	ble.n	8009bbe <u8g2_font_decode_glyph+0x11a>
 8009bbc:	e088      	b.n	8009cd0 <u8g2_font_decode_glyph+0x22c>
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d002      	beq.n	8009bc8 <u8g2_font_decode_glyph+0x124>
 8009bc2:	2b01      	cmp	r3, #1
 8009bc4:	d016      	beq.n	8009bf4 <u8g2_font_decode_glyph+0x150>
 8009bc6:	e083      	b.n	8009cd0 <u8g2_font_decode_glyph+0x22c>
      {
	case 0:
	    x1 += decode->glyph_width;
 8009bc8:	697b      	ldr	r3, [r7, #20]
 8009bca:	7a9b      	ldrb	r3, [r3, #10]
 8009bcc:	b25b      	sxtb	r3, r3
 8009bce:	b299      	uxth	r1, r3
 8009bd0:	221c      	movs	r2, #28
 8009bd2:	18bb      	adds	r3, r7, r2
 8009bd4:	18ba      	adds	r2, r7, r2
 8009bd6:	8812      	ldrh	r2, [r2, #0]
 8009bd8:	188a      	adds	r2, r1, r2
 8009bda:	801a      	strh	r2, [r3, #0]
	    y1 += h;
 8009bdc:	2313      	movs	r3, #19
 8009bde:	18fb      	adds	r3, r7, r3
 8009be0:	781b      	ldrb	r3, [r3, #0]
 8009be2:	b25b      	sxtb	r3, r3
 8009be4:	b299      	uxth	r1, r3
 8009be6:	2218      	movs	r2, #24
 8009be8:	18bb      	adds	r3, r7, r2
 8009bea:	18ba      	adds	r2, r7, r2
 8009bec:	8812      	ldrh	r2, [r2, #0]
 8009bee:	188a      	adds	r2, r1, r2
 8009bf0:	801a      	strh	r2, [r3, #0]
	    break;
 8009bf2:	e06d      	b.n	8009cd0 <u8g2_font_decode_glyph+0x22c>
	case 1:
	    x0 -= h;
 8009bf4:	2313      	movs	r3, #19
 8009bf6:	18fb      	adds	r3, r7, r3
 8009bf8:	781b      	ldrb	r3, [r3, #0]
 8009bfa:	b25b      	sxtb	r3, r3
 8009bfc:	b29a      	uxth	r2, r3
 8009bfe:	201e      	movs	r0, #30
 8009c00:	183b      	adds	r3, r7, r0
 8009c02:	1839      	adds	r1, r7, r0
 8009c04:	8809      	ldrh	r1, [r1, #0]
 8009c06:	1a8a      	subs	r2, r1, r2
 8009c08:	801a      	strh	r2, [r3, #0]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8009c0a:	183b      	adds	r3, r7, r0
 8009c0c:	881a      	ldrh	r2, [r3, #0]
 8009c0e:	183b      	adds	r3, r7, r0
 8009c10:	3201      	adds	r2, #1
 8009c12:	801a      	strh	r2, [r3, #0]
	    x1++;
 8009c14:	211c      	movs	r1, #28
 8009c16:	187b      	adds	r3, r7, r1
 8009c18:	881a      	ldrh	r2, [r3, #0]
 8009c1a:	187b      	adds	r3, r7, r1
 8009c1c:	3201      	adds	r2, #1
 8009c1e:	801a      	strh	r2, [r3, #0]
	    y1 += decode->glyph_width;
 8009c20:	697b      	ldr	r3, [r7, #20]
 8009c22:	7a9b      	ldrb	r3, [r3, #10]
 8009c24:	b25b      	sxtb	r3, r3
 8009c26:	b299      	uxth	r1, r3
 8009c28:	2218      	movs	r2, #24
 8009c2a:	18bb      	adds	r3, r7, r2
 8009c2c:	18ba      	adds	r2, r7, r2
 8009c2e:	8812      	ldrh	r2, [r2, #0]
 8009c30:	188a      	adds	r2, r1, r2
 8009c32:	801a      	strh	r2, [r3, #0]
	    break;
 8009c34:	e04c      	b.n	8009cd0 <u8g2_font_decode_glyph+0x22c>
	case 2:
	    x0 -= decode->glyph_width;
 8009c36:	697b      	ldr	r3, [r7, #20]
 8009c38:	7a9b      	ldrb	r3, [r3, #10]
 8009c3a:	b25b      	sxtb	r3, r3
 8009c3c:	b29a      	uxth	r2, r3
 8009c3e:	201e      	movs	r0, #30
 8009c40:	183b      	adds	r3, r7, r0
 8009c42:	1839      	adds	r1, r7, r0
 8009c44:	8809      	ldrh	r1, [r1, #0]
 8009c46:	1a8a      	subs	r2, r1, r2
 8009c48:	801a      	strh	r2, [r3, #0]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8009c4a:	183b      	adds	r3, r7, r0
 8009c4c:	881a      	ldrh	r2, [r3, #0]
 8009c4e:	183b      	adds	r3, r7, r0
 8009c50:	3201      	adds	r2, #1
 8009c52:	801a      	strh	r2, [r3, #0]
	    x1++;
 8009c54:	211c      	movs	r1, #28
 8009c56:	187b      	adds	r3, r7, r1
 8009c58:	881a      	ldrh	r2, [r3, #0]
 8009c5a:	187b      	adds	r3, r7, r1
 8009c5c:	3201      	adds	r2, #1
 8009c5e:	801a      	strh	r2, [r3, #0]
	    y0 -= h;
 8009c60:	2313      	movs	r3, #19
 8009c62:	18fb      	adds	r3, r7, r3
 8009c64:	781b      	ldrb	r3, [r3, #0]
 8009c66:	b25b      	sxtb	r3, r3
 8009c68:	b29a      	uxth	r2, r3
 8009c6a:	201a      	movs	r0, #26
 8009c6c:	183b      	adds	r3, r7, r0
 8009c6e:	1839      	adds	r1, r7, r0
 8009c70:	8809      	ldrh	r1, [r1, #0]
 8009c72:	1a8a      	subs	r2, r1, r2
 8009c74:	801a      	strh	r2, [r3, #0]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8009c76:	183b      	adds	r3, r7, r0
 8009c78:	881a      	ldrh	r2, [r3, #0]
 8009c7a:	183b      	adds	r3, r7, r0
 8009c7c:	3201      	adds	r2, #1
 8009c7e:	801a      	strh	r2, [r3, #0]
	    y1++;
 8009c80:	2118      	movs	r1, #24
 8009c82:	187b      	adds	r3, r7, r1
 8009c84:	881a      	ldrh	r2, [r3, #0]
 8009c86:	187b      	adds	r3, r7, r1
 8009c88:	3201      	adds	r2, #1
 8009c8a:	801a      	strh	r2, [r3, #0]
	    break;	  
 8009c8c:	e020      	b.n	8009cd0 <u8g2_font_decode_glyph+0x22c>
	case 3:
	    x1 += h;
 8009c8e:	2313      	movs	r3, #19
 8009c90:	18fb      	adds	r3, r7, r3
 8009c92:	781b      	ldrb	r3, [r3, #0]
 8009c94:	b25b      	sxtb	r3, r3
 8009c96:	b299      	uxth	r1, r3
 8009c98:	221c      	movs	r2, #28
 8009c9a:	18bb      	adds	r3, r7, r2
 8009c9c:	18ba      	adds	r2, r7, r2
 8009c9e:	8812      	ldrh	r2, [r2, #0]
 8009ca0:	188a      	adds	r2, r1, r2
 8009ca2:	801a      	strh	r2, [r3, #0]
	    y0 -= decode->glyph_width;
 8009ca4:	697b      	ldr	r3, [r7, #20]
 8009ca6:	7a9b      	ldrb	r3, [r3, #10]
 8009ca8:	b25b      	sxtb	r3, r3
 8009caa:	b29a      	uxth	r2, r3
 8009cac:	201a      	movs	r0, #26
 8009cae:	183b      	adds	r3, r7, r0
 8009cb0:	1839      	adds	r1, r7, r0
 8009cb2:	8809      	ldrh	r1, [r1, #0]
 8009cb4:	1a8a      	subs	r2, r1, r2
 8009cb6:	801a      	strh	r2, [r3, #0]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8009cb8:	183b      	adds	r3, r7, r0
 8009cba:	881a      	ldrh	r2, [r3, #0]
 8009cbc:	183b      	adds	r3, r7, r0
 8009cbe:	3201      	adds	r2, #1
 8009cc0:	801a      	strh	r2, [r3, #0]
	    y1++;
 8009cc2:	2118      	movs	r1, #24
 8009cc4:	187b      	adds	r3, r7, r1
 8009cc6:	881a      	ldrh	r2, [r3, #0]
 8009cc8:	187b      	adds	r3, r7, r1
 8009cca:	3201      	adds	r2, #1
 8009ccc:	801a      	strh	r2, [r3, #0]
	    break;	  
 8009cce:	46c0      	nop			; (mov r8, r8)
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 8009cd0:	231c      	movs	r3, #28
 8009cd2:	18fb      	adds	r3, r7, r3
 8009cd4:	881c      	ldrh	r4, [r3, #0]
 8009cd6:	231a      	movs	r3, #26
 8009cd8:	18fb      	adds	r3, r7, r3
 8009cda:	881a      	ldrh	r2, [r3, #0]
 8009cdc:	231e      	movs	r3, #30
 8009cde:	18fb      	adds	r3, r7, r3
 8009ce0:	8819      	ldrh	r1, [r3, #0]
 8009ce2:	6878      	ldr	r0, [r7, #4]
 8009ce4:	2318      	movs	r3, #24
 8009ce6:	18fb      	adds	r3, r7, r3
 8009ce8:	881b      	ldrh	r3, [r3, #0]
 8009cea:	9300      	str	r3, [sp, #0]
 8009cec:	0023      	movs	r3, r4
 8009cee:	f000 fca9 	bl	800a644 <u8g2_IsIntersection>
 8009cf2:	1e03      	subs	r3, r0, #0
 8009cf4:	d104      	bne.n	8009d00 <u8g2_font_decode_glyph+0x25c>
	return d;
 8009cf6:	2310      	movs	r3, #16
 8009cf8:	18fb      	adds	r3, r7, r3
 8009cfa:	781b      	ldrb	r3, [r3, #0]
 8009cfc:	b25b      	sxtb	r3, r3
 8009cfe:	e048      	b.n	8009d92 <u8g2_font_decode_glyph+0x2ee>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 8009d00:	697b      	ldr	r3, [r7, #20]
 8009d02:	2200      	movs	r2, #0
 8009d04:	721a      	strb	r2, [r3, #8]
    decode->y = 0;
 8009d06:	697b      	ldr	r3, [r7, #20]
 8009d08:	2200      	movs	r2, #0
 8009d0a:	725a      	strb	r2, [r3, #9]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	2276      	movs	r2, #118	; 0x76
 8009d10:	5c9a      	ldrb	r2, [r3, r2]
 8009d12:	230f      	movs	r3, #15
 8009d14:	18fc      	adds	r4, r7, r3
 8009d16:	697b      	ldr	r3, [r7, #20]
 8009d18:	0011      	movs	r1, r2
 8009d1a:	0018      	movs	r0, r3
 8009d1c:	f7ff fc84 	bl	8009628 <u8g2_font_decode_get_unsigned_bits>
 8009d20:	0003      	movs	r3, r0
 8009d22:	7023      	strb	r3, [r4, #0]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	2277      	movs	r2, #119	; 0x77
 8009d28:	5c9a      	ldrb	r2, [r3, r2]
 8009d2a:	230e      	movs	r3, #14
 8009d2c:	18fc      	adds	r4, r7, r3
 8009d2e:	697b      	ldr	r3, [r7, #20]
 8009d30:	0011      	movs	r1, r2
 8009d32:	0018      	movs	r0, r3
 8009d34:	f7ff fc78 	bl	8009628 <u8g2_font_decode_get_unsigned_bits>
 8009d38:	0003      	movs	r3, r0
 8009d3a:	7023      	strb	r3, [r4, #0]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 8009d3c:	230f      	movs	r3, #15
 8009d3e:	18fb      	adds	r3, r7, r3
 8009d40:	7819      	ldrb	r1, [r3, #0]
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	2200      	movs	r2, #0
 8009d46:	0018      	movs	r0, r3
 8009d48:	f7ff fd9f 	bl	800988a <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 8009d4c:	230e      	movs	r3, #14
 8009d4e:	18fb      	adds	r3, r7, r3
 8009d50:	7819      	ldrb	r1, [r3, #0]
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	2201      	movs	r2, #1
 8009d56:	0018      	movs	r0, r3
 8009d58:	f7ff fd97 	bl	800988a <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 8009d5c:	697b      	ldr	r3, [r7, #20]
 8009d5e:	2101      	movs	r1, #1
 8009d60:	0018      	movs	r0, r3
 8009d62:	f7ff fc61 	bl	8009628 <u8g2_font_decode_get_unsigned_bits>
 8009d66:	1e03      	subs	r3, r0, #0
 8009d68:	d1e8      	bne.n	8009d3c <u8g2_font_decode_glyph+0x298>

      if ( decode->y >= h )
 8009d6a:	697b      	ldr	r3, [r7, #20]
 8009d6c:	7a5b      	ldrb	r3, [r3, #9]
 8009d6e:	b25b      	sxtb	r3, r3
 8009d70:	2213      	movs	r2, #19
 8009d72:	18ba      	adds	r2, r7, r2
 8009d74:	7812      	ldrb	r2, [r2, #0]
 8009d76:	b252      	sxtb	r2, r2
 8009d78:	429a      	cmp	r2, r3
 8009d7a:	dd00      	ble.n	8009d7e <u8g2_font_decode_glyph+0x2da>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8009d7c:	e7c6      	b.n	8009d0c <u8g2_font_decode_glyph+0x268>
	break;
 8009d7e:	46c0      	nop			; (mov r8, r8)
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 8009d80:	697b      	ldr	r3, [r7, #20]
 8009d82:	7b99      	ldrb	r1, [r3, #14]
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	2292      	movs	r2, #146	; 0x92
 8009d88:	5499      	strb	r1, [r3, r2]
  }
  return d;
 8009d8a:	2310      	movs	r3, #16
 8009d8c:	18fb      	adds	r3, r7, r3
 8009d8e:	781b      	ldrb	r3, [r3, #0]
 8009d90:	b25b      	sxtb	r3, r3
}
 8009d92:	0018      	movs	r0, r3
 8009d94:	46bd      	mov	sp, r7
 8009d96:	b009      	add	sp, #36	; 0x24
 8009d98:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009d9a <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 8009d9a:	b5b0      	push	{r4, r5, r7, lr}
 8009d9c:	b086      	sub	sp, #24
 8009d9e:	af00      	add	r7, sp, #0
 8009da0:	6078      	str	r0, [r7, #4]
 8009da2:	000a      	movs	r2, r1
 8009da4:	1cbb      	adds	r3, r7, #2
 8009da6:	801a      	strh	r2, [r3, #0]
  const uint8_t *font = u8g2->font;
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009dac:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 8009dae:	697b      	ldr	r3, [r7, #20]
 8009db0:	3317      	adds	r3, #23
 8009db2:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 255 )
 8009db4:	1cbb      	adds	r3, r7, #2
 8009db6:	881b      	ldrh	r3, [r3, #0]
 8009db8:	2bff      	cmp	r3, #255	; 0xff
 8009dba:	d82d      	bhi.n	8009e18 <u8g2_font_get_glyph_data+0x7e>
  {
    if ( encoding >= 'a' )
 8009dbc:	1cbb      	adds	r3, r7, #2
 8009dbe:	881b      	ldrh	r3, [r3, #0]
 8009dc0:	2b60      	cmp	r3, #96	; 0x60
 8009dc2:	d907      	bls.n	8009dd4 <u8g2_font_get_glyph_data+0x3a>
    {
      font += u8g2->font_info.start_pos_lower_a;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2288      	movs	r2, #136	; 0x88
 8009dc8:	5a9b      	ldrh	r3, [r3, r2]
 8009dca:	001a      	movs	r2, r3
 8009dcc:	697b      	ldr	r3, [r7, #20]
 8009dce:	189b      	adds	r3, r3, r2
 8009dd0:	617b      	str	r3, [r7, #20]
 8009dd2:	e00a      	b.n	8009dea <u8g2_font_get_glyph_data+0x50>
    }
    else if ( encoding >= 'A' )
 8009dd4:	1cbb      	adds	r3, r7, #2
 8009dd6:	881b      	ldrh	r3, [r3, #0]
 8009dd8:	2b40      	cmp	r3, #64	; 0x40
 8009dda:	d906      	bls.n	8009dea <u8g2_font_get_glyph_data+0x50>
    {
      font += u8g2->font_info.start_pos_upper_A;
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	2286      	movs	r2, #134	; 0x86
 8009de0:	5a9b      	ldrh	r3, [r3, r2]
 8009de2:	001a      	movs	r2, r3
 8009de4:	697b      	ldr	r3, [r7, #20]
 8009de6:	189b      	adds	r3, r3, r2
 8009de8:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8009dea:	697b      	ldr	r3, [r7, #20]
 8009dec:	3301      	adds	r3, #1
 8009dee:	781b      	ldrb	r3, [r3, #0]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d05e      	beq.n	8009eb2 <u8g2_font_get_glyph_data+0x118>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 8009df4:	697b      	ldr	r3, [r7, #20]
 8009df6:	781b      	ldrb	r3, [r3, #0]
 8009df8:	b29b      	uxth	r3, r3
 8009dfa:	1cba      	adds	r2, r7, #2
 8009dfc:	8812      	ldrh	r2, [r2, #0]
 8009dfe:	429a      	cmp	r2, r3
 8009e00:	d102      	bne.n	8009e08 <u8g2_font_get_glyph_data+0x6e>
      {
	return font+2;	/* skip encoding and glyph size */
 8009e02:	697b      	ldr	r3, [r7, #20]
 8009e04:	3302      	adds	r3, #2
 8009e06:	e058      	b.n	8009eba <u8g2_font_get_glyph_data+0x120>
      }
      font += u8x8_pgm_read( font + 1 );
 8009e08:	697b      	ldr	r3, [r7, #20]
 8009e0a:	3301      	adds	r3, #1
 8009e0c:	781b      	ldrb	r3, [r3, #0]
 8009e0e:	001a      	movs	r2, r3
 8009e10:	697b      	ldr	r3, [r7, #20]
 8009e12:	189b      	adds	r3, r3, r2
 8009e14:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8009e16:	e7e8      	b.n	8009dea <u8g2_font_get_glyph_data+0x50>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	228a      	movs	r2, #138	; 0x8a
 8009e1c:	5a9b      	ldrh	r3, [r3, r2]
 8009e1e:	001a      	movs	r2, r3
 8009e20:	697b      	ldr	r3, [r7, #20]
 8009e22:	189b      	adds	r3, r3, r2
 8009e24:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 8009e26:	697b      	ldr	r3, [r7, #20]
 8009e28:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 8009e2a:	693b      	ldr	r3, [r7, #16]
 8009e2c:	2100      	movs	r1, #0
 8009e2e:	0018      	movs	r0, r3
 8009e30:	f7ff fb16 	bl	8009460 <u8g2_font_get_word>
 8009e34:	0003      	movs	r3, r0
 8009e36:	001a      	movs	r2, r3
 8009e38:	697b      	ldr	r3, [r7, #20]
 8009e3a:	189b      	adds	r3, r3, r2
 8009e3c:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 8009e3e:	250e      	movs	r5, #14
 8009e40:	197c      	adds	r4, r7, r5
 8009e42:	693b      	ldr	r3, [r7, #16]
 8009e44:	2102      	movs	r1, #2
 8009e46:	0018      	movs	r0, r3
 8009e48:	f7ff fb0a 	bl	8009460 <u8g2_font_get_word>
 8009e4c:	0003      	movs	r3, r0
 8009e4e:	8023      	strh	r3, [r4, #0]
      unicode_lookup_table+=4;
 8009e50:	693b      	ldr	r3, [r7, #16]
 8009e52:	3304      	adds	r3, #4
 8009e54:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 8009e56:	197a      	adds	r2, r7, r5
 8009e58:	1cbb      	adds	r3, r7, #2
 8009e5a:	8812      	ldrh	r2, [r2, #0]
 8009e5c:	881b      	ldrh	r3, [r3, #0]
 8009e5e:	429a      	cmp	r2, r3
 8009e60:	d3e3      	bcc.n	8009e2a <u8g2_font_get_glyph_data+0x90>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 8009e62:	697b      	ldr	r3, [r7, #20]
 8009e64:	781a      	ldrb	r2, [r3, #0]
 8009e66:	200e      	movs	r0, #14
 8009e68:	183b      	adds	r3, r7, r0
 8009e6a:	801a      	strh	r2, [r3, #0]
      e <<= 8;
 8009e6c:	183b      	adds	r3, r7, r0
 8009e6e:	183a      	adds	r2, r7, r0
 8009e70:	8812      	ldrh	r2, [r2, #0]
 8009e72:	0212      	lsls	r2, r2, #8
 8009e74:	801a      	strh	r2, [r3, #0]
      e |= u8x8_pgm_read( font + 1 );
 8009e76:	697b      	ldr	r3, [r7, #20]
 8009e78:	3301      	adds	r3, #1
 8009e7a:	781b      	ldrb	r3, [r3, #0]
 8009e7c:	b299      	uxth	r1, r3
 8009e7e:	183b      	adds	r3, r7, r0
 8009e80:	183a      	adds	r2, r7, r0
 8009e82:	8812      	ldrh	r2, [r2, #0]
 8009e84:	430a      	orrs	r2, r1
 8009e86:	801a      	strh	r2, [r3, #0]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 8009e88:	183b      	adds	r3, r7, r0
 8009e8a:	881b      	ldrh	r3, [r3, #0]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d012      	beq.n	8009eb6 <u8g2_font_get_glyph_data+0x11c>
	break;
  
      if ( e == encoding )
 8009e90:	183a      	adds	r2, r7, r0
 8009e92:	1cbb      	adds	r3, r7, #2
 8009e94:	8812      	ldrh	r2, [r2, #0]
 8009e96:	881b      	ldrh	r3, [r3, #0]
 8009e98:	429a      	cmp	r2, r3
 8009e9a:	d102      	bne.n	8009ea2 <u8g2_font_get_glyph_data+0x108>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 8009e9c:	697b      	ldr	r3, [r7, #20]
 8009e9e:	3303      	adds	r3, #3
 8009ea0:	e00b      	b.n	8009eba <u8g2_font_get_glyph_data+0x120>
      }
      font += u8x8_pgm_read( font + 2 );
 8009ea2:	697b      	ldr	r3, [r7, #20]
 8009ea4:	3302      	adds	r3, #2
 8009ea6:	781b      	ldrb	r3, [r3, #0]
 8009ea8:	001a      	movs	r2, r3
 8009eaa:	697b      	ldr	r3, [r7, #20]
 8009eac:	189b      	adds	r3, r3, r2
 8009eae:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 8009eb0:	e7d7      	b.n	8009e62 <u8g2_font_get_glyph_data+0xc8>
	break;
 8009eb2:	46c0      	nop			; (mov r8, r8)
 8009eb4:	e000      	b.n	8009eb8 <u8g2_font_get_glyph_data+0x11e>
	break;
 8009eb6:	46c0      	nop			; (mov r8, r8)
    }  
  }
#endif
  
  return NULL;
 8009eb8:	2300      	movs	r3, #0
}
 8009eba:	0018      	movs	r0, r3
 8009ebc:	46bd      	mov	sp, r7
 8009ebe:	b006      	add	sp, #24
 8009ec0:	bdb0      	pop	{r4, r5, r7, pc}

08009ec2 <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8009ec2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009ec4:	b087      	sub	sp, #28
 8009ec6:	af00      	add	r7, sp, #0
 8009ec8:	60f8      	str	r0, [r7, #12]
 8009eca:	000c      	movs	r4, r1
 8009ecc:	0010      	movs	r0, r2
 8009ece:	0019      	movs	r1, r3
 8009ed0:	250a      	movs	r5, #10
 8009ed2:	197b      	adds	r3, r7, r5
 8009ed4:	1c22      	adds	r2, r4, #0
 8009ed6:	801a      	strh	r2, [r3, #0]
 8009ed8:	2408      	movs	r4, #8
 8009eda:	193b      	adds	r3, r7, r4
 8009edc:	1c02      	adds	r2, r0, #0
 8009ede:	801a      	strh	r2, [r3, #0]
 8009ee0:	1dbb      	adds	r3, r7, #6
 8009ee2:	1c0a      	adds	r2, r1, #0
 8009ee4:	801a      	strh	r2, [r3, #0]
  u8g2_uint_t dx = 0;
 8009ee6:	2616      	movs	r6, #22
 8009ee8:	19bb      	adds	r3, r7, r6
 8009eea:	2200      	movs	r2, #0
 8009eec:	801a      	strh	r2, [r3, #0]
  u8g2->font_decode.target_x = x;
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	197a      	adds	r2, r7, r5
 8009ef2:	2164      	movs	r1, #100	; 0x64
 8009ef4:	8812      	ldrh	r2, [r2, #0]
 8009ef6:	525a      	strh	r2, [r3, r1]
  u8g2->font_decode.target_y = y;
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	193a      	adds	r2, r7, r4
 8009efc:	2166      	movs	r1, #102	; 0x66
 8009efe:	8812      	ldrh	r2, [r2, #0]
 8009f00:	525a      	strh	r2, [r3, r1]
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 8009f02:	1dbb      	adds	r3, r7, #6
 8009f04:	881a      	ldrh	r2, [r3, #0]
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	0011      	movs	r1, r2
 8009f0a:	0018      	movs	r0, r3
 8009f0c:	f7ff ff45 	bl	8009d9a <u8g2_font_get_glyph_data>
 8009f10:	0003      	movs	r3, r0
 8009f12:	613b      	str	r3, [r7, #16]
  if ( glyph_data != NULL )
 8009f14:	693b      	ldr	r3, [r7, #16]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d009      	beq.n	8009f2e <u8g2_font_draw_glyph+0x6c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 8009f1a:	693a      	ldr	r2, [r7, #16]
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	0011      	movs	r1, r2
 8009f20:	0018      	movs	r0, r3
 8009f22:	f7ff fdbf 	bl	8009aa4 <u8g2_font_decode_glyph>
 8009f26:	0003      	movs	r3, r0
 8009f28:	001a      	movs	r2, r3
 8009f2a:	19bb      	adds	r3, r7, r6
 8009f2c:	801a      	strh	r2, [r3, #0]
  }
  return dx;
 8009f2e:	2316      	movs	r3, #22
 8009f30:	18fb      	adds	r3, r7, r3
 8009f32:	881b      	ldrh	r3, [r3, #0]
}
 8009f34:	0018      	movs	r0, r3
 8009f36:	46bd      	mov	sp, r7
 8009f38:	b007      	add	sp, #28
 8009f3a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009f3c <u8g2_DrawGlyph>:
{
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
}

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8009f3c:	b590      	push	{r4, r7, lr}
 8009f3e:	b085      	sub	sp, #20
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	60f8      	str	r0, [r7, #12]
 8009f44:	000c      	movs	r4, r1
 8009f46:	0010      	movs	r0, r2
 8009f48:	0019      	movs	r1, r3
 8009f4a:	230a      	movs	r3, #10
 8009f4c:	18fb      	adds	r3, r7, r3
 8009f4e:	1c22      	adds	r2, r4, #0
 8009f50:	801a      	strh	r2, [r3, #0]
 8009f52:	2308      	movs	r3, #8
 8009f54:	18fb      	adds	r3, r7, r3
 8009f56:	1c02      	adds	r2, r0, #0
 8009f58:	801a      	strh	r2, [r3, #0]
 8009f5a:	1dbb      	adds	r3, r7, #6
 8009f5c:	1c0a      	adds	r2, r1, #0
 8009f5e:	801a      	strh	r2, [r3, #0]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	2270      	movs	r2, #112	; 0x70
 8009f64:	5c9b      	ldrb	r3, [r3, r2]
 8009f66:	2b03      	cmp	r3, #3
 8009f68:	d032      	beq.n	8009fd0 <u8g2_DrawGlyph+0x94>
 8009f6a:	dc3f      	bgt.n	8009fec <u8g2_DrawGlyph+0xb0>
 8009f6c:	2b02      	cmp	r3, #2
 8009f6e:	d021      	beq.n	8009fb4 <u8g2_DrawGlyph+0x78>
 8009f70:	dc3c      	bgt.n	8009fec <u8g2_DrawGlyph+0xb0>
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d002      	beq.n	8009f7c <u8g2_DrawGlyph+0x40>
 8009f76:	2b01      	cmp	r3, #1
 8009f78:	d00e      	beq.n	8009f98 <u8g2_DrawGlyph+0x5c>
 8009f7a:	e037      	b.n	8009fec <u8g2_DrawGlyph+0xb0>
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009f80:	68fa      	ldr	r2, [r7, #12]
 8009f82:	0010      	movs	r0, r2
 8009f84:	4798      	blx	r3
 8009f86:	0003      	movs	r3, r0
 8009f88:	0019      	movs	r1, r3
 8009f8a:	2208      	movs	r2, #8
 8009f8c:	18bb      	adds	r3, r7, r2
 8009f8e:	18ba      	adds	r2, r7, r2
 8009f90:	8812      	ldrh	r2, [r2, #0]
 8009f92:	188a      	adds	r2, r1, r2
 8009f94:	801a      	strh	r2, [r3, #0]
      break;
 8009f96:	e029      	b.n	8009fec <u8g2_DrawGlyph+0xb0>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009f9c:	68fa      	ldr	r2, [r7, #12]
 8009f9e:	0010      	movs	r0, r2
 8009fa0:	4798      	blx	r3
 8009fa2:	0003      	movs	r3, r0
 8009fa4:	0019      	movs	r1, r3
 8009fa6:	220a      	movs	r2, #10
 8009fa8:	18bb      	adds	r3, r7, r2
 8009faa:	18ba      	adds	r2, r7, r2
 8009fac:	8812      	ldrh	r2, [r2, #0]
 8009fae:	1a52      	subs	r2, r2, r1
 8009fb0:	801a      	strh	r2, [r3, #0]
      break;
 8009fb2:	e01b      	b.n	8009fec <u8g2_DrawGlyph+0xb0>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009fb8:	68fa      	ldr	r2, [r7, #12]
 8009fba:	0010      	movs	r0, r2
 8009fbc:	4798      	blx	r3
 8009fbe:	0003      	movs	r3, r0
 8009fc0:	0019      	movs	r1, r3
 8009fc2:	2208      	movs	r2, #8
 8009fc4:	18bb      	adds	r3, r7, r2
 8009fc6:	18ba      	adds	r2, r7, r2
 8009fc8:	8812      	ldrh	r2, [r2, #0]
 8009fca:	1a52      	subs	r2, r2, r1
 8009fcc:	801a      	strh	r2, [r3, #0]
      break;
 8009fce:	e00d      	b.n	8009fec <u8g2_DrawGlyph+0xb0>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009fd4:	68fa      	ldr	r2, [r7, #12]
 8009fd6:	0010      	movs	r0, r2
 8009fd8:	4798      	blx	r3
 8009fda:	0003      	movs	r3, r0
 8009fdc:	0019      	movs	r1, r3
 8009fde:	220a      	movs	r2, #10
 8009fe0:	18bb      	adds	r3, r7, r2
 8009fe2:	18ba      	adds	r2, r7, r2
 8009fe4:	8812      	ldrh	r2, [r2, #0]
 8009fe6:	188a      	adds	r2, r1, r2
 8009fe8:	801a      	strh	r2, [r3, #0]
      break;
 8009fea:	46c0      	nop			; (mov r8, r8)
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 8009fec:	1dbb      	adds	r3, r7, #6
 8009fee:	881c      	ldrh	r4, [r3, #0]
 8009ff0:	2308      	movs	r3, #8
 8009ff2:	18fb      	adds	r3, r7, r3
 8009ff4:	881a      	ldrh	r2, [r3, #0]
 8009ff6:	230a      	movs	r3, #10
 8009ff8:	18fb      	adds	r3, r7, r3
 8009ffa:	8819      	ldrh	r1, [r3, #0]
 8009ffc:	68f8      	ldr	r0, [r7, #12]
 8009ffe:	0023      	movs	r3, r4
 800a000:	f7ff ff5f 	bl	8009ec2 <u8g2_font_draw_glyph>
 800a004:	0003      	movs	r3, r0
}
 800a006:	0018      	movs	r0, r3
 800a008:	46bd      	mov	sp, r7
 800a00a:	b005      	add	sp, #20
 800a00c:	bd90      	pop	{r4, r7, pc}
	...

0800a010 <u8g2_draw_string>:

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 800a010:	b5b0      	push	{r4, r5, r7, lr}
 800a012:	b086      	sub	sp, #24
 800a014:	af00      	add	r7, sp, #0
 800a016:	60f8      	str	r0, [r7, #12]
 800a018:	0008      	movs	r0, r1
 800a01a:	0011      	movs	r1, r2
 800a01c:	607b      	str	r3, [r7, #4]
 800a01e:	230a      	movs	r3, #10
 800a020:	18fb      	adds	r3, r7, r3
 800a022:	1c02      	adds	r2, r0, #0
 800a024:	801a      	strh	r2, [r3, #0]
 800a026:	2308      	movs	r3, #8
 800a028:	18fb      	adds	r3, r7, r3
 800a02a:	1c0a      	adds	r2, r1, #0
 800a02c:	801a      	strh	r2, [r3, #0]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	0018      	movs	r0, r3
 800a032:	f000 fec6 	bl	800adc2 <u8x8_utf8_init>
  sum = 0;
 800a036:	2316      	movs	r3, #22
 800a038:	18fb      	adds	r3, r7, r3
 800a03a:	2200      	movs	r2, #0
 800a03c:	801a      	strh	r2, [r3, #0]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	685b      	ldr	r3, [r3, #4]
 800a042:	687a      	ldr	r2, [r7, #4]
 800a044:	7811      	ldrb	r1, [r2, #0]
 800a046:	2514      	movs	r5, #20
 800a048:	197c      	adds	r4, r7, r5
 800a04a:	68fa      	ldr	r2, [r7, #12]
 800a04c:	0010      	movs	r0, r2
 800a04e:	4798      	blx	r3
 800a050:	0003      	movs	r3, r0
 800a052:	8023      	strh	r3, [r4, #0]
    if ( e == 0x0ffff )
 800a054:	0029      	movs	r1, r5
 800a056:	187b      	adds	r3, r7, r1
 800a058:	881b      	ldrh	r3, [r3, #0]
 800a05a:	4a31      	ldr	r2, [pc, #196]	; (800a120 <u8g2_draw_string+0x110>)
 800a05c:	4293      	cmp	r3, r2
 800a05e:	d057      	beq.n	800a110 <u8g2_draw_string+0x100>
      break;
    str++;
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	3301      	adds	r3, #1
 800a064:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 800a066:	187b      	adds	r3, r7, r1
 800a068:	881b      	ldrh	r3, [r3, #0]
 800a06a:	4a2e      	ldr	r2, [pc, #184]	; (800a124 <u8g2_draw_string+0x114>)
 800a06c:	4293      	cmp	r3, r2
 800a06e:	d0e6      	beq.n	800a03e <u8g2_draw_string+0x2e>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 800a070:	2312      	movs	r3, #18
 800a072:	18fc      	adds	r4, r7, r3
 800a074:	187b      	adds	r3, r7, r1
 800a076:	881d      	ldrh	r5, [r3, #0]
 800a078:	2308      	movs	r3, #8
 800a07a:	18fb      	adds	r3, r7, r3
 800a07c:	881a      	ldrh	r2, [r3, #0]
 800a07e:	230a      	movs	r3, #10
 800a080:	18fb      	adds	r3, r7, r3
 800a082:	8819      	ldrh	r1, [r3, #0]
 800a084:	68f8      	ldr	r0, [r7, #12]
 800a086:	002b      	movs	r3, r5
 800a088:	f7ff ff58 	bl	8009f3c <u8g2_DrawGlyph>
 800a08c:	0003      	movs	r3, r0
 800a08e:	8023      	strh	r3, [r4, #0]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	2270      	movs	r2, #112	; 0x70
 800a094:	5c9b      	ldrb	r3, [r3, r2]
 800a096:	2b03      	cmp	r3, #3
 800a098:	d026      	beq.n	800a0e8 <u8g2_draw_string+0xd8>
 800a09a:	dc2f      	bgt.n	800a0fc <u8g2_draw_string+0xec>
 800a09c:	2b02      	cmp	r3, #2
 800a09e:	d019      	beq.n	800a0d4 <u8g2_draw_string+0xc4>
 800a0a0:	dc2c      	bgt.n	800a0fc <u8g2_draw_string+0xec>
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d002      	beq.n	800a0ac <u8g2_draw_string+0x9c>
 800a0a6:	2b01      	cmp	r3, #1
 800a0a8:	d00a      	beq.n	800a0c0 <u8g2_draw_string+0xb0>
 800a0aa:	e027      	b.n	800a0fc <u8g2_draw_string+0xec>
      {
	case 0:
	  x += delta;
 800a0ac:	220a      	movs	r2, #10
 800a0ae:	18bb      	adds	r3, r7, r2
 800a0b0:	18b9      	adds	r1, r7, r2
 800a0b2:	2212      	movs	r2, #18
 800a0b4:	18ba      	adds	r2, r7, r2
 800a0b6:	8809      	ldrh	r1, [r1, #0]
 800a0b8:	8812      	ldrh	r2, [r2, #0]
 800a0ba:	188a      	adds	r2, r1, r2
 800a0bc:	801a      	strh	r2, [r3, #0]
	  break;
 800a0be:	e01d      	b.n	800a0fc <u8g2_draw_string+0xec>
	case 1:
	  y += delta;
 800a0c0:	2208      	movs	r2, #8
 800a0c2:	18bb      	adds	r3, r7, r2
 800a0c4:	18b9      	adds	r1, r7, r2
 800a0c6:	2212      	movs	r2, #18
 800a0c8:	18ba      	adds	r2, r7, r2
 800a0ca:	8809      	ldrh	r1, [r1, #0]
 800a0cc:	8812      	ldrh	r2, [r2, #0]
 800a0ce:	188a      	adds	r2, r1, r2
 800a0d0:	801a      	strh	r2, [r3, #0]
	  break;
 800a0d2:	e013      	b.n	800a0fc <u8g2_draw_string+0xec>
	case 2:
	  x -= delta;
 800a0d4:	220a      	movs	r2, #10
 800a0d6:	18bb      	adds	r3, r7, r2
 800a0d8:	18b9      	adds	r1, r7, r2
 800a0da:	2212      	movs	r2, #18
 800a0dc:	18ba      	adds	r2, r7, r2
 800a0de:	8809      	ldrh	r1, [r1, #0]
 800a0e0:	8812      	ldrh	r2, [r2, #0]
 800a0e2:	1a8a      	subs	r2, r1, r2
 800a0e4:	801a      	strh	r2, [r3, #0]
	  break;
 800a0e6:	e009      	b.n	800a0fc <u8g2_draw_string+0xec>
	case 3:
	  y -= delta;
 800a0e8:	2208      	movs	r2, #8
 800a0ea:	18bb      	adds	r3, r7, r2
 800a0ec:	18b9      	adds	r1, r7, r2
 800a0ee:	2212      	movs	r2, #18
 800a0f0:	18ba      	adds	r2, r7, r2
 800a0f2:	8809      	ldrh	r1, [r1, #0]
 800a0f4:	8812      	ldrh	r2, [r2, #0]
 800a0f6:	1a8a      	subs	r2, r1, r2
 800a0f8:	801a      	strh	r2, [r3, #0]
	  break;
 800a0fa:	46c0      	nop			; (mov r8, r8)

#else
      x += delta;
#endif

      sum += delta;    
 800a0fc:	2216      	movs	r2, #22
 800a0fe:	18bb      	adds	r3, r7, r2
 800a100:	18b9      	adds	r1, r7, r2
 800a102:	2212      	movs	r2, #18
 800a104:	18ba      	adds	r2, r7, r2
 800a106:	8809      	ldrh	r1, [r1, #0]
 800a108:	8812      	ldrh	r2, [r2, #0]
 800a10a:	188a      	adds	r2, r1, r2
 800a10c:	801a      	strh	r2, [r3, #0]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 800a10e:	e796      	b.n	800a03e <u8g2_draw_string+0x2e>
      break;
 800a110:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sum;
 800a112:	2316      	movs	r3, #22
 800a114:	18fb      	adds	r3, r7, r3
 800a116:	881b      	ldrh	r3, [r3, #0]
}
 800a118:	0018      	movs	r0, r3
 800a11a:	46bd      	mov	sp, r7
 800a11c:	b006      	add	sp, #24
 800a11e:	bdb0      	pop	{r4, r5, r7, pc}
 800a120:	0000ffff 	.word	0x0000ffff
 800a124:	0000fffe 	.word	0x0000fffe

0800a128 <u8g2_DrawStr>:

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 800a128:	b5b0      	push	{r4, r5, r7, lr}
 800a12a:	b084      	sub	sp, #16
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	60f8      	str	r0, [r7, #12]
 800a130:	0008      	movs	r0, r1
 800a132:	0011      	movs	r1, r2
 800a134:	607b      	str	r3, [r7, #4]
 800a136:	250a      	movs	r5, #10
 800a138:	197b      	adds	r3, r7, r5
 800a13a:	1c02      	adds	r2, r0, #0
 800a13c:	801a      	strh	r2, [r3, #0]
 800a13e:	2008      	movs	r0, #8
 800a140:	183b      	adds	r3, r7, r0
 800a142:	1c0a      	adds	r2, r1, #0
 800a144:	801a      	strh	r2, [r3, #0]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	4a07      	ldr	r2, [pc, #28]	; (800a168 <u8g2_DrawStr+0x40>)
 800a14a:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 800a14c:	687c      	ldr	r4, [r7, #4]
 800a14e:	183b      	adds	r3, r7, r0
 800a150:	881a      	ldrh	r2, [r3, #0]
 800a152:	197b      	adds	r3, r7, r5
 800a154:	8819      	ldrh	r1, [r3, #0]
 800a156:	68f8      	ldr	r0, [r7, #12]
 800a158:	0023      	movs	r3, r4
 800a15a:	f7ff ff59 	bl	800a010 <u8g2_draw_string>
 800a15e:	0003      	movs	r3, r0
}
 800a160:	0018      	movs	r0, r3
 800a162:	46bd      	mov	sp, r7
 800a164:	b004      	add	sp, #16
 800a166:	bdb0      	pop	{r4, r5, r7, pc}
 800a168:	0800addd 	.word	0x0800addd

0800a16c <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 800a16c:	b580      	push	{r7, lr}
 800a16e:	b082      	sub	sp, #8
 800a170:	af00      	add	r7, sp, #0
 800a172:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d05d      	beq.n	800a238 <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	2281      	movs	r2, #129	; 0x81
 800a180:	5699      	ldrsb	r1, [r3, r2]
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	228e      	movs	r2, #142	; 0x8e
 800a186:	5499      	strb	r1, [r3, r2]
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	2282      	movs	r2, #130	; 0x82
 800a18c:	5699      	ldrsb	r1, [r3, r2]
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	228f      	movs	r2, #143	; 0x8f
 800a192:	5499      	strb	r1, [r3, r2]
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	228d      	movs	r2, #141	; 0x8d
 800a198:	5c9b      	ldrb	r3, [r3, r2]
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d04d      	beq.n	800a23a <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	228d      	movs	r2, #141	; 0x8d
 800a1a2:	5c9b      	ldrb	r3, [r3, r2]
 800a1a4:	2b01      	cmp	r3, #1
 800a1a6:	d11c      	bne.n	800a1e2 <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	228e      	movs	r2, #142	; 0x8e
 800a1ac:	569a      	ldrsb	r2, [r3, r2]
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	2183      	movs	r1, #131	; 0x83
 800a1b2:	565b      	ldrsb	r3, [r3, r1]
 800a1b4:	429a      	cmp	r2, r3
 800a1b6:	da05      	bge.n	800a1c4 <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	2283      	movs	r2, #131	; 0x83
 800a1bc:	5699      	ldrsb	r1, [r3, r2]
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	228e      	movs	r2, #142	; 0x8e
 800a1c2:	5499      	strb	r1, [r3, r2]
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	228f      	movs	r2, #143	; 0x8f
 800a1c8:	569a      	ldrsb	r2, [r3, r2]
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	2184      	movs	r1, #132	; 0x84
 800a1ce:	565b      	ldrsb	r3, [r3, r1]
 800a1d0:	429a      	cmp	r2, r3
 800a1d2:	dd32      	ble.n	800a23a <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	2284      	movs	r2, #132	; 0x84
 800a1d8:	5699      	ldrsb	r1, [r3, r2]
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	228f      	movs	r2, #143	; 0x8f
 800a1de:	5499      	strb	r1, [r3, r2]
 800a1e0:	e02b      	b.n	800a23a <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	228e      	movs	r2, #142	; 0x8e
 800a1e6:	569b      	ldrsb	r3, [r3, r2]
 800a1e8:	0019      	movs	r1, r3
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	227e      	movs	r2, #126	; 0x7e
 800a1ee:	569b      	ldrsb	r3, [r3, r2]
 800a1f0:	0018      	movs	r0, r3
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	2280      	movs	r2, #128	; 0x80
 800a1f6:	569b      	ldrsb	r3, [r3, r2]
 800a1f8:	18c3      	adds	r3, r0, r3
 800a1fa:	4299      	cmp	r1, r3
 800a1fc:	da0d      	bge.n	800a21a <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	227e      	movs	r2, #126	; 0x7e
 800a202:	569b      	ldrsb	r3, [r3, r2]
 800a204:	b2da      	uxtb	r2, r3
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	2180      	movs	r1, #128	; 0x80
 800a20a:	565b      	ldrsb	r3, [r3, r1]
 800a20c:	b2db      	uxtb	r3, r3
 800a20e:	18d3      	adds	r3, r2, r3
 800a210:	b2db      	uxtb	r3, r3
 800a212:	b259      	sxtb	r1, r3
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	228e      	movs	r2, #142	; 0x8e
 800a218:	5499      	strb	r1, [r3, r2]
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	228f      	movs	r2, #143	; 0x8f
 800a21e:	569a      	ldrsb	r2, [r3, r2]
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	2180      	movs	r1, #128	; 0x80
 800a224:	565b      	ldrsb	r3, [r3, r1]
 800a226:	429a      	cmp	r2, r3
 800a228:	dd07      	ble.n	800a23a <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	2280      	movs	r2, #128	; 0x80
 800a22e:	5699      	ldrsb	r1, [r3, r2]
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	228f      	movs	r2, #143	; 0x8f
 800a234:	5499      	strb	r1, [r3, r2]
 800a236:	e000      	b.n	800a23a <u8g2_UpdateRefHeight+0xce>
    return;
 800a238:	46c0      	nop			; (mov r8, r8)
  }  
}
 800a23a:	46bd      	mov	sp, r7
 800a23c:	b002      	add	sp, #8
 800a23e:	bd80      	pop	{r7, pc}

0800a240 <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 800a240:	b580      	push	{r7, lr}
 800a242:	b082      	sub	sp, #8
 800a244:	af00      	add	r7, sp, #0
 800a246:	6078      	str	r0, [r7, #4]
  return 0;
 800a248:	2300      	movs	r3, #0
}
 800a24a:	0018      	movs	r0, r3
 800a24c:	46bd      	mov	sp, r7
 800a24e:	b002      	add	sp, #8
 800a250:	bd80      	pop	{r7, pc}
	...

0800a254 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 800a254:	b580      	push	{r7, lr}
 800a256:	b082      	sub	sp, #8
 800a258:	af00      	add	r7, sp, #0
 800a25a:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	4a03      	ldr	r2, [pc, #12]	; (800a26c <u8g2_SetFontPosBaseline+0x18>)
 800a260:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800a262:	46c0      	nop			; (mov r8, r8)
 800a264:	46bd      	mov	sp, r7
 800a266:	b002      	add	sp, #8
 800a268:	bd80      	pop	{r7, pc}
 800a26a:	46c0      	nop			; (mov r8, r8)
 800a26c:	0800a241 	.word	0x0800a241

0800a270 <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b082      	sub	sp, #8
 800a274:	af00      	add	r7, sp, #0
 800a276:	6078      	str	r0, [r7, #4]
 800a278:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a27e:	683a      	ldr	r2, [r7, #0]
 800a280:	429a      	cmp	r2, r3
 800a282:	d00d      	beq.n	800a2a0 <u8g2_SetFont+0x30>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	683a      	ldr	r2, [r7, #0]
 800a288:	659a      	str	r2, [r3, #88]	; 0x58
    u8g2_read_font_info(&(u8g2->font_info), font);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	3374      	adds	r3, #116	; 0x74
 800a28e:	683a      	ldr	r2, [r7, #0]
 800a290:	0011      	movs	r1, r2
 800a292:	0018      	movs	r0, r3
 800a294:	f7ff f90b 	bl	80094ae <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	0018      	movs	r0, r3
 800a29c:	f7ff ff66 	bl	800a16c <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 800a2a0:	46c0      	nop			; (mov r8, r8)
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	b002      	add	sp, #8
 800a2a6:	bd80      	pop	{r7, pc}

0800a2a8 <u8g2_clip_intersection2>:
  will return 0 if there is no intersection and if a > b

*/

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len, u8g2_uint_t c, u8g2_uint_t d)
{
 800a2a8:	b590      	push	{r4, r7, lr}
 800a2aa:	b087      	sub	sp, #28
 800a2ac:	af00      	add	r7, sp, #0
 800a2ae:	60f8      	str	r0, [r7, #12]
 800a2b0:	60b9      	str	r1, [r7, #8]
 800a2b2:	0019      	movs	r1, r3
 800a2b4:	1dbb      	adds	r3, r7, #6
 800a2b6:	801a      	strh	r2, [r3, #0]
 800a2b8:	1d3b      	adds	r3, r7, #4
 800a2ba:	1c0a      	adds	r2, r1, #0
 800a2bc:	801a      	strh	r2, [r3, #0]
  u8g2_uint_t a = *ap;
 800a2be:	2416      	movs	r4, #22
 800a2c0:	193b      	adds	r3, r7, r4
 800a2c2:	68fa      	ldr	r2, [r7, #12]
 800a2c4:	8812      	ldrh	r2, [r2, #0]
 800a2c6:	801a      	strh	r2, [r3, #0]
  u8g2_uint_t b;
  b  = a;
 800a2c8:	2014      	movs	r0, #20
 800a2ca:	183b      	adds	r3, r7, r0
 800a2cc:	193a      	adds	r2, r7, r4
 800a2ce:	8812      	ldrh	r2, [r2, #0]
 800a2d0:	801a      	strh	r2, [r3, #0]
  b += *len;
 800a2d2:	68bb      	ldr	r3, [r7, #8]
 800a2d4:	8819      	ldrh	r1, [r3, #0]
 800a2d6:	183b      	adds	r3, r7, r0
 800a2d8:	183a      	adds	r2, r7, r0
 800a2da:	8812      	ldrh	r2, [r2, #0]
 800a2dc:	188a      	adds	r2, r1, r2
 800a2de:	801a      	strh	r2, [r3, #0]
  /* be removed completly (be aware about memory curruption for wrong */
  /* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
  /* arguments) */  
  
  /* removing the following if clause completly may lead to memory corruption of a>b */
  if ( a > b )
 800a2e0:	193a      	adds	r2, r7, r4
 800a2e2:	0001      	movs	r1, r0
 800a2e4:	187b      	adds	r3, r7, r1
 800a2e6:	8812      	ldrh	r2, [r2, #0]
 800a2e8:	881b      	ldrh	r3, [r3, #0]
 800a2ea:	429a      	cmp	r2, r3
 800a2ec:	d914      	bls.n	800a318 <u8g2_clip_intersection2+0x70>
  {    
    /* replacing this if with a simple "return 0;" will not handle the case with negative a */    
    if ( a < d )
 800a2ee:	193a      	adds	r2, r7, r4
 800a2f0:	1d3b      	adds	r3, r7, #4
 800a2f2:	8812      	ldrh	r2, [r2, #0]
 800a2f4:	881b      	ldrh	r3, [r3, #0]
 800a2f6:	429a      	cmp	r2, r3
 800a2f8:	d209      	bcs.n	800a30e <u8g2_clip_intersection2+0x66>
    {
      b = d;
 800a2fa:	187b      	adds	r3, r7, r1
 800a2fc:	1d3a      	adds	r2, r7, #4
 800a2fe:	8812      	ldrh	r2, [r2, #0]
 800a300:	801a      	strh	r2, [r3, #0]
      b--;
 800a302:	187b      	adds	r3, r7, r1
 800a304:	881a      	ldrh	r2, [r3, #0]
 800a306:	187b      	adds	r3, r7, r1
 800a308:	3a01      	subs	r2, #1
 800a30a:	801a      	strh	r2, [r3, #0]
 800a30c:	e004      	b.n	800a318 <u8g2_clip_intersection2+0x70>
    }
    else
    {
      a = c;
 800a30e:	2316      	movs	r3, #22
 800a310:	18fb      	adds	r3, r7, r3
 800a312:	1dba      	adds	r2, r7, #6
 800a314:	8812      	ldrh	r2, [r2, #0]
 800a316:	801a      	strh	r2, [r3, #0]
    }
  }
  
  /* from now on, the asumption a <= b is ok */
  
  if ( a >= d )
 800a318:	2316      	movs	r3, #22
 800a31a:	18fa      	adds	r2, r7, r3
 800a31c:	1d3b      	adds	r3, r7, #4
 800a31e:	8812      	ldrh	r2, [r2, #0]
 800a320:	881b      	ldrh	r3, [r3, #0]
 800a322:	429a      	cmp	r2, r3
 800a324:	d301      	bcc.n	800a32a <u8g2_clip_intersection2+0x82>
    return 0;
 800a326:	2300      	movs	r3, #0
 800a328:	e030      	b.n	800a38c <u8g2_clip_intersection2+0xe4>
  if ( b <= c )
 800a32a:	2314      	movs	r3, #20
 800a32c:	18fa      	adds	r2, r7, r3
 800a32e:	1dbb      	adds	r3, r7, #6
 800a330:	8812      	ldrh	r2, [r2, #0]
 800a332:	881b      	ldrh	r3, [r3, #0]
 800a334:	429a      	cmp	r2, r3
 800a336:	d801      	bhi.n	800a33c <u8g2_clip_intersection2+0x94>
    return 0;
 800a338:	2300      	movs	r3, #0
 800a33a:	e027      	b.n	800a38c <u8g2_clip_intersection2+0xe4>
  if ( a < c )		
 800a33c:	2116      	movs	r1, #22
 800a33e:	187a      	adds	r2, r7, r1
 800a340:	1dbb      	adds	r3, r7, #6
 800a342:	8812      	ldrh	r2, [r2, #0]
 800a344:	881b      	ldrh	r3, [r3, #0]
 800a346:	429a      	cmp	r2, r3
 800a348:	d203      	bcs.n	800a352 <u8g2_clip_intersection2+0xaa>
    a = c;
 800a34a:	187b      	adds	r3, r7, r1
 800a34c:	1dba      	adds	r2, r7, #6
 800a34e:	8812      	ldrh	r2, [r2, #0]
 800a350:	801a      	strh	r2, [r3, #0]
  if ( b > d )
 800a352:	2114      	movs	r1, #20
 800a354:	187a      	adds	r2, r7, r1
 800a356:	1d3b      	adds	r3, r7, #4
 800a358:	8812      	ldrh	r2, [r2, #0]
 800a35a:	881b      	ldrh	r3, [r3, #0]
 800a35c:	429a      	cmp	r2, r3
 800a35e:	d903      	bls.n	800a368 <u8g2_clip_intersection2+0xc0>
    b = d;
 800a360:	187b      	adds	r3, r7, r1
 800a362:	1d3a      	adds	r2, r7, #4
 800a364:	8812      	ldrh	r2, [r2, #0]
 800a366:	801a      	strh	r2, [r3, #0]
  
  *ap = a;
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	2416      	movs	r4, #22
 800a36c:	193a      	adds	r2, r7, r4
 800a36e:	8812      	ldrh	r2, [r2, #0]
 800a370:	801a      	strh	r2, [r3, #0]
  b -= a;
 800a372:	2014      	movs	r0, #20
 800a374:	183b      	adds	r3, r7, r0
 800a376:	1839      	adds	r1, r7, r0
 800a378:	193a      	adds	r2, r7, r4
 800a37a:	8809      	ldrh	r1, [r1, #0]
 800a37c:	8812      	ldrh	r2, [r2, #0]
 800a37e:	1a8a      	subs	r2, r1, r2
 800a380:	801a      	strh	r2, [r3, #0]
  *len = b;
 800a382:	68bb      	ldr	r3, [r7, #8]
 800a384:	183a      	adds	r2, r7, r0
 800a386:	8812      	ldrh	r2, [r2, #0]
 800a388:	801a      	strh	r2, [r3, #0]
  return 1;
 800a38a:	2301      	movs	r3, #1
}
 800a38c:	0018      	movs	r0, r3
 800a38e:	46bd      	mov	sp, r7
 800a390:	b007      	add	sp, #28
 800a392:	bd90      	pop	{r4, r7, pc}

0800a394 <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 800a394:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a396:	b087      	sub	sp, #28
 800a398:	af02      	add	r7, sp, #8
 800a39a:	60f8      	str	r0, [r7, #12]
 800a39c:	000c      	movs	r4, r1
 800a39e:	0010      	movs	r0, r2
 800a3a0:	0019      	movs	r1, r3
 800a3a2:	260a      	movs	r6, #10
 800a3a4:	19bb      	adds	r3, r7, r6
 800a3a6:	1c22      	adds	r2, r4, #0
 800a3a8:	801a      	strh	r2, [r3, #0]
 800a3aa:	2408      	movs	r4, #8
 800a3ac:	193b      	adds	r3, r7, r4
 800a3ae:	1c02      	adds	r2, r0, #0
 800a3b0:	801a      	strh	r2, [r3, #0]
 800a3b2:	1dbb      	adds	r3, r7, #6
 800a3b4:	1c0a      	adds	r2, r1, #0
 800a3b6:	801a      	strh	r2, [r3, #0]

  /* clipping happens before the display rotation */

  /* transform to pixel buffer coordinates */
  y -= u8g2->pixel_curr_row;
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	8fda      	ldrh	r2, [r3, #62]	; 0x3e
 800a3bc:	0020      	movs	r0, r4
 800a3be:	183b      	adds	r3, r7, r0
 800a3c0:	1839      	adds	r1, r7, r0
 800a3c2:	8809      	ldrh	r1, [r1, #0]
 800a3c4:	1a8a      	subs	r2, r1, r2
 800a3c6:	801a      	strh	r2, [r3, #0]
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 800a3cc:	1dbb      	adds	r3, r7, #6
 800a3ce:	881d      	ldrh	r5, [r3, #0]
 800a3d0:	183b      	adds	r3, r7, r0
 800a3d2:	881a      	ldrh	r2, [r3, #0]
 800a3d4:	19bb      	adds	r3, r7, r6
 800a3d6:	8819      	ldrh	r1, [r3, #0]
 800a3d8:	68f8      	ldr	r0, [r7, #12]
 800a3da:	2320      	movs	r3, #32
 800a3dc:	2608      	movs	r6, #8
 800a3de:	199b      	adds	r3, r3, r6
 800a3e0:	19db      	adds	r3, r3, r7
 800a3e2:	781b      	ldrb	r3, [r3, #0]
 800a3e4:	9300      	str	r3, [sp, #0]
 800a3e6:	002b      	movs	r3, r5
 800a3e8:	47a0      	blx	r4
}
 800a3ea:	46c0      	nop			; (mov r8, r8)
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	b005      	add	sp, #20
 800a3f0:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a3f2 <u8g2_DrawHVLine>:
  This function should be called by the user.
  
  "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
*/
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 800a3f2:	b5b0      	push	{r4, r5, r7, lr}
 800a3f4:	b086      	sub	sp, #24
 800a3f6:	af02      	add	r7, sp, #8
 800a3f8:	60f8      	str	r0, [r7, #12]
 800a3fa:	000c      	movs	r4, r1
 800a3fc:	0010      	movs	r0, r2
 800a3fe:	0019      	movs	r1, r3
 800a400:	250a      	movs	r5, #10
 800a402:	197b      	adds	r3, r7, r5
 800a404:	1c22      	adds	r2, r4, #0
 800a406:	801a      	strh	r2, [r3, #0]
 800a408:	2308      	movs	r3, #8
 800a40a:	18fb      	adds	r3, r7, r3
 800a40c:	1c02      	adds	r2, r0, #0
 800a40e:	801a      	strh	r2, [r3, #0]
 800a410:	1dbb      	adds	r3, r7, #6
 800a412:	1c0a      	adds	r2, r1, #0
 800a414:	801a      	strh	r2, [r3, #0]
  /* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
  /* The callback may rotate the hv line */
  /* after rotation this will call u8g2_draw_hv_line_4dir() */
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  if ( u8g2->is_page_clip_window_intersection != 0 )
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	228c      	movs	r2, #140	; 0x8c
 800a41a:	5c9b      	ldrb	r3, [r3, r2]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d100      	bne.n	800a422 <u8g2_DrawHVLine+0x30>
 800a420:	e090      	b.n	800a544 <u8g2_DrawHVLine+0x152>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
    if ( len != 0 )
 800a422:	1dbb      	adds	r3, r7, #6
 800a424:	881b      	ldrh	r3, [r3, #0]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d100      	bne.n	800a42c <u8g2_DrawHVLine+0x3a>
 800a42a:	e08b      	b.n	800a544 <u8g2_DrawHVLine+0x152>
    {
    
      /* convert to two directions */    
      if ( len > 1 )
 800a42c:	1dbb      	adds	r3, r7, #6
 800a42e:	881b      	ldrh	r3, [r3, #0]
 800a430:	2b01      	cmp	r3, #1
 800a432:	d927      	bls.n	800a484 <u8g2_DrawHVLine+0x92>
      {
	if ( dir == 2 )
 800a434:	2320      	movs	r3, #32
 800a436:	18fb      	adds	r3, r7, r3
 800a438:	781b      	ldrb	r3, [r3, #0]
 800a43a:	2b02      	cmp	r3, #2
 800a43c:	d10e      	bne.n	800a45c <u8g2_DrawHVLine+0x6a>
	{
	  x -= len;
 800a43e:	197b      	adds	r3, r7, r5
 800a440:	881a      	ldrh	r2, [r3, #0]
 800a442:	1dbb      	adds	r3, r7, #6
 800a444:	881b      	ldrh	r3, [r3, #0]
 800a446:	1ad3      	subs	r3, r2, r3
 800a448:	b29a      	uxth	r2, r3
 800a44a:	197b      	adds	r3, r7, r5
 800a44c:	801a      	strh	r2, [r3, #0]
	  x++;
 800a44e:	197b      	adds	r3, r7, r5
 800a450:	881b      	ldrh	r3, [r3, #0]
 800a452:	3301      	adds	r3, #1
 800a454:	b29a      	uxth	r2, r3
 800a456:	197b      	adds	r3, r7, r5
 800a458:	801a      	strh	r2, [r3, #0]
 800a45a:	e013      	b.n	800a484 <u8g2_DrawHVLine+0x92>
	}
	else if ( dir == 3 )
 800a45c:	2320      	movs	r3, #32
 800a45e:	18fb      	adds	r3, r7, r3
 800a460:	781b      	ldrb	r3, [r3, #0]
 800a462:	2b03      	cmp	r3, #3
 800a464:	d10e      	bne.n	800a484 <u8g2_DrawHVLine+0x92>
	{
	  y -= len;
 800a466:	2108      	movs	r1, #8
 800a468:	187b      	adds	r3, r7, r1
 800a46a:	881a      	ldrh	r2, [r3, #0]
 800a46c:	1dbb      	adds	r3, r7, #6
 800a46e:	881b      	ldrh	r3, [r3, #0]
 800a470:	1ad3      	subs	r3, r2, r3
 800a472:	b29a      	uxth	r2, r3
 800a474:	187b      	adds	r3, r7, r1
 800a476:	801a      	strh	r2, [r3, #0]
	  y++;
 800a478:	187b      	adds	r3, r7, r1
 800a47a:	881b      	ldrh	r3, [r3, #0]
 800a47c:	3301      	adds	r3, #1
 800a47e:	b29a      	uxth	r2, r3
 800a480:	187b      	adds	r3, r7, r1
 800a482:	801a      	strh	r2, [r3, #0]
	}
      }
      dir &= 1;  
 800a484:	2020      	movs	r0, #32
 800a486:	183b      	adds	r3, r7, r0
 800a488:	183a      	adds	r2, r7, r0
 800a48a:	7812      	ldrb	r2, [r2, #0]
 800a48c:	2101      	movs	r1, #1
 800a48e:	400a      	ands	r2, r1
 800a490:	701a      	strb	r2, [r3, #0]
      
      /* clip against the user window */
      if ( dir == 0 )
 800a492:	183b      	adds	r3, r7, r0
 800a494:	781b      	ldrb	r3, [r3, #0]
 800a496:	2b00      	cmp	r3, #0
 800a498:	d11c      	bne.n	800a4d4 <u8g2_DrawHVLine+0xe2>
      {
	if ( y < u8g2->user_y0 )
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	224c      	movs	r2, #76	; 0x4c
 800a49e:	5a9a      	ldrh	r2, [r3, r2]
 800a4a0:	2108      	movs	r1, #8
 800a4a2:	187b      	adds	r3, r7, r1
 800a4a4:	881b      	ldrh	r3, [r3, #0]
 800a4a6:	429a      	cmp	r2, r3
 800a4a8:	d843      	bhi.n	800a532 <u8g2_DrawHVLine+0x140>
	  return;
	if ( y >= u8g2->user_y1 )
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	224e      	movs	r2, #78	; 0x4e
 800a4ae:	5a9a      	ldrh	r2, [r3, r2]
 800a4b0:	187b      	adds	r3, r7, r1
 800a4b2:	881b      	ldrh	r3, [r3, #0]
 800a4b4:	429a      	cmp	r2, r3
 800a4b6:	d93e      	bls.n	800a536 <u8g2_DrawHVLine+0x144>
	  return;
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	2248      	movs	r2, #72	; 0x48
 800a4bc:	5a9a      	ldrh	r2, [r3, r2]
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	214a      	movs	r1, #74	; 0x4a
 800a4c2:	5a5b      	ldrh	r3, [r3, r1]
 800a4c4:	1db9      	adds	r1, r7, #6
 800a4c6:	200a      	movs	r0, #10
 800a4c8:	1838      	adds	r0, r7, r0
 800a4ca:	f7ff feed 	bl	800a2a8 <u8g2_clip_intersection2>
 800a4ce:	1e03      	subs	r3, r0, #0
 800a4d0:	d11c      	bne.n	800a50c <u8g2_DrawHVLine+0x11a>
	  return;
 800a4d2:	e037      	b.n	800a544 <u8g2_DrawHVLine+0x152>
      }
      else
      {
	if ( x < u8g2->user_x0 )
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	2248      	movs	r2, #72	; 0x48
 800a4d8:	5a9a      	ldrh	r2, [r3, r2]
 800a4da:	210a      	movs	r1, #10
 800a4dc:	187b      	adds	r3, r7, r1
 800a4de:	881b      	ldrh	r3, [r3, #0]
 800a4e0:	429a      	cmp	r2, r3
 800a4e2:	d82a      	bhi.n	800a53a <u8g2_DrawHVLine+0x148>
	  return;
	if ( x >= u8g2->user_x1 )
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	224a      	movs	r2, #74	; 0x4a
 800a4e8:	5a9a      	ldrh	r2, [r3, r2]
 800a4ea:	187b      	adds	r3, r7, r1
 800a4ec:	881b      	ldrh	r3, [r3, #0]
 800a4ee:	429a      	cmp	r2, r3
 800a4f0:	d925      	bls.n	800a53e <u8g2_DrawHVLine+0x14c>
	  return;
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	224c      	movs	r2, #76	; 0x4c
 800a4f6:	5a9a      	ldrh	r2, [r3, r2]
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	214e      	movs	r1, #78	; 0x4e
 800a4fc:	5a5b      	ldrh	r3, [r3, r1]
 800a4fe:	1db9      	adds	r1, r7, #6
 800a500:	2008      	movs	r0, #8
 800a502:	1838      	adds	r0, r7, r0
 800a504:	f7ff fed0 	bl	800a2a8 <u8g2_clip_intersection2>
 800a508:	1e03      	subs	r3, r0, #0
 800a50a:	d01a      	beq.n	800a542 <u8g2_DrawHVLine+0x150>
	  return;
      }
      
      
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a510:	689c      	ldr	r4, [r3, #8]
 800a512:	230a      	movs	r3, #10
 800a514:	18fb      	adds	r3, r7, r3
 800a516:	8819      	ldrh	r1, [r3, #0]
 800a518:	2308      	movs	r3, #8
 800a51a:	18fb      	adds	r3, r7, r3
 800a51c:	881a      	ldrh	r2, [r3, #0]
 800a51e:	1dbb      	adds	r3, r7, #6
 800a520:	881d      	ldrh	r5, [r3, #0]
 800a522:	68f8      	ldr	r0, [r7, #12]
 800a524:	2320      	movs	r3, #32
 800a526:	18fb      	adds	r3, r7, r3
 800a528:	781b      	ldrb	r3, [r3, #0]
 800a52a:	9300      	str	r3, [sp, #0]
 800a52c:	002b      	movs	r3, r5
 800a52e:	47a0      	blx	r4
 800a530:	e008      	b.n	800a544 <u8g2_DrawHVLine+0x152>
	  return;
 800a532:	46c0      	nop			; (mov r8, r8)
 800a534:	e006      	b.n	800a544 <u8g2_DrawHVLine+0x152>
	  return;
 800a536:	46c0      	nop			; (mov r8, r8)
 800a538:	e004      	b.n	800a544 <u8g2_DrawHVLine+0x152>
	  return;
 800a53a:	46c0      	nop			; (mov r8, r8)
 800a53c:	e002      	b.n	800a544 <u8g2_DrawHVLine+0x152>
	  return;
 800a53e:	46c0      	nop			; (mov r8, r8)
 800a540:	e000      	b.n	800a544 <u8g2_DrawHVLine+0x152>
	  return;
 800a542:	46c0      	nop			; (mov r8, r8)
    }
}
 800a544:	46bd      	mov	sp, r7
 800a546:	b004      	add	sp, #16
 800a548:	bdb0      	pop	{r4, r5, r7, pc}

0800a54a <u8g2_DrawPixel>:
// #endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, len, 1);
}

void u8g2_DrawPixel(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y)
{
 800a54a:	b580      	push	{r7, lr}
 800a54c:	b084      	sub	sp, #16
 800a54e:	af02      	add	r7, sp, #8
 800a550:	6078      	str	r0, [r7, #4]
 800a552:	0008      	movs	r0, r1
 800a554:	0011      	movs	r1, r2
 800a556:	1cbb      	adds	r3, r7, #2
 800a558:	1c02      	adds	r2, r0, #0
 800a55a:	801a      	strh	r2, [r3, #0]
 800a55c:	003b      	movs	r3, r7
 800a55e:	1c0a      	adds	r2, r1, #0
 800a560:	801a      	strh	r2, [r3, #0]
#ifdef U8G2_WITH_INTERSECTION
  if ( y < u8g2->user_y0 )
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	224c      	movs	r2, #76	; 0x4c
 800a566:	5a9b      	ldrh	r3, [r3, r2]
 800a568:	003a      	movs	r2, r7
 800a56a:	8812      	ldrh	r2, [r2, #0]
 800a56c:	429a      	cmp	r2, r3
 800a56e:	d31f      	bcc.n	800a5b0 <u8g2_DrawPixel+0x66>
    return;
  if ( y >= u8g2->user_y1 )
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	224e      	movs	r2, #78	; 0x4e
 800a574:	5a9b      	ldrh	r3, [r3, r2]
 800a576:	003a      	movs	r2, r7
 800a578:	8812      	ldrh	r2, [r2, #0]
 800a57a:	429a      	cmp	r2, r3
 800a57c:	d21a      	bcs.n	800a5b4 <u8g2_DrawPixel+0x6a>
    return;
  if ( x < u8g2->user_x0 )
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	2248      	movs	r2, #72	; 0x48
 800a582:	5a9b      	ldrh	r3, [r3, r2]
 800a584:	1cba      	adds	r2, r7, #2
 800a586:	8812      	ldrh	r2, [r2, #0]
 800a588:	429a      	cmp	r2, r3
 800a58a:	d315      	bcc.n	800a5b8 <u8g2_DrawPixel+0x6e>
    return;
  if ( x >= u8g2->user_x1 )
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	224a      	movs	r2, #74	; 0x4a
 800a590:	5a9b      	ldrh	r3, [r3, r2]
 800a592:	1cba      	adds	r2, r7, #2
 800a594:	8812      	ldrh	r2, [r2, #0]
 800a596:	429a      	cmp	r2, r3
 800a598:	d210      	bcs.n	800a5bc <u8g2_DrawPixel+0x72>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 800a59a:	003b      	movs	r3, r7
 800a59c:	881a      	ldrh	r2, [r3, #0]
 800a59e:	1cbb      	adds	r3, r7, #2
 800a5a0:	8819      	ldrh	r1, [r3, #0]
 800a5a2:	6878      	ldr	r0, [r7, #4]
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	9300      	str	r3, [sp, #0]
 800a5a8:	2301      	movs	r3, #1
 800a5aa:	f7ff ff22 	bl	800a3f2 <u8g2_DrawHVLine>
 800a5ae:	e006      	b.n	800a5be <u8g2_DrawPixel+0x74>
    return;
 800a5b0:	46c0      	nop			; (mov r8, r8)
 800a5b2:	e004      	b.n	800a5be <u8g2_DrawPixel+0x74>
    return;
 800a5b4:	46c0      	nop			; (mov r8, r8)
 800a5b6:	e002      	b.n	800a5be <u8g2_DrawPixel+0x74>
    return;
 800a5b8:	46c0      	nop			; (mov r8, r8)
 800a5ba:	e000      	b.n	800a5be <u8g2_DrawPixel+0x74>
    return;
 800a5bc:	46c0      	nop			; (mov r8, r8)
}
 800a5be:	46bd      	mov	sp, r7
 800a5c0:	b002      	add	sp, #8
 800a5c2:	bd80      	pop	{r7, pc}

0800a5c4 <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 800a5c4:	b5b0      	push	{r4, r5, r7, lr}
 800a5c6:	b082      	sub	sp, #8
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	0005      	movs	r5, r0
 800a5cc:	000c      	movs	r4, r1
 800a5ce:	0010      	movs	r0, r2
 800a5d0:	0019      	movs	r1, r3
 800a5d2:	1dbb      	adds	r3, r7, #6
 800a5d4:	1c2a      	adds	r2, r5, #0
 800a5d6:	801a      	strh	r2, [r3, #0]
 800a5d8:	1d3b      	adds	r3, r7, #4
 800a5da:	1c22      	adds	r2, r4, #0
 800a5dc:	801a      	strh	r2, [r3, #0]
 800a5de:	1cbb      	adds	r3, r7, #2
 800a5e0:	1c02      	adds	r2, r0, #0
 800a5e2:	801a      	strh	r2, [r3, #0]
 800a5e4:	003b      	movs	r3, r7
 800a5e6:	1c0a      	adds	r2, r1, #0
 800a5e8:	801a      	strh	r2, [r3, #0]
  if ( v0 < a1 )		// v0 <= a1
 800a5ea:	1cba      	adds	r2, r7, #2
 800a5ec:	1d3b      	adds	r3, r7, #4
 800a5ee:	8812      	ldrh	r2, [r2, #0]
 800a5f0:	881b      	ldrh	r3, [r3, #0]
 800a5f2:	429a      	cmp	r2, r3
 800a5f4:	d211      	bcs.n	800a61a <u8g2_is_intersection_decision_tree+0x56>
  {
    if ( v1 > a0 )	// v1 >= a0
 800a5f6:	003a      	movs	r2, r7
 800a5f8:	1dbb      	adds	r3, r7, #6
 800a5fa:	8812      	ldrh	r2, [r2, #0]
 800a5fc:	881b      	ldrh	r3, [r3, #0]
 800a5fe:	429a      	cmp	r2, r3
 800a600:	d901      	bls.n	800a606 <u8g2_is_intersection_decision_tree+0x42>
    {
      return 1;
 800a602:	2301      	movs	r3, #1
 800a604:	e01a      	b.n	800a63c <u8g2_is_intersection_decision_tree+0x78>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 800a606:	1cba      	adds	r2, r7, #2
 800a608:	003b      	movs	r3, r7
 800a60a:	8812      	ldrh	r2, [r2, #0]
 800a60c:	881b      	ldrh	r3, [r3, #0]
 800a60e:	429a      	cmp	r2, r3
 800a610:	d901      	bls.n	800a616 <u8g2_is_intersection_decision_tree+0x52>
      {
	return 1;
 800a612:	2301      	movs	r3, #1
 800a614:	e012      	b.n	800a63c <u8g2_is_intersection_decision_tree+0x78>
      }
      else
      {
	return 0;
 800a616:	2300      	movs	r3, #0
 800a618:	e010      	b.n	800a63c <u8g2_is_intersection_decision_tree+0x78>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 800a61a:	003a      	movs	r2, r7
 800a61c:	1dbb      	adds	r3, r7, #6
 800a61e:	8812      	ldrh	r2, [r2, #0]
 800a620:	881b      	ldrh	r3, [r3, #0]
 800a622:	429a      	cmp	r2, r3
 800a624:	d909      	bls.n	800a63a <u8g2_is_intersection_decision_tree+0x76>
    {
      if ( v0 > v1 )	// v0 > v1
 800a626:	1cba      	adds	r2, r7, #2
 800a628:	003b      	movs	r3, r7
 800a62a:	8812      	ldrh	r2, [r2, #0]
 800a62c:	881b      	ldrh	r3, [r3, #0]
 800a62e:	429a      	cmp	r2, r3
 800a630:	d901      	bls.n	800a636 <u8g2_is_intersection_decision_tree+0x72>
      {
	return 1;
 800a632:	2301      	movs	r3, #1
 800a634:	e002      	b.n	800a63c <u8g2_is_intersection_decision_tree+0x78>
      }
      else
      {
	return 0;
 800a636:	2300      	movs	r3, #0
 800a638:	e000      	b.n	800a63c <u8g2_is_intersection_decision_tree+0x78>
      }
    }
    else
    {
      return 0;
 800a63a:	2300      	movs	r3, #0
    }
  }
}
 800a63c:	0018      	movs	r0, r3
 800a63e:	46bd      	mov	sp, r7
 800a640:	b002      	add	sp, #8
 800a642:	bdb0      	pop	{r4, r5, r7, pc}

0800a644 <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 800a644:	b5b0      	push	{r4, r5, r7, lr}
 800a646:	b084      	sub	sp, #16
 800a648:	af00      	add	r7, sp, #0
 800a64a:	60f8      	str	r0, [r7, #12]
 800a64c:	000c      	movs	r4, r1
 800a64e:	0010      	movs	r0, r2
 800a650:	0019      	movs	r1, r3
 800a652:	230a      	movs	r3, #10
 800a654:	18fb      	adds	r3, r7, r3
 800a656:	1c22      	adds	r2, r4, #0
 800a658:	801a      	strh	r2, [r3, #0]
 800a65a:	2508      	movs	r5, #8
 800a65c:	197b      	adds	r3, r7, r5
 800a65e:	1c02      	adds	r2, r0, #0
 800a660:	801a      	strh	r2, [r3, #0]
 800a662:	1dbb      	adds	r3, r7, #6
 800a664:	1c0a      	adds	r2, r1, #0
 800a666:	801a      	strh	r2, [r3, #0]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	224c      	movs	r2, #76	; 0x4c
 800a66c:	5a98      	ldrh	r0, [r3, r2]
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	224e      	movs	r2, #78	; 0x4e
 800a672:	5a99      	ldrh	r1, [r3, r2]
 800a674:	2320      	movs	r3, #32
 800a676:	18fb      	adds	r3, r7, r3
 800a678:	881c      	ldrh	r4, [r3, #0]
 800a67a:	197b      	adds	r3, r7, r5
 800a67c:	881a      	ldrh	r2, [r3, #0]
 800a67e:	0023      	movs	r3, r4
 800a680:	f7ff ffa0 	bl	800a5c4 <u8g2_is_intersection_decision_tree>
 800a684:	1e03      	subs	r3, r0, #0
 800a686:	d101      	bne.n	800a68c <u8g2_IsIntersection+0x48>
    return 0; 
 800a688:	2300      	movs	r3, #0
 800a68a:	e00e      	b.n	800a6aa <u8g2_IsIntersection+0x66>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	2248      	movs	r2, #72	; 0x48
 800a690:	5a98      	ldrh	r0, [r3, r2]
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	224a      	movs	r2, #74	; 0x4a
 800a696:	5a99      	ldrh	r1, [r3, r2]
 800a698:	1dbb      	adds	r3, r7, #6
 800a69a:	881c      	ldrh	r4, [r3, #0]
 800a69c:	230a      	movs	r3, #10
 800a69e:	18fb      	adds	r3, r7, r3
 800a6a0:	881a      	ldrh	r2, [r3, #0]
 800a6a2:	0023      	movs	r3, r4
 800a6a4:	f7ff ff8e 	bl	800a5c4 <u8g2_is_intersection_decision_tree>
 800a6a8:	0003      	movs	r3, r0
}
 800a6aa:	0018      	movs	r0, r3
 800a6ac:	46bd      	mov	sp, r7
 800a6ae:	b004      	add	sp, #16
 800a6b0:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800a6b4 <u8g2_DrawLine>:

#include "u8g2.h"


void u8g2_DrawLine(u8g2_t *u8g2, u8g2_uint_t x1, u8g2_uint_t y1, u8g2_uint_t x2, u8g2_uint_t y2)
{
 800a6b4:	b5b0      	push	{r4, r5, r7, lr}
 800a6b6:	b088      	sub	sp, #32
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	60f8      	str	r0, [r7, #12]
 800a6bc:	000c      	movs	r4, r1
 800a6be:	0010      	movs	r0, r2
 800a6c0:	0019      	movs	r1, r3
 800a6c2:	250a      	movs	r5, #10
 800a6c4:	197b      	adds	r3, r7, r5
 800a6c6:	1c22      	adds	r2, r4, #0
 800a6c8:	801a      	strh	r2, [r3, #0]
 800a6ca:	2308      	movs	r3, #8
 800a6cc:	18fb      	adds	r3, r7, r3
 800a6ce:	1c02      	adds	r2, r0, #0
 800a6d0:	801a      	strh	r2, [r3, #0]
 800a6d2:	1dbb      	adds	r3, r7, #6
 800a6d4:	1c0a      	adds	r2, r1, #0
 800a6d6:	801a      	strh	r2, [r3, #0]
  u8g2_uint_t x,y;
  u8g2_uint_t dx, dy;
  u8g2_int_t err;
  u8g2_int_t ystep;

  uint8_t swapxy = 0;
 800a6d8:	2313      	movs	r3, #19
 800a6da:	18fb      	adds	r3, r7, r3
 800a6dc:	2200      	movs	r2, #0
 800a6de:	701a      	strb	r2, [r3, #0]
  
  /* no intersection check at the moment, should be added... */

  if ( x1 > x2 ) dx = x1-x2; else dx = x2-x1;
 800a6e0:	197a      	adds	r2, r7, r5
 800a6e2:	1dbb      	adds	r3, r7, #6
 800a6e4:	8812      	ldrh	r2, [r2, #0]
 800a6e6:	881b      	ldrh	r3, [r3, #0]
 800a6e8:	429a      	cmp	r2, r3
 800a6ea:	d908      	bls.n	800a6fe <u8g2_DrawLine+0x4a>
 800a6ec:	231a      	movs	r3, #26
 800a6ee:	18fb      	adds	r3, r7, r3
 800a6f0:	1979      	adds	r1, r7, r5
 800a6f2:	1dba      	adds	r2, r7, #6
 800a6f4:	8809      	ldrh	r1, [r1, #0]
 800a6f6:	8812      	ldrh	r2, [r2, #0]
 800a6f8:	1a8a      	subs	r2, r1, r2
 800a6fa:	801a      	strh	r2, [r3, #0]
 800a6fc:	e008      	b.n	800a710 <u8g2_DrawLine+0x5c>
 800a6fe:	231a      	movs	r3, #26
 800a700:	18fb      	adds	r3, r7, r3
 800a702:	1db9      	adds	r1, r7, #6
 800a704:	220a      	movs	r2, #10
 800a706:	18ba      	adds	r2, r7, r2
 800a708:	8809      	ldrh	r1, [r1, #0]
 800a70a:	8812      	ldrh	r2, [r2, #0]
 800a70c:	1a8a      	subs	r2, r1, r2
 800a70e:	801a      	strh	r2, [r3, #0]
  if ( y1 > y2 ) dy = y1-y2; else dy = y2-y1;
 800a710:	2108      	movs	r1, #8
 800a712:	187a      	adds	r2, r7, r1
 800a714:	2030      	movs	r0, #48	; 0x30
 800a716:	183b      	adds	r3, r7, r0
 800a718:	8812      	ldrh	r2, [r2, #0]
 800a71a:	881b      	ldrh	r3, [r3, #0]
 800a71c:	429a      	cmp	r2, r3
 800a71e:	d908      	bls.n	800a732 <u8g2_DrawLine+0x7e>
 800a720:	2318      	movs	r3, #24
 800a722:	18fa      	adds	r2, r7, r3
 800a724:	1879      	adds	r1, r7, r1
 800a726:	183b      	adds	r3, r7, r0
 800a728:	8809      	ldrh	r1, [r1, #0]
 800a72a:	881b      	ldrh	r3, [r3, #0]
 800a72c:	1acb      	subs	r3, r1, r3
 800a72e:	8013      	strh	r3, [r2, #0]
 800a730:	e009      	b.n	800a746 <u8g2_DrawLine+0x92>
 800a732:	2318      	movs	r3, #24
 800a734:	18fa      	adds	r2, r7, r3
 800a736:	2330      	movs	r3, #48	; 0x30
 800a738:	18fb      	adds	r3, r7, r3
 800a73a:	2108      	movs	r1, #8
 800a73c:	1878      	adds	r0, r7, r1
 800a73e:	8819      	ldrh	r1, [r3, #0]
 800a740:	8803      	ldrh	r3, [r0, #0]
 800a742:	1acb      	subs	r3, r1, r3
 800a744:	8013      	strh	r3, [r2, #0]

  if ( dy > dx ) 
 800a746:	2018      	movs	r0, #24
 800a748:	183a      	adds	r2, r7, r0
 800a74a:	241a      	movs	r4, #26
 800a74c:	193b      	adds	r3, r7, r4
 800a74e:	8812      	ldrh	r2, [r2, #0]
 800a750:	881b      	ldrh	r3, [r3, #0]
 800a752:	429a      	cmp	r2, r3
 800a754:	d92b      	bls.n	800a7ae <u8g2_DrawLine+0xfa>
  {
    swapxy = 1;
 800a756:	2313      	movs	r3, #19
 800a758:	18fb      	adds	r3, r7, r3
 800a75a:	2201      	movs	r2, #1
 800a75c:	701a      	strb	r2, [r3, #0]
    tmp = dx; dx =dy; dy = tmp;
 800a75e:	2110      	movs	r1, #16
 800a760:	187b      	adds	r3, r7, r1
 800a762:	193a      	adds	r2, r7, r4
 800a764:	8812      	ldrh	r2, [r2, #0]
 800a766:	801a      	strh	r2, [r3, #0]
 800a768:	193b      	adds	r3, r7, r4
 800a76a:	183a      	adds	r2, r7, r0
 800a76c:	8812      	ldrh	r2, [r2, #0]
 800a76e:	801a      	strh	r2, [r3, #0]
 800a770:	183b      	adds	r3, r7, r0
 800a772:	187a      	adds	r2, r7, r1
 800a774:	8812      	ldrh	r2, [r2, #0]
 800a776:	801a      	strh	r2, [r3, #0]
    tmp = x1; x1 =y1; y1 = tmp;
 800a778:	187b      	adds	r3, r7, r1
 800a77a:	200a      	movs	r0, #10
 800a77c:	183a      	adds	r2, r7, r0
 800a77e:	8812      	ldrh	r2, [r2, #0]
 800a780:	801a      	strh	r2, [r3, #0]
 800a782:	183b      	adds	r3, r7, r0
 800a784:	2008      	movs	r0, #8
 800a786:	183a      	adds	r2, r7, r0
 800a788:	8812      	ldrh	r2, [r2, #0]
 800a78a:	801a      	strh	r2, [r3, #0]
 800a78c:	183b      	adds	r3, r7, r0
 800a78e:	187a      	adds	r2, r7, r1
 800a790:	8812      	ldrh	r2, [r2, #0]
 800a792:	801a      	strh	r2, [r3, #0]
    tmp = x2; x2 =y2; y2 = tmp;
 800a794:	187b      	adds	r3, r7, r1
 800a796:	1dba      	adds	r2, r7, #6
 800a798:	8812      	ldrh	r2, [r2, #0]
 800a79a:	801a      	strh	r2, [r3, #0]
 800a79c:	1dba      	adds	r2, r7, #6
 800a79e:	2030      	movs	r0, #48	; 0x30
 800a7a0:	183b      	adds	r3, r7, r0
 800a7a2:	881b      	ldrh	r3, [r3, #0]
 800a7a4:	8013      	strh	r3, [r2, #0]
 800a7a6:	183b      	adds	r3, r7, r0
 800a7a8:	187a      	adds	r2, r7, r1
 800a7aa:	8812      	ldrh	r2, [r2, #0]
 800a7ac:	801a      	strh	r2, [r3, #0]
  }
  if ( x1 > x2 ) 
 800a7ae:	200a      	movs	r0, #10
 800a7b0:	183a      	adds	r2, r7, r0
 800a7b2:	1dbb      	adds	r3, r7, #6
 800a7b4:	8812      	ldrh	r2, [r2, #0]
 800a7b6:	881b      	ldrh	r3, [r3, #0]
 800a7b8:	429a      	cmp	r2, r3
 800a7ba:	d91a      	bls.n	800a7f2 <u8g2_DrawLine+0x13e>
  {
    tmp = x1; x1 =x2; x2 = tmp;
 800a7bc:	2110      	movs	r1, #16
 800a7be:	187b      	adds	r3, r7, r1
 800a7c0:	183a      	adds	r2, r7, r0
 800a7c2:	8812      	ldrh	r2, [r2, #0]
 800a7c4:	801a      	strh	r2, [r3, #0]
 800a7c6:	183b      	adds	r3, r7, r0
 800a7c8:	1dba      	adds	r2, r7, #6
 800a7ca:	8812      	ldrh	r2, [r2, #0]
 800a7cc:	801a      	strh	r2, [r3, #0]
 800a7ce:	1dbb      	adds	r3, r7, #6
 800a7d0:	187a      	adds	r2, r7, r1
 800a7d2:	8812      	ldrh	r2, [r2, #0]
 800a7d4:	801a      	strh	r2, [r3, #0]
    tmp = y1; y1 =y2; y2 = tmp;
 800a7d6:	187b      	adds	r3, r7, r1
 800a7d8:	2008      	movs	r0, #8
 800a7da:	183a      	adds	r2, r7, r0
 800a7dc:	8812      	ldrh	r2, [r2, #0]
 800a7de:	801a      	strh	r2, [r3, #0]
 800a7e0:	183a      	adds	r2, r7, r0
 800a7e2:	2030      	movs	r0, #48	; 0x30
 800a7e4:	183b      	adds	r3, r7, r0
 800a7e6:	881b      	ldrh	r3, [r3, #0]
 800a7e8:	8013      	strh	r3, [r2, #0]
 800a7ea:	183b      	adds	r3, r7, r0
 800a7ec:	187a      	adds	r2, r7, r1
 800a7ee:	8812      	ldrh	r2, [r2, #0]
 800a7f0:	801a      	strh	r2, [r3, #0]
  }
  err = dx >> 1;
 800a7f2:	231a      	movs	r3, #26
 800a7f4:	18fb      	adds	r3, r7, r3
 800a7f6:	881b      	ldrh	r3, [r3, #0]
 800a7f8:	085b      	lsrs	r3, r3, #1
 800a7fa:	b29a      	uxth	r2, r3
 800a7fc:	2316      	movs	r3, #22
 800a7fe:	18fb      	adds	r3, r7, r3
 800a800:	801a      	strh	r2, [r3, #0]
  if ( y2 > y1 ) ystep = 1; else ystep = -1;
 800a802:	2330      	movs	r3, #48	; 0x30
 800a804:	18fb      	adds	r3, r7, r3
 800a806:	2208      	movs	r2, #8
 800a808:	18b9      	adds	r1, r7, r2
 800a80a:	881a      	ldrh	r2, [r3, #0]
 800a80c:	880b      	ldrh	r3, [r1, #0]
 800a80e:	429a      	cmp	r2, r3
 800a810:	d904      	bls.n	800a81c <u8g2_DrawLine+0x168>
 800a812:	2314      	movs	r3, #20
 800a814:	18fb      	adds	r3, r7, r3
 800a816:	2201      	movs	r2, #1
 800a818:	801a      	strh	r2, [r3, #0]
 800a81a:	e004      	b.n	800a826 <u8g2_DrawLine+0x172>
 800a81c:	2314      	movs	r3, #20
 800a81e:	18fb      	adds	r3, r7, r3
 800a820:	2201      	movs	r2, #1
 800a822:	4252      	negs	r2, r2
 800a824:	801a      	strh	r2, [r3, #0]
  y = y1;
 800a826:	231c      	movs	r3, #28
 800a828:	18fb      	adds	r3, r7, r3
 800a82a:	2208      	movs	r2, #8
 800a82c:	18ba      	adds	r2, r7, r2
 800a82e:	8812      	ldrh	r2, [r2, #0]
 800a830:	801a      	strh	r2, [r3, #0]

#ifndef  U8G2_16BIT
  if ( x2 == 255 )
    x2--;
#else
  if ( x2 == 0xffff )
 800a832:	1dbb      	adds	r3, r7, #6
 800a834:	881b      	ldrh	r3, [r3, #0]
 800a836:	4a2f      	ldr	r2, [pc, #188]	; (800a8f4 <u8g2_DrawLine+0x240>)
 800a838:	4293      	cmp	r3, r2
 800a83a:	d104      	bne.n	800a846 <u8g2_DrawLine+0x192>
    x2--;
 800a83c:	1dbb      	adds	r3, r7, #6
 800a83e:	881a      	ldrh	r2, [r3, #0]
 800a840:	1dbb      	adds	r3, r7, #6
 800a842:	3a01      	subs	r2, #1
 800a844:	801a      	strh	r2, [r3, #0]
#endif

  for( x = x1; x <= x2; x++ )
 800a846:	231e      	movs	r3, #30
 800a848:	18fb      	adds	r3, r7, r3
 800a84a:	220a      	movs	r2, #10
 800a84c:	18ba      	adds	r2, r7, r2
 800a84e:	8812      	ldrh	r2, [r2, #0]
 800a850:	801a      	strh	r2, [r3, #0]
 800a852:	e042      	b.n	800a8da <u8g2_DrawLine+0x226>
  {
    if ( swapxy == 0 ) 
 800a854:	2313      	movs	r3, #19
 800a856:	18fb      	adds	r3, r7, r3
 800a858:	781b      	ldrb	r3, [r3, #0]
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d10a      	bne.n	800a874 <u8g2_DrawLine+0x1c0>
      u8g2_DrawPixel(u8g2, x, y); 
 800a85e:	231c      	movs	r3, #28
 800a860:	18fb      	adds	r3, r7, r3
 800a862:	881a      	ldrh	r2, [r3, #0]
 800a864:	231e      	movs	r3, #30
 800a866:	18fb      	adds	r3, r7, r3
 800a868:	8819      	ldrh	r1, [r3, #0]
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	0018      	movs	r0, r3
 800a86e:	f7ff fe6c 	bl	800a54a <u8g2_DrawPixel>
 800a872:	e009      	b.n	800a888 <u8g2_DrawLine+0x1d4>
    else 
      u8g2_DrawPixel(u8g2, y, x); 
 800a874:	231e      	movs	r3, #30
 800a876:	18fb      	adds	r3, r7, r3
 800a878:	881a      	ldrh	r2, [r3, #0]
 800a87a:	231c      	movs	r3, #28
 800a87c:	18fb      	adds	r3, r7, r3
 800a87e:	8819      	ldrh	r1, [r3, #0]
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	0018      	movs	r0, r3
 800a884:	f7ff fe61 	bl	800a54a <u8g2_DrawPixel>
    err -= (uint8_t)dy;
 800a888:	2016      	movs	r0, #22
 800a88a:	183b      	adds	r3, r7, r0
 800a88c:	881a      	ldrh	r2, [r3, #0]
 800a88e:	2318      	movs	r3, #24
 800a890:	18fb      	adds	r3, r7, r3
 800a892:	881b      	ldrh	r3, [r3, #0]
 800a894:	b2db      	uxtb	r3, r3
 800a896:	b29b      	uxth	r3, r3
 800a898:	1ad3      	subs	r3, r2, r3
 800a89a:	b29a      	uxth	r2, r3
 800a89c:	183b      	adds	r3, r7, r0
 800a89e:	801a      	strh	r2, [r3, #0]
    if ( err < 0 ) 
 800a8a0:	183b      	adds	r3, r7, r0
 800a8a2:	2200      	movs	r2, #0
 800a8a4:	5e9b      	ldrsh	r3, [r3, r2]
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	da11      	bge.n	800a8ce <u8g2_DrawLine+0x21a>
    {
      y += (u8g2_uint_t)ystep;
 800a8aa:	2314      	movs	r3, #20
 800a8ac:	18fb      	adds	r3, r7, r3
 800a8ae:	8819      	ldrh	r1, [r3, #0]
 800a8b0:	221c      	movs	r2, #28
 800a8b2:	18bb      	adds	r3, r7, r2
 800a8b4:	18ba      	adds	r2, r7, r2
 800a8b6:	8812      	ldrh	r2, [r2, #0]
 800a8b8:	188a      	adds	r2, r1, r2
 800a8ba:	801a      	strh	r2, [r3, #0]
      err += (u8g2_uint_t)dx;
 800a8bc:	183b      	adds	r3, r7, r0
 800a8be:	881a      	ldrh	r2, [r3, #0]
 800a8c0:	231a      	movs	r3, #26
 800a8c2:	18fb      	adds	r3, r7, r3
 800a8c4:	881b      	ldrh	r3, [r3, #0]
 800a8c6:	18d3      	adds	r3, r2, r3
 800a8c8:	b29a      	uxth	r2, r3
 800a8ca:	183b      	adds	r3, r7, r0
 800a8cc:	801a      	strh	r2, [r3, #0]
  for( x = x1; x <= x2; x++ )
 800a8ce:	211e      	movs	r1, #30
 800a8d0:	187b      	adds	r3, r7, r1
 800a8d2:	881a      	ldrh	r2, [r3, #0]
 800a8d4:	187b      	adds	r3, r7, r1
 800a8d6:	3201      	adds	r2, #1
 800a8d8:	801a      	strh	r2, [r3, #0]
 800a8da:	231e      	movs	r3, #30
 800a8dc:	18fa      	adds	r2, r7, r3
 800a8de:	1dbb      	adds	r3, r7, #6
 800a8e0:	8812      	ldrh	r2, [r2, #0]
 800a8e2:	881b      	ldrh	r3, [r3, #0]
 800a8e4:	429a      	cmp	r2, r3
 800a8e6:	d9b5      	bls.n	800a854 <u8g2_DrawLine+0x1a0>
    }
  }
}
 800a8e8:	46c0      	nop			; (mov r8, r8)
 800a8ea:	46c0      	nop			; (mov r8, r8)
 800a8ec:	46bd      	mov	sp, r7
 800a8ee:	b008      	add	sp, #32
 800a8f0:	bdb0      	pop	{r4, r5, r7, pc}
 800a8f2:	46c0      	nop			; (mov r8, r8)
 800a8f4:	0000ffff 	.word	0x0000ffff

0800a8f8 <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 800a8f8:	b590      	push	{r4, r7, lr}
 800a8fa:	b089      	sub	sp, #36	; 0x24
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	60f8      	str	r0, [r7, #12]
 800a900:	000c      	movs	r4, r1
 800a902:	0010      	movs	r0, r2
 800a904:	0019      	movs	r1, r3
 800a906:	230a      	movs	r3, #10
 800a908:	18fb      	adds	r3, r7, r3
 800a90a:	1c22      	adds	r2, r4, #0
 800a90c:	801a      	strh	r2, [r3, #0]
 800a90e:	2408      	movs	r4, #8
 800a910:	193b      	adds	r3, r7, r4
 800a912:	1c02      	adds	r2, r0, #0
 800a914:	801a      	strh	r2, [r3, #0]
 800a916:	1dbb      	adds	r3, r7, #6
 800a918:	1c0a      	adds	r2, r1, #0
 800a91a:	801a      	strh	r2, [r3, #0]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 800a91c:	201b      	movs	r0, #27
 800a91e:	183b      	adds	r3, r7, r0
 800a920:	193a      	adds	r2, r7, r4
 800a922:	8812      	ldrh	r2, [r2, #0]
 800a924:	701a      	strb	r2, [r3, #0]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 800a926:	183b      	adds	r3, r7, r0
 800a928:	183a      	adds	r2, r7, r0
 800a92a:	7812      	ldrb	r2, [r2, #0]
 800a92c:	2107      	movs	r1, #7
 800a92e:	400a      	ands	r2, r1
 800a930:	701a      	strb	r2, [r3, #0]
  mask = 1;
 800a932:	2118      	movs	r1, #24
 800a934:	187b      	adds	r3, r7, r1
 800a936:	2201      	movs	r2, #1
 800a938:	701a      	strb	r2, [r3, #0]
  mask <<= bit_pos;
 800a93a:	187b      	adds	r3, r7, r1
 800a93c:	781a      	ldrb	r2, [r3, #0]
 800a93e:	183b      	adds	r3, r7, r0
 800a940:	781b      	ldrb	r3, [r3, #0]
 800a942:	409a      	lsls	r2, r3
 800a944:	187b      	adds	r3, r7, r1
 800a946:	701a      	strb	r2, [r3, #0]

  or_mask = 0;
 800a948:	201a      	movs	r0, #26
 800a94a:	183b      	adds	r3, r7, r0
 800a94c:	2200      	movs	r2, #0
 800a94e:	701a      	strb	r2, [r3, #0]
  xor_mask = 0;
 800a950:	2319      	movs	r3, #25
 800a952:	18fb      	adds	r3, r7, r3
 800a954:	2200      	movs	r2, #0
 800a956:	701a      	strb	r2, [r3, #0]
  if ( u8g2->draw_color <= 1 )
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	2292      	movs	r2, #146	; 0x92
 800a95c:	5c9b      	ldrb	r3, [r3, r2]
 800a95e:	2b01      	cmp	r3, #1
 800a960:	d803      	bhi.n	800a96a <u8g2_ll_hvline_vertical_top_lsb+0x72>
    or_mask  = mask;
 800a962:	183b      	adds	r3, r7, r0
 800a964:	187a      	adds	r2, r7, r1
 800a966:	7812      	ldrb	r2, [r2, #0]
 800a968:	701a      	strb	r2, [r3, #0]
  if ( u8g2->draw_color != 1 )
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	2292      	movs	r2, #146	; 0x92
 800a96e:	5c9b      	ldrb	r3, [r3, r2]
 800a970:	2b01      	cmp	r3, #1
 800a972:	d005      	beq.n	800a980 <u8g2_ll_hvline_vertical_top_lsb+0x88>
    xor_mask = mask;
 800a974:	2319      	movs	r3, #25
 800a976:	18fb      	adds	r3, r7, r3
 800a978:	2218      	movs	r2, #24
 800a97a:	18ba      	adds	r2, r7, r2
 800a97c:	7812      	ldrb	r2, [r2, #0]
 800a97e:	701a      	strb	r2, [r3, #0]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 800a980:	2016      	movs	r0, #22
 800a982:	183b      	adds	r3, r7, r0
 800a984:	2208      	movs	r2, #8
 800a986:	18ba      	adds	r2, r7, r2
 800a988:	8812      	ldrh	r2, [r2, #0]
 800a98a:	801a      	strh	r2, [r3, #0]
  offset &= ~7;
 800a98c:	183b      	adds	r3, r7, r0
 800a98e:	183a      	adds	r2, r7, r0
 800a990:	8812      	ldrh	r2, [r2, #0]
 800a992:	2107      	movs	r1, #7
 800a994:	438a      	bics	r2, r1
 800a996:	801a      	strh	r2, [r3, #0]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	7c1b      	ldrb	r3, [r3, #16]
 800a99e:	b29a      	uxth	r2, r3
 800a9a0:	183b      	adds	r3, r7, r0
 800a9a2:	1839      	adds	r1, r7, r0
 800a9a4:	8809      	ldrh	r1, [r1, #0]
 800a9a6:	434a      	muls	r2, r1
 800a9a8:	801a      	strh	r2, [r3, #0]
  ptr = u8g2->tile_buf_ptr;
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a9ae:	61fb      	str	r3, [r7, #28]
  ptr += offset;
 800a9b0:	183b      	adds	r3, r7, r0
 800a9b2:	881b      	ldrh	r3, [r3, #0]
 800a9b4:	69fa      	ldr	r2, [r7, #28]
 800a9b6:	18d3      	adds	r3, r2, r3
 800a9b8:	61fb      	str	r3, [r7, #28]
  ptr += x;
 800a9ba:	230a      	movs	r3, #10
 800a9bc:	18fb      	adds	r3, r7, r3
 800a9be:	881b      	ldrh	r3, [r3, #0]
 800a9c0:	69fa      	ldr	r2, [r7, #28]
 800a9c2:	18d3      	adds	r3, r2, r3
 800a9c4:	61fb      	str	r3, [r7, #28]
  
  if ( dir == 0 )
 800a9c6:	2330      	movs	r3, #48	; 0x30
 800a9c8:	18fb      	adds	r3, r7, r3
 800a9ca:	781b      	ldrb	r3, [r3, #0]
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d11e      	bne.n	800aa0e <u8g2_ll_hvline_vertical_top_lsb+0x116>
      do
      {
#ifdef __unix
	assert(ptr < max_ptr);
#endif
	*ptr |= or_mask;
 800a9d0:	69fb      	ldr	r3, [r7, #28]
 800a9d2:	781a      	ldrb	r2, [r3, #0]
 800a9d4:	231a      	movs	r3, #26
 800a9d6:	18fb      	adds	r3, r7, r3
 800a9d8:	781b      	ldrb	r3, [r3, #0]
 800a9da:	4313      	orrs	r3, r2
 800a9dc:	b2da      	uxtb	r2, r3
 800a9de:	69fb      	ldr	r3, [r7, #28]
 800a9e0:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 800a9e2:	69fb      	ldr	r3, [r7, #28]
 800a9e4:	781a      	ldrb	r2, [r3, #0]
 800a9e6:	2319      	movs	r3, #25
 800a9e8:	18fb      	adds	r3, r7, r3
 800a9ea:	781b      	ldrb	r3, [r3, #0]
 800a9ec:	4053      	eors	r3, r2
 800a9ee:	b2da      	uxtb	r2, r3
 800a9f0:	69fb      	ldr	r3, [r7, #28]
 800a9f2:	701a      	strb	r2, [r3, #0]
	ptr++;
 800a9f4:	69fb      	ldr	r3, [r7, #28]
 800a9f6:	3301      	adds	r3, #1
 800a9f8:	61fb      	str	r3, [r7, #28]
	len--;
 800a9fa:	1dbb      	adds	r3, r7, #6
 800a9fc:	881a      	ldrh	r2, [r3, #0]
 800a9fe:	1dbb      	adds	r3, r7, #6
 800aa00:	3a01      	subs	r2, #1
 800aa02:	801a      	strh	r2, [r3, #0]
      } while( len != 0 );
 800aa04:	1dbb      	adds	r3, r7, #6
 800aa06:	881b      	ldrh	r3, [r3, #0]
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d1e1      	bne.n	800a9d0 <u8g2_ll_hvline_vertical_top_lsb+0xd8>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 800aa0c:	e04e      	b.n	800aaac <u8g2_ll_hvline_vertical_top_lsb+0x1b4>
      *ptr |= or_mask;
 800aa0e:	69fb      	ldr	r3, [r7, #28]
 800aa10:	781a      	ldrb	r2, [r3, #0]
 800aa12:	241a      	movs	r4, #26
 800aa14:	193b      	adds	r3, r7, r4
 800aa16:	781b      	ldrb	r3, [r3, #0]
 800aa18:	4313      	orrs	r3, r2
 800aa1a:	b2da      	uxtb	r2, r3
 800aa1c:	69fb      	ldr	r3, [r7, #28]
 800aa1e:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 800aa20:	69fb      	ldr	r3, [r7, #28]
 800aa22:	781a      	ldrb	r2, [r3, #0]
 800aa24:	2319      	movs	r3, #25
 800aa26:	18fb      	adds	r3, r7, r3
 800aa28:	781b      	ldrb	r3, [r3, #0]
 800aa2a:	4053      	eors	r3, r2
 800aa2c:	b2da      	uxtb	r2, r3
 800aa2e:	69fb      	ldr	r3, [r7, #28]
 800aa30:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 800aa32:	201b      	movs	r0, #27
 800aa34:	183b      	adds	r3, r7, r0
 800aa36:	781a      	ldrb	r2, [r3, #0]
 800aa38:	183b      	adds	r3, r7, r0
 800aa3a:	3201      	adds	r2, #1
 800aa3c:	701a      	strb	r2, [r3, #0]
      bit_pos &= 7;
 800aa3e:	183b      	adds	r3, r7, r0
 800aa40:	183a      	adds	r2, r7, r0
 800aa42:	7812      	ldrb	r2, [r2, #0]
 800aa44:	2107      	movs	r1, #7
 800aa46:	400a      	ands	r2, r1
 800aa48:	701a      	strb	r2, [r3, #0]
      len--;
 800aa4a:	1dbb      	adds	r3, r7, #6
 800aa4c:	881a      	ldrh	r2, [r3, #0]
 800aa4e:	1dbb      	adds	r3, r7, #6
 800aa50:	3a01      	subs	r2, #1
 800aa52:	801a      	strh	r2, [r3, #0]
      if ( bit_pos == 0 )
 800aa54:	183b      	adds	r3, r7, r0
 800aa56:	781b      	ldrb	r3, [r3, #0]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d117      	bne.n	800aa8c <u8g2_ll_hvline_vertical_top_lsb+0x194>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800aa60:	001a      	movs	r2, r3
 800aa62:	69fb      	ldr	r3, [r7, #28]
 800aa64:	189b      	adds	r3, r3, r2
 800aa66:	61fb      	str	r3, [r7, #28]
	if ( u8g2->draw_color <= 1 )
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	2292      	movs	r2, #146	; 0x92
 800aa6c:	5c9b      	ldrb	r3, [r3, r2]
 800aa6e:	2b01      	cmp	r3, #1
 800aa70:	d802      	bhi.n	800aa78 <u8g2_ll_hvline_vertical_top_lsb+0x180>
	  or_mask  = 1;
 800aa72:	193b      	adds	r3, r7, r4
 800aa74:	2201      	movs	r2, #1
 800aa76:	701a      	strb	r2, [r3, #0]
	if ( u8g2->draw_color != 1 )
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	2292      	movs	r2, #146	; 0x92
 800aa7c:	5c9b      	ldrb	r3, [r3, r2]
 800aa7e:	2b01      	cmp	r3, #1
 800aa80:	d010      	beq.n	800aaa4 <u8g2_ll_hvline_vertical_top_lsb+0x1ac>
	  xor_mask = 1;
 800aa82:	2319      	movs	r3, #25
 800aa84:	18fb      	adds	r3, r7, r3
 800aa86:	2201      	movs	r2, #1
 800aa88:	701a      	strb	r2, [r3, #0]
 800aa8a:	e00b      	b.n	800aaa4 <u8g2_ll_hvline_vertical_top_lsb+0x1ac>
	or_mask <<= 1;
 800aa8c:	231a      	movs	r3, #26
 800aa8e:	18fa      	adds	r2, r7, r3
 800aa90:	18fb      	adds	r3, r7, r3
 800aa92:	781b      	ldrb	r3, [r3, #0]
 800aa94:	18db      	adds	r3, r3, r3
 800aa96:	7013      	strb	r3, [r2, #0]
	xor_mask <<= 1;
 800aa98:	2319      	movs	r3, #25
 800aa9a:	18fa      	adds	r2, r7, r3
 800aa9c:	18fb      	adds	r3, r7, r3
 800aa9e:	781b      	ldrb	r3, [r3, #0]
 800aaa0:	18db      	adds	r3, r3, r3
 800aaa2:	7013      	strb	r3, [r2, #0]
    } while( len != 0 );
 800aaa4:	1dbb      	adds	r3, r7, #6
 800aaa6:	881b      	ldrh	r3, [r3, #0]
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d1b0      	bne.n	800aa0e <u8g2_ll_hvline_vertical_top_lsb+0x116>
}
 800aaac:	46c0      	nop			; (mov r8, r8)
 800aaae:	46bd      	mov	sp, r7
 800aab0:	b009      	add	sp, #36	; 0x24
 800aab2:	bd90      	pop	{r4, r7, pc}

0800aab4 <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 800aab4:	b580      	push	{r7, lr}
 800aab6:	b082      	sub	sp, #8
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	2250      	movs	r2, #80	; 0x50
 800aac0:	2100      	movs	r1, #0
 800aac2:	5299      	strh	r1, [r3, r2]
  u8g2->clip_y0 = 0;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	2254      	movs	r2, #84	; 0x54
 800aac8:	2100      	movs	r1, #0
 800aaca:	5299      	strh	r1, [r3, r2]
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	2252      	movs	r2, #82	; 0x52
 800aad0:	2101      	movs	r1, #1
 800aad2:	4249      	negs	r1, r1
 800aad4:	5299      	strh	r1, [r3, r2]
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	2256      	movs	r2, #86	; 0x56
 800aada:	2101      	movs	r1, #1
 800aadc:	4249      	negs	r1, r1
 800aade:	5299      	strh	r1, [r3, r2]
  
  u8g2->cb->update_page_win(u8g2);
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aae4:	685b      	ldr	r3, [r3, #4]
 800aae6:	687a      	ldr	r2, [r7, #4]
 800aae8:	0010      	movs	r0, r2
 800aaea:	4798      	blx	r3
}
 800aaec:	46c0      	nop			; (mov r8, r8)
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	b002      	add	sp, #8
 800aaf2:	bd80      	pop	{r7, pc}

0800aaf4 <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 800aaf4:	b580      	push	{r7, lr}
 800aaf6:	b084      	sub	sp, #16
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	60f8      	str	r0, [r7, #12]
 800aafc:	60b9      	str	r1, [r7, #8]
 800aafe:	603b      	str	r3, [r7, #0]
 800ab00:	1dfb      	adds	r3, r7, #7
 800ab02:	701a      	strb	r2, [r3, #0]
  u8g2->font = NULL;
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	2200      	movs	r2, #0
 800ab08:	659a      	str	r2, [r3, #88]	; 0x58
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	683a      	ldr	r2, [r7, #0]
 800ab0e:	62da      	str	r2, [r3, #44]	; 0x2c
  
  u8g2->tile_buf_ptr = buf;
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	68ba      	ldr	r2, [r7, #8]
 800ab14:	635a      	str	r2, [r3, #52]	; 0x34
  u8g2->tile_buf_height = tile_buf_height;
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	1dfa      	adds	r2, r7, #7
 800ab1a:	2138      	movs	r1, #56	; 0x38
 800ab1c:	7812      	ldrb	r2, [r2, #0]
 800ab1e:	545a      	strb	r2, [r3, r1]
  
  u8g2->tile_curr_row = 0;
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	2239      	movs	r2, #57	; 0x39
 800ab24:	2100      	movs	r1, #0
 800ab26:	5499      	strb	r1, [r3, r2]
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	226d      	movs	r2, #109	; 0x6d
 800ab2c:	2100      	movs	r1, #0
 800ab2e:	5499      	strb	r1, [r3, r2]
  u8g2->bitmap_transparency = 0;
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	2291      	movs	r2, #145	; 0x91
 800ab34:	2100      	movs	r1, #0
 800ab36:	5499      	strb	r1, [r3, r2]
  
  u8g2->draw_color = 1;
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	2292      	movs	r2, #146	; 0x92
 800ab3c:	2101      	movs	r1, #1
 800ab3e:	5499      	strb	r1, [r3, r2]
  u8g2->is_auto_page_clear = 1;
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	2293      	movs	r2, #147	; 0x93
 800ab44:	2101      	movs	r1, #1
 800ab46:	5499      	strb	r1, [r3, r2]
  
  u8g2->cb = u8g2_cb;
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	69ba      	ldr	r2, [r7, #24]
 800ab4c:	631a      	str	r2, [r3, #48]	; 0x30
  u8g2->cb->update_dimension(u8g2);
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	68fa      	ldr	r2, [r7, #12]
 800ab56:	0010      	movs	r0, r2
 800ab58:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	0018      	movs	r0, r3
 800ab5e:	f7ff ffa9 	bl	800aab4 <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	0018      	movs	r0, r3
 800ab66:	f7ff fb75 	bl	800a254 <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	2270      	movs	r2, #112	; 0x70
 800ab6e:	2100      	movs	r1, #0
 800ab70:	5499      	strb	r1, [r3, r2]
#endif
}
 800ab72:	46c0      	nop			; (mov r8, r8)
 800ab74:	46bd      	mov	sp, r7
 800ab76:	b004      	add	sp, #16
 800ab78:	bd80      	pop	{r7, pc}

0800ab7a <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 800ab7a:	b580      	push	{r7, lr}
 800ab7c:	b084      	sub	sp, #16
 800ab7e:	af00      	add	r7, sp, #0
 800ab80:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	2238      	movs	r2, #56	; 0x38
 800ab8c:	5c9a      	ldrb	r2, [r3, r2]
 800ab8e:	210e      	movs	r1, #14
 800ab90:	187b      	adds	r3, r7, r1
 800ab92:	801a      	strh	r2, [r3, #0]
  t *= 8;
 800ab94:	187b      	adds	r3, r7, r1
 800ab96:	187a      	adds	r2, r7, r1
 800ab98:	8812      	ldrh	r2, [r2, #0]
 800ab9a:	00d2      	lsls	r2, r2, #3
 800ab9c:	801a      	strh	r2, [r3, #0]
  u8g2->pixel_buf_height = t;
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	187a      	adds	r2, r7, r1
 800aba2:	8812      	ldrh	r2, [r2, #0]
 800aba4:	879a      	strh	r2, [r3, #60]	; 0x3c
  
  t = display_info->tile_width;
 800aba6:	68bb      	ldr	r3, [r7, #8]
 800aba8:	7c1a      	ldrb	r2, [r3, #16]
 800abaa:	187b      	adds	r3, r7, r1
 800abac:	801a      	strh	r2, [r3, #0]
#ifndef U8G2_16BIT
  if ( t >= 32 )
    t = 31;
#endif
  t *= 8;
 800abae:	187b      	adds	r3, r7, r1
 800abb0:	187a      	adds	r2, r7, r1
 800abb2:	8812      	ldrh	r2, [r2, #0]
 800abb4:	00d2      	lsls	r2, r2, #3
 800abb6:	801a      	strh	r2, [r3, #0]
  u8g2->pixel_buf_width = t;
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	187a      	adds	r2, r7, r1
 800abbc:	8812      	ldrh	r2, [r2, #0]
 800abbe:	875a      	strh	r2, [r3, #58]	; 0x3a
  
  t = u8g2->tile_curr_row;
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	2239      	movs	r2, #57	; 0x39
 800abc4:	5c9a      	ldrb	r2, [r3, r2]
 800abc6:	187b      	adds	r3, r7, r1
 800abc8:	801a      	strh	r2, [r3, #0]
  t *= 8;
 800abca:	187b      	adds	r3, r7, r1
 800abcc:	0008      	movs	r0, r1
 800abce:	187a      	adds	r2, r7, r1
 800abd0:	8812      	ldrh	r2, [r2, #0]
 800abd2:	00d2      	lsls	r2, r2, #3
 800abd4:	801a      	strh	r2, [r3, #0]
  u8g2->pixel_curr_row = t;
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	183a      	adds	r2, r7, r0
 800abda:	8812      	ldrh	r2, [r2, #0]
 800abdc:	87da      	strh	r2, [r3, #62]	; 0x3e
  
  t = u8g2->tile_buf_height;
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	2238      	movs	r2, #56	; 0x38
 800abe2:	5c9a      	ldrb	r2, [r3, r2]
 800abe4:	183b      	adds	r3, r7, r0
 800abe6:	801a      	strh	r2, [r3, #0]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 800abe8:	183b      	adds	r3, r7, r0
 800abea:	881b      	ldrh	r3, [r3, #0]
 800abec:	687a      	ldr	r2, [r7, #4]
 800abee:	2139      	movs	r1, #57	; 0x39
 800abf0:	5c52      	ldrb	r2, [r2, r1]
 800abf2:	189b      	adds	r3, r3, r2
 800abf4:	68ba      	ldr	r2, [r7, #8]
 800abf6:	7c52      	ldrb	r2, [r2, #17]
 800abf8:	4293      	cmp	r3, r2
 800abfa:	dd09      	ble.n	800ac10 <u8g2_update_dimension_common+0x96>
    t = display_info->tile_height - u8g2->tile_curr_row;
 800abfc:	68bb      	ldr	r3, [r7, #8]
 800abfe:	7c5b      	ldrb	r3, [r3, #17]
 800ac00:	b299      	uxth	r1, r3
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	2239      	movs	r2, #57	; 0x39
 800ac06:	5c9b      	ldrb	r3, [r3, r2]
 800ac08:	b29a      	uxth	r2, r3
 800ac0a:	183b      	adds	r3, r7, r0
 800ac0c:	1a8a      	subs	r2, r1, r2
 800ac0e:	801a      	strh	r2, [r3, #0]
  t *= 8;
 800ac10:	200e      	movs	r0, #14
 800ac12:	183b      	adds	r3, r7, r0
 800ac14:	183a      	adds	r2, r7, r0
 800ac16:	8812      	ldrh	r2, [r2, #0]
 800ac18:	00d2      	lsls	r2, r2, #3
 800ac1a:	801a      	strh	r2, [r3, #0]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	8fd9      	ldrh	r1, [r3, #62]	; 0x3e
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	2240      	movs	r2, #64	; 0x40
 800ac24:	5299      	strh	r1, [r3, r2]
  u8g2->buf_y1 = u8g2->buf_y0;
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	2240      	movs	r2, #64	; 0x40
 800ac2a:	5a99      	ldrh	r1, [r3, r2]
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	2242      	movs	r2, #66	; 0x42
 800ac30:	5299      	strh	r1, [r3, r2]
  u8g2->buf_y1 += t;
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	2242      	movs	r2, #66	; 0x42
 800ac36:	5a9a      	ldrh	r2, [r3, r2]
 800ac38:	183b      	adds	r3, r7, r0
 800ac3a:	881b      	ldrh	r3, [r3, #0]
 800ac3c:	18d3      	adds	r3, r2, r3
 800ac3e:	b299      	uxth	r1, r3
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	2242      	movs	r2, #66	; 0x42
 800ac44:	5299      	strh	r1, [r3, r2]

  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
 800ac46:	68bb      	ldr	r3, [r7, #8]
 800ac48:	8a99      	ldrh	r1, [r3, #20]
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	2244      	movs	r2, #68	; 0x44
 800ac4e:	5299      	strh	r1, [r3, r2]
  u8g2->height = display_info->pixel_height;
 800ac50:	68bb      	ldr	r3, [r7, #8]
 800ac52:	8ad9      	ldrh	r1, [r3, #22]
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	2246      	movs	r2, #70	; 0x46
 800ac58:	5299      	strh	r1, [r3, r2]
  if ( display_info->pixel_width <= 240 )
    u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#endif

}
 800ac5a:	46c0      	nop			; (mov r8, r8)
 800ac5c:	46bd      	mov	sp, r7
 800ac5e:	b004      	add	sp, #16
 800ac60:	bd80      	pop	{r7, pc}

0800ac62 <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 800ac62:	b590      	push	{r4, r7, lr}
 800ac64:	b085      	sub	sp, #20
 800ac66:	af02      	add	r7, sp, #8
 800ac68:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	2250      	movs	r2, #80	; 0x50
 800ac6e:	5a99      	ldrh	r1, [r3, r2]
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	2254      	movs	r2, #84	; 0x54
 800ac74:	5a9a      	ldrh	r2, [r3, r2]
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	2052      	movs	r0, #82	; 0x52
 800ac7a:	5a1c      	ldrh	r4, [r3, r0]
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	2056      	movs	r0, #86	; 0x56
 800ac80:	5a1b      	ldrh	r3, [r3, r0]
 800ac82:	6878      	ldr	r0, [r7, #4]
 800ac84:	9300      	str	r3, [sp, #0]
 800ac86:	0023      	movs	r3, r4
 800ac88:	f7ff fcdc 	bl	800a644 <u8g2_IsIntersection>
 800ac8c:	1e03      	subs	r3, r0, #0
 800ac8e:	d104      	bne.n	800ac9a <u8g2_apply_clip_window+0x38>
  {
    u8g2->is_page_clip_window_intersection = 0;
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	228c      	movs	r2, #140	; 0x8c
 800ac94:	2100      	movs	r1, #0
 800ac96:	5499      	strb	r1, [r3, r2]
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 800ac98:	e03b      	b.n	800ad12 <u8g2_apply_clip_window+0xb0>
    u8g2->is_page_clip_window_intersection = 1;
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	228c      	movs	r2, #140	; 0x8c
 800ac9e:	2101      	movs	r1, #1
 800aca0:	5499      	strb	r1, [r3, r2]
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	2248      	movs	r2, #72	; 0x48
 800aca6:	5a9a      	ldrh	r2, [r3, r2]
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	2150      	movs	r1, #80	; 0x50
 800acac:	5a5b      	ldrh	r3, [r3, r1]
 800acae:	429a      	cmp	r2, r3
 800acb0:	d205      	bcs.n	800acbe <u8g2_apply_clip_window+0x5c>
      u8g2->user_x0 = u8g2->clip_x0;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	2250      	movs	r2, #80	; 0x50
 800acb6:	5a99      	ldrh	r1, [r3, r2]
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	2248      	movs	r2, #72	; 0x48
 800acbc:	5299      	strh	r1, [r3, r2]
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	224a      	movs	r2, #74	; 0x4a
 800acc2:	5a9a      	ldrh	r2, [r3, r2]
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	2152      	movs	r1, #82	; 0x52
 800acc8:	5a5b      	ldrh	r3, [r3, r1]
 800acca:	429a      	cmp	r2, r3
 800accc:	d905      	bls.n	800acda <u8g2_apply_clip_window+0x78>
      u8g2->user_x1 = u8g2->clip_x1;
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	2252      	movs	r2, #82	; 0x52
 800acd2:	5a99      	ldrh	r1, [r3, r2]
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	224a      	movs	r2, #74	; 0x4a
 800acd8:	5299      	strh	r1, [r3, r2]
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	224c      	movs	r2, #76	; 0x4c
 800acde:	5a9a      	ldrh	r2, [r3, r2]
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	2154      	movs	r1, #84	; 0x54
 800ace4:	5a5b      	ldrh	r3, [r3, r1]
 800ace6:	429a      	cmp	r2, r3
 800ace8:	d205      	bcs.n	800acf6 <u8g2_apply_clip_window+0x94>
      u8g2->user_y0 = u8g2->clip_y0;
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	2254      	movs	r2, #84	; 0x54
 800acee:	5a99      	ldrh	r1, [r3, r2]
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	224c      	movs	r2, #76	; 0x4c
 800acf4:	5299      	strh	r1, [r3, r2]
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	224e      	movs	r2, #78	; 0x4e
 800acfa:	5a9a      	ldrh	r2, [r3, r2]
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	2156      	movs	r1, #86	; 0x56
 800ad00:	5a5b      	ldrh	r3, [r3, r1]
 800ad02:	429a      	cmp	r2, r3
 800ad04:	d905      	bls.n	800ad12 <u8g2_apply_clip_window+0xb0>
      u8g2->user_y1 = u8g2->clip_y1;
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	2256      	movs	r2, #86	; 0x56
 800ad0a:	5a99      	ldrh	r1, [r3, r2]
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	224e      	movs	r2, #78	; 0x4e
 800ad10:	5299      	strh	r1, [r3, r2]
}
 800ad12:	46c0      	nop			; (mov r8, r8)
 800ad14:	46bd      	mov	sp, r7
 800ad16:	b003      	add	sp, #12
 800ad18:	bd90      	pop	{r4, r7, pc}

0800ad1a <u8g2_update_dimension_r0>:

/*==========================================================*/


void u8g2_update_dimension_r0(u8g2_t *u8g2)
{
 800ad1a:	b580      	push	{r7, lr}
 800ad1c:	b082      	sub	sp, #8
 800ad1e:	af00      	add	r7, sp, #0
 800ad20:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);  
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	0018      	movs	r0, r3
 800ad26:	f7ff ff28 	bl	800ab7a <u8g2_update_dimension_common>
}
 800ad2a:	46c0      	nop			; (mov r8, r8)
 800ad2c:	46bd      	mov	sp, r7
 800ad2e:	b002      	add	sp, #8
 800ad30:	bd80      	pop	{r7, pc}

0800ad32 <u8g2_update_page_win_r0>:

void u8g2_update_page_win_r0(u8g2_t *u8g2)
{
 800ad32:	b580      	push	{r7, lr}
 800ad34:	b082      	sub	sp, #8
 800ad36:	af00      	add	r7, sp, #0
 800ad38:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	2248      	movs	r2, #72	; 0x48
 800ad3e:	2100      	movs	r1, #0
 800ad40:	5299      	strh	r1, [r3, r2]
  u8g2->user_x1 = u8g2->width;			/* pixel_buf_width replaced with width */
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	2244      	movs	r2, #68	; 0x44
 800ad46:	5a99      	ldrh	r1, [r3, r2]
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	224a      	movs	r2, #74	; 0x4a
 800ad4c:	5299      	strh	r1, [r3, r2]
  
  u8g2->user_y0 = u8g2->buf_y0;
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	2240      	movs	r2, #64	; 0x40
 800ad52:	5a99      	ldrh	r1, [r3, r2]
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	224c      	movs	r2, #76	; 0x4c
 800ad58:	5299      	strh	r1, [r3, r2]
  u8g2->user_y1 = u8g2->buf_y1;
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	2242      	movs	r2, #66	; 0x42
 800ad5e:	5a99      	ldrh	r1, [r3, r2]
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	224e      	movs	r2, #78	; 0x4e
 800ad64:	5299      	strh	r1, [r3, r2]
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	0018      	movs	r0, r3
 800ad6a:	f7ff ff7a 	bl	800ac62 <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 800ad6e:	46c0      	nop			; (mov r8, r8)
 800ad70:	46bd      	mov	sp, r7
 800ad72:	b002      	add	sp, #8
 800ad74:	bd80      	pop	{r7, pc}

0800ad76 <u8g2_draw_l90_r0>:
/*============================================*/
extern void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir);


void u8g2_draw_l90_r0(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 800ad76:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad78:	b087      	sub	sp, #28
 800ad7a:	af02      	add	r7, sp, #8
 800ad7c:	60f8      	str	r0, [r7, #12]
 800ad7e:	000c      	movs	r4, r1
 800ad80:	0010      	movs	r0, r2
 800ad82:	0019      	movs	r1, r3
 800ad84:	250a      	movs	r5, #10
 800ad86:	197b      	adds	r3, r7, r5
 800ad88:	1c22      	adds	r2, r4, #0
 800ad8a:	801a      	strh	r2, [r3, #0]
 800ad8c:	2608      	movs	r6, #8
 800ad8e:	19bb      	adds	r3, r7, r6
 800ad90:	1c02      	adds	r2, r0, #0
 800ad92:	801a      	strh	r2, [r3, #0]
 800ad94:	1dbb      	adds	r3, r7, #6
 800ad96:	1c0a      	adds	r2, r1, #0
 800ad98:	801a      	strh	r2, [r3, #0]
#ifdef __unix
  assert( dir <= 1 );
#endif
  u8g2_draw_hv_line_2dir(u8g2, x, y, len, dir);
 800ad9a:	1dbb      	adds	r3, r7, #6
 800ad9c:	881c      	ldrh	r4, [r3, #0]
 800ad9e:	19bb      	adds	r3, r7, r6
 800ada0:	881a      	ldrh	r2, [r3, #0]
 800ada2:	197b      	adds	r3, r7, r5
 800ada4:	8819      	ldrh	r1, [r3, #0]
 800ada6:	68f8      	ldr	r0, [r7, #12]
 800ada8:	2320      	movs	r3, #32
 800adaa:	2508      	movs	r5, #8
 800adac:	195b      	adds	r3, r3, r5
 800adae:	19db      	adds	r3, r3, r7
 800adb0:	781b      	ldrb	r3, [r3, #0]
 800adb2:	9300      	str	r3, [sp, #0]
 800adb4:	0023      	movs	r3, r4
 800adb6:	f7ff faed 	bl	800a394 <u8g2_draw_hv_line_2dir>
}
 800adba:	46c0      	nop			; (mov r8, r8)
 800adbc:	46bd      	mov	sp, r7
 800adbe:	b005      	add	sp, #20
 800adc0:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800adc2 <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 800adc2:	b580      	push	{r7, lr}
 800adc4:	b082      	sub	sp, #8
 800adc6:	af00      	add	r7, sp, #0
 800adc8:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	2226      	movs	r2, #38	; 0x26
 800adce:	2100      	movs	r1, #0
 800add0:	5499      	strb	r1, [r3, r2]
}
 800add2:	46c0      	nop			; (mov r8, r8)
 800add4:	46bd      	mov	sp, r7
 800add6:	b002      	add	sp, #8
 800add8:	bd80      	pop	{r7, pc}
	...

0800addc <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 800addc:	b580      	push	{r7, lr}
 800adde:	b082      	sub	sp, #8
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	6078      	str	r0, [r7, #4]
 800ade4:	000a      	movs	r2, r1
 800ade6:	1cfb      	adds	r3, r7, #3
 800ade8:	701a      	strb	r2, [r3, #0]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 800adea:	1cfb      	adds	r3, r7, #3
 800adec:	781b      	ldrb	r3, [r3, #0]
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d003      	beq.n	800adfa <u8x8_ascii_next+0x1e>
 800adf2:	1cfb      	adds	r3, r7, #3
 800adf4:	781b      	ldrb	r3, [r3, #0]
 800adf6:	2b0a      	cmp	r3, #10
 800adf8:	d101      	bne.n	800adfe <u8x8_ascii_next+0x22>
    return 0x0ffff;	/* end of string detected*/
 800adfa:	4b04      	ldr	r3, [pc, #16]	; (800ae0c <u8x8_ascii_next+0x30>)
 800adfc:	e002      	b.n	800ae04 <u8x8_ascii_next+0x28>
  return b;
 800adfe:	1cfb      	adds	r3, r7, #3
 800ae00:	781b      	ldrb	r3, [r3, #0]
 800ae02:	b29b      	uxth	r3, r3
}
 800ae04:	0018      	movs	r0, r3
 800ae06:	46bd      	mov	sp, r7
 800ae08:	b002      	add	sp, #8
 800ae0a:	bd80      	pop	{r7, pc}
 800ae0c:	0000ffff 	.word	0x0000ffff

0800ae10 <u8x8_byte_SendBytes>:
{
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
}

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 800ae10:	b590      	push	{r4, r7, lr}
 800ae12:	b085      	sub	sp, #20
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	60f8      	str	r0, [r7, #12]
 800ae18:	607a      	str	r2, [r7, #4]
 800ae1a:	200b      	movs	r0, #11
 800ae1c:	183b      	adds	r3, r7, r0
 800ae1e:	1c0a      	adds	r2, r1, #0
 800ae20:	701a      	strb	r2, [r3, #0]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	691c      	ldr	r4, [r3, #16]
 800ae26:	6879      	ldr	r1, [r7, #4]
 800ae28:	183b      	adds	r3, r7, r0
 800ae2a:	781a      	ldrb	r2, [r3, #0]
 800ae2c:	68f8      	ldr	r0, [r7, #12]
 800ae2e:	000b      	movs	r3, r1
 800ae30:	2117      	movs	r1, #23
 800ae32:	47a0      	blx	r4
 800ae34:	0003      	movs	r3, r0
}
 800ae36:	0018      	movs	r0, r3
 800ae38:	46bd      	mov	sp, r7
 800ae3a:	b005      	add	sp, #20
 800ae3c:	bd90      	pop	{r4, r7, pc}

0800ae3e <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 800ae3e:	b580      	push	{r7, lr}
 800ae40:	b082      	sub	sp, #8
 800ae42:	af00      	add	r7, sp, #0
 800ae44:	6078      	str	r0, [r7, #4]
 800ae46:	000a      	movs	r2, r1
 800ae48:	1cfb      	adds	r3, r7, #3
 800ae4a:	701a      	strb	r2, [r3, #0]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 800ae4c:	1cfa      	adds	r2, r7, #3
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	2101      	movs	r1, #1
 800ae52:	0018      	movs	r0, r3
 800ae54:	f7ff ffdc 	bl	800ae10 <u8x8_byte_SendBytes>
 800ae58:	0003      	movs	r3, r0
}
 800ae5a:	0018      	movs	r0, r3
 800ae5c:	46bd      	mov	sp, r7
 800ae5e:	b002      	add	sp, #8
 800ae60:	bd80      	pop	{r7, pc}

0800ae62 <u8x8_byte_StartTransfer>:

uint8_t u8x8_byte_StartTransfer(u8x8_t *u8x8)
{
 800ae62:	b590      	push	{r4, r7, lr}
 800ae64:	b083      	sub	sp, #12
 800ae66:	af00      	add	r7, sp, #0
 800ae68:	6078      	str	r0, [r7, #4]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_START_TRANSFER, 0, NULL);
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	691c      	ldr	r4, [r3, #16]
 800ae6e:	6878      	ldr	r0, [r7, #4]
 800ae70:	2300      	movs	r3, #0
 800ae72:	2200      	movs	r2, #0
 800ae74:	2118      	movs	r1, #24
 800ae76:	47a0      	blx	r4
 800ae78:	0003      	movs	r3, r0
}
 800ae7a:	0018      	movs	r0, r3
 800ae7c:	46bd      	mov	sp, r7
 800ae7e:	b003      	add	sp, #12
 800ae80:	bd90      	pop	{r4, r7, pc}

0800ae82 <u8x8_byte_EndTransfer>:

uint8_t u8x8_byte_EndTransfer(u8x8_t *u8x8)
{
 800ae82:	b590      	push	{r4, r7, lr}
 800ae84:	b083      	sub	sp, #12
 800ae86:	af00      	add	r7, sp, #0
 800ae88:	6078      	str	r0, [r7, #4]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_END_TRANSFER, 0, NULL);
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	691c      	ldr	r4, [r3, #16]
 800ae8e:	6878      	ldr	r0, [r7, #4]
 800ae90:	2300      	movs	r3, #0
 800ae92:	2200      	movs	r2, #0
 800ae94:	2119      	movs	r1, #25
 800ae96:	47a0      	blx	r4
 800ae98:	0003      	movs	r3, r0
}
 800ae9a:	0018      	movs	r0, r3
 800ae9c:	46bd      	mov	sp, r7
 800ae9e:	b003      	add	sp, #12
 800aea0:	bd90      	pop	{r4, r7, pc}

0800aea2 <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 800aea2:	b590      	push	{r4, r7, lr}
 800aea4:	b083      	sub	sp, #12
 800aea6:	af00      	add	r7, sp, #0
 800aea8:	6078      	str	r0, [r7, #4]
 800aeaa:	000a      	movs	r2, r1
 800aeac:	1cfb      	adds	r3, r7, #3
 800aeae:	701a      	strb	r2, [r3, #0]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	68dc      	ldr	r4, [r3, #12]
 800aeb4:	1cfb      	adds	r3, r7, #3
 800aeb6:	781a      	ldrb	r2, [r3, #0]
 800aeb8:	6878      	ldr	r0, [r7, #4]
 800aeba:	2300      	movs	r3, #0
 800aebc:	2115      	movs	r1, #21
 800aebe:	47a0      	blx	r4
 800aec0:	0003      	movs	r3, r0
}
 800aec2:	0018      	movs	r0, r3
 800aec4:	46bd      	mov	sp, r7
 800aec6:	b003      	add	sp, #12
 800aec8:	bd90      	pop	{r4, r7, pc}

0800aeca <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 800aeca:	b590      	push	{r4, r7, lr}
 800aecc:	b083      	sub	sp, #12
 800aece:	af00      	add	r7, sp, #0
 800aed0:	6078      	str	r0, [r7, #4]
 800aed2:	000a      	movs	r2, r1
 800aed4:	1cfb      	adds	r3, r7, #3
 800aed6:	701a      	strb	r2, [r3, #0]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	68dc      	ldr	r4, [r3, #12]
 800aedc:	1cfb      	adds	r3, r7, #3
 800aede:	781a      	ldrb	r2, [r3, #0]
 800aee0:	6878      	ldr	r0, [r7, #4]
 800aee2:	2300      	movs	r3, #0
 800aee4:	2116      	movs	r1, #22
 800aee6:	47a0      	blx	r4
 800aee8:	0003      	movs	r3, r0
}
 800aeea:	0018      	movs	r0, r3
 800aeec:	46bd      	mov	sp, r7
 800aeee:	b003      	add	sp, #12
 800aef0:	bd90      	pop	{r4, r7, pc}

0800aef2 <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 800aef2:	b590      	push	{r4, r7, lr}
 800aef4:	b085      	sub	sp, #20
 800aef6:	af00      	add	r7, sp, #0
 800aef8:	60f8      	str	r0, [r7, #12]
 800aefa:	607a      	str	r2, [r7, #4]
 800aefc:	200b      	movs	r0, #11
 800aefe:	183b      	adds	r3, r7, r0
 800af00:	1c0a      	adds	r2, r1, #0
 800af02:	701a      	strb	r2, [r3, #0]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	68dc      	ldr	r4, [r3, #12]
 800af08:	6879      	ldr	r1, [r7, #4]
 800af0a:	183b      	adds	r3, r7, r0
 800af0c:	781a      	ldrb	r2, [r3, #0]
 800af0e:	68f8      	ldr	r0, [r7, #12]
 800af10:	000b      	movs	r3, r1
 800af12:	2117      	movs	r1, #23
 800af14:	47a0      	blx	r4
 800af16:	0003      	movs	r3, r0
}
 800af18:	0018      	movs	r0, r3
 800af1a:	46bd      	mov	sp, r7
 800af1c:	b005      	add	sp, #20
 800af1e:	bd90      	pop	{r4, r7, pc}

0800af20 <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 800af20:	b590      	push	{r4, r7, lr}
 800af22:	b083      	sub	sp, #12
 800af24:	af00      	add	r7, sp, #0
 800af26:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	68dc      	ldr	r4, [r3, #12]
 800af2c:	6878      	ldr	r0, [r7, #4]
 800af2e:	2300      	movs	r3, #0
 800af30:	2200      	movs	r2, #0
 800af32:	2118      	movs	r1, #24
 800af34:	47a0      	blx	r4
 800af36:	0003      	movs	r3, r0
}
 800af38:	0018      	movs	r0, r3
 800af3a:	46bd      	mov	sp, r7
 800af3c:	b003      	add	sp, #12
 800af3e:	bd90      	pop	{r4, r7, pc}

0800af40 <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 800af40:	b590      	push	{r4, r7, lr}
 800af42:	b083      	sub	sp, #12
 800af44:	af00      	add	r7, sp, #0
 800af46:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	68dc      	ldr	r4, [r3, #12]
 800af4c:	6878      	ldr	r0, [r7, #4]
 800af4e:	2300      	movs	r3, #0
 800af50:	2200      	movs	r2, #0
 800af52:	2119      	movs	r1, #25
 800af54:	47a0      	blx	r4
 800af56:	0003      	movs	r3, r0
}
 800af58:	0018      	movs	r0, r3
 800af5a:	46bd      	mov	sp, r7
 800af5c:	b003      	add	sp, #12
 800af5e:	bd90      	pop	{r4, r7, pc}

0800af60 <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 800af60:	b590      	push	{r4, r7, lr}
 800af62:	b085      	sub	sp, #20
 800af64:	af00      	add	r7, sp, #0
 800af66:	6078      	str	r0, [r7, #4]
 800af68:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 800af6a:	210f      	movs	r1, #15
 800af6c:	187b      	adds	r3, r7, r1
 800af6e:	683a      	ldr	r2, [r7, #0]
 800af70:	7812      	ldrb	r2, [r2, #0]
 800af72:	701a      	strb	r2, [r3, #0]
    data++;
 800af74:	683b      	ldr	r3, [r7, #0]
 800af76:	3301      	adds	r3, #1
 800af78:	603b      	str	r3, [r7, #0]
    switch( cmd )
 800af7a:	187b      	adds	r3, r7, r1
 800af7c:	781b      	ldrb	r3, [r3, #0]
 800af7e:	2bfe      	cmp	r3, #254	; 0xfe
 800af80:	d038      	beq.n	800aff4 <u8x8_cad_SendSequence+0x94>
 800af82:	dc48      	bgt.n	800b016 <u8x8_cad_SendSequence+0xb6>
 800af84:	2b19      	cmp	r3, #25
 800af86:	dc46      	bgt.n	800b016 <u8x8_cad_SendSequence+0xb6>
 800af88:	2b18      	cmp	r3, #24
 800af8a:	da29      	bge.n	800afe0 <u8x8_cad_SendSequence+0x80>
 800af8c:	2b16      	cmp	r3, #22
 800af8e:	dc02      	bgt.n	800af96 <u8x8_cad_SendSequence+0x36>
 800af90:	2b15      	cmp	r3, #21
 800af92:	da03      	bge.n	800af9c <u8x8_cad_SendSequence+0x3c>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 800af94:	e03f      	b.n	800b016 <u8x8_cad_SendSequence+0xb6>
    switch( cmd )
 800af96:	2b17      	cmp	r3, #23
 800af98:	d013      	beq.n	800afc2 <u8x8_cad_SendSequence+0x62>
	return;
 800af9a:	e03c      	b.n	800b016 <u8x8_cad_SendSequence+0xb6>
	  v = *data;
 800af9c:	683b      	ldr	r3, [r7, #0]
 800af9e:	781a      	ldrb	r2, [r3, #0]
 800afa0:	210e      	movs	r1, #14
 800afa2:	187b      	adds	r3, r7, r1
 800afa4:	701a      	strb	r2, [r3, #0]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	68dc      	ldr	r4, [r3, #12]
 800afaa:	187b      	adds	r3, r7, r1
 800afac:	781a      	ldrb	r2, [r3, #0]
 800afae:	230f      	movs	r3, #15
 800afb0:	18fb      	adds	r3, r7, r3
 800afb2:	7819      	ldrb	r1, [r3, #0]
 800afb4:	6878      	ldr	r0, [r7, #4]
 800afb6:	2300      	movs	r3, #0
 800afb8:	47a0      	blx	r4
	  data++;
 800afba:	683b      	ldr	r3, [r7, #0]
 800afbc:	3301      	adds	r3, #1
 800afbe:	603b      	str	r3, [r7, #0]
	  break;
 800afc0:	e028      	b.n	800b014 <u8x8_cad_SendSequence+0xb4>
	  v = *data;
 800afc2:	683b      	ldr	r3, [r7, #0]
 800afc4:	781a      	ldrb	r2, [r3, #0]
 800afc6:	210e      	movs	r1, #14
 800afc8:	187b      	adds	r3, r7, r1
 800afca:	701a      	strb	r2, [r3, #0]
	  u8x8_cad_SendData(u8x8, 1, &v);
 800afcc:	187a      	adds	r2, r7, r1
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	2101      	movs	r1, #1
 800afd2:	0018      	movs	r0, r3
 800afd4:	f7ff ff8d 	bl	800aef2 <u8x8_cad_SendData>
	  data++;
 800afd8:	683b      	ldr	r3, [r7, #0]
 800afda:	3301      	adds	r3, #1
 800afdc:	603b      	str	r3, [r7, #0]
	  break;
 800afde:	e019      	b.n	800b014 <u8x8_cad_SendSequence+0xb4>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	68dc      	ldr	r4, [r3, #12]
 800afe4:	230f      	movs	r3, #15
 800afe6:	18fb      	adds	r3, r7, r3
 800afe8:	7819      	ldrb	r1, [r3, #0]
 800afea:	6878      	ldr	r0, [r7, #4]
 800afec:	2300      	movs	r3, #0
 800afee:	2200      	movs	r2, #0
 800aff0:	47a0      	blx	r4
	  break;
 800aff2:	e00f      	b.n	800b014 <u8x8_cad_SendSequence+0xb4>
	  v = *data;
 800aff4:	683b      	ldr	r3, [r7, #0]
 800aff6:	781a      	ldrb	r2, [r3, #0]
 800aff8:	210e      	movs	r1, #14
 800affa:	187b      	adds	r3, r7, r1
 800affc:	701a      	strb	r2, [r3, #0]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 800affe:	187b      	adds	r3, r7, r1
 800b000:	781a      	ldrb	r2, [r3, #0]
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	2129      	movs	r1, #41	; 0x29
 800b006:	0018      	movs	r0, r3
 800b008:	f000 fa98 	bl	800b53c <u8x8_gpio_call>
	  data++;
 800b00c:	683b      	ldr	r3, [r7, #0]
 800b00e:	3301      	adds	r3, #1
 800b010:	603b      	str	r3, [r7, #0]
	  break;
 800b012:	46c0      	nop			; (mov r8, r8)
    cmd = *data;
 800b014:	e7a9      	b.n	800af6a <u8x8_cad_SendSequence+0xa>
	return;
 800b016:	46c0      	nop			; (mov r8, r8)
    }
  }
}
 800b018:	46bd      	mov	sp, r7
 800b01a:	b005      	add	sp, #20
 800b01c:	bd90      	pop	{r4, r7, pc}

0800b01e <u8x8_i2c_data_transfer>:
/* U8X8_MSG_BYTE_START_TRANSFER starts i2c transfer, U8X8_MSG_BYTE_END_TRANSFER stops transfer */
/* After transfer start, a full byte indicates command or data mode */

static void u8x8_i2c_data_transfer(u8x8_t *u8x8, uint8_t arg_int, void *arg_ptr) U8X8_NOINLINE;
static void u8x8_i2c_data_transfer(u8x8_t *u8x8, uint8_t arg_int, void *arg_ptr)
{
 800b01e:	b5b0      	push	{r4, r5, r7, lr}
 800b020:	b084      	sub	sp, #16
 800b022:	af00      	add	r7, sp, #0
 800b024:	60f8      	str	r0, [r7, #12]
 800b026:	607a      	str	r2, [r7, #4]
 800b028:	250b      	movs	r5, #11
 800b02a:	197b      	adds	r3, r7, r5
 800b02c:	1c0a      	adds	r2, r1, #0
 800b02e:	701a      	strb	r2, [r3, #0]
    u8x8_byte_StartTransfer(u8x8);    
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	0018      	movs	r0, r3
 800b034:	f7ff ff15 	bl	800ae62 <u8x8_byte_StartTransfer>
    u8x8_byte_SendByte(u8x8, 0x040);
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	2140      	movs	r1, #64	; 0x40
 800b03c:	0018      	movs	r0, r3
 800b03e:	f7ff fefe 	bl	800ae3e <u8x8_byte_SendByte>
    u8x8->byte_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, arg_int, arg_ptr);
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	691c      	ldr	r4, [r3, #16]
 800b046:	6879      	ldr	r1, [r7, #4]
 800b048:	197b      	adds	r3, r7, r5
 800b04a:	781a      	ldrb	r2, [r3, #0]
 800b04c:	68f8      	ldr	r0, [r7, #12]
 800b04e:	000b      	movs	r3, r1
 800b050:	2117      	movs	r1, #23
 800b052:	47a0      	blx	r4
    u8x8_byte_EndTransfer(u8x8);
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	0018      	movs	r0, r3
 800b058:	f7ff ff13 	bl	800ae82 <u8x8_byte_EndTransfer>
}
 800b05c:	46c0      	nop			; (mov r8, r8)
 800b05e:	46bd      	mov	sp, r7
 800b060:	b004      	add	sp, #16
 800b062:	bdb0      	pop	{r4, r5, r7, pc}

0800b064 <u8x8_cad_ssd13xx_fast_i2c>:
}


/* fast version with reduced data start/stops, issue 735 */
uint8_t u8x8_cad_ssd13xx_fast_i2c(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 800b064:	b5b0      	push	{r4, r5, r7, lr}
 800b066:	b086      	sub	sp, #24
 800b068:	af00      	add	r7, sp, #0
 800b06a:	60f8      	str	r0, [r7, #12]
 800b06c:	0008      	movs	r0, r1
 800b06e:	0011      	movs	r1, r2
 800b070:	607b      	str	r3, [r7, #4]
 800b072:	240b      	movs	r4, #11
 800b074:	193b      	adds	r3, r7, r4
 800b076:	1c02      	adds	r2, r0, #0
 800b078:	701a      	strb	r2, [r3, #0]
 800b07a:	230a      	movs	r3, #10
 800b07c:	18fb      	adds	r3, r7, r3
 800b07e:	1c0a      	adds	r2, r1, #0
 800b080:	701a      	strb	r2, [r3, #0]
  static uint8_t in_transfer = 0;
  uint8_t *p;
  switch(msg)
 800b082:	193b      	adds	r3, r7, r4
 800b084:	781b      	ldrb	r3, [r3, #0]
 800b086:	3b14      	subs	r3, #20
 800b088:	2b05      	cmp	r3, #5
 800b08a:	d900      	bls.n	800b08e <u8x8_cad_ssd13xx_fast_i2c+0x2a>
 800b08c:	e07b      	b.n	800b186 <u8x8_cad_ssd13xx_fast_i2c+0x122>
 800b08e:	009a      	lsls	r2, r3, #2
 800b090:	4b40      	ldr	r3, [pc, #256]	; (800b194 <u8x8_cad_ssd13xx_fast_i2c+0x130>)
 800b092:	18d3      	adds	r3, r2, r3
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	469f      	mov	pc, r3
  {
    case U8X8_MSG_CAD_SEND_CMD:
      /* improved version, takeover from ld7032 */
      /* assumes, that the args of a command is not longer than 31 bytes */
      /* speed improvement is about 4% compared to the classic version */
      if ( in_transfer != 0 )
 800b098:	4b3f      	ldr	r3, [pc, #252]	; (800b198 <u8x8_cad_ssd13xx_fast_i2c+0x134>)
 800b09a:	781b      	ldrb	r3, [r3, #0]
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d003      	beq.n	800b0a8 <u8x8_cad_ssd13xx_fast_i2c+0x44>
	 u8x8_byte_EndTransfer(u8x8); 
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	0018      	movs	r0, r3
 800b0a4:	f7ff feed 	bl	800ae82 <u8x8_byte_EndTransfer>
      
      u8x8_byte_StartTransfer(u8x8);
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	0018      	movs	r0, r3
 800b0ac:	f7ff fed9 	bl	800ae62 <u8x8_byte_StartTransfer>
      u8x8_byte_SendByte(u8x8, 0x000);	/* cmd byte for ssd13xx controller */
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	2100      	movs	r1, #0
 800b0b4:	0018      	movs	r0, r3
 800b0b6:	f7ff fec2 	bl	800ae3e <u8x8_byte_SendByte>
      u8x8_byte_SendByte(u8x8, arg_int);
 800b0ba:	230a      	movs	r3, #10
 800b0bc:	18fb      	adds	r3, r7, r3
 800b0be:	781a      	ldrb	r2, [r3, #0]
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	0011      	movs	r1, r2
 800b0c4:	0018      	movs	r0, r3
 800b0c6:	f7ff feba 	bl	800ae3e <u8x8_byte_SendByte>
      in_transfer = 1;
 800b0ca:	4b33      	ldr	r3, [pc, #204]	; (800b198 <u8x8_cad_ssd13xx_fast_i2c+0x134>)
 800b0cc:	2201      	movs	r2, #1
 800b0ce:	701a      	strb	r2, [r3, #0]
	//   u8x8_byte_StartTransfer(u8x8);
	//   u8x8_byte_SendByte(u8x8, 0x000);	/* cmd byte for ssd13xx controller */
	//   in_transfer = 1;
	// }
	//u8x8_byte_SendByte(u8x8, arg_int);
      break;
 800b0d0:	e05b      	b.n	800b18a <u8x8_cad_ssd13xx_fast_i2c+0x126>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SendByte(u8x8, arg_int);
 800b0d2:	230a      	movs	r3, #10
 800b0d4:	18fb      	adds	r3, r7, r3
 800b0d6:	781a      	ldrb	r2, [r3, #0]
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	0011      	movs	r1, r2
 800b0dc:	0018      	movs	r0, r3
 800b0de:	f7ff feae 	bl	800ae3e <u8x8_byte_SendByte>
      break;      
 800b0e2:	e052      	b.n	800b18a <u8x8_cad_ssd13xx_fast_i2c+0x126>
    case U8X8_MSG_CAD_SEND_DATA:
      if ( in_transfer != 0 )
 800b0e4:	4b2c      	ldr	r3, [pc, #176]	; (800b198 <u8x8_cad_ssd13xx_fast_i2c+0x134>)
 800b0e6:	781b      	ldrb	r3, [r3, #0]
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d003      	beq.n	800b0f4 <u8x8_cad_ssd13xx_fast_i2c+0x90>
	u8x8_byte_EndTransfer(u8x8); 
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	0018      	movs	r0, r3
 800b0f0:	f7ff fec7 	bl	800ae82 <u8x8_byte_EndTransfer>
      /* smaller streams, 32 seems to be the limit... */
      /* I guess this is related to the size of the Wire buffers in Arduino */
      /* Unfortunately, this can not be handled in the byte level drivers, */
      /* so this is done here. Even further, only 24 bytes will be sent, */
      /* because there will be another byte (DC) required during the transfer */
      p = arg_ptr;
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	617b      	str	r3, [r7, #20]
       while( arg_int > 24 )
 800b0f8:	e00e      	b.n	800b118 <u8x8_cad_ssd13xx_fast_i2c+0xb4>
      {
	u8x8_i2c_data_transfer(u8x8, 24, p);
 800b0fa:	697a      	ldr	r2, [r7, #20]
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	2118      	movs	r1, #24
 800b100:	0018      	movs	r0, r3
 800b102:	f7ff ff8c 	bl	800b01e <u8x8_i2c_data_transfer>
	arg_int-=24;
 800b106:	220a      	movs	r2, #10
 800b108:	18bb      	adds	r3, r7, r2
 800b10a:	18ba      	adds	r2, r7, r2
 800b10c:	7812      	ldrb	r2, [r2, #0]
 800b10e:	3a18      	subs	r2, #24
 800b110:	701a      	strb	r2, [r3, #0]
	p+=24;
 800b112:	697b      	ldr	r3, [r7, #20]
 800b114:	3318      	adds	r3, #24
 800b116:	617b      	str	r3, [r7, #20]
       while( arg_int > 24 )
 800b118:	210a      	movs	r1, #10
 800b11a:	187b      	adds	r3, r7, r1
 800b11c:	781b      	ldrb	r3, [r3, #0]
 800b11e:	2b18      	cmp	r3, #24
 800b120:	d8eb      	bhi.n	800b0fa <u8x8_cad_ssd13xx_fast_i2c+0x96>
      }
      u8x8_i2c_data_transfer(u8x8, arg_int, p);
 800b122:	697a      	ldr	r2, [r7, #20]
 800b124:	187b      	adds	r3, r7, r1
 800b126:	7819      	ldrb	r1, [r3, #0]
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	0018      	movs	r0, r3
 800b12c:	f7ff ff77 	bl	800b01e <u8x8_i2c_data_transfer>
      in_transfer = 0;
 800b130:	4b19      	ldr	r3, [pc, #100]	; (800b198 <u8x8_cad_ssd13xx_fast_i2c+0x134>)
 800b132:	2200      	movs	r2, #0
 800b134:	701a      	strb	r2, [r3, #0]
      break;
 800b136:	e028      	b.n	800b18a <u8x8_cad_ssd13xx_fast_i2c+0x126>
    case U8X8_MSG_CAD_INIT:
      /* apply default i2c adr if required so that the start transfer msg can use this */
      if ( u8x8->i2c_address == 255 )
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	2224      	movs	r2, #36	; 0x24
 800b13c:	5c9b      	ldrb	r3, [r3, r2]
 800b13e:	2bff      	cmp	r3, #255	; 0xff
 800b140:	d103      	bne.n	800b14a <u8x8_cad_ssd13xx_fast_i2c+0xe6>
	u8x8->i2c_address = 0x078;
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	2224      	movs	r2, #36	; 0x24
 800b146:	2178      	movs	r1, #120	; 0x78
 800b148:	5499      	strb	r1, [r3, r2]
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	691c      	ldr	r4, [r3, #16]
 800b14e:	687d      	ldr	r5, [r7, #4]
 800b150:	230a      	movs	r3, #10
 800b152:	18fb      	adds	r3, r7, r3
 800b154:	781a      	ldrb	r2, [r3, #0]
 800b156:	230b      	movs	r3, #11
 800b158:	18fb      	adds	r3, r7, r3
 800b15a:	7819      	ldrb	r1, [r3, #0]
 800b15c:	68f8      	ldr	r0, [r7, #12]
 800b15e:	002b      	movs	r3, r5
 800b160:	47a0      	blx	r4
 800b162:	0003      	movs	r3, r0
 800b164:	e012      	b.n	800b18c <u8x8_cad_ssd13xx_fast_i2c+0x128>
    case U8X8_MSG_CAD_START_TRANSFER:
      in_transfer = 0;
 800b166:	4b0c      	ldr	r3, [pc, #48]	; (800b198 <u8x8_cad_ssd13xx_fast_i2c+0x134>)
 800b168:	2200      	movs	r2, #0
 800b16a:	701a      	strb	r2, [r3, #0]
      break;
 800b16c:	e00d      	b.n	800b18a <u8x8_cad_ssd13xx_fast_i2c+0x126>
    case U8X8_MSG_CAD_END_TRANSFER:
      if ( in_transfer != 0 )
 800b16e:	4b0a      	ldr	r3, [pc, #40]	; (800b198 <u8x8_cad_ssd13xx_fast_i2c+0x134>)
 800b170:	781b      	ldrb	r3, [r3, #0]
 800b172:	2b00      	cmp	r3, #0
 800b174:	d003      	beq.n	800b17e <u8x8_cad_ssd13xx_fast_i2c+0x11a>
	u8x8_byte_EndTransfer(u8x8); 
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	0018      	movs	r0, r3
 800b17a:	f7ff fe82 	bl	800ae82 <u8x8_byte_EndTransfer>
      in_transfer = 0;
 800b17e:	4b06      	ldr	r3, [pc, #24]	; (800b198 <u8x8_cad_ssd13xx_fast_i2c+0x134>)
 800b180:	2200      	movs	r2, #0
 800b182:	701a      	strb	r2, [r3, #0]
      break;
 800b184:	e001      	b.n	800b18a <u8x8_cad_ssd13xx_fast_i2c+0x126>
    default:
      return 0;
 800b186:	2300      	movs	r3, #0
 800b188:	e000      	b.n	800b18c <u8x8_cad_ssd13xx_fast_i2c+0x128>
  }
  return 1;
 800b18a:	2301      	movs	r3, #1
}
 800b18c:	0018      	movs	r0, r3
 800b18e:	46bd      	mov	sp, r7
 800b190:	b006      	add	sp, #24
 800b192:	bdb0      	pop	{r4, r5, r7, pc}
 800b194:	08013658 	.word	0x08013658
 800b198:	20000660 	.word	0x20000660

0800b19c <u8x8_d_ssd1306_sh1106_generic>:
  U8X8_END_TRANSFER(),             	/* disable chip */
  U8X8_END()             			/* end of sequence */
};

static uint8_t u8x8_d_ssd1306_sh1106_generic(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 800b19c:	b590      	push	{r4, r7, lr}
 800b19e:	b087      	sub	sp, #28
 800b1a0:	af00      	add	r7, sp, #0
 800b1a2:	60f8      	str	r0, [r7, #12]
 800b1a4:	0008      	movs	r0, r1
 800b1a6:	0011      	movs	r1, r2
 800b1a8:	607b      	str	r3, [r7, #4]
 800b1aa:	240b      	movs	r4, #11
 800b1ac:	193b      	adds	r3, r7, r4
 800b1ae:	1c02      	adds	r2, r0, #0
 800b1b0:	701a      	strb	r2, [r3, #0]
 800b1b2:	230a      	movs	r3, #10
 800b1b4:	18fb      	adds	r3, r7, r3
 800b1b6:	1c0a      	adds	r2, r1, #0
 800b1b8:	701a      	strb	r2, [r3, #0]
  uint8_t x, c;
  uint8_t *ptr;
  switch(msg)
 800b1ba:	193b      	adds	r3, r7, r4
 800b1bc:	781b      	ldrb	r3, [r3, #0]
 800b1be:	2b0f      	cmp	r3, #15
 800b1c0:	d052      	beq.n	800b268 <u8x8_d_ssd1306_sh1106_generic+0xcc>
 800b1c2:	dd00      	ble.n	800b1c6 <u8x8_d_ssd1306_sh1106_generic+0x2a>
 800b1c4:	e0ac      	b.n	800b320 <u8x8_d_ssd1306_sh1106_generic+0x184>
 800b1c6:	2b0e      	cmp	r3, #14
 800b1c8:	d038      	beq.n	800b23c <u8x8_d_ssd1306_sh1106_generic+0xa0>
 800b1ca:	dd00      	ble.n	800b1ce <u8x8_d_ssd1306_sh1106_generic+0x32>
 800b1cc:	e0a8      	b.n	800b320 <u8x8_d_ssd1306_sh1106_generic+0x184>
 800b1ce:	2b0b      	cmp	r3, #11
 800b1d0:	d002      	beq.n	800b1d8 <u8x8_d_ssd1306_sh1106_generic+0x3c>
 800b1d2:	2b0d      	cmp	r3, #13
 800b1d4:	d013      	beq.n	800b1fe <u8x8_d_ssd1306_sh1106_generic+0x62>
 800b1d6:	e0a3      	b.n	800b320 <u8x8_d_ssd1306_sh1106_generic+0x184>
      u8x8_d_helper_display_init(u8x8);
      u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_init_seq);    
      break;
    */
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 800b1d8:	230a      	movs	r3, #10
 800b1da:	18fb      	adds	r3, r7, r3
 800b1dc:	781b      	ldrb	r3, [r3, #0]
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d106      	bne.n	800b1f0 <u8x8_d_ssd1306_sh1106_generic+0x54>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_powersave0_seq);
 800b1e2:	4a53      	ldr	r2, [pc, #332]	; (800b330 <u8x8_d_ssd1306_sh1106_generic+0x194>)
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	0011      	movs	r1, r2
 800b1e8:	0018      	movs	r0, r3
 800b1ea:	f7ff feb9 	bl	800af60 <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_powersave1_seq);
      break;
 800b1ee:	e099      	b.n	800b324 <u8x8_d_ssd1306_sh1106_generic+0x188>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_powersave1_seq);
 800b1f0:	4a50      	ldr	r2, [pc, #320]	; (800b334 <u8x8_d_ssd1306_sh1106_generic+0x198>)
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	0011      	movs	r1, r2
 800b1f6:	0018      	movs	r0, r3
 800b1f8:	f7ff feb2 	bl	800af60 <u8x8_cad_SendSequence>
      break;
 800b1fc:	e092      	b.n	800b324 <u8x8_d_ssd1306_sh1106_generic+0x188>
    case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
      if ( arg_int == 0 )
 800b1fe:	230a      	movs	r3, #10
 800b200:	18fb      	adds	r3, r7, r3
 800b202:	781b      	ldrb	r3, [r3, #0]
 800b204:	2b00      	cmp	r3, #0
 800b206:	d10c      	bne.n	800b222 <u8x8_d_ssd1306_sh1106_generic+0x86>
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_flip0_seq);
 800b208:	4a4b      	ldr	r2, [pc, #300]	; (800b338 <u8x8_d_ssd1306_sh1106_generic+0x19c>)
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	0011      	movs	r1, r2
 800b20e:	0018      	movs	r0, r3
 800b210:	f7ff fea6 	bl	800af60 <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->default_x_offset;
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	7c99      	ldrb	r1, [r3, #18]
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	2222      	movs	r2, #34	; 0x22
 800b21e:	5499      	strb	r1, [r3, r2]
      else
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_flip1_seq);
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
      }
      break;
 800b220:	e080      	b.n	800b324 <u8x8_d_ssd1306_sh1106_generic+0x188>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_flip1_seq);
 800b222:	4a46      	ldr	r2, [pc, #280]	; (800b33c <u8x8_d_ssd1306_sh1106_generic+0x1a0>)
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	0011      	movs	r1, r2
 800b228:	0018      	movs	r0, r3
 800b22a:	f7ff fe99 	bl	800af60 <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	7cd9      	ldrb	r1, [r3, #19]
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	2222      	movs	r2, #34	; 0x22
 800b238:	5499      	strb	r1, [r3, r2]
      break;
 800b23a:	e073      	b.n	800b324 <u8x8_d_ssd1306_sh1106_generic+0x188>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	0018      	movs	r0, r3
 800b240:	f7ff fe6e 	bl	800af20 <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x081 );
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	2181      	movs	r1, #129	; 0x81
 800b248:	0018      	movs	r0, r3
 800b24a:	f7ff fe2a 	bl	800aea2 <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int );	/* ssd1306 has range from 0 to 255 */
 800b24e:	230a      	movs	r3, #10
 800b250:	18fb      	adds	r3, r7, r3
 800b252:	781a      	ldrb	r2, [r3, #0]
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	0011      	movs	r1, r2
 800b258:	0018      	movs	r0, r3
 800b25a:	f7ff fe36 	bl	800aeca <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	0018      	movs	r0, r3
 800b262:	f7ff fe6d 	bl	800af40 <u8x8_cad_EndTransfer>
      break;
 800b266:	e05d      	b.n	800b324 <u8x8_d_ssd1306_sh1106_generic+0x188>
#endif
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	0018      	movs	r0, r3
 800b26c:	f7ff fe58 	bl	800af20 <u8x8_cad_StartTransfer>
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;    
 800b270:	2417      	movs	r4, #23
 800b272:	193b      	adds	r3, r7, r4
 800b274:	687a      	ldr	r2, [r7, #4]
 800b276:	7952      	ldrb	r2, [r2, #5]
 800b278:	701a      	strb	r2, [r3, #0]
      x *= 8;
 800b27a:	193b      	adds	r3, r7, r4
 800b27c:	193a      	adds	r2, r7, r4
 800b27e:	7812      	ldrb	r2, [r2, #0]
 800b280:	00d2      	lsls	r2, r2, #3
 800b282:	701a      	strb	r2, [r3, #0]
      x += u8x8->x_offset;
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	2222      	movs	r2, #34	; 0x22
 800b288:	5c99      	ldrb	r1, [r3, r2]
 800b28a:	193b      	adds	r3, r7, r4
 800b28c:	193a      	adds	r2, r7, r4
 800b28e:	7812      	ldrb	r2, [r2, #0]
 800b290:	188a      	adds	r2, r1, r2
 800b292:	701a      	strb	r2, [r3, #0]
    
      u8x8_cad_SendCmd(u8x8, 0x040 );	/* set line offset to 0 */
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	2140      	movs	r1, #64	; 0x40
 800b298:	0018      	movs	r0, r3
 800b29a:	f7ff fe02 	bl	800aea2 <u8x8_cad_SendCmd>
    
      u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 800b29e:	193b      	adds	r3, r7, r4
 800b2a0:	781b      	ldrb	r3, [r3, #0]
 800b2a2:	091b      	lsrs	r3, r3, #4
 800b2a4:	b2db      	uxtb	r3, r3
 800b2a6:	2210      	movs	r2, #16
 800b2a8:	4313      	orrs	r3, r2
 800b2aa:	b2da      	uxtb	r2, r3
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	0011      	movs	r1, r2
 800b2b0:	0018      	movs	r0, r3
 800b2b2:	f7ff fdf6 	bl	800aea2 <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, 0x000 | ((x&15)));					/* probably wrong, should be SendCmd */
 800b2b6:	193b      	adds	r3, r7, r4
 800b2b8:	781b      	ldrb	r3, [r3, #0]
 800b2ba:	220f      	movs	r2, #15
 800b2bc:	4013      	ands	r3, r2
 800b2be:	b2da      	uxtb	r2, r3
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	0011      	movs	r1, r2
 800b2c4:	0018      	movs	r0, r3
 800b2c6:	f7ff fe00 	bl	800aeca <u8x8_cad_SendArg>
      u8x8_cad_SendArg(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos));	/* probably wrong, should be SendCmd */
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	799b      	ldrb	r3, [r3, #6]
 800b2ce:	2250      	movs	r2, #80	; 0x50
 800b2d0:	4252      	negs	r2, r2
 800b2d2:	4313      	orrs	r3, r2
 800b2d4:	b2da      	uxtb	r2, r3
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	0011      	movs	r1, r2
 800b2da:	0018      	movs	r0, r3
 800b2dc:	f7ff fdf5 	bl	800aeca <u8x8_cad_SendArg>

    
      do
      {
	c = ((u8x8_tile_t *)arg_ptr)->cnt;
 800b2e0:	2116      	movs	r1, #22
 800b2e2:	187b      	adds	r3, r7, r1
 800b2e4:	687a      	ldr	r2, [r7, #4]
 800b2e6:	7912      	ldrb	r2, [r2, #4]
 800b2e8:	701a      	strb	r2, [r3, #0]
	ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	613b      	str	r3, [r7, #16]
	u8x8_cad_SendData(u8x8, c*8, ptr); 	/* note: SendData can not handle more than 255 bytes */
 800b2f0:	187b      	adds	r3, r7, r1
 800b2f2:	781b      	ldrb	r3, [r3, #0]
 800b2f4:	00db      	lsls	r3, r3, #3
 800b2f6:	b2d9      	uxtb	r1, r3
 800b2f8:	693a      	ldr	r2, [r7, #16]
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	0018      	movs	r0, r3
 800b2fe:	f7ff fdf8 	bl	800aef2 <u8x8_cad_SendData>
	  u8x8_cad_SendData(u8x8, 8, ptr);
	  ptr += 8;
	  c--;
	} while( c > 0 );
	*/
	arg_int--;
 800b302:	210a      	movs	r1, #10
 800b304:	187b      	adds	r3, r7, r1
 800b306:	781a      	ldrb	r2, [r3, #0]
 800b308:	187b      	adds	r3, r7, r1
 800b30a:	3a01      	subs	r2, #1
 800b30c:	701a      	strb	r2, [r3, #0]
      } while( arg_int > 0 );
 800b30e:	187b      	adds	r3, r7, r1
 800b310:	781b      	ldrb	r3, [r3, #0]
 800b312:	2b00      	cmp	r3, #0
 800b314:	d1e4      	bne.n	800b2e0 <u8x8_d_ssd1306_sh1106_generic+0x144>
      
      u8x8_cad_EndTransfer(u8x8);
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	0018      	movs	r0, r3
 800b31a:	f7ff fe11 	bl	800af40 <u8x8_cad_EndTransfer>
      break;
 800b31e:	e001      	b.n	800b324 <u8x8_d_ssd1306_sh1106_generic+0x188>
    default:
      return 0;
 800b320:	2300      	movs	r3, #0
 800b322:	e000      	b.n	800b326 <u8x8_d_ssd1306_sh1106_generic+0x18a>
  }
  return 1;
 800b324:	2301      	movs	r3, #1
}
 800b326:	0018      	movs	r0, r3
 800b328:	46bd      	mov	sp, r7
 800b32a:	b007      	add	sp, #28
 800b32c:	bd90      	pop	{r4, r7, pc}
 800b32e:	46c0      	nop			; (mov r8, r8)
 800b330:	080136a8 	.word	0x080136a8
 800b334:	080136b0 	.word	0x080136b0
 800b338:	080136b8 	.word	0x080136b8
 800b33c:	080136c0 	.word	0x080136c0

0800b340 <u8x8_d_ssd1306_128x64_noname>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_ssd1306_128x64_noname(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 800b340:	b5b0      	push	{r4, r5, r7, lr}
 800b342:	b084      	sub	sp, #16
 800b344:	af00      	add	r7, sp, #0
 800b346:	60f8      	str	r0, [r7, #12]
 800b348:	0008      	movs	r0, r1
 800b34a:	0011      	movs	r1, r2
 800b34c:	607b      	str	r3, [r7, #4]
 800b34e:	250b      	movs	r5, #11
 800b350:	197b      	adds	r3, r7, r5
 800b352:	1c02      	adds	r2, r0, #0
 800b354:	701a      	strb	r2, [r3, #0]
 800b356:	200a      	movs	r0, #10
 800b358:	183b      	adds	r3, r7, r0
 800b35a:	1c0a      	adds	r2, r1, #0
 800b35c:	701a      	strb	r2, [r3, #0]
    
  if ( u8x8_d_ssd1306_sh1106_generic(u8x8, msg, arg_int, arg_ptr) != 0 )
 800b35e:	687c      	ldr	r4, [r7, #4]
 800b360:	183b      	adds	r3, r7, r0
 800b362:	781a      	ldrb	r2, [r3, #0]
 800b364:	197b      	adds	r3, r7, r5
 800b366:	7819      	ldrb	r1, [r3, #0]
 800b368:	68f8      	ldr	r0, [r7, #12]
 800b36a:	0023      	movs	r3, r4
 800b36c:	f7ff ff16 	bl	800b19c <u8x8_d_ssd1306_sh1106_generic>
 800b370:	1e03      	subs	r3, r0, #0
 800b372:	d001      	beq.n	800b378 <u8x8_d_ssd1306_128x64_noname+0x38>
    return 1;
 800b374:	2301      	movs	r3, #1
 800b376:	e01b      	b.n	800b3b0 <u8x8_d_ssd1306_128x64_noname+0x70>
  
  switch(msg)
 800b378:	230b      	movs	r3, #11
 800b37a:	18fb      	adds	r3, r7, r3
 800b37c:	781b      	ldrb	r3, [r3, #0]
 800b37e:	2b09      	cmp	r3, #9
 800b380:	d00c      	beq.n	800b39c <u8x8_d_ssd1306_128x64_noname+0x5c>
 800b382:	2b0a      	cmp	r3, #10
 800b384:	d111      	bne.n	800b3aa <u8x8_d_ssd1306_128x64_noname+0x6a>
  {
    case U8X8_MSG_DISPLAY_INIT:
      u8x8_d_helper_display_init(u8x8);
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	0018      	movs	r0, r3
 800b38a:	f000 f82b 	bl	800b3e4 <u8x8_d_helper_display_init>
      u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_init_seq);    
 800b38e:	4a0a      	ldr	r2, [pc, #40]	; (800b3b8 <u8x8_d_ssd1306_128x64_noname+0x78>)
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	0011      	movs	r1, r2
 800b394:	0018      	movs	r0, r3
 800b396:	f7ff fde3 	bl	800af60 <u8x8_cad_SendSequence>
      break;
 800b39a:	e008      	b.n	800b3ae <u8x8_d_ssd1306_128x64_noname+0x6e>
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_ssd1306_128x64_noname_display_info);
 800b39c:	4a07      	ldr	r2, [pc, #28]	; (800b3bc <u8x8_d_ssd1306_128x64_noname+0x7c>)
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	0011      	movs	r1, r2
 800b3a2:	0018      	movs	r0, r3
 800b3a4:	f000 f80c 	bl	800b3c0 <u8x8_d_helper_display_setup_memory>
      break;
 800b3a8:	e001      	b.n	800b3ae <u8x8_d_ssd1306_128x64_noname+0x6e>
    default:
      return 0;
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	e000      	b.n	800b3b0 <u8x8_d_ssd1306_128x64_noname+0x70>
  }
  return 1;
 800b3ae:	2301      	movs	r3, #1
}
 800b3b0:	0018      	movs	r0, r3
 800b3b2:	46bd      	mov	sp, r7
 800b3b4:	b004      	add	sp, #16
 800b3b6:	bdb0      	pop	{r4, r5, r7, pc}
 800b3b8:	08013670 	.word	0x08013670
 800b3bc:	080136c8 	.word	0x080136c8

0800b3c0 <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 800b3c0:	b580      	push	{r7, lr}
 800b3c2:	b082      	sub	sp, #8
 800b3c4:	af00      	add	r7, sp, #0
 800b3c6:	6078      	str	r0, [r7, #4]
 800b3c8:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	683a      	ldr	r2, [r7, #0]
 800b3ce:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	7c99      	ldrb	r1, [r3, #18]
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	2222      	movs	r2, #34	; 0x22
 800b3da:	5499      	strb	r1, [r3, r2]
}
 800b3dc:	46c0      	nop			; (mov r8, r8)
 800b3de:	46bd      	mov	sp, r7
 800b3e0:	b002      	add	sp, #8
 800b3e2:	bd80      	pop	{r7, pc}

0800b3e4 <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 800b3e4:	b590      	push	{r4, r7, lr}
 800b3e6:	b083      	sub	sp, #12
 800b3e8:	af00      	add	r7, sp, #0
 800b3ea:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	695c      	ldr	r4, [r3, #20]
 800b3f0:	6878      	ldr	r0, [r7, #4]
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	2200      	movs	r2, #0
 800b3f6:	2128      	movs	r1, #40	; 0x28
 800b3f8:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);              /* this will also call U8X8_MSG_BYTE_INIT, byte init will NOT call GPIO_INIT */
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	68dc      	ldr	r4, [r3, #12]
 800b3fe:	6878      	ldr	r0, [r7, #4]
 800b400:	2300      	movs	r3, #0
 800b402:	2200      	movs	r2, #0
 800b404:	2114      	movs	r1, #20
 800b406:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	2201      	movs	r2, #1
 800b40c:	214b      	movs	r1, #75	; 0x4b
 800b40e:	0018      	movs	r0, r3
 800b410:	f000 f894 	bl	800b53c <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	791a      	ldrb	r2, [r3, #4]
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	2129      	movs	r1, #41	; 0x29
 800b41e:	0018      	movs	r0, r3
 800b420:	f000 f88c 	bl	800b53c <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	2200      	movs	r2, #0
 800b428:	214b      	movs	r1, #75	; 0x4b
 800b42a:	0018      	movs	r0, r3
 800b42c:	f000 f886 	bl	800b53c <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	791a      	ldrb	r2, [r3, #4]
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	2129      	movs	r1, #41	; 0x29
 800b43a:	0018      	movs	r0, r3
 800b43c:	f000 f87e 	bl	800b53c <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	2201      	movs	r2, #1
 800b444:	214b      	movs	r1, #75	; 0x4b
 800b446:	0018      	movs	r0, r3
 800b448:	f000 f878 	bl	800b53c <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	795a      	ldrb	r2, [r3, #5]
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	2129      	movs	r1, #41	; 0x29
 800b456:	0018      	movs	r0, r3
 800b458:	f000 f870 	bl	800b53c <u8x8_gpio_call>
}    
 800b45c:	46c0      	nop			; (mov r8, r8)
 800b45e:	46bd      	mov	sp, r7
 800b460:	b003      	add	sp, #12
 800b462:	bd90      	pop	{r4, r7, pc}

0800b464 <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 800b464:	b590      	push	{r4, r7, lr}
 800b466:	b085      	sub	sp, #20
 800b468:	af00      	add	r7, sp, #0
 800b46a:	6078      	str	r0, [r7, #4]
 800b46c:	000c      	movs	r4, r1
 800b46e:	0010      	movs	r0, r2
 800b470:	0019      	movs	r1, r3
 800b472:	1cfb      	adds	r3, r7, #3
 800b474:	1c22      	adds	r2, r4, #0
 800b476:	701a      	strb	r2, [r3, #0]
 800b478:	1cbb      	adds	r3, r7, #2
 800b47a:	1c02      	adds	r2, r0, #0
 800b47c:	701a      	strb	r2, [r3, #0]
 800b47e:	1c7b      	adds	r3, r7, #1
 800b480:	1c0a      	adds	r2, r1, #0
 800b482:	701a      	strb	r2, [r3, #0]
  u8x8_tile_t tile;
  tile.x_pos = x;
 800b484:	2108      	movs	r1, #8
 800b486:	187b      	adds	r3, r7, r1
 800b488:	1cfa      	adds	r2, r7, #3
 800b48a:	7812      	ldrb	r2, [r2, #0]
 800b48c:	715a      	strb	r2, [r3, #5]
  tile.y_pos = y;
 800b48e:	187b      	adds	r3, r7, r1
 800b490:	1cba      	adds	r2, r7, #2
 800b492:	7812      	ldrb	r2, [r2, #0]
 800b494:	719a      	strb	r2, [r3, #6]
  tile.cnt = cnt;
 800b496:	187b      	adds	r3, r7, r1
 800b498:	1c7a      	adds	r2, r7, #1
 800b49a:	7812      	ldrb	r2, [r2, #0]
 800b49c:	711a      	strb	r2, [r3, #4]
  tile.tile_ptr = tile_ptr;
 800b49e:	187b      	adds	r3, r7, r1
 800b4a0:	6a3a      	ldr	r2, [r7, #32]
 800b4a2:	601a      	str	r2, [r3, #0]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	689c      	ldr	r4, [r3, #8]
 800b4a8:	187b      	adds	r3, r7, r1
 800b4aa:	6878      	ldr	r0, [r7, #4]
 800b4ac:	2201      	movs	r2, #1
 800b4ae:	210f      	movs	r1, #15
 800b4b0:	47a0      	blx	r4
 800b4b2:	0003      	movs	r3, r0
}
 800b4b4:	0018      	movs	r0, r3
 800b4b6:	46bd      	mov	sp, r7
 800b4b8:	b005      	add	sp, #20
 800b4ba:	bd90      	pop	{r4, r7, pc}

0800b4bc <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 800b4bc:	b590      	push	{r4, r7, lr}
 800b4be:	b083      	sub	sp, #12
 800b4c0:	af00      	add	r7, sp, #0
 800b4c2:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	689c      	ldr	r4, [r3, #8]
 800b4c8:	6878      	ldr	r0, [r7, #4]
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	2200      	movs	r2, #0
 800b4ce:	2109      	movs	r1, #9
 800b4d0:	47a0      	blx	r4
}
 800b4d2:	46c0      	nop			; (mov r8, r8)
 800b4d4:	46bd      	mov	sp, r7
 800b4d6:	b003      	add	sp, #12
 800b4d8:	bd90      	pop	{r4, r7, pc}

0800b4da <u8x8_InitDisplay>:
  In some cases it is not required to init the display (for example if the display is already running, but the controller comes out of deep sleep mode).
  Then InitDisplay can be skipped, but u8x8_InitInterface()  (== u8x8_gpio_Init() and u8x8_cad_Init()) need to be executed.

*/
void u8x8_InitDisplay(u8x8_t *u8x8)
{
 800b4da:	b590      	push	{r4, r7, lr}
 800b4dc:	b083      	sub	sp, #12
 800b4de:	af00      	add	r7, sp, #0
 800b4e0:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);       /* this will call u8x8_d_helper_display_init() and send the init seqence to the display */
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	689c      	ldr	r4, [r3, #8]
 800b4e6:	6878      	ldr	r0, [r7, #4]
 800b4e8:	2300      	movs	r3, #0
 800b4ea:	2200      	movs	r2, #0
 800b4ec:	210a      	movs	r1, #10
 800b4ee:	47a0      	blx	r4
  /* u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, 0, NULL);  */ /* It would make sense to call flip mode 0 here after U8X8_MSG_DISPLAY_INIT */
}
 800b4f0:	46c0      	nop			; (mov r8, r8)
 800b4f2:	46bd      	mov	sp, r7
 800b4f4:	b003      	add	sp, #12
 800b4f6:	bd90      	pop	{r4, r7, pc}

0800b4f8 <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 800b4f8:	b590      	push	{r4, r7, lr}
 800b4fa:	b083      	sub	sp, #12
 800b4fc:	af00      	add	r7, sp, #0
 800b4fe:	6078      	str	r0, [r7, #4]
 800b500:	000a      	movs	r2, r1
 800b502:	1cfb      	adds	r3, r7, #3
 800b504:	701a      	strb	r2, [r3, #0]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	689c      	ldr	r4, [r3, #8]
 800b50a:	1cfb      	adds	r3, r7, #3
 800b50c:	781a      	ldrb	r2, [r3, #0]
 800b50e:	6878      	ldr	r0, [r7, #4]
 800b510:	2300      	movs	r3, #0
 800b512:	210b      	movs	r1, #11
 800b514:	47a0      	blx	r4
}
 800b516:	46c0      	nop			; (mov r8, r8)
 800b518:	46bd      	mov	sp, r7
 800b51a:	b003      	add	sp, #12
 800b51c:	bd90      	pop	{r4, r7, pc}

0800b51e <u8x8_RefreshDisplay>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
}

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 800b51e:	b590      	push	{r4, r7, lr}
 800b520:	b083      	sub	sp, #12
 800b522:	af00      	add	r7, sp, #0
 800b524:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	689c      	ldr	r4, [r3, #8]
 800b52a:	6878      	ldr	r0, [r7, #4]
 800b52c:	2300      	movs	r3, #0
 800b52e:	2200      	movs	r2, #0
 800b530:	2110      	movs	r1, #16
 800b532:	47a0      	blx	r4
}
 800b534:	46c0      	nop			; (mov r8, r8)
 800b536:	46bd      	mov	sp, r7
 800b538:	b003      	add	sp, #12
 800b53a:	bd90      	pop	{r4, r7, pc}

0800b53c <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 800b53c:	b590      	push	{r4, r7, lr}
 800b53e:	b083      	sub	sp, #12
 800b540:	af00      	add	r7, sp, #0
 800b542:	6078      	str	r0, [r7, #4]
 800b544:	0008      	movs	r0, r1
 800b546:	0011      	movs	r1, r2
 800b548:	1cfb      	adds	r3, r7, #3
 800b54a:	1c02      	adds	r2, r0, #0
 800b54c:	701a      	strb	r2, [r3, #0]
 800b54e:	1cbb      	adds	r3, r7, #2
 800b550:	1c0a      	adds	r2, r1, #0
 800b552:	701a      	strb	r2, [r3, #0]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	695c      	ldr	r4, [r3, #20]
 800b558:	1cbb      	adds	r3, r7, #2
 800b55a:	781a      	ldrb	r2, [r3, #0]
 800b55c:	1cfb      	adds	r3, r7, #3
 800b55e:	7819      	ldrb	r1, [r3, #0]
 800b560:	6878      	ldr	r0, [r7, #4]
 800b562:	2300      	movs	r3, #0
 800b564:	47a0      	blx	r4
}
 800b566:	46c0      	nop			; (mov r8, r8)
 800b568:	46bd      	mov	sp, r7
 800b56a:	b003      	add	sp, #12
 800b56c:	bd90      	pop	{r4, r7, pc}

0800b56e <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 800b56e:	b580      	push	{r7, lr}
 800b570:	b084      	sub	sp, #16
 800b572:	af00      	add	r7, sp, #0
 800b574:	60f8      	str	r0, [r7, #12]
 800b576:	0008      	movs	r0, r1
 800b578:	0011      	movs	r1, r2
 800b57a:	607b      	str	r3, [r7, #4]
 800b57c:	230b      	movs	r3, #11
 800b57e:	18fb      	adds	r3, r7, r3
 800b580:	1c02      	adds	r2, r0, #0
 800b582:	701a      	strb	r2, [r3, #0]
 800b584:	230a      	movs	r3, #10
 800b586:	18fb      	adds	r3, r7, r3
 800b588:	1c0a      	adds	r2, r1, #0
 800b58a:	701a      	strb	r2, [r3, #0]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 800b58c:	2300      	movs	r3, #0
}
 800b58e:	0018      	movs	r0, r3
 800b590:	46bd      	mov	sp, r7
 800b592:	b004      	add	sp, #16
 800b594:	bd80      	pop	{r7, pc}
	...

0800b598 <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 800b598:	b580      	push	{r7, lr}
 800b59a:	b082      	sub	sp, #8
 800b59c:	af00      	add	r7, sp, #0
 800b59e:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	2200      	movs	r2, #0
 800b5a4:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	4a10      	ldr	r2, [pc, #64]	; (800b5ec <u8x8_SetupDefaults+0x54>)
 800b5aa:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	4a0f      	ldr	r2, [pc, #60]	; (800b5ec <u8x8_SetupDefaults+0x54>)
 800b5b0:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	4a0d      	ldr	r2, [pc, #52]	; (800b5ec <u8x8_SetupDefaults+0x54>)
 800b5b6:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	4a0c      	ldr	r2, [pc, #48]	; (800b5ec <u8x8_SetupDefaults+0x54>)
 800b5bc:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	2223      	movs	r2, #35	; 0x23
 800b5c2:	2100      	movs	r1, #0
 800b5c4:	5499      	strb	r1, [r3, r2]
    //u8x8->device_address = 0;
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	2226      	movs	r2, #38	; 0x26
 800b5ca:	2100      	movs	r1, #0
 800b5cc:	5499      	strb	r1, [r3, r2]
    u8x8->bus_clock = 0;		/* issue 769 */
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	2200      	movs	r2, #0
 800b5d2:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	2224      	movs	r2, #36	; 0x24
 800b5d8:	21ff      	movs	r1, #255	; 0xff
 800b5da:	5499      	strb	r1, [r3, r2]
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	2228      	movs	r2, #40	; 0x28
 800b5e0:	21ff      	movs	r1, #255	; 0xff
 800b5e2:	5499      	strb	r1, [r3, r2]
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 800b5e4:	46c0      	nop			; (mov r8, r8)
 800b5e6:	46bd      	mov	sp, r7
 800b5e8:	b002      	add	sp, #8
 800b5ea:	bd80      	pop	{r7, pc}
 800b5ec:	0800b56f 	.word	0x0800b56f

0800b5f0 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 800b5f0:	b580      	push	{r7, lr}
 800b5f2:	b084      	sub	sp, #16
 800b5f4:	af00      	add	r7, sp, #0
 800b5f6:	60f8      	str	r0, [r7, #12]
 800b5f8:	60b9      	str	r1, [r7, #8]
 800b5fa:	607a      	str	r2, [r7, #4]
 800b5fc:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	0018      	movs	r0, r3
 800b602:	f7ff ffc9 	bl	800b598 <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	68ba      	ldr	r2, [r7, #8]
 800b60a:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	687a      	ldr	r2, [r7, #4]
 800b610:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 800b612:	68fb      	ldr	r3, [r7, #12]
 800b614:	683a      	ldr	r2, [r7, #0]
 800b616:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	69ba      	ldr	r2, [r7, #24]
 800b61c:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	0018      	movs	r0, r3
 800b622:	f7ff ff4b 	bl	800b4bc <u8x8_SetupMemory>
}
 800b626:	46c0      	nop			; (mov r8, r8)
 800b628:	46bd      	mov	sp, r7
 800b62a:	b004      	add	sp, #16
 800b62c:	bd80      	pop	{r7, pc}
	...

0800b630 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800b630:	b580      	push	{r7, lr}
 800b632:	b084      	sub	sp, #16
 800b634:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b636:	f3ef 8305 	mrs	r3, IPSR
 800b63a:	60bb      	str	r3, [r7, #8]
  return(result);
 800b63c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d109      	bne.n	800b656 <osKernelInitialize+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b642:	f3ef 8310 	mrs	r3, PRIMASK
 800b646:	607b      	str	r3, [r7, #4]
  return(result);
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d007      	beq.n	800b65e <osKernelInitialize+0x2e>
 800b64e:	4b0d      	ldr	r3, [pc, #52]	; (800b684 <osKernelInitialize+0x54>)
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	2b02      	cmp	r3, #2
 800b654:	d103      	bne.n	800b65e <osKernelInitialize+0x2e>
    stat = osErrorISR;
 800b656:	2306      	movs	r3, #6
 800b658:	425b      	negs	r3, r3
 800b65a:	60fb      	str	r3, [r7, #12]
 800b65c:	e00c      	b.n	800b678 <osKernelInitialize+0x48>
  }
  else {
    if (KernelState == osKernelInactive) {
 800b65e:	4b09      	ldr	r3, [pc, #36]	; (800b684 <osKernelInitialize+0x54>)
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	2b00      	cmp	r3, #0
 800b664:	d105      	bne.n	800b672 <osKernelInitialize+0x42>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 800b666:	4b07      	ldr	r3, [pc, #28]	; (800b684 <osKernelInitialize+0x54>)
 800b668:	2201      	movs	r2, #1
 800b66a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800b66c:	2300      	movs	r3, #0
 800b66e:	60fb      	str	r3, [r7, #12]
 800b670:	e002      	b.n	800b678 <osKernelInitialize+0x48>
    } else {
      stat = osError;
 800b672:	2301      	movs	r3, #1
 800b674:	425b      	negs	r3, r3
 800b676:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800b678:	68fb      	ldr	r3, [r7, #12]
}
 800b67a:	0018      	movs	r0, r3
 800b67c:	46bd      	mov	sp, r7
 800b67e:	b004      	add	sp, #16
 800b680:	bd80      	pop	{r7, pc}
 800b682:	46c0      	nop			; (mov r8, r8)
 800b684:	20000664 	.word	0x20000664

0800b688 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800b688:	b580      	push	{r7, lr}
 800b68a:	b084      	sub	sp, #16
 800b68c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b68e:	f3ef 8305 	mrs	r3, IPSR
 800b692:	60bb      	str	r3, [r7, #8]
  return(result);
 800b694:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b696:	2b00      	cmp	r3, #0
 800b698:	d109      	bne.n	800b6ae <osKernelStart+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b69a:	f3ef 8310 	mrs	r3, PRIMASK
 800b69e:	607b      	str	r3, [r7, #4]
  return(result);
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d007      	beq.n	800b6b6 <osKernelStart+0x2e>
 800b6a6:	4b0e      	ldr	r3, [pc, #56]	; (800b6e0 <osKernelStart+0x58>)
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	2b02      	cmp	r3, #2
 800b6ac:	d103      	bne.n	800b6b6 <osKernelStart+0x2e>
    stat = osErrorISR;
 800b6ae:	2306      	movs	r3, #6
 800b6b0:	425b      	negs	r3, r3
 800b6b2:	60fb      	str	r3, [r7, #12]
 800b6b4:	e00e      	b.n	800b6d4 <osKernelStart+0x4c>
  }
  else {
    if (KernelState == osKernelReady) {
 800b6b6:	4b0a      	ldr	r3, [pc, #40]	; (800b6e0 <osKernelStart+0x58>)
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	2b01      	cmp	r3, #1
 800b6bc:	d107      	bne.n	800b6ce <osKernelStart+0x46>
      KernelState = osKernelRunning;
 800b6be:	4b08      	ldr	r3, [pc, #32]	; (800b6e0 <osKernelStart+0x58>)
 800b6c0:	2202      	movs	r2, #2
 800b6c2:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 800b6c4:	f001 fe4e 	bl	800d364 <vTaskStartScheduler>
      stat = osOK;
 800b6c8:	2300      	movs	r3, #0
 800b6ca:	60fb      	str	r3, [r7, #12]
 800b6cc:	e002      	b.n	800b6d4 <osKernelStart+0x4c>
    } else {
      stat = osError;
 800b6ce:	2301      	movs	r3, #1
 800b6d0:	425b      	negs	r3, r3
 800b6d2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800b6d4:	68fb      	ldr	r3, [r7, #12]
}
 800b6d6:	0018      	movs	r0, r3
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	b004      	add	sp, #16
 800b6dc:	bd80      	pop	{r7, pc}
 800b6de:	46c0      	nop			; (mov r8, r8)
 800b6e0:	20000664 	.word	0x20000664

0800b6e4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800b6e4:	b5b0      	push	{r4, r5, r7, lr}
 800b6e6:	b090      	sub	sp, #64	; 0x40
 800b6e8:	af04      	add	r7, sp, #16
 800b6ea:	60f8      	str	r0, [r7, #12]
 800b6ec:	60b9      	str	r1, [r7, #8]
 800b6ee:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b6f4:	f3ef 8305 	mrs	r3, IPSR
 800b6f8:	61fb      	str	r3, [r7, #28]
  return(result);
 800b6fa:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d000      	beq.n	800b702 <osThreadNew+0x1e>
 800b700:	e090      	b.n	800b824 <osThreadNew+0x140>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b702:	f3ef 8310 	mrs	r3, PRIMASK
 800b706:	61bb      	str	r3, [r7, #24]
  return(result);
 800b708:	69bb      	ldr	r3, [r7, #24]
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d004      	beq.n	800b718 <osThreadNew+0x34>
 800b70e:	4b48      	ldr	r3, [pc, #288]	; (800b830 <osThreadNew+0x14c>)
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	2b02      	cmp	r3, #2
 800b714:	d100      	bne.n	800b718 <osThreadNew+0x34>
 800b716:	e085      	b.n	800b824 <osThreadNew+0x140>
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d100      	bne.n	800b720 <osThreadNew+0x3c>
 800b71e:	e081      	b.n	800b824 <osThreadNew+0x140>
    stack = configMINIMAL_STACK_SIZE;
 800b720:	2340      	movs	r3, #64	; 0x40
 800b722:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800b724:	2318      	movs	r3, #24
 800b726:	627b      	str	r3, [r7, #36]	; 0x24

    empty = '\0';
 800b728:	2117      	movs	r1, #23
 800b72a:	187b      	adds	r3, r7, r1
 800b72c:	2200      	movs	r2, #0
 800b72e:	701a      	strb	r2, [r3, #0]
    name  = &empty;
 800b730:	187b      	adds	r3, r7, r1
 800b732:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem   = -1;
 800b734:	2301      	movs	r3, #1
 800b736:	425b      	negs	r3, r3
 800b738:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d044      	beq.n	800b7ca <osThreadNew+0xe6>
      if (attr->name != NULL) {
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	2b00      	cmp	r3, #0
 800b746:	d002      	beq.n	800b74e <osThreadNew+0x6a>
        name = attr->name;
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	699b      	ldr	r3, [r3, #24]
 800b752:	2b00      	cmp	r3, #0
 800b754:	d002      	beq.n	800b75c <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	699b      	ldr	r3, [r3, #24]
 800b75a:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800b75c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d007      	beq.n	800b772 <osThreadNew+0x8e>
 800b762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b764:	2b38      	cmp	r3, #56	; 0x38
 800b766:	d804      	bhi.n	800b772 <osThreadNew+0x8e>
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	685b      	ldr	r3, [r3, #4]
 800b76c:	2201      	movs	r2, #1
 800b76e:	4013      	ands	r3, r2
 800b770:	d001      	beq.n	800b776 <osThreadNew+0x92>
        return (NULL);
 800b772:	2300      	movs	r3, #0
 800b774:	e057      	b.n	800b826 <osThreadNew+0x142>
      }

      if (attr->stack_size > 0U) {
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	695b      	ldr	r3, [r3, #20]
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d003      	beq.n	800b786 <osThreadNew+0xa2>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	695b      	ldr	r3, [r3, #20]
 800b782:	089b      	lsrs	r3, r3, #2
 800b784:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	689b      	ldr	r3, [r3, #8]
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d00e      	beq.n	800b7ac <osThreadNew+0xc8>
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	68db      	ldr	r3, [r3, #12]
 800b792:	2bbb      	cmp	r3, #187	; 0xbb
 800b794:	d90a      	bls.n	800b7ac <osThreadNew+0xc8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d006      	beq.n	800b7ac <osThreadNew+0xc8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	695b      	ldr	r3, [r3, #20]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d002      	beq.n	800b7ac <osThreadNew+0xc8>
        mem = 1;
 800b7a6:	2301      	movs	r3, #1
 800b7a8:	623b      	str	r3, [r7, #32]
 800b7aa:	e010      	b.n	800b7ce <osThreadNew+0xea>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	689b      	ldr	r3, [r3, #8]
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d10c      	bne.n	800b7ce <osThreadNew+0xea>
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	68db      	ldr	r3, [r3, #12]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d108      	bne.n	800b7ce <osThreadNew+0xea>
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	691b      	ldr	r3, [r3, #16]
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d104      	bne.n	800b7ce <osThreadNew+0xea>
          mem = 0;
 800b7c4:	2300      	movs	r3, #0
 800b7c6:	623b      	str	r3, [r7, #32]
 800b7c8:	e001      	b.n	800b7ce <osThreadNew+0xea>
        }
      }
    }
    else {
      mem = 0;
 800b7ca:	2300      	movs	r3, #0
 800b7cc:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800b7ce:	6a3b      	ldr	r3, [r7, #32]
 800b7d0:	2b01      	cmp	r3, #1
 800b7d2:	d112      	bne.n	800b7fa <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	691a      	ldr	r2, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	689b      	ldr	r3, [r3, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b7dc:	68bd      	ldr	r5, [r7, #8]
 800b7de:	6abc      	ldr	r4, [r7, #40]	; 0x28
 800b7e0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b7e2:	68f8      	ldr	r0, [r7, #12]
 800b7e4:	9302      	str	r3, [sp, #8]
 800b7e6:	9201      	str	r2, [sp, #4]
 800b7e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7ea:	9300      	str	r3, [sp, #0]
 800b7ec:	002b      	movs	r3, r5
 800b7ee:	0022      	movs	r2, r4
 800b7f0:	f001 fb1f 	bl	800ce32 <xTaskCreateStatic>
 800b7f4:	0003      	movs	r3, r0
 800b7f6:	613b      	str	r3, [r7, #16]
 800b7f8:	e014      	b.n	800b824 <osThreadNew+0x140>
    }
    else {
      if (mem == 0) {
 800b7fa:	6a3b      	ldr	r3, [r7, #32]
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d111      	bne.n	800b824 <osThreadNew+0x140>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b802:	b29a      	uxth	r2, r3
 800b804:	68bc      	ldr	r4, [r7, #8]
 800b806:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b808:	68f8      	ldr	r0, [r7, #12]
 800b80a:	2310      	movs	r3, #16
 800b80c:	18fb      	adds	r3, r7, r3
 800b80e:	9301      	str	r3, [sp, #4]
 800b810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b812:	9300      	str	r3, [sp, #0]
 800b814:	0023      	movs	r3, r4
 800b816:	f001 fb4f 	bl	800ceb8 <xTaskCreate>
 800b81a:	0003      	movs	r3, r0
 800b81c:	2b01      	cmp	r3, #1
 800b81e:	d001      	beq.n	800b824 <osThreadNew+0x140>
          hTask = NULL;
 800b820:	2300      	movs	r3, #0
 800b822:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b824:	693b      	ldr	r3, [r7, #16]
}
 800b826:	0018      	movs	r0, r3
 800b828:	46bd      	mov	sp, r7
 800b82a:	b00c      	add	sp, #48	; 0x30
 800b82c:	bdb0      	pop	{r4, r5, r7, pc}
 800b82e:	46c0      	nop			; (mov r8, r8)
 800b830:	20000664 	.word	0x20000664

0800b834 <osThreadSuspend>:
  }

  return (stat);
}

osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 800b834:	b580      	push	{r7, lr}
 800b836:	b086      	sub	sp, #24
 800b838:	af00      	add	r7, sp, #0
 800b83a:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b840:	f3ef 8305 	mrs	r3, IPSR
 800b844:	60fb      	str	r3, [r7, #12]
  return(result);
 800b846:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d109      	bne.n	800b860 <osThreadSuspend+0x2c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b84c:	f3ef 8310 	mrs	r3, PRIMASK
 800b850:	60bb      	str	r3, [r7, #8]
  return(result);
 800b852:	68bb      	ldr	r3, [r7, #8]
 800b854:	2b00      	cmp	r3, #0
 800b856:	d007      	beq.n	800b868 <osThreadSuspend+0x34>
 800b858:	4b0c      	ldr	r3, [pc, #48]	; (800b88c <osThreadSuspend+0x58>)
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	2b02      	cmp	r3, #2
 800b85e:	d103      	bne.n	800b868 <osThreadSuspend+0x34>
    stat = osErrorISR;
 800b860:	2306      	movs	r3, #6
 800b862:	425b      	negs	r3, r3
 800b864:	617b      	str	r3, [r7, #20]
 800b866:	e00c      	b.n	800b882 <osThreadSuspend+0x4e>
  }
  else if (hTask == NULL) {
 800b868:	693b      	ldr	r3, [r7, #16]
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d103      	bne.n	800b876 <osThreadSuspend+0x42>
    stat = osErrorParameter;
 800b86e:	2304      	movs	r3, #4
 800b870:	425b      	negs	r3, r3
 800b872:	617b      	str	r3, [r7, #20]
 800b874:	e005      	b.n	800b882 <osThreadSuspend+0x4e>
  }
  else {
    stat = osOK;
 800b876:	2300      	movs	r3, #0
 800b878:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 800b87a:	693b      	ldr	r3, [r7, #16]
 800b87c:	0018      	movs	r0, r3
 800b87e:	f001 fc8d 	bl	800d19c <vTaskSuspend>
  }

  return (stat);
 800b882:	697b      	ldr	r3, [r7, #20]
}
 800b884:	0018      	movs	r0, r3
 800b886:	46bd      	mov	sp, r7
 800b888:	b006      	add	sp, #24
 800b88a:	bd80      	pop	{r7, pc}
 800b88c:	20000664 	.word	0x20000664

0800b890 <osThreadResume>:

osStatus_t osThreadResume (osThreadId_t thread_id) {
 800b890:	b580      	push	{r7, lr}
 800b892:	b086      	sub	sp, #24
 800b894:	af00      	add	r7, sp, #0
 800b896:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b89c:	f3ef 8305 	mrs	r3, IPSR
 800b8a0:	60fb      	str	r3, [r7, #12]
  return(result);
 800b8a2:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d109      	bne.n	800b8bc <osThreadResume+0x2c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b8a8:	f3ef 8310 	mrs	r3, PRIMASK
 800b8ac:	60bb      	str	r3, [r7, #8]
  return(result);
 800b8ae:	68bb      	ldr	r3, [r7, #8]
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d007      	beq.n	800b8c4 <osThreadResume+0x34>
 800b8b4:	4b0c      	ldr	r3, [pc, #48]	; (800b8e8 <osThreadResume+0x58>)
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	2b02      	cmp	r3, #2
 800b8ba:	d103      	bne.n	800b8c4 <osThreadResume+0x34>
    stat = osErrorISR;
 800b8bc:	2306      	movs	r3, #6
 800b8be:	425b      	negs	r3, r3
 800b8c0:	617b      	str	r3, [r7, #20]
 800b8c2:	e00c      	b.n	800b8de <osThreadResume+0x4e>
  }
  else if (hTask == NULL) {
 800b8c4:	693b      	ldr	r3, [r7, #16]
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d103      	bne.n	800b8d2 <osThreadResume+0x42>
    stat = osErrorParameter;
 800b8ca:	2304      	movs	r3, #4
 800b8cc:	425b      	negs	r3, r3
 800b8ce:	617b      	str	r3, [r7, #20]
 800b8d0:	e005      	b.n	800b8de <osThreadResume+0x4e>
  }
  else {
    stat = osOK;
 800b8d2:	2300      	movs	r3, #0
 800b8d4:	617b      	str	r3, [r7, #20]
    vTaskResume (hTask);
 800b8d6:	693b      	ldr	r3, [r7, #16]
 800b8d8:	0018      	movs	r0, r3
 800b8da:	f001 fcf5 	bl	800d2c8 <vTaskResume>
  }

  return (stat);
 800b8de:	697b      	ldr	r3, [r7, #20]
}
 800b8e0:	0018      	movs	r0, r3
 800b8e2:	46bd      	mov	sp, r7
 800b8e4:	b006      	add	sp, #24
 800b8e6:	bd80      	pop	{r7, pc}
 800b8e8:	20000664 	.word	0x20000664

0800b8ec <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800b8ec:	b580      	push	{r7, lr}
 800b8ee:	b086      	sub	sp, #24
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b8f4:	f3ef 8305 	mrs	r3, IPSR
 800b8f8:	613b      	str	r3, [r7, #16]
  return(result);
 800b8fa:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d109      	bne.n	800b914 <osDelay+0x28>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b900:	f3ef 8310 	mrs	r3, PRIMASK
 800b904:	60fb      	str	r3, [r7, #12]
  return(result);
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d007      	beq.n	800b91c <osDelay+0x30>
 800b90c:	4b0a      	ldr	r3, [pc, #40]	; (800b938 <osDelay+0x4c>)
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	2b02      	cmp	r3, #2
 800b912:	d103      	bne.n	800b91c <osDelay+0x30>
    stat = osErrorISR;
 800b914:	2306      	movs	r3, #6
 800b916:	425b      	negs	r3, r3
 800b918:	617b      	str	r3, [r7, #20]
 800b91a:	e008      	b.n	800b92e <osDelay+0x42>
  }
  else {
    stat = osOK;
 800b91c:	2300      	movs	r3, #0
 800b91e:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	2b00      	cmp	r3, #0
 800b924:	d003      	beq.n	800b92e <osDelay+0x42>
      vTaskDelay(ticks);
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	0018      	movs	r0, r3
 800b92a:	f001 fc11 	bl	800d150 <vTaskDelay>
    }
  }

  return (stat);
 800b92e:	697b      	ldr	r3, [r7, #20]
}
 800b930:	0018      	movs	r0, r3
 800b932:	46bd      	mov	sp, r7
 800b934:	b006      	add	sp, #24
 800b936:	bd80      	pop	{r7, pc}
 800b938:	20000664 	.word	0x20000664

0800b93c <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800b93c:	b580      	push	{r7, lr}
 800b93e:	b08c      	sub	sp, #48	; 0x30
 800b940:	af02      	add	r7, sp, #8
 800b942:	60f8      	str	r0, [r7, #12]
 800b944:	60b9      	str	r1, [r7, #8]
 800b946:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800b948:	2300      	movs	r3, #0
 800b94a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b94c:	f3ef 8305 	mrs	r3, IPSR
 800b950:	61bb      	str	r3, [r7, #24]
  return(result);
 800b952:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800b954:	2b00      	cmp	r3, #0
 800b956:	d000      	beq.n	800b95a <osSemaphoreNew+0x1e>
 800b958:	e08a      	b.n	800ba70 <osSemaphoreNew+0x134>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b95a:	f3ef 8310 	mrs	r3, PRIMASK
 800b95e:	617b      	str	r3, [r7, #20]
  return(result);
 800b960:	697b      	ldr	r3, [r7, #20]
 800b962:	2b00      	cmp	r3, #0
 800b964:	d004      	beq.n	800b970 <osSemaphoreNew+0x34>
 800b966:	4b45      	ldr	r3, [pc, #276]	; (800ba7c <osSemaphoreNew+0x140>)
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	2b02      	cmp	r3, #2
 800b96c:	d100      	bne.n	800b970 <osSemaphoreNew+0x34>
 800b96e:	e07f      	b.n	800ba70 <osSemaphoreNew+0x134>
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	2b00      	cmp	r3, #0
 800b974:	d100      	bne.n	800b978 <osSemaphoreNew+0x3c>
 800b976:	e07b      	b.n	800ba70 <osSemaphoreNew+0x134>
 800b978:	68ba      	ldr	r2, [r7, #8]
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	429a      	cmp	r2, r3
 800b97e:	d900      	bls.n	800b982 <osSemaphoreNew+0x46>
 800b980:	e076      	b.n	800ba70 <osSemaphoreNew+0x134>
    mem = -1;
 800b982:	2301      	movs	r3, #1
 800b984:	425b      	negs	r3, r3
 800b986:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d015      	beq.n	800b9ba <osSemaphoreNew+0x7e>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	689b      	ldr	r3, [r3, #8]
 800b992:	2b00      	cmp	r3, #0
 800b994:	d006      	beq.n	800b9a4 <osSemaphoreNew+0x68>
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	68db      	ldr	r3, [r3, #12]
 800b99a:	2b4f      	cmp	r3, #79	; 0x4f
 800b99c:	d902      	bls.n	800b9a4 <osSemaphoreNew+0x68>
        mem = 1;
 800b99e:	2301      	movs	r3, #1
 800b9a0:	623b      	str	r3, [r7, #32]
 800b9a2:	e00c      	b.n	800b9be <osSemaphoreNew+0x82>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	689b      	ldr	r3, [r3, #8]
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d108      	bne.n	800b9be <osSemaphoreNew+0x82>
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	68db      	ldr	r3, [r3, #12]
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d104      	bne.n	800b9be <osSemaphoreNew+0x82>
          mem = 0;
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	623b      	str	r3, [r7, #32]
 800b9b8:	e001      	b.n	800b9be <osSemaphoreNew+0x82>
        }
      }
    }
    else {
      mem = 0;
 800b9ba:	2300      	movs	r3, #0
 800b9bc:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 800b9be:	6a3b      	ldr	r3, [r7, #32]
 800b9c0:	3301      	adds	r3, #1
 800b9c2:	d055      	beq.n	800ba70 <osSemaphoreNew+0x134>
      if (max_count == 1U) {
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	2b01      	cmp	r3, #1
 800b9c8:	d12b      	bne.n	800ba22 <osSemaphoreNew+0xe6>
        if (mem == 1) {
 800b9ca:	6a3b      	ldr	r3, [r7, #32]
 800b9cc:	2b01      	cmp	r3, #1
 800b9ce:	d10b      	bne.n	800b9e8 <osSemaphoreNew+0xac>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	689b      	ldr	r3, [r3, #8]
 800b9d4:	2203      	movs	r2, #3
 800b9d6:	9200      	str	r2, [sp, #0]
 800b9d8:	2200      	movs	r2, #0
 800b9da:	2100      	movs	r1, #0
 800b9dc:	2001      	movs	r0, #1
 800b9de:	f000 fbb0 	bl	800c142 <xQueueGenericCreateStatic>
 800b9e2:	0003      	movs	r3, r0
 800b9e4:	627b      	str	r3, [r7, #36]	; 0x24
 800b9e6:	e006      	b.n	800b9f6 <osSemaphoreNew+0xba>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 800b9e8:	2203      	movs	r2, #3
 800b9ea:	2100      	movs	r1, #0
 800b9ec:	2001      	movs	r0, #1
 800b9ee:	f000 fbf3 	bl	800c1d8 <xQueueGenericCreate>
 800b9f2:	0003      	movs	r3, r0
 800b9f4:	627b      	str	r3, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800b9f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d027      	beq.n	800ba4c <osSemaphoreNew+0x110>
 800b9fc:	68bb      	ldr	r3, [r7, #8]
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d024      	beq.n	800ba4c <osSemaphoreNew+0x110>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800ba02:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ba04:	2300      	movs	r3, #0
 800ba06:	2200      	movs	r2, #0
 800ba08:	2100      	movs	r1, #0
 800ba0a:	f000 fc8b 	bl	800c324 <xQueueGenericSend>
 800ba0e:	0003      	movs	r3, r0
 800ba10:	2b01      	cmp	r3, #1
 800ba12:	d01b      	beq.n	800ba4c <osSemaphoreNew+0x110>
            vSemaphoreDelete (hSemaphore);
 800ba14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba16:	0018      	movs	r0, r3
 800ba18:	f001 f836 	bl	800ca88 <vQueueDelete>
            hSemaphore = NULL;
 800ba1c:	2300      	movs	r3, #0
 800ba1e:	627b      	str	r3, [r7, #36]	; 0x24
 800ba20:	e014      	b.n	800ba4c <osSemaphoreNew+0x110>
          }
        }
      }
      else {
        if (mem == 1) {
 800ba22:	6a3b      	ldr	r3, [r7, #32]
 800ba24:	2b01      	cmp	r3, #1
 800ba26:	d109      	bne.n	800ba3c <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	689a      	ldr	r2, [r3, #8]
 800ba2c:	68b9      	ldr	r1, [r7, #8]
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	0018      	movs	r0, r3
 800ba32:	f000 fc2e 	bl	800c292 <xQueueCreateCountingSemaphoreStatic>
 800ba36:	0003      	movs	r3, r0
 800ba38:	627b      	str	r3, [r7, #36]	; 0x24
 800ba3a:	e007      	b.n	800ba4c <osSemaphoreNew+0x110>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800ba3c:	68ba      	ldr	r2, [r7, #8]
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	0011      	movs	r1, r2
 800ba42:	0018      	movs	r0, r3
 800ba44:	f000 fc4b 	bl	800c2de <xQueueCreateCountingSemaphore>
 800ba48:	0003      	movs	r3, r0
 800ba4a:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800ba4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d00e      	beq.n	800ba70 <osSemaphoreNew+0x134>
        if (attr != NULL) {
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d003      	beq.n	800ba60 <osSemaphoreNew+0x124>
          name = attr->name;
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	61fb      	str	r3, [r7, #28]
 800ba5e:	e001      	b.n	800ba64 <osSemaphoreNew+0x128>
        } else {
          name = NULL;
 800ba60:	2300      	movs	r3, #0
 800ba62:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800ba64:	69fa      	ldr	r2, [r7, #28]
 800ba66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba68:	0011      	movs	r1, r2
 800ba6a:	0018      	movs	r0, r3
 800ba6c:	f001 f95c 	bl	800cd28 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800ba70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ba72:	0018      	movs	r0, r3
 800ba74:	46bd      	mov	sp, r7
 800ba76:	b00a      	add	sp, #40	; 0x28
 800ba78:	bd80      	pop	{r7, pc}
 800ba7a:	46c0      	nop			; (mov r8, r8)
 800ba7c:	20000664 	.word	0x20000664

0800ba80 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800ba80:	b580      	push	{r7, lr}
 800ba82:	b088      	sub	sp, #32
 800ba84:	af00      	add	r7, sp, #0
 800ba86:	6078      	str	r0, [r7, #4]
 800ba88:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800ba8e:	2300      	movs	r3, #0
 800ba90:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800ba92:	69bb      	ldr	r3, [r7, #24]
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d103      	bne.n	800baa0 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800ba98:	2304      	movs	r3, #4
 800ba9a:	425b      	negs	r3, r3
 800ba9c:	61fb      	str	r3, [r7, #28]
 800ba9e:	e043      	b.n	800bb28 <osSemaphoreAcquire+0xa8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800baa0:	f3ef 8305 	mrs	r3, IPSR
 800baa4:	617b      	str	r3, [r7, #20]
  return(result);
 800baa6:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d109      	bne.n	800bac0 <osSemaphoreAcquire+0x40>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800baac:	f3ef 8310 	mrs	r3, PRIMASK
 800bab0:	613b      	str	r3, [r7, #16]
  return(result);
 800bab2:	693b      	ldr	r3, [r7, #16]
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d022      	beq.n	800bafe <osSemaphoreAcquire+0x7e>
 800bab8:	4b1e      	ldr	r3, [pc, #120]	; (800bb34 <osSemaphoreAcquire+0xb4>)
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	2b02      	cmp	r3, #2
 800babe:	d11e      	bne.n	800bafe <osSemaphoreAcquire+0x7e>
    if (timeout != 0U) {
 800bac0:	683b      	ldr	r3, [r7, #0]
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d003      	beq.n	800bace <osSemaphoreAcquire+0x4e>
      stat = osErrorParameter;
 800bac6:	2304      	movs	r3, #4
 800bac8:	425b      	negs	r3, r3
 800baca:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800bacc:	e02b      	b.n	800bb26 <osSemaphoreAcquire+0xa6>
    }
    else {
      yield = pdFALSE;
 800bace:	2300      	movs	r3, #0
 800bad0:	60fb      	str	r3, [r7, #12]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800bad2:	230c      	movs	r3, #12
 800bad4:	18fa      	adds	r2, r7, r3
 800bad6:	69bb      	ldr	r3, [r7, #24]
 800bad8:	2100      	movs	r1, #0
 800bada:	0018      	movs	r0, r3
 800badc:	f000 ff4b 	bl	800c976 <xQueueReceiveFromISR>
 800bae0:	0003      	movs	r3, r0
 800bae2:	2b01      	cmp	r3, #1
 800bae4:	d003      	beq.n	800baee <osSemaphoreAcquire+0x6e>
        stat = osErrorResource;
 800bae6:	2303      	movs	r3, #3
 800bae8:	425b      	negs	r3, r3
 800baea:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800baec:	e01b      	b.n	800bb26 <osSemaphoreAcquire+0xa6>
      } else {
        portYIELD_FROM_ISR (yield);
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	d018      	beq.n	800bb26 <osSemaphoreAcquire+0xa6>
 800baf4:	4b10      	ldr	r3, [pc, #64]	; (800bb38 <osSemaphoreAcquire+0xb8>)
 800baf6:	2280      	movs	r2, #128	; 0x80
 800baf8:	0552      	lsls	r2, r2, #21
 800bafa:	601a      	str	r2, [r3, #0]
    if (timeout != 0U) {
 800bafc:	e013      	b.n	800bb26 <osSemaphoreAcquire+0xa6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800bafe:	683a      	ldr	r2, [r7, #0]
 800bb00:	69bb      	ldr	r3, [r7, #24]
 800bb02:	0011      	movs	r1, r2
 800bb04:	0018      	movs	r0, r3
 800bb06:	f000 fe5c 	bl	800c7c2 <xQueueSemaphoreTake>
 800bb0a:	0003      	movs	r3, r0
 800bb0c:	2b01      	cmp	r3, #1
 800bb0e:	d00b      	beq.n	800bb28 <osSemaphoreAcquire+0xa8>
      if (timeout != 0U) {
 800bb10:	683b      	ldr	r3, [r7, #0]
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d003      	beq.n	800bb1e <osSemaphoreAcquire+0x9e>
        stat = osErrorTimeout;
 800bb16:	2302      	movs	r3, #2
 800bb18:	425b      	negs	r3, r3
 800bb1a:	61fb      	str	r3, [r7, #28]
 800bb1c:	e004      	b.n	800bb28 <osSemaphoreAcquire+0xa8>
      } else {
        stat = osErrorResource;
 800bb1e:	2303      	movs	r3, #3
 800bb20:	425b      	negs	r3, r3
 800bb22:	61fb      	str	r3, [r7, #28]
 800bb24:	e000      	b.n	800bb28 <osSemaphoreAcquire+0xa8>
    if (timeout != 0U) {
 800bb26:	46c0      	nop			; (mov r8, r8)
      }
    }
  }

  return (stat);
 800bb28:	69fb      	ldr	r3, [r7, #28]
}
 800bb2a:	0018      	movs	r0, r3
 800bb2c:	46bd      	mov	sp, r7
 800bb2e:	b008      	add	sp, #32
 800bb30:	bd80      	pop	{r7, pc}
 800bb32:	46c0      	nop			; (mov r8, r8)
 800bb34:	20000664 	.word	0x20000664
 800bb38:	e000ed04 	.word	0xe000ed04

0800bb3c <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800bb3c:	b580      	push	{r7, lr}
 800bb3e:	b088      	sub	sp, #32
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800bb48:	2300      	movs	r3, #0
 800bb4a:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800bb4c:	69bb      	ldr	r3, [r7, #24]
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d103      	bne.n	800bb5a <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800bb52:	2304      	movs	r3, #4
 800bb54:	425b      	negs	r3, r3
 800bb56:	61fb      	str	r3, [r7, #28]
 800bb58:	e035      	b.n	800bbc6 <osSemaphoreRelease+0x8a>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bb5a:	f3ef 8305 	mrs	r3, IPSR
 800bb5e:	617b      	str	r3, [r7, #20]
  return(result);
 800bb60:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d109      	bne.n	800bb7a <osSemaphoreRelease+0x3e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bb66:	f3ef 8310 	mrs	r3, PRIMASK
 800bb6a:	613b      	str	r3, [r7, #16]
  return(result);
 800bb6c:	693b      	ldr	r3, [r7, #16]
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d01b      	beq.n	800bbaa <osSemaphoreRelease+0x6e>
 800bb72:	4b17      	ldr	r3, [pc, #92]	; (800bbd0 <osSemaphoreRelease+0x94>)
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	2b02      	cmp	r3, #2
 800bb78:	d117      	bne.n	800bbaa <osSemaphoreRelease+0x6e>
    yield = pdFALSE;
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	60fb      	str	r3, [r7, #12]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800bb7e:	230c      	movs	r3, #12
 800bb80:	18fa      	adds	r2, r7, r3
 800bb82:	69bb      	ldr	r3, [r7, #24]
 800bb84:	0011      	movs	r1, r2
 800bb86:	0018      	movs	r0, r3
 800bb88:	f000 fd01 	bl	800c58e <xQueueGiveFromISR>
 800bb8c:	0003      	movs	r3, r0
 800bb8e:	2b01      	cmp	r3, #1
 800bb90:	d003      	beq.n	800bb9a <osSemaphoreRelease+0x5e>
      stat = osErrorResource;
 800bb92:	2303      	movs	r3, #3
 800bb94:	425b      	negs	r3, r3
 800bb96:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800bb98:	e014      	b.n	800bbc4 <osSemaphoreRelease+0x88>
    } else {
      portYIELD_FROM_ISR (yield);
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d011      	beq.n	800bbc4 <osSemaphoreRelease+0x88>
 800bba0:	4b0c      	ldr	r3, [pc, #48]	; (800bbd4 <osSemaphoreRelease+0x98>)
 800bba2:	2280      	movs	r2, #128	; 0x80
 800bba4:	0552      	lsls	r2, r2, #21
 800bba6:	601a      	str	r2, [r3, #0]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800bba8:	e00c      	b.n	800bbc4 <osSemaphoreRelease+0x88>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800bbaa:	69b8      	ldr	r0, [r7, #24]
 800bbac:	2300      	movs	r3, #0
 800bbae:	2200      	movs	r2, #0
 800bbb0:	2100      	movs	r1, #0
 800bbb2:	f000 fbb7 	bl	800c324 <xQueueGenericSend>
 800bbb6:	0003      	movs	r3, r0
 800bbb8:	2b01      	cmp	r3, #1
 800bbba:	d004      	beq.n	800bbc6 <osSemaphoreRelease+0x8a>
      stat = osErrorResource;
 800bbbc:	2303      	movs	r3, #3
 800bbbe:	425b      	negs	r3, r3
 800bbc0:	61fb      	str	r3, [r7, #28]
 800bbc2:	e000      	b.n	800bbc6 <osSemaphoreRelease+0x8a>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800bbc4:	46c0      	nop			; (mov r8, r8)
    }
  }

  return (stat);
 800bbc6:	69fb      	ldr	r3, [r7, #28]
}
 800bbc8:	0018      	movs	r0, r3
 800bbca:	46bd      	mov	sp, r7
 800bbcc:	b008      	add	sp, #32
 800bbce:	bd80      	pop	{r7, pc}
 800bbd0:	20000664 	.word	0x20000664
 800bbd4:	e000ed04 	.word	0xe000ed04

0800bbd8 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800bbd8:	b590      	push	{r4, r7, lr}
 800bbda:	b08d      	sub	sp, #52	; 0x34
 800bbdc:	af02      	add	r7, sp, #8
 800bbde:	60f8      	str	r0, [r7, #12]
 800bbe0:	60b9      	str	r1, [r7, #8]
 800bbe2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bbe8:	f3ef 8305 	mrs	r3, IPSR
 800bbec:	61bb      	str	r3, [r7, #24]
  return(result);
 800bbee:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d000      	beq.n	800bbf6 <osMessageQueueNew+0x1e>
 800bbf4:	e06f      	b.n	800bcd6 <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bbf6:	f3ef 8310 	mrs	r3, PRIMASK
 800bbfa:	617b      	str	r3, [r7, #20]
  return(result);
 800bbfc:	697b      	ldr	r3, [r7, #20]
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d004      	beq.n	800bc0c <osMessageQueueNew+0x34>
 800bc02:	4b37      	ldr	r3, [pc, #220]	; (800bce0 <osMessageQueueNew+0x108>)
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	2b02      	cmp	r3, #2
 800bc08:	d100      	bne.n	800bc0c <osMessageQueueNew+0x34>
 800bc0a:	e064      	b.n	800bcd6 <osMessageQueueNew+0xfe>
 800bc0c:	68fb      	ldr	r3, [r7, #12]
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d100      	bne.n	800bc14 <osMessageQueueNew+0x3c>
 800bc12:	e060      	b.n	800bcd6 <osMessageQueueNew+0xfe>
 800bc14:	68bb      	ldr	r3, [r7, #8]
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d05d      	beq.n	800bcd6 <osMessageQueueNew+0xfe>
    mem = -1;
 800bc1a:	2301      	movs	r3, #1
 800bc1c:	425b      	negs	r3, r3
 800bc1e:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d028      	beq.n	800bc78 <osMessageQueueNew+0xa0>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	689b      	ldr	r3, [r3, #8]
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d011      	beq.n	800bc52 <osMessageQueueNew+0x7a>
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	68db      	ldr	r3, [r3, #12]
 800bc32:	2b4f      	cmp	r3, #79	; 0x4f
 800bc34:	d90d      	bls.n	800bc52 <osMessageQueueNew+0x7a>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d009      	beq.n	800bc52 <osMessageQueueNew+0x7a>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	695a      	ldr	r2, [r3, #20]
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	68b9      	ldr	r1, [r7, #8]
 800bc46:	434b      	muls	r3, r1
 800bc48:	429a      	cmp	r2, r3
 800bc4a:	d302      	bcc.n	800bc52 <osMessageQueueNew+0x7a>
        mem = 1;
 800bc4c:	2301      	movs	r3, #1
 800bc4e:	623b      	str	r3, [r7, #32]
 800bc50:	e014      	b.n	800bc7c <osMessageQueueNew+0xa4>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	689b      	ldr	r3, [r3, #8]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d110      	bne.n	800bc7c <osMessageQueueNew+0xa4>
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	68db      	ldr	r3, [r3, #12]
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d10c      	bne.n	800bc7c <osMessageQueueNew+0xa4>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	d108      	bne.n	800bc7c <osMessageQueueNew+0xa4>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	695b      	ldr	r3, [r3, #20]
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d104      	bne.n	800bc7c <osMessageQueueNew+0xa4>
          mem = 0;
 800bc72:	2300      	movs	r3, #0
 800bc74:	623b      	str	r3, [r7, #32]
 800bc76:	e001      	b.n	800bc7c <osMessageQueueNew+0xa4>
        }
      }
    }
    else {
      mem = 0;
 800bc78:	2300      	movs	r3, #0
 800bc7a:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800bc7c:	6a3b      	ldr	r3, [r7, #32]
 800bc7e:	2b01      	cmp	r3, #1
 800bc80:	d10c      	bne.n	800bc9c <osMessageQueueNew+0xc4>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	691a      	ldr	r2, [r3, #16]
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	689b      	ldr	r3, [r3, #8]
 800bc8a:	68b9      	ldr	r1, [r7, #8]
 800bc8c:	68f8      	ldr	r0, [r7, #12]
 800bc8e:	2400      	movs	r4, #0
 800bc90:	9400      	str	r4, [sp, #0]
 800bc92:	f000 fa56 	bl	800c142 <xQueueGenericCreateStatic>
 800bc96:	0003      	movs	r3, r0
 800bc98:	627b      	str	r3, [r7, #36]	; 0x24
 800bc9a:	e00a      	b.n	800bcb2 <osMessageQueueNew+0xda>
    }
    else {
      if (mem == 0) {
 800bc9c:	6a3b      	ldr	r3, [r7, #32]
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d107      	bne.n	800bcb2 <osMessageQueueNew+0xda>
        hQueue = xQueueCreate (msg_count, msg_size);
 800bca2:	68b9      	ldr	r1, [r7, #8]
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	2200      	movs	r2, #0
 800bca8:	0018      	movs	r0, r3
 800bcaa:	f000 fa95 	bl	800c1d8 <xQueueGenericCreate>
 800bcae:	0003      	movs	r3, r0
 800bcb0:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800bcb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d00e      	beq.n	800bcd6 <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d003      	beq.n	800bcc6 <osMessageQueueNew+0xee>
        name = attr->name;
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	61fb      	str	r3, [r7, #28]
 800bcc4:	e001      	b.n	800bcca <osMessageQueueNew+0xf2>
      } else {
        name = NULL;
 800bcc6:	2300      	movs	r3, #0
 800bcc8:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 800bcca:	69fa      	ldr	r2, [r7, #28]
 800bccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcce:	0011      	movs	r1, r2
 800bcd0:	0018      	movs	r0, r3
 800bcd2:	f001 f829 	bl	800cd28 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800bcd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800bcd8:	0018      	movs	r0, r3
 800bcda:	46bd      	mov	sp, r7
 800bcdc:	b00b      	add	sp, #44	; 0x2c
 800bcde:	bd90      	pop	{r4, r7, pc}
 800bce0:	20000664 	.word	0x20000664

0800bce4 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800bce4:	b580      	push	{r7, lr}
 800bce6:	b08a      	sub	sp, #40	; 0x28
 800bce8:	af00      	add	r7, sp, #0
 800bcea:	60f8      	str	r0, [r7, #12]
 800bcec:	60b9      	str	r1, [r7, #8]
 800bcee:	603b      	str	r3, [r7, #0]
 800bcf0:	1dfb      	adds	r3, r7, #7
 800bcf2:	701a      	strb	r2, [r3, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800bcf8:	2300      	movs	r3, #0
 800bcfa:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bcfc:	f3ef 8305 	mrs	r3, IPSR
 800bd00:	61fb      	str	r3, [r7, #28]
  return(result);
 800bd02:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d109      	bne.n	800bd1c <osMessageQueuePut+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bd08:	f3ef 8310 	mrs	r3, PRIMASK
 800bd0c:	61bb      	str	r3, [r7, #24]
  return(result);
 800bd0e:	69bb      	ldr	r3, [r7, #24]
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d028      	beq.n	800bd66 <osMessageQueuePut+0x82>
 800bd14:	4b26      	ldr	r3, [pc, #152]	; (800bdb0 <osMessageQueuePut+0xcc>)
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	2b02      	cmp	r3, #2
 800bd1a:	d124      	bne.n	800bd66 <osMessageQueuePut+0x82>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800bd1c:	6a3b      	ldr	r3, [r7, #32]
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d005      	beq.n	800bd2e <osMessageQueuePut+0x4a>
 800bd22:	68bb      	ldr	r3, [r7, #8]
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d002      	beq.n	800bd2e <osMessageQueuePut+0x4a>
 800bd28:	683b      	ldr	r3, [r7, #0]
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d003      	beq.n	800bd36 <osMessageQueuePut+0x52>
      stat = osErrorParameter;
 800bd2e:	2304      	movs	r3, #4
 800bd30:	425b      	negs	r3, r3
 800bd32:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800bd34:	e035      	b.n	800bda2 <osMessageQueuePut+0xbe>
    }
    else {
      yield = pdFALSE;
 800bd36:	2300      	movs	r3, #0
 800bd38:	617b      	str	r3, [r7, #20]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800bd3a:	2314      	movs	r3, #20
 800bd3c:	18fa      	adds	r2, r7, r3
 800bd3e:	68b9      	ldr	r1, [r7, #8]
 800bd40:	6a38      	ldr	r0, [r7, #32]
 800bd42:	2300      	movs	r3, #0
 800bd44:	f000 fbb2 	bl	800c4ac <xQueueGenericSendFromISR>
 800bd48:	0003      	movs	r3, r0
 800bd4a:	2b01      	cmp	r3, #1
 800bd4c:	d003      	beq.n	800bd56 <osMessageQueuePut+0x72>
        stat = osErrorResource;
 800bd4e:	2303      	movs	r3, #3
 800bd50:	425b      	negs	r3, r3
 800bd52:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800bd54:	e025      	b.n	800bda2 <osMessageQueuePut+0xbe>
      } else {
        portYIELD_FROM_ISR (yield);
 800bd56:	697b      	ldr	r3, [r7, #20]
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d022      	beq.n	800bda2 <osMessageQueuePut+0xbe>
 800bd5c:	4b15      	ldr	r3, [pc, #84]	; (800bdb4 <osMessageQueuePut+0xd0>)
 800bd5e:	2280      	movs	r2, #128	; 0x80
 800bd60:	0552      	lsls	r2, r2, #21
 800bd62:	601a      	str	r2, [r3, #0]
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800bd64:	e01d      	b.n	800bda2 <osMessageQueuePut+0xbe>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800bd66:	6a3b      	ldr	r3, [r7, #32]
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d002      	beq.n	800bd72 <osMessageQueuePut+0x8e>
 800bd6c:	68bb      	ldr	r3, [r7, #8]
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d103      	bne.n	800bd7a <osMessageQueuePut+0x96>
      stat = osErrorParameter;
 800bd72:	2304      	movs	r3, #4
 800bd74:	425b      	negs	r3, r3
 800bd76:	627b      	str	r3, [r7, #36]	; 0x24
 800bd78:	e014      	b.n	800bda4 <osMessageQueuePut+0xc0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800bd7a:	683a      	ldr	r2, [r7, #0]
 800bd7c:	68b9      	ldr	r1, [r7, #8]
 800bd7e:	6a38      	ldr	r0, [r7, #32]
 800bd80:	2300      	movs	r3, #0
 800bd82:	f000 facf 	bl	800c324 <xQueueGenericSend>
 800bd86:	0003      	movs	r3, r0
 800bd88:	2b01      	cmp	r3, #1
 800bd8a:	d00b      	beq.n	800bda4 <osMessageQueuePut+0xc0>
        if (timeout != 0U) {
 800bd8c:	683b      	ldr	r3, [r7, #0]
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d003      	beq.n	800bd9a <osMessageQueuePut+0xb6>
          stat = osErrorTimeout;
 800bd92:	2302      	movs	r3, #2
 800bd94:	425b      	negs	r3, r3
 800bd96:	627b      	str	r3, [r7, #36]	; 0x24
 800bd98:	e004      	b.n	800bda4 <osMessageQueuePut+0xc0>
        } else {
          stat = osErrorResource;
 800bd9a:	2303      	movs	r3, #3
 800bd9c:	425b      	negs	r3, r3
 800bd9e:	627b      	str	r3, [r7, #36]	; 0x24
 800bda0:	e000      	b.n	800bda4 <osMessageQueuePut+0xc0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800bda2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }

  return (stat);
 800bda4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800bda6:	0018      	movs	r0, r3
 800bda8:	46bd      	mov	sp, r7
 800bdaa:	b00a      	add	sp, #40	; 0x28
 800bdac:	bd80      	pop	{r7, pc}
 800bdae:	46c0      	nop			; (mov r8, r8)
 800bdb0:	20000664 	.word	0x20000664
 800bdb4:	e000ed04 	.word	0xe000ed04

0800bdb8 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800bdb8:	b580      	push	{r7, lr}
 800bdba:	b08a      	sub	sp, #40	; 0x28
 800bdbc:	af00      	add	r7, sp, #0
 800bdbe:	60f8      	str	r0, [r7, #12]
 800bdc0:	60b9      	str	r1, [r7, #8]
 800bdc2:	607a      	str	r2, [r7, #4]
 800bdc4:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800bdca:	2300      	movs	r3, #0
 800bdcc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bdce:	f3ef 8305 	mrs	r3, IPSR
 800bdd2:	61fb      	str	r3, [r7, #28]
  return(result);
 800bdd4:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d109      	bne.n	800bdee <osMessageQueueGet+0x36>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bdda:	f3ef 8310 	mrs	r3, PRIMASK
 800bdde:	61bb      	str	r3, [r7, #24]
  return(result);
 800bde0:	69bb      	ldr	r3, [r7, #24]
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d028      	beq.n	800be38 <osMessageQueueGet+0x80>
 800bde6:	4b26      	ldr	r3, [pc, #152]	; (800be80 <osMessageQueueGet+0xc8>)
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	2b02      	cmp	r3, #2
 800bdec:	d124      	bne.n	800be38 <osMessageQueueGet+0x80>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800bdee:	6a3b      	ldr	r3, [r7, #32]
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	d005      	beq.n	800be00 <osMessageQueueGet+0x48>
 800bdf4:	68bb      	ldr	r3, [r7, #8]
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d002      	beq.n	800be00 <osMessageQueueGet+0x48>
 800bdfa:	683b      	ldr	r3, [r7, #0]
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d003      	beq.n	800be08 <osMessageQueueGet+0x50>
      stat = osErrorParameter;
 800be00:	2304      	movs	r3, #4
 800be02:	425b      	negs	r3, r3
 800be04:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800be06:	e035      	b.n	800be74 <osMessageQueueGet+0xbc>
    }
    else {
      yield = pdFALSE;
 800be08:	2300      	movs	r3, #0
 800be0a:	617b      	str	r3, [r7, #20]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800be0c:	2314      	movs	r3, #20
 800be0e:	18fa      	adds	r2, r7, r3
 800be10:	68b9      	ldr	r1, [r7, #8]
 800be12:	6a3b      	ldr	r3, [r7, #32]
 800be14:	0018      	movs	r0, r3
 800be16:	f000 fdae 	bl	800c976 <xQueueReceiveFromISR>
 800be1a:	0003      	movs	r3, r0
 800be1c:	2b01      	cmp	r3, #1
 800be1e:	d003      	beq.n	800be28 <osMessageQueueGet+0x70>
        stat = osErrorResource;
 800be20:	2303      	movs	r3, #3
 800be22:	425b      	negs	r3, r3
 800be24:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800be26:	e025      	b.n	800be74 <osMessageQueueGet+0xbc>
      } else {
        portYIELD_FROM_ISR (yield);
 800be28:	697b      	ldr	r3, [r7, #20]
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d022      	beq.n	800be74 <osMessageQueueGet+0xbc>
 800be2e:	4b15      	ldr	r3, [pc, #84]	; (800be84 <osMessageQueueGet+0xcc>)
 800be30:	2280      	movs	r2, #128	; 0x80
 800be32:	0552      	lsls	r2, r2, #21
 800be34:	601a      	str	r2, [r3, #0]
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800be36:	e01d      	b.n	800be74 <osMessageQueueGet+0xbc>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800be38:	6a3b      	ldr	r3, [r7, #32]
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d002      	beq.n	800be44 <osMessageQueueGet+0x8c>
 800be3e:	68bb      	ldr	r3, [r7, #8]
 800be40:	2b00      	cmp	r3, #0
 800be42:	d103      	bne.n	800be4c <osMessageQueueGet+0x94>
      stat = osErrorParameter;
 800be44:	2304      	movs	r3, #4
 800be46:	425b      	negs	r3, r3
 800be48:	627b      	str	r3, [r7, #36]	; 0x24
 800be4a:	e014      	b.n	800be76 <osMessageQueueGet+0xbe>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800be4c:	683a      	ldr	r2, [r7, #0]
 800be4e:	68b9      	ldr	r1, [r7, #8]
 800be50:	6a3b      	ldr	r3, [r7, #32]
 800be52:	0018      	movs	r0, r3
 800be54:	f000 fc00 	bl	800c658 <xQueueReceive>
 800be58:	0003      	movs	r3, r0
 800be5a:	2b01      	cmp	r3, #1
 800be5c:	d00b      	beq.n	800be76 <osMessageQueueGet+0xbe>
        if (timeout != 0U) {
 800be5e:	683b      	ldr	r3, [r7, #0]
 800be60:	2b00      	cmp	r3, #0
 800be62:	d003      	beq.n	800be6c <osMessageQueueGet+0xb4>
          stat = osErrorTimeout;
 800be64:	2302      	movs	r3, #2
 800be66:	425b      	negs	r3, r3
 800be68:	627b      	str	r3, [r7, #36]	; 0x24
 800be6a:	e004      	b.n	800be76 <osMessageQueueGet+0xbe>
        } else {
          stat = osErrorResource;
 800be6c:	2303      	movs	r3, #3
 800be6e:	425b      	negs	r3, r3
 800be70:	627b      	str	r3, [r7, #36]	; 0x24
 800be72:	e000      	b.n	800be76 <osMessageQueueGet+0xbe>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800be74:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }

  return (stat);
 800be76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800be78:	0018      	movs	r0, r3
 800be7a:	46bd      	mov	sp, r7
 800be7c:	b00a      	add	sp, #40	; 0x28
 800be7e:	bd80      	pop	{r7, pc}
 800be80:	20000664 	.word	0x20000664
 800be84:	e000ed04 	.word	0xe000ed04

0800be88 <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 800be88:	b580      	push	{r7, lr}
 800be8a:	b086      	sub	sp, #24
 800be8c:	af00      	add	r7, sp, #0
 800be8e:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	613b      	str	r3, [r7, #16]
  UBaseType_t count;

  if (hQueue == NULL) {
 800be94:	693b      	ldr	r3, [r7, #16]
 800be96:	2b00      	cmp	r3, #0
 800be98:	d102      	bne.n	800bea0 <osMessageQueueGetCount+0x18>
    count = 0U;
 800be9a:	2300      	movs	r3, #0
 800be9c:	617b      	str	r3, [r7, #20]
 800be9e:	e01c      	b.n	800beda <osMessageQueueGetCount+0x52>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bea0:	f3ef 8305 	mrs	r3, IPSR
 800bea4:	60fb      	str	r3, [r7, #12]
  return(result);
 800bea6:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d109      	bne.n	800bec0 <osMessageQueueGetCount+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800beac:	f3ef 8310 	mrs	r3, PRIMASK
 800beb0:	60bb      	str	r3, [r7, #8]
  return(result);
 800beb2:	68bb      	ldr	r3, [r7, #8]
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d00a      	beq.n	800bece <osMessageQueueGetCount+0x46>
 800beb8:	4b0a      	ldr	r3, [pc, #40]	; (800bee4 <osMessageQueueGetCount+0x5c>)
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	2b02      	cmp	r3, #2
 800bebe:	d106      	bne.n	800bece <osMessageQueueGetCount+0x46>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 800bec0:	693b      	ldr	r3, [r7, #16]
 800bec2:	0018      	movs	r0, r3
 800bec4:	f000 fdcf 	bl	800ca66 <uxQueueMessagesWaitingFromISR>
 800bec8:	0003      	movs	r3, r0
 800beca:	617b      	str	r3, [r7, #20]
 800becc:	e005      	b.n	800beda <osMessageQueueGetCount+0x52>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 800bece:	693b      	ldr	r3, [r7, #16]
 800bed0:	0018      	movs	r0, r3
 800bed2:	f000 fdb3 	bl	800ca3c <uxQueueMessagesWaiting>
 800bed6:	0003      	movs	r3, r0
 800bed8:	617b      	str	r3, [r7, #20]
  }

  return ((uint32_t)count);
 800beda:	697b      	ldr	r3, [r7, #20]
}
 800bedc:	0018      	movs	r0, r3
 800bede:	46bd      	mov	sp, r7
 800bee0:	b006      	add	sp, #24
 800bee2:	bd80      	pop	{r7, pc}
 800bee4:	20000664 	.word	0x20000664

0800bee8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800bee8:	b580      	push	{r7, lr}
 800beea:	b084      	sub	sp, #16
 800beec:	af00      	add	r7, sp, #0
 800beee:	60f8      	str	r0, [r7, #12]
 800bef0:	60b9      	str	r1, [r7, #8]
 800bef2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	4a06      	ldr	r2, [pc, #24]	; (800bf10 <vApplicationGetIdleTaskMemory+0x28>)
 800bef8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800befa:	68bb      	ldr	r3, [r7, #8]
 800befc:	4a05      	ldr	r2, [pc, #20]	; (800bf14 <vApplicationGetIdleTaskMemory+0x2c>)
 800befe:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	2240      	movs	r2, #64	; 0x40
 800bf04:	601a      	str	r2, [r3, #0]
}
 800bf06:	46c0      	nop			; (mov r8, r8)
 800bf08:	46bd      	mov	sp, r7
 800bf0a:	b004      	add	sp, #16
 800bf0c:	bd80      	pop	{r7, pc}
 800bf0e:	46c0      	nop			; (mov r8, r8)
 800bf10:	20000668 	.word	0x20000668
 800bf14:	20000724 	.word	0x20000724

0800bf18 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800bf18:	b580      	push	{r7, lr}
 800bf1a:	b084      	sub	sp, #16
 800bf1c:	af00      	add	r7, sp, #0
 800bf1e:	60f8      	str	r0, [r7, #12]
 800bf20:	60b9      	str	r1, [r7, #8]
 800bf22:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800bf24:	68fb      	ldr	r3, [r7, #12]
 800bf26:	4a06      	ldr	r2, [pc, #24]	; (800bf40 <vApplicationGetTimerTaskMemory+0x28>)
 800bf28:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800bf2a:	68bb      	ldr	r3, [r7, #8]
 800bf2c:	4a05      	ldr	r2, [pc, #20]	; (800bf44 <vApplicationGetTimerTaskMemory+0x2c>)
 800bf2e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	2280      	movs	r2, #128	; 0x80
 800bf34:	601a      	str	r2, [r3, #0]
}
 800bf36:	46c0      	nop			; (mov r8, r8)
 800bf38:	46bd      	mov	sp, r7
 800bf3a:	b004      	add	sp, #16
 800bf3c:	bd80      	pop	{r7, pc}
 800bf3e:	46c0      	nop			; (mov r8, r8)
 800bf40:	20000824 	.word	0x20000824
 800bf44:	200008e0 	.word	0x200008e0

0800bf48 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800bf48:	b580      	push	{r7, lr}
 800bf4a:	b082      	sub	sp, #8
 800bf4c:	af00      	add	r7, sp, #0
 800bf4e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	3308      	adds	r3, #8
 800bf54:	001a      	movs	r2, r3
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	2201      	movs	r2, #1
 800bf5e:	4252      	negs	r2, r2
 800bf60:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	3308      	adds	r3, #8
 800bf66:	001a      	movs	r2, r3
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	3308      	adds	r3, #8
 800bf70:	001a      	movs	r2, r3
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	2200      	movs	r2, #0
 800bf7a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800bf7c:	46c0      	nop			; (mov r8, r8)
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	b002      	add	sp, #8
 800bf82:	bd80      	pop	{r7, pc}

0800bf84 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800bf84:	b580      	push	{r7, lr}
 800bf86:	b082      	sub	sp, #8
 800bf88:	af00      	add	r7, sp, #0
 800bf8a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	2200      	movs	r2, #0
 800bf90:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800bf92:	46c0      	nop			; (mov r8, r8)
 800bf94:	46bd      	mov	sp, r7
 800bf96:	b002      	add	sp, #8
 800bf98:	bd80      	pop	{r7, pc}

0800bf9a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bf9a:	b580      	push	{r7, lr}
 800bf9c:	b084      	sub	sp, #16
 800bf9e:	af00      	add	r7, sp, #0
 800bfa0:	6078      	str	r0, [r7, #4]
 800bfa2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	685b      	ldr	r3, [r3, #4]
 800bfa8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800bfaa:	683b      	ldr	r3, [r7, #0]
 800bfac:	68fa      	ldr	r2, [r7, #12]
 800bfae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800bfb0:	68fb      	ldr	r3, [r7, #12]
 800bfb2:	689a      	ldr	r2, [r3, #8]
 800bfb4:	683b      	ldr	r3, [r7, #0]
 800bfb6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	689b      	ldr	r3, [r3, #8]
 800bfbc:	683a      	ldr	r2, [r7, #0]
 800bfbe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	683a      	ldr	r2, [r7, #0]
 800bfc4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800bfc6:	683b      	ldr	r3, [r7, #0]
 800bfc8:	687a      	ldr	r2, [r7, #4]
 800bfca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	1c5a      	adds	r2, r3, #1
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	601a      	str	r2, [r3, #0]
}
 800bfd6:	46c0      	nop			; (mov r8, r8)
 800bfd8:	46bd      	mov	sp, r7
 800bfda:	b004      	add	sp, #16
 800bfdc:	bd80      	pop	{r7, pc}

0800bfde <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bfde:	b580      	push	{r7, lr}
 800bfe0:	b084      	sub	sp, #16
 800bfe2:	af00      	add	r7, sp, #0
 800bfe4:	6078      	str	r0, [r7, #4]
 800bfe6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800bfe8:	683b      	ldr	r3, [r7, #0]
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800bfee:	68bb      	ldr	r3, [r7, #8]
 800bff0:	3301      	adds	r3, #1
 800bff2:	d103      	bne.n	800bffc <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	691b      	ldr	r3, [r3, #16]
 800bff8:	60fb      	str	r3, [r7, #12]
 800bffa:	e00c      	b.n	800c016 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	3308      	adds	r3, #8
 800c000:	60fb      	str	r3, [r7, #12]
 800c002:	e002      	b.n	800c00a <vListInsert+0x2c>
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	685b      	ldr	r3, [r3, #4]
 800c008:	60fb      	str	r3, [r7, #12]
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	685b      	ldr	r3, [r3, #4]
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	68ba      	ldr	r2, [r7, #8]
 800c012:	429a      	cmp	r2, r3
 800c014:	d2f6      	bcs.n	800c004 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	685a      	ldr	r2, [r3, #4]
 800c01a:	683b      	ldr	r3, [r7, #0]
 800c01c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800c01e:	683b      	ldr	r3, [r7, #0]
 800c020:	685b      	ldr	r3, [r3, #4]
 800c022:	683a      	ldr	r2, [r7, #0]
 800c024:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800c026:	683b      	ldr	r3, [r7, #0]
 800c028:	68fa      	ldr	r2, [r7, #12]
 800c02a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	683a      	ldr	r2, [r7, #0]
 800c030:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800c032:	683b      	ldr	r3, [r7, #0]
 800c034:	687a      	ldr	r2, [r7, #4]
 800c036:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	1c5a      	adds	r2, r3, #1
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	601a      	str	r2, [r3, #0]
}
 800c042:	46c0      	nop			; (mov r8, r8)
 800c044:	46bd      	mov	sp, r7
 800c046:	b004      	add	sp, #16
 800c048:	bd80      	pop	{r7, pc}

0800c04a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800c04a:	b580      	push	{r7, lr}
 800c04c:	b084      	sub	sp, #16
 800c04e:	af00      	add	r7, sp, #0
 800c050:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	691b      	ldr	r3, [r3, #16]
 800c056:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	685b      	ldr	r3, [r3, #4]
 800c05c:	687a      	ldr	r2, [r7, #4]
 800c05e:	6892      	ldr	r2, [r2, #8]
 800c060:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	689b      	ldr	r3, [r3, #8]
 800c066:	687a      	ldr	r2, [r7, #4]
 800c068:	6852      	ldr	r2, [r2, #4]
 800c06a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	685b      	ldr	r3, [r3, #4]
 800c070:	687a      	ldr	r2, [r7, #4]
 800c072:	429a      	cmp	r2, r3
 800c074:	d103      	bne.n	800c07e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	689a      	ldr	r2, [r3, #8]
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	2200      	movs	r2, #0
 800c082:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	1e5a      	subs	r2, r3, #1
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	681b      	ldr	r3, [r3, #0]
}
 800c092:	0018      	movs	r0, r3
 800c094:	46bd      	mov	sp, r7
 800c096:	b004      	add	sp, #16
 800c098:	bd80      	pop	{r7, pc}

0800c09a <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800c09a:	b580      	push	{r7, lr}
 800c09c:	b084      	sub	sp, #16
 800c09e:	af00      	add	r7, sp, #0
 800c0a0:	6078      	str	r0, [r7, #4]
 800c0a2:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d101      	bne.n	800c0b2 <xQueueGenericReset+0x18>
 800c0ae:	b672      	cpsid	i
 800c0b0:	e7fe      	b.n	800c0b0 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 800c0b2:	f002 fa75 	bl	800e5a0 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	681a      	ldr	r2, [r3, #0]
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0c2:	434b      	muls	r3, r1
 800c0c4:	18d2      	adds	r2, r2, r3
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	2200      	movs	r2, #0
 800c0ce:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	681a      	ldr	r2, [r3, #0]
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	681a      	ldr	r2, [r3, #0]
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c0e0:	1e59      	subs	r1, r3, #1
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0e6:	434b      	muls	r3, r1
 800c0e8:	18d2      	adds	r2, r2, r3
 800c0ea:	68fb      	ldr	r3, [r7, #12]
 800c0ec:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	2244      	movs	r2, #68	; 0x44
 800c0f2:	21ff      	movs	r1, #255	; 0xff
 800c0f4:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	2245      	movs	r2, #69	; 0x45
 800c0fa:	21ff      	movs	r1, #255	; 0xff
 800c0fc:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 800c0fe:	683b      	ldr	r3, [r7, #0]
 800c100:	2b00      	cmp	r3, #0
 800c102:	d10d      	bne.n	800c120 <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	691b      	ldr	r3, [r3, #16]
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d013      	beq.n	800c134 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	3310      	adds	r3, #16
 800c110:	0018      	movs	r0, r3
 800c112:	f001 fb7d 	bl	800d810 <xTaskRemoveFromEventList>
 800c116:	1e03      	subs	r3, r0, #0
 800c118:	d00c      	beq.n	800c134 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800c11a:	f002 fa31 	bl	800e580 <vPortYield>
 800c11e:	e009      	b.n	800c134 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	3310      	adds	r3, #16
 800c124:	0018      	movs	r0, r3
 800c126:	f7ff ff0f 	bl	800bf48 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	3324      	adds	r3, #36	; 0x24
 800c12e:	0018      	movs	r0, r3
 800c130:	f7ff ff0a 	bl	800bf48 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800c134:	f002 fa46 	bl	800e5c4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800c138:	2301      	movs	r3, #1
}
 800c13a:	0018      	movs	r0, r3
 800c13c:	46bd      	mov	sp, r7
 800c13e:	b004      	add	sp, #16
 800c140:	bd80      	pop	{r7, pc}

0800c142 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800c142:	b590      	push	{r4, r7, lr}
 800c144:	b089      	sub	sp, #36	; 0x24
 800c146:	af02      	add	r7, sp, #8
 800c148:	60f8      	str	r0, [r7, #12]
 800c14a:	60b9      	str	r1, [r7, #8]
 800c14c:	607a      	str	r2, [r7, #4]
 800c14e:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	2b00      	cmp	r3, #0
 800c154:	d101      	bne.n	800c15a <xQueueGenericCreateStatic+0x18>
 800c156:	b672      	cpsid	i
 800c158:	e7fe      	b.n	800c158 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800c15a:	683b      	ldr	r3, [r7, #0]
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d101      	bne.n	800c164 <xQueueGenericCreateStatic+0x22>
 800c160:	b672      	cpsid	i
 800c162:	e7fe      	b.n	800c162 <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	2b00      	cmp	r3, #0
 800c168:	d002      	beq.n	800c170 <xQueueGenericCreateStatic+0x2e>
 800c16a:	68bb      	ldr	r3, [r7, #8]
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d001      	beq.n	800c174 <xQueueGenericCreateStatic+0x32>
 800c170:	2301      	movs	r3, #1
 800c172:	e000      	b.n	800c176 <xQueueGenericCreateStatic+0x34>
 800c174:	2300      	movs	r3, #0
 800c176:	2b00      	cmp	r3, #0
 800c178:	d101      	bne.n	800c17e <xQueueGenericCreateStatic+0x3c>
 800c17a:	b672      	cpsid	i
 800c17c:	e7fe      	b.n	800c17c <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	2b00      	cmp	r3, #0
 800c182:	d102      	bne.n	800c18a <xQueueGenericCreateStatic+0x48>
 800c184:	68bb      	ldr	r3, [r7, #8]
 800c186:	2b00      	cmp	r3, #0
 800c188:	d101      	bne.n	800c18e <xQueueGenericCreateStatic+0x4c>
 800c18a:	2301      	movs	r3, #1
 800c18c:	e000      	b.n	800c190 <xQueueGenericCreateStatic+0x4e>
 800c18e:	2300      	movs	r3, #0
 800c190:	2b00      	cmp	r3, #0
 800c192:	d101      	bne.n	800c198 <xQueueGenericCreateStatic+0x56>
 800c194:	b672      	cpsid	i
 800c196:	e7fe      	b.n	800c196 <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800c198:	2350      	movs	r3, #80	; 0x50
 800c19a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 800c19c:	693b      	ldr	r3, [r7, #16]
 800c19e:	2b50      	cmp	r3, #80	; 0x50
 800c1a0:	d001      	beq.n	800c1a6 <xQueueGenericCreateStatic+0x64>
 800c1a2:	b672      	cpsid	i
 800c1a4:	e7fe      	b.n	800c1a4 <xQueueGenericCreateStatic+0x62>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c1a6:	683b      	ldr	r3, [r7, #0]
 800c1a8:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 800c1aa:	697b      	ldr	r3, [r7, #20]
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d00e      	beq.n	800c1ce <xQueueGenericCreateStatic+0x8c>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800c1b0:	697b      	ldr	r3, [r7, #20]
 800c1b2:	2246      	movs	r2, #70	; 0x46
 800c1b4:	2101      	movs	r1, #1
 800c1b6:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c1b8:	2328      	movs	r3, #40	; 0x28
 800c1ba:	18fb      	adds	r3, r7, r3
 800c1bc:	781c      	ldrb	r4, [r3, #0]
 800c1be:	687a      	ldr	r2, [r7, #4]
 800c1c0:	68b9      	ldr	r1, [r7, #8]
 800c1c2:	68f8      	ldr	r0, [r7, #12]
 800c1c4:	697b      	ldr	r3, [r7, #20]
 800c1c6:	9300      	str	r3, [sp, #0]
 800c1c8:	0023      	movs	r3, r4
 800c1ca:	f000 f83b 	bl	800c244 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800c1ce:	697b      	ldr	r3, [r7, #20]
	}
 800c1d0:	0018      	movs	r0, r3
 800c1d2:	46bd      	mov	sp, r7
 800c1d4:	b007      	add	sp, #28
 800c1d6:	bd90      	pop	{r4, r7, pc}

0800c1d8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800c1d8:	b590      	push	{r4, r7, lr}
 800c1da:	b08b      	sub	sp, #44	; 0x2c
 800c1dc:	af02      	add	r7, sp, #8
 800c1de:	60f8      	str	r0, [r7, #12]
 800c1e0:	60b9      	str	r1, [r7, #8]
 800c1e2:	1dfb      	adds	r3, r7, #7
 800c1e4:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d101      	bne.n	800c1f0 <xQueueGenericCreate+0x18>
 800c1ec:	b672      	cpsid	i
 800c1ee:	e7fe      	b.n	800c1ee <xQueueGenericCreate+0x16>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800c1f0:	68bb      	ldr	r3, [r7, #8]
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d102      	bne.n	800c1fc <xQueueGenericCreate+0x24>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800c1f6:	2300      	movs	r3, #0
 800c1f8:	61fb      	str	r3, [r7, #28]
 800c1fa:	e003      	b.n	800c204 <xQueueGenericCreate+0x2c>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	68ba      	ldr	r2, [r7, #8]
 800c200:	4353      	muls	r3, r2
 800c202:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800c204:	69fb      	ldr	r3, [r7, #28]
 800c206:	3350      	adds	r3, #80	; 0x50
 800c208:	0018      	movs	r0, r3
 800c20a:	f002 fa61 	bl	800e6d0 <pvPortMalloc>
 800c20e:	0003      	movs	r3, r0
 800c210:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 800c212:	69bb      	ldr	r3, [r7, #24]
 800c214:	2b00      	cmp	r3, #0
 800c216:	d010      	beq.n	800c23a <xQueueGenericCreate+0x62>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800c218:	69bb      	ldr	r3, [r7, #24]
 800c21a:	3350      	adds	r3, #80	; 0x50
 800c21c:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800c21e:	69bb      	ldr	r3, [r7, #24]
 800c220:	2246      	movs	r2, #70	; 0x46
 800c222:	2100      	movs	r1, #0
 800c224:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c226:	1dfb      	adds	r3, r7, #7
 800c228:	781c      	ldrb	r4, [r3, #0]
 800c22a:	697a      	ldr	r2, [r7, #20]
 800c22c:	68b9      	ldr	r1, [r7, #8]
 800c22e:	68f8      	ldr	r0, [r7, #12]
 800c230:	69bb      	ldr	r3, [r7, #24]
 800c232:	9300      	str	r3, [sp, #0]
 800c234:	0023      	movs	r3, r4
 800c236:	f000 f805 	bl	800c244 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800c23a:	69bb      	ldr	r3, [r7, #24]
	}
 800c23c:	0018      	movs	r0, r3
 800c23e:	46bd      	mov	sp, r7
 800c240:	b009      	add	sp, #36	; 0x24
 800c242:	bd90      	pop	{r4, r7, pc}

0800c244 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800c244:	b580      	push	{r7, lr}
 800c246:	b084      	sub	sp, #16
 800c248:	af00      	add	r7, sp, #0
 800c24a:	60f8      	str	r0, [r7, #12]
 800c24c:	60b9      	str	r1, [r7, #8]
 800c24e:	607a      	str	r2, [r7, #4]
 800c250:	001a      	movs	r2, r3
 800c252:	1cfb      	adds	r3, r7, #3
 800c254:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800c256:	68bb      	ldr	r3, [r7, #8]
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d103      	bne.n	800c264 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c25c:	69bb      	ldr	r3, [r7, #24]
 800c25e:	69ba      	ldr	r2, [r7, #24]
 800c260:	601a      	str	r2, [r3, #0]
 800c262:	e002      	b.n	800c26a <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800c264:	69bb      	ldr	r3, [r7, #24]
 800c266:	687a      	ldr	r2, [r7, #4]
 800c268:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800c26a:	69bb      	ldr	r3, [r7, #24]
 800c26c:	68fa      	ldr	r2, [r7, #12]
 800c26e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800c270:	69bb      	ldr	r3, [r7, #24]
 800c272:	68ba      	ldr	r2, [r7, #8]
 800c274:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800c276:	69bb      	ldr	r3, [r7, #24]
 800c278:	2101      	movs	r1, #1
 800c27a:	0018      	movs	r0, r3
 800c27c:	f7ff ff0d 	bl	800c09a <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800c280:	69bb      	ldr	r3, [r7, #24]
 800c282:	1cfa      	adds	r2, r7, #3
 800c284:	214c      	movs	r1, #76	; 0x4c
 800c286:	7812      	ldrb	r2, [r2, #0]
 800c288:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800c28a:	46c0      	nop			; (mov r8, r8)
 800c28c:	46bd      	mov	sp, r7
 800c28e:	b004      	add	sp, #16
 800c290:	bd80      	pop	{r7, pc}

0800c292 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800c292:	b580      	push	{r7, lr}
 800c294:	b088      	sub	sp, #32
 800c296:	af02      	add	r7, sp, #8
 800c298:	60f8      	str	r0, [r7, #12]
 800c29a:	60b9      	str	r1, [r7, #8]
 800c29c:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d101      	bne.n	800c2a8 <xQueueCreateCountingSemaphoreStatic+0x16>
 800c2a4:	b672      	cpsid	i
 800c2a6:	e7fe      	b.n	800c2a6 <xQueueCreateCountingSemaphoreStatic+0x14>
		configASSERT( uxInitialCount <= uxMaxCount );
 800c2a8:	68ba      	ldr	r2, [r7, #8]
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	429a      	cmp	r2, r3
 800c2ae:	d901      	bls.n	800c2b4 <xQueueCreateCountingSemaphoreStatic+0x22>
 800c2b0:	b672      	cpsid	i
 800c2b2:	e7fe      	b.n	800c2b2 <xQueueCreateCountingSemaphoreStatic+0x20>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	68f8      	ldr	r0, [r7, #12]
 800c2b8:	2202      	movs	r2, #2
 800c2ba:	9200      	str	r2, [sp, #0]
 800c2bc:	2200      	movs	r2, #0
 800c2be:	2100      	movs	r1, #0
 800c2c0:	f7ff ff3f 	bl	800c142 <xQueueGenericCreateStatic>
 800c2c4:	0003      	movs	r3, r0
 800c2c6:	617b      	str	r3, [r7, #20]

		if( xHandle != NULL )
 800c2c8:	697b      	ldr	r3, [r7, #20]
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d002      	beq.n	800c2d4 <xQueueCreateCountingSemaphoreStatic+0x42>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800c2ce:	697b      	ldr	r3, [r7, #20]
 800c2d0:	68ba      	ldr	r2, [r7, #8]
 800c2d2:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800c2d4:	697b      	ldr	r3, [r7, #20]
	}
 800c2d6:	0018      	movs	r0, r3
 800c2d8:	46bd      	mov	sp, r7
 800c2da:	b006      	add	sp, #24
 800c2dc:	bd80      	pop	{r7, pc}

0800c2de <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800c2de:	b580      	push	{r7, lr}
 800c2e0:	b084      	sub	sp, #16
 800c2e2:	af00      	add	r7, sp, #0
 800c2e4:	6078      	str	r0, [r7, #4]
 800c2e6:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d101      	bne.n	800c2f2 <xQueueCreateCountingSemaphore+0x14>
 800c2ee:	b672      	cpsid	i
 800c2f0:	e7fe      	b.n	800c2f0 <xQueueCreateCountingSemaphore+0x12>
		configASSERT( uxInitialCount <= uxMaxCount );
 800c2f2:	683a      	ldr	r2, [r7, #0]
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	429a      	cmp	r2, r3
 800c2f8:	d901      	bls.n	800c2fe <xQueueCreateCountingSemaphore+0x20>
 800c2fa:	b672      	cpsid	i
 800c2fc:	e7fe      	b.n	800c2fc <xQueueCreateCountingSemaphore+0x1e>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	2202      	movs	r2, #2
 800c302:	2100      	movs	r1, #0
 800c304:	0018      	movs	r0, r3
 800c306:	f7ff ff67 	bl	800c1d8 <xQueueGenericCreate>
 800c30a:	0003      	movs	r3, r0
 800c30c:	60fb      	str	r3, [r7, #12]

		if( xHandle != NULL )
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	2b00      	cmp	r3, #0
 800c312:	d002      	beq.n	800c31a <xQueueCreateCountingSemaphore+0x3c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	683a      	ldr	r2, [r7, #0]
 800c318:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800c31a:	68fb      	ldr	r3, [r7, #12]
	}
 800c31c:	0018      	movs	r0, r3
 800c31e:	46bd      	mov	sp, r7
 800c320:	b004      	add	sp, #16
 800c322:	bd80      	pop	{r7, pc}

0800c324 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800c324:	b580      	push	{r7, lr}
 800c326:	b08a      	sub	sp, #40	; 0x28
 800c328:	af00      	add	r7, sp, #0
 800c32a:	60f8      	str	r0, [r7, #12]
 800c32c:	60b9      	str	r1, [r7, #8]
 800c32e:	607a      	str	r2, [r7, #4]
 800c330:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800c332:	2300      	movs	r3, #0
 800c334:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 800c33a:	6a3b      	ldr	r3, [r7, #32]
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d101      	bne.n	800c344 <xQueueGenericSend+0x20>
 800c340:	b672      	cpsid	i
 800c342:	e7fe      	b.n	800c342 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c344:	68bb      	ldr	r3, [r7, #8]
 800c346:	2b00      	cmp	r3, #0
 800c348:	d103      	bne.n	800c352 <xQueueGenericSend+0x2e>
 800c34a:	6a3b      	ldr	r3, [r7, #32]
 800c34c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d101      	bne.n	800c356 <xQueueGenericSend+0x32>
 800c352:	2301      	movs	r3, #1
 800c354:	e000      	b.n	800c358 <xQueueGenericSend+0x34>
 800c356:	2300      	movs	r3, #0
 800c358:	2b00      	cmp	r3, #0
 800c35a:	d101      	bne.n	800c360 <xQueueGenericSend+0x3c>
 800c35c:	b672      	cpsid	i
 800c35e:	e7fe      	b.n	800c35e <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c360:	683b      	ldr	r3, [r7, #0]
 800c362:	2b02      	cmp	r3, #2
 800c364:	d103      	bne.n	800c36e <xQueueGenericSend+0x4a>
 800c366:	6a3b      	ldr	r3, [r7, #32]
 800c368:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c36a:	2b01      	cmp	r3, #1
 800c36c:	d101      	bne.n	800c372 <xQueueGenericSend+0x4e>
 800c36e:	2301      	movs	r3, #1
 800c370:	e000      	b.n	800c374 <xQueueGenericSend+0x50>
 800c372:	2300      	movs	r3, #0
 800c374:	2b00      	cmp	r3, #0
 800c376:	d101      	bne.n	800c37c <xQueueGenericSend+0x58>
 800c378:	b672      	cpsid	i
 800c37a:	e7fe      	b.n	800c37a <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c37c:	f001 fbe6 	bl	800db4c <xTaskGetSchedulerState>
 800c380:	1e03      	subs	r3, r0, #0
 800c382:	d102      	bne.n	800c38a <xQueueGenericSend+0x66>
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	2b00      	cmp	r3, #0
 800c388:	d101      	bne.n	800c38e <xQueueGenericSend+0x6a>
 800c38a:	2301      	movs	r3, #1
 800c38c:	e000      	b.n	800c390 <xQueueGenericSend+0x6c>
 800c38e:	2300      	movs	r3, #0
 800c390:	2b00      	cmp	r3, #0
 800c392:	d101      	bne.n	800c398 <xQueueGenericSend+0x74>
 800c394:	b672      	cpsid	i
 800c396:	e7fe      	b.n	800c396 <xQueueGenericSend+0x72>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c398:	f002 f902 	bl	800e5a0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c39c:	6a3b      	ldr	r3, [r7, #32]
 800c39e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c3a0:	6a3b      	ldr	r3, [r7, #32]
 800c3a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c3a4:	429a      	cmp	r2, r3
 800c3a6:	d302      	bcc.n	800c3ae <xQueueGenericSend+0x8a>
 800c3a8:	683b      	ldr	r3, [r7, #0]
 800c3aa:	2b02      	cmp	r3, #2
 800c3ac:	d11e      	bne.n	800c3ec <xQueueGenericSend+0xc8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c3ae:	683a      	ldr	r2, [r7, #0]
 800c3b0:	68b9      	ldr	r1, [r7, #8]
 800c3b2:	6a3b      	ldr	r3, [r7, #32]
 800c3b4:	0018      	movs	r0, r3
 800c3b6:	f000 fb99 	bl	800caec <prvCopyDataToQueue>
 800c3ba:	0003      	movs	r3, r0
 800c3bc:	61fb      	str	r3, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c3be:	6a3b      	ldr	r3, [r7, #32]
 800c3c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d009      	beq.n	800c3da <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c3c6:	6a3b      	ldr	r3, [r7, #32]
 800c3c8:	3324      	adds	r3, #36	; 0x24
 800c3ca:	0018      	movs	r0, r3
 800c3cc:	f001 fa20 	bl	800d810 <xTaskRemoveFromEventList>
 800c3d0:	1e03      	subs	r3, r0, #0
 800c3d2:	d007      	beq.n	800c3e4 <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800c3d4:	f002 f8d4 	bl	800e580 <vPortYield>
 800c3d8:	e004      	b.n	800c3e4 <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800c3da:	69fb      	ldr	r3, [r7, #28]
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d001      	beq.n	800c3e4 <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800c3e0:	f002 f8ce 	bl	800e580 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800c3e4:	f002 f8ee 	bl	800e5c4 <vPortExitCritical>
				return pdPASS;
 800c3e8:	2301      	movs	r3, #1
 800c3ea:	e05b      	b.n	800c4a4 <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d103      	bne.n	800c3fa <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c3f2:	f002 f8e7 	bl	800e5c4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800c3f6:	2300      	movs	r3, #0
 800c3f8:	e054      	b.n	800c4a4 <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c3fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d106      	bne.n	800c40e <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c400:	2314      	movs	r3, #20
 800c402:	18fb      	adds	r3, r7, r3
 800c404:	0018      	movs	r0, r3
 800c406:	f001 fa5f 	bl	800d8c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c40a:	2301      	movs	r3, #1
 800c40c:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c40e:	f002 f8d9 	bl	800e5c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c412:	f001 f805 	bl	800d420 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c416:	f002 f8c3 	bl	800e5a0 <vPortEnterCritical>
 800c41a:	6a3b      	ldr	r3, [r7, #32]
 800c41c:	2244      	movs	r2, #68	; 0x44
 800c41e:	5c9b      	ldrb	r3, [r3, r2]
 800c420:	b25b      	sxtb	r3, r3
 800c422:	3301      	adds	r3, #1
 800c424:	d103      	bne.n	800c42e <xQueueGenericSend+0x10a>
 800c426:	6a3b      	ldr	r3, [r7, #32]
 800c428:	2244      	movs	r2, #68	; 0x44
 800c42a:	2100      	movs	r1, #0
 800c42c:	5499      	strb	r1, [r3, r2]
 800c42e:	6a3b      	ldr	r3, [r7, #32]
 800c430:	2245      	movs	r2, #69	; 0x45
 800c432:	5c9b      	ldrb	r3, [r3, r2]
 800c434:	b25b      	sxtb	r3, r3
 800c436:	3301      	adds	r3, #1
 800c438:	d103      	bne.n	800c442 <xQueueGenericSend+0x11e>
 800c43a:	6a3b      	ldr	r3, [r7, #32]
 800c43c:	2245      	movs	r2, #69	; 0x45
 800c43e:	2100      	movs	r1, #0
 800c440:	5499      	strb	r1, [r3, r2]
 800c442:	f002 f8bf 	bl	800e5c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c446:	1d3a      	adds	r2, r7, #4
 800c448:	2314      	movs	r3, #20
 800c44a:	18fb      	adds	r3, r7, r3
 800c44c:	0011      	movs	r1, r2
 800c44e:	0018      	movs	r0, r3
 800c450:	f001 fa4e 	bl	800d8f0 <xTaskCheckForTimeOut>
 800c454:	1e03      	subs	r3, r0, #0
 800c456:	d11e      	bne.n	800c496 <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c458:	6a3b      	ldr	r3, [r7, #32]
 800c45a:	0018      	movs	r0, r3
 800c45c:	f000 fc4b 	bl	800ccf6 <prvIsQueueFull>
 800c460:	1e03      	subs	r3, r0, #0
 800c462:	d011      	beq.n	800c488 <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c464:	6a3b      	ldr	r3, [r7, #32]
 800c466:	3310      	adds	r3, #16
 800c468:	687a      	ldr	r2, [r7, #4]
 800c46a:	0011      	movs	r1, r2
 800c46c:	0018      	movs	r0, r3
 800c46e:	f001 f98b 	bl	800d788 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800c472:	6a3b      	ldr	r3, [r7, #32]
 800c474:	0018      	movs	r0, r3
 800c476:	f000 fbca 	bl	800cc0e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800c47a:	f000 ffdd 	bl	800d438 <xTaskResumeAll>
 800c47e:	1e03      	subs	r3, r0, #0
 800c480:	d18a      	bne.n	800c398 <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 800c482:	f002 f87d 	bl	800e580 <vPortYield>
 800c486:	e787      	b.n	800c398 <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800c488:	6a3b      	ldr	r3, [r7, #32]
 800c48a:	0018      	movs	r0, r3
 800c48c:	f000 fbbf 	bl	800cc0e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c490:	f000 ffd2 	bl	800d438 <xTaskResumeAll>
 800c494:	e780      	b.n	800c398 <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800c496:	6a3b      	ldr	r3, [r7, #32]
 800c498:	0018      	movs	r0, r3
 800c49a:	f000 fbb8 	bl	800cc0e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c49e:	f000 ffcb 	bl	800d438 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800c4a2:	2300      	movs	r3, #0
		}
	}
}
 800c4a4:	0018      	movs	r0, r3
 800c4a6:	46bd      	mov	sp, r7
 800c4a8:	b00a      	add	sp, #40	; 0x28
 800c4aa:	bd80      	pop	{r7, pc}

0800c4ac <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800c4ac:	b590      	push	{r4, r7, lr}
 800c4ae:	b089      	sub	sp, #36	; 0x24
 800c4b0:	af00      	add	r7, sp, #0
 800c4b2:	60f8      	str	r0, [r7, #12]
 800c4b4:	60b9      	str	r1, [r7, #8]
 800c4b6:	607a      	str	r2, [r7, #4]
 800c4b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
 800c4be:	69bb      	ldr	r3, [r7, #24]
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d101      	bne.n	800c4c8 <xQueueGenericSendFromISR+0x1c>
 800c4c4:	b672      	cpsid	i
 800c4c6:	e7fe      	b.n	800c4c6 <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c4c8:	68bb      	ldr	r3, [r7, #8]
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d103      	bne.n	800c4d6 <xQueueGenericSendFromISR+0x2a>
 800c4ce:	69bb      	ldr	r3, [r7, #24]
 800c4d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d101      	bne.n	800c4da <xQueueGenericSendFromISR+0x2e>
 800c4d6:	2301      	movs	r3, #1
 800c4d8:	e000      	b.n	800c4dc <xQueueGenericSendFromISR+0x30>
 800c4da:	2300      	movs	r3, #0
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d101      	bne.n	800c4e4 <xQueueGenericSendFromISR+0x38>
 800c4e0:	b672      	cpsid	i
 800c4e2:	e7fe      	b.n	800c4e2 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c4e4:	683b      	ldr	r3, [r7, #0]
 800c4e6:	2b02      	cmp	r3, #2
 800c4e8:	d103      	bne.n	800c4f2 <xQueueGenericSendFromISR+0x46>
 800c4ea:	69bb      	ldr	r3, [r7, #24]
 800c4ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c4ee:	2b01      	cmp	r3, #1
 800c4f0:	d101      	bne.n	800c4f6 <xQueueGenericSendFromISR+0x4a>
 800c4f2:	2301      	movs	r3, #1
 800c4f4:	e000      	b.n	800c4f8 <xQueueGenericSendFromISR+0x4c>
 800c4f6:	2300      	movs	r3, #0
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d101      	bne.n	800c500 <xQueueGenericSendFromISR+0x54>
 800c4fc:	b672      	cpsid	i
 800c4fe:	e7fe      	b.n	800c4fe <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c500:	f002 f878 	bl	800e5f4 <ulSetInterruptMaskFromISR>
 800c504:	0003      	movs	r3, r0
 800c506:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c508:	69bb      	ldr	r3, [r7, #24]
 800c50a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c50c:	69bb      	ldr	r3, [r7, #24]
 800c50e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c510:	429a      	cmp	r2, r3
 800c512:	d302      	bcc.n	800c51a <xQueueGenericSendFromISR+0x6e>
 800c514:	683b      	ldr	r3, [r7, #0]
 800c516:	2b02      	cmp	r3, #2
 800c518:	d12e      	bne.n	800c578 <xQueueGenericSendFromISR+0xcc>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c51a:	2413      	movs	r4, #19
 800c51c:	193b      	adds	r3, r7, r4
 800c51e:	69ba      	ldr	r2, [r7, #24]
 800c520:	2145      	movs	r1, #69	; 0x45
 800c522:	5c52      	ldrb	r2, [r2, r1]
 800c524:	701a      	strb	r2, [r3, #0]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c526:	683a      	ldr	r2, [r7, #0]
 800c528:	68b9      	ldr	r1, [r7, #8]
 800c52a:	69bb      	ldr	r3, [r7, #24]
 800c52c:	0018      	movs	r0, r3
 800c52e:	f000 fadd 	bl	800caec <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c532:	193b      	adds	r3, r7, r4
 800c534:	781b      	ldrb	r3, [r3, #0]
 800c536:	b25b      	sxtb	r3, r3
 800c538:	3301      	adds	r3, #1
 800c53a:	d111      	bne.n	800c560 <xQueueGenericSendFromISR+0xb4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c53c:	69bb      	ldr	r3, [r7, #24]
 800c53e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c540:	2b00      	cmp	r3, #0
 800c542:	d016      	beq.n	800c572 <xQueueGenericSendFromISR+0xc6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c544:	69bb      	ldr	r3, [r7, #24]
 800c546:	3324      	adds	r3, #36	; 0x24
 800c548:	0018      	movs	r0, r3
 800c54a:	f001 f961 	bl	800d810 <xTaskRemoveFromEventList>
 800c54e:	1e03      	subs	r3, r0, #0
 800c550:	d00f      	beq.n	800c572 <xQueueGenericSendFromISR+0xc6>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	2b00      	cmp	r3, #0
 800c556:	d00c      	beq.n	800c572 <xQueueGenericSendFromISR+0xc6>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	2201      	movs	r2, #1
 800c55c:	601a      	str	r2, [r3, #0]
 800c55e:	e008      	b.n	800c572 <xQueueGenericSendFromISR+0xc6>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c560:	2313      	movs	r3, #19
 800c562:	18fb      	adds	r3, r7, r3
 800c564:	781b      	ldrb	r3, [r3, #0]
 800c566:	3301      	adds	r3, #1
 800c568:	b2db      	uxtb	r3, r3
 800c56a:	b259      	sxtb	r1, r3
 800c56c:	69bb      	ldr	r3, [r7, #24]
 800c56e:	2245      	movs	r2, #69	; 0x45
 800c570:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 800c572:	2301      	movs	r3, #1
 800c574:	61fb      	str	r3, [r7, #28]
		{
 800c576:	e001      	b.n	800c57c <xQueueGenericSendFromISR+0xd0>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c578:	2300      	movs	r3, #0
 800c57a:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800c57c:	697b      	ldr	r3, [r7, #20]
 800c57e:	0018      	movs	r0, r3
 800c580:	f002 f83e 	bl	800e600 <vClearInterruptMaskFromISR>

	return xReturn;
 800c584:	69fb      	ldr	r3, [r7, #28]
}
 800c586:	0018      	movs	r0, r3
 800c588:	46bd      	mov	sp, r7
 800c58a:	b009      	add	sp, #36	; 0x24
 800c58c:	bd90      	pop	{r4, r7, pc}

0800c58e <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c58e:	b580      	push	{r7, lr}
 800c590:	b088      	sub	sp, #32
 800c592:	af00      	add	r7, sp, #0
 800c594:	6078      	str	r0, [r7, #4]
 800c596:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	61bb      	str	r3, [r7, #24]
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800c59c:	69bb      	ldr	r3, [r7, #24]
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d101      	bne.n	800c5a6 <xQueueGiveFromISR+0x18>
 800c5a2:	b672      	cpsid	i
 800c5a4:	e7fe      	b.n	800c5a4 <xQueueGiveFromISR+0x16>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c5a6:	69bb      	ldr	r3, [r7, #24]
 800c5a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d001      	beq.n	800c5b2 <xQueueGiveFromISR+0x24>
 800c5ae:	b672      	cpsid	i
 800c5b0:	e7fe      	b.n	800c5b0 <xQueueGiveFromISR+0x22>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 800c5b2:	69bb      	ldr	r3, [r7, #24]
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	d103      	bne.n	800c5c2 <xQueueGiveFromISR+0x34>
 800c5ba:	69bb      	ldr	r3, [r7, #24]
 800c5bc:	685b      	ldr	r3, [r3, #4]
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d101      	bne.n	800c5c6 <xQueueGiveFromISR+0x38>
 800c5c2:	2301      	movs	r3, #1
 800c5c4:	e000      	b.n	800c5c8 <xQueueGiveFromISR+0x3a>
 800c5c6:	2300      	movs	r3, #0
 800c5c8:	2b00      	cmp	r3, #0
 800c5ca:	d101      	bne.n	800c5d0 <xQueueGiveFromISR+0x42>
 800c5cc:	b672      	cpsid	i
 800c5ce:	e7fe      	b.n	800c5ce <xQueueGiveFromISR+0x40>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c5d0:	f002 f810 	bl	800e5f4 <ulSetInterruptMaskFromISR>
 800c5d4:	0003      	movs	r3, r0
 800c5d6:	617b      	str	r3, [r7, #20]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c5d8:	69bb      	ldr	r3, [r7, #24]
 800c5da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5dc:	613b      	str	r3, [r7, #16]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800c5de:	69bb      	ldr	r3, [r7, #24]
 800c5e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c5e2:	693a      	ldr	r2, [r7, #16]
 800c5e4:	429a      	cmp	r2, r3
 800c5e6:	d22c      	bcs.n	800c642 <xQueueGiveFromISR+0xb4>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c5e8:	200f      	movs	r0, #15
 800c5ea:	183b      	adds	r3, r7, r0
 800c5ec:	69ba      	ldr	r2, [r7, #24]
 800c5ee:	2145      	movs	r1, #69	; 0x45
 800c5f0:	5c52      	ldrb	r2, [r2, r1]
 800c5f2:	701a      	strb	r2, [r3, #0]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c5f4:	693b      	ldr	r3, [r7, #16]
 800c5f6:	1c5a      	adds	r2, r3, #1
 800c5f8:	69bb      	ldr	r3, [r7, #24]
 800c5fa:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c5fc:	183b      	adds	r3, r7, r0
 800c5fe:	781b      	ldrb	r3, [r3, #0]
 800c600:	b25b      	sxtb	r3, r3
 800c602:	3301      	adds	r3, #1
 800c604:	d111      	bne.n	800c62a <xQueueGiveFromISR+0x9c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c606:	69bb      	ldr	r3, [r7, #24]
 800c608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	d016      	beq.n	800c63c <xQueueGiveFromISR+0xae>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c60e:	69bb      	ldr	r3, [r7, #24]
 800c610:	3324      	adds	r3, #36	; 0x24
 800c612:	0018      	movs	r0, r3
 800c614:	f001 f8fc 	bl	800d810 <xTaskRemoveFromEventList>
 800c618:	1e03      	subs	r3, r0, #0
 800c61a:	d00f      	beq.n	800c63c <xQueueGiveFromISR+0xae>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c61c:	683b      	ldr	r3, [r7, #0]
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d00c      	beq.n	800c63c <xQueueGiveFromISR+0xae>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c622:	683b      	ldr	r3, [r7, #0]
 800c624:	2201      	movs	r2, #1
 800c626:	601a      	str	r2, [r3, #0]
 800c628:	e008      	b.n	800c63c <xQueueGiveFromISR+0xae>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c62a:	230f      	movs	r3, #15
 800c62c:	18fb      	adds	r3, r7, r3
 800c62e:	781b      	ldrb	r3, [r3, #0]
 800c630:	3301      	adds	r3, #1
 800c632:	b2db      	uxtb	r3, r3
 800c634:	b259      	sxtb	r1, r3
 800c636:	69bb      	ldr	r3, [r7, #24]
 800c638:	2245      	movs	r2, #69	; 0x45
 800c63a:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 800c63c:	2301      	movs	r3, #1
 800c63e:	61fb      	str	r3, [r7, #28]
 800c640:	e001      	b.n	800c646 <xQueueGiveFromISR+0xb8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c642:	2300      	movs	r3, #0
 800c644:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800c646:	697b      	ldr	r3, [r7, #20]
 800c648:	0018      	movs	r0, r3
 800c64a:	f001 ffd9 	bl	800e600 <vClearInterruptMaskFromISR>

	return xReturn;
 800c64e:	69fb      	ldr	r3, [r7, #28]
}
 800c650:	0018      	movs	r0, r3
 800c652:	46bd      	mov	sp, r7
 800c654:	b008      	add	sp, #32
 800c656:	bd80      	pop	{r7, pc}

0800c658 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800c658:	b580      	push	{r7, lr}
 800c65a:	b08a      	sub	sp, #40	; 0x28
 800c65c:	af00      	add	r7, sp, #0
 800c65e:	60f8      	str	r0, [r7, #12]
 800c660:	60b9      	str	r1, [r7, #8]
 800c662:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800c664:	2300      	movs	r3, #0
 800c666:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c66c:	6a3b      	ldr	r3, [r7, #32]
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d101      	bne.n	800c676 <xQueueReceive+0x1e>
 800c672:	b672      	cpsid	i
 800c674:	e7fe      	b.n	800c674 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c676:	68bb      	ldr	r3, [r7, #8]
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d103      	bne.n	800c684 <xQueueReceive+0x2c>
 800c67c:	6a3b      	ldr	r3, [r7, #32]
 800c67e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c680:	2b00      	cmp	r3, #0
 800c682:	d101      	bne.n	800c688 <xQueueReceive+0x30>
 800c684:	2301      	movs	r3, #1
 800c686:	e000      	b.n	800c68a <xQueueReceive+0x32>
 800c688:	2300      	movs	r3, #0
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	d101      	bne.n	800c692 <xQueueReceive+0x3a>
 800c68e:	b672      	cpsid	i
 800c690:	e7fe      	b.n	800c690 <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c692:	f001 fa5b 	bl	800db4c <xTaskGetSchedulerState>
 800c696:	1e03      	subs	r3, r0, #0
 800c698:	d102      	bne.n	800c6a0 <xQueueReceive+0x48>
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d101      	bne.n	800c6a4 <xQueueReceive+0x4c>
 800c6a0:	2301      	movs	r3, #1
 800c6a2:	e000      	b.n	800c6a6 <xQueueReceive+0x4e>
 800c6a4:	2300      	movs	r3, #0
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	d101      	bne.n	800c6ae <xQueueReceive+0x56>
 800c6aa:	b672      	cpsid	i
 800c6ac:	e7fe      	b.n	800c6ac <xQueueReceive+0x54>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800c6ae:	f001 ff77 	bl	800e5a0 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c6b2:	6a3b      	ldr	r3, [r7, #32]
 800c6b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6b6:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c6b8:	69fb      	ldr	r3, [r7, #28]
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	d01a      	beq.n	800c6f4 <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c6be:	68ba      	ldr	r2, [r7, #8]
 800c6c0:	6a3b      	ldr	r3, [r7, #32]
 800c6c2:	0011      	movs	r1, r2
 800c6c4:	0018      	movs	r0, r3
 800c6c6:	f000 fa7c 	bl	800cbc2 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c6ca:	69fb      	ldr	r3, [r7, #28]
 800c6cc:	1e5a      	subs	r2, r3, #1
 800c6ce:	6a3b      	ldr	r3, [r7, #32]
 800c6d0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c6d2:	6a3b      	ldr	r3, [r7, #32]
 800c6d4:	691b      	ldr	r3, [r3, #16]
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d008      	beq.n	800c6ec <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c6da:	6a3b      	ldr	r3, [r7, #32]
 800c6dc:	3310      	adds	r3, #16
 800c6de:	0018      	movs	r0, r3
 800c6e0:	f001 f896 	bl	800d810 <xTaskRemoveFromEventList>
 800c6e4:	1e03      	subs	r3, r0, #0
 800c6e6:	d001      	beq.n	800c6ec <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c6e8:	f001 ff4a 	bl	800e580 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c6ec:	f001 ff6a 	bl	800e5c4 <vPortExitCritical>
				return pdPASS;
 800c6f0:	2301      	movs	r3, #1
 800c6f2:	e062      	b.n	800c7ba <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d103      	bne.n	800c702 <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c6fa:	f001 ff63 	bl	800e5c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c6fe:	2300      	movs	r3, #0
 800c700:	e05b      	b.n	800c7ba <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c704:	2b00      	cmp	r3, #0
 800c706:	d106      	bne.n	800c716 <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c708:	2314      	movs	r3, #20
 800c70a:	18fb      	adds	r3, r7, r3
 800c70c:	0018      	movs	r0, r3
 800c70e:	f001 f8db 	bl	800d8c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c712:	2301      	movs	r3, #1
 800c714:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c716:	f001 ff55 	bl	800e5c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c71a:	f000 fe81 	bl	800d420 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c71e:	f001 ff3f 	bl	800e5a0 <vPortEnterCritical>
 800c722:	6a3b      	ldr	r3, [r7, #32]
 800c724:	2244      	movs	r2, #68	; 0x44
 800c726:	5c9b      	ldrb	r3, [r3, r2]
 800c728:	b25b      	sxtb	r3, r3
 800c72a:	3301      	adds	r3, #1
 800c72c:	d103      	bne.n	800c736 <xQueueReceive+0xde>
 800c72e:	6a3b      	ldr	r3, [r7, #32]
 800c730:	2244      	movs	r2, #68	; 0x44
 800c732:	2100      	movs	r1, #0
 800c734:	5499      	strb	r1, [r3, r2]
 800c736:	6a3b      	ldr	r3, [r7, #32]
 800c738:	2245      	movs	r2, #69	; 0x45
 800c73a:	5c9b      	ldrb	r3, [r3, r2]
 800c73c:	b25b      	sxtb	r3, r3
 800c73e:	3301      	adds	r3, #1
 800c740:	d103      	bne.n	800c74a <xQueueReceive+0xf2>
 800c742:	6a3b      	ldr	r3, [r7, #32]
 800c744:	2245      	movs	r2, #69	; 0x45
 800c746:	2100      	movs	r1, #0
 800c748:	5499      	strb	r1, [r3, r2]
 800c74a:	f001 ff3b 	bl	800e5c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c74e:	1d3a      	adds	r2, r7, #4
 800c750:	2314      	movs	r3, #20
 800c752:	18fb      	adds	r3, r7, r3
 800c754:	0011      	movs	r1, r2
 800c756:	0018      	movs	r0, r3
 800c758:	f001 f8ca 	bl	800d8f0 <xTaskCheckForTimeOut>
 800c75c:	1e03      	subs	r3, r0, #0
 800c75e:	d11e      	bne.n	800c79e <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c760:	6a3b      	ldr	r3, [r7, #32]
 800c762:	0018      	movs	r0, r3
 800c764:	f000 fab1 	bl	800ccca <prvIsQueueEmpty>
 800c768:	1e03      	subs	r3, r0, #0
 800c76a:	d011      	beq.n	800c790 <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c76c:	6a3b      	ldr	r3, [r7, #32]
 800c76e:	3324      	adds	r3, #36	; 0x24
 800c770:	687a      	ldr	r2, [r7, #4]
 800c772:	0011      	movs	r1, r2
 800c774:	0018      	movs	r0, r3
 800c776:	f001 f807 	bl	800d788 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c77a:	6a3b      	ldr	r3, [r7, #32]
 800c77c:	0018      	movs	r0, r3
 800c77e:	f000 fa46 	bl	800cc0e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c782:	f000 fe59 	bl	800d438 <xTaskResumeAll>
 800c786:	1e03      	subs	r3, r0, #0
 800c788:	d191      	bne.n	800c6ae <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 800c78a:	f001 fef9 	bl	800e580 <vPortYield>
 800c78e:	e78e      	b.n	800c6ae <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c790:	6a3b      	ldr	r3, [r7, #32]
 800c792:	0018      	movs	r0, r3
 800c794:	f000 fa3b 	bl	800cc0e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c798:	f000 fe4e 	bl	800d438 <xTaskResumeAll>
 800c79c:	e787      	b.n	800c6ae <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c79e:	6a3b      	ldr	r3, [r7, #32]
 800c7a0:	0018      	movs	r0, r3
 800c7a2:	f000 fa34 	bl	800cc0e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c7a6:	f000 fe47 	bl	800d438 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c7aa:	6a3b      	ldr	r3, [r7, #32]
 800c7ac:	0018      	movs	r0, r3
 800c7ae:	f000 fa8c 	bl	800ccca <prvIsQueueEmpty>
 800c7b2:	1e03      	subs	r3, r0, #0
 800c7b4:	d100      	bne.n	800c7b8 <xQueueReceive+0x160>
 800c7b6:	e77a      	b.n	800c6ae <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c7b8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800c7ba:	0018      	movs	r0, r3
 800c7bc:	46bd      	mov	sp, r7
 800c7be:	b00a      	add	sp, #40	; 0x28
 800c7c0:	bd80      	pop	{r7, pc}

0800c7c2 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800c7c2:	b580      	push	{r7, lr}
 800c7c4:	b08a      	sub	sp, #40	; 0x28
 800c7c6:	af00      	add	r7, sp, #0
 800c7c8:	6078      	str	r0, [r7, #4]
 800c7ca:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800c7cc:	2300      	movs	r3, #0
 800c7ce:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	61fb      	str	r3, [r7, #28]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800c7d4:	2300      	movs	r3, #0
 800c7d6:	623b      	str	r3, [r7, #32]
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c7d8:	69fb      	ldr	r3, [r7, #28]
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d101      	bne.n	800c7e2 <xQueueSemaphoreTake+0x20>
 800c7de:	b672      	cpsid	i
 800c7e0:	e7fe      	b.n	800c7e0 <xQueueSemaphoreTake+0x1e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c7e2:	69fb      	ldr	r3, [r7, #28]
 800c7e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d001      	beq.n	800c7ee <xQueueSemaphoreTake+0x2c>
 800c7ea:	b672      	cpsid	i
 800c7ec:	e7fe      	b.n	800c7ec <xQueueSemaphoreTake+0x2a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c7ee:	f001 f9ad 	bl	800db4c <xTaskGetSchedulerState>
 800c7f2:	1e03      	subs	r3, r0, #0
 800c7f4:	d102      	bne.n	800c7fc <xQueueSemaphoreTake+0x3a>
 800c7f6:	683b      	ldr	r3, [r7, #0]
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d101      	bne.n	800c800 <xQueueSemaphoreTake+0x3e>
 800c7fc:	2301      	movs	r3, #1
 800c7fe:	e000      	b.n	800c802 <xQueueSemaphoreTake+0x40>
 800c800:	2300      	movs	r3, #0
 800c802:	2b00      	cmp	r3, #0
 800c804:	d101      	bne.n	800c80a <xQueueSemaphoreTake+0x48>
 800c806:	b672      	cpsid	i
 800c808:	e7fe      	b.n	800c808 <xQueueSemaphoreTake+0x46>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800c80a:	f001 fec9 	bl	800e5a0 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800c80e:	69fb      	ldr	r3, [r7, #28]
 800c810:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c812:	61bb      	str	r3, [r7, #24]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800c814:	69bb      	ldr	r3, [r7, #24]
 800c816:	2b00      	cmp	r3, #0
 800c818:	d01d      	beq.n	800c856 <xQueueSemaphoreTake+0x94>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800c81a:	69bb      	ldr	r3, [r7, #24]
 800c81c:	1e5a      	subs	r2, r3, #1
 800c81e:	69fb      	ldr	r3, [r7, #28]
 800c820:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c822:	69fb      	ldr	r3, [r7, #28]
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	2b00      	cmp	r3, #0
 800c828:	d104      	bne.n	800c834 <xQueueSemaphoreTake+0x72>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800c82a:	f001 fae9 	bl	800de00 <pvTaskIncrementMutexHeldCount>
 800c82e:	0002      	movs	r2, r0
 800c830:	69fb      	ldr	r3, [r7, #28]
 800c832:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c834:	69fb      	ldr	r3, [r7, #28]
 800c836:	691b      	ldr	r3, [r3, #16]
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d008      	beq.n	800c84e <xQueueSemaphoreTake+0x8c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c83c:	69fb      	ldr	r3, [r7, #28]
 800c83e:	3310      	adds	r3, #16
 800c840:	0018      	movs	r0, r3
 800c842:	f000 ffe5 	bl	800d810 <xTaskRemoveFromEventList>
 800c846:	1e03      	subs	r3, r0, #0
 800c848:	d001      	beq.n	800c84e <xQueueSemaphoreTake+0x8c>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c84a:	f001 fe99 	bl	800e580 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c84e:	f001 feb9 	bl	800e5c4 <vPortExitCritical>
				return pdPASS;
 800c852:	2301      	movs	r3, #1
 800c854:	e08b      	b.n	800c96e <xQueueSemaphoreTake+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c856:	683b      	ldr	r3, [r7, #0]
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d108      	bne.n	800c86e <xQueueSemaphoreTake+0xac>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800c85c:	6a3b      	ldr	r3, [r7, #32]
 800c85e:	2b00      	cmp	r3, #0
 800c860:	d001      	beq.n	800c866 <xQueueSemaphoreTake+0xa4>
 800c862:	b672      	cpsid	i
 800c864:	e7fe      	b.n	800c864 <xQueueSemaphoreTake+0xa2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800c866:	f001 fead 	bl	800e5c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c86a:	2300      	movs	r3, #0
 800c86c:	e07f      	b.n	800c96e <xQueueSemaphoreTake+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c86e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c870:	2b00      	cmp	r3, #0
 800c872:	d106      	bne.n	800c882 <xQueueSemaphoreTake+0xc0>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c874:	230c      	movs	r3, #12
 800c876:	18fb      	adds	r3, r7, r3
 800c878:	0018      	movs	r0, r3
 800c87a:	f001 f825 	bl	800d8c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c87e:	2301      	movs	r3, #1
 800c880:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c882:	f001 fe9f 	bl	800e5c4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c886:	f000 fdcb 	bl	800d420 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c88a:	f001 fe89 	bl	800e5a0 <vPortEnterCritical>
 800c88e:	69fb      	ldr	r3, [r7, #28]
 800c890:	2244      	movs	r2, #68	; 0x44
 800c892:	5c9b      	ldrb	r3, [r3, r2]
 800c894:	b25b      	sxtb	r3, r3
 800c896:	3301      	adds	r3, #1
 800c898:	d103      	bne.n	800c8a2 <xQueueSemaphoreTake+0xe0>
 800c89a:	69fb      	ldr	r3, [r7, #28]
 800c89c:	2244      	movs	r2, #68	; 0x44
 800c89e:	2100      	movs	r1, #0
 800c8a0:	5499      	strb	r1, [r3, r2]
 800c8a2:	69fb      	ldr	r3, [r7, #28]
 800c8a4:	2245      	movs	r2, #69	; 0x45
 800c8a6:	5c9b      	ldrb	r3, [r3, r2]
 800c8a8:	b25b      	sxtb	r3, r3
 800c8aa:	3301      	adds	r3, #1
 800c8ac:	d103      	bne.n	800c8b6 <xQueueSemaphoreTake+0xf4>
 800c8ae:	69fb      	ldr	r3, [r7, #28]
 800c8b0:	2245      	movs	r2, #69	; 0x45
 800c8b2:	2100      	movs	r1, #0
 800c8b4:	5499      	strb	r1, [r3, r2]
 800c8b6:	f001 fe85 	bl	800e5c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c8ba:	003a      	movs	r2, r7
 800c8bc:	230c      	movs	r3, #12
 800c8be:	18fb      	adds	r3, r7, r3
 800c8c0:	0011      	movs	r1, r2
 800c8c2:	0018      	movs	r0, r3
 800c8c4:	f001 f814 	bl	800d8f0 <xTaskCheckForTimeOut>
 800c8c8:	1e03      	subs	r3, r0, #0
 800c8ca:	d12e      	bne.n	800c92a <xQueueSemaphoreTake+0x168>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c8cc:	69fb      	ldr	r3, [r7, #28]
 800c8ce:	0018      	movs	r0, r3
 800c8d0:	f000 f9fb 	bl	800ccca <prvIsQueueEmpty>
 800c8d4:	1e03      	subs	r3, r0, #0
 800c8d6:	d021      	beq.n	800c91c <xQueueSemaphoreTake+0x15a>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c8d8:	69fb      	ldr	r3, [r7, #28]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d10a      	bne.n	800c8f6 <xQueueSemaphoreTake+0x134>
					{
						taskENTER_CRITICAL();
 800c8e0:	f001 fe5e 	bl	800e5a0 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800c8e4:	69fb      	ldr	r3, [r7, #28]
 800c8e6:	685b      	ldr	r3, [r3, #4]
 800c8e8:	0018      	movs	r0, r3
 800c8ea:	f001 f94b 	bl	800db84 <xTaskPriorityInherit>
 800c8ee:	0003      	movs	r3, r0
 800c8f0:	623b      	str	r3, [r7, #32]
						}
						taskEXIT_CRITICAL();
 800c8f2:	f001 fe67 	bl	800e5c4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c8f6:	69fb      	ldr	r3, [r7, #28]
 800c8f8:	3324      	adds	r3, #36	; 0x24
 800c8fa:	683a      	ldr	r2, [r7, #0]
 800c8fc:	0011      	movs	r1, r2
 800c8fe:	0018      	movs	r0, r3
 800c900:	f000 ff42 	bl	800d788 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c904:	69fb      	ldr	r3, [r7, #28]
 800c906:	0018      	movs	r0, r3
 800c908:	f000 f981 	bl	800cc0e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c90c:	f000 fd94 	bl	800d438 <xTaskResumeAll>
 800c910:	1e03      	subs	r3, r0, #0
 800c912:	d000      	beq.n	800c916 <xQueueSemaphoreTake+0x154>
 800c914:	e779      	b.n	800c80a <xQueueSemaphoreTake+0x48>
				{
					portYIELD_WITHIN_API();
 800c916:	f001 fe33 	bl	800e580 <vPortYield>
 800c91a:	e776      	b.n	800c80a <xQueueSemaphoreTake+0x48>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c91c:	69fb      	ldr	r3, [r7, #28]
 800c91e:	0018      	movs	r0, r3
 800c920:	f000 f975 	bl	800cc0e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c924:	f000 fd88 	bl	800d438 <xTaskResumeAll>
 800c928:	e76f      	b.n	800c80a <xQueueSemaphoreTake+0x48>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c92a:	69fb      	ldr	r3, [r7, #28]
 800c92c:	0018      	movs	r0, r3
 800c92e:	f000 f96e 	bl	800cc0e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c932:	f000 fd81 	bl	800d438 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c936:	69fb      	ldr	r3, [r7, #28]
 800c938:	0018      	movs	r0, r3
 800c93a:	f000 f9c6 	bl	800ccca <prvIsQueueEmpty>
 800c93e:	1e03      	subs	r3, r0, #0
 800c940:	d100      	bne.n	800c944 <xQueueSemaphoreTake+0x182>
 800c942:	e762      	b.n	800c80a <xQueueSemaphoreTake+0x48>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c944:	6a3b      	ldr	r3, [r7, #32]
 800c946:	2b00      	cmp	r3, #0
 800c948:	d010      	beq.n	800c96c <xQueueSemaphoreTake+0x1aa>
					{
						taskENTER_CRITICAL();
 800c94a:	f001 fe29 	bl	800e5a0 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800c94e:	69fb      	ldr	r3, [r7, #28]
 800c950:	0018      	movs	r0, r3
 800c952:	f000 f8b5 	bl	800cac0 <prvGetDisinheritPriorityAfterTimeout>
 800c956:	0003      	movs	r3, r0
 800c958:	617b      	str	r3, [r7, #20]
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 800c95a:	69fb      	ldr	r3, [r7, #28]
 800c95c:	685b      	ldr	r3, [r3, #4]
 800c95e:	697a      	ldr	r2, [r7, #20]
 800c960:	0011      	movs	r1, r2
 800c962:	0018      	movs	r0, r3
 800c964:	f001 f9d8 	bl	800dd18 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800c968:	f001 fe2c 	bl	800e5c4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c96c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800c96e:	0018      	movs	r0, r3
 800c970:	46bd      	mov	sp, r7
 800c972:	b00a      	add	sp, #40	; 0x28
 800c974:	bd80      	pop	{r7, pc}

0800c976 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c976:	b590      	push	{r4, r7, lr}
 800c978:	b08b      	sub	sp, #44	; 0x2c
 800c97a:	af00      	add	r7, sp, #0
 800c97c:	60f8      	str	r0, [r7, #12]
 800c97e:	60b9      	str	r1, [r7, #8]
 800c980:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 800c986:	6a3b      	ldr	r3, [r7, #32]
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d101      	bne.n	800c990 <xQueueReceiveFromISR+0x1a>
 800c98c:	b672      	cpsid	i
 800c98e:	e7fe      	b.n	800c98e <xQueueReceiveFromISR+0x18>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c990:	68bb      	ldr	r3, [r7, #8]
 800c992:	2b00      	cmp	r3, #0
 800c994:	d103      	bne.n	800c99e <xQueueReceiveFromISR+0x28>
 800c996:	6a3b      	ldr	r3, [r7, #32]
 800c998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d101      	bne.n	800c9a2 <xQueueReceiveFromISR+0x2c>
 800c99e:	2301      	movs	r3, #1
 800c9a0:	e000      	b.n	800c9a4 <xQueueReceiveFromISR+0x2e>
 800c9a2:	2300      	movs	r3, #0
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d101      	bne.n	800c9ac <xQueueReceiveFromISR+0x36>
 800c9a8:	b672      	cpsid	i
 800c9aa:	e7fe      	b.n	800c9aa <xQueueReceiveFromISR+0x34>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c9ac:	f001 fe22 	bl	800e5f4 <ulSetInterruptMaskFromISR>
 800c9b0:	0003      	movs	r3, r0
 800c9b2:	61fb      	str	r3, [r7, #28]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c9b4:	6a3b      	ldr	r3, [r7, #32]
 800c9b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c9b8:	61bb      	str	r3, [r7, #24]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c9ba:	69bb      	ldr	r3, [r7, #24]
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d032      	beq.n	800ca26 <xQueueReceiveFromISR+0xb0>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800c9c0:	2417      	movs	r4, #23
 800c9c2:	193b      	adds	r3, r7, r4
 800c9c4:	6a3a      	ldr	r2, [r7, #32]
 800c9c6:	2144      	movs	r1, #68	; 0x44
 800c9c8:	5c52      	ldrb	r2, [r2, r1]
 800c9ca:	701a      	strb	r2, [r3, #0]

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c9cc:	68ba      	ldr	r2, [r7, #8]
 800c9ce:	6a3b      	ldr	r3, [r7, #32]
 800c9d0:	0011      	movs	r1, r2
 800c9d2:	0018      	movs	r0, r3
 800c9d4:	f000 f8f5 	bl	800cbc2 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c9d8:	69bb      	ldr	r3, [r7, #24]
 800c9da:	1e5a      	subs	r2, r3, #1
 800c9dc:	6a3b      	ldr	r3, [r7, #32]
 800c9de:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800c9e0:	193b      	adds	r3, r7, r4
 800c9e2:	781b      	ldrb	r3, [r3, #0]
 800c9e4:	b25b      	sxtb	r3, r3
 800c9e6:	3301      	adds	r3, #1
 800c9e8:	d111      	bne.n	800ca0e <xQueueReceiveFromISR+0x98>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c9ea:	6a3b      	ldr	r3, [r7, #32]
 800c9ec:	691b      	ldr	r3, [r3, #16]
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d016      	beq.n	800ca20 <xQueueReceiveFromISR+0xaa>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c9f2:	6a3b      	ldr	r3, [r7, #32]
 800c9f4:	3310      	adds	r3, #16
 800c9f6:	0018      	movs	r0, r3
 800c9f8:	f000 ff0a 	bl	800d810 <xTaskRemoveFromEventList>
 800c9fc:	1e03      	subs	r3, r0, #0
 800c9fe:	d00f      	beq.n	800ca20 <xQueueReceiveFromISR+0xaa>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d00c      	beq.n	800ca20 <xQueueReceiveFromISR+0xaa>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	2201      	movs	r2, #1
 800ca0a:	601a      	str	r2, [r3, #0]
 800ca0c:	e008      	b.n	800ca20 <xQueueReceiveFromISR+0xaa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800ca0e:	2317      	movs	r3, #23
 800ca10:	18fb      	adds	r3, r7, r3
 800ca12:	781b      	ldrb	r3, [r3, #0]
 800ca14:	3301      	adds	r3, #1
 800ca16:	b2db      	uxtb	r3, r3
 800ca18:	b259      	sxtb	r1, r3
 800ca1a:	6a3b      	ldr	r3, [r7, #32]
 800ca1c:	2244      	movs	r2, #68	; 0x44
 800ca1e:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 800ca20:	2301      	movs	r3, #1
 800ca22:	627b      	str	r3, [r7, #36]	; 0x24
 800ca24:	e001      	b.n	800ca2a <xQueueReceiveFromISR+0xb4>
		}
		else
		{
			xReturn = pdFAIL;
 800ca26:	2300      	movs	r3, #0
 800ca28:	627b      	str	r3, [r7, #36]	; 0x24
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800ca2a:	69fb      	ldr	r3, [r7, #28]
 800ca2c:	0018      	movs	r0, r3
 800ca2e:	f001 fde7 	bl	800e600 <vClearInterruptMaskFromISR>

	return xReturn;
 800ca32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ca34:	0018      	movs	r0, r3
 800ca36:	46bd      	mov	sp, r7
 800ca38:	b00b      	add	sp, #44	; 0x2c
 800ca3a:	bd90      	pop	{r4, r7, pc}

0800ca3c <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800ca3c:	b580      	push	{r7, lr}
 800ca3e:	b084      	sub	sp, #16
 800ca40:	af00      	add	r7, sp, #0
 800ca42:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d101      	bne.n	800ca4e <uxQueueMessagesWaiting+0x12>
 800ca4a:	b672      	cpsid	i
 800ca4c:	e7fe      	b.n	800ca4c <uxQueueMessagesWaiting+0x10>

	taskENTER_CRITICAL();
 800ca4e:	f001 fda7 	bl	800e5a0 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca56:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800ca58:	f001 fdb4 	bl	800e5c4 <vPortExitCritical>

	return uxReturn;
 800ca5c:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800ca5e:	0018      	movs	r0, r3
 800ca60:	46bd      	mov	sp, r7
 800ca62:	b004      	add	sp, #16
 800ca64:	bd80      	pop	{r7, pc}

0800ca66 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800ca66:	b580      	push	{r7, lr}
 800ca68:	b084      	sub	sp, #16
 800ca6a:	af00      	add	r7, sp, #0
 800ca6c:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d101      	bne.n	800ca78 <uxQueueMessagesWaitingFromISR+0x12>
 800ca74:	b672      	cpsid	i
 800ca76:	e7fe      	b.n	800ca76 <uxQueueMessagesWaitingFromISR+0x10>

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca7c:	60fb      	str	r3, [r7, #12]

	return uxReturn;
 800ca7e:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800ca80:	0018      	movs	r0, r3
 800ca82:	46bd      	mov	sp, r7
 800ca84:	b004      	add	sp, #16
 800ca86:	bd80      	pop	{r7, pc}

0800ca88 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800ca88:	b580      	push	{r7, lr}
 800ca8a:	b084      	sub	sp, #16
 800ca8c:	af00      	add	r7, sp, #0
 800ca8e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ca94:	68fb      	ldr	r3, [r7, #12]
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d101      	bne.n	800ca9e <vQueueDelete+0x16>
 800ca9a:	b672      	cpsid	i
 800ca9c:	e7fe      	b.n	800ca9c <vQueueDelete+0x14>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	0018      	movs	r0, r3
 800caa2:	f000 f969 	bl	800cd78 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	2246      	movs	r2, #70	; 0x46
 800caaa:	5c9b      	ldrb	r3, [r3, r2]
 800caac:	2b00      	cmp	r3, #0
 800caae:	d103      	bne.n	800cab8 <vQueueDelete+0x30>
		{
			vPortFree( pxQueue );
 800cab0:	68fb      	ldr	r3, [r7, #12]
 800cab2:	0018      	movs	r0, r3
 800cab4:	f001 feb2 	bl	800e81c <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800cab8:	46c0      	nop			; (mov r8, r8)
 800caba:	46bd      	mov	sp, r7
 800cabc:	b004      	add	sp, #16
 800cabe:	bd80      	pop	{r7, pc}

0800cac0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800cac0:	b580      	push	{r7, lr}
 800cac2:	b084      	sub	sp, #16
 800cac4:	af00      	add	r7, sp, #0
 800cac6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d006      	beq.n	800cade <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	2238      	movs	r2, #56	; 0x38
 800cad8:	1ad3      	subs	r3, r2, r3
 800cada:	60fb      	str	r3, [r7, #12]
 800cadc:	e001      	b.n	800cae2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800cade:	2300      	movs	r3, #0
 800cae0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800cae2:	68fb      	ldr	r3, [r7, #12]
	}
 800cae4:	0018      	movs	r0, r3
 800cae6:	46bd      	mov	sp, r7
 800cae8:	b004      	add	sp, #16
 800caea:	bd80      	pop	{r7, pc}

0800caec <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800caec:	b580      	push	{r7, lr}
 800caee:	b086      	sub	sp, #24
 800caf0:	af00      	add	r7, sp, #0
 800caf2:	60f8      	str	r0, [r7, #12]
 800caf4:	60b9      	str	r1, [r7, #8]
 800caf6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800caf8:	2300      	movs	r3, #0
 800cafa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb00:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d10e      	bne.n	800cb28 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cb0a:	68fb      	ldr	r3, [r7, #12]
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	d14e      	bne.n	800cbb0 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	685b      	ldr	r3, [r3, #4]
 800cb16:	0018      	movs	r0, r3
 800cb18:	f001 f8a2 	bl	800dc60 <xTaskPriorityDisinherit>
 800cb1c:	0003      	movs	r3, r0
 800cb1e:	617b      	str	r3, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800cb20:	68fb      	ldr	r3, [r7, #12]
 800cb22:	2200      	movs	r2, #0
 800cb24:	605a      	str	r2, [r3, #4]
 800cb26:	e043      	b.n	800cbb0 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d119      	bne.n	800cb62 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	6898      	ldr	r0, [r3, #8]
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800cb36:	68bb      	ldr	r3, [r7, #8]
 800cb38:	0019      	movs	r1, r3
 800cb3a:	f002 f89e 	bl	800ec7a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	689a      	ldr	r2, [r3, #8]
 800cb42:	68fb      	ldr	r3, [r7, #12]
 800cb44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb46:	18d2      	adds	r2, r2, r3
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	689a      	ldr	r2, [r3, #8]
 800cb50:	68fb      	ldr	r3, [r7, #12]
 800cb52:	685b      	ldr	r3, [r3, #4]
 800cb54:	429a      	cmp	r2, r3
 800cb56:	d32b      	bcc.n	800cbb0 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800cb58:	68fb      	ldr	r3, [r7, #12]
 800cb5a:	681a      	ldr	r2, [r3, #0]
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	609a      	str	r2, [r3, #8]
 800cb60:	e026      	b.n	800cbb0 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	68d8      	ldr	r0, [r3, #12]
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800cb6a:	68bb      	ldr	r3, [r7, #8]
 800cb6c:	0019      	movs	r1, r3
 800cb6e:	f002 f884 	bl	800ec7a <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	68da      	ldr	r2, [r3, #12]
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb7a:	425b      	negs	r3, r3
 800cb7c:	18d2      	adds	r2, r2, r3
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	68da      	ldr	r2, [r3, #12]
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	681b      	ldr	r3, [r3, #0]
 800cb8a:	429a      	cmp	r2, r3
 800cb8c:	d207      	bcs.n	800cb9e <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	685a      	ldr	r2, [r3, #4]
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb96:	425b      	negs	r3, r3
 800cb98:	18d2      	adds	r2, r2, r3
 800cb9a:	68fb      	ldr	r3, [r7, #12]
 800cb9c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	2b02      	cmp	r3, #2
 800cba2:	d105      	bne.n	800cbb0 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800cba4:	693b      	ldr	r3, [r7, #16]
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d002      	beq.n	800cbb0 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800cbaa:	693b      	ldr	r3, [r7, #16]
 800cbac:	3b01      	subs	r3, #1
 800cbae:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800cbb0:	693b      	ldr	r3, [r7, #16]
 800cbb2:	1c5a      	adds	r2, r3, #1
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800cbb8:	697b      	ldr	r3, [r7, #20]
}
 800cbba:	0018      	movs	r0, r3
 800cbbc:	46bd      	mov	sp, r7
 800cbbe:	b006      	add	sp, #24
 800cbc0:	bd80      	pop	{r7, pc}

0800cbc2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800cbc2:	b580      	push	{r7, lr}
 800cbc4:	b082      	sub	sp, #8
 800cbc6:	af00      	add	r7, sp, #0
 800cbc8:	6078      	str	r0, [r7, #4]
 800cbca:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d018      	beq.n	800cc06 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	68da      	ldr	r2, [r3, #12]
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbdc:	18d2      	adds	r2, r2, r3
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	68da      	ldr	r2, [r3, #12]
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	685b      	ldr	r3, [r3, #4]
 800cbea:	429a      	cmp	r2, r3
 800cbec:	d303      	bcc.n	800cbf6 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	681a      	ldr	r2, [r3, #0]
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	68d9      	ldr	r1, [r3, #12]
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800cbfe:	683b      	ldr	r3, [r7, #0]
 800cc00:	0018      	movs	r0, r3
 800cc02:	f002 f83a 	bl	800ec7a <memcpy>
	}
}
 800cc06:	46c0      	nop			; (mov r8, r8)
 800cc08:	46bd      	mov	sp, r7
 800cc0a:	b002      	add	sp, #8
 800cc0c:	bd80      	pop	{r7, pc}

0800cc0e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800cc0e:	b580      	push	{r7, lr}
 800cc10:	b084      	sub	sp, #16
 800cc12:	af00      	add	r7, sp, #0
 800cc14:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800cc16:	f001 fcc3 	bl	800e5a0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800cc1a:	230f      	movs	r3, #15
 800cc1c:	18fb      	adds	r3, r7, r3
 800cc1e:	687a      	ldr	r2, [r7, #4]
 800cc20:	2145      	movs	r1, #69	; 0x45
 800cc22:	5c52      	ldrb	r2, [r2, r1]
 800cc24:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800cc26:	e013      	b.n	800cc50 <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d016      	beq.n	800cc5e <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	3324      	adds	r3, #36	; 0x24
 800cc34:	0018      	movs	r0, r3
 800cc36:	f000 fdeb 	bl	800d810 <xTaskRemoveFromEventList>
 800cc3a:	1e03      	subs	r3, r0, #0
 800cc3c:	d001      	beq.n	800cc42 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800cc3e:	f000 fea7 	bl	800d990 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800cc42:	210f      	movs	r1, #15
 800cc44:	187b      	adds	r3, r7, r1
 800cc46:	781b      	ldrb	r3, [r3, #0]
 800cc48:	3b01      	subs	r3, #1
 800cc4a:	b2da      	uxtb	r2, r3
 800cc4c:	187b      	adds	r3, r7, r1
 800cc4e:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800cc50:	230f      	movs	r3, #15
 800cc52:	18fb      	adds	r3, r7, r3
 800cc54:	781b      	ldrb	r3, [r3, #0]
 800cc56:	b25b      	sxtb	r3, r3
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	dce5      	bgt.n	800cc28 <prvUnlockQueue+0x1a>
 800cc5c:	e000      	b.n	800cc60 <prvUnlockQueue+0x52>
					break;
 800cc5e:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	2245      	movs	r2, #69	; 0x45
 800cc64:	21ff      	movs	r1, #255	; 0xff
 800cc66:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800cc68:	f001 fcac 	bl	800e5c4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800cc6c:	f001 fc98 	bl	800e5a0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800cc70:	230e      	movs	r3, #14
 800cc72:	18fb      	adds	r3, r7, r3
 800cc74:	687a      	ldr	r2, [r7, #4]
 800cc76:	2144      	movs	r1, #68	; 0x44
 800cc78:	5c52      	ldrb	r2, [r2, r1]
 800cc7a:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800cc7c:	e013      	b.n	800cca6 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	691b      	ldr	r3, [r3, #16]
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d016      	beq.n	800ccb4 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	3310      	adds	r3, #16
 800cc8a:	0018      	movs	r0, r3
 800cc8c:	f000 fdc0 	bl	800d810 <xTaskRemoveFromEventList>
 800cc90:	1e03      	subs	r3, r0, #0
 800cc92:	d001      	beq.n	800cc98 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 800cc94:	f000 fe7c 	bl	800d990 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800cc98:	210e      	movs	r1, #14
 800cc9a:	187b      	adds	r3, r7, r1
 800cc9c:	781b      	ldrb	r3, [r3, #0]
 800cc9e:	3b01      	subs	r3, #1
 800cca0:	b2da      	uxtb	r2, r3
 800cca2:	187b      	adds	r3, r7, r1
 800cca4:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800cca6:	230e      	movs	r3, #14
 800cca8:	18fb      	adds	r3, r7, r3
 800ccaa:	781b      	ldrb	r3, [r3, #0]
 800ccac:	b25b      	sxtb	r3, r3
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	dce5      	bgt.n	800cc7e <prvUnlockQueue+0x70>
 800ccb2:	e000      	b.n	800ccb6 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 800ccb4:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	2244      	movs	r2, #68	; 0x44
 800ccba:	21ff      	movs	r1, #255	; 0xff
 800ccbc:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800ccbe:	f001 fc81 	bl	800e5c4 <vPortExitCritical>
}
 800ccc2:	46c0      	nop			; (mov r8, r8)
 800ccc4:	46bd      	mov	sp, r7
 800ccc6:	b004      	add	sp, #16
 800ccc8:	bd80      	pop	{r7, pc}

0800ccca <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ccca:	b580      	push	{r7, lr}
 800cccc:	b084      	sub	sp, #16
 800ccce:	af00      	add	r7, sp, #0
 800ccd0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ccd2:	f001 fc65 	bl	800e5a0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d102      	bne.n	800cce4 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ccde:	2301      	movs	r3, #1
 800cce0:	60fb      	str	r3, [r7, #12]
 800cce2:	e001      	b.n	800cce8 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800cce4:	2300      	movs	r3, #0
 800cce6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800cce8:	f001 fc6c 	bl	800e5c4 <vPortExitCritical>

	return xReturn;
 800ccec:	68fb      	ldr	r3, [r7, #12]
}
 800ccee:	0018      	movs	r0, r3
 800ccf0:	46bd      	mov	sp, r7
 800ccf2:	b004      	add	sp, #16
 800ccf4:	bd80      	pop	{r7, pc}

0800ccf6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ccf6:	b580      	push	{r7, lr}
 800ccf8:	b084      	sub	sp, #16
 800ccfa:	af00      	add	r7, sp, #0
 800ccfc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ccfe:	f001 fc4f 	bl	800e5a0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cd0a:	429a      	cmp	r2, r3
 800cd0c:	d102      	bne.n	800cd14 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800cd0e:	2301      	movs	r3, #1
 800cd10:	60fb      	str	r3, [r7, #12]
 800cd12:	e001      	b.n	800cd18 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800cd14:	2300      	movs	r3, #0
 800cd16:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800cd18:	f001 fc54 	bl	800e5c4 <vPortExitCritical>

	return xReturn;
 800cd1c:	68fb      	ldr	r3, [r7, #12]
}
 800cd1e:	0018      	movs	r0, r3
 800cd20:	46bd      	mov	sp, r7
 800cd22:	b004      	add	sp, #16
 800cd24:	bd80      	pop	{r7, pc}
	...

0800cd28 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800cd28:	b580      	push	{r7, lr}
 800cd2a:	b084      	sub	sp, #16
 800cd2c:	af00      	add	r7, sp, #0
 800cd2e:	6078      	str	r0, [r7, #4]
 800cd30:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cd32:	2300      	movs	r3, #0
 800cd34:	60fb      	str	r3, [r7, #12]
 800cd36:	e015      	b.n	800cd64 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800cd38:	4b0e      	ldr	r3, [pc, #56]	; (800cd74 <vQueueAddToRegistry+0x4c>)
 800cd3a:	68fa      	ldr	r2, [r7, #12]
 800cd3c:	00d2      	lsls	r2, r2, #3
 800cd3e:	58d3      	ldr	r3, [r2, r3]
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d10c      	bne.n	800cd5e <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800cd44:	4b0b      	ldr	r3, [pc, #44]	; (800cd74 <vQueueAddToRegistry+0x4c>)
 800cd46:	68fa      	ldr	r2, [r7, #12]
 800cd48:	00d2      	lsls	r2, r2, #3
 800cd4a:	6839      	ldr	r1, [r7, #0]
 800cd4c:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800cd4e:	4a09      	ldr	r2, [pc, #36]	; (800cd74 <vQueueAddToRegistry+0x4c>)
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	00db      	lsls	r3, r3, #3
 800cd54:	18d3      	adds	r3, r2, r3
 800cd56:	3304      	adds	r3, #4
 800cd58:	687a      	ldr	r2, [r7, #4]
 800cd5a:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800cd5c:	e006      	b.n	800cd6c <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	3301      	adds	r3, #1
 800cd62:	60fb      	str	r3, [r7, #12]
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	2b07      	cmp	r3, #7
 800cd68:	d9e6      	bls.n	800cd38 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800cd6a:	46c0      	nop			; (mov r8, r8)
 800cd6c:	46c0      	nop			; (mov r8, r8)
 800cd6e:	46bd      	mov	sp, r7
 800cd70:	b004      	add	sp, #16
 800cd72:	bd80      	pop	{r7, pc}
 800cd74:	20000ae0 	.word	0x20000ae0

0800cd78 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800cd78:	b580      	push	{r7, lr}
 800cd7a:	b084      	sub	sp, #16
 800cd7c:	af00      	add	r7, sp, #0
 800cd7e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cd80:	2300      	movs	r3, #0
 800cd82:	60fb      	str	r3, [r7, #12]
 800cd84:	e018      	b.n	800cdb8 <vQueueUnregisterQueue+0x40>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800cd86:	4a10      	ldr	r2, [pc, #64]	; (800cdc8 <vQueueUnregisterQueue+0x50>)
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	00db      	lsls	r3, r3, #3
 800cd8c:	18d3      	adds	r3, r2, r3
 800cd8e:	3304      	adds	r3, #4
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	687a      	ldr	r2, [r7, #4]
 800cd94:	429a      	cmp	r2, r3
 800cd96:	d10c      	bne.n	800cdb2 <vQueueUnregisterQueue+0x3a>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800cd98:	4b0b      	ldr	r3, [pc, #44]	; (800cdc8 <vQueueUnregisterQueue+0x50>)
 800cd9a:	68fa      	ldr	r2, [r7, #12]
 800cd9c:	00d2      	lsls	r2, r2, #3
 800cd9e:	2100      	movs	r1, #0
 800cda0:	50d1      	str	r1, [r2, r3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800cda2:	4a09      	ldr	r2, [pc, #36]	; (800cdc8 <vQueueUnregisterQueue+0x50>)
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	00db      	lsls	r3, r3, #3
 800cda8:	18d3      	adds	r3, r2, r3
 800cdaa:	3304      	adds	r3, #4
 800cdac:	2200      	movs	r2, #0
 800cdae:	601a      	str	r2, [r3, #0]
				break;
 800cdb0:	e006      	b.n	800cdc0 <vQueueUnregisterQueue+0x48>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	3301      	adds	r3, #1
 800cdb6:	60fb      	str	r3, [r7, #12]
 800cdb8:	68fb      	ldr	r3, [r7, #12]
 800cdba:	2b07      	cmp	r3, #7
 800cdbc:	d9e3      	bls.n	800cd86 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800cdbe:	46c0      	nop			; (mov r8, r8)
 800cdc0:	46c0      	nop			; (mov r8, r8)
 800cdc2:	46bd      	mov	sp, r7
 800cdc4:	b004      	add	sp, #16
 800cdc6:	bd80      	pop	{r7, pc}
 800cdc8:	20000ae0 	.word	0x20000ae0

0800cdcc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800cdcc:	b580      	push	{r7, lr}
 800cdce:	b086      	sub	sp, #24
 800cdd0:	af00      	add	r7, sp, #0
 800cdd2:	60f8      	str	r0, [r7, #12]
 800cdd4:	60b9      	str	r1, [r7, #8]
 800cdd6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800cdd8:	68fb      	ldr	r3, [r7, #12]
 800cdda:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800cddc:	f001 fbe0 	bl	800e5a0 <vPortEnterCritical>
 800cde0:	697b      	ldr	r3, [r7, #20]
 800cde2:	2244      	movs	r2, #68	; 0x44
 800cde4:	5c9b      	ldrb	r3, [r3, r2]
 800cde6:	b25b      	sxtb	r3, r3
 800cde8:	3301      	adds	r3, #1
 800cdea:	d103      	bne.n	800cdf4 <vQueueWaitForMessageRestricted+0x28>
 800cdec:	697b      	ldr	r3, [r7, #20]
 800cdee:	2244      	movs	r2, #68	; 0x44
 800cdf0:	2100      	movs	r1, #0
 800cdf2:	5499      	strb	r1, [r3, r2]
 800cdf4:	697b      	ldr	r3, [r7, #20]
 800cdf6:	2245      	movs	r2, #69	; 0x45
 800cdf8:	5c9b      	ldrb	r3, [r3, r2]
 800cdfa:	b25b      	sxtb	r3, r3
 800cdfc:	3301      	adds	r3, #1
 800cdfe:	d103      	bne.n	800ce08 <vQueueWaitForMessageRestricted+0x3c>
 800ce00:	697b      	ldr	r3, [r7, #20]
 800ce02:	2245      	movs	r2, #69	; 0x45
 800ce04:	2100      	movs	r1, #0
 800ce06:	5499      	strb	r1, [r3, r2]
 800ce08:	f001 fbdc 	bl	800e5c4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800ce0c:	697b      	ldr	r3, [r7, #20]
 800ce0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d106      	bne.n	800ce22 <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800ce14:	697b      	ldr	r3, [r7, #20]
 800ce16:	3324      	adds	r3, #36	; 0x24
 800ce18:	687a      	ldr	r2, [r7, #4]
 800ce1a:	68b9      	ldr	r1, [r7, #8]
 800ce1c:	0018      	movs	r0, r3
 800ce1e:	f000 fcd1 	bl	800d7c4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800ce22:	697b      	ldr	r3, [r7, #20]
 800ce24:	0018      	movs	r0, r3
 800ce26:	f7ff fef2 	bl	800cc0e <prvUnlockQueue>
	}
 800ce2a:	46c0      	nop			; (mov r8, r8)
 800ce2c:	46bd      	mov	sp, r7
 800ce2e:	b006      	add	sp, #24
 800ce30:	bd80      	pop	{r7, pc}

0800ce32 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800ce32:	b590      	push	{r4, r7, lr}
 800ce34:	b08d      	sub	sp, #52	; 0x34
 800ce36:	af04      	add	r7, sp, #16
 800ce38:	60f8      	str	r0, [r7, #12]
 800ce3a:	60b9      	str	r1, [r7, #8]
 800ce3c:	607a      	str	r2, [r7, #4]
 800ce3e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800ce40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d101      	bne.n	800ce4a <xTaskCreateStatic+0x18>
 800ce46:	b672      	cpsid	i
 800ce48:	e7fe      	b.n	800ce48 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 800ce4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d101      	bne.n	800ce54 <xTaskCreateStatic+0x22>
 800ce50:	b672      	cpsid	i
 800ce52:	e7fe      	b.n	800ce52 <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ce54:	23bc      	movs	r3, #188	; 0xbc
 800ce56:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ce58:	697b      	ldr	r3, [r7, #20]
 800ce5a:	2bbc      	cmp	r3, #188	; 0xbc
 800ce5c:	d001      	beq.n	800ce62 <xTaskCreateStatic+0x30>
 800ce5e:	b672      	cpsid	i
 800ce60:	e7fe      	b.n	800ce60 <xTaskCreateStatic+0x2e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ce62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	d020      	beq.n	800ceaa <xTaskCreateStatic+0x78>
 800ce68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d01d      	beq.n	800ceaa <xTaskCreateStatic+0x78>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ce6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce70:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ce72:	69fb      	ldr	r3, [r7, #28]
 800ce74:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ce76:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ce78:	69fb      	ldr	r3, [r7, #28]
 800ce7a:	22b9      	movs	r2, #185	; 0xb9
 800ce7c:	2102      	movs	r1, #2
 800ce7e:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ce80:	683c      	ldr	r4, [r7, #0]
 800ce82:	687a      	ldr	r2, [r7, #4]
 800ce84:	68b9      	ldr	r1, [r7, #8]
 800ce86:	68f8      	ldr	r0, [r7, #12]
 800ce88:	2300      	movs	r3, #0
 800ce8a:	9303      	str	r3, [sp, #12]
 800ce8c:	69fb      	ldr	r3, [r7, #28]
 800ce8e:	9302      	str	r3, [sp, #8]
 800ce90:	2318      	movs	r3, #24
 800ce92:	18fb      	adds	r3, r7, r3
 800ce94:	9301      	str	r3, [sp, #4]
 800ce96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce98:	9300      	str	r3, [sp, #0]
 800ce9a:	0023      	movs	r3, r4
 800ce9c:	f000 f858 	bl	800cf50 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cea0:	69fb      	ldr	r3, [r7, #28]
 800cea2:	0018      	movs	r0, r3
 800cea4:	f000 f8ec 	bl	800d080 <prvAddNewTaskToReadyList>
 800cea8:	e001      	b.n	800ceae <xTaskCreateStatic+0x7c>
		}
		else
		{
			xReturn = NULL;
 800ceaa:	2300      	movs	r3, #0
 800ceac:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ceae:	69bb      	ldr	r3, [r7, #24]
	}
 800ceb0:	0018      	movs	r0, r3
 800ceb2:	46bd      	mov	sp, r7
 800ceb4:	b009      	add	sp, #36	; 0x24
 800ceb6:	bd90      	pop	{r4, r7, pc}

0800ceb8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800ceb8:	b590      	push	{r4, r7, lr}
 800ceba:	b08d      	sub	sp, #52	; 0x34
 800cebc:	af04      	add	r7, sp, #16
 800cebe:	60f8      	str	r0, [r7, #12]
 800cec0:	60b9      	str	r1, [r7, #8]
 800cec2:	603b      	str	r3, [r7, #0]
 800cec4:	1dbb      	adds	r3, r7, #6
 800cec6:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cec8:	1dbb      	adds	r3, r7, #6
 800ceca:	881b      	ldrh	r3, [r3, #0]
 800cecc:	009b      	lsls	r3, r3, #2
 800cece:	0018      	movs	r0, r3
 800ced0:	f001 fbfe 	bl	800e6d0 <pvPortMalloc>
 800ced4:	0003      	movs	r3, r0
 800ced6:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 800ced8:	697b      	ldr	r3, [r7, #20]
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d010      	beq.n	800cf00 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800cede:	20bc      	movs	r0, #188	; 0xbc
 800cee0:	f001 fbf6 	bl	800e6d0 <pvPortMalloc>
 800cee4:	0003      	movs	r3, r0
 800cee6:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 800cee8:	69fb      	ldr	r3, [r7, #28]
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	d003      	beq.n	800cef6 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800ceee:	69fb      	ldr	r3, [r7, #28]
 800cef0:	697a      	ldr	r2, [r7, #20]
 800cef2:	631a      	str	r2, [r3, #48]	; 0x30
 800cef4:	e006      	b.n	800cf04 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800cef6:	697b      	ldr	r3, [r7, #20]
 800cef8:	0018      	movs	r0, r3
 800cefa:	f001 fc8f 	bl	800e81c <vPortFree>
 800cefe:	e001      	b.n	800cf04 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800cf00:	2300      	movs	r3, #0
 800cf02:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800cf04:	69fb      	ldr	r3, [r7, #28]
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	d01a      	beq.n	800cf40 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800cf0a:	69fb      	ldr	r3, [r7, #28]
 800cf0c:	22b9      	movs	r2, #185	; 0xb9
 800cf0e:	2100      	movs	r1, #0
 800cf10:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800cf12:	1dbb      	adds	r3, r7, #6
 800cf14:	881a      	ldrh	r2, [r3, #0]
 800cf16:	683c      	ldr	r4, [r7, #0]
 800cf18:	68b9      	ldr	r1, [r7, #8]
 800cf1a:	68f8      	ldr	r0, [r7, #12]
 800cf1c:	2300      	movs	r3, #0
 800cf1e:	9303      	str	r3, [sp, #12]
 800cf20:	69fb      	ldr	r3, [r7, #28]
 800cf22:	9302      	str	r3, [sp, #8]
 800cf24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf26:	9301      	str	r3, [sp, #4]
 800cf28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf2a:	9300      	str	r3, [sp, #0]
 800cf2c:	0023      	movs	r3, r4
 800cf2e:	f000 f80f 	bl	800cf50 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cf32:	69fb      	ldr	r3, [r7, #28]
 800cf34:	0018      	movs	r0, r3
 800cf36:	f000 f8a3 	bl	800d080 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800cf3a:	2301      	movs	r3, #1
 800cf3c:	61bb      	str	r3, [r7, #24]
 800cf3e:	e002      	b.n	800cf46 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800cf40:	2301      	movs	r3, #1
 800cf42:	425b      	negs	r3, r3
 800cf44:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800cf46:	69bb      	ldr	r3, [r7, #24]
	}
 800cf48:	0018      	movs	r0, r3
 800cf4a:	46bd      	mov	sp, r7
 800cf4c:	b009      	add	sp, #36	; 0x24
 800cf4e:	bd90      	pop	{r4, r7, pc}

0800cf50 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800cf50:	b580      	push	{r7, lr}
 800cf52:	b086      	sub	sp, #24
 800cf54:	af00      	add	r7, sp, #0
 800cf56:	60f8      	str	r0, [r7, #12]
 800cf58:	60b9      	str	r1, [r7, #8]
 800cf5a:	607a      	str	r2, [r7, #4]
 800cf5c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800cf5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf60:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	009b      	lsls	r3, r3, #2
 800cf66:	001a      	movs	r2, r3
 800cf68:	21a5      	movs	r1, #165	; 0xa5
 800cf6a:	f001 fe8f 	bl	800ec8c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800cf6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	493e      	ldr	r1, [pc, #248]	; (800d070 <prvInitialiseNewTask+0x120>)
 800cf76:	468c      	mov	ip, r1
 800cf78:	4463      	add	r3, ip
 800cf7a:	009b      	lsls	r3, r3, #2
 800cf7c:	18d3      	adds	r3, r2, r3
 800cf7e:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800cf80:	693b      	ldr	r3, [r7, #16]
 800cf82:	2207      	movs	r2, #7
 800cf84:	4393      	bics	r3, r2
 800cf86:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800cf88:	693b      	ldr	r3, [r7, #16]
 800cf8a:	2207      	movs	r2, #7
 800cf8c:	4013      	ands	r3, r2
 800cf8e:	d001      	beq.n	800cf94 <prvInitialiseNewTask+0x44>
 800cf90:	b672      	cpsid	i
 800cf92:	e7fe      	b.n	800cf92 <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cf94:	2300      	movs	r3, #0
 800cf96:	617b      	str	r3, [r7, #20]
 800cf98:	e013      	b.n	800cfc2 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cf9a:	68ba      	ldr	r2, [r7, #8]
 800cf9c:	697b      	ldr	r3, [r7, #20]
 800cf9e:	18d3      	adds	r3, r2, r3
 800cfa0:	7818      	ldrb	r0, [r3, #0]
 800cfa2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cfa4:	2134      	movs	r1, #52	; 0x34
 800cfa6:	697b      	ldr	r3, [r7, #20]
 800cfa8:	18d3      	adds	r3, r2, r3
 800cfaa:	185b      	adds	r3, r3, r1
 800cfac:	1c02      	adds	r2, r0, #0
 800cfae:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800cfb0:	68ba      	ldr	r2, [r7, #8]
 800cfb2:	697b      	ldr	r3, [r7, #20]
 800cfb4:	18d3      	adds	r3, r2, r3
 800cfb6:	781b      	ldrb	r3, [r3, #0]
 800cfb8:	2b00      	cmp	r3, #0
 800cfba:	d006      	beq.n	800cfca <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cfbc:	697b      	ldr	r3, [r7, #20]
 800cfbe:	3301      	adds	r3, #1
 800cfc0:	617b      	str	r3, [r7, #20]
 800cfc2:	697b      	ldr	r3, [r7, #20]
 800cfc4:	2b0f      	cmp	r3, #15
 800cfc6:	d9e8      	bls.n	800cf9a <prvInitialiseNewTask+0x4a>
 800cfc8:	e000      	b.n	800cfcc <prvInitialiseNewTask+0x7c>
		{
			break;
 800cfca:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800cfcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfce:	2243      	movs	r2, #67	; 0x43
 800cfd0:	2100      	movs	r1, #0
 800cfd2:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800cfd4:	6a3b      	ldr	r3, [r7, #32]
 800cfd6:	2b37      	cmp	r3, #55	; 0x37
 800cfd8:	d901      	bls.n	800cfde <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800cfda:	2337      	movs	r3, #55	; 0x37
 800cfdc:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800cfde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfe0:	6a3a      	ldr	r2, [r7, #32]
 800cfe2:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800cfe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfe6:	6a3a      	ldr	r2, [r7, #32]
 800cfe8:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800cfea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfec:	2200      	movs	r2, #0
 800cfee:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800cff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cff2:	3304      	adds	r3, #4
 800cff4:	0018      	movs	r0, r3
 800cff6:	f7fe ffc5 	bl	800bf84 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800cffa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cffc:	3318      	adds	r3, #24
 800cffe:	0018      	movs	r0, r3
 800d000:	f7fe ffc0 	bl	800bf84 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d006:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d008:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d00a:	6a3b      	ldr	r3, [r7, #32]
 800d00c:	2238      	movs	r2, #56	; 0x38
 800d00e:	1ad2      	subs	r2, r2, r3
 800d010:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d012:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d016:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d018:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d01a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d01c:	22b4      	movs	r2, #180	; 0xb4
 800d01e:	2100      	movs	r1, #0
 800d020:	5099      	str	r1, [r3, r2]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d024:	22b8      	movs	r2, #184	; 0xb8
 800d026:	2100      	movs	r1, #0
 800d028:	5499      	strb	r1, [r3, r2]
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800d02a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d02c:	3354      	adds	r3, #84	; 0x54
 800d02e:	2260      	movs	r2, #96	; 0x60
 800d030:	2100      	movs	r1, #0
 800d032:	0018      	movs	r0, r3
 800d034:	f001 fe2a 	bl	800ec8c <memset>
 800d038:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d03a:	4a0e      	ldr	r2, [pc, #56]	; (800d074 <prvInitialiseNewTask+0x124>)
 800d03c:	659a      	str	r2, [r3, #88]	; 0x58
 800d03e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d040:	4a0d      	ldr	r2, [pc, #52]	; (800d078 <prvInitialiseNewTask+0x128>)
 800d042:	65da      	str	r2, [r3, #92]	; 0x5c
 800d044:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d046:	4a0d      	ldr	r2, [pc, #52]	; (800d07c <prvInitialiseNewTask+0x12c>)
 800d048:	661a      	str	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d04a:	683a      	ldr	r2, [r7, #0]
 800d04c:	68f9      	ldr	r1, [r7, #12]
 800d04e:	693b      	ldr	r3, [r7, #16]
 800d050:	0018      	movs	r0, r3
 800d052:	f001 fa0b 	bl	800e46c <pxPortInitialiseStack>
 800d056:	0002      	movs	r2, r0
 800d058:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d05a:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800d05c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d05e:	2b00      	cmp	r3, #0
 800d060:	d002      	beq.n	800d068 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d064:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d066:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d068:	46c0      	nop			; (mov r8, r8)
 800d06a:	46bd      	mov	sp, r7
 800d06c:	b006      	add	sp, #24
 800d06e:	bd80      	pop	{r7, pc}
 800d070:	3fffffff 	.word	0x3fffffff
 800d074:	08013728 	.word	0x08013728
 800d078:	08013748 	.word	0x08013748
 800d07c:	08013708 	.word	0x08013708

0800d080 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d080:	b580      	push	{r7, lr}
 800d082:	b082      	sub	sp, #8
 800d084:	af00      	add	r7, sp, #0
 800d086:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d088:	f001 fa8a 	bl	800e5a0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d08c:	4b2a      	ldr	r3, [pc, #168]	; (800d138 <prvAddNewTaskToReadyList+0xb8>)
 800d08e:	681b      	ldr	r3, [r3, #0]
 800d090:	1c5a      	adds	r2, r3, #1
 800d092:	4b29      	ldr	r3, [pc, #164]	; (800d138 <prvAddNewTaskToReadyList+0xb8>)
 800d094:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 800d096:	4b29      	ldr	r3, [pc, #164]	; (800d13c <prvAddNewTaskToReadyList+0xbc>)
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d109      	bne.n	800d0b2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d09e:	4b27      	ldr	r3, [pc, #156]	; (800d13c <prvAddNewTaskToReadyList+0xbc>)
 800d0a0:	687a      	ldr	r2, [r7, #4]
 800d0a2:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d0a4:	4b24      	ldr	r3, [pc, #144]	; (800d138 <prvAddNewTaskToReadyList+0xb8>)
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	2b01      	cmp	r3, #1
 800d0aa:	d110      	bne.n	800d0ce <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d0ac:	f000 fc8a 	bl	800d9c4 <prvInitialiseTaskLists>
 800d0b0:	e00d      	b.n	800d0ce <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d0b2:	4b23      	ldr	r3, [pc, #140]	; (800d140 <prvAddNewTaskToReadyList+0xc0>)
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d109      	bne.n	800d0ce <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d0ba:	4b20      	ldr	r3, [pc, #128]	; (800d13c <prvAddNewTaskToReadyList+0xbc>)
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0c4:	429a      	cmp	r2, r3
 800d0c6:	d802      	bhi.n	800d0ce <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d0c8:	4b1c      	ldr	r3, [pc, #112]	; (800d13c <prvAddNewTaskToReadyList+0xbc>)
 800d0ca:	687a      	ldr	r2, [r7, #4]
 800d0cc:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d0ce:	4b1d      	ldr	r3, [pc, #116]	; (800d144 <prvAddNewTaskToReadyList+0xc4>)
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	1c5a      	adds	r2, r3, #1
 800d0d4:	4b1b      	ldr	r3, [pc, #108]	; (800d144 <prvAddNewTaskToReadyList+0xc4>)
 800d0d6:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800d0d8:	4b1a      	ldr	r3, [pc, #104]	; (800d144 <prvAddNewTaskToReadyList+0xc4>)
 800d0da:	681a      	ldr	r2, [r3, #0]
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0e4:	4b18      	ldr	r3, [pc, #96]	; (800d148 <prvAddNewTaskToReadyList+0xc8>)
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	429a      	cmp	r2, r3
 800d0ea:	d903      	bls.n	800d0f4 <prvAddNewTaskToReadyList+0x74>
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0f0:	4b15      	ldr	r3, [pc, #84]	; (800d148 <prvAddNewTaskToReadyList+0xc8>)
 800d0f2:	601a      	str	r2, [r3, #0]
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0f8:	0013      	movs	r3, r2
 800d0fa:	009b      	lsls	r3, r3, #2
 800d0fc:	189b      	adds	r3, r3, r2
 800d0fe:	009b      	lsls	r3, r3, #2
 800d100:	4a12      	ldr	r2, [pc, #72]	; (800d14c <prvAddNewTaskToReadyList+0xcc>)
 800d102:	189a      	adds	r2, r3, r2
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	3304      	adds	r3, #4
 800d108:	0019      	movs	r1, r3
 800d10a:	0010      	movs	r0, r2
 800d10c:	f7fe ff45 	bl	800bf9a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d110:	f001 fa58 	bl	800e5c4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d114:	4b0a      	ldr	r3, [pc, #40]	; (800d140 <prvAddNewTaskToReadyList+0xc0>)
 800d116:	681b      	ldr	r3, [r3, #0]
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d008      	beq.n	800d12e <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d11c:	4b07      	ldr	r3, [pc, #28]	; (800d13c <prvAddNewTaskToReadyList+0xbc>)
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d126:	429a      	cmp	r2, r3
 800d128:	d201      	bcs.n	800d12e <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d12a:	f001 fa29 	bl	800e580 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d12e:	46c0      	nop			; (mov r8, r8)
 800d130:	46bd      	mov	sp, r7
 800d132:	b002      	add	sp, #8
 800d134:	bd80      	pop	{r7, pc}
 800d136:	46c0      	nop			; (mov r8, r8)
 800d138:	20000ff4 	.word	0x20000ff4
 800d13c:	20000b20 	.word	0x20000b20
 800d140:	20001000 	.word	0x20001000
 800d144:	20001010 	.word	0x20001010
 800d148:	20000ffc 	.word	0x20000ffc
 800d14c:	20000b24 	.word	0x20000b24

0800d150 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800d150:	b580      	push	{r7, lr}
 800d152:	b084      	sub	sp, #16
 800d154:	af00      	add	r7, sp, #0
 800d156:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800d158:	2300      	movs	r3, #0
 800d15a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d010      	beq.n	800d184 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800d162:	4b0d      	ldr	r3, [pc, #52]	; (800d198 <vTaskDelay+0x48>)
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	2b00      	cmp	r3, #0
 800d168:	d001      	beq.n	800d16e <vTaskDelay+0x1e>
 800d16a:	b672      	cpsid	i
 800d16c:	e7fe      	b.n	800d16c <vTaskDelay+0x1c>
			vTaskSuspendAll();
 800d16e:	f000 f957 	bl	800d420 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	2100      	movs	r1, #0
 800d176:	0018      	movs	r0, r3
 800d178:	f000 fe54 	bl	800de24 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800d17c:	f000 f95c 	bl	800d438 <xTaskResumeAll>
 800d180:	0003      	movs	r3, r0
 800d182:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	2b00      	cmp	r3, #0
 800d188:	d101      	bne.n	800d18e <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 800d18a:	f001 f9f9 	bl	800e580 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d18e:	46c0      	nop			; (mov r8, r8)
 800d190:	46bd      	mov	sp, r7
 800d192:	b004      	add	sp, #16
 800d194:	bd80      	pop	{r7, pc}
 800d196:	46c0      	nop			; (mov r8, r8)
 800d198:	2000101c 	.word	0x2000101c

0800d19c <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800d19c:	b580      	push	{r7, lr}
 800d19e:	b084      	sub	sp, #16
 800d1a0:	af00      	add	r7, sp, #0
 800d1a2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800d1a4:	f001 f9fc 	bl	800e5a0 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d102      	bne.n	800d1b4 <vTaskSuspend+0x18>
 800d1ae:	4b29      	ldr	r3, [pc, #164]	; (800d254 <vTaskSuspend+0xb8>)
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	e000      	b.n	800d1b6 <vTaskSuspend+0x1a>
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	3304      	adds	r3, #4
 800d1bc:	0018      	movs	r0, r3
 800d1be:	f7fe ff44 	bl	800c04a <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d004      	beq.n	800d1d4 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d1ca:	68fb      	ldr	r3, [r7, #12]
 800d1cc:	3318      	adds	r3, #24
 800d1ce:	0018      	movs	r0, r3
 800d1d0:	f7fe ff3b 	bl	800c04a <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	1d1a      	adds	r2, r3, #4
 800d1d8:	4b1f      	ldr	r3, [pc, #124]	; (800d258 <vTaskSuspend+0xbc>)
 800d1da:	0011      	movs	r1, r2
 800d1dc:	0018      	movs	r0, r3
 800d1de:	f7fe fedc 	bl	800bf9a <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	22b8      	movs	r2, #184	; 0xb8
 800d1e6:	5c9b      	ldrb	r3, [r3, r2]
 800d1e8:	b2db      	uxtb	r3, r3
 800d1ea:	2b01      	cmp	r3, #1
 800d1ec:	d103      	bne.n	800d1f6 <vTaskSuspend+0x5a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	22b8      	movs	r2, #184	; 0xb8
 800d1f2:	2100      	movs	r1, #0
 800d1f4:	5499      	strb	r1, [r3, r2]
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 800d1f6:	f001 f9e5 	bl	800e5c4 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800d1fa:	4b18      	ldr	r3, [pc, #96]	; (800d25c <vTaskSuspend+0xc0>)
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d005      	beq.n	800d20e <vTaskSuspend+0x72>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 800d202:	f001 f9cd 	bl	800e5a0 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 800d206:	f000 fc7d 	bl	800db04 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800d20a:	f001 f9db 	bl	800e5c4 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800d20e:	4b11      	ldr	r3, [pc, #68]	; (800d254 <vTaskSuspend+0xb8>)
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	68fa      	ldr	r2, [r7, #12]
 800d214:	429a      	cmp	r2, r3
 800d216:	d118      	bne.n	800d24a <vTaskSuspend+0xae>
		{
			if( xSchedulerRunning != pdFALSE )
 800d218:	4b10      	ldr	r3, [pc, #64]	; (800d25c <vTaskSuspend+0xc0>)
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d008      	beq.n	800d232 <vTaskSuspend+0x96>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800d220:	4b0f      	ldr	r3, [pc, #60]	; (800d260 <vTaskSuspend+0xc4>)
 800d222:	681b      	ldr	r3, [r3, #0]
 800d224:	2b00      	cmp	r3, #0
 800d226:	d001      	beq.n	800d22c <vTaskSuspend+0x90>
 800d228:	b672      	cpsid	i
 800d22a:	e7fe      	b.n	800d22a <vTaskSuspend+0x8e>
				portYIELD_WITHIN_API();
 800d22c:	f001 f9a8 	bl	800e580 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d230:	e00b      	b.n	800d24a <vTaskSuspend+0xae>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
 800d232:	4b09      	ldr	r3, [pc, #36]	; (800d258 <vTaskSuspend+0xbc>)
 800d234:	681a      	ldr	r2, [r3, #0]
 800d236:	4b0b      	ldr	r3, [pc, #44]	; (800d264 <vTaskSuspend+0xc8>)
 800d238:	681b      	ldr	r3, [r3, #0]
 800d23a:	429a      	cmp	r2, r3
 800d23c:	d103      	bne.n	800d246 <vTaskSuspend+0xaa>
					pxCurrentTCB = NULL;
 800d23e:	4b05      	ldr	r3, [pc, #20]	; (800d254 <vTaskSuspend+0xb8>)
 800d240:	2200      	movs	r2, #0
 800d242:	601a      	str	r2, [r3, #0]
	}
 800d244:	e001      	b.n	800d24a <vTaskSuspend+0xae>
					vTaskSwitchContext();
 800d246:	f000 fa45 	bl	800d6d4 <vTaskSwitchContext>
	}
 800d24a:	46c0      	nop			; (mov r8, r8)
 800d24c:	46bd      	mov	sp, r7
 800d24e:	b004      	add	sp, #16
 800d250:	bd80      	pop	{r7, pc}
 800d252:	46c0      	nop			; (mov r8, r8)
 800d254:	20000b20 	.word	0x20000b20
 800d258:	20000fe0 	.word	0x20000fe0
 800d25c:	20001000 	.word	0x20001000
 800d260:	2000101c 	.word	0x2000101c
 800d264:	20000ff4 	.word	0x20000ff4

0800d268 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 800d268:	b580      	push	{r7, lr}
 800d26a:	b084      	sub	sp, #16
 800d26c:	af00      	add	r7, sp, #0
 800d26e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 800d270:	2300      	movs	r3, #0
 800d272:	60fb      	str	r3, [r7, #12]
	const TCB_t * const pxTCB = ( TCB_t * ) xTask;
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	60bb      	str	r3, [r7, #8]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d101      	bne.n	800d282 <prvTaskIsTaskSuspended+0x1a>
 800d27e:	b672      	cpsid	i
 800d280:	e7fe      	b.n	800d280 <prvTaskIsTaskSuspended+0x18>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d282:	68bb      	ldr	r3, [r7, #8]
 800d284:	695a      	ldr	r2, [r3, #20]
 800d286:	4b0e      	ldr	r3, [pc, #56]	; (800d2c0 <prvTaskIsTaskSuspended+0x58>)
 800d288:	429a      	cmp	r2, r3
 800d28a:	d101      	bne.n	800d290 <prvTaskIsTaskSuspended+0x28>
 800d28c:	2301      	movs	r3, #1
 800d28e:	e000      	b.n	800d292 <prvTaskIsTaskSuspended+0x2a>
 800d290:	2300      	movs	r3, #0
 800d292:	2b00      	cmp	r3, #0
 800d294:	d00f      	beq.n	800d2b6 <prvTaskIsTaskSuspended+0x4e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800d296:	68bb      	ldr	r3, [r7, #8]
 800d298:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d29a:	4b0a      	ldr	r3, [pc, #40]	; (800d2c4 <prvTaskIsTaskSuspended+0x5c>)
 800d29c:	429a      	cmp	r2, r3
 800d29e:	d00a      	beq.n	800d2b6 <prvTaskIsTaskSuspended+0x4e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800d2a0:	68bb      	ldr	r3, [r7, #8]
 800d2a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d101      	bne.n	800d2ac <prvTaskIsTaskSuspended+0x44>
 800d2a8:	2301      	movs	r3, #1
 800d2aa:	e000      	b.n	800d2ae <prvTaskIsTaskSuspended+0x46>
 800d2ac:	2300      	movs	r3, #0
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	d001      	beq.n	800d2b6 <prvTaskIsTaskSuspended+0x4e>
				{
					xReturn = pdTRUE;
 800d2b2:	2301      	movs	r3, #1
 800d2b4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d2b6:	68fb      	ldr	r3, [r7, #12]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800d2b8:	0018      	movs	r0, r3
 800d2ba:	46bd      	mov	sp, r7
 800d2bc:	b004      	add	sp, #16
 800d2be:	bd80      	pop	{r7, pc}
 800d2c0:	20000fe0 	.word	0x20000fe0
 800d2c4:	20000fb4 	.word	0x20000fb4

0800d2c8 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 800d2c8:	b580      	push	{r7, lr}
 800d2ca:	b084      	sub	sp, #16
 800d2cc:	af00      	add	r7, sp, #0
 800d2ce:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d101      	bne.n	800d2de <vTaskResume+0x16>
 800d2da:	b672      	cpsid	i
 800d2dc:	e7fe      	b.n	800d2dc <vTaskResume+0x14>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d034      	beq.n	800d34e <vTaskResume+0x86>
 800d2e4:	4b1c      	ldr	r3, [pc, #112]	; (800d358 <vTaskResume+0x90>)
 800d2e6:	681b      	ldr	r3, [r3, #0]
 800d2e8:	68fa      	ldr	r2, [r7, #12]
 800d2ea:	429a      	cmp	r2, r3
 800d2ec:	d02f      	beq.n	800d34e <vTaskResume+0x86>
		{
			taskENTER_CRITICAL();
 800d2ee:	f001 f957 	bl	800e5a0 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	0018      	movs	r0, r3
 800d2f6:	f7ff ffb7 	bl	800d268 <prvTaskIsTaskSuspended>
 800d2fa:	1e03      	subs	r3, r0, #0
 800d2fc:	d025      	beq.n	800d34a <vTaskResume+0x82>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	3304      	adds	r3, #4
 800d302:	0018      	movs	r0, r3
 800d304:	f7fe fea1 	bl	800c04a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d30c:	4b13      	ldr	r3, [pc, #76]	; (800d35c <vTaskResume+0x94>)
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	429a      	cmp	r2, r3
 800d312:	d903      	bls.n	800d31c <vTaskResume+0x54>
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d318:	4b10      	ldr	r3, [pc, #64]	; (800d35c <vTaskResume+0x94>)
 800d31a:	601a      	str	r2, [r3, #0]
 800d31c:	68fb      	ldr	r3, [r7, #12]
 800d31e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d320:	0013      	movs	r3, r2
 800d322:	009b      	lsls	r3, r3, #2
 800d324:	189b      	adds	r3, r3, r2
 800d326:	009b      	lsls	r3, r3, #2
 800d328:	4a0d      	ldr	r2, [pc, #52]	; (800d360 <vTaskResume+0x98>)
 800d32a:	189a      	adds	r2, r3, r2
 800d32c:	68fb      	ldr	r3, [r7, #12]
 800d32e:	3304      	adds	r3, #4
 800d330:	0019      	movs	r1, r3
 800d332:	0010      	movs	r0, r2
 800d334:	f7fe fe31 	bl	800bf9a <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d33c:	4b06      	ldr	r3, [pc, #24]	; (800d358 <vTaskResume+0x90>)
 800d33e:	681b      	ldr	r3, [r3, #0]
 800d340:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d342:	429a      	cmp	r2, r3
 800d344:	d301      	bcc.n	800d34a <vTaskResume+0x82>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800d346:	f001 f91b 	bl	800e580 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800d34a:	f001 f93b 	bl	800e5c4 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d34e:	46c0      	nop			; (mov r8, r8)
 800d350:	46bd      	mov	sp, r7
 800d352:	b004      	add	sp, #16
 800d354:	bd80      	pop	{r7, pc}
 800d356:	46c0      	nop			; (mov r8, r8)
 800d358:	20000b20 	.word	0x20000b20
 800d35c:	20000ffc 	.word	0x20000ffc
 800d360:	20000b24 	.word	0x20000b24

0800d364 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800d364:	b590      	push	{r4, r7, lr}
 800d366:	b089      	sub	sp, #36	; 0x24
 800d368:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800d36a:	2300      	movs	r3, #0
 800d36c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800d36e:	2300      	movs	r3, #0
 800d370:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800d372:	003a      	movs	r2, r7
 800d374:	1d39      	adds	r1, r7, #4
 800d376:	2308      	movs	r3, #8
 800d378:	18fb      	adds	r3, r7, r3
 800d37a:	0018      	movs	r0, r3
 800d37c:	f7fe fdb4 	bl	800bee8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800d380:	683c      	ldr	r4, [r7, #0]
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	68ba      	ldr	r2, [r7, #8]
 800d386:	491e      	ldr	r1, [pc, #120]	; (800d400 <vTaskStartScheduler+0x9c>)
 800d388:	481e      	ldr	r0, [pc, #120]	; (800d404 <vTaskStartScheduler+0xa0>)
 800d38a:	9202      	str	r2, [sp, #8]
 800d38c:	9301      	str	r3, [sp, #4]
 800d38e:	2300      	movs	r3, #0
 800d390:	9300      	str	r3, [sp, #0]
 800d392:	2300      	movs	r3, #0
 800d394:	0022      	movs	r2, r4
 800d396:	f7ff fd4c 	bl	800ce32 <xTaskCreateStatic>
 800d39a:	0002      	movs	r2, r0
 800d39c:	4b1a      	ldr	r3, [pc, #104]	; (800d408 <vTaskStartScheduler+0xa4>)
 800d39e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800d3a0:	4b19      	ldr	r3, [pc, #100]	; (800d408 <vTaskStartScheduler+0xa4>)
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d002      	beq.n	800d3ae <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800d3a8:	2301      	movs	r3, #1
 800d3aa:	60fb      	str	r3, [r7, #12]
 800d3ac:	e001      	b.n	800d3b2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800d3ae:	2300      	movs	r3, #0
 800d3b0:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800d3b2:	68fb      	ldr	r3, [r7, #12]
 800d3b4:	2b01      	cmp	r3, #1
 800d3b6:	d103      	bne.n	800d3c0 <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 800d3b8:	f000 fd88 	bl	800decc <xTimerCreateTimerTask>
 800d3bc:	0003      	movs	r3, r0
 800d3be:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d3c0:	68fb      	ldr	r3, [r7, #12]
 800d3c2:	2b01      	cmp	r3, #1
 800d3c4:	d113      	bne.n	800d3ee <vTaskStartScheduler+0x8a>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 800d3c6:	b672      	cpsid	i

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d3c8:	4b10      	ldr	r3, [pc, #64]	; (800d40c <vTaskStartScheduler+0xa8>)
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	3354      	adds	r3, #84	; 0x54
 800d3ce:	001a      	movs	r2, r3
 800d3d0:	4b0f      	ldr	r3, [pc, #60]	; (800d410 <vTaskStartScheduler+0xac>)
 800d3d2:	601a      	str	r2, [r3, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d3d4:	4b0f      	ldr	r3, [pc, #60]	; (800d414 <vTaskStartScheduler+0xb0>)
 800d3d6:	2201      	movs	r2, #1
 800d3d8:	4252      	negs	r2, r2
 800d3da:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d3dc:	4b0e      	ldr	r3, [pc, #56]	; (800d418 <vTaskStartScheduler+0xb4>)
 800d3de:	2201      	movs	r2, #1
 800d3e0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800d3e2:	4b0e      	ldr	r3, [pc, #56]	; (800d41c <vTaskStartScheduler+0xb8>)
 800d3e4:	2200      	movs	r2, #0
 800d3e6:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d3e8:	f001 f8a6 	bl	800e538 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d3ec:	e004      	b.n	800d3f8 <vTaskStartScheduler+0x94>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	3301      	adds	r3, #1
 800d3f2:	d101      	bne.n	800d3f8 <vTaskStartScheduler+0x94>
 800d3f4:	b672      	cpsid	i
 800d3f6:	e7fe      	b.n	800d3f6 <vTaskStartScheduler+0x92>
}
 800d3f8:	46c0      	nop			; (mov r8, r8)
 800d3fa:	46bd      	mov	sp, r7
 800d3fc:	b005      	add	sp, #20
 800d3fe:	bd90      	pop	{r4, r7, pc}
 800d400:	08012bdc 	.word	0x08012bdc
 800d404:	0800d9a5 	.word	0x0800d9a5
 800d408:	20001018 	.word	0x20001018
 800d40c:	20000b20 	.word	0x20000b20
 800d410:	20000074 	.word	0x20000074
 800d414:	20001014 	.word	0x20001014
 800d418:	20001000 	.word	0x20001000
 800d41c:	20000ff8 	.word	0x20000ff8

0800d420 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d420:	b580      	push	{r7, lr}
 800d422:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800d424:	4b03      	ldr	r3, [pc, #12]	; (800d434 <vTaskSuspendAll+0x14>)
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	1c5a      	adds	r2, r3, #1
 800d42a:	4b02      	ldr	r3, [pc, #8]	; (800d434 <vTaskSuspendAll+0x14>)
 800d42c:	601a      	str	r2, [r3, #0]
}
 800d42e:	46c0      	nop			; (mov r8, r8)
 800d430:	46bd      	mov	sp, r7
 800d432:	bd80      	pop	{r7, pc}
 800d434:	2000101c 	.word	0x2000101c

0800d438 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d438:	b580      	push	{r7, lr}
 800d43a:	b084      	sub	sp, #16
 800d43c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d43e:	2300      	movs	r3, #0
 800d440:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d442:	2300      	movs	r3, #0
 800d444:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d446:	4b3a      	ldr	r3, [pc, #232]	; (800d530 <xTaskResumeAll+0xf8>)
 800d448:	681b      	ldr	r3, [r3, #0]
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	d101      	bne.n	800d452 <xTaskResumeAll+0x1a>
 800d44e:	b672      	cpsid	i
 800d450:	e7fe      	b.n	800d450 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d452:	f001 f8a5 	bl	800e5a0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d456:	4b36      	ldr	r3, [pc, #216]	; (800d530 <xTaskResumeAll+0xf8>)
 800d458:	681b      	ldr	r3, [r3, #0]
 800d45a:	1e5a      	subs	r2, r3, #1
 800d45c:	4b34      	ldr	r3, [pc, #208]	; (800d530 <xTaskResumeAll+0xf8>)
 800d45e:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d460:	4b33      	ldr	r3, [pc, #204]	; (800d530 <xTaskResumeAll+0xf8>)
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	2b00      	cmp	r3, #0
 800d466:	d15b      	bne.n	800d520 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d468:	4b32      	ldr	r3, [pc, #200]	; (800d534 <xTaskResumeAll+0xfc>)
 800d46a:	681b      	ldr	r3, [r3, #0]
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	d057      	beq.n	800d520 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d470:	e02f      	b.n	800d4d2 <xTaskResumeAll+0x9a>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800d472:	4b31      	ldr	r3, [pc, #196]	; (800d538 <xTaskResumeAll+0x100>)
 800d474:	68db      	ldr	r3, [r3, #12]
 800d476:	68db      	ldr	r3, [r3, #12]
 800d478:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	3318      	adds	r3, #24
 800d47e:	0018      	movs	r0, r3
 800d480:	f7fe fde3 	bl	800c04a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	3304      	adds	r3, #4
 800d488:	0018      	movs	r0, r3
 800d48a:	f7fe fdde 	bl	800c04a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d492:	4b2a      	ldr	r3, [pc, #168]	; (800d53c <xTaskResumeAll+0x104>)
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	429a      	cmp	r2, r3
 800d498:	d903      	bls.n	800d4a2 <xTaskResumeAll+0x6a>
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d49e:	4b27      	ldr	r3, [pc, #156]	; (800d53c <xTaskResumeAll+0x104>)
 800d4a0:	601a      	str	r2, [r3, #0]
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d4a6:	0013      	movs	r3, r2
 800d4a8:	009b      	lsls	r3, r3, #2
 800d4aa:	189b      	adds	r3, r3, r2
 800d4ac:	009b      	lsls	r3, r3, #2
 800d4ae:	4a24      	ldr	r2, [pc, #144]	; (800d540 <xTaskResumeAll+0x108>)
 800d4b0:	189a      	adds	r2, r3, r2
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	3304      	adds	r3, #4
 800d4b6:	0019      	movs	r1, r3
 800d4b8:	0010      	movs	r0, r2
 800d4ba:	f7fe fd6e 	bl	800bf9a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d4be:	68fb      	ldr	r3, [r7, #12]
 800d4c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d4c2:	4b20      	ldr	r3, [pc, #128]	; (800d544 <xTaskResumeAll+0x10c>)
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d4c8:	429a      	cmp	r2, r3
 800d4ca:	d302      	bcc.n	800d4d2 <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 800d4cc:	4b1e      	ldr	r3, [pc, #120]	; (800d548 <xTaskResumeAll+0x110>)
 800d4ce:	2201      	movs	r2, #1
 800d4d0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d4d2:	4b19      	ldr	r3, [pc, #100]	; (800d538 <xTaskResumeAll+0x100>)
 800d4d4:	681b      	ldr	r3, [r3, #0]
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d1cb      	bne.n	800d472 <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d001      	beq.n	800d4e4 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d4e0:	f000 fb10 	bl	800db04 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800d4e4:	4b19      	ldr	r3, [pc, #100]	; (800d54c <xTaskResumeAll+0x114>)
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d00f      	beq.n	800d510 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d4f0:	f000 f83c 	bl	800d56c <xTaskIncrementTick>
 800d4f4:	1e03      	subs	r3, r0, #0
 800d4f6:	d002      	beq.n	800d4fe <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 800d4f8:	4b13      	ldr	r3, [pc, #76]	; (800d548 <xTaskResumeAll+0x110>)
 800d4fa:	2201      	movs	r2, #1
 800d4fc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	3b01      	subs	r3, #1
 800d502:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	2b00      	cmp	r3, #0
 800d508:	d1f2      	bne.n	800d4f0 <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
 800d50a:	4b10      	ldr	r3, [pc, #64]	; (800d54c <xTaskResumeAll+0x114>)
 800d50c:	2200      	movs	r2, #0
 800d50e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d510:	4b0d      	ldr	r3, [pc, #52]	; (800d548 <xTaskResumeAll+0x110>)
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	2b00      	cmp	r3, #0
 800d516:	d003      	beq.n	800d520 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d518:	2301      	movs	r3, #1
 800d51a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d51c:	f001 f830 	bl	800e580 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d520:	f001 f850 	bl	800e5c4 <vPortExitCritical>

	return xAlreadyYielded;
 800d524:	68bb      	ldr	r3, [r7, #8]
}
 800d526:	0018      	movs	r0, r3
 800d528:	46bd      	mov	sp, r7
 800d52a:	b004      	add	sp, #16
 800d52c:	bd80      	pop	{r7, pc}
 800d52e:	46c0      	nop			; (mov r8, r8)
 800d530:	2000101c 	.word	0x2000101c
 800d534:	20000ff4 	.word	0x20000ff4
 800d538:	20000fb4 	.word	0x20000fb4
 800d53c:	20000ffc 	.word	0x20000ffc
 800d540:	20000b24 	.word	0x20000b24
 800d544:	20000b20 	.word	0x20000b20
 800d548:	20001008 	.word	0x20001008
 800d54c:	20001004 	.word	0x20001004

0800d550 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800d550:	b580      	push	{r7, lr}
 800d552:	b082      	sub	sp, #8
 800d554:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800d556:	4b04      	ldr	r3, [pc, #16]	; (800d568 <xTaskGetTickCount+0x18>)
 800d558:	681b      	ldr	r3, [r3, #0]
 800d55a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800d55c:	687b      	ldr	r3, [r7, #4]
}
 800d55e:	0018      	movs	r0, r3
 800d560:	46bd      	mov	sp, r7
 800d562:	b002      	add	sp, #8
 800d564:	bd80      	pop	{r7, pc}
 800d566:	46c0      	nop			; (mov r8, r8)
 800d568:	20000ff8 	.word	0x20000ff8

0800d56c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d56c:	b580      	push	{r7, lr}
 800d56e:	b086      	sub	sp, #24
 800d570:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d572:	2300      	movs	r3, #0
 800d574:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d576:	4b4c      	ldr	r3, [pc, #304]	; (800d6a8 <xTaskIncrementTick+0x13c>)
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d000      	beq.n	800d580 <xTaskIncrementTick+0x14>
 800d57e:	e083      	b.n	800d688 <xTaskIncrementTick+0x11c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d580:	4b4a      	ldr	r3, [pc, #296]	; (800d6ac <xTaskIncrementTick+0x140>)
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	3301      	adds	r3, #1
 800d586:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d588:	4b48      	ldr	r3, [pc, #288]	; (800d6ac <xTaskIncrementTick+0x140>)
 800d58a:	693a      	ldr	r2, [r7, #16]
 800d58c:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d58e:	693b      	ldr	r3, [r7, #16]
 800d590:	2b00      	cmp	r3, #0
 800d592:	d117      	bne.n	800d5c4 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 800d594:	4b46      	ldr	r3, [pc, #280]	; (800d6b0 <xTaskIncrementTick+0x144>)
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	681b      	ldr	r3, [r3, #0]
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d001      	beq.n	800d5a2 <xTaskIncrementTick+0x36>
 800d59e:	b672      	cpsid	i
 800d5a0:	e7fe      	b.n	800d5a0 <xTaskIncrementTick+0x34>
 800d5a2:	4b43      	ldr	r3, [pc, #268]	; (800d6b0 <xTaskIncrementTick+0x144>)
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	60fb      	str	r3, [r7, #12]
 800d5a8:	4b42      	ldr	r3, [pc, #264]	; (800d6b4 <xTaskIncrementTick+0x148>)
 800d5aa:	681a      	ldr	r2, [r3, #0]
 800d5ac:	4b40      	ldr	r3, [pc, #256]	; (800d6b0 <xTaskIncrementTick+0x144>)
 800d5ae:	601a      	str	r2, [r3, #0]
 800d5b0:	4b40      	ldr	r3, [pc, #256]	; (800d6b4 <xTaskIncrementTick+0x148>)
 800d5b2:	68fa      	ldr	r2, [r7, #12]
 800d5b4:	601a      	str	r2, [r3, #0]
 800d5b6:	4b40      	ldr	r3, [pc, #256]	; (800d6b8 <xTaskIncrementTick+0x14c>)
 800d5b8:	681b      	ldr	r3, [r3, #0]
 800d5ba:	1c5a      	adds	r2, r3, #1
 800d5bc:	4b3e      	ldr	r3, [pc, #248]	; (800d6b8 <xTaskIncrementTick+0x14c>)
 800d5be:	601a      	str	r2, [r3, #0]
 800d5c0:	f000 faa0 	bl	800db04 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d5c4:	4b3d      	ldr	r3, [pc, #244]	; (800d6bc <xTaskIncrementTick+0x150>)
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	693a      	ldr	r2, [r7, #16]
 800d5ca:	429a      	cmp	r2, r3
 800d5cc:	d34e      	bcc.n	800d66c <xTaskIncrementTick+0x100>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d5ce:	4b38      	ldr	r3, [pc, #224]	; (800d6b0 <xTaskIncrementTick+0x144>)
 800d5d0:	681b      	ldr	r3, [r3, #0]
 800d5d2:	681b      	ldr	r3, [r3, #0]
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d101      	bne.n	800d5dc <xTaskIncrementTick+0x70>
 800d5d8:	2301      	movs	r3, #1
 800d5da:	e000      	b.n	800d5de <xTaskIncrementTick+0x72>
 800d5dc:	2300      	movs	r3, #0
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d004      	beq.n	800d5ec <xTaskIncrementTick+0x80>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d5e2:	4b36      	ldr	r3, [pc, #216]	; (800d6bc <xTaskIncrementTick+0x150>)
 800d5e4:	2201      	movs	r2, #1
 800d5e6:	4252      	negs	r2, r2
 800d5e8:	601a      	str	r2, [r3, #0]
					break;
 800d5ea:	e03f      	b.n	800d66c <xTaskIncrementTick+0x100>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800d5ec:	4b30      	ldr	r3, [pc, #192]	; (800d6b0 <xTaskIncrementTick+0x144>)
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	68db      	ldr	r3, [r3, #12]
 800d5f2:	68db      	ldr	r3, [r3, #12]
 800d5f4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d5f6:	68bb      	ldr	r3, [r7, #8]
 800d5f8:	685b      	ldr	r3, [r3, #4]
 800d5fa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d5fc:	693a      	ldr	r2, [r7, #16]
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	429a      	cmp	r2, r3
 800d602:	d203      	bcs.n	800d60c <xTaskIncrementTick+0xa0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d604:	4b2d      	ldr	r3, [pc, #180]	; (800d6bc <xTaskIncrementTick+0x150>)
 800d606:	687a      	ldr	r2, [r7, #4]
 800d608:	601a      	str	r2, [r3, #0]
						break;
 800d60a:	e02f      	b.n	800d66c <xTaskIncrementTick+0x100>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d60c:	68bb      	ldr	r3, [r7, #8]
 800d60e:	3304      	adds	r3, #4
 800d610:	0018      	movs	r0, r3
 800d612:	f7fe fd1a 	bl	800c04a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d616:	68bb      	ldr	r3, [r7, #8]
 800d618:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d004      	beq.n	800d628 <xTaskIncrementTick+0xbc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d61e:	68bb      	ldr	r3, [r7, #8]
 800d620:	3318      	adds	r3, #24
 800d622:	0018      	movs	r0, r3
 800d624:	f7fe fd11 	bl	800c04a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d628:	68bb      	ldr	r3, [r7, #8]
 800d62a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d62c:	4b24      	ldr	r3, [pc, #144]	; (800d6c0 <xTaskIncrementTick+0x154>)
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	429a      	cmp	r2, r3
 800d632:	d903      	bls.n	800d63c <xTaskIncrementTick+0xd0>
 800d634:	68bb      	ldr	r3, [r7, #8]
 800d636:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d638:	4b21      	ldr	r3, [pc, #132]	; (800d6c0 <xTaskIncrementTick+0x154>)
 800d63a:	601a      	str	r2, [r3, #0]
 800d63c:	68bb      	ldr	r3, [r7, #8]
 800d63e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d640:	0013      	movs	r3, r2
 800d642:	009b      	lsls	r3, r3, #2
 800d644:	189b      	adds	r3, r3, r2
 800d646:	009b      	lsls	r3, r3, #2
 800d648:	4a1e      	ldr	r2, [pc, #120]	; (800d6c4 <xTaskIncrementTick+0x158>)
 800d64a:	189a      	adds	r2, r3, r2
 800d64c:	68bb      	ldr	r3, [r7, #8]
 800d64e:	3304      	adds	r3, #4
 800d650:	0019      	movs	r1, r3
 800d652:	0010      	movs	r0, r2
 800d654:	f7fe fca1 	bl	800bf9a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d658:	68bb      	ldr	r3, [r7, #8]
 800d65a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d65c:	4b1a      	ldr	r3, [pc, #104]	; (800d6c8 <xTaskIncrementTick+0x15c>)
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d662:	429a      	cmp	r2, r3
 800d664:	d3b3      	bcc.n	800d5ce <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 800d666:	2301      	movs	r3, #1
 800d668:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d66a:	e7b0      	b.n	800d5ce <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d66c:	4b16      	ldr	r3, [pc, #88]	; (800d6c8 <xTaskIncrementTick+0x15c>)
 800d66e:	681b      	ldr	r3, [r3, #0]
 800d670:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d672:	4914      	ldr	r1, [pc, #80]	; (800d6c4 <xTaskIncrementTick+0x158>)
 800d674:	0013      	movs	r3, r2
 800d676:	009b      	lsls	r3, r3, #2
 800d678:	189b      	adds	r3, r3, r2
 800d67a:	009b      	lsls	r3, r3, #2
 800d67c:	585b      	ldr	r3, [r3, r1]
 800d67e:	2b01      	cmp	r3, #1
 800d680:	d907      	bls.n	800d692 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800d682:	2301      	movs	r3, #1
 800d684:	617b      	str	r3, [r7, #20]
 800d686:	e004      	b.n	800d692 <xTaskIncrementTick+0x126>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800d688:	4b10      	ldr	r3, [pc, #64]	; (800d6cc <xTaskIncrementTick+0x160>)
 800d68a:	681b      	ldr	r3, [r3, #0]
 800d68c:	1c5a      	adds	r2, r3, #1
 800d68e:	4b0f      	ldr	r3, [pc, #60]	; (800d6cc <xTaskIncrementTick+0x160>)
 800d690:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800d692:	4b0f      	ldr	r3, [pc, #60]	; (800d6d0 <xTaskIncrementTick+0x164>)
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	2b00      	cmp	r3, #0
 800d698:	d001      	beq.n	800d69e <xTaskIncrementTick+0x132>
		{
			xSwitchRequired = pdTRUE;
 800d69a:	2301      	movs	r3, #1
 800d69c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800d69e:	697b      	ldr	r3, [r7, #20]
}
 800d6a0:	0018      	movs	r0, r3
 800d6a2:	46bd      	mov	sp, r7
 800d6a4:	b006      	add	sp, #24
 800d6a6:	bd80      	pop	{r7, pc}
 800d6a8:	2000101c 	.word	0x2000101c
 800d6ac:	20000ff8 	.word	0x20000ff8
 800d6b0:	20000fac 	.word	0x20000fac
 800d6b4:	20000fb0 	.word	0x20000fb0
 800d6b8:	2000100c 	.word	0x2000100c
 800d6bc:	20001014 	.word	0x20001014
 800d6c0:	20000ffc 	.word	0x20000ffc
 800d6c4:	20000b24 	.word	0x20000b24
 800d6c8:	20000b20 	.word	0x20000b20
 800d6cc:	20001004 	.word	0x20001004
 800d6d0:	20001008 	.word	0x20001008

0800d6d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d6d4:	b580      	push	{r7, lr}
 800d6d6:	b082      	sub	sp, #8
 800d6d8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d6da:	4b25      	ldr	r3, [pc, #148]	; (800d770 <vTaskSwitchContext+0x9c>)
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	d003      	beq.n	800d6ea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d6e2:	4b24      	ldr	r3, [pc, #144]	; (800d774 <vTaskSwitchContext+0xa0>)
 800d6e4:	2201      	movs	r2, #1
 800d6e6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d6e8:	e03d      	b.n	800d766 <vTaskSwitchContext+0x92>
		xYieldPending = pdFALSE;
 800d6ea:	4b22      	ldr	r3, [pc, #136]	; (800d774 <vTaskSwitchContext+0xa0>)
 800d6ec:	2200      	movs	r2, #0
 800d6ee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800d6f0:	4b21      	ldr	r3, [pc, #132]	; (800d778 <vTaskSwitchContext+0xa4>)
 800d6f2:	681b      	ldr	r3, [r3, #0]
 800d6f4:	607b      	str	r3, [r7, #4]
 800d6f6:	e007      	b.n	800d708 <vTaskSwitchContext+0x34>
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d101      	bne.n	800d702 <vTaskSwitchContext+0x2e>
 800d6fe:	b672      	cpsid	i
 800d700:	e7fe      	b.n	800d700 <vTaskSwitchContext+0x2c>
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	3b01      	subs	r3, #1
 800d706:	607b      	str	r3, [r7, #4]
 800d708:	491c      	ldr	r1, [pc, #112]	; (800d77c <vTaskSwitchContext+0xa8>)
 800d70a:	687a      	ldr	r2, [r7, #4]
 800d70c:	0013      	movs	r3, r2
 800d70e:	009b      	lsls	r3, r3, #2
 800d710:	189b      	adds	r3, r3, r2
 800d712:	009b      	lsls	r3, r3, #2
 800d714:	585b      	ldr	r3, [r3, r1]
 800d716:	2b00      	cmp	r3, #0
 800d718:	d0ee      	beq.n	800d6f8 <vTaskSwitchContext+0x24>
 800d71a:	687a      	ldr	r2, [r7, #4]
 800d71c:	0013      	movs	r3, r2
 800d71e:	009b      	lsls	r3, r3, #2
 800d720:	189b      	adds	r3, r3, r2
 800d722:	009b      	lsls	r3, r3, #2
 800d724:	4a15      	ldr	r2, [pc, #84]	; (800d77c <vTaskSwitchContext+0xa8>)
 800d726:	189b      	adds	r3, r3, r2
 800d728:	603b      	str	r3, [r7, #0]
 800d72a:	683b      	ldr	r3, [r7, #0]
 800d72c:	685b      	ldr	r3, [r3, #4]
 800d72e:	685a      	ldr	r2, [r3, #4]
 800d730:	683b      	ldr	r3, [r7, #0]
 800d732:	605a      	str	r2, [r3, #4]
 800d734:	683b      	ldr	r3, [r7, #0]
 800d736:	685a      	ldr	r2, [r3, #4]
 800d738:	683b      	ldr	r3, [r7, #0]
 800d73a:	3308      	adds	r3, #8
 800d73c:	429a      	cmp	r2, r3
 800d73e:	d104      	bne.n	800d74a <vTaskSwitchContext+0x76>
 800d740:	683b      	ldr	r3, [r7, #0]
 800d742:	685b      	ldr	r3, [r3, #4]
 800d744:	685a      	ldr	r2, [r3, #4]
 800d746:	683b      	ldr	r3, [r7, #0]
 800d748:	605a      	str	r2, [r3, #4]
 800d74a:	683b      	ldr	r3, [r7, #0]
 800d74c:	685b      	ldr	r3, [r3, #4]
 800d74e:	68da      	ldr	r2, [r3, #12]
 800d750:	4b0b      	ldr	r3, [pc, #44]	; (800d780 <vTaskSwitchContext+0xac>)
 800d752:	601a      	str	r2, [r3, #0]
 800d754:	4b08      	ldr	r3, [pc, #32]	; (800d778 <vTaskSwitchContext+0xa4>)
 800d756:	687a      	ldr	r2, [r7, #4]
 800d758:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d75a:	4b09      	ldr	r3, [pc, #36]	; (800d780 <vTaskSwitchContext+0xac>)
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	3354      	adds	r3, #84	; 0x54
 800d760:	001a      	movs	r2, r3
 800d762:	4b08      	ldr	r3, [pc, #32]	; (800d784 <vTaskSwitchContext+0xb0>)
 800d764:	601a      	str	r2, [r3, #0]
}
 800d766:	46c0      	nop			; (mov r8, r8)
 800d768:	46bd      	mov	sp, r7
 800d76a:	b002      	add	sp, #8
 800d76c:	bd80      	pop	{r7, pc}
 800d76e:	46c0      	nop			; (mov r8, r8)
 800d770:	2000101c 	.word	0x2000101c
 800d774:	20001008 	.word	0x20001008
 800d778:	20000ffc 	.word	0x20000ffc
 800d77c:	20000b24 	.word	0x20000b24
 800d780:	20000b20 	.word	0x20000b20
 800d784:	20000074 	.word	0x20000074

0800d788 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d788:	b580      	push	{r7, lr}
 800d78a:	b082      	sub	sp, #8
 800d78c:	af00      	add	r7, sp, #0
 800d78e:	6078      	str	r0, [r7, #4]
 800d790:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	2b00      	cmp	r3, #0
 800d796:	d101      	bne.n	800d79c <vTaskPlaceOnEventList+0x14>
 800d798:	b672      	cpsid	i
 800d79a:	e7fe      	b.n	800d79a <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d79c:	4b08      	ldr	r3, [pc, #32]	; (800d7c0 <vTaskPlaceOnEventList+0x38>)
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	3318      	adds	r3, #24
 800d7a2:	001a      	movs	r2, r3
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	0011      	movs	r1, r2
 800d7a8:	0018      	movs	r0, r3
 800d7aa:	f7fe fc18 	bl	800bfde <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d7ae:	683b      	ldr	r3, [r7, #0]
 800d7b0:	2101      	movs	r1, #1
 800d7b2:	0018      	movs	r0, r3
 800d7b4:	f000 fb36 	bl	800de24 <prvAddCurrentTaskToDelayedList>
}
 800d7b8:	46c0      	nop			; (mov r8, r8)
 800d7ba:	46bd      	mov	sp, r7
 800d7bc:	b002      	add	sp, #8
 800d7be:	bd80      	pop	{r7, pc}
 800d7c0:	20000b20 	.word	0x20000b20

0800d7c4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d7c4:	b580      	push	{r7, lr}
 800d7c6:	b084      	sub	sp, #16
 800d7c8:	af00      	add	r7, sp, #0
 800d7ca:	60f8      	str	r0, [r7, #12]
 800d7cc:	60b9      	str	r1, [r7, #8]
 800d7ce:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800d7d0:	68fb      	ldr	r3, [r7, #12]
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	d101      	bne.n	800d7da <vTaskPlaceOnEventListRestricted+0x16>
 800d7d6:	b672      	cpsid	i
 800d7d8:	e7fe      	b.n	800d7d8 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d7da:	4b0c      	ldr	r3, [pc, #48]	; (800d80c <vTaskPlaceOnEventListRestricted+0x48>)
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	3318      	adds	r3, #24
 800d7e0:	001a      	movs	r2, r3
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	0011      	movs	r1, r2
 800d7e6:	0018      	movs	r0, r3
 800d7e8:	f7fe fbd7 	bl	800bf9a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	2b00      	cmp	r3, #0
 800d7f0:	d002      	beq.n	800d7f8 <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
 800d7f2:	2301      	movs	r3, #1
 800d7f4:	425b      	negs	r3, r3
 800d7f6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800d7f8:	687a      	ldr	r2, [r7, #4]
 800d7fa:	68bb      	ldr	r3, [r7, #8]
 800d7fc:	0011      	movs	r1, r2
 800d7fe:	0018      	movs	r0, r3
 800d800:	f000 fb10 	bl	800de24 <prvAddCurrentTaskToDelayedList>
	}
 800d804:	46c0      	nop			; (mov r8, r8)
 800d806:	46bd      	mov	sp, r7
 800d808:	b004      	add	sp, #16
 800d80a:	bd80      	pop	{r7, pc}
 800d80c:	20000b20 	.word	0x20000b20

0800d810 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d810:	b580      	push	{r7, lr}
 800d812:	b084      	sub	sp, #16
 800d814:	af00      	add	r7, sp, #0
 800d816:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	68db      	ldr	r3, [r3, #12]
 800d81c:	68db      	ldr	r3, [r3, #12]
 800d81e:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 800d820:	68bb      	ldr	r3, [r7, #8]
 800d822:	2b00      	cmp	r3, #0
 800d824:	d101      	bne.n	800d82a <xTaskRemoveFromEventList+0x1a>
 800d826:	b672      	cpsid	i
 800d828:	e7fe      	b.n	800d828 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d82a:	68bb      	ldr	r3, [r7, #8]
 800d82c:	3318      	adds	r3, #24
 800d82e:	0018      	movs	r0, r3
 800d830:	f7fe fc0b 	bl	800c04a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d834:	4b1e      	ldr	r3, [pc, #120]	; (800d8b0 <xTaskRemoveFromEventList+0xa0>)
 800d836:	681b      	ldr	r3, [r3, #0]
 800d838:	2b00      	cmp	r3, #0
 800d83a:	d11d      	bne.n	800d878 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d83c:	68bb      	ldr	r3, [r7, #8]
 800d83e:	3304      	adds	r3, #4
 800d840:	0018      	movs	r0, r3
 800d842:	f7fe fc02 	bl	800c04a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d846:	68bb      	ldr	r3, [r7, #8]
 800d848:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d84a:	4b1a      	ldr	r3, [pc, #104]	; (800d8b4 <xTaskRemoveFromEventList+0xa4>)
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	429a      	cmp	r2, r3
 800d850:	d903      	bls.n	800d85a <xTaskRemoveFromEventList+0x4a>
 800d852:	68bb      	ldr	r3, [r7, #8]
 800d854:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d856:	4b17      	ldr	r3, [pc, #92]	; (800d8b4 <xTaskRemoveFromEventList+0xa4>)
 800d858:	601a      	str	r2, [r3, #0]
 800d85a:	68bb      	ldr	r3, [r7, #8]
 800d85c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d85e:	0013      	movs	r3, r2
 800d860:	009b      	lsls	r3, r3, #2
 800d862:	189b      	adds	r3, r3, r2
 800d864:	009b      	lsls	r3, r3, #2
 800d866:	4a14      	ldr	r2, [pc, #80]	; (800d8b8 <xTaskRemoveFromEventList+0xa8>)
 800d868:	189a      	adds	r2, r3, r2
 800d86a:	68bb      	ldr	r3, [r7, #8]
 800d86c:	3304      	adds	r3, #4
 800d86e:	0019      	movs	r1, r3
 800d870:	0010      	movs	r0, r2
 800d872:	f7fe fb92 	bl	800bf9a <vListInsertEnd>
 800d876:	e007      	b.n	800d888 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d878:	68bb      	ldr	r3, [r7, #8]
 800d87a:	3318      	adds	r3, #24
 800d87c:	001a      	movs	r2, r3
 800d87e:	4b0f      	ldr	r3, [pc, #60]	; (800d8bc <xTaskRemoveFromEventList+0xac>)
 800d880:	0011      	movs	r1, r2
 800d882:	0018      	movs	r0, r3
 800d884:	f7fe fb89 	bl	800bf9a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d888:	68bb      	ldr	r3, [r7, #8]
 800d88a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d88c:	4b0c      	ldr	r3, [pc, #48]	; (800d8c0 <xTaskRemoveFromEventList+0xb0>)
 800d88e:	681b      	ldr	r3, [r3, #0]
 800d890:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d892:	429a      	cmp	r2, r3
 800d894:	d905      	bls.n	800d8a2 <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d896:	2301      	movs	r3, #1
 800d898:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d89a:	4b0a      	ldr	r3, [pc, #40]	; (800d8c4 <xTaskRemoveFromEventList+0xb4>)
 800d89c:	2201      	movs	r2, #1
 800d89e:	601a      	str	r2, [r3, #0]
 800d8a0:	e001      	b.n	800d8a6 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 800d8a2:	2300      	movs	r3, #0
 800d8a4:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800d8a6:	68fb      	ldr	r3, [r7, #12]
}
 800d8a8:	0018      	movs	r0, r3
 800d8aa:	46bd      	mov	sp, r7
 800d8ac:	b004      	add	sp, #16
 800d8ae:	bd80      	pop	{r7, pc}
 800d8b0:	2000101c 	.word	0x2000101c
 800d8b4:	20000ffc 	.word	0x20000ffc
 800d8b8:	20000b24 	.word	0x20000b24
 800d8bc:	20000fb4 	.word	0x20000fb4
 800d8c0:	20000b20 	.word	0x20000b20
 800d8c4:	20001008 	.word	0x20001008

0800d8c8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d8c8:	b580      	push	{r7, lr}
 800d8ca:	b082      	sub	sp, #8
 800d8cc:	af00      	add	r7, sp, #0
 800d8ce:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d8d0:	4b05      	ldr	r3, [pc, #20]	; (800d8e8 <vTaskInternalSetTimeOutState+0x20>)
 800d8d2:	681a      	ldr	r2, [r3, #0]
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d8d8:	4b04      	ldr	r3, [pc, #16]	; (800d8ec <vTaskInternalSetTimeOutState+0x24>)
 800d8da:	681a      	ldr	r2, [r3, #0]
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	605a      	str	r2, [r3, #4]
}
 800d8e0:	46c0      	nop			; (mov r8, r8)
 800d8e2:	46bd      	mov	sp, r7
 800d8e4:	b002      	add	sp, #8
 800d8e6:	bd80      	pop	{r7, pc}
 800d8e8:	2000100c 	.word	0x2000100c
 800d8ec:	20000ff8 	.word	0x20000ff8

0800d8f0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d8f0:	b580      	push	{r7, lr}
 800d8f2:	b086      	sub	sp, #24
 800d8f4:	af00      	add	r7, sp, #0
 800d8f6:	6078      	str	r0, [r7, #4]
 800d8f8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d101      	bne.n	800d904 <xTaskCheckForTimeOut+0x14>
 800d900:	b672      	cpsid	i
 800d902:	e7fe      	b.n	800d902 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 800d904:	683b      	ldr	r3, [r7, #0]
 800d906:	2b00      	cmp	r3, #0
 800d908:	d101      	bne.n	800d90e <xTaskCheckForTimeOut+0x1e>
 800d90a:	b672      	cpsid	i
 800d90c:	e7fe      	b.n	800d90c <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 800d90e:	f000 fe47 	bl	800e5a0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d912:	4b1d      	ldr	r3, [pc, #116]	; (800d988 <xTaskCheckForTimeOut+0x98>)
 800d914:	681b      	ldr	r3, [r3, #0]
 800d916:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	685b      	ldr	r3, [r3, #4]
 800d91c:	693a      	ldr	r2, [r7, #16]
 800d91e:	1ad3      	subs	r3, r2, r3
 800d920:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d922:	683b      	ldr	r3, [r7, #0]
 800d924:	681b      	ldr	r3, [r3, #0]
 800d926:	3301      	adds	r3, #1
 800d928:	d102      	bne.n	800d930 <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d92a:	2300      	movs	r3, #0
 800d92c:	617b      	str	r3, [r7, #20]
 800d92e:	e024      	b.n	800d97a <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	681a      	ldr	r2, [r3, #0]
 800d934:	4b15      	ldr	r3, [pc, #84]	; (800d98c <xTaskCheckForTimeOut+0x9c>)
 800d936:	681b      	ldr	r3, [r3, #0]
 800d938:	429a      	cmp	r2, r3
 800d93a:	d007      	beq.n	800d94c <xTaskCheckForTimeOut+0x5c>
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	685b      	ldr	r3, [r3, #4]
 800d940:	693a      	ldr	r2, [r7, #16]
 800d942:	429a      	cmp	r2, r3
 800d944:	d302      	bcc.n	800d94c <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d946:	2301      	movs	r3, #1
 800d948:	617b      	str	r3, [r7, #20]
 800d94a:	e016      	b.n	800d97a <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d94c:	683b      	ldr	r3, [r7, #0]
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	68fa      	ldr	r2, [r7, #12]
 800d952:	429a      	cmp	r2, r3
 800d954:	d20c      	bcs.n	800d970 <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d956:	683b      	ldr	r3, [r7, #0]
 800d958:	681a      	ldr	r2, [r3, #0]
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	1ad2      	subs	r2, r2, r3
 800d95e:	683b      	ldr	r3, [r7, #0]
 800d960:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	0018      	movs	r0, r3
 800d966:	f7ff ffaf 	bl	800d8c8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d96a:	2300      	movs	r3, #0
 800d96c:	617b      	str	r3, [r7, #20]
 800d96e:	e004      	b.n	800d97a <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 800d970:	683b      	ldr	r3, [r7, #0]
 800d972:	2200      	movs	r2, #0
 800d974:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d976:	2301      	movs	r3, #1
 800d978:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800d97a:	f000 fe23 	bl	800e5c4 <vPortExitCritical>

	return xReturn;
 800d97e:	697b      	ldr	r3, [r7, #20]
}
 800d980:	0018      	movs	r0, r3
 800d982:	46bd      	mov	sp, r7
 800d984:	b006      	add	sp, #24
 800d986:	bd80      	pop	{r7, pc}
 800d988:	20000ff8 	.word	0x20000ff8
 800d98c:	2000100c 	.word	0x2000100c

0800d990 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d990:	b580      	push	{r7, lr}
 800d992:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d994:	4b02      	ldr	r3, [pc, #8]	; (800d9a0 <vTaskMissedYield+0x10>)
 800d996:	2201      	movs	r2, #1
 800d998:	601a      	str	r2, [r3, #0]
}
 800d99a:	46c0      	nop			; (mov r8, r8)
 800d99c:	46bd      	mov	sp, r7
 800d99e:	bd80      	pop	{r7, pc}
 800d9a0:	20001008 	.word	0x20001008

0800d9a4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d9a4:	b580      	push	{r7, lr}
 800d9a6:	b082      	sub	sp, #8
 800d9a8:	af00      	add	r7, sp, #0
 800d9aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d9ac:	f000 f84e 	bl	800da4c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d9b0:	4b03      	ldr	r3, [pc, #12]	; (800d9c0 <prvIdleTask+0x1c>)
 800d9b2:	681b      	ldr	r3, [r3, #0]
 800d9b4:	2b01      	cmp	r3, #1
 800d9b6:	d9f9      	bls.n	800d9ac <prvIdleTask+0x8>
			{
				taskYIELD();
 800d9b8:	f000 fde2 	bl	800e580 <vPortYield>
		prvCheckTasksWaitingTermination();
 800d9bc:	e7f6      	b.n	800d9ac <prvIdleTask+0x8>
 800d9be:	46c0      	nop			; (mov r8, r8)
 800d9c0:	20000b24 	.word	0x20000b24

0800d9c4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d9c4:	b580      	push	{r7, lr}
 800d9c6:	b082      	sub	sp, #8
 800d9c8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d9ca:	2300      	movs	r3, #0
 800d9cc:	607b      	str	r3, [r7, #4]
 800d9ce:	e00c      	b.n	800d9ea <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d9d0:	687a      	ldr	r2, [r7, #4]
 800d9d2:	0013      	movs	r3, r2
 800d9d4:	009b      	lsls	r3, r3, #2
 800d9d6:	189b      	adds	r3, r3, r2
 800d9d8:	009b      	lsls	r3, r3, #2
 800d9da:	4a14      	ldr	r2, [pc, #80]	; (800da2c <prvInitialiseTaskLists+0x68>)
 800d9dc:	189b      	adds	r3, r3, r2
 800d9de:	0018      	movs	r0, r3
 800d9e0:	f7fe fab2 	bl	800bf48 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	3301      	adds	r3, #1
 800d9e8:	607b      	str	r3, [r7, #4]
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	2b37      	cmp	r3, #55	; 0x37
 800d9ee:	d9ef      	bls.n	800d9d0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d9f0:	4b0f      	ldr	r3, [pc, #60]	; (800da30 <prvInitialiseTaskLists+0x6c>)
 800d9f2:	0018      	movs	r0, r3
 800d9f4:	f7fe faa8 	bl	800bf48 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d9f8:	4b0e      	ldr	r3, [pc, #56]	; (800da34 <prvInitialiseTaskLists+0x70>)
 800d9fa:	0018      	movs	r0, r3
 800d9fc:	f7fe faa4 	bl	800bf48 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800da00:	4b0d      	ldr	r3, [pc, #52]	; (800da38 <prvInitialiseTaskLists+0x74>)
 800da02:	0018      	movs	r0, r3
 800da04:	f7fe faa0 	bl	800bf48 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800da08:	4b0c      	ldr	r3, [pc, #48]	; (800da3c <prvInitialiseTaskLists+0x78>)
 800da0a:	0018      	movs	r0, r3
 800da0c:	f7fe fa9c 	bl	800bf48 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800da10:	4b0b      	ldr	r3, [pc, #44]	; (800da40 <prvInitialiseTaskLists+0x7c>)
 800da12:	0018      	movs	r0, r3
 800da14:	f7fe fa98 	bl	800bf48 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800da18:	4b0a      	ldr	r3, [pc, #40]	; (800da44 <prvInitialiseTaskLists+0x80>)
 800da1a:	4a05      	ldr	r2, [pc, #20]	; (800da30 <prvInitialiseTaskLists+0x6c>)
 800da1c:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800da1e:	4b0a      	ldr	r3, [pc, #40]	; (800da48 <prvInitialiseTaskLists+0x84>)
 800da20:	4a04      	ldr	r2, [pc, #16]	; (800da34 <prvInitialiseTaskLists+0x70>)
 800da22:	601a      	str	r2, [r3, #0]
}
 800da24:	46c0      	nop			; (mov r8, r8)
 800da26:	46bd      	mov	sp, r7
 800da28:	b002      	add	sp, #8
 800da2a:	bd80      	pop	{r7, pc}
 800da2c:	20000b24 	.word	0x20000b24
 800da30:	20000f84 	.word	0x20000f84
 800da34:	20000f98 	.word	0x20000f98
 800da38:	20000fb4 	.word	0x20000fb4
 800da3c:	20000fc8 	.word	0x20000fc8
 800da40:	20000fe0 	.word	0x20000fe0
 800da44:	20000fac 	.word	0x20000fac
 800da48:	20000fb0 	.word	0x20000fb0

0800da4c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800da4c:	b580      	push	{r7, lr}
 800da4e:	b082      	sub	sp, #8
 800da50:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800da52:	e01a      	b.n	800da8a <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 800da54:	f000 fda4 	bl	800e5a0 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800da58:	4b10      	ldr	r3, [pc, #64]	; (800da9c <prvCheckTasksWaitingTermination+0x50>)
 800da5a:	68db      	ldr	r3, [r3, #12]
 800da5c:	68db      	ldr	r3, [r3, #12]
 800da5e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	3304      	adds	r3, #4
 800da64:	0018      	movs	r0, r3
 800da66:	f7fe faf0 	bl	800c04a <uxListRemove>
				--uxCurrentNumberOfTasks;
 800da6a:	4b0d      	ldr	r3, [pc, #52]	; (800daa0 <prvCheckTasksWaitingTermination+0x54>)
 800da6c:	681b      	ldr	r3, [r3, #0]
 800da6e:	1e5a      	subs	r2, r3, #1
 800da70:	4b0b      	ldr	r3, [pc, #44]	; (800daa0 <prvCheckTasksWaitingTermination+0x54>)
 800da72:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 800da74:	4b0b      	ldr	r3, [pc, #44]	; (800daa4 <prvCheckTasksWaitingTermination+0x58>)
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	1e5a      	subs	r2, r3, #1
 800da7a:	4b0a      	ldr	r3, [pc, #40]	; (800daa4 <prvCheckTasksWaitingTermination+0x58>)
 800da7c:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 800da7e:	f000 fda1 	bl	800e5c4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	0018      	movs	r0, r3
 800da86:	f000 f80f 	bl	800daa8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800da8a:	4b06      	ldr	r3, [pc, #24]	; (800daa4 <prvCheckTasksWaitingTermination+0x58>)
 800da8c:	681b      	ldr	r3, [r3, #0]
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d1e0      	bne.n	800da54 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800da92:	46c0      	nop			; (mov r8, r8)
 800da94:	46c0      	nop			; (mov r8, r8)
 800da96:	46bd      	mov	sp, r7
 800da98:	b002      	add	sp, #8
 800da9a:	bd80      	pop	{r7, pc}
 800da9c:	20000fc8 	.word	0x20000fc8
 800daa0:	20000ff4 	.word	0x20000ff4
 800daa4:	20000fdc 	.word	0x20000fdc

0800daa8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800daa8:	b580      	push	{r7, lr}
 800daaa:	b082      	sub	sp, #8
 800daac:	af00      	add	r7, sp, #0
 800daae:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	3354      	adds	r3, #84	; 0x54
 800dab4:	0018      	movs	r0, r3
 800dab6:	f001 fe05 	bl	800f6c4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	22b9      	movs	r2, #185	; 0xb9
 800dabe:	5c9b      	ldrb	r3, [r3, r2]
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d109      	bne.n	800dad8 <prvDeleteTCB+0x30>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dac8:	0018      	movs	r0, r3
 800daca:	f000 fea7 	bl	800e81c <vPortFree>
				vPortFree( pxTCB );
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	0018      	movs	r0, r3
 800dad2:	f000 fea3 	bl	800e81c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800dad6:	e010      	b.n	800dafa <prvDeleteTCB+0x52>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	22b9      	movs	r2, #185	; 0xb9
 800dadc:	5c9b      	ldrb	r3, [r3, r2]
 800dade:	2b01      	cmp	r3, #1
 800dae0:	d104      	bne.n	800daec <prvDeleteTCB+0x44>
				vPortFree( pxTCB );
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	0018      	movs	r0, r3
 800dae6:	f000 fe99 	bl	800e81c <vPortFree>
	}
 800daea:	e006      	b.n	800dafa <prvDeleteTCB+0x52>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	22b9      	movs	r2, #185	; 0xb9
 800daf0:	5c9b      	ldrb	r3, [r3, r2]
 800daf2:	2b02      	cmp	r3, #2
 800daf4:	d001      	beq.n	800dafa <prvDeleteTCB+0x52>
 800daf6:	b672      	cpsid	i
 800daf8:	e7fe      	b.n	800daf8 <prvDeleteTCB+0x50>
	}
 800dafa:	46c0      	nop			; (mov r8, r8)
 800dafc:	46bd      	mov	sp, r7
 800dafe:	b002      	add	sp, #8
 800db00:	bd80      	pop	{r7, pc}
	...

0800db04 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800db04:	b580      	push	{r7, lr}
 800db06:	b082      	sub	sp, #8
 800db08:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800db0a:	4b0e      	ldr	r3, [pc, #56]	; (800db44 <prvResetNextTaskUnblockTime+0x40>)
 800db0c:	681b      	ldr	r3, [r3, #0]
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	2b00      	cmp	r3, #0
 800db12:	d101      	bne.n	800db18 <prvResetNextTaskUnblockTime+0x14>
 800db14:	2301      	movs	r3, #1
 800db16:	e000      	b.n	800db1a <prvResetNextTaskUnblockTime+0x16>
 800db18:	2300      	movs	r3, #0
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d004      	beq.n	800db28 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800db1e:	4b0a      	ldr	r3, [pc, #40]	; (800db48 <prvResetNextTaskUnblockTime+0x44>)
 800db20:	2201      	movs	r2, #1
 800db22:	4252      	negs	r2, r2
 800db24:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800db26:	e008      	b.n	800db3a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800db28:	4b06      	ldr	r3, [pc, #24]	; (800db44 <prvResetNextTaskUnblockTime+0x40>)
 800db2a:	681b      	ldr	r3, [r3, #0]
 800db2c:	68db      	ldr	r3, [r3, #12]
 800db2e:	68db      	ldr	r3, [r3, #12]
 800db30:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	685a      	ldr	r2, [r3, #4]
 800db36:	4b04      	ldr	r3, [pc, #16]	; (800db48 <prvResetNextTaskUnblockTime+0x44>)
 800db38:	601a      	str	r2, [r3, #0]
}
 800db3a:	46c0      	nop			; (mov r8, r8)
 800db3c:	46bd      	mov	sp, r7
 800db3e:	b002      	add	sp, #8
 800db40:	bd80      	pop	{r7, pc}
 800db42:	46c0      	nop			; (mov r8, r8)
 800db44:	20000fac 	.word	0x20000fac
 800db48:	20001014 	.word	0x20001014

0800db4c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800db4c:	b580      	push	{r7, lr}
 800db4e:	b082      	sub	sp, #8
 800db50:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800db52:	4b0a      	ldr	r3, [pc, #40]	; (800db7c <xTaskGetSchedulerState+0x30>)
 800db54:	681b      	ldr	r3, [r3, #0]
 800db56:	2b00      	cmp	r3, #0
 800db58:	d102      	bne.n	800db60 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800db5a:	2301      	movs	r3, #1
 800db5c:	607b      	str	r3, [r7, #4]
 800db5e:	e008      	b.n	800db72 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800db60:	4b07      	ldr	r3, [pc, #28]	; (800db80 <xTaskGetSchedulerState+0x34>)
 800db62:	681b      	ldr	r3, [r3, #0]
 800db64:	2b00      	cmp	r3, #0
 800db66:	d102      	bne.n	800db6e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800db68:	2302      	movs	r3, #2
 800db6a:	607b      	str	r3, [r7, #4]
 800db6c:	e001      	b.n	800db72 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800db6e:	2300      	movs	r3, #0
 800db70:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800db72:	687b      	ldr	r3, [r7, #4]
	}
 800db74:	0018      	movs	r0, r3
 800db76:	46bd      	mov	sp, r7
 800db78:	b002      	add	sp, #8
 800db7a:	bd80      	pop	{r7, pc}
 800db7c:	20001000 	.word	0x20001000
 800db80:	2000101c 	.word	0x2000101c

0800db84 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800db84:	b580      	push	{r7, lr}
 800db86:	b084      	sub	sp, #16
 800db88:	af00      	add	r7, sp, #0
 800db8a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800db90:	2300      	movs	r3, #0
 800db92:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	2b00      	cmp	r3, #0
 800db98:	d056      	beq.n	800dc48 <xTaskPriorityInherit+0xc4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800db9a:	68bb      	ldr	r3, [r7, #8]
 800db9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800db9e:	4b2d      	ldr	r3, [pc, #180]	; (800dc54 <xTaskPriorityInherit+0xd0>)
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dba4:	429a      	cmp	r2, r3
 800dba6:	d246      	bcs.n	800dc36 <xTaskPriorityInherit+0xb2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800dba8:	68bb      	ldr	r3, [r7, #8]
 800dbaa:	699b      	ldr	r3, [r3, #24]
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	db06      	blt.n	800dbbe <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dbb0:	4b28      	ldr	r3, [pc, #160]	; (800dc54 <xTaskPriorityInherit+0xd0>)
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dbb6:	2238      	movs	r2, #56	; 0x38
 800dbb8:	1ad2      	subs	r2, r2, r3
 800dbba:	68bb      	ldr	r3, [r7, #8]
 800dbbc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800dbbe:	68bb      	ldr	r3, [r7, #8]
 800dbc0:	6959      	ldr	r1, [r3, #20]
 800dbc2:	68bb      	ldr	r3, [r7, #8]
 800dbc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dbc6:	0013      	movs	r3, r2
 800dbc8:	009b      	lsls	r3, r3, #2
 800dbca:	189b      	adds	r3, r3, r2
 800dbcc:	009b      	lsls	r3, r3, #2
 800dbce:	4a22      	ldr	r2, [pc, #136]	; (800dc58 <xTaskPriorityInherit+0xd4>)
 800dbd0:	189b      	adds	r3, r3, r2
 800dbd2:	4299      	cmp	r1, r3
 800dbd4:	d101      	bne.n	800dbda <xTaskPriorityInherit+0x56>
 800dbd6:	2301      	movs	r3, #1
 800dbd8:	e000      	b.n	800dbdc <xTaskPriorityInherit+0x58>
 800dbda:	2300      	movs	r3, #0
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d022      	beq.n	800dc26 <xTaskPriorityInherit+0xa2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dbe0:	68bb      	ldr	r3, [r7, #8]
 800dbe2:	3304      	adds	r3, #4
 800dbe4:	0018      	movs	r0, r3
 800dbe6:	f7fe fa30 	bl	800c04a <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800dbea:	4b1a      	ldr	r3, [pc, #104]	; (800dc54 <xTaskPriorityInherit+0xd0>)
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dbf0:	68bb      	ldr	r3, [r7, #8]
 800dbf2:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800dbf4:	68bb      	ldr	r3, [r7, #8]
 800dbf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dbf8:	4b18      	ldr	r3, [pc, #96]	; (800dc5c <xTaskPriorityInherit+0xd8>)
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	429a      	cmp	r2, r3
 800dbfe:	d903      	bls.n	800dc08 <xTaskPriorityInherit+0x84>
 800dc00:	68bb      	ldr	r3, [r7, #8]
 800dc02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc04:	4b15      	ldr	r3, [pc, #84]	; (800dc5c <xTaskPriorityInherit+0xd8>)
 800dc06:	601a      	str	r2, [r3, #0]
 800dc08:	68bb      	ldr	r3, [r7, #8]
 800dc0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc0c:	0013      	movs	r3, r2
 800dc0e:	009b      	lsls	r3, r3, #2
 800dc10:	189b      	adds	r3, r3, r2
 800dc12:	009b      	lsls	r3, r3, #2
 800dc14:	4a10      	ldr	r2, [pc, #64]	; (800dc58 <xTaskPriorityInherit+0xd4>)
 800dc16:	189a      	adds	r2, r3, r2
 800dc18:	68bb      	ldr	r3, [r7, #8]
 800dc1a:	3304      	adds	r3, #4
 800dc1c:	0019      	movs	r1, r3
 800dc1e:	0010      	movs	r0, r2
 800dc20:	f7fe f9bb 	bl	800bf9a <vListInsertEnd>
 800dc24:	e004      	b.n	800dc30 <xTaskPriorityInherit+0xac>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800dc26:	4b0b      	ldr	r3, [pc, #44]	; (800dc54 <xTaskPriorityInherit+0xd0>)
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc2c:	68bb      	ldr	r3, [r7, #8]
 800dc2e:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800dc30:	2301      	movs	r3, #1
 800dc32:	60fb      	str	r3, [r7, #12]
 800dc34:	e008      	b.n	800dc48 <xTaskPriorityInherit+0xc4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800dc36:	68bb      	ldr	r3, [r7, #8]
 800dc38:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800dc3a:	4b06      	ldr	r3, [pc, #24]	; (800dc54 <xTaskPriorityInherit+0xd0>)
 800dc3c:	681b      	ldr	r3, [r3, #0]
 800dc3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dc40:	429a      	cmp	r2, r3
 800dc42:	d201      	bcs.n	800dc48 <xTaskPriorityInherit+0xc4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800dc44:	2301      	movs	r3, #1
 800dc46:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800dc48:	68fb      	ldr	r3, [r7, #12]
	}
 800dc4a:	0018      	movs	r0, r3
 800dc4c:	46bd      	mov	sp, r7
 800dc4e:	b004      	add	sp, #16
 800dc50:	bd80      	pop	{r7, pc}
 800dc52:	46c0      	nop			; (mov r8, r8)
 800dc54:	20000b20 	.word	0x20000b20
 800dc58:	20000b24 	.word	0x20000b24
 800dc5c:	20000ffc 	.word	0x20000ffc

0800dc60 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800dc60:	b580      	push	{r7, lr}
 800dc62:	b084      	sub	sp, #16
 800dc64:	af00      	add	r7, sp, #0
 800dc66:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800dc6c:	2300      	movs	r3, #0
 800dc6e:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d044      	beq.n	800dd00 <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800dc76:	4b25      	ldr	r3, [pc, #148]	; (800dd0c <xTaskPriorityDisinherit+0xac>)
 800dc78:	681b      	ldr	r3, [r3, #0]
 800dc7a:	68ba      	ldr	r2, [r7, #8]
 800dc7c:	429a      	cmp	r2, r3
 800dc7e:	d001      	beq.n	800dc84 <xTaskPriorityDisinherit+0x24>
 800dc80:	b672      	cpsid	i
 800dc82:	e7fe      	b.n	800dc82 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 800dc84:	68bb      	ldr	r3, [r7, #8]
 800dc86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d101      	bne.n	800dc90 <xTaskPriorityDisinherit+0x30>
 800dc8c:	b672      	cpsid	i
 800dc8e:	e7fe      	b.n	800dc8e <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 800dc90:	68bb      	ldr	r3, [r7, #8]
 800dc92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dc94:	1e5a      	subs	r2, r3, #1
 800dc96:	68bb      	ldr	r3, [r7, #8]
 800dc98:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800dc9a:	68bb      	ldr	r3, [r7, #8]
 800dc9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc9e:	68bb      	ldr	r3, [r7, #8]
 800dca0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dca2:	429a      	cmp	r2, r3
 800dca4:	d02c      	beq.n	800dd00 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800dca6:	68bb      	ldr	r3, [r7, #8]
 800dca8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dcaa:	2b00      	cmp	r3, #0
 800dcac:	d128      	bne.n	800dd00 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dcae:	68bb      	ldr	r3, [r7, #8]
 800dcb0:	3304      	adds	r3, #4
 800dcb2:	0018      	movs	r0, r3
 800dcb4:	f7fe f9c9 	bl	800c04a <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800dcb8:	68bb      	ldr	r3, [r7, #8]
 800dcba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800dcbc:	68bb      	ldr	r3, [r7, #8]
 800dcbe:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dcc0:	68bb      	ldr	r3, [r7, #8]
 800dcc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dcc4:	2238      	movs	r2, #56	; 0x38
 800dcc6:	1ad2      	subs	r2, r2, r3
 800dcc8:	68bb      	ldr	r3, [r7, #8]
 800dcca:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800dccc:	68bb      	ldr	r3, [r7, #8]
 800dcce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dcd0:	4b0f      	ldr	r3, [pc, #60]	; (800dd10 <xTaskPriorityDisinherit+0xb0>)
 800dcd2:	681b      	ldr	r3, [r3, #0]
 800dcd4:	429a      	cmp	r2, r3
 800dcd6:	d903      	bls.n	800dce0 <xTaskPriorityDisinherit+0x80>
 800dcd8:	68bb      	ldr	r3, [r7, #8]
 800dcda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dcdc:	4b0c      	ldr	r3, [pc, #48]	; (800dd10 <xTaskPriorityDisinherit+0xb0>)
 800dcde:	601a      	str	r2, [r3, #0]
 800dce0:	68bb      	ldr	r3, [r7, #8]
 800dce2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dce4:	0013      	movs	r3, r2
 800dce6:	009b      	lsls	r3, r3, #2
 800dce8:	189b      	adds	r3, r3, r2
 800dcea:	009b      	lsls	r3, r3, #2
 800dcec:	4a09      	ldr	r2, [pc, #36]	; (800dd14 <xTaskPriorityDisinherit+0xb4>)
 800dcee:	189a      	adds	r2, r3, r2
 800dcf0:	68bb      	ldr	r3, [r7, #8]
 800dcf2:	3304      	adds	r3, #4
 800dcf4:	0019      	movs	r1, r3
 800dcf6:	0010      	movs	r0, r2
 800dcf8:	f7fe f94f 	bl	800bf9a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800dcfc:	2301      	movs	r3, #1
 800dcfe:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800dd00:	68fb      	ldr	r3, [r7, #12]
	}
 800dd02:	0018      	movs	r0, r3
 800dd04:	46bd      	mov	sp, r7
 800dd06:	b004      	add	sp, #16
 800dd08:	bd80      	pop	{r7, pc}
 800dd0a:	46c0      	nop			; (mov r8, r8)
 800dd0c:	20000b20 	.word	0x20000b20
 800dd10:	20000ffc 	.word	0x20000ffc
 800dd14:	20000b24 	.word	0x20000b24

0800dd18 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800dd18:	b580      	push	{r7, lr}
 800dd1a:	b086      	sub	sp, #24
 800dd1c:	af00      	add	r7, sp, #0
 800dd1e:	6078      	str	r0, [r7, #4]
 800dd20:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	613b      	str	r3, [r7, #16]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800dd26:	2301      	movs	r3, #1
 800dd28:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	d05d      	beq.n	800ddec <vTaskPriorityDisinheritAfterTimeout+0xd4>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800dd30:	693b      	ldr	r3, [r7, #16]
 800dd32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d101      	bne.n	800dd3c <vTaskPriorityDisinheritAfterTimeout+0x24>
 800dd38:	b672      	cpsid	i
 800dd3a:	e7fe      	b.n	800dd3a <vTaskPriorityDisinheritAfterTimeout+0x22>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800dd3c:	693b      	ldr	r3, [r7, #16]
 800dd3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dd40:	683a      	ldr	r2, [r7, #0]
 800dd42:	429a      	cmp	r2, r3
 800dd44:	d902      	bls.n	800dd4c <vTaskPriorityDisinheritAfterTimeout+0x34>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800dd46:	683b      	ldr	r3, [r7, #0]
 800dd48:	617b      	str	r3, [r7, #20]
 800dd4a:	e002      	b.n	800dd52 <vTaskPriorityDisinheritAfterTimeout+0x3a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800dd4c:	693b      	ldr	r3, [r7, #16]
 800dd4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dd50:	617b      	str	r3, [r7, #20]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800dd52:	693b      	ldr	r3, [r7, #16]
 800dd54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd56:	697a      	ldr	r2, [r7, #20]
 800dd58:	429a      	cmp	r2, r3
 800dd5a:	d047      	beq.n	800ddec <vTaskPriorityDisinheritAfterTimeout+0xd4>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800dd5c:	693b      	ldr	r3, [r7, #16]
 800dd5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dd60:	68fa      	ldr	r2, [r7, #12]
 800dd62:	429a      	cmp	r2, r3
 800dd64:	d142      	bne.n	800ddec <vTaskPriorityDisinheritAfterTimeout+0xd4>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800dd66:	4b23      	ldr	r3, [pc, #140]	; (800ddf4 <vTaskPriorityDisinheritAfterTimeout+0xdc>)
 800dd68:	681b      	ldr	r3, [r3, #0]
 800dd6a:	693a      	ldr	r2, [r7, #16]
 800dd6c:	429a      	cmp	r2, r3
 800dd6e:	d101      	bne.n	800dd74 <vTaskPriorityDisinheritAfterTimeout+0x5c>
 800dd70:	b672      	cpsid	i
 800dd72:	e7fe      	b.n	800dd72 <vTaskPriorityDisinheritAfterTimeout+0x5a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800dd74:	693b      	ldr	r3, [r7, #16]
 800dd76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd78:	60bb      	str	r3, [r7, #8]
					pxTCB->uxPriority = uxPriorityToUse;
 800dd7a:	693b      	ldr	r3, [r7, #16]
 800dd7c:	697a      	ldr	r2, [r7, #20]
 800dd7e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800dd80:	693b      	ldr	r3, [r7, #16]
 800dd82:	699b      	ldr	r3, [r3, #24]
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	db04      	blt.n	800dd92 <vTaskPriorityDisinheritAfterTimeout+0x7a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dd88:	697b      	ldr	r3, [r7, #20]
 800dd8a:	2238      	movs	r2, #56	; 0x38
 800dd8c:	1ad2      	subs	r2, r2, r3
 800dd8e:	693b      	ldr	r3, [r7, #16]
 800dd90:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800dd92:	693b      	ldr	r3, [r7, #16]
 800dd94:	6959      	ldr	r1, [r3, #20]
 800dd96:	68ba      	ldr	r2, [r7, #8]
 800dd98:	0013      	movs	r3, r2
 800dd9a:	009b      	lsls	r3, r3, #2
 800dd9c:	189b      	adds	r3, r3, r2
 800dd9e:	009b      	lsls	r3, r3, #2
 800dda0:	4a15      	ldr	r2, [pc, #84]	; (800ddf8 <vTaskPriorityDisinheritAfterTimeout+0xe0>)
 800dda2:	189b      	adds	r3, r3, r2
 800dda4:	4299      	cmp	r1, r3
 800dda6:	d101      	bne.n	800ddac <vTaskPriorityDisinheritAfterTimeout+0x94>
 800dda8:	2301      	movs	r3, #1
 800ddaa:	e000      	b.n	800ddae <vTaskPriorityDisinheritAfterTimeout+0x96>
 800ddac:	2300      	movs	r3, #0
 800ddae:	2b00      	cmp	r3, #0
 800ddb0:	d01c      	beq.n	800ddec <vTaskPriorityDisinheritAfterTimeout+0xd4>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ddb2:	693b      	ldr	r3, [r7, #16]
 800ddb4:	3304      	adds	r3, #4
 800ddb6:	0018      	movs	r0, r3
 800ddb8:	f7fe f947 	bl	800c04a <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800ddbc:	693b      	ldr	r3, [r7, #16]
 800ddbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ddc0:	4b0e      	ldr	r3, [pc, #56]	; (800ddfc <vTaskPriorityDisinheritAfterTimeout+0xe4>)
 800ddc2:	681b      	ldr	r3, [r3, #0]
 800ddc4:	429a      	cmp	r2, r3
 800ddc6:	d903      	bls.n	800ddd0 <vTaskPriorityDisinheritAfterTimeout+0xb8>
 800ddc8:	693b      	ldr	r3, [r7, #16]
 800ddca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ddcc:	4b0b      	ldr	r3, [pc, #44]	; (800ddfc <vTaskPriorityDisinheritAfterTimeout+0xe4>)
 800ddce:	601a      	str	r2, [r3, #0]
 800ddd0:	693b      	ldr	r3, [r7, #16]
 800ddd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ddd4:	0013      	movs	r3, r2
 800ddd6:	009b      	lsls	r3, r3, #2
 800ddd8:	189b      	adds	r3, r3, r2
 800ddda:	009b      	lsls	r3, r3, #2
 800dddc:	4a06      	ldr	r2, [pc, #24]	; (800ddf8 <vTaskPriorityDisinheritAfterTimeout+0xe0>)
 800ddde:	189a      	adds	r2, r3, r2
 800dde0:	693b      	ldr	r3, [r7, #16]
 800dde2:	3304      	adds	r3, #4
 800dde4:	0019      	movs	r1, r3
 800dde6:	0010      	movs	r0, r2
 800dde8:	f7fe f8d7 	bl	800bf9a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ddec:	46c0      	nop			; (mov r8, r8)
 800ddee:	46bd      	mov	sp, r7
 800ddf0:	b006      	add	sp, #24
 800ddf2:	bd80      	pop	{r7, pc}
 800ddf4:	20000b20 	.word	0x20000b20
 800ddf8:	20000b24 	.word	0x20000b24
 800ddfc:	20000ffc 	.word	0x20000ffc

0800de00 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800de00:	b580      	push	{r7, lr}
 800de02:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800de04:	4b06      	ldr	r3, [pc, #24]	; (800de20 <pvTaskIncrementMutexHeldCount+0x20>)
 800de06:	681b      	ldr	r3, [r3, #0]
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d004      	beq.n	800de16 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800de0c:	4b04      	ldr	r3, [pc, #16]	; (800de20 <pvTaskIncrementMutexHeldCount+0x20>)
 800de0e:	681b      	ldr	r3, [r3, #0]
 800de10:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800de12:	3201      	adds	r2, #1
 800de14:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800de16:	4b02      	ldr	r3, [pc, #8]	; (800de20 <pvTaskIncrementMutexHeldCount+0x20>)
 800de18:	681b      	ldr	r3, [r3, #0]
	}
 800de1a:	0018      	movs	r0, r3
 800de1c:	46bd      	mov	sp, r7
 800de1e:	bd80      	pop	{r7, pc}
 800de20:	20000b20 	.word	0x20000b20

0800de24 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800de24:	b580      	push	{r7, lr}
 800de26:	b084      	sub	sp, #16
 800de28:	af00      	add	r7, sp, #0
 800de2a:	6078      	str	r0, [r7, #4]
 800de2c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800de2e:	4b21      	ldr	r3, [pc, #132]	; (800deb4 <prvAddCurrentTaskToDelayedList+0x90>)
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800de34:	4b20      	ldr	r3, [pc, #128]	; (800deb8 <prvAddCurrentTaskToDelayedList+0x94>)
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	3304      	adds	r3, #4
 800de3a:	0018      	movs	r0, r3
 800de3c:	f7fe f905 	bl	800c04a <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	3301      	adds	r3, #1
 800de44:	d10b      	bne.n	800de5e <prvAddCurrentTaskToDelayedList+0x3a>
 800de46:	683b      	ldr	r3, [r7, #0]
 800de48:	2b00      	cmp	r3, #0
 800de4a:	d008      	beq.n	800de5e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800de4c:	4b1a      	ldr	r3, [pc, #104]	; (800deb8 <prvAddCurrentTaskToDelayedList+0x94>)
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	1d1a      	adds	r2, r3, #4
 800de52:	4b1a      	ldr	r3, [pc, #104]	; (800debc <prvAddCurrentTaskToDelayedList+0x98>)
 800de54:	0011      	movs	r1, r2
 800de56:	0018      	movs	r0, r3
 800de58:	f7fe f89f 	bl	800bf9a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800de5c:	e026      	b.n	800deac <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800de5e:	68fa      	ldr	r2, [r7, #12]
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	18d3      	adds	r3, r2, r3
 800de64:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800de66:	4b14      	ldr	r3, [pc, #80]	; (800deb8 <prvAddCurrentTaskToDelayedList+0x94>)
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	68ba      	ldr	r2, [r7, #8]
 800de6c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800de6e:	68ba      	ldr	r2, [r7, #8]
 800de70:	68fb      	ldr	r3, [r7, #12]
 800de72:	429a      	cmp	r2, r3
 800de74:	d209      	bcs.n	800de8a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800de76:	4b12      	ldr	r3, [pc, #72]	; (800dec0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800de78:	681a      	ldr	r2, [r3, #0]
 800de7a:	4b0f      	ldr	r3, [pc, #60]	; (800deb8 <prvAddCurrentTaskToDelayedList+0x94>)
 800de7c:	681b      	ldr	r3, [r3, #0]
 800de7e:	3304      	adds	r3, #4
 800de80:	0019      	movs	r1, r3
 800de82:	0010      	movs	r0, r2
 800de84:	f7fe f8ab 	bl	800bfde <vListInsert>
}
 800de88:	e010      	b.n	800deac <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800de8a:	4b0e      	ldr	r3, [pc, #56]	; (800dec4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800de8c:	681a      	ldr	r2, [r3, #0]
 800de8e:	4b0a      	ldr	r3, [pc, #40]	; (800deb8 <prvAddCurrentTaskToDelayedList+0x94>)
 800de90:	681b      	ldr	r3, [r3, #0]
 800de92:	3304      	adds	r3, #4
 800de94:	0019      	movs	r1, r3
 800de96:	0010      	movs	r0, r2
 800de98:	f7fe f8a1 	bl	800bfde <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800de9c:	4b0a      	ldr	r3, [pc, #40]	; (800dec8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	68ba      	ldr	r2, [r7, #8]
 800dea2:	429a      	cmp	r2, r3
 800dea4:	d202      	bcs.n	800deac <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800dea6:	4b08      	ldr	r3, [pc, #32]	; (800dec8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800dea8:	68ba      	ldr	r2, [r7, #8]
 800deaa:	601a      	str	r2, [r3, #0]
}
 800deac:	46c0      	nop			; (mov r8, r8)
 800deae:	46bd      	mov	sp, r7
 800deb0:	b004      	add	sp, #16
 800deb2:	bd80      	pop	{r7, pc}
 800deb4:	20000ff8 	.word	0x20000ff8
 800deb8:	20000b20 	.word	0x20000b20
 800debc:	20000fe0 	.word	0x20000fe0
 800dec0:	20000fb0 	.word	0x20000fb0
 800dec4:	20000fac 	.word	0x20000fac
 800dec8:	20001014 	.word	0x20001014

0800decc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800decc:	b590      	push	{r4, r7, lr}
 800dece:	b089      	sub	sp, #36	; 0x24
 800ded0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ded2:	2300      	movs	r3, #0
 800ded4:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ded6:	f000 fa87 	bl	800e3e8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800deda:	4b17      	ldr	r3, [pc, #92]	; (800df38 <xTimerCreateTimerTask+0x6c>)
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d020      	beq.n	800df24 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800dee2:	2300      	movs	r3, #0
 800dee4:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800dee6:	2300      	movs	r3, #0
 800dee8:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800deea:	003a      	movs	r2, r7
 800deec:	1d39      	adds	r1, r7, #4
 800deee:	2308      	movs	r3, #8
 800def0:	18fb      	adds	r3, r7, r3
 800def2:	0018      	movs	r0, r3
 800def4:	f7fe f810 	bl	800bf18 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800def8:	683c      	ldr	r4, [r7, #0]
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	68ba      	ldr	r2, [r7, #8]
 800defe:	490f      	ldr	r1, [pc, #60]	; (800df3c <xTimerCreateTimerTask+0x70>)
 800df00:	480f      	ldr	r0, [pc, #60]	; (800df40 <xTimerCreateTimerTask+0x74>)
 800df02:	9202      	str	r2, [sp, #8]
 800df04:	9301      	str	r3, [sp, #4]
 800df06:	2302      	movs	r3, #2
 800df08:	9300      	str	r3, [sp, #0]
 800df0a:	2300      	movs	r3, #0
 800df0c:	0022      	movs	r2, r4
 800df0e:	f7fe ff90 	bl	800ce32 <xTaskCreateStatic>
 800df12:	0002      	movs	r2, r0
 800df14:	4b0b      	ldr	r3, [pc, #44]	; (800df44 <xTimerCreateTimerTask+0x78>)
 800df16:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800df18:	4b0a      	ldr	r3, [pc, #40]	; (800df44 <xTimerCreateTimerTask+0x78>)
 800df1a:	681b      	ldr	r3, [r3, #0]
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	d001      	beq.n	800df24 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 800df20:	2301      	movs	r3, #1
 800df22:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800df24:	68fb      	ldr	r3, [r7, #12]
 800df26:	2b00      	cmp	r3, #0
 800df28:	d101      	bne.n	800df2e <xTimerCreateTimerTask+0x62>
 800df2a:	b672      	cpsid	i
 800df2c:	e7fe      	b.n	800df2c <xTimerCreateTimerTask+0x60>
	return xReturn;
 800df2e:	68fb      	ldr	r3, [r7, #12]
}
 800df30:	0018      	movs	r0, r3
 800df32:	46bd      	mov	sp, r7
 800df34:	b005      	add	sp, #20
 800df36:	bd90      	pop	{r4, r7, pc}
 800df38:	20001050 	.word	0x20001050
 800df3c:	08012be4 	.word	0x08012be4
 800df40:	0800e04d 	.word	0x0800e04d
 800df44:	20001054 	.word	0x20001054

0800df48 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800df48:	b590      	push	{r4, r7, lr}
 800df4a:	b08b      	sub	sp, #44	; 0x2c
 800df4c:	af00      	add	r7, sp, #0
 800df4e:	60f8      	str	r0, [r7, #12]
 800df50:	60b9      	str	r1, [r7, #8]
 800df52:	607a      	str	r2, [r7, #4]
 800df54:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800df56:	2300      	movs	r3, #0
 800df58:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800df5a:	68fb      	ldr	r3, [r7, #12]
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d101      	bne.n	800df64 <xTimerGenericCommand+0x1c>
 800df60:	b672      	cpsid	i
 800df62:	e7fe      	b.n	800df62 <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800df64:	4b1c      	ldr	r3, [pc, #112]	; (800dfd8 <xTimerGenericCommand+0x90>)
 800df66:	681b      	ldr	r3, [r3, #0]
 800df68:	2b00      	cmp	r3, #0
 800df6a:	d030      	beq.n	800dfce <xTimerGenericCommand+0x86>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800df6c:	2414      	movs	r4, #20
 800df6e:	193b      	adds	r3, r7, r4
 800df70:	68ba      	ldr	r2, [r7, #8]
 800df72:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800df74:	193b      	adds	r3, r7, r4
 800df76:	687a      	ldr	r2, [r7, #4]
 800df78:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800df7a:	193b      	adds	r3, r7, r4
 800df7c:	68fa      	ldr	r2, [r7, #12]
 800df7e:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800df80:	68bb      	ldr	r3, [r7, #8]
 800df82:	2b05      	cmp	r3, #5
 800df84:	dc19      	bgt.n	800dfba <xTimerGenericCommand+0x72>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800df86:	f7ff fde1 	bl	800db4c <xTaskGetSchedulerState>
 800df8a:	0003      	movs	r3, r0
 800df8c:	2b02      	cmp	r3, #2
 800df8e:	d109      	bne.n	800dfa4 <xTimerGenericCommand+0x5c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800df90:	4b11      	ldr	r3, [pc, #68]	; (800dfd8 <xTimerGenericCommand+0x90>)
 800df92:	6818      	ldr	r0, [r3, #0]
 800df94:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800df96:	1939      	adds	r1, r7, r4
 800df98:	2300      	movs	r3, #0
 800df9a:	f7fe f9c3 	bl	800c324 <xQueueGenericSend>
 800df9e:	0003      	movs	r3, r0
 800dfa0:	627b      	str	r3, [r7, #36]	; 0x24
 800dfa2:	e014      	b.n	800dfce <xTimerGenericCommand+0x86>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800dfa4:	4b0c      	ldr	r3, [pc, #48]	; (800dfd8 <xTimerGenericCommand+0x90>)
 800dfa6:	6818      	ldr	r0, [r3, #0]
 800dfa8:	2314      	movs	r3, #20
 800dfaa:	18f9      	adds	r1, r7, r3
 800dfac:	2300      	movs	r3, #0
 800dfae:	2200      	movs	r2, #0
 800dfb0:	f7fe f9b8 	bl	800c324 <xQueueGenericSend>
 800dfb4:	0003      	movs	r3, r0
 800dfb6:	627b      	str	r3, [r7, #36]	; 0x24
 800dfb8:	e009      	b.n	800dfce <xTimerGenericCommand+0x86>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800dfba:	4b07      	ldr	r3, [pc, #28]	; (800dfd8 <xTimerGenericCommand+0x90>)
 800dfbc:	6818      	ldr	r0, [r3, #0]
 800dfbe:	683a      	ldr	r2, [r7, #0]
 800dfc0:	2314      	movs	r3, #20
 800dfc2:	18f9      	adds	r1, r7, r3
 800dfc4:	2300      	movs	r3, #0
 800dfc6:	f7fe fa71 	bl	800c4ac <xQueueGenericSendFromISR>
 800dfca:	0003      	movs	r3, r0
 800dfcc:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800dfce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800dfd0:	0018      	movs	r0, r3
 800dfd2:	46bd      	mov	sp, r7
 800dfd4:	b00b      	add	sp, #44	; 0x2c
 800dfd6:	bd90      	pop	{r4, r7, pc}
 800dfd8:	20001050 	.word	0x20001050

0800dfdc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800dfdc:	b580      	push	{r7, lr}
 800dfde:	b086      	sub	sp, #24
 800dfe0:	af02      	add	r7, sp, #8
 800dfe2:	6078      	str	r0, [r7, #4]
 800dfe4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800dfe6:	4b18      	ldr	r3, [pc, #96]	; (800e048 <prvProcessExpiredTimer+0x6c>)
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	68db      	ldr	r3, [r3, #12]
 800dfec:	68db      	ldr	r3, [r3, #12]
 800dfee:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800dff0:	68fb      	ldr	r3, [r7, #12]
 800dff2:	3304      	adds	r3, #4
 800dff4:	0018      	movs	r0, r3
 800dff6:	f7fe f828 	bl	800c04a <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800dffa:	68fb      	ldr	r3, [r7, #12]
 800dffc:	69db      	ldr	r3, [r3, #28]
 800dffe:	2b01      	cmp	r3, #1
 800e000:	d119      	bne.n	800e036 <prvProcessExpiredTimer+0x5a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800e002:	68fb      	ldr	r3, [r7, #12]
 800e004:	699a      	ldr	r2, [r3, #24]
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	18d1      	adds	r1, r2, r3
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	683a      	ldr	r2, [r7, #0]
 800e00e:	68f8      	ldr	r0, [r7, #12]
 800e010:	f000 f8b6 	bl	800e180 <prvInsertTimerInActiveList>
 800e014:	1e03      	subs	r3, r0, #0
 800e016:	d00e      	beq.n	800e036 <prvProcessExpiredTimer+0x5a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e018:	687a      	ldr	r2, [r7, #4]
 800e01a:	68f8      	ldr	r0, [r7, #12]
 800e01c:	2300      	movs	r3, #0
 800e01e:	9300      	str	r3, [sp, #0]
 800e020:	2300      	movs	r3, #0
 800e022:	2100      	movs	r1, #0
 800e024:	f7ff ff90 	bl	800df48 <xTimerGenericCommand>
 800e028:	0003      	movs	r3, r0
 800e02a:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 800e02c:	68bb      	ldr	r3, [r7, #8]
 800e02e:	2b00      	cmp	r3, #0
 800e030:	d101      	bne.n	800e036 <prvProcessExpiredTimer+0x5a>
 800e032:	b672      	cpsid	i
 800e034:	e7fe      	b.n	800e034 <prvProcessExpiredTimer+0x58>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e036:	68fb      	ldr	r3, [r7, #12]
 800e038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e03a:	68fa      	ldr	r2, [r7, #12]
 800e03c:	0010      	movs	r0, r2
 800e03e:	4798      	blx	r3
}
 800e040:	46c0      	nop			; (mov r8, r8)
 800e042:	46bd      	mov	sp, r7
 800e044:	b004      	add	sp, #16
 800e046:	bd80      	pop	{r7, pc}
 800e048:	20001048 	.word	0x20001048

0800e04c <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 800e04c:	b580      	push	{r7, lr}
 800e04e:	b084      	sub	sp, #16
 800e050:	af00      	add	r7, sp, #0
 800e052:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e054:	2308      	movs	r3, #8
 800e056:	18fb      	adds	r3, r7, r3
 800e058:	0018      	movs	r0, r3
 800e05a:	f000 f851 	bl	800e100 <prvGetNextExpireTime>
 800e05e:	0003      	movs	r3, r0
 800e060:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800e062:	68ba      	ldr	r2, [r7, #8]
 800e064:	68fb      	ldr	r3, [r7, #12]
 800e066:	0011      	movs	r1, r2
 800e068:	0018      	movs	r0, r3
 800e06a:	f000 f803 	bl	800e074 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800e06e:	f000 f8c9 	bl	800e204 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e072:	e7ef      	b.n	800e054 <prvTimerTask+0x8>

0800e074 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800e074:	b580      	push	{r7, lr}
 800e076:	b084      	sub	sp, #16
 800e078:	af00      	add	r7, sp, #0
 800e07a:	6078      	str	r0, [r7, #4]
 800e07c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800e07e:	f7ff f9cf 	bl	800d420 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e082:	2308      	movs	r3, #8
 800e084:	18fb      	adds	r3, r7, r3
 800e086:	0018      	movs	r0, r3
 800e088:	f000 f85a 	bl	800e140 <prvSampleTimeNow>
 800e08c:	0003      	movs	r3, r0
 800e08e:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800e090:	68bb      	ldr	r3, [r7, #8]
 800e092:	2b00      	cmp	r3, #0
 800e094:	d129      	bne.n	800e0ea <prvProcessTimerOrBlockTask+0x76>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800e096:	683b      	ldr	r3, [r7, #0]
 800e098:	2b00      	cmp	r3, #0
 800e09a:	d10c      	bne.n	800e0b6 <prvProcessTimerOrBlockTask+0x42>
 800e09c:	687a      	ldr	r2, [r7, #4]
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	429a      	cmp	r2, r3
 800e0a2:	d808      	bhi.n	800e0b6 <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 800e0a4:	f7ff f9c8 	bl	800d438 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800e0a8:	68fa      	ldr	r2, [r7, #12]
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	0011      	movs	r1, r2
 800e0ae:	0018      	movs	r0, r3
 800e0b0:	f7ff ff94 	bl	800dfdc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800e0b4:	e01b      	b.n	800e0ee <prvProcessTimerOrBlockTask+0x7a>
				if( xListWasEmpty != pdFALSE )
 800e0b6:	683b      	ldr	r3, [r7, #0]
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d006      	beq.n	800e0ca <prvProcessTimerOrBlockTask+0x56>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800e0bc:	4b0e      	ldr	r3, [pc, #56]	; (800e0f8 <prvProcessTimerOrBlockTask+0x84>)
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	681b      	ldr	r3, [r3, #0]
 800e0c2:	425a      	negs	r2, r3
 800e0c4:	4153      	adcs	r3, r2
 800e0c6:	b2db      	uxtb	r3, r3
 800e0c8:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800e0ca:	4b0c      	ldr	r3, [pc, #48]	; (800e0fc <prvProcessTimerOrBlockTask+0x88>)
 800e0cc:	6818      	ldr	r0, [r3, #0]
 800e0ce:	687a      	ldr	r2, [r7, #4]
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	1ad3      	subs	r3, r2, r3
 800e0d4:	683a      	ldr	r2, [r7, #0]
 800e0d6:	0019      	movs	r1, r3
 800e0d8:	f7fe fe78 	bl	800cdcc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800e0dc:	f7ff f9ac 	bl	800d438 <xTaskResumeAll>
 800e0e0:	1e03      	subs	r3, r0, #0
 800e0e2:	d104      	bne.n	800e0ee <prvProcessTimerOrBlockTask+0x7a>
					portYIELD_WITHIN_API();
 800e0e4:	f000 fa4c 	bl	800e580 <vPortYield>
}
 800e0e8:	e001      	b.n	800e0ee <prvProcessTimerOrBlockTask+0x7a>
			( void ) xTaskResumeAll();
 800e0ea:	f7ff f9a5 	bl	800d438 <xTaskResumeAll>
}
 800e0ee:	46c0      	nop			; (mov r8, r8)
 800e0f0:	46bd      	mov	sp, r7
 800e0f2:	b004      	add	sp, #16
 800e0f4:	bd80      	pop	{r7, pc}
 800e0f6:	46c0      	nop			; (mov r8, r8)
 800e0f8:	2000104c 	.word	0x2000104c
 800e0fc:	20001050 	.word	0x20001050

0800e100 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800e100:	b580      	push	{r7, lr}
 800e102:	b084      	sub	sp, #16
 800e104:	af00      	add	r7, sp, #0
 800e106:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800e108:	4b0c      	ldr	r3, [pc, #48]	; (800e13c <prvGetNextExpireTime+0x3c>)
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	425a      	negs	r2, r3
 800e110:	4153      	adcs	r3, r2
 800e112:	b2db      	uxtb	r3, r3
 800e114:	001a      	movs	r2, r3
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	681b      	ldr	r3, [r3, #0]
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d105      	bne.n	800e12e <prvGetNextExpireTime+0x2e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e122:	4b06      	ldr	r3, [pc, #24]	; (800e13c <prvGetNextExpireTime+0x3c>)
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	68db      	ldr	r3, [r3, #12]
 800e128:	681b      	ldr	r3, [r3, #0]
 800e12a:	60fb      	str	r3, [r7, #12]
 800e12c:	e001      	b.n	800e132 <prvGetNextExpireTime+0x32>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800e12e:	2300      	movs	r3, #0
 800e130:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800e132:	68fb      	ldr	r3, [r7, #12]
}
 800e134:	0018      	movs	r0, r3
 800e136:	46bd      	mov	sp, r7
 800e138:	b004      	add	sp, #16
 800e13a:	bd80      	pop	{r7, pc}
 800e13c:	20001048 	.word	0x20001048

0800e140 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800e140:	b580      	push	{r7, lr}
 800e142:	b084      	sub	sp, #16
 800e144:	af00      	add	r7, sp, #0
 800e146:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800e148:	f7ff fa02 	bl	800d550 <xTaskGetTickCount>
 800e14c:	0003      	movs	r3, r0
 800e14e:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 800e150:	4b0a      	ldr	r3, [pc, #40]	; (800e17c <prvSampleTimeNow+0x3c>)
 800e152:	681b      	ldr	r3, [r3, #0]
 800e154:	68fa      	ldr	r2, [r7, #12]
 800e156:	429a      	cmp	r2, r3
 800e158:	d205      	bcs.n	800e166 <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 800e15a:	f000 f8eb 	bl	800e334 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	2201      	movs	r2, #1
 800e162:	601a      	str	r2, [r3, #0]
 800e164:	e002      	b.n	800e16c <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	2200      	movs	r2, #0
 800e16a:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800e16c:	4b03      	ldr	r3, [pc, #12]	; (800e17c <prvSampleTimeNow+0x3c>)
 800e16e:	68fa      	ldr	r2, [r7, #12]
 800e170:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 800e172:	68fb      	ldr	r3, [r7, #12]
}
 800e174:	0018      	movs	r0, r3
 800e176:	46bd      	mov	sp, r7
 800e178:	b004      	add	sp, #16
 800e17a:	bd80      	pop	{r7, pc}
 800e17c:	20001058 	.word	0x20001058

0800e180 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800e180:	b580      	push	{r7, lr}
 800e182:	b086      	sub	sp, #24
 800e184:	af00      	add	r7, sp, #0
 800e186:	60f8      	str	r0, [r7, #12]
 800e188:	60b9      	str	r1, [r7, #8]
 800e18a:	607a      	str	r2, [r7, #4]
 800e18c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800e18e:	2300      	movs	r3, #0
 800e190:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	68ba      	ldr	r2, [r7, #8]
 800e196:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e198:	68fb      	ldr	r3, [r7, #12]
 800e19a:	68fa      	ldr	r2, [r7, #12]
 800e19c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800e19e:	68ba      	ldr	r2, [r7, #8]
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	429a      	cmp	r2, r3
 800e1a4:	d812      	bhi.n	800e1cc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e1a6:	687a      	ldr	r2, [r7, #4]
 800e1a8:	683b      	ldr	r3, [r7, #0]
 800e1aa:	1ad2      	subs	r2, r2, r3
 800e1ac:	68fb      	ldr	r3, [r7, #12]
 800e1ae:	699b      	ldr	r3, [r3, #24]
 800e1b0:	429a      	cmp	r2, r3
 800e1b2:	d302      	bcc.n	800e1ba <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800e1b4:	2301      	movs	r3, #1
 800e1b6:	617b      	str	r3, [r7, #20]
 800e1b8:	e01b      	b.n	800e1f2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800e1ba:	4b10      	ldr	r3, [pc, #64]	; (800e1fc <prvInsertTimerInActiveList+0x7c>)
 800e1bc:	681a      	ldr	r2, [r3, #0]
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	3304      	adds	r3, #4
 800e1c2:	0019      	movs	r1, r3
 800e1c4:	0010      	movs	r0, r2
 800e1c6:	f7fd ff0a 	bl	800bfde <vListInsert>
 800e1ca:	e012      	b.n	800e1f2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800e1cc:	687a      	ldr	r2, [r7, #4]
 800e1ce:	683b      	ldr	r3, [r7, #0]
 800e1d0:	429a      	cmp	r2, r3
 800e1d2:	d206      	bcs.n	800e1e2 <prvInsertTimerInActiveList+0x62>
 800e1d4:	68ba      	ldr	r2, [r7, #8]
 800e1d6:	683b      	ldr	r3, [r7, #0]
 800e1d8:	429a      	cmp	r2, r3
 800e1da:	d302      	bcc.n	800e1e2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800e1dc:	2301      	movs	r3, #1
 800e1de:	617b      	str	r3, [r7, #20]
 800e1e0:	e007      	b.n	800e1f2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e1e2:	4b07      	ldr	r3, [pc, #28]	; (800e200 <prvInsertTimerInActiveList+0x80>)
 800e1e4:	681a      	ldr	r2, [r3, #0]
 800e1e6:	68fb      	ldr	r3, [r7, #12]
 800e1e8:	3304      	adds	r3, #4
 800e1ea:	0019      	movs	r1, r3
 800e1ec:	0010      	movs	r0, r2
 800e1ee:	f7fd fef6 	bl	800bfde <vListInsert>
		}
	}

	return xProcessTimerNow;
 800e1f2:	697b      	ldr	r3, [r7, #20]
}
 800e1f4:	0018      	movs	r0, r3
 800e1f6:	46bd      	mov	sp, r7
 800e1f8:	b006      	add	sp, #24
 800e1fa:	bd80      	pop	{r7, pc}
 800e1fc:	2000104c 	.word	0x2000104c
 800e200:	20001048 	.word	0x20001048

0800e204 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800e204:	b590      	push	{r4, r7, lr}
 800e206:	b08d      	sub	sp, #52	; 0x34
 800e208:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e20a:	e07f      	b.n	800e30c <prvProcessReceivedCommands+0x108>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800e20c:	2208      	movs	r2, #8
 800e20e:	18bb      	adds	r3, r7, r2
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	2b00      	cmp	r3, #0
 800e214:	da0f      	bge.n	800e236 <prvProcessReceivedCommands+0x32>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800e216:	18bb      	adds	r3, r7, r2
 800e218:	3304      	adds	r3, #4
 800e21a:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800e21c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e21e:	2b00      	cmp	r3, #0
 800e220:	d101      	bne.n	800e226 <prvProcessReceivedCommands+0x22>
 800e222:	b672      	cpsid	i
 800e224:	e7fe      	b.n	800e224 <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800e226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e228:	681a      	ldr	r2, [r3, #0]
 800e22a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e22c:	6858      	ldr	r0, [r3, #4]
 800e22e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e230:	689b      	ldr	r3, [r3, #8]
 800e232:	0019      	movs	r1, r3
 800e234:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800e236:	2208      	movs	r2, #8
 800e238:	18bb      	adds	r3, r7, r2
 800e23a:	681b      	ldr	r3, [r3, #0]
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	db64      	blt.n	800e30a <prvProcessReceivedCommands+0x106>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800e240:	18bb      	adds	r3, r7, r2
 800e242:	689b      	ldr	r3, [r3, #8]
 800e244:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800e246:	6a3b      	ldr	r3, [r7, #32]
 800e248:	695b      	ldr	r3, [r3, #20]
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	d004      	beq.n	800e258 <prvProcessReceivedCommands+0x54>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e24e:	6a3b      	ldr	r3, [r7, #32]
 800e250:	3304      	adds	r3, #4
 800e252:	0018      	movs	r0, r3
 800e254:	f7fd fef9 	bl	800c04a <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e258:	1d3b      	adds	r3, r7, #4
 800e25a:	0018      	movs	r0, r3
 800e25c:	f7ff ff70 	bl	800e140 <prvSampleTimeNow>
 800e260:	0003      	movs	r3, r0
 800e262:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 800e264:	2308      	movs	r3, #8
 800e266:	18fb      	adds	r3, r7, r3
 800e268:	681b      	ldr	r3, [r3, #0]
 800e26a:	2b09      	cmp	r3, #9
 800e26c:	d84e      	bhi.n	800e30c <prvProcessReceivedCommands+0x108>
 800e26e:	009a      	lsls	r2, r3, #2
 800e270:	4b2e      	ldr	r3, [pc, #184]	; (800e32c <prvProcessReceivedCommands+0x128>)
 800e272:	18d3      	adds	r3, r2, r3
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	469f      	mov	pc, r3
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800e278:	2408      	movs	r4, #8
 800e27a:	193b      	adds	r3, r7, r4
 800e27c:	685a      	ldr	r2, [r3, #4]
 800e27e:	6a3b      	ldr	r3, [r7, #32]
 800e280:	699b      	ldr	r3, [r3, #24]
 800e282:	18d1      	adds	r1, r2, r3
 800e284:	193b      	adds	r3, r7, r4
 800e286:	685b      	ldr	r3, [r3, #4]
 800e288:	69fa      	ldr	r2, [r7, #28]
 800e28a:	6a38      	ldr	r0, [r7, #32]
 800e28c:	f7ff ff78 	bl	800e180 <prvInsertTimerInActiveList>
 800e290:	1e03      	subs	r3, r0, #0
 800e292:	d03b      	beq.n	800e30c <prvProcessReceivedCommands+0x108>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e294:	6a3b      	ldr	r3, [r7, #32]
 800e296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e298:	6a3a      	ldr	r2, [r7, #32]
 800e29a:	0010      	movs	r0, r2
 800e29c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800e29e:	6a3b      	ldr	r3, [r7, #32]
 800e2a0:	69db      	ldr	r3, [r3, #28]
 800e2a2:	2b01      	cmp	r3, #1
 800e2a4:	d132      	bne.n	800e30c <prvProcessReceivedCommands+0x108>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800e2a6:	193b      	adds	r3, r7, r4
 800e2a8:	685a      	ldr	r2, [r3, #4]
 800e2aa:	6a3b      	ldr	r3, [r7, #32]
 800e2ac:	699b      	ldr	r3, [r3, #24]
 800e2ae:	18d2      	adds	r2, r2, r3
 800e2b0:	6a38      	ldr	r0, [r7, #32]
 800e2b2:	2300      	movs	r3, #0
 800e2b4:	9300      	str	r3, [sp, #0]
 800e2b6:	2300      	movs	r3, #0
 800e2b8:	2100      	movs	r1, #0
 800e2ba:	f7ff fe45 	bl	800df48 <xTimerGenericCommand>
 800e2be:	0003      	movs	r3, r0
 800e2c0:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 800e2c2:	69bb      	ldr	r3, [r7, #24]
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	d121      	bne.n	800e30c <prvProcessReceivedCommands+0x108>
 800e2c8:	b672      	cpsid	i
 800e2ca:	e7fe      	b.n	800e2ca <prvProcessReceivedCommands+0xc6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800e2cc:	2308      	movs	r3, #8
 800e2ce:	18fb      	adds	r3, r7, r3
 800e2d0:	685a      	ldr	r2, [r3, #4]
 800e2d2:	6a3b      	ldr	r3, [r7, #32]
 800e2d4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800e2d6:	6a3b      	ldr	r3, [r7, #32]
 800e2d8:	699b      	ldr	r3, [r3, #24]
 800e2da:	2b00      	cmp	r3, #0
 800e2dc:	d101      	bne.n	800e2e2 <prvProcessReceivedCommands+0xde>
 800e2de:	b672      	cpsid	i
 800e2e0:	e7fe      	b.n	800e2e0 <prvProcessReceivedCommands+0xdc>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800e2e2:	6a3b      	ldr	r3, [r7, #32]
 800e2e4:	699a      	ldr	r2, [r3, #24]
 800e2e6:	69fb      	ldr	r3, [r7, #28]
 800e2e8:	18d1      	adds	r1, r2, r3
 800e2ea:	69fb      	ldr	r3, [r7, #28]
 800e2ec:	69fa      	ldr	r2, [r7, #28]
 800e2ee:	6a38      	ldr	r0, [r7, #32]
 800e2f0:	f7ff ff46 	bl	800e180 <prvInsertTimerInActiveList>
					break;
 800e2f4:	e00a      	b.n	800e30c <prvProcessReceivedCommands+0x108>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800e2f6:	6a3b      	ldr	r3, [r7, #32]
 800e2f8:	222c      	movs	r2, #44	; 0x2c
 800e2fa:	5c9b      	ldrb	r3, [r3, r2]
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	d105      	bne.n	800e30c <prvProcessReceivedCommands+0x108>
						{
							vPortFree( pxTimer );
 800e300:	6a3b      	ldr	r3, [r7, #32]
 800e302:	0018      	movs	r0, r3
 800e304:	f000 fa8a 	bl	800e81c <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800e308:	e000      	b.n	800e30c <prvProcessReceivedCommands+0x108>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800e30a:	46c0      	nop			; (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e30c:	4b08      	ldr	r3, [pc, #32]	; (800e330 <prvProcessReceivedCommands+0x12c>)
 800e30e:	681b      	ldr	r3, [r3, #0]
 800e310:	2208      	movs	r2, #8
 800e312:	18b9      	adds	r1, r7, r2
 800e314:	2200      	movs	r2, #0
 800e316:	0018      	movs	r0, r3
 800e318:	f7fe f99e 	bl	800c658 <xQueueReceive>
 800e31c:	1e03      	subs	r3, r0, #0
 800e31e:	d000      	beq.n	800e322 <prvProcessReceivedCommands+0x11e>
 800e320:	e774      	b.n	800e20c <prvProcessReceivedCommands+0x8>
	}
}
 800e322:	46c0      	nop			; (mov r8, r8)
 800e324:	46c0      	nop			; (mov r8, r8)
 800e326:	46bd      	mov	sp, r7
 800e328:	b00b      	add	sp, #44	; 0x2c
 800e32a:	bd90      	pop	{r4, r7, pc}
 800e32c:	080136e0 	.word	0x080136e0
 800e330:	20001050 	.word	0x20001050

0800e334 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800e334:	b580      	push	{r7, lr}
 800e336:	b088      	sub	sp, #32
 800e338:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e33a:	e03e      	b.n	800e3ba <prvSwitchTimerLists+0x86>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e33c:	4b28      	ldr	r3, [pc, #160]	; (800e3e0 <prvSwitchTimerLists+0xac>)
 800e33e:	681b      	ldr	r3, [r3, #0]
 800e340:	68db      	ldr	r3, [r3, #12]
 800e342:	681b      	ldr	r3, [r3, #0]
 800e344:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e346:	4b26      	ldr	r3, [pc, #152]	; (800e3e0 <prvSwitchTimerLists+0xac>)
 800e348:	681b      	ldr	r3, [r3, #0]
 800e34a:	68db      	ldr	r3, [r3, #12]
 800e34c:	68db      	ldr	r3, [r3, #12]
 800e34e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e350:	68fb      	ldr	r3, [r7, #12]
 800e352:	3304      	adds	r3, #4
 800e354:	0018      	movs	r0, r3
 800e356:	f7fd fe78 	bl	800c04a <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e35a:	68fb      	ldr	r3, [r7, #12]
 800e35c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e35e:	68fa      	ldr	r2, [r7, #12]
 800e360:	0010      	movs	r0, r2
 800e362:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800e364:	68fb      	ldr	r3, [r7, #12]
 800e366:	69db      	ldr	r3, [r3, #28]
 800e368:	2b01      	cmp	r3, #1
 800e36a:	d126      	bne.n	800e3ba <prvSwitchTimerLists+0x86>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800e36c:	68fb      	ldr	r3, [r7, #12]
 800e36e:	699b      	ldr	r3, [r3, #24]
 800e370:	693a      	ldr	r2, [r7, #16]
 800e372:	18d3      	adds	r3, r2, r3
 800e374:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800e376:	68ba      	ldr	r2, [r7, #8]
 800e378:	693b      	ldr	r3, [r7, #16]
 800e37a:	429a      	cmp	r2, r3
 800e37c:	d90e      	bls.n	800e39c <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800e37e:	68fb      	ldr	r3, [r7, #12]
 800e380:	68ba      	ldr	r2, [r7, #8]
 800e382:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e384:	68fb      	ldr	r3, [r7, #12]
 800e386:	68fa      	ldr	r2, [r7, #12]
 800e388:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e38a:	4b15      	ldr	r3, [pc, #84]	; (800e3e0 <prvSwitchTimerLists+0xac>)
 800e38c:	681a      	ldr	r2, [r3, #0]
 800e38e:	68fb      	ldr	r3, [r7, #12]
 800e390:	3304      	adds	r3, #4
 800e392:	0019      	movs	r1, r3
 800e394:	0010      	movs	r0, r2
 800e396:	f7fd fe22 	bl	800bfde <vListInsert>
 800e39a:	e00e      	b.n	800e3ba <prvSwitchTimerLists+0x86>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e39c:	693a      	ldr	r2, [r7, #16]
 800e39e:	68f8      	ldr	r0, [r7, #12]
 800e3a0:	2300      	movs	r3, #0
 800e3a2:	9300      	str	r3, [sp, #0]
 800e3a4:	2300      	movs	r3, #0
 800e3a6:	2100      	movs	r1, #0
 800e3a8:	f7ff fdce 	bl	800df48 <xTimerGenericCommand>
 800e3ac:	0003      	movs	r3, r0
 800e3ae:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d101      	bne.n	800e3ba <prvSwitchTimerLists+0x86>
 800e3b6:	b672      	cpsid	i
 800e3b8:	e7fe      	b.n	800e3b8 <prvSwitchTimerLists+0x84>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e3ba:	4b09      	ldr	r3, [pc, #36]	; (800e3e0 <prvSwitchTimerLists+0xac>)
 800e3bc:	681b      	ldr	r3, [r3, #0]
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	2b00      	cmp	r3, #0
 800e3c2:	d1bb      	bne.n	800e33c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800e3c4:	4b06      	ldr	r3, [pc, #24]	; (800e3e0 <prvSwitchTimerLists+0xac>)
 800e3c6:	681b      	ldr	r3, [r3, #0]
 800e3c8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800e3ca:	4b06      	ldr	r3, [pc, #24]	; (800e3e4 <prvSwitchTimerLists+0xb0>)
 800e3cc:	681a      	ldr	r2, [r3, #0]
 800e3ce:	4b04      	ldr	r3, [pc, #16]	; (800e3e0 <prvSwitchTimerLists+0xac>)
 800e3d0:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 800e3d2:	4b04      	ldr	r3, [pc, #16]	; (800e3e4 <prvSwitchTimerLists+0xb0>)
 800e3d4:	697a      	ldr	r2, [r7, #20]
 800e3d6:	601a      	str	r2, [r3, #0]
}
 800e3d8:	46c0      	nop			; (mov r8, r8)
 800e3da:	46bd      	mov	sp, r7
 800e3dc:	b006      	add	sp, #24
 800e3de:	bd80      	pop	{r7, pc}
 800e3e0:	20001048 	.word	0x20001048
 800e3e4:	2000104c 	.word	0x2000104c

0800e3e8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800e3e8:	b580      	push	{r7, lr}
 800e3ea:	b082      	sub	sp, #8
 800e3ec:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800e3ee:	f000 f8d7 	bl	800e5a0 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800e3f2:	4b16      	ldr	r3, [pc, #88]	; (800e44c <prvCheckForValidListAndQueue+0x64>)
 800e3f4:	681b      	ldr	r3, [r3, #0]
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d123      	bne.n	800e442 <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 800e3fa:	4b15      	ldr	r3, [pc, #84]	; (800e450 <prvCheckForValidListAndQueue+0x68>)
 800e3fc:	0018      	movs	r0, r3
 800e3fe:	f7fd fda3 	bl	800bf48 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800e402:	4b14      	ldr	r3, [pc, #80]	; (800e454 <prvCheckForValidListAndQueue+0x6c>)
 800e404:	0018      	movs	r0, r3
 800e406:	f7fd fd9f 	bl	800bf48 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800e40a:	4b13      	ldr	r3, [pc, #76]	; (800e458 <prvCheckForValidListAndQueue+0x70>)
 800e40c:	4a10      	ldr	r2, [pc, #64]	; (800e450 <prvCheckForValidListAndQueue+0x68>)
 800e40e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800e410:	4b12      	ldr	r3, [pc, #72]	; (800e45c <prvCheckForValidListAndQueue+0x74>)
 800e412:	4a10      	ldr	r2, [pc, #64]	; (800e454 <prvCheckForValidListAndQueue+0x6c>)
 800e414:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800e416:	4b12      	ldr	r3, [pc, #72]	; (800e460 <prvCheckForValidListAndQueue+0x78>)
 800e418:	4a12      	ldr	r2, [pc, #72]	; (800e464 <prvCheckForValidListAndQueue+0x7c>)
 800e41a:	2100      	movs	r1, #0
 800e41c:	9100      	str	r1, [sp, #0]
 800e41e:	2110      	movs	r1, #16
 800e420:	200a      	movs	r0, #10
 800e422:	f7fd fe8e 	bl	800c142 <xQueueGenericCreateStatic>
 800e426:	0002      	movs	r2, r0
 800e428:	4b08      	ldr	r3, [pc, #32]	; (800e44c <prvCheckForValidListAndQueue+0x64>)
 800e42a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800e42c:	4b07      	ldr	r3, [pc, #28]	; (800e44c <prvCheckForValidListAndQueue+0x64>)
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	2b00      	cmp	r3, #0
 800e432:	d006      	beq.n	800e442 <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800e434:	4b05      	ldr	r3, [pc, #20]	; (800e44c <prvCheckForValidListAndQueue+0x64>)
 800e436:	681b      	ldr	r3, [r3, #0]
 800e438:	4a0b      	ldr	r2, [pc, #44]	; (800e468 <prvCheckForValidListAndQueue+0x80>)
 800e43a:	0011      	movs	r1, r2
 800e43c:	0018      	movs	r0, r3
 800e43e:	f7fe fc73 	bl	800cd28 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e442:	f000 f8bf 	bl	800e5c4 <vPortExitCritical>
}
 800e446:	46c0      	nop			; (mov r8, r8)
 800e448:	46bd      	mov	sp, r7
 800e44a:	bd80      	pop	{r7, pc}
 800e44c:	20001050 	.word	0x20001050
 800e450:	20001020 	.word	0x20001020
 800e454:	20001034 	.word	0x20001034
 800e458:	20001048 	.word	0x20001048
 800e45c:	2000104c 	.word	0x2000104c
 800e460:	200010fc 	.word	0x200010fc
 800e464:	2000105c 	.word	0x2000105c
 800e468:	08012bec 	.word	0x08012bec

0800e46c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e46c:	b580      	push	{r7, lr}
 800e46e:	b084      	sub	sp, #16
 800e470:	af00      	add	r7, sp, #0
 800e472:	60f8      	str	r0, [r7, #12]
 800e474:	60b9      	str	r1, [r7, #8]
 800e476:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800e478:	68fb      	ldr	r3, [r7, #12]
 800e47a:	3b04      	subs	r3, #4
 800e47c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e47e:	68fb      	ldr	r3, [r7, #12]
 800e480:	2280      	movs	r2, #128	; 0x80
 800e482:	0452      	lsls	r2, r2, #17
 800e484:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e486:	68fb      	ldr	r3, [r7, #12]
 800e488:	3b04      	subs	r3, #4
 800e48a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 800e48c:	68ba      	ldr	r2, [r7, #8]
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e492:	68fb      	ldr	r3, [r7, #12]
 800e494:	3b04      	subs	r3, #4
 800e496:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e498:	4a08      	ldr	r2, [pc, #32]	; (800e4bc <pxPortInitialiseStack+0x50>)
 800e49a:	68fb      	ldr	r3, [r7, #12]
 800e49c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e49e:	68fb      	ldr	r3, [r7, #12]
 800e4a0:	3b14      	subs	r3, #20
 800e4a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e4a4:	687a      	ldr	r2, [r7, #4]
 800e4a6:	68fb      	ldr	r3, [r7, #12]
 800e4a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 800e4aa:	68fb      	ldr	r3, [r7, #12]
 800e4ac:	3b20      	subs	r3, #32
 800e4ae:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e4b0:	68fb      	ldr	r3, [r7, #12]
}
 800e4b2:	0018      	movs	r0, r3
 800e4b4:	46bd      	mov	sp, r7
 800e4b6:	b004      	add	sp, #16
 800e4b8:	bd80      	pop	{r7, pc}
 800e4ba:	46c0      	nop			; (mov r8, r8)
 800e4bc:	0800e4c1 	.word	0x0800e4c1

0800e4c0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e4c0:	b580      	push	{r7, lr}
 800e4c2:	b082      	sub	sp, #8
 800e4c4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800e4c6:	2300      	movs	r3, #0
 800e4c8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e4ca:	4b08      	ldr	r3, [pc, #32]	; (800e4ec <prvTaskExitError+0x2c>)
 800e4cc:	681b      	ldr	r3, [r3, #0]
 800e4ce:	3301      	adds	r3, #1
 800e4d0:	d001      	beq.n	800e4d6 <prvTaskExitError+0x16>
 800e4d2:	b672      	cpsid	i
 800e4d4:	e7fe      	b.n	800e4d4 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 800e4d6:	b672      	cpsid	i
	while( ulDummy == 0 )
 800e4d8:	46c0      	nop			; (mov r8, r8)
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	d0fc      	beq.n	800e4da <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e4e0:	46c0      	nop			; (mov r8, r8)
 800e4e2:	46c0      	nop			; (mov r8, r8)
 800e4e4:	46bd      	mov	sp, r7
 800e4e6:	b002      	add	sp, #8
 800e4e8:	bd80      	pop	{r7, pc}
 800e4ea:	46c0      	nop			; (mov r8, r8)
 800e4ec:	20000070 	.word	0x20000070

0800e4f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 800e4f0:	b580      	push	{r7, lr}
 800e4f2:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 800e4f4:	46c0      	nop			; (mov r8, r8)
 800e4f6:	46bd      	mov	sp, r7
 800e4f8:	bd80      	pop	{r7, pc}
 800e4fa:	0000      	movs	r0, r0
 800e4fc:	0000      	movs	r0, r0
	...

0800e500 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 800e500:	4a0b      	ldr	r2, [pc, #44]	; (800e530 <pxCurrentTCBConst2>)
 800e502:	6813      	ldr	r3, [r2, #0]
 800e504:	6818      	ldr	r0, [r3, #0]
 800e506:	3020      	adds	r0, #32
 800e508:	f380 8809 	msr	PSP, r0
 800e50c:	2002      	movs	r0, #2
 800e50e:	f380 8814 	msr	CONTROL, r0
 800e512:	f3bf 8f6f 	isb	sy
 800e516:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 800e518:	46ae      	mov	lr, r5
 800e51a:	bc08      	pop	{r3}
 800e51c:	bc04      	pop	{r2}
 800e51e:	b662      	cpsie	i
 800e520:	4718      	bx	r3
 800e522:	46c0      	nop			; (mov r8, r8)
 800e524:	46c0      	nop			; (mov r8, r8)
 800e526:	46c0      	nop			; (mov r8, r8)
 800e528:	46c0      	nop			; (mov r8, r8)
 800e52a:	46c0      	nop			; (mov r8, r8)
 800e52c:	46c0      	nop			; (mov r8, r8)
 800e52e:	46c0      	nop			; (mov r8, r8)

0800e530 <pxCurrentTCBConst2>:
 800e530:	20000b20 	.word	0x20000b20
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 800e534:	46c0      	nop			; (mov r8, r8)
 800e536:	46c0      	nop			; (mov r8, r8)

0800e538 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e538:	b580      	push	{r7, lr}
 800e53a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 800e53c:	4b0e      	ldr	r3, [pc, #56]	; (800e578 <xPortStartScheduler+0x40>)
 800e53e:	681a      	ldr	r2, [r3, #0]
 800e540:	4b0d      	ldr	r3, [pc, #52]	; (800e578 <xPortStartScheduler+0x40>)
 800e542:	21ff      	movs	r1, #255	; 0xff
 800e544:	0409      	lsls	r1, r1, #16
 800e546:	430a      	orrs	r2, r1
 800e548:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 800e54a:	4b0b      	ldr	r3, [pc, #44]	; (800e578 <xPortStartScheduler+0x40>)
 800e54c:	681a      	ldr	r2, [r3, #0]
 800e54e:	4b0a      	ldr	r3, [pc, #40]	; (800e578 <xPortStartScheduler+0x40>)
 800e550:	21ff      	movs	r1, #255	; 0xff
 800e552:	0609      	lsls	r1, r1, #24
 800e554:	430a      	orrs	r2, r1
 800e556:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 800e558:	f000 f898 	bl	800e68c <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800e55c:	4b07      	ldr	r3, [pc, #28]	; (800e57c <xPortStartScheduler+0x44>)
 800e55e:	2200      	movs	r2, #0
 800e560:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 800e562:	f7ff ffcd 	bl	800e500 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800e566:	f7ff f8b5 	bl	800d6d4 <vTaskSwitchContext>
	prvTaskExitError();
 800e56a:	f7ff ffa9 	bl	800e4c0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800e56e:	2300      	movs	r3, #0
}
 800e570:	0018      	movs	r0, r3
 800e572:	46bd      	mov	sp, r7
 800e574:	bd80      	pop	{r7, pc}
 800e576:	46c0      	nop			; (mov r8, r8)
 800e578:	e000ed20 	.word	0xe000ed20
 800e57c:	20000070 	.word	0x20000070

0800e580 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 800e580:	b580      	push	{r7, lr}
 800e582:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 800e584:	4b05      	ldr	r3, [pc, #20]	; (800e59c <vPortYield+0x1c>)
 800e586:	2280      	movs	r2, #128	; 0x80
 800e588:	0552      	lsls	r2, r2, #21
 800e58a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800e58c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800e590:	f3bf 8f6f 	isb	sy
}
 800e594:	46c0      	nop			; (mov r8, r8)
 800e596:	46bd      	mov	sp, r7
 800e598:	bd80      	pop	{r7, pc}
 800e59a:	46c0      	nop			; (mov r8, r8)
 800e59c:	e000ed04 	.word	0xe000ed04

0800e5a0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e5a0:	b580      	push	{r7, lr}
 800e5a2:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 800e5a4:	b672      	cpsid	i
    uxCriticalNesting++;
 800e5a6:	4b06      	ldr	r3, [pc, #24]	; (800e5c0 <vPortEnterCritical+0x20>)
 800e5a8:	681b      	ldr	r3, [r3, #0]
 800e5aa:	1c5a      	adds	r2, r3, #1
 800e5ac:	4b04      	ldr	r3, [pc, #16]	; (800e5c0 <vPortEnterCritical+0x20>)
 800e5ae:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 800e5b0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800e5b4:	f3bf 8f6f 	isb	sy
}
 800e5b8:	46c0      	nop			; (mov r8, r8)
 800e5ba:	46bd      	mov	sp, r7
 800e5bc:	bd80      	pop	{r7, pc}
 800e5be:	46c0      	nop			; (mov r8, r8)
 800e5c0:	20000070 	.word	0x20000070

0800e5c4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e5c4:	b580      	push	{r7, lr}
 800e5c6:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e5c8:	4b09      	ldr	r3, [pc, #36]	; (800e5f0 <vPortExitCritical+0x2c>)
 800e5ca:	681b      	ldr	r3, [r3, #0]
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d101      	bne.n	800e5d4 <vPortExitCritical+0x10>
 800e5d0:	b672      	cpsid	i
 800e5d2:	e7fe      	b.n	800e5d2 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 800e5d4:	4b06      	ldr	r3, [pc, #24]	; (800e5f0 <vPortExitCritical+0x2c>)
 800e5d6:	681b      	ldr	r3, [r3, #0]
 800e5d8:	1e5a      	subs	r2, r3, #1
 800e5da:	4b05      	ldr	r3, [pc, #20]	; (800e5f0 <vPortExitCritical+0x2c>)
 800e5dc:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 800e5de:	4b04      	ldr	r3, [pc, #16]	; (800e5f0 <vPortExitCritical+0x2c>)
 800e5e0:	681b      	ldr	r3, [r3, #0]
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	d100      	bne.n	800e5e8 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 800e5e6:	b662      	cpsie	i
    }
}
 800e5e8:	46c0      	nop			; (mov r8, r8)
 800e5ea:	46bd      	mov	sp, r7
 800e5ec:	bd80      	pop	{r7, pc}
 800e5ee:	46c0      	nop			; (mov r8, r8)
 800e5f0:	20000070 	.word	0x20000070

0800e5f4 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 800e5f4:	f3ef 8010 	mrs	r0, PRIMASK
 800e5f8:	b672      	cpsid	i
 800e5fa:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 800e5fc:	46c0      	nop			; (mov r8, r8)
 800e5fe:	0018      	movs	r0, r3

0800e600 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 800e600:	f380 8810 	msr	PRIMASK, r0
 800e604:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 800e606:	46c0      	nop			; (mov r8, r8)
	...

0800e610 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e610:	f3ef 8009 	mrs	r0, PSP
 800e614:	4b0e      	ldr	r3, [pc, #56]	; (800e650 <pxCurrentTCBConst>)
 800e616:	681a      	ldr	r2, [r3, #0]
 800e618:	3820      	subs	r0, #32
 800e61a:	6010      	str	r0, [r2, #0]
 800e61c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800e61e:	4644      	mov	r4, r8
 800e620:	464d      	mov	r5, r9
 800e622:	4656      	mov	r6, sl
 800e624:	465f      	mov	r7, fp
 800e626:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800e628:	b508      	push	{r3, lr}
 800e62a:	b672      	cpsid	i
 800e62c:	f7ff f852 	bl	800d6d4 <vTaskSwitchContext>
 800e630:	b662      	cpsie	i
 800e632:	bc0c      	pop	{r2, r3}
 800e634:	6811      	ldr	r1, [r2, #0]
 800e636:	6808      	ldr	r0, [r1, #0]
 800e638:	3010      	adds	r0, #16
 800e63a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800e63c:	46a0      	mov	r8, r4
 800e63e:	46a9      	mov	r9, r5
 800e640:	46b2      	mov	sl, r6
 800e642:	46bb      	mov	fp, r7
 800e644:	f380 8809 	msr	PSP, r0
 800e648:	3820      	subs	r0, #32
 800e64a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800e64c:	4718      	bx	r3
 800e64e:	46c0      	nop			; (mov r8, r8)

0800e650 <pxCurrentTCBConst>:
 800e650:	20000b20 	.word	0x20000b20
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 800e654:	46c0      	nop			; (mov r8, r8)
 800e656:	46c0      	nop			; (mov r8, r8)

0800e658 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e658:	b580      	push	{r7, lr}
 800e65a:	b082      	sub	sp, #8
 800e65c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800e65e:	f7ff ffc9 	bl	800e5f4 <ulSetInterruptMaskFromISR>
 800e662:	0003      	movs	r3, r0
 800e664:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e666:	f7fe ff81 	bl	800d56c <xTaskIncrementTick>
 800e66a:	1e03      	subs	r3, r0, #0
 800e66c:	d003      	beq.n	800e676 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 800e66e:	4b06      	ldr	r3, [pc, #24]	; (800e688 <SysTick_Handler+0x30>)
 800e670:	2280      	movs	r2, #128	; 0x80
 800e672:	0552      	lsls	r2, r2, #21
 800e674:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	0018      	movs	r0, r3
 800e67a:	f7ff ffc1 	bl	800e600 <vClearInterruptMaskFromISR>
}
 800e67e:	46c0      	nop			; (mov r8, r8)
 800e680:	46bd      	mov	sp, r7
 800e682:	b002      	add	sp, #8
 800e684:	bd80      	pop	{r7, pc}
 800e686:	46c0      	nop			; (mov r8, r8)
 800e688:	e000ed04 	.word	0xe000ed04

0800e68c <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 800e68c:	b580      	push	{r7, lr}
 800e68e:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 800e690:	4b0b      	ldr	r3, [pc, #44]	; (800e6c0 <prvSetupTimerInterrupt+0x34>)
 800e692:	2200      	movs	r2, #0
 800e694:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 800e696:	4b0b      	ldr	r3, [pc, #44]	; (800e6c4 <prvSetupTimerInterrupt+0x38>)
 800e698:	2200      	movs	r2, #0
 800e69a:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e69c:	4b0a      	ldr	r3, [pc, #40]	; (800e6c8 <prvSetupTimerInterrupt+0x3c>)
 800e69e:	681b      	ldr	r3, [r3, #0]
 800e6a0:	22fa      	movs	r2, #250	; 0xfa
 800e6a2:	0091      	lsls	r1, r2, #2
 800e6a4:	0018      	movs	r0, r3
 800e6a6:	f7f1 fd4b 	bl	8000140 <__udivsi3>
 800e6aa:	0003      	movs	r3, r0
 800e6ac:	001a      	movs	r2, r3
 800e6ae:	4b07      	ldr	r3, [pc, #28]	; (800e6cc <prvSetupTimerInterrupt+0x40>)
 800e6b0:	3a01      	subs	r2, #1
 800e6b2:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 800e6b4:	4b02      	ldr	r3, [pc, #8]	; (800e6c0 <prvSetupTimerInterrupt+0x34>)
 800e6b6:	2207      	movs	r2, #7
 800e6b8:	601a      	str	r2, [r3, #0]
}
 800e6ba:	46c0      	nop			; (mov r8, r8)
 800e6bc:	46bd      	mov	sp, r7
 800e6be:	bd80      	pop	{r7, pc}
 800e6c0:	e000e010 	.word	0xe000e010
 800e6c4:	e000e018 	.word	0xe000e018
 800e6c8:	20000064 	.word	0x20000064
 800e6cc:	e000e014 	.word	0xe000e014

0800e6d0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e6d0:	b580      	push	{r7, lr}
 800e6d2:	b086      	sub	sp, #24
 800e6d4:	af00      	add	r7, sp, #0
 800e6d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e6d8:	2300      	movs	r3, #0
 800e6da:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800e6dc:	f7fe fea0 	bl	800d420 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e6e0:	4b49      	ldr	r3, [pc, #292]	; (800e808 <pvPortMalloc+0x138>)
 800e6e2:	681b      	ldr	r3, [r3, #0]
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d101      	bne.n	800e6ec <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e6e8:	f000 f8e0 	bl	800e8ac <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e6ec:	4b47      	ldr	r3, [pc, #284]	; (800e80c <pvPortMalloc+0x13c>)
 800e6ee:	681b      	ldr	r3, [r3, #0]
 800e6f0:	687a      	ldr	r2, [r7, #4]
 800e6f2:	4013      	ands	r3, r2
 800e6f4:	d000      	beq.n	800e6f8 <pvPortMalloc+0x28>
 800e6f6:	e079      	b.n	800e7ec <pvPortMalloc+0x11c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	2b00      	cmp	r3, #0
 800e6fc:	d012      	beq.n	800e724 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 800e6fe:	2208      	movs	r2, #8
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	189b      	adds	r3, r3, r2
 800e704:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	2207      	movs	r2, #7
 800e70a:	4013      	ands	r3, r2
 800e70c:	d00a      	beq.n	800e724 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	2207      	movs	r2, #7
 800e712:	4393      	bics	r3, r2
 800e714:	3308      	adds	r3, #8
 800e716:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	2207      	movs	r2, #7
 800e71c:	4013      	ands	r3, r2
 800e71e:	d001      	beq.n	800e724 <pvPortMalloc+0x54>
 800e720:	b672      	cpsid	i
 800e722:	e7fe      	b.n	800e722 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	2b00      	cmp	r3, #0
 800e728:	d060      	beq.n	800e7ec <pvPortMalloc+0x11c>
 800e72a:	4b39      	ldr	r3, [pc, #228]	; (800e810 <pvPortMalloc+0x140>)
 800e72c:	681b      	ldr	r3, [r3, #0]
 800e72e:	687a      	ldr	r2, [r7, #4]
 800e730:	429a      	cmp	r2, r3
 800e732:	d85b      	bhi.n	800e7ec <pvPortMalloc+0x11c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e734:	4b37      	ldr	r3, [pc, #220]	; (800e814 <pvPortMalloc+0x144>)
 800e736:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 800e738:	4b36      	ldr	r3, [pc, #216]	; (800e814 <pvPortMalloc+0x144>)
 800e73a:	681b      	ldr	r3, [r3, #0]
 800e73c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e73e:	e004      	b.n	800e74a <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 800e740:	697b      	ldr	r3, [r7, #20]
 800e742:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e744:	697b      	ldr	r3, [r7, #20]
 800e746:	681b      	ldr	r3, [r3, #0]
 800e748:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e74a:	697b      	ldr	r3, [r7, #20]
 800e74c:	685b      	ldr	r3, [r3, #4]
 800e74e:	687a      	ldr	r2, [r7, #4]
 800e750:	429a      	cmp	r2, r3
 800e752:	d903      	bls.n	800e75c <pvPortMalloc+0x8c>
 800e754:	697b      	ldr	r3, [r7, #20]
 800e756:	681b      	ldr	r3, [r3, #0]
 800e758:	2b00      	cmp	r3, #0
 800e75a:	d1f1      	bne.n	800e740 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e75c:	4b2a      	ldr	r3, [pc, #168]	; (800e808 <pvPortMalloc+0x138>)
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	697a      	ldr	r2, [r7, #20]
 800e762:	429a      	cmp	r2, r3
 800e764:	d042      	beq.n	800e7ec <pvPortMalloc+0x11c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e766:	693b      	ldr	r3, [r7, #16]
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	2208      	movs	r2, #8
 800e76c:	189b      	adds	r3, r3, r2
 800e76e:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e770:	697b      	ldr	r3, [r7, #20]
 800e772:	681a      	ldr	r2, [r3, #0]
 800e774:	693b      	ldr	r3, [r7, #16]
 800e776:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e778:	697b      	ldr	r3, [r7, #20]
 800e77a:	685a      	ldr	r2, [r3, #4]
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	1ad2      	subs	r2, r2, r3
 800e780:	2308      	movs	r3, #8
 800e782:	005b      	lsls	r3, r3, #1
 800e784:	429a      	cmp	r2, r3
 800e786:	d916      	bls.n	800e7b6 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e788:	697a      	ldr	r2, [r7, #20]
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	18d3      	adds	r3, r2, r3
 800e78e:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e790:	68bb      	ldr	r3, [r7, #8]
 800e792:	2207      	movs	r2, #7
 800e794:	4013      	ands	r3, r2
 800e796:	d001      	beq.n	800e79c <pvPortMalloc+0xcc>
 800e798:	b672      	cpsid	i
 800e79a:	e7fe      	b.n	800e79a <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e79c:	697b      	ldr	r3, [r7, #20]
 800e79e:	685a      	ldr	r2, [r3, #4]
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	1ad2      	subs	r2, r2, r3
 800e7a4:	68bb      	ldr	r3, [r7, #8]
 800e7a6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e7a8:	697b      	ldr	r3, [r7, #20]
 800e7aa:	687a      	ldr	r2, [r7, #4]
 800e7ac:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e7ae:	68bb      	ldr	r3, [r7, #8]
 800e7b0:	0018      	movs	r0, r3
 800e7b2:	f000 f8db 	bl	800e96c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e7b6:	4b16      	ldr	r3, [pc, #88]	; (800e810 <pvPortMalloc+0x140>)
 800e7b8:	681a      	ldr	r2, [r3, #0]
 800e7ba:	697b      	ldr	r3, [r7, #20]
 800e7bc:	685b      	ldr	r3, [r3, #4]
 800e7be:	1ad2      	subs	r2, r2, r3
 800e7c0:	4b13      	ldr	r3, [pc, #76]	; (800e810 <pvPortMalloc+0x140>)
 800e7c2:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e7c4:	4b12      	ldr	r3, [pc, #72]	; (800e810 <pvPortMalloc+0x140>)
 800e7c6:	681a      	ldr	r2, [r3, #0]
 800e7c8:	4b13      	ldr	r3, [pc, #76]	; (800e818 <pvPortMalloc+0x148>)
 800e7ca:	681b      	ldr	r3, [r3, #0]
 800e7cc:	429a      	cmp	r2, r3
 800e7ce:	d203      	bcs.n	800e7d8 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e7d0:	4b0f      	ldr	r3, [pc, #60]	; (800e810 <pvPortMalloc+0x140>)
 800e7d2:	681a      	ldr	r2, [r3, #0]
 800e7d4:	4b10      	ldr	r3, [pc, #64]	; (800e818 <pvPortMalloc+0x148>)
 800e7d6:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e7d8:	697b      	ldr	r3, [r7, #20]
 800e7da:	685a      	ldr	r2, [r3, #4]
 800e7dc:	4b0b      	ldr	r3, [pc, #44]	; (800e80c <pvPortMalloc+0x13c>)
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	431a      	orrs	r2, r3
 800e7e2:	697b      	ldr	r3, [r7, #20]
 800e7e4:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e7e6:	697b      	ldr	r3, [r7, #20]
 800e7e8:	2200      	movs	r2, #0
 800e7ea:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e7ec:	f7fe fe24 	bl	800d438 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e7f0:	68fb      	ldr	r3, [r7, #12]
 800e7f2:	2207      	movs	r2, #7
 800e7f4:	4013      	ands	r3, r2
 800e7f6:	d001      	beq.n	800e7fc <pvPortMalloc+0x12c>
 800e7f8:	b672      	cpsid	i
 800e7fa:	e7fe      	b.n	800e7fa <pvPortMalloc+0x12a>
	return pvReturn;
 800e7fc:	68fb      	ldr	r3, [r7, #12]
}
 800e7fe:	0018      	movs	r0, r3
 800e800:	46bd      	mov	sp, r7
 800e802:	b006      	add	sp, #24
 800e804:	bd80      	pop	{r7, pc}
 800e806:	46c0      	nop			; (mov r8, r8)
 800e808:	20002154 	.word	0x20002154
 800e80c:	20002160 	.word	0x20002160
 800e810:	20002158 	.word	0x20002158
 800e814:	2000214c 	.word	0x2000214c
 800e818:	2000215c 	.word	0x2000215c

0800e81c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e81c:	b580      	push	{r7, lr}
 800e81e:	b084      	sub	sp, #16
 800e820:	af00      	add	r7, sp, #0
 800e822:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	2b00      	cmp	r3, #0
 800e82c:	d035      	beq.n	800e89a <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e82e:	2308      	movs	r3, #8
 800e830:	425b      	negs	r3, r3
 800e832:	68fa      	ldr	r2, [r7, #12]
 800e834:	18d3      	adds	r3, r2, r3
 800e836:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e838:	68fb      	ldr	r3, [r7, #12]
 800e83a:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e83c:	68bb      	ldr	r3, [r7, #8]
 800e83e:	685a      	ldr	r2, [r3, #4]
 800e840:	4b18      	ldr	r3, [pc, #96]	; (800e8a4 <vPortFree+0x88>)
 800e842:	681b      	ldr	r3, [r3, #0]
 800e844:	4013      	ands	r3, r2
 800e846:	d101      	bne.n	800e84c <vPortFree+0x30>
 800e848:	b672      	cpsid	i
 800e84a:	e7fe      	b.n	800e84a <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e84c:	68bb      	ldr	r3, [r7, #8]
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	2b00      	cmp	r3, #0
 800e852:	d001      	beq.n	800e858 <vPortFree+0x3c>
 800e854:	b672      	cpsid	i
 800e856:	e7fe      	b.n	800e856 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e858:	68bb      	ldr	r3, [r7, #8]
 800e85a:	685a      	ldr	r2, [r3, #4]
 800e85c:	4b11      	ldr	r3, [pc, #68]	; (800e8a4 <vPortFree+0x88>)
 800e85e:	681b      	ldr	r3, [r3, #0]
 800e860:	4013      	ands	r3, r2
 800e862:	d01a      	beq.n	800e89a <vPortFree+0x7e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e864:	68bb      	ldr	r3, [r7, #8]
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	2b00      	cmp	r3, #0
 800e86a:	d116      	bne.n	800e89a <vPortFree+0x7e>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e86c:	68bb      	ldr	r3, [r7, #8]
 800e86e:	685a      	ldr	r2, [r3, #4]
 800e870:	4b0c      	ldr	r3, [pc, #48]	; (800e8a4 <vPortFree+0x88>)
 800e872:	681b      	ldr	r3, [r3, #0]
 800e874:	43db      	mvns	r3, r3
 800e876:	401a      	ands	r2, r3
 800e878:	68bb      	ldr	r3, [r7, #8]
 800e87a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e87c:	f7fe fdd0 	bl	800d420 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e880:	68bb      	ldr	r3, [r7, #8]
 800e882:	685a      	ldr	r2, [r3, #4]
 800e884:	4b08      	ldr	r3, [pc, #32]	; (800e8a8 <vPortFree+0x8c>)
 800e886:	681b      	ldr	r3, [r3, #0]
 800e888:	18d2      	adds	r2, r2, r3
 800e88a:	4b07      	ldr	r3, [pc, #28]	; (800e8a8 <vPortFree+0x8c>)
 800e88c:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e88e:	68bb      	ldr	r3, [r7, #8]
 800e890:	0018      	movs	r0, r3
 800e892:	f000 f86b 	bl	800e96c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800e896:	f7fe fdcf 	bl	800d438 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e89a:	46c0      	nop			; (mov r8, r8)
 800e89c:	46bd      	mov	sp, r7
 800e89e:	b004      	add	sp, #16
 800e8a0:	bd80      	pop	{r7, pc}
 800e8a2:	46c0      	nop			; (mov r8, r8)
 800e8a4:	20002160 	.word	0x20002160
 800e8a8:	20002158 	.word	0x20002158

0800e8ac <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e8ac:	b580      	push	{r7, lr}
 800e8ae:	b084      	sub	sp, #16
 800e8b0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e8b2:	2380      	movs	r3, #128	; 0x80
 800e8b4:	015b      	lsls	r3, r3, #5
 800e8b6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e8b8:	4b26      	ldr	r3, [pc, #152]	; (800e954 <prvHeapInit+0xa8>)
 800e8ba:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e8bc:	68fb      	ldr	r3, [r7, #12]
 800e8be:	2207      	movs	r2, #7
 800e8c0:	4013      	ands	r3, r2
 800e8c2:	d00c      	beq.n	800e8de <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	3307      	adds	r3, #7
 800e8c8:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e8ca:	68fb      	ldr	r3, [r7, #12]
 800e8cc:	2207      	movs	r2, #7
 800e8ce:	4393      	bics	r3, r2
 800e8d0:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e8d2:	68ba      	ldr	r2, [r7, #8]
 800e8d4:	68fb      	ldr	r3, [r7, #12]
 800e8d6:	1ad2      	subs	r2, r2, r3
 800e8d8:	4b1e      	ldr	r3, [pc, #120]	; (800e954 <prvHeapInit+0xa8>)
 800e8da:	18d3      	adds	r3, r2, r3
 800e8dc:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e8de:	68fb      	ldr	r3, [r7, #12]
 800e8e0:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e8e2:	4b1d      	ldr	r3, [pc, #116]	; (800e958 <prvHeapInit+0xac>)
 800e8e4:	687a      	ldr	r2, [r7, #4]
 800e8e6:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e8e8:	4b1b      	ldr	r3, [pc, #108]	; (800e958 <prvHeapInit+0xac>)
 800e8ea:	2200      	movs	r2, #0
 800e8ec:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	68ba      	ldr	r2, [r7, #8]
 800e8f2:	18d3      	adds	r3, r2, r3
 800e8f4:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e8f6:	2208      	movs	r2, #8
 800e8f8:	68fb      	ldr	r3, [r7, #12]
 800e8fa:	1a9b      	subs	r3, r3, r2
 800e8fc:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e8fe:	68fb      	ldr	r3, [r7, #12]
 800e900:	2207      	movs	r2, #7
 800e902:	4393      	bics	r3, r2
 800e904:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e906:	68fa      	ldr	r2, [r7, #12]
 800e908:	4b14      	ldr	r3, [pc, #80]	; (800e95c <prvHeapInit+0xb0>)
 800e90a:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 800e90c:	4b13      	ldr	r3, [pc, #76]	; (800e95c <prvHeapInit+0xb0>)
 800e90e:	681b      	ldr	r3, [r3, #0]
 800e910:	2200      	movs	r2, #0
 800e912:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e914:	4b11      	ldr	r3, [pc, #68]	; (800e95c <prvHeapInit+0xb0>)
 800e916:	681b      	ldr	r3, [r3, #0]
 800e918:	2200      	movs	r2, #0
 800e91a:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e920:	683b      	ldr	r3, [r7, #0]
 800e922:	68fa      	ldr	r2, [r7, #12]
 800e924:	1ad2      	subs	r2, r2, r3
 800e926:	683b      	ldr	r3, [r7, #0]
 800e928:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e92a:	4b0c      	ldr	r3, [pc, #48]	; (800e95c <prvHeapInit+0xb0>)
 800e92c:	681a      	ldr	r2, [r3, #0]
 800e92e:	683b      	ldr	r3, [r7, #0]
 800e930:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e932:	683b      	ldr	r3, [r7, #0]
 800e934:	685a      	ldr	r2, [r3, #4]
 800e936:	4b0a      	ldr	r3, [pc, #40]	; (800e960 <prvHeapInit+0xb4>)
 800e938:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e93a:	683b      	ldr	r3, [r7, #0]
 800e93c:	685a      	ldr	r2, [r3, #4]
 800e93e:	4b09      	ldr	r3, [pc, #36]	; (800e964 <prvHeapInit+0xb8>)
 800e940:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e942:	4b09      	ldr	r3, [pc, #36]	; (800e968 <prvHeapInit+0xbc>)
 800e944:	2280      	movs	r2, #128	; 0x80
 800e946:	0612      	lsls	r2, r2, #24
 800e948:	601a      	str	r2, [r3, #0]
}
 800e94a:	46c0      	nop			; (mov r8, r8)
 800e94c:	46bd      	mov	sp, r7
 800e94e:	b004      	add	sp, #16
 800e950:	bd80      	pop	{r7, pc}
 800e952:	46c0      	nop			; (mov r8, r8)
 800e954:	2000114c 	.word	0x2000114c
 800e958:	2000214c 	.word	0x2000214c
 800e95c:	20002154 	.word	0x20002154
 800e960:	2000215c 	.word	0x2000215c
 800e964:	20002158 	.word	0x20002158
 800e968:	20002160 	.word	0x20002160

0800e96c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e96c:	b580      	push	{r7, lr}
 800e96e:	b084      	sub	sp, #16
 800e970:	af00      	add	r7, sp, #0
 800e972:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e974:	4b27      	ldr	r3, [pc, #156]	; (800ea14 <prvInsertBlockIntoFreeList+0xa8>)
 800e976:	60fb      	str	r3, [r7, #12]
 800e978:	e002      	b.n	800e980 <prvInsertBlockIntoFreeList+0x14>
 800e97a:	68fb      	ldr	r3, [r7, #12]
 800e97c:	681b      	ldr	r3, [r3, #0]
 800e97e:	60fb      	str	r3, [r7, #12]
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	687a      	ldr	r2, [r7, #4]
 800e986:	429a      	cmp	r2, r3
 800e988:	d8f7      	bhi.n	800e97a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e98a:	68fb      	ldr	r3, [r7, #12]
 800e98c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e98e:	68fb      	ldr	r3, [r7, #12]
 800e990:	685b      	ldr	r3, [r3, #4]
 800e992:	68ba      	ldr	r2, [r7, #8]
 800e994:	18d3      	adds	r3, r2, r3
 800e996:	687a      	ldr	r2, [r7, #4]
 800e998:	429a      	cmp	r2, r3
 800e99a:	d108      	bne.n	800e9ae <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e99c:	68fb      	ldr	r3, [r7, #12]
 800e99e:	685a      	ldr	r2, [r3, #4]
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	685b      	ldr	r3, [r3, #4]
 800e9a4:	18d2      	adds	r2, r2, r3
 800e9a6:	68fb      	ldr	r3, [r7, #12]
 800e9a8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e9aa:	68fb      	ldr	r3, [r7, #12]
 800e9ac:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	685b      	ldr	r3, [r3, #4]
 800e9b6:	68ba      	ldr	r2, [r7, #8]
 800e9b8:	18d2      	adds	r2, r2, r3
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	681b      	ldr	r3, [r3, #0]
 800e9be:	429a      	cmp	r2, r3
 800e9c0:	d118      	bne.n	800e9f4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	681a      	ldr	r2, [r3, #0]
 800e9c6:	4b14      	ldr	r3, [pc, #80]	; (800ea18 <prvInsertBlockIntoFreeList+0xac>)
 800e9c8:	681b      	ldr	r3, [r3, #0]
 800e9ca:	429a      	cmp	r2, r3
 800e9cc:	d00d      	beq.n	800e9ea <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	685a      	ldr	r2, [r3, #4]
 800e9d2:	68fb      	ldr	r3, [r7, #12]
 800e9d4:	681b      	ldr	r3, [r3, #0]
 800e9d6:	685b      	ldr	r3, [r3, #4]
 800e9d8:	18d2      	adds	r2, r2, r3
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e9de:	68fb      	ldr	r3, [r7, #12]
 800e9e0:	681b      	ldr	r3, [r3, #0]
 800e9e2:	681a      	ldr	r2, [r3, #0]
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	601a      	str	r2, [r3, #0]
 800e9e8:	e008      	b.n	800e9fc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e9ea:	4b0b      	ldr	r3, [pc, #44]	; (800ea18 <prvInsertBlockIntoFreeList+0xac>)
 800e9ec:	681a      	ldr	r2, [r3, #0]
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	601a      	str	r2, [r3, #0]
 800e9f2:	e003      	b.n	800e9fc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e9f4:	68fb      	ldr	r3, [r7, #12]
 800e9f6:	681a      	ldr	r2, [r3, #0]
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e9fc:	68fa      	ldr	r2, [r7, #12]
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	429a      	cmp	r2, r3
 800ea02:	d002      	beq.n	800ea0a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ea04:	68fb      	ldr	r3, [r7, #12]
 800ea06:	687a      	ldr	r2, [r7, #4]
 800ea08:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ea0a:	46c0      	nop			; (mov r8, r8)
 800ea0c:	46bd      	mov	sp, r7
 800ea0e:	b004      	add	sp, #16
 800ea10:	bd80      	pop	{r7, pc}
 800ea12:	46c0      	nop			; (mov r8, r8)
 800ea14:	2000214c 	.word	0x2000214c
 800ea18:	20002154 	.word	0x20002154

0800ea1c <__errno>:
 800ea1c:	4b01      	ldr	r3, [pc, #4]	; (800ea24 <__errno+0x8>)
 800ea1e:	6818      	ldr	r0, [r3, #0]
 800ea20:	4770      	bx	lr
 800ea22:	46c0      	nop			; (mov r8, r8)
 800ea24:	20000074 	.word	0x20000074

0800ea28 <std>:
 800ea28:	2300      	movs	r3, #0
 800ea2a:	b510      	push	{r4, lr}
 800ea2c:	0004      	movs	r4, r0
 800ea2e:	6003      	str	r3, [r0, #0]
 800ea30:	6043      	str	r3, [r0, #4]
 800ea32:	6083      	str	r3, [r0, #8]
 800ea34:	8181      	strh	r1, [r0, #12]
 800ea36:	6643      	str	r3, [r0, #100]	; 0x64
 800ea38:	0019      	movs	r1, r3
 800ea3a:	81c2      	strh	r2, [r0, #14]
 800ea3c:	6103      	str	r3, [r0, #16]
 800ea3e:	6143      	str	r3, [r0, #20]
 800ea40:	6183      	str	r3, [r0, #24]
 800ea42:	2208      	movs	r2, #8
 800ea44:	305c      	adds	r0, #92	; 0x5c
 800ea46:	f000 f921 	bl	800ec8c <memset>
 800ea4a:	4b05      	ldr	r3, [pc, #20]	; (800ea60 <std+0x38>)
 800ea4c:	6224      	str	r4, [r4, #32]
 800ea4e:	6263      	str	r3, [r4, #36]	; 0x24
 800ea50:	4b04      	ldr	r3, [pc, #16]	; (800ea64 <std+0x3c>)
 800ea52:	62a3      	str	r3, [r4, #40]	; 0x28
 800ea54:	4b04      	ldr	r3, [pc, #16]	; (800ea68 <std+0x40>)
 800ea56:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ea58:	4b04      	ldr	r3, [pc, #16]	; (800ea6c <std+0x44>)
 800ea5a:	6323      	str	r3, [r4, #48]	; 0x30
 800ea5c:	bd10      	pop	{r4, pc}
 800ea5e:	46c0      	nop			; (mov r8, r8)
 800ea60:	0800f7f5 	.word	0x0800f7f5
 800ea64:	0800f81d 	.word	0x0800f81d
 800ea68:	0800f855 	.word	0x0800f855
 800ea6c:	0800f881 	.word	0x0800f881

0800ea70 <_cleanup_r>:
 800ea70:	b510      	push	{r4, lr}
 800ea72:	4902      	ldr	r1, [pc, #8]	; (800ea7c <_cleanup_r+0xc>)
 800ea74:	f000 f8ba 	bl	800ebec <_fwalk_reent>
 800ea78:	bd10      	pop	{r4, pc}
 800ea7a:	46c0      	nop			; (mov r8, r8)
 800ea7c:	0801073d 	.word	0x0801073d

0800ea80 <__sfmoreglue>:
 800ea80:	b570      	push	{r4, r5, r6, lr}
 800ea82:	2568      	movs	r5, #104	; 0x68
 800ea84:	1e4a      	subs	r2, r1, #1
 800ea86:	4355      	muls	r5, r2
 800ea88:	000e      	movs	r6, r1
 800ea8a:	0029      	movs	r1, r5
 800ea8c:	3174      	adds	r1, #116	; 0x74
 800ea8e:	f000 f927 	bl	800ece0 <_malloc_r>
 800ea92:	1e04      	subs	r4, r0, #0
 800ea94:	d008      	beq.n	800eaa8 <__sfmoreglue+0x28>
 800ea96:	2100      	movs	r1, #0
 800ea98:	002a      	movs	r2, r5
 800ea9a:	6001      	str	r1, [r0, #0]
 800ea9c:	6046      	str	r6, [r0, #4]
 800ea9e:	300c      	adds	r0, #12
 800eaa0:	60a0      	str	r0, [r4, #8]
 800eaa2:	3268      	adds	r2, #104	; 0x68
 800eaa4:	f000 f8f2 	bl	800ec8c <memset>
 800eaa8:	0020      	movs	r0, r4
 800eaaa:	bd70      	pop	{r4, r5, r6, pc}

0800eaac <__sfp_lock_acquire>:
 800eaac:	b510      	push	{r4, lr}
 800eaae:	4802      	ldr	r0, [pc, #8]	; (800eab8 <__sfp_lock_acquire+0xc>)
 800eab0:	f000 f8e1 	bl	800ec76 <__retarget_lock_acquire_recursive>
 800eab4:	bd10      	pop	{r4, pc}
 800eab6:	46c0      	nop			; (mov r8, r8)
 800eab8:	20002165 	.word	0x20002165

0800eabc <__sfp_lock_release>:
 800eabc:	b510      	push	{r4, lr}
 800eabe:	4802      	ldr	r0, [pc, #8]	; (800eac8 <__sfp_lock_release+0xc>)
 800eac0:	f000 f8da 	bl	800ec78 <__retarget_lock_release_recursive>
 800eac4:	bd10      	pop	{r4, pc}
 800eac6:	46c0      	nop			; (mov r8, r8)
 800eac8:	20002165 	.word	0x20002165

0800eacc <__sinit_lock_acquire>:
 800eacc:	b510      	push	{r4, lr}
 800eace:	4802      	ldr	r0, [pc, #8]	; (800ead8 <__sinit_lock_acquire+0xc>)
 800ead0:	f000 f8d1 	bl	800ec76 <__retarget_lock_acquire_recursive>
 800ead4:	bd10      	pop	{r4, pc}
 800ead6:	46c0      	nop			; (mov r8, r8)
 800ead8:	20002166 	.word	0x20002166

0800eadc <__sinit_lock_release>:
 800eadc:	b510      	push	{r4, lr}
 800eade:	4802      	ldr	r0, [pc, #8]	; (800eae8 <__sinit_lock_release+0xc>)
 800eae0:	f000 f8ca 	bl	800ec78 <__retarget_lock_release_recursive>
 800eae4:	bd10      	pop	{r4, pc}
 800eae6:	46c0      	nop			; (mov r8, r8)
 800eae8:	20002166 	.word	0x20002166

0800eaec <__sinit>:
 800eaec:	b513      	push	{r0, r1, r4, lr}
 800eaee:	0004      	movs	r4, r0
 800eaf0:	f7ff ffec 	bl	800eacc <__sinit_lock_acquire>
 800eaf4:	69a3      	ldr	r3, [r4, #24]
 800eaf6:	2b00      	cmp	r3, #0
 800eaf8:	d002      	beq.n	800eb00 <__sinit+0x14>
 800eafa:	f7ff ffef 	bl	800eadc <__sinit_lock_release>
 800eafe:	bd13      	pop	{r0, r1, r4, pc}
 800eb00:	64a3      	str	r3, [r4, #72]	; 0x48
 800eb02:	64e3      	str	r3, [r4, #76]	; 0x4c
 800eb04:	6523      	str	r3, [r4, #80]	; 0x50
 800eb06:	4b13      	ldr	r3, [pc, #76]	; (800eb54 <__sinit+0x68>)
 800eb08:	4a13      	ldr	r2, [pc, #76]	; (800eb58 <__sinit+0x6c>)
 800eb0a:	681b      	ldr	r3, [r3, #0]
 800eb0c:	62a2      	str	r2, [r4, #40]	; 0x28
 800eb0e:	9301      	str	r3, [sp, #4]
 800eb10:	42a3      	cmp	r3, r4
 800eb12:	d101      	bne.n	800eb18 <__sinit+0x2c>
 800eb14:	2301      	movs	r3, #1
 800eb16:	61a3      	str	r3, [r4, #24]
 800eb18:	0020      	movs	r0, r4
 800eb1a:	f000 f81f 	bl	800eb5c <__sfp>
 800eb1e:	6060      	str	r0, [r4, #4]
 800eb20:	0020      	movs	r0, r4
 800eb22:	f000 f81b 	bl	800eb5c <__sfp>
 800eb26:	60a0      	str	r0, [r4, #8]
 800eb28:	0020      	movs	r0, r4
 800eb2a:	f000 f817 	bl	800eb5c <__sfp>
 800eb2e:	2200      	movs	r2, #0
 800eb30:	2104      	movs	r1, #4
 800eb32:	60e0      	str	r0, [r4, #12]
 800eb34:	6860      	ldr	r0, [r4, #4]
 800eb36:	f7ff ff77 	bl	800ea28 <std>
 800eb3a:	2201      	movs	r2, #1
 800eb3c:	2109      	movs	r1, #9
 800eb3e:	68a0      	ldr	r0, [r4, #8]
 800eb40:	f7ff ff72 	bl	800ea28 <std>
 800eb44:	2202      	movs	r2, #2
 800eb46:	2112      	movs	r1, #18
 800eb48:	68e0      	ldr	r0, [r4, #12]
 800eb4a:	f7ff ff6d 	bl	800ea28 <std>
 800eb4e:	2301      	movs	r3, #1
 800eb50:	61a3      	str	r3, [r4, #24]
 800eb52:	e7d2      	b.n	800eafa <__sinit+0xe>
 800eb54:	08013768 	.word	0x08013768
 800eb58:	0800ea71 	.word	0x0800ea71

0800eb5c <__sfp>:
 800eb5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb5e:	0007      	movs	r7, r0
 800eb60:	f7ff ffa4 	bl	800eaac <__sfp_lock_acquire>
 800eb64:	4b1f      	ldr	r3, [pc, #124]	; (800ebe4 <__sfp+0x88>)
 800eb66:	681e      	ldr	r6, [r3, #0]
 800eb68:	69b3      	ldr	r3, [r6, #24]
 800eb6a:	2b00      	cmp	r3, #0
 800eb6c:	d102      	bne.n	800eb74 <__sfp+0x18>
 800eb6e:	0030      	movs	r0, r6
 800eb70:	f7ff ffbc 	bl	800eaec <__sinit>
 800eb74:	3648      	adds	r6, #72	; 0x48
 800eb76:	68b4      	ldr	r4, [r6, #8]
 800eb78:	6873      	ldr	r3, [r6, #4]
 800eb7a:	3b01      	subs	r3, #1
 800eb7c:	d504      	bpl.n	800eb88 <__sfp+0x2c>
 800eb7e:	6833      	ldr	r3, [r6, #0]
 800eb80:	2b00      	cmp	r3, #0
 800eb82:	d022      	beq.n	800ebca <__sfp+0x6e>
 800eb84:	6836      	ldr	r6, [r6, #0]
 800eb86:	e7f6      	b.n	800eb76 <__sfp+0x1a>
 800eb88:	220c      	movs	r2, #12
 800eb8a:	5ea5      	ldrsh	r5, [r4, r2]
 800eb8c:	2d00      	cmp	r5, #0
 800eb8e:	d11a      	bne.n	800ebc6 <__sfp+0x6a>
 800eb90:	0020      	movs	r0, r4
 800eb92:	4b15      	ldr	r3, [pc, #84]	; (800ebe8 <__sfp+0x8c>)
 800eb94:	3058      	adds	r0, #88	; 0x58
 800eb96:	60e3      	str	r3, [r4, #12]
 800eb98:	6665      	str	r5, [r4, #100]	; 0x64
 800eb9a:	f000 f86b 	bl	800ec74 <__retarget_lock_init_recursive>
 800eb9e:	f7ff ff8d 	bl	800eabc <__sfp_lock_release>
 800eba2:	0020      	movs	r0, r4
 800eba4:	2208      	movs	r2, #8
 800eba6:	0029      	movs	r1, r5
 800eba8:	6025      	str	r5, [r4, #0]
 800ebaa:	60a5      	str	r5, [r4, #8]
 800ebac:	6065      	str	r5, [r4, #4]
 800ebae:	6125      	str	r5, [r4, #16]
 800ebb0:	6165      	str	r5, [r4, #20]
 800ebb2:	61a5      	str	r5, [r4, #24]
 800ebb4:	305c      	adds	r0, #92	; 0x5c
 800ebb6:	f000 f869 	bl	800ec8c <memset>
 800ebba:	6365      	str	r5, [r4, #52]	; 0x34
 800ebbc:	63a5      	str	r5, [r4, #56]	; 0x38
 800ebbe:	64a5      	str	r5, [r4, #72]	; 0x48
 800ebc0:	64e5      	str	r5, [r4, #76]	; 0x4c
 800ebc2:	0020      	movs	r0, r4
 800ebc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ebc6:	3468      	adds	r4, #104	; 0x68
 800ebc8:	e7d7      	b.n	800eb7a <__sfp+0x1e>
 800ebca:	2104      	movs	r1, #4
 800ebcc:	0038      	movs	r0, r7
 800ebce:	f7ff ff57 	bl	800ea80 <__sfmoreglue>
 800ebd2:	1e04      	subs	r4, r0, #0
 800ebd4:	6030      	str	r0, [r6, #0]
 800ebd6:	d1d5      	bne.n	800eb84 <__sfp+0x28>
 800ebd8:	f7ff ff70 	bl	800eabc <__sfp_lock_release>
 800ebdc:	230c      	movs	r3, #12
 800ebde:	603b      	str	r3, [r7, #0]
 800ebe0:	e7ef      	b.n	800ebc2 <__sfp+0x66>
 800ebe2:	46c0      	nop			; (mov r8, r8)
 800ebe4:	08013768 	.word	0x08013768
 800ebe8:	ffff0001 	.word	0xffff0001

0800ebec <_fwalk_reent>:
 800ebec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ebee:	0004      	movs	r4, r0
 800ebf0:	0006      	movs	r6, r0
 800ebf2:	2700      	movs	r7, #0
 800ebf4:	9101      	str	r1, [sp, #4]
 800ebf6:	3448      	adds	r4, #72	; 0x48
 800ebf8:	6863      	ldr	r3, [r4, #4]
 800ebfa:	68a5      	ldr	r5, [r4, #8]
 800ebfc:	9300      	str	r3, [sp, #0]
 800ebfe:	9b00      	ldr	r3, [sp, #0]
 800ec00:	3b01      	subs	r3, #1
 800ec02:	9300      	str	r3, [sp, #0]
 800ec04:	d504      	bpl.n	800ec10 <_fwalk_reent+0x24>
 800ec06:	6824      	ldr	r4, [r4, #0]
 800ec08:	2c00      	cmp	r4, #0
 800ec0a:	d1f5      	bne.n	800ebf8 <_fwalk_reent+0xc>
 800ec0c:	0038      	movs	r0, r7
 800ec0e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ec10:	89ab      	ldrh	r3, [r5, #12]
 800ec12:	2b01      	cmp	r3, #1
 800ec14:	d908      	bls.n	800ec28 <_fwalk_reent+0x3c>
 800ec16:	220e      	movs	r2, #14
 800ec18:	5eab      	ldrsh	r3, [r5, r2]
 800ec1a:	3301      	adds	r3, #1
 800ec1c:	d004      	beq.n	800ec28 <_fwalk_reent+0x3c>
 800ec1e:	0029      	movs	r1, r5
 800ec20:	0030      	movs	r0, r6
 800ec22:	9b01      	ldr	r3, [sp, #4]
 800ec24:	4798      	blx	r3
 800ec26:	4307      	orrs	r7, r0
 800ec28:	3568      	adds	r5, #104	; 0x68
 800ec2a:	e7e8      	b.n	800ebfe <_fwalk_reent+0x12>

0800ec2c <__libc_init_array>:
 800ec2c:	b570      	push	{r4, r5, r6, lr}
 800ec2e:	2600      	movs	r6, #0
 800ec30:	4d0c      	ldr	r5, [pc, #48]	; (800ec64 <__libc_init_array+0x38>)
 800ec32:	4c0d      	ldr	r4, [pc, #52]	; (800ec68 <__libc_init_array+0x3c>)
 800ec34:	1b64      	subs	r4, r4, r5
 800ec36:	10a4      	asrs	r4, r4, #2
 800ec38:	42a6      	cmp	r6, r4
 800ec3a:	d109      	bne.n	800ec50 <__libc_init_array+0x24>
 800ec3c:	2600      	movs	r6, #0
 800ec3e:	f003 ff7b 	bl	8012b38 <_init>
 800ec42:	4d0a      	ldr	r5, [pc, #40]	; (800ec6c <__libc_init_array+0x40>)
 800ec44:	4c0a      	ldr	r4, [pc, #40]	; (800ec70 <__libc_init_array+0x44>)
 800ec46:	1b64      	subs	r4, r4, r5
 800ec48:	10a4      	asrs	r4, r4, #2
 800ec4a:	42a6      	cmp	r6, r4
 800ec4c:	d105      	bne.n	800ec5a <__libc_init_array+0x2e>
 800ec4e:	bd70      	pop	{r4, r5, r6, pc}
 800ec50:	00b3      	lsls	r3, r6, #2
 800ec52:	58eb      	ldr	r3, [r5, r3]
 800ec54:	4798      	blx	r3
 800ec56:	3601      	adds	r6, #1
 800ec58:	e7ee      	b.n	800ec38 <__libc_init_array+0xc>
 800ec5a:	00b3      	lsls	r3, r6, #2
 800ec5c:	58eb      	ldr	r3, [r5, r3]
 800ec5e:	4798      	blx	r3
 800ec60:	3601      	adds	r6, #1
 800ec62:	e7f2      	b.n	800ec4a <__libc_init_array+0x1e>
 800ec64:	08013cc0 	.word	0x08013cc0
 800ec68:	08013cc0 	.word	0x08013cc0
 800ec6c:	08013cc0 	.word	0x08013cc0
 800ec70:	08013cc4 	.word	0x08013cc4

0800ec74 <__retarget_lock_init_recursive>:
 800ec74:	4770      	bx	lr

0800ec76 <__retarget_lock_acquire_recursive>:
 800ec76:	4770      	bx	lr

0800ec78 <__retarget_lock_release_recursive>:
 800ec78:	4770      	bx	lr

0800ec7a <memcpy>:
 800ec7a:	2300      	movs	r3, #0
 800ec7c:	b510      	push	{r4, lr}
 800ec7e:	429a      	cmp	r2, r3
 800ec80:	d100      	bne.n	800ec84 <memcpy+0xa>
 800ec82:	bd10      	pop	{r4, pc}
 800ec84:	5ccc      	ldrb	r4, [r1, r3]
 800ec86:	54c4      	strb	r4, [r0, r3]
 800ec88:	3301      	adds	r3, #1
 800ec8a:	e7f8      	b.n	800ec7e <memcpy+0x4>

0800ec8c <memset>:
 800ec8c:	0003      	movs	r3, r0
 800ec8e:	1882      	adds	r2, r0, r2
 800ec90:	4293      	cmp	r3, r2
 800ec92:	d100      	bne.n	800ec96 <memset+0xa>
 800ec94:	4770      	bx	lr
 800ec96:	7019      	strb	r1, [r3, #0]
 800ec98:	3301      	adds	r3, #1
 800ec9a:	e7f9      	b.n	800ec90 <memset+0x4>

0800ec9c <sbrk_aligned>:
 800ec9c:	b570      	push	{r4, r5, r6, lr}
 800ec9e:	4e0f      	ldr	r6, [pc, #60]	; (800ecdc <sbrk_aligned+0x40>)
 800eca0:	000d      	movs	r5, r1
 800eca2:	6831      	ldr	r1, [r6, #0]
 800eca4:	0004      	movs	r4, r0
 800eca6:	2900      	cmp	r1, #0
 800eca8:	d102      	bne.n	800ecb0 <sbrk_aligned+0x14>
 800ecaa:	f000 fd71 	bl	800f790 <_sbrk_r>
 800ecae:	6030      	str	r0, [r6, #0]
 800ecb0:	0029      	movs	r1, r5
 800ecb2:	0020      	movs	r0, r4
 800ecb4:	f000 fd6c 	bl	800f790 <_sbrk_r>
 800ecb8:	1c43      	adds	r3, r0, #1
 800ecba:	d00a      	beq.n	800ecd2 <sbrk_aligned+0x36>
 800ecbc:	2303      	movs	r3, #3
 800ecbe:	1cc5      	adds	r5, r0, #3
 800ecc0:	439d      	bics	r5, r3
 800ecc2:	42a8      	cmp	r0, r5
 800ecc4:	d007      	beq.n	800ecd6 <sbrk_aligned+0x3a>
 800ecc6:	1a29      	subs	r1, r5, r0
 800ecc8:	0020      	movs	r0, r4
 800ecca:	f000 fd61 	bl	800f790 <_sbrk_r>
 800ecce:	1c43      	adds	r3, r0, #1
 800ecd0:	d101      	bne.n	800ecd6 <sbrk_aligned+0x3a>
 800ecd2:	2501      	movs	r5, #1
 800ecd4:	426d      	negs	r5, r5
 800ecd6:	0028      	movs	r0, r5
 800ecd8:	bd70      	pop	{r4, r5, r6, pc}
 800ecda:	46c0      	nop			; (mov r8, r8)
 800ecdc:	2000216c 	.word	0x2000216c

0800ece0 <_malloc_r>:
 800ece0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ece2:	2203      	movs	r2, #3
 800ece4:	1ccb      	adds	r3, r1, #3
 800ece6:	4393      	bics	r3, r2
 800ece8:	3308      	adds	r3, #8
 800ecea:	0006      	movs	r6, r0
 800ecec:	001f      	movs	r7, r3
 800ecee:	2b0c      	cmp	r3, #12
 800ecf0:	d232      	bcs.n	800ed58 <_malloc_r+0x78>
 800ecf2:	270c      	movs	r7, #12
 800ecf4:	42b9      	cmp	r1, r7
 800ecf6:	d831      	bhi.n	800ed5c <_malloc_r+0x7c>
 800ecf8:	0030      	movs	r0, r6
 800ecfa:	f001 fd8d 	bl	8010818 <__malloc_lock>
 800ecfe:	4d32      	ldr	r5, [pc, #200]	; (800edc8 <_malloc_r+0xe8>)
 800ed00:	682b      	ldr	r3, [r5, #0]
 800ed02:	001c      	movs	r4, r3
 800ed04:	2c00      	cmp	r4, #0
 800ed06:	d12e      	bne.n	800ed66 <_malloc_r+0x86>
 800ed08:	0039      	movs	r1, r7
 800ed0a:	0030      	movs	r0, r6
 800ed0c:	f7ff ffc6 	bl	800ec9c <sbrk_aligned>
 800ed10:	0004      	movs	r4, r0
 800ed12:	1c43      	adds	r3, r0, #1
 800ed14:	d11e      	bne.n	800ed54 <_malloc_r+0x74>
 800ed16:	682c      	ldr	r4, [r5, #0]
 800ed18:	0025      	movs	r5, r4
 800ed1a:	2d00      	cmp	r5, #0
 800ed1c:	d14a      	bne.n	800edb4 <_malloc_r+0xd4>
 800ed1e:	6823      	ldr	r3, [r4, #0]
 800ed20:	0029      	movs	r1, r5
 800ed22:	18e3      	adds	r3, r4, r3
 800ed24:	0030      	movs	r0, r6
 800ed26:	9301      	str	r3, [sp, #4]
 800ed28:	f000 fd32 	bl	800f790 <_sbrk_r>
 800ed2c:	9b01      	ldr	r3, [sp, #4]
 800ed2e:	4283      	cmp	r3, r0
 800ed30:	d143      	bne.n	800edba <_malloc_r+0xda>
 800ed32:	6823      	ldr	r3, [r4, #0]
 800ed34:	3703      	adds	r7, #3
 800ed36:	1aff      	subs	r7, r7, r3
 800ed38:	2303      	movs	r3, #3
 800ed3a:	439f      	bics	r7, r3
 800ed3c:	3708      	adds	r7, #8
 800ed3e:	2f0c      	cmp	r7, #12
 800ed40:	d200      	bcs.n	800ed44 <_malloc_r+0x64>
 800ed42:	270c      	movs	r7, #12
 800ed44:	0039      	movs	r1, r7
 800ed46:	0030      	movs	r0, r6
 800ed48:	f7ff ffa8 	bl	800ec9c <sbrk_aligned>
 800ed4c:	1c43      	adds	r3, r0, #1
 800ed4e:	d034      	beq.n	800edba <_malloc_r+0xda>
 800ed50:	6823      	ldr	r3, [r4, #0]
 800ed52:	19df      	adds	r7, r3, r7
 800ed54:	6027      	str	r7, [r4, #0]
 800ed56:	e013      	b.n	800ed80 <_malloc_r+0xa0>
 800ed58:	2b00      	cmp	r3, #0
 800ed5a:	dacb      	bge.n	800ecf4 <_malloc_r+0x14>
 800ed5c:	230c      	movs	r3, #12
 800ed5e:	2500      	movs	r5, #0
 800ed60:	6033      	str	r3, [r6, #0]
 800ed62:	0028      	movs	r0, r5
 800ed64:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ed66:	6822      	ldr	r2, [r4, #0]
 800ed68:	1bd1      	subs	r1, r2, r7
 800ed6a:	d420      	bmi.n	800edae <_malloc_r+0xce>
 800ed6c:	290b      	cmp	r1, #11
 800ed6e:	d917      	bls.n	800eda0 <_malloc_r+0xc0>
 800ed70:	19e2      	adds	r2, r4, r7
 800ed72:	6027      	str	r7, [r4, #0]
 800ed74:	42a3      	cmp	r3, r4
 800ed76:	d111      	bne.n	800ed9c <_malloc_r+0xbc>
 800ed78:	602a      	str	r2, [r5, #0]
 800ed7a:	6863      	ldr	r3, [r4, #4]
 800ed7c:	6011      	str	r1, [r2, #0]
 800ed7e:	6053      	str	r3, [r2, #4]
 800ed80:	0030      	movs	r0, r6
 800ed82:	0025      	movs	r5, r4
 800ed84:	f001 fd50 	bl	8010828 <__malloc_unlock>
 800ed88:	2207      	movs	r2, #7
 800ed8a:	350b      	adds	r5, #11
 800ed8c:	1d23      	adds	r3, r4, #4
 800ed8e:	4395      	bics	r5, r2
 800ed90:	1aea      	subs	r2, r5, r3
 800ed92:	429d      	cmp	r5, r3
 800ed94:	d0e5      	beq.n	800ed62 <_malloc_r+0x82>
 800ed96:	1b5b      	subs	r3, r3, r5
 800ed98:	50a3      	str	r3, [r4, r2]
 800ed9a:	e7e2      	b.n	800ed62 <_malloc_r+0x82>
 800ed9c:	605a      	str	r2, [r3, #4]
 800ed9e:	e7ec      	b.n	800ed7a <_malloc_r+0x9a>
 800eda0:	6862      	ldr	r2, [r4, #4]
 800eda2:	42a3      	cmp	r3, r4
 800eda4:	d101      	bne.n	800edaa <_malloc_r+0xca>
 800eda6:	602a      	str	r2, [r5, #0]
 800eda8:	e7ea      	b.n	800ed80 <_malloc_r+0xa0>
 800edaa:	605a      	str	r2, [r3, #4]
 800edac:	e7e8      	b.n	800ed80 <_malloc_r+0xa0>
 800edae:	0023      	movs	r3, r4
 800edb0:	6864      	ldr	r4, [r4, #4]
 800edb2:	e7a7      	b.n	800ed04 <_malloc_r+0x24>
 800edb4:	002c      	movs	r4, r5
 800edb6:	686d      	ldr	r5, [r5, #4]
 800edb8:	e7af      	b.n	800ed1a <_malloc_r+0x3a>
 800edba:	230c      	movs	r3, #12
 800edbc:	0030      	movs	r0, r6
 800edbe:	6033      	str	r3, [r6, #0]
 800edc0:	f001 fd32 	bl	8010828 <__malloc_unlock>
 800edc4:	e7cd      	b.n	800ed62 <_malloc_r+0x82>
 800edc6:	46c0      	nop			; (mov r8, r8)
 800edc8:	20002168 	.word	0x20002168

0800edcc <__cvt>:
 800edcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800edce:	001e      	movs	r6, r3
 800edd0:	2300      	movs	r3, #0
 800edd2:	0014      	movs	r4, r2
 800edd4:	b08b      	sub	sp, #44	; 0x2c
 800edd6:	429e      	cmp	r6, r3
 800edd8:	da04      	bge.n	800ede4 <__cvt+0x18>
 800edda:	2180      	movs	r1, #128	; 0x80
 800eddc:	0609      	lsls	r1, r1, #24
 800edde:	1873      	adds	r3, r6, r1
 800ede0:	001e      	movs	r6, r3
 800ede2:	232d      	movs	r3, #45	; 0x2d
 800ede4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ede6:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800ede8:	7013      	strb	r3, [r2, #0]
 800edea:	2320      	movs	r3, #32
 800edec:	2203      	movs	r2, #3
 800edee:	439f      	bics	r7, r3
 800edf0:	2f46      	cmp	r7, #70	; 0x46
 800edf2:	d007      	beq.n	800ee04 <__cvt+0x38>
 800edf4:	003b      	movs	r3, r7
 800edf6:	3b45      	subs	r3, #69	; 0x45
 800edf8:	4259      	negs	r1, r3
 800edfa:	414b      	adcs	r3, r1
 800edfc:	9910      	ldr	r1, [sp, #64]	; 0x40
 800edfe:	3a01      	subs	r2, #1
 800ee00:	18cb      	adds	r3, r1, r3
 800ee02:	9310      	str	r3, [sp, #64]	; 0x40
 800ee04:	ab09      	add	r3, sp, #36	; 0x24
 800ee06:	9304      	str	r3, [sp, #16]
 800ee08:	ab08      	add	r3, sp, #32
 800ee0a:	9303      	str	r3, [sp, #12]
 800ee0c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ee0e:	9200      	str	r2, [sp, #0]
 800ee10:	9302      	str	r3, [sp, #8]
 800ee12:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ee14:	0022      	movs	r2, r4
 800ee16:	9301      	str	r3, [sp, #4]
 800ee18:	0033      	movs	r3, r6
 800ee1a:	f000 fde9 	bl	800f9f0 <_dtoa_r>
 800ee1e:	0005      	movs	r5, r0
 800ee20:	2f47      	cmp	r7, #71	; 0x47
 800ee22:	d102      	bne.n	800ee2a <__cvt+0x5e>
 800ee24:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ee26:	07db      	lsls	r3, r3, #31
 800ee28:	d528      	bpl.n	800ee7c <__cvt+0xb0>
 800ee2a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ee2c:	18eb      	adds	r3, r5, r3
 800ee2e:	9307      	str	r3, [sp, #28]
 800ee30:	2f46      	cmp	r7, #70	; 0x46
 800ee32:	d114      	bne.n	800ee5e <__cvt+0x92>
 800ee34:	782b      	ldrb	r3, [r5, #0]
 800ee36:	2b30      	cmp	r3, #48	; 0x30
 800ee38:	d10c      	bne.n	800ee54 <__cvt+0x88>
 800ee3a:	2200      	movs	r2, #0
 800ee3c:	2300      	movs	r3, #0
 800ee3e:	0020      	movs	r0, r4
 800ee40:	0031      	movs	r1, r6
 800ee42:	f7f1 fb03 	bl	800044c <__aeabi_dcmpeq>
 800ee46:	2800      	cmp	r0, #0
 800ee48:	d104      	bne.n	800ee54 <__cvt+0x88>
 800ee4a:	2301      	movs	r3, #1
 800ee4c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ee4e:	1a9b      	subs	r3, r3, r2
 800ee50:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ee52:	6013      	str	r3, [r2, #0]
 800ee54:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ee56:	9a07      	ldr	r2, [sp, #28]
 800ee58:	681b      	ldr	r3, [r3, #0]
 800ee5a:	18d3      	adds	r3, r2, r3
 800ee5c:	9307      	str	r3, [sp, #28]
 800ee5e:	2200      	movs	r2, #0
 800ee60:	2300      	movs	r3, #0
 800ee62:	0020      	movs	r0, r4
 800ee64:	0031      	movs	r1, r6
 800ee66:	f7f1 faf1 	bl	800044c <__aeabi_dcmpeq>
 800ee6a:	2800      	cmp	r0, #0
 800ee6c:	d001      	beq.n	800ee72 <__cvt+0xa6>
 800ee6e:	9b07      	ldr	r3, [sp, #28]
 800ee70:	9309      	str	r3, [sp, #36]	; 0x24
 800ee72:	2230      	movs	r2, #48	; 0x30
 800ee74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee76:	9907      	ldr	r1, [sp, #28]
 800ee78:	428b      	cmp	r3, r1
 800ee7a:	d306      	bcc.n	800ee8a <__cvt+0xbe>
 800ee7c:	0028      	movs	r0, r5
 800ee7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee80:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800ee82:	1b5b      	subs	r3, r3, r5
 800ee84:	6013      	str	r3, [r2, #0]
 800ee86:	b00b      	add	sp, #44	; 0x2c
 800ee88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ee8a:	1c59      	adds	r1, r3, #1
 800ee8c:	9109      	str	r1, [sp, #36]	; 0x24
 800ee8e:	701a      	strb	r2, [r3, #0]
 800ee90:	e7f0      	b.n	800ee74 <__cvt+0xa8>

0800ee92 <__exponent>:
 800ee92:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ee94:	1c83      	adds	r3, r0, #2
 800ee96:	b087      	sub	sp, #28
 800ee98:	9303      	str	r3, [sp, #12]
 800ee9a:	0005      	movs	r5, r0
 800ee9c:	000c      	movs	r4, r1
 800ee9e:	232b      	movs	r3, #43	; 0x2b
 800eea0:	7002      	strb	r2, [r0, #0]
 800eea2:	2900      	cmp	r1, #0
 800eea4:	da01      	bge.n	800eeaa <__exponent+0x18>
 800eea6:	424c      	negs	r4, r1
 800eea8:	3302      	adds	r3, #2
 800eeaa:	706b      	strb	r3, [r5, #1]
 800eeac:	2c09      	cmp	r4, #9
 800eeae:	dd31      	ble.n	800ef14 <__exponent+0x82>
 800eeb0:	270a      	movs	r7, #10
 800eeb2:	ab04      	add	r3, sp, #16
 800eeb4:	1dde      	adds	r6, r3, #7
 800eeb6:	0020      	movs	r0, r4
 800eeb8:	0039      	movs	r1, r7
 800eeba:	9601      	str	r6, [sp, #4]
 800eebc:	f7f1 fab0 	bl	8000420 <__aeabi_idivmod>
 800eec0:	3e01      	subs	r6, #1
 800eec2:	3130      	adds	r1, #48	; 0x30
 800eec4:	0020      	movs	r0, r4
 800eec6:	7031      	strb	r1, [r6, #0]
 800eec8:	0039      	movs	r1, r7
 800eeca:	9402      	str	r4, [sp, #8]
 800eecc:	f7f1 f9c2 	bl	8000254 <__divsi3>
 800eed0:	9b02      	ldr	r3, [sp, #8]
 800eed2:	0004      	movs	r4, r0
 800eed4:	2b63      	cmp	r3, #99	; 0x63
 800eed6:	dcee      	bgt.n	800eeb6 <__exponent+0x24>
 800eed8:	9b01      	ldr	r3, [sp, #4]
 800eeda:	3430      	adds	r4, #48	; 0x30
 800eedc:	1e9a      	subs	r2, r3, #2
 800eede:	0013      	movs	r3, r2
 800eee0:	9903      	ldr	r1, [sp, #12]
 800eee2:	7014      	strb	r4, [r2, #0]
 800eee4:	a804      	add	r0, sp, #16
 800eee6:	3007      	adds	r0, #7
 800eee8:	4298      	cmp	r0, r3
 800eeea:	d80e      	bhi.n	800ef0a <__exponent+0x78>
 800eeec:	ab04      	add	r3, sp, #16
 800eeee:	3307      	adds	r3, #7
 800eef0:	2000      	movs	r0, #0
 800eef2:	429a      	cmp	r2, r3
 800eef4:	d804      	bhi.n	800ef00 <__exponent+0x6e>
 800eef6:	ab04      	add	r3, sp, #16
 800eef8:	3009      	adds	r0, #9
 800eefa:	18c0      	adds	r0, r0, r3
 800eefc:	9b01      	ldr	r3, [sp, #4]
 800eefe:	1ac0      	subs	r0, r0, r3
 800ef00:	9b03      	ldr	r3, [sp, #12]
 800ef02:	1818      	adds	r0, r3, r0
 800ef04:	1b40      	subs	r0, r0, r5
 800ef06:	b007      	add	sp, #28
 800ef08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ef0a:	7818      	ldrb	r0, [r3, #0]
 800ef0c:	3301      	adds	r3, #1
 800ef0e:	7008      	strb	r0, [r1, #0]
 800ef10:	3101      	adds	r1, #1
 800ef12:	e7e7      	b.n	800eee4 <__exponent+0x52>
 800ef14:	2330      	movs	r3, #48	; 0x30
 800ef16:	18e4      	adds	r4, r4, r3
 800ef18:	70ab      	strb	r3, [r5, #2]
 800ef1a:	1d28      	adds	r0, r5, #4
 800ef1c:	70ec      	strb	r4, [r5, #3]
 800ef1e:	e7f1      	b.n	800ef04 <__exponent+0x72>

0800ef20 <_printf_float>:
 800ef20:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ef22:	b095      	sub	sp, #84	; 0x54
 800ef24:	000c      	movs	r4, r1
 800ef26:	9209      	str	r2, [sp, #36]	; 0x24
 800ef28:	001e      	movs	r6, r3
 800ef2a:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800ef2c:	0007      	movs	r7, r0
 800ef2e:	f001 fc45 	bl	80107bc <_localeconv_r>
 800ef32:	6803      	ldr	r3, [r0, #0]
 800ef34:	0018      	movs	r0, r3
 800ef36:	930c      	str	r3, [sp, #48]	; 0x30
 800ef38:	f7f1 f8e6 	bl	8000108 <strlen>
 800ef3c:	2300      	movs	r3, #0
 800ef3e:	9312      	str	r3, [sp, #72]	; 0x48
 800ef40:	7e23      	ldrb	r3, [r4, #24]
 800ef42:	2207      	movs	r2, #7
 800ef44:	930a      	str	r3, [sp, #40]	; 0x28
 800ef46:	6823      	ldr	r3, [r4, #0]
 800ef48:	900e      	str	r0, [sp, #56]	; 0x38
 800ef4a:	930d      	str	r3, [sp, #52]	; 0x34
 800ef4c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ef4e:	682b      	ldr	r3, [r5, #0]
 800ef50:	05c9      	lsls	r1, r1, #23
 800ef52:	d547      	bpl.n	800efe4 <_printf_float+0xc4>
 800ef54:	189b      	adds	r3, r3, r2
 800ef56:	4393      	bics	r3, r2
 800ef58:	001a      	movs	r2, r3
 800ef5a:	3208      	adds	r2, #8
 800ef5c:	602a      	str	r2, [r5, #0]
 800ef5e:	681a      	ldr	r2, [r3, #0]
 800ef60:	685b      	ldr	r3, [r3, #4]
 800ef62:	64a2      	str	r2, [r4, #72]	; 0x48
 800ef64:	64e3      	str	r3, [r4, #76]	; 0x4c
 800ef66:	2201      	movs	r2, #1
 800ef68:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800ef6a:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 800ef6c:	930b      	str	r3, [sp, #44]	; 0x2c
 800ef6e:	006b      	lsls	r3, r5, #1
 800ef70:	085b      	lsrs	r3, r3, #1
 800ef72:	930f      	str	r3, [sp, #60]	; 0x3c
 800ef74:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800ef76:	4ba7      	ldr	r3, [pc, #668]	; (800f214 <_printf_float+0x2f4>)
 800ef78:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800ef7a:	4252      	negs	r2, r2
 800ef7c:	f7f3 fc42 	bl	8002804 <__aeabi_dcmpun>
 800ef80:	2800      	cmp	r0, #0
 800ef82:	d131      	bne.n	800efe8 <_printf_float+0xc8>
 800ef84:	2201      	movs	r2, #1
 800ef86:	4ba3      	ldr	r3, [pc, #652]	; (800f214 <_printf_float+0x2f4>)
 800ef88:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800ef8a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800ef8c:	4252      	negs	r2, r2
 800ef8e:	f7f1 fa6d 	bl	800046c <__aeabi_dcmple>
 800ef92:	2800      	cmp	r0, #0
 800ef94:	d128      	bne.n	800efe8 <_printf_float+0xc8>
 800ef96:	2200      	movs	r2, #0
 800ef98:	2300      	movs	r3, #0
 800ef9a:	0029      	movs	r1, r5
 800ef9c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800ef9e:	f7f1 fa5b 	bl	8000458 <__aeabi_dcmplt>
 800efa2:	2800      	cmp	r0, #0
 800efa4:	d003      	beq.n	800efae <_printf_float+0x8e>
 800efa6:	0023      	movs	r3, r4
 800efa8:	222d      	movs	r2, #45	; 0x2d
 800efaa:	3343      	adds	r3, #67	; 0x43
 800efac:	701a      	strb	r2, [r3, #0]
 800efae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800efb0:	4d99      	ldr	r5, [pc, #612]	; (800f218 <_printf_float+0x2f8>)
 800efb2:	2b47      	cmp	r3, #71	; 0x47
 800efb4:	d900      	bls.n	800efb8 <_printf_float+0x98>
 800efb6:	4d99      	ldr	r5, [pc, #612]	; (800f21c <_printf_float+0x2fc>)
 800efb8:	2303      	movs	r3, #3
 800efba:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800efbc:	6123      	str	r3, [r4, #16]
 800efbe:	3301      	adds	r3, #1
 800efc0:	439a      	bics	r2, r3
 800efc2:	2300      	movs	r3, #0
 800efc4:	6022      	str	r2, [r4, #0]
 800efc6:	930b      	str	r3, [sp, #44]	; 0x2c
 800efc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800efca:	0021      	movs	r1, r4
 800efcc:	0038      	movs	r0, r7
 800efce:	9600      	str	r6, [sp, #0]
 800efd0:	aa13      	add	r2, sp, #76	; 0x4c
 800efd2:	f000 f9e7 	bl	800f3a4 <_printf_common>
 800efd6:	1c43      	adds	r3, r0, #1
 800efd8:	d000      	beq.n	800efdc <_printf_float+0xbc>
 800efda:	e0a2      	b.n	800f122 <_printf_float+0x202>
 800efdc:	2001      	movs	r0, #1
 800efde:	4240      	negs	r0, r0
 800efe0:	b015      	add	sp, #84	; 0x54
 800efe2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800efe4:	3307      	adds	r3, #7
 800efe6:	e7b6      	b.n	800ef56 <_printf_float+0x36>
 800efe8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800efea:	002b      	movs	r3, r5
 800efec:	0010      	movs	r0, r2
 800efee:	0029      	movs	r1, r5
 800eff0:	f7f3 fc08 	bl	8002804 <__aeabi_dcmpun>
 800eff4:	2800      	cmp	r0, #0
 800eff6:	d00b      	beq.n	800f010 <_printf_float+0xf0>
 800eff8:	2d00      	cmp	r5, #0
 800effa:	da03      	bge.n	800f004 <_printf_float+0xe4>
 800effc:	0023      	movs	r3, r4
 800effe:	222d      	movs	r2, #45	; 0x2d
 800f000:	3343      	adds	r3, #67	; 0x43
 800f002:	701a      	strb	r2, [r3, #0]
 800f004:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f006:	4d86      	ldr	r5, [pc, #536]	; (800f220 <_printf_float+0x300>)
 800f008:	2b47      	cmp	r3, #71	; 0x47
 800f00a:	d9d5      	bls.n	800efb8 <_printf_float+0x98>
 800f00c:	4d85      	ldr	r5, [pc, #532]	; (800f224 <_printf_float+0x304>)
 800f00e:	e7d3      	b.n	800efb8 <_printf_float+0x98>
 800f010:	2220      	movs	r2, #32
 800f012:	990a      	ldr	r1, [sp, #40]	; 0x28
 800f014:	6863      	ldr	r3, [r4, #4]
 800f016:	4391      	bics	r1, r2
 800f018:	910f      	str	r1, [sp, #60]	; 0x3c
 800f01a:	1c5a      	adds	r2, r3, #1
 800f01c:	d149      	bne.n	800f0b2 <_printf_float+0x192>
 800f01e:	3307      	adds	r3, #7
 800f020:	6063      	str	r3, [r4, #4]
 800f022:	2380      	movs	r3, #128	; 0x80
 800f024:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f026:	00db      	lsls	r3, r3, #3
 800f028:	4313      	orrs	r3, r2
 800f02a:	2200      	movs	r2, #0
 800f02c:	9206      	str	r2, [sp, #24]
 800f02e:	aa12      	add	r2, sp, #72	; 0x48
 800f030:	9205      	str	r2, [sp, #20]
 800f032:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f034:	a908      	add	r1, sp, #32
 800f036:	9204      	str	r2, [sp, #16]
 800f038:	aa11      	add	r2, sp, #68	; 0x44
 800f03a:	9203      	str	r2, [sp, #12]
 800f03c:	2223      	movs	r2, #35	; 0x23
 800f03e:	6023      	str	r3, [r4, #0]
 800f040:	9301      	str	r3, [sp, #4]
 800f042:	6863      	ldr	r3, [r4, #4]
 800f044:	1852      	adds	r2, r2, r1
 800f046:	9202      	str	r2, [sp, #8]
 800f048:	9300      	str	r3, [sp, #0]
 800f04a:	0038      	movs	r0, r7
 800f04c:	002b      	movs	r3, r5
 800f04e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f050:	f7ff febc 	bl	800edcc <__cvt>
 800f054:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f056:	0005      	movs	r5, r0
 800f058:	9911      	ldr	r1, [sp, #68]	; 0x44
 800f05a:	2b47      	cmp	r3, #71	; 0x47
 800f05c:	d108      	bne.n	800f070 <_printf_float+0x150>
 800f05e:	1ccb      	adds	r3, r1, #3
 800f060:	db02      	blt.n	800f068 <_printf_float+0x148>
 800f062:	6863      	ldr	r3, [r4, #4]
 800f064:	4299      	cmp	r1, r3
 800f066:	dd48      	ble.n	800f0fa <_printf_float+0x1da>
 800f068:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f06a:	3b02      	subs	r3, #2
 800f06c:	b2db      	uxtb	r3, r3
 800f06e:	930a      	str	r3, [sp, #40]	; 0x28
 800f070:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f072:	2b65      	cmp	r3, #101	; 0x65
 800f074:	d824      	bhi.n	800f0c0 <_printf_float+0x1a0>
 800f076:	0020      	movs	r0, r4
 800f078:	001a      	movs	r2, r3
 800f07a:	3901      	subs	r1, #1
 800f07c:	3050      	adds	r0, #80	; 0x50
 800f07e:	9111      	str	r1, [sp, #68]	; 0x44
 800f080:	f7ff ff07 	bl	800ee92 <__exponent>
 800f084:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f086:	900b      	str	r0, [sp, #44]	; 0x2c
 800f088:	1813      	adds	r3, r2, r0
 800f08a:	6123      	str	r3, [r4, #16]
 800f08c:	2a01      	cmp	r2, #1
 800f08e:	dc02      	bgt.n	800f096 <_printf_float+0x176>
 800f090:	6822      	ldr	r2, [r4, #0]
 800f092:	07d2      	lsls	r2, r2, #31
 800f094:	d501      	bpl.n	800f09a <_printf_float+0x17a>
 800f096:	3301      	adds	r3, #1
 800f098:	6123      	str	r3, [r4, #16]
 800f09a:	2323      	movs	r3, #35	; 0x23
 800f09c:	aa08      	add	r2, sp, #32
 800f09e:	189b      	adds	r3, r3, r2
 800f0a0:	781b      	ldrb	r3, [r3, #0]
 800f0a2:	2b00      	cmp	r3, #0
 800f0a4:	d100      	bne.n	800f0a8 <_printf_float+0x188>
 800f0a6:	e78f      	b.n	800efc8 <_printf_float+0xa8>
 800f0a8:	0023      	movs	r3, r4
 800f0aa:	222d      	movs	r2, #45	; 0x2d
 800f0ac:	3343      	adds	r3, #67	; 0x43
 800f0ae:	701a      	strb	r2, [r3, #0]
 800f0b0:	e78a      	b.n	800efc8 <_printf_float+0xa8>
 800f0b2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f0b4:	2a47      	cmp	r2, #71	; 0x47
 800f0b6:	d1b4      	bne.n	800f022 <_printf_float+0x102>
 800f0b8:	2b00      	cmp	r3, #0
 800f0ba:	d1b2      	bne.n	800f022 <_printf_float+0x102>
 800f0bc:	3301      	adds	r3, #1
 800f0be:	e7af      	b.n	800f020 <_printf_float+0x100>
 800f0c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f0c2:	2b66      	cmp	r3, #102	; 0x66
 800f0c4:	d11b      	bne.n	800f0fe <_printf_float+0x1de>
 800f0c6:	6863      	ldr	r3, [r4, #4]
 800f0c8:	2900      	cmp	r1, #0
 800f0ca:	dd0d      	ble.n	800f0e8 <_printf_float+0x1c8>
 800f0cc:	6121      	str	r1, [r4, #16]
 800f0ce:	2b00      	cmp	r3, #0
 800f0d0:	d102      	bne.n	800f0d8 <_printf_float+0x1b8>
 800f0d2:	6822      	ldr	r2, [r4, #0]
 800f0d4:	07d2      	lsls	r2, r2, #31
 800f0d6:	d502      	bpl.n	800f0de <_printf_float+0x1be>
 800f0d8:	3301      	adds	r3, #1
 800f0da:	1859      	adds	r1, r3, r1
 800f0dc:	6121      	str	r1, [r4, #16]
 800f0de:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f0e0:	65a3      	str	r3, [r4, #88]	; 0x58
 800f0e2:	2300      	movs	r3, #0
 800f0e4:	930b      	str	r3, [sp, #44]	; 0x2c
 800f0e6:	e7d8      	b.n	800f09a <_printf_float+0x17a>
 800f0e8:	2b00      	cmp	r3, #0
 800f0ea:	d103      	bne.n	800f0f4 <_printf_float+0x1d4>
 800f0ec:	2201      	movs	r2, #1
 800f0ee:	6821      	ldr	r1, [r4, #0]
 800f0f0:	4211      	tst	r1, r2
 800f0f2:	d000      	beq.n	800f0f6 <_printf_float+0x1d6>
 800f0f4:	1c9a      	adds	r2, r3, #2
 800f0f6:	6122      	str	r2, [r4, #16]
 800f0f8:	e7f1      	b.n	800f0de <_printf_float+0x1be>
 800f0fa:	2367      	movs	r3, #103	; 0x67
 800f0fc:	930a      	str	r3, [sp, #40]	; 0x28
 800f0fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f100:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f102:	4293      	cmp	r3, r2
 800f104:	db06      	blt.n	800f114 <_printf_float+0x1f4>
 800f106:	6822      	ldr	r2, [r4, #0]
 800f108:	6123      	str	r3, [r4, #16]
 800f10a:	07d2      	lsls	r2, r2, #31
 800f10c:	d5e7      	bpl.n	800f0de <_printf_float+0x1be>
 800f10e:	3301      	adds	r3, #1
 800f110:	6123      	str	r3, [r4, #16]
 800f112:	e7e4      	b.n	800f0de <_printf_float+0x1be>
 800f114:	2101      	movs	r1, #1
 800f116:	2b00      	cmp	r3, #0
 800f118:	dc01      	bgt.n	800f11e <_printf_float+0x1fe>
 800f11a:	1849      	adds	r1, r1, r1
 800f11c:	1ac9      	subs	r1, r1, r3
 800f11e:	1852      	adds	r2, r2, r1
 800f120:	e7e9      	b.n	800f0f6 <_printf_float+0x1d6>
 800f122:	6822      	ldr	r2, [r4, #0]
 800f124:	0553      	lsls	r3, r2, #21
 800f126:	d407      	bmi.n	800f138 <_printf_float+0x218>
 800f128:	6923      	ldr	r3, [r4, #16]
 800f12a:	002a      	movs	r2, r5
 800f12c:	0038      	movs	r0, r7
 800f12e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f130:	47b0      	blx	r6
 800f132:	1c43      	adds	r3, r0, #1
 800f134:	d128      	bne.n	800f188 <_printf_float+0x268>
 800f136:	e751      	b.n	800efdc <_printf_float+0xbc>
 800f138:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f13a:	2b65      	cmp	r3, #101	; 0x65
 800f13c:	d800      	bhi.n	800f140 <_printf_float+0x220>
 800f13e:	e0e1      	b.n	800f304 <_printf_float+0x3e4>
 800f140:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800f142:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800f144:	2200      	movs	r2, #0
 800f146:	2300      	movs	r3, #0
 800f148:	f7f1 f980 	bl	800044c <__aeabi_dcmpeq>
 800f14c:	2800      	cmp	r0, #0
 800f14e:	d031      	beq.n	800f1b4 <_printf_float+0x294>
 800f150:	2301      	movs	r3, #1
 800f152:	0038      	movs	r0, r7
 800f154:	4a34      	ldr	r2, [pc, #208]	; (800f228 <_printf_float+0x308>)
 800f156:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f158:	47b0      	blx	r6
 800f15a:	1c43      	adds	r3, r0, #1
 800f15c:	d100      	bne.n	800f160 <_printf_float+0x240>
 800f15e:	e73d      	b.n	800efdc <_printf_float+0xbc>
 800f160:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f162:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f164:	4293      	cmp	r3, r2
 800f166:	db02      	blt.n	800f16e <_printf_float+0x24e>
 800f168:	6823      	ldr	r3, [r4, #0]
 800f16a:	07db      	lsls	r3, r3, #31
 800f16c:	d50c      	bpl.n	800f188 <_printf_float+0x268>
 800f16e:	0038      	movs	r0, r7
 800f170:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f172:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f174:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f176:	47b0      	blx	r6
 800f178:	2500      	movs	r5, #0
 800f17a:	1c43      	adds	r3, r0, #1
 800f17c:	d100      	bne.n	800f180 <_printf_float+0x260>
 800f17e:	e72d      	b.n	800efdc <_printf_float+0xbc>
 800f180:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f182:	3b01      	subs	r3, #1
 800f184:	42ab      	cmp	r3, r5
 800f186:	dc0a      	bgt.n	800f19e <_printf_float+0x27e>
 800f188:	6823      	ldr	r3, [r4, #0]
 800f18a:	079b      	lsls	r3, r3, #30
 800f18c:	d500      	bpl.n	800f190 <_printf_float+0x270>
 800f18e:	e106      	b.n	800f39e <_printf_float+0x47e>
 800f190:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f192:	68e0      	ldr	r0, [r4, #12]
 800f194:	4298      	cmp	r0, r3
 800f196:	db00      	blt.n	800f19a <_printf_float+0x27a>
 800f198:	e722      	b.n	800efe0 <_printf_float+0xc0>
 800f19a:	0018      	movs	r0, r3
 800f19c:	e720      	b.n	800efe0 <_printf_float+0xc0>
 800f19e:	0022      	movs	r2, r4
 800f1a0:	2301      	movs	r3, #1
 800f1a2:	0038      	movs	r0, r7
 800f1a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f1a6:	321a      	adds	r2, #26
 800f1a8:	47b0      	blx	r6
 800f1aa:	1c43      	adds	r3, r0, #1
 800f1ac:	d100      	bne.n	800f1b0 <_printf_float+0x290>
 800f1ae:	e715      	b.n	800efdc <_printf_float+0xbc>
 800f1b0:	3501      	adds	r5, #1
 800f1b2:	e7e5      	b.n	800f180 <_printf_float+0x260>
 800f1b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f1b6:	2b00      	cmp	r3, #0
 800f1b8:	dc38      	bgt.n	800f22c <_printf_float+0x30c>
 800f1ba:	2301      	movs	r3, #1
 800f1bc:	0038      	movs	r0, r7
 800f1be:	4a1a      	ldr	r2, [pc, #104]	; (800f228 <_printf_float+0x308>)
 800f1c0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f1c2:	47b0      	blx	r6
 800f1c4:	1c43      	adds	r3, r0, #1
 800f1c6:	d100      	bne.n	800f1ca <_printf_float+0x2aa>
 800f1c8:	e708      	b.n	800efdc <_printf_float+0xbc>
 800f1ca:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f1cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f1ce:	4313      	orrs	r3, r2
 800f1d0:	d102      	bne.n	800f1d8 <_printf_float+0x2b8>
 800f1d2:	6823      	ldr	r3, [r4, #0]
 800f1d4:	07db      	lsls	r3, r3, #31
 800f1d6:	d5d7      	bpl.n	800f188 <_printf_float+0x268>
 800f1d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f1da:	0038      	movs	r0, r7
 800f1dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f1de:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f1e0:	47b0      	blx	r6
 800f1e2:	1c43      	adds	r3, r0, #1
 800f1e4:	d100      	bne.n	800f1e8 <_printf_float+0x2c8>
 800f1e6:	e6f9      	b.n	800efdc <_printf_float+0xbc>
 800f1e8:	2300      	movs	r3, #0
 800f1ea:	930a      	str	r3, [sp, #40]	; 0x28
 800f1ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f1ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f1f0:	425b      	negs	r3, r3
 800f1f2:	4293      	cmp	r3, r2
 800f1f4:	dc01      	bgt.n	800f1fa <_printf_float+0x2da>
 800f1f6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f1f8:	e797      	b.n	800f12a <_printf_float+0x20a>
 800f1fa:	0022      	movs	r2, r4
 800f1fc:	2301      	movs	r3, #1
 800f1fe:	0038      	movs	r0, r7
 800f200:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f202:	321a      	adds	r2, #26
 800f204:	47b0      	blx	r6
 800f206:	1c43      	adds	r3, r0, #1
 800f208:	d100      	bne.n	800f20c <_printf_float+0x2ec>
 800f20a:	e6e7      	b.n	800efdc <_printf_float+0xbc>
 800f20c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f20e:	3301      	adds	r3, #1
 800f210:	e7eb      	b.n	800f1ea <_printf_float+0x2ca>
 800f212:	46c0      	nop			; (mov r8, r8)
 800f214:	7fefffff 	.word	0x7fefffff
 800f218:	0801376c 	.word	0x0801376c
 800f21c:	08013770 	.word	0x08013770
 800f220:	08013774 	.word	0x08013774
 800f224:	08013778 	.word	0x08013778
 800f228:	0801377c 	.word	0x0801377c
 800f22c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f22e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f230:	920a      	str	r2, [sp, #40]	; 0x28
 800f232:	429a      	cmp	r2, r3
 800f234:	dd00      	ble.n	800f238 <_printf_float+0x318>
 800f236:	930a      	str	r3, [sp, #40]	; 0x28
 800f238:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f23a:	2b00      	cmp	r3, #0
 800f23c:	dc3c      	bgt.n	800f2b8 <_printf_float+0x398>
 800f23e:	2300      	movs	r3, #0
 800f240:	930d      	str	r3, [sp, #52]	; 0x34
 800f242:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f244:	43db      	mvns	r3, r3
 800f246:	17db      	asrs	r3, r3, #31
 800f248:	930f      	str	r3, [sp, #60]	; 0x3c
 800f24a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f24c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f24e:	930b      	str	r3, [sp, #44]	; 0x2c
 800f250:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f252:	4013      	ands	r3, r2
 800f254:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f256:	1ad3      	subs	r3, r2, r3
 800f258:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f25a:	4293      	cmp	r3, r2
 800f25c:	dc34      	bgt.n	800f2c8 <_printf_float+0x3a8>
 800f25e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f260:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f262:	4293      	cmp	r3, r2
 800f264:	db3d      	blt.n	800f2e2 <_printf_float+0x3c2>
 800f266:	6823      	ldr	r3, [r4, #0]
 800f268:	07db      	lsls	r3, r3, #31
 800f26a:	d43a      	bmi.n	800f2e2 <_printf_float+0x3c2>
 800f26c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f26e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f270:	9911      	ldr	r1, [sp, #68]	; 0x44
 800f272:	1ad3      	subs	r3, r2, r3
 800f274:	1a52      	subs	r2, r2, r1
 800f276:	920a      	str	r2, [sp, #40]	; 0x28
 800f278:	429a      	cmp	r2, r3
 800f27a:	dd00      	ble.n	800f27e <_printf_float+0x35e>
 800f27c:	930a      	str	r3, [sp, #40]	; 0x28
 800f27e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f280:	2b00      	cmp	r3, #0
 800f282:	dc36      	bgt.n	800f2f2 <_printf_float+0x3d2>
 800f284:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f286:	2500      	movs	r5, #0
 800f288:	43db      	mvns	r3, r3
 800f28a:	17db      	asrs	r3, r3, #31
 800f28c:	930b      	str	r3, [sp, #44]	; 0x2c
 800f28e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800f290:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f292:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f294:	1a9b      	subs	r3, r3, r2
 800f296:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f298:	400a      	ands	r2, r1
 800f29a:	1a9b      	subs	r3, r3, r2
 800f29c:	42ab      	cmp	r3, r5
 800f29e:	dc00      	bgt.n	800f2a2 <_printf_float+0x382>
 800f2a0:	e772      	b.n	800f188 <_printf_float+0x268>
 800f2a2:	0022      	movs	r2, r4
 800f2a4:	2301      	movs	r3, #1
 800f2a6:	0038      	movs	r0, r7
 800f2a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f2aa:	321a      	adds	r2, #26
 800f2ac:	47b0      	blx	r6
 800f2ae:	1c43      	adds	r3, r0, #1
 800f2b0:	d100      	bne.n	800f2b4 <_printf_float+0x394>
 800f2b2:	e693      	b.n	800efdc <_printf_float+0xbc>
 800f2b4:	3501      	adds	r5, #1
 800f2b6:	e7ea      	b.n	800f28e <_printf_float+0x36e>
 800f2b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f2ba:	002a      	movs	r2, r5
 800f2bc:	0038      	movs	r0, r7
 800f2be:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f2c0:	47b0      	blx	r6
 800f2c2:	1c43      	adds	r3, r0, #1
 800f2c4:	d1bb      	bne.n	800f23e <_printf_float+0x31e>
 800f2c6:	e689      	b.n	800efdc <_printf_float+0xbc>
 800f2c8:	0022      	movs	r2, r4
 800f2ca:	2301      	movs	r3, #1
 800f2cc:	0038      	movs	r0, r7
 800f2ce:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f2d0:	321a      	adds	r2, #26
 800f2d2:	47b0      	blx	r6
 800f2d4:	1c43      	adds	r3, r0, #1
 800f2d6:	d100      	bne.n	800f2da <_printf_float+0x3ba>
 800f2d8:	e680      	b.n	800efdc <_printf_float+0xbc>
 800f2da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f2dc:	3301      	adds	r3, #1
 800f2de:	930d      	str	r3, [sp, #52]	; 0x34
 800f2e0:	e7b3      	b.n	800f24a <_printf_float+0x32a>
 800f2e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f2e4:	0038      	movs	r0, r7
 800f2e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f2e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f2ea:	47b0      	blx	r6
 800f2ec:	1c43      	adds	r3, r0, #1
 800f2ee:	d1bd      	bne.n	800f26c <_printf_float+0x34c>
 800f2f0:	e674      	b.n	800efdc <_printf_float+0xbc>
 800f2f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f2f4:	0038      	movs	r0, r7
 800f2f6:	18ea      	adds	r2, r5, r3
 800f2f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f2fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f2fc:	47b0      	blx	r6
 800f2fe:	1c43      	adds	r3, r0, #1
 800f300:	d1c0      	bne.n	800f284 <_printf_float+0x364>
 800f302:	e66b      	b.n	800efdc <_printf_float+0xbc>
 800f304:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f306:	2b01      	cmp	r3, #1
 800f308:	dc02      	bgt.n	800f310 <_printf_float+0x3f0>
 800f30a:	2301      	movs	r3, #1
 800f30c:	421a      	tst	r2, r3
 800f30e:	d034      	beq.n	800f37a <_printf_float+0x45a>
 800f310:	2301      	movs	r3, #1
 800f312:	002a      	movs	r2, r5
 800f314:	0038      	movs	r0, r7
 800f316:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f318:	47b0      	blx	r6
 800f31a:	1c43      	adds	r3, r0, #1
 800f31c:	d100      	bne.n	800f320 <_printf_float+0x400>
 800f31e:	e65d      	b.n	800efdc <_printf_float+0xbc>
 800f320:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f322:	0038      	movs	r0, r7
 800f324:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f326:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f328:	47b0      	blx	r6
 800f32a:	1c43      	adds	r3, r0, #1
 800f32c:	d100      	bne.n	800f330 <_printf_float+0x410>
 800f32e:	e655      	b.n	800efdc <_printf_float+0xbc>
 800f330:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800f332:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800f334:	2200      	movs	r2, #0
 800f336:	2300      	movs	r3, #0
 800f338:	f7f1 f888 	bl	800044c <__aeabi_dcmpeq>
 800f33c:	2800      	cmp	r0, #0
 800f33e:	d11a      	bne.n	800f376 <_printf_float+0x456>
 800f340:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f342:	1c6a      	adds	r2, r5, #1
 800f344:	3b01      	subs	r3, #1
 800f346:	0038      	movs	r0, r7
 800f348:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f34a:	47b0      	blx	r6
 800f34c:	1c43      	adds	r3, r0, #1
 800f34e:	d10e      	bne.n	800f36e <_printf_float+0x44e>
 800f350:	e644      	b.n	800efdc <_printf_float+0xbc>
 800f352:	0022      	movs	r2, r4
 800f354:	2301      	movs	r3, #1
 800f356:	0038      	movs	r0, r7
 800f358:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f35a:	321a      	adds	r2, #26
 800f35c:	47b0      	blx	r6
 800f35e:	1c43      	adds	r3, r0, #1
 800f360:	d100      	bne.n	800f364 <_printf_float+0x444>
 800f362:	e63b      	b.n	800efdc <_printf_float+0xbc>
 800f364:	3501      	adds	r5, #1
 800f366:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f368:	3b01      	subs	r3, #1
 800f36a:	42ab      	cmp	r3, r5
 800f36c:	dcf1      	bgt.n	800f352 <_printf_float+0x432>
 800f36e:	0022      	movs	r2, r4
 800f370:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f372:	3250      	adds	r2, #80	; 0x50
 800f374:	e6da      	b.n	800f12c <_printf_float+0x20c>
 800f376:	2500      	movs	r5, #0
 800f378:	e7f5      	b.n	800f366 <_printf_float+0x446>
 800f37a:	002a      	movs	r2, r5
 800f37c:	e7e3      	b.n	800f346 <_printf_float+0x426>
 800f37e:	0022      	movs	r2, r4
 800f380:	2301      	movs	r3, #1
 800f382:	0038      	movs	r0, r7
 800f384:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f386:	3219      	adds	r2, #25
 800f388:	47b0      	blx	r6
 800f38a:	1c43      	adds	r3, r0, #1
 800f38c:	d100      	bne.n	800f390 <_printf_float+0x470>
 800f38e:	e625      	b.n	800efdc <_printf_float+0xbc>
 800f390:	3501      	adds	r5, #1
 800f392:	68e3      	ldr	r3, [r4, #12]
 800f394:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800f396:	1a9b      	subs	r3, r3, r2
 800f398:	42ab      	cmp	r3, r5
 800f39a:	dcf0      	bgt.n	800f37e <_printf_float+0x45e>
 800f39c:	e6f8      	b.n	800f190 <_printf_float+0x270>
 800f39e:	2500      	movs	r5, #0
 800f3a0:	e7f7      	b.n	800f392 <_printf_float+0x472>
 800f3a2:	46c0      	nop			; (mov r8, r8)

0800f3a4 <_printf_common>:
 800f3a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f3a6:	0015      	movs	r5, r2
 800f3a8:	9301      	str	r3, [sp, #4]
 800f3aa:	688a      	ldr	r2, [r1, #8]
 800f3ac:	690b      	ldr	r3, [r1, #16]
 800f3ae:	000c      	movs	r4, r1
 800f3b0:	9000      	str	r0, [sp, #0]
 800f3b2:	4293      	cmp	r3, r2
 800f3b4:	da00      	bge.n	800f3b8 <_printf_common+0x14>
 800f3b6:	0013      	movs	r3, r2
 800f3b8:	0022      	movs	r2, r4
 800f3ba:	602b      	str	r3, [r5, #0]
 800f3bc:	3243      	adds	r2, #67	; 0x43
 800f3be:	7812      	ldrb	r2, [r2, #0]
 800f3c0:	2a00      	cmp	r2, #0
 800f3c2:	d001      	beq.n	800f3c8 <_printf_common+0x24>
 800f3c4:	3301      	adds	r3, #1
 800f3c6:	602b      	str	r3, [r5, #0]
 800f3c8:	6823      	ldr	r3, [r4, #0]
 800f3ca:	069b      	lsls	r3, r3, #26
 800f3cc:	d502      	bpl.n	800f3d4 <_printf_common+0x30>
 800f3ce:	682b      	ldr	r3, [r5, #0]
 800f3d0:	3302      	adds	r3, #2
 800f3d2:	602b      	str	r3, [r5, #0]
 800f3d4:	6822      	ldr	r2, [r4, #0]
 800f3d6:	2306      	movs	r3, #6
 800f3d8:	0017      	movs	r7, r2
 800f3da:	401f      	ands	r7, r3
 800f3dc:	421a      	tst	r2, r3
 800f3de:	d027      	beq.n	800f430 <_printf_common+0x8c>
 800f3e0:	0023      	movs	r3, r4
 800f3e2:	3343      	adds	r3, #67	; 0x43
 800f3e4:	781b      	ldrb	r3, [r3, #0]
 800f3e6:	1e5a      	subs	r2, r3, #1
 800f3e8:	4193      	sbcs	r3, r2
 800f3ea:	6822      	ldr	r2, [r4, #0]
 800f3ec:	0692      	lsls	r2, r2, #26
 800f3ee:	d430      	bmi.n	800f452 <_printf_common+0xae>
 800f3f0:	0022      	movs	r2, r4
 800f3f2:	9901      	ldr	r1, [sp, #4]
 800f3f4:	9800      	ldr	r0, [sp, #0]
 800f3f6:	9e08      	ldr	r6, [sp, #32]
 800f3f8:	3243      	adds	r2, #67	; 0x43
 800f3fa:	47b0      	blx	r6
 800f3fc:	1c43      	adds	r3, r0, #1
 800f3fe:	d025      	beq.n	800f44c <_printf_common+0xa8>
 800f400:	2306      	movs	r3, #6
 800f402:	6820      	ldr	r0, [r4, #0]
 800f404:	682a      	ldr	r2, [r5, #0]
 800f406:	68e1      	ldr	r1, [r4, #12]
 800f408:	2500      	movs	r5, #0
 800f40a:	4003      	ands	r3, r0
 800f40c:	2b04      	cmp	r3, #4
 800f40e:	d103      	bne.n	800f418 <_printf_common+0x74>
 800f410:	1a8d      	subs	r5, r1, r2
 800f412:	43eb      	mvns	r3, r5
 800f414:	17db      	asrs	r3, r3, #31
 800f416:	401d      	ands	r5, r3
 800f418:	68a3      	ldr	r3, [r4, #8]
 800f41a:	6922      	ldr	r2, [r4, #16]
 800f41c:	4293      	cmp	r3, r2
 800f41e:	dd01      	ble.n	800f424 <_printf_common+0x80>
 800f420:	1a9b      	subs	r3, r3, r2
 800f422:	18ed      	adds	r5, r5, r3
 800f424:	2700      	movs	r7, #0
 800f426:	42bd      	cmp	r5, r7
 800f428:	d120      	bne.n	800f46c <_printf_common+0xc8>
 800f42a:	2000      	movs	r0, #0
 800f42c:	e010      	b.n	800f450 <_printf_common+0xac>
 800f42e:	3701      	adds	r7, #1
 800f430:	68e3      	ldr	r3, [r4, #12]
 800f432:	682a      	ldr	r2, [r5, #0]
 800f434:	1a9b      	subs	r3, r3, r2
 800f436:	42bb      	cmp	r3, r7
 800f438:	ddd2      	ble.n	800f3e0 <_printf_common+0x3c>
 800f43a:	0022      	movs	r2, r4
 800f43c:	2301      	movs	r3, #1
 800f43e:	9901      	ldr	r1, [sp, #4]
 800f440:	9800      	ldr	r0, [sp, #0]
 800f442:	9e08      	ldr	r6, [sp, #32]
 800f444:	3219      	adds	r2, #25
 800f446:	47b0      	blx	r6
 800f448:	1c43      	adds	r3, r0, #1
 800f44a:	d1f0      	bne.n	800f42e <_printf_common+0x8a>
 800f44c:	2001      	movs	r0, #1
 800f44e:	4240      	negs	r0, r0
 800f450:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f452:	2030      	movs	r0, #48	; 0x30
 800f454:	18e1      	adds	r1, r4, r3
 800f456:	3143      	adds	r1, #67	; 0x43
 800f458:	7008      	strb	r0, [r1, #0]
 800f45a:	0021      	movs	r1, r4
 800f45c:	1c5a      	adds	r2, r3, #1
 800f45e:	3145      	adds	r1, #69	; 0x45
 800f460:	7809      	ldrb	r1, [r1, #0]
 800f462:	18a2      	adds	r2, r4, r2
 800f464:	3243      	adds	r2, #67	; 0x43
 800f466:	3302      	adds	r3, #2
 800f468:	7011      	strb	r1, [r2, #0]
 800f46a:	e7c1      	b.n	800f3f0 <_printf_common+0x4c>
 800f46c:	0022      	movs	r2, r4
 800f46e:	2301      	movs	r3, #1
 800f470:	9901      	ldr	r1, [sp, #4]
 800f472:	9800      	ldr	r0, [sp, #0]
 800f474:	9e08      	ldr	r6, [sp, #32]
 800f476:	321a      	adds	r2, #26
 800f478:	47b0      	blx	r6
 800f47a:	1c43      	adds	r3, r0, #1
 800f47c:	d0e6      	beq.n	800f44c <_printf_common+0xa8>
 800f47e:	3701      	adds	r7, #1
 800f480:	e7d1      	b.n	800f426 <_printf_common+0x82>
	...

0800f484 <_printf_i>:
 800f484:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f486:	b08b      	sub	sp, #44	; 0x2c
 800f488:	9206      	str	r2, [sp, #24]
 800f48a:	000a      	movs	r2, r1
 800f48c:	3243      	adds	r2, #67	; 0x43
 800f48e:	9307      	str	r3, [sp, #28]
 800f490:	9005      	str	r0, [sp, #20]
 800f492:	9204      	str	r2, [sp, #16]
 800f494:	7e0a      	ldrb	r2, [r1, #24]
 800f496:	000c      	movs	r4, r1
 800f498:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f49a:	2a78      	cmp	r2, #120	; 0x78
 800f49c:	d807      	bhi.n	800f4ae <_printf_i+0x2a>
 800f49e:	2a62      	cmp	r2, #98	; 0x62
 800f4a0:	d809      	bhi.n	800f4b6 <_printf_i+0x32>
 800f4a2:	2a00      	cmp	r2, #0
 800f4a4:	d100      	bne.n	800f4a8 <_printf_i+0x24>
 800f4a6:	e0c1      	b.n	800f62c <_printf_i+0x1a8>
 800f4a8:	2a58      	cmp	r2, #88	; 0x58
 800f4aa:	d100      	bne.n	800f4ae <_printf_i+0x2a>
 800f4ac:	e08c      	b.n	800f5c8 <_printf_i+0x144>
 800f4ae:	0026      	movs	r6, r4
 800f4b0:	3642      	adds	r6, #66	; 0x42
 800f4b2:	7032      	strb	r2, [r6, #0]
 800f4b4:	e022      	b.n	800f4fc <_printf_i+0x78>
 800f4b6:	0010      	movs	r0, r2
 800f4b8:	3863      	subs	r0, #99	; 0x63
 800f4ba:	2815      	cmp	r0, #21
 800f4bc:	d8f7      	bhi.n	800f4ae <_printf_i+0x2a>
 800f4be:	f7f0 fe35 	bl	800012c <__gnu_thumb1_case_shi>
 800f4c2:	0016      	.short	0x0016
 800f4c4:	fff6001f 	.word	0xfff6001f
 800f4c8:	fff6fff6 	.word	0xfff6fff6
 800f4cc:	001ffff6 	.word	0x001ffff6
 800f4d0:	fff6fff6 	.word	0xfff6fff6
 800f4d4:	fff6fff6 	.word	0xfff6fff6
 800f4d8:	003600a8 	.word	0x003600a8
 800f4dc:	fff6009a 	.word	0xfff6009a
 800f4e0:	00b9fff6 	.word	0x00b9fff6
 800f4e4:	0036fff6 	.word	0x0036fff6
 800f4e8:	fff6fff6 	.word	0xfff6fff6
 800f4ec:	009e      	.short	0x009e
 800f4ee:	0026      	movs	r6, r4
 800f4f0:	681a      	ldr	r2, [r3, #0]
 800f4f2:	3642      	adds	r6, #66	; 0x42
 800f4f4:	1d11      	adds	r1, r2, #4
 800f4f6:	6019      	str	r1, [r3, #0]
 800f4f8:	6813      	ldr	r3, [r2, #0]
 800f4fa:	7033      	strb	r3, [r6, #0]
 800f4fc:	2301      	movs	r3, #1
 800f4fe:	e0a7      	b.n	800f650 <_printf_i+0x1cc>
 800f500:	6808      	ldr	r0, [r1, #0]
 800f502:	6819      	ldr	r1, [r3, #0]
 800f504:	1d0a      	adds	r2, r1, #4
 800f506:	0605      	lsls	r5, r0, #24
 800f508:	d50b      	bpl.n	800f522 <_printf_i+0x9e>
 800f50a:	680d      	ldr	r5, [r1, #0]
 800f50c:	601a      	str	r2, [r3, #0]
 800f50e:	2d00      	cmp	r5, #0
 800f510:	da03      	bge.n	800f51a <_printf_i+0x96>
 800f512:	232d      	movs	r3, #45	; 0x2d
 800f514:	9a04      	ldr	r2, [sp, #16]
 800f516:	426d      	negs	r5, r5
 800f518:	7013      	strb	r3, [r2, #0]
 800f51a:	4b61      	ldr	r3, [pc, #388]	; (800f6a0 <_printf_i+0x21c>)
 800f51c:	270a      	movs	r7, #10
 800f51e:	9303      	str	r3, [sp, #12]
 800f520:	e01b      	b.n	800f55a <_printf_i+0xd6>
 800f522:	680d      	ldr	r5, [r1, #0]
 800f524:	601a      	str	r2, [r3, #0]
 800f526:	0641      	lsls	r1, r0, #25
 800f528:	d5f1      	bpl.n	800f50e <_printf_i+0x8a>
 800f52a:	b22d      	sxth	r5, r5
 800f52c:	e7ef      	b.n	800f50e <_printf_i+0x8a>
 800f52e:	680d      	ldr	r5, [r1, #0]
 800f530:	6819      	ldr	r1, [r3, #0]
 800f532:	1d08      	adds	r0, r1, #4
 800f534:	6018      	str	r0, [r3, #0]
 800f536:	062e      	lsls	r6, r5, #24
 800f538:	d501      	bpl.n	800f53e <_printf_i+0xba>
 800f53a:	680d      	ldr	r5, [r1, #0]
 800f53c:	e003      	b.n	800f546 <_printf_i+0xc2>
 800f53e:	066d      	lsls	r5, r5, #25
 800f540:	d5fb      	bpl.n	800f53a <_printf_i+0xb6>
 800f542:	680d      	ldr	r5, [r1, #0]
 800f544:	b2ad      	uxth	r5, r5
 800f546:	4b56      	ldr	r3, [pc, #344]	; (800f6a0 <_printf_i+0x21c>)
 800f548:	2708      	movs	r7, #8
 800f54a:	9303      	str	r3, [sp, #12]
 800f54c:	2a6f      	cmp	r2, #111	; 0x6f
 800f54e:	d000      	beq.n	800f552 <_printf_i+0xce>
 800f550:	3702      	adds	r7, #2
 800f552:	0023      	movs	r3, r4
 800f554:	2200      	movs	r2, #0
 800f556:	3343      	adds	r3, #67	; 0x43
 800f558:	701a      	strb	r2, [r3, #0]
 800f55a:	6863      	ldr	r3, [r4, #4]
 800f55c:	60a3      	str	r3, [r4, #8]
 800f55e:	2b00      	cmp	r3, #0
 800f560:	db03      	blt.n	800f56a <_printf_i+0xe6>
 800f562:	2204      	movs	r2, #4
 800f564:	6821      	ldr	r1, [r4, #0]
 800f566:	4391      	bics	r1, r2
 800f568:	6021      	str	r1, [r4, #0]
 800f56a:	2d00      	cmp	r5, #0
 800f56c:	d102      	bne.n	800f574 <_printf_i+0xf0>
 800f56e:	9e04      	ldr	r6, [sp, #16]
 800f570:	2b00      	cmp	r3, #0
 800f572:	d00c      	beq.n	800f58e <_printf_i+0x10a>
 800f574:	9e04      	ldr	r6, [sp, #16]
 800f576:	0028      	movs	r0, r5
 800f578:	0039      	movs	r1, r7
 800f57a:	f7f0 fe67 	bl	800024c <__aeabi_uidivmod>
 800f57e:	9b03      	ldr	r3, [sp, #12]
 800f580:	3e01      	subs	r6, #1
 800f582:	5c5b      	ldrb	r3, [r3, r1]
 800f584:	7033      	strb	r3, [r6, #0]
 800f586:	002b      	movs	r3, r5
 800f588:	0005      	movs	r5, r0
 800f58a:	429f      	cmp	r7, r3
 800f58c:	d9f3      	bls.n	800f576 <_printf_i+0xf2>
 800f58e:	2f08      	cmp	r7, #8
 800f590:	d109      	bne.n	800f5a6 <_printf_i+0x122>
 800f592:	6823      	ldr	r3, [r4, #0]
 800f594:	07db      	lsls	r3, r3, #31
 800f596:	d506      	bpl.n	800f5a6 <_printf_i+0x122>
 800f598:	6863      	ldr	r3, [r4, #4]
 800f59a:	6922      	ldr	r2, [r4, #16]
 800f59c:	4293      	cmp	r3, r2
 800f59e:	dc02      	bgt.n	800f5a6 <_printf_i+0x122>
 800f5a0:	2330      	movs	r3, #48	; 0x30
 800f5a2:	3e01      	subs	r6, #1
 800f5a4:	7033      	strb	r3, [r6, #0]
 800f5a6:	9b04      	ldr	r3, [sp, #16]
 800f5a8:	1b9b      	subs	r3, r3, r6
 800f5aa:	6123      	str	r3, [r4, #16]
 800f5ac:	9b07      	ldr	r3, [sp, #28]
 800f5ae:	0021      	movs	r1, r4
 800f5b0:	9300      	str	r3, [sp, #0]
 800f5b2:	9805      	ldr	r0, [sp, #20]
 800f5b4:	9b06      	ldr	r3, [sp, #24]
 800f5b6:	aa09      	add	r2, sp, #36	; 0x24
 800f5b8:	f7ff fef4 	bl	800f3a4 <_printf_common>
 800f5bc:	1c43      	adds	r3, r0, #1
 800f5be:	d14c      	bne.n	800f65a <_printf_i+0x1d6>
 800f5c0:	2001      	movs	r0, #1
 800f5c2:	4240      	negs	r0, r0
 800f5c4:	b00b      	add	sp, #44	; 0x2c
 800f5c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f5c8:	3145      	adds	r1, #69	; 0x45
 800f5ca:	700a      	strb	r2, [r1, #0]
 800f5cc:	4a34      	ldr	r2, [pc, #208]	; (800f6a0 <_printf_i+0x21c>)
 800f5ce:	9203      	str	r2, [sp, #12]
 800f5d0:	681a      	ldr	r2, [r3, #0]
 800f5d2:	6821      	ldr	r1, [r4, #0]
 800f5d4:	ca20      	ldmia	r2!, {r5}
 800f5d6:	601a      	str	r2, [r3, #0]
 800f5d8:	0608      	lsls	r0, r1, #24
 800f5da:	d516      	bpl.n	800f60a <_printf_i+0x186>
 800f5dc:	07cb      	lsls	r3, r1, #31
 800f5de:	d502      	bpl.n	800f5e6 <_printf_i+0x162>
 800f5e0:	2320      	movs	r3, #32
 800f5e2:	4319      	orrs	r1, r3
 800f5e4:	6021      	str	r1, [r4, #0]
 800f5e6:	2710      	movs	r7, #16
 800f5e8:	2d00      	cmp	r5, #0
 800f5ea:	d1b2      	bne.n	800f552 <_printf_i+0xce>
 800f5ec:	2320      	movs	r3, #32
 800f5ee:	6822      	ldr	r2, [r4, #0]
 800f5f0:	439a      	bics	r2, r3
 800f5f2:	6022      	str	r2, [r4, #0]
 800f5f4:	e7ad      	b.n	800f552 <_printf_i+0xce>
 800f5f6:	2220      	movs	r2, #32
 800f5f8:	6809      	ldr	r1, [r1, #0]
 800f5fa:	430a      	orrs	r2, r1
 800f5fc:	6022      	str	r2, [r4, #0]
 800f5fe:	0022      	movs	r2, r4
 800f600:	2178      	movs	r1, #120	; 0x78
 800f602:	3245      	adds	r2, #69	; 0x45
 800f604:	7011      	strb	r1, [r2, #0]
 800f606:	4a27      	ldr	r2, [pc, #156]	; (800f6a4 <_printf_i+0x220>)
 800f608:	e7e1      	b.n	800f5ce <_printf_i+0x14a>
 800f60a:	0648      	lsls	r0, r1, #25
 800f60c:	d5e6      	bpl.n	800f5dc <_printf_i+0x158>
 800f60e:	b2ad      	uxth	r5, r5
 800f610:	e7e4      	b.n	800f5dc <_printf_i+0x158>
 800f612:	681a      	ldr	r2, [r3, #0]
 800f614:	680d      	ldr	r5, [r1, #0]
 800f616:	1d10      	adds	r0, r2, #4
 800f618:	6949      	ldr	r1, [r1, #20]
 800f61a:	6018      	str	r0, [r3, #0]
 800f61c:	6813      	ldr	r3, [r2, #0]
 800f61e:	062e      	lsls	r6, r5, #24
 800f620:	d501      	bpl.n	800f626 <_printf_i+0x1a2>
 800f622:	6019      	str	r1, [r3, #0]
 800f624:	e002      	b.n	800f62c <_printf_i+0x1a8>
 800f626:	066d      	lsls	r5, r5, #25
 800f628:	d5fb      	bpl.n	800f622 <_printf_i+0x19e>
 800f62a:	8019      	strh	r1, [r3, #0]
 800f62c:	2300      	movs	r3, #0
 800f62e:	9e04      	ldr	r6, [sp, #16]
 800f630:	6123      	str	r3, [r4, #16]
 800f632:	e7bb      	b.n	800f5ac <_printf_i+0x128>
 800f634:	681a      	ldr	r2, [r3, #0]
 800f636:	1d11      	adds	r1, r2, #4
 800f638:	6019      	str	r1, [r3, #0]
 800f63a:	6816      	ldr	r6, [r2, #0]
 800f63c:	2100      	movs	r1, #0
 800f63e:	0030      	movs	r0, r6
 800f640:	6862      	ldr	r2, [r4, #4]
 800f642:	f001 f8dd 	bl	8010800 <memchr>
 800f646:	2800      	cmp	r0, #0
 800f648:	d001      	beq.n	800f64e <_printf_i+0x1ca>
 800f64a:	1b80      	subs	r0, r0, r6
 800f64c:	6060      	str	r0, [r4, #4]
 800f64e:	6863      	ldr	r3, [r4, #4]
 800f650:	6123      	str	r3, [r4, #16]
 800f652:	2300      	movs	r3, #0
 800f654:	9a04      	ldr	r2, [sp, #16]
 800f656:	7013      	strb	r3, [r2, #0]
 800f658:	e7a8      	b.n	800f5ac <_printf_i+0x128>
 800f65a:	6923      	ldr	r3, [r4, #16]
 800f65c:	0032      	movs	r2, r6
 800f65e:	9906      	ldr	r1, [sp, #24]
 800f660:	9805      	ldr	r0, [sp, #20]
 800f662:	9d07      	ldr	r5, [sp, #28]
 800f664:	47a8      	blx	r5
 800f666:	1c43      	adds	r3, r0, #1
 800f668:	d0aa      	beq.n	800f5c0 <_printf_i+0x13c>
 800f66a:	6823      	ldr	r3, [r4, #0]
 800f66c:	079b      	lsls	r3, r3, #30
 800f66e:	d415      	bmi.n	800f69c <_printf_i+0x218>
 800f670:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f672:	68e0      	ldr	r0, [r4, #12]
 800f674:	4298      	cmp	r0, r3
 800f676:	daa5      	bge.n	800f5c4 <_printf_i+0x140>
 800f678:	0018      	movs	r0, r3
 800f67a:	e7a3      	b.n	800f5c4 <_printf_i+0x140>
 800f67c:	0022      	movs	r2, r4
 800f67e:	2301      	movs	r3, #1
 800f680:	9906      	ldr	r1, [sp, #24]
 800f682:	9805      	ldr	r0, [sp, #20]
 800f684:	9e07      	ldr	r6, [sp, #28]
 800f686:	3219      	adds	r2, #25
 800f688:	47b0      	blx	r6
 800f68a:	1c43      	adds	r3, r0, #1
 800f68c:	d098      	beq.n	800f5c0 <_printf_i+0x13c>
 800f68e:	3501      	adds	r5, #1
 800f690:	68e3      	ldr	r3, [r4, #12]
 800f692:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f694:	1a9b      	subs	r3, r3, r2
 800f696:	42ab      	cmp	r3, r5
 800f698:	dcf0      	bgt.n	800f67c <_printf_i+0x1f8>
 800f69a:	e7e9      	b.n	800f670 <_printf_i+0x1ec>
 800f69c:	2500      	movs	r5, #0
 800f69e:	e7f7      	b.n	800f690 <_printf_i+0x20c>
 800f6a0:	0801377e 	.word	0x0801377e
 800f6a4:	0801378f 	.word	0x0801378f

0800f6a8 <cleanup_glue>:
 800f6a8:	b570      	push	{r4, r5, r6, lr}
 800f6aa:	000d      	movs	r5, r1
 800f6ac:	6809      	ldr	r1, [r1, #0]
 800f6ae:	0004      	movs	r4, r0
 800f6b0:	2900      	cmp	r1, #0
 800f6b2:	d001      	beq.n	800f6b8 <cleanup_glue+0x10>
 800f6b4:	f7ff fff8 	bl	800f6a8 <cleanup_glue>
 800f6b8:	0029      	movs	r1, r5
 800f6ba:	0020      	movs	r0, r4
 800f6bc:	f001 fc84 	bl	8010fc8 <_free_r>
 800f6c0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800f6c4 <_reclaim_reent>:
 800f6c4:	4b31      	ldr	r3, [pc, #196]	; (800f78c <_reclaim_reent+0xc8>)
 800f6c6:	b570      	push	{r4, r5, r6, lr}
 800f6c8:	681b      	ldr	r3, [r3, #0]
 800f6ca:	0004      	movs	r4, r0
 800f6cc:	4283      	cmp	r3, r0
 800f6ce:	d049      	beq.n	800f764 <_reclaim_reent+0xa0>
 800f6d0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800f6d2:	2b00      	cmp	r3, #0
 800f6d4:	d00a      	beq.n	800f6ec <_reclaim_reent+0x28>
 800f6d6:	2500      	movs	r5, #0
 800f6d8:	68db      	ldr	r3, [r3, #12]
 800f6da:	42ab      	cmp	r3, r5
 800f6dc:	d147      	bne.n	800f76e <_reclaim_reent+0xaa>
 800f6de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f6e0:	6819      	ldr	r1, [r3, #0]
 800f6e2:	2900      	cmp	r1, #0
 800f6e4:	d002      	beq.n	800f6ec <_reclaim_reent+0x28>
 800f6e6:	0020      	movs	r0, r4
 800f6e8:	f001 fc6e 	bl	8010fc8 <_free_r>
 800f6ec:	6961      	ldr	r1, [r4, #20]
 800f6ee:	2900      	cmp	r1, #0
 800f6f0:	d002      	beq.n	800f6f8 <_reclaim_reent+0x34>
 800f6f2:	0020      	movs	r0, r4
 800f6f4:	f001 fc68 	bl	8010fc8 <_free_r>
 800f6f8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800f6fa:	2900      	cmp	r1, #0
 800f6fc:	d002      	beq.n	800f704 <_reclaim_reent+0x40>
 800f6fe:	0020      	movs	r0, r4
 800f700:	f001 fc62 	bl	8010fc8 <_free_r>
 800f704:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800f706:	2900      	cmp	r1, #0
 800f708:	d002      	beq.n	800f710 <_reclaim_reent+0x4c>
 800f70a:	0020      	movs	r0, r4
 800f70c:	f001 fc5c 	bl	8010fc8 <_free_r>
 800f710:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800f712:	2900      	cmp	r1, #0
 800f714:	d002      	beq.n	800f71c <_reclaim_reent+0x58>
 800f716:	0020      	movs	r0, r4
 800f718:	f001 fc56 	bl	8010fc8 <_free_r>
 800f71c:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800f71e:	2900      	cmp	r1, #0
 800f720:	d002      	beq.n	800f728 <_reclaim_reent+0x64>
 800f722:	0020      	movs	r0, r4
 800f724:	f001 fc50 	bl	8010fc8 <_free_r>
 800f728:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800f72a:	2900      	cmp	r1, #0
 800f72c:	d002      	beq.n	800f734 <_reclaim_reent+0x70>
 800f72e:	0020      	movs	r0, r4
 800f730:	f001 fc4a 	bl	8010fc8 <_free_r>
 800f734:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800f736:	2900      	cmp	r1, #0
 800f738:	d002      	beq.n	800f740 <_reclaim_reent+0x7c>
 800f73a:	0020      	movs	r0, r4
 800f73c:	f001 fc44 	bl	8010fc8 <_free_r>
 800f740:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f742:	2900      	cmp	r1, #0
 800f744:	d002      	beq.n	800f74c <_reclaim_reent+0x88>
 800f746:	0020      	movs	r0, r4
 800f748:	f001 fc3e 	bl	8010fc8 <_free_r>
 800f74c:	69a3      	ldr	r3, [r4, #24]
 800f74e:	2b00      	cmp	r3, #0
 800f750:	d008      	beq.n	800f764 <_reclaim_reent+0xa0>
 800f752:	0020      	movs	r0, r4
 800f754:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800f756:	4798      	blx	r3
 800f758:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800f75a:	2900      	cmp	r1, #0
 800f75c:	d002      	beq.n	800f764 <_reclaim_reent+0xa0>
 800f75e:	0020      	movs	r0, r4
 800f760:	f7ff ffa2 	bl	800f6a8 <cleanup_glue>
 800f764:	bd70      	pop	{r4, r5, r6, pc}
 800f766:	5949      	ldr	r1, [r1, r5]
 800f768:	2900      	cmp	r1, #0
 800f76a:	d108      	bne.n	800f77e <_reclaim_reent+0xba>
 800f76c:	3504      	adds	r5, #4
 800f76e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f770:	68d9      	ldr	r1, [r3, #12]
 800f772:	2d80      	cmp	r5, #128	; 0x80
 800f774:	d1f7      	bne.n	800f766 <_reclaim_reent+0xa2>
 800f776:	0020      	movs	r0, r4
 800f778:	f001 fc26 	bl	8010fc8 <_free_r>
 800f77c:	e7af      	b.n	800f6de <_reclaim_reent+0x1a>
 800f77e:	680e      	ldr	r6, [r1, #0]
 800f780:	0020      	movs	r0, r4
 800f782:	f001 fc21 	bl	8010fc8 <_free_r>
 800f786:	0031      	movs	r1, r6
 800f788:	e7ee      	b.n	800f768 <_reclaim_reent+0xa4>
 800f78a:	46c0      	nop			; (mov r8, r8)
 800f78c:	20000074 	.word	0x20000074

0800f790 <_sbrk_r>:
 800f790:	2300      	movs	r3, #0
 800f792:	b570      	push	{r4, r5, r6, lr}
 800f794:	4d06      	ldr	r5, [pc, #24]	; (800f7b0 <_sbrk_r+0x20>)
 800f796:	0004      	movs	r4, r0
 800f798:	0008      	movs	r0, r1
 800f79a:	602b      	str	r3, [r5, #0]
 800f79c:	f7f4 ffb4 	bl	8004708 <_sbrk>
 800f7a0:	1c43      	adds	r3, r0, #1
 800f7a2:	d103      	bne.n	800f7ac <_sbrk_r+0x1c>
 800f7a4:	682b      	ldr	r3, [r5, #0]
 800f7a6:	2b00      	cmp	r3, #0
 800f7a8:	d000      	beq.n	800f7ac <_sbrk_r+0x1c>
 800f7aa:	6023      	str	r3, [r4, #0]
 800f7ac:	bd70      	pop	{r4, r5, r6, pc}
 800f7ae:	46c0      	nop			; (mov r8, r8)
 800f7b0:	20002170 	.word	0x20002170

0800f7b4 <siprintf>:
 800f7b4:	b40e      	push	{r1, r2, r3}
 800f7b6:	b500      	push	{lr}
 800f7b8:	490b      	ldr	r1, [pc, #44]	; (800f7e8 <siprintf+0x34>)
 800f7ba:	b09c      	sub	sp, #112	; 0x70
 800f7bc:	ab1d      	add	r3, sp, #116	; 0x74
 800f7be:	9002      	str	r0, [sp, #8]
 800f7c0:	9006      	str	r0, [sp, #24]
 800f7c2:	9107      	str	r1, [sp, #28]
 800f7c4:	9104      	str	r1, [sp, #16]
 800f7c6:	4809      	ldr	r0, [pc, #36]	; (800f7ec <siprintf+0x38>)
 800f7c8:	4909      	ldr	r1, [pc, #36]	; (800f7f0 <siprintf+0x3c>)
 800f7ca:	cb04      	ldmia	r3!, {r2}
 800f7cc:	9105      	str	r1, [sp, #20]
 800f7ce:	6800      	ldr	r0, [r0, #0]
 800f7d0:	a902      	add	r1, sp, #8
 800f7d2:	9301      	str	r3, [sp, #4]
 800f7d4:	f001 fca4 	bl	8011120 <_svfiprintf_r>
 800f7d8:	2300      	movs	r3, #0
 800f7da:	9a02      	ldr	r2, [sp, #8]
 800f7dc:	7013      	strb	r3, [r2, #0]
 800f7de:	b01c      	add	sp, #112	; 0x70
 800f7e0:	bc08      	pop	{r3}
 800f7e2:	b003      	add	sp, #12
 800f7e4:	4718      	bx	r3
 800f7e6:	46c0      	nop			; (mov r8, r8)
 800f7e8:	7fffffff 	.word	0x7fffffff
 800f7ec:	20000074 	.word	0x20000074
 800f7f0:	ffff0208 	.word	0xffff0208

0800f7f4 <__sread>:
 800f7f4:	b570      	push	{r4, r5, r6, lr}
 800f7f6:	000c      	movs	r4, r1
 800f7f8:	250e      	movs	r5, #14
 800f7fa:	5f49      	ldrsh	r1, [r1, r5]
 800f7fc:	f001 fd90 	bl	8011320 <_read_r>
 800f800:	2800      	cmp	r0, #0
 800f802:	db03      	blt.n	800f80c <__sread+0x18>
 800f804:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800f806:	181b      	adds	r3, r3, r0
 800f808:	6563      	str	r3, [r4, #84]	; 0x54
 800f80a:	bd70      	pop	{r4, r5, r6, pc}
 800f80c:	89a3      	ldrh	r3, [r4, #12]
 800f80e:	4a02      	ldr	r2, [pc, #8]	; (800f818 <__sread+0x24>)
 800f810:	4013      	ands	r3, r2
 800f812:	81a3      	strh	r3, [r4, #12]
 800f814:	e7f9      	b.n	800f80a <__sread+0x16>
 800f816:	46c0      	nop			; (mov r8, r8)
 800f818:	ffffefff 	.word	0xffffefff

0800f81c <__swrite>:
 800f81c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f81e:	001f      	movs	r7, r3
 800f820:	898b      	ldrh	r3, [r1, #12]
 800f822:	0005      	movs	r5, r0
 800f824:	000c      	movs	r4, r1
 800f826:	0016      	movs	r6, r2
 800f828:	05db      	lsls	r3, r3, #23
 800f82a:	d505      	bpl.n	800f838 <__swrite+0x1c>
 800f82c:	230e      	movs	r3, #14
 800f82e:	5ec9      	ldrsh	r1, [r1, r3]
 800f830:	2200      	movs	r2, #0
 800f832:	2302      	movs	r3, #2
 800f834:	f000 ffc6 	bl	80107c4 <_lseek_r>
 800f838:	89a3      	ldrh	r3, [r4, #12]
 800f83a:	4a05      	ldr	r2, [pc, #20]	; (800f850 <__swrite+0x34>)
 800f83c:	0028      	movs	r0, r5
 800f83e:	4013      	ands	r3, r2
 800f840:	81a3      	strh	r3, [r4, #12]
 800f842:	0032      	movs	r2, r6
 800f844:	230e      	movs	r3, #14
 800f846:	5ee1      	ldrsh	r1, [r4, r3]
 800f848:	003b      	movs	r3, r7
 800f84a:	f000 f81f 	bl	800f88c <_write_r>
 800f84e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f850:	ffffefff 	.word	0xffffefff

0800f854 <__sseek>:
 800f854:	b570      	push	{r4, r5, r6, lr}
 800f856:	000c      	movs	r4, r1
 800f858:	250e      	movs	r5, #14
 800f85a:	5f49      	ldrsh	r1, [r1, r5]
 800f85c:	f000 ffb2 	bl	80107c4 <_lseek_r>
 800f860:	89a3      	ldrh	r3, [r4, #12]
 800f862:	1c42      	adds	r2, r0, #1
 800f864:	d103      	bne.n	800f86e <__sseek+0x1a>
 800f866:	4a05      	ldr	r2, [pc, #20]	; (800f87c <__sseek+0x28>)
 800f868:	4013      	ands	r3, r2
 800f86a:	81a3      	strh	r3, [r4, #12]
 800f86c:	bd70      	pop	{r4, r5, r6, pc}
 800f86e:	2280      	movs	r2, #128	; 0x80
 800f870:	0152      	lsls	r2, r2, #5
 800f872:	4313      	orrs	r3, r2
 800f874:	81a3      	strh	r3, [r4, #12]
 800f876:	6560      	str	r0, [r4, #84]	; 0x54
 800f878:	e7f8      	b.n	800f86c <__sseek+0x18>
 800f87a:	46c0      	nop			; (mov r8, r8)
 800f87c:	ffffefff 	.word	0xffffefff

0800f880 <__sclose>:
 800f880:	b510      	push	{r4, lr}
 800f882:	230e      	movs	r3, #14
 800f884:	5ec9      	ldrsh	r1, [r1, r3]
 800f886:	f000 f815 	bl	800f8b4 <_close_r>
 800f88a:	bd10      	pop	{r4, pc}

0800f88c <_write_r>:
 800f88c:	b570      	push	{r4, r5, r6, lr}
 800f88e:	0004      	movs	r4, r0
 800f890:	0008      	movs	r0, r1
 800f892:	0011      	movs	r1, r2
 800f894:	001a      	movs	r2, r3
 800f896:	2300      	movs	r3, #0
 800f898:	4d05      	ldr	r5, [pc, #20]	; (800f8b0 <_write_r+0x24>)
 800f89a:	602b      	str	r3, [r5, #0]
 800f89c:	f7f4 feeb 	bl	8004676 <_write>
 800f8a0:	1c43      	adds	r3, r0, #1
 800f8a2:	d103      	bne.n	800f8ac <_write_r+0x20>
 800f8a4:	682b      	ldr	r3, [r5, #0]
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	d000      	beq.n	800f8ac <_write_r+0x20>
 800f8aa:	6023      	str	r3, [r4, #0]
 800f8ac:	bd70      	pop	{r4, r5, r6, pc}
 800f8ae:	46c0      	nop			; (mov r8, r8)
 800f8b0:	20002170 	.word	0x20002170

0800f8b4 <_close_r>:
 800f8b4:	2300      	movs	r3, #0
 800f8b6:	b570      	push	{r4, r5, r6, lr}
 800f8b8:	4d06      	ldr	r5, [pc, #24]	; (800f8d4 <_close_r+0x20>)
 800f8ba:	0004      	movs	r4, r0
 800f8bc:	0008      	movs	r0, r1
 800f8be:	602b      	str	r3, [r5, #0]
 800f8c0:	f7f4 fef5 	bl	80046ae <_close>
 800f8c4:	1c43      	adds	r3, r0, #1
 800f8c6:	d103      	bne.n	800f8d0 <_close_r+0x1c>
 800f8c8:	682b      	ldr	r3, [r5, #0]
 800f8ca:	2b00      	cmp	r3, #0
 800f8cc:	d000      	beq.n	800f8d0 <_close_r+0x1c>
 800f8ce:	6023      	str	r3, [r4, #0]
 800f8d0:	bd70      	pop	{r4, r5, r6, pc}
 800f8d2:	46c0      	nop			; (mov r8, r8)
 800f8d4:	20002170 	.word	0x20002170

0800f8d8 <quorem>:
 800f8d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f8da:	0006      	movs	r6, r0
 800f8dc:	690b      	ldr	r3, [r1, #16]
 800f8de:	6932      	ldr	r2, [r6, #16]
 800f8e0:	b087      	sub	sp, #28
 800f8e2:	2000      	movs	r0, #0
 800f8e4:	9103      	str	r1, [sp, #12]
 800f8e6:	429a      	cmp	r2, r3
 800f8e8:	db65      	blt.n	800f9b6 <quorem+0xde>
 800f8ea:	3b01      	subs	r3, #1
 800f8ec:	009c      	lsls	r4, r3, #2
 800f8ee:	9300      	str	r3, [sp, #0]
 800f8f0:	000b      	movs	r3, r1
 800f8f2:	3314      	adds	r3, #20
 800f8f4:	9305      	str	r3, [sp, #20]
 800f8f6:	191b      	adds	r3, r3, r4
 800f8f8:	9304      	str	r3, [sp, #16]
 800f8fa:	0033      	movs	r3, r6
 800f8fc:	3314      	adds	r3, #20
 800f8fe:	9302      	str	r3, [sp, #8]
 800f900:	191c      	adds	r4, r3, r4
 800f902:	9b04      	ldr	r3, [sp, #16]
 800f904:	6827      	ldr	r7, [r4, #0]
 800f906:	681b      	ldr	r3, [r3, #0]
 800f908:	0038      	movs	r0, r7
 800f90a:	1c5d      	adds	r5, r3, #1
 800f90c:	0029      	movs	r1, r5
 800f90e:	9301      	str	r3, [sp, #4]
 800f910:	f7f0 fc16 	bl	8000140 <__udivsi3>
 800f914:	9001      	str	r0, [sp, #4]
 800f916:	42af      	cmp	r7, r5
 800f918:	d324      	bcc.n	800f964 <quorem+0x8c>
 800f91a:	2500      	movs	r5, #0
 800f91c:	46ac      	mov	ip, r5
 800f91e:	9802      	ldr	r0, [sp, #8]
 800f920:	9f05      	ldr	r7, [sp, #20]
 800f922:	cf08      	ldmia	r7!, {r3}
 800f924:	9a01      	ldr	r2, [sp, #4]
 800f926:	b299      	uxth	r1, r3
 800f928:	4351      	muls	r1, r2
 800f92a:	0c1b      	lsrs	r3, r3, #16
 800f92c:	4353      	muls	r3, r2
 800f92e:	1949      	adds	r1, r1, r5
 800f930:	0c0a      	lsrs	r2, r1, #16
 800f932:	189b      	adds	r3, r3, r2
 800f934:	6802      	ldr	r2, [r0, #0]
 800f936:	b289      	uxth	r1, r1
 800f938:	b292      	uxth	r2, r2
 800f93a:	4462      	add	r2, ip
 800f93c:	1a52      	subs	r2, r2, r1
 800f93e:	6801      	ldr	r1, [r0, #0]
 800f940:	0c1d      	lsrs	r5, r3, #16
 800f942:	0c09      	lsrs	r1, r1, #16
 800f944:	b29b      	uxth	r3, r3
 800f946:	1acb      	subs	r3, r1, r3
 800f948:	1411      	asrs	r1, r2, #16
 800f94a:	185b      	adds	r3, r3, r1
 800f94c:	1419      	asrs	r1, r3, #16
 800f94e:	b292      	uxth	r2, r2
 800f950:	041b      	lsls	r3, r3, #16
 800f952:	431a      	orrs	r2, r3
 800f954:	9b04      	ldr	r3, [sp, #16]
 800f956:	468c      	mov	ip, r1
 800f958:	c004      	stmia	r0!, {r2}
 800f95a:	42bb      	cmp	r3, r7
 800f95c:	d2e1      	bcs.n	800f922 <quorem+0x4a>
 800f95e:	6823      	ldr	r3, [r4, #0]
 800f960:	2b00      	cmp	r3, #0
 800f962:	d030      	beq.n	800f9c6 <quorem+0xee>
 800f964:	0030      	movs	r0, r6
 800f966:	9903      	ldr	r1, [sp, #12]
 800f968:	f001 f9ea 	bl	8010d40 <__mcmp>
 800f96c:	2800      	cmp	r0, #0
 800f96e:	db21      	blt.n	800f9b4 <quorem+0xdc>
 800f970:	0030      	movs	r0, r6
 800f972:	2400      	movs	r4, #0
 800f974:	9b01      	ldr	r3, [sp, #4]
 800f976:	9903      	ldr	r1, [sp, #12]
 800f978:	3301      	adds	r3, #1
 800f97a:	9301      	str	r3, [sp, #4]
 800f97c:	3014      	adds	r0, #20
 800f97e:	3114      	adds	r1, #20
 800f980:	6803      	ldr	r3, [r0, #0]
 800f982:	c920      	ldmia	r1!, {r5}
 800f984:	b29a      	uxth	r2, r3
 800f986:	1914      	adds	r4, r2, r4
 800f988:	b2aa      	uxth	r2, r5
 800f98a:	1aa2      	subs	r2, r4, r2
 800f98c:	0c1b      	lsrs	r3, r3, #16
 800f98e:	0c2d      	lsrs	r5, r5, #16
 800f990:	1414      	asrs	r4, r2, #16
 800f992:	1b5b      	subs	r3, r3, r5
 800f994:	191b      	adds	r3, r3, r4
 800f996:	141c      	asrs	r4, r3, #16
 800f998:	b292      	uxth	r2, r2
 800f99a:	041b      	lsls	r3, r3, #16
 800f99c:	4313      	orrs	r3, r2
 800f99e:	c008      	stmia	r0!, {r3}
 800f9a0:	9b04      	ldr	r3, [sp, #16]
 800f9a2:	428b      	cmp	r3, r1
 800f9a4:	d2ec      	bcs.n	800f980 <quorem+0xa8>
 800f9a6:	9b00      	ldr	r3, [sp, #0]
 800f9a8:	9a02      	ldr	r2, [sp, #8]
 800f9aa:	009b      	lsls	r3, r3, #2
 800f9ac:	18d3      	adds	r3, r2, r3
 800f9ae:	681a      	ldr	r2, [r3, #0]
 800f9b0:	2a00      	cmp	r2, #0
 800f9b2:	d015      	beq.n	800f9e0 <quorem+0x108>
 800f9b4:	9801      	ldr	r0, [sp, #4]
 800f9b6:	b007      	add	sp, #28
 800f9b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f9ba:	6823      	ldr	r3, [r4, #0]
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	d106      	bne.n	800f9ce <quorem+0xf6>
 800f9c0:	9b00      	ldr	r3, [sp, #0]
 800f9c2:	3b01      	subs	r3, #1
 800f9c4:	9300      	str	r3, [sp, #0]
 800f9c6:	9b02      	ldr	r3, [sp, #8]
 800f9c8:	3c04      	subs	r4, #4
 800f9ca:	42a3      	cmp	r3, r4
 800f9cc:	d3f5      	bcc.n	800f9ba <quorem+0xe2>
 800f9ce:	9b00      	ldr	r3, [sp, #0]
 800f9d0:	6133      	str	r3, [r6, #16]
 800f9d2:	e7c7      	b.n	800f964 <quorem+0x8c>
 800f9d4:	681a      	ldr	r2, [r3, #0]
 800f9d6:	2a00      	cmp	r2, #0
 800f9d8:	d106      	bne.n	800f9e8 <quorem+0x110>
 800f9da:	9a00      	ldr	r2, [sp, #0]
 800f9dc:	3a01      	subs	r2, #1
 800f9de:	9200      	str	r2, [sp, #0]
 800f9e0:	9a02      	ldr	r2, [sp, #8]
 800f9e2:	3b04      	subs	r3, #4
 800f9e4:	429a      	cmp	r2, r3
 800f9e6:	d3f5      	bcc.n	800f9d4 <quorem+0xfc>
 800f9e8:	9b00      	ldr	r3, [sp, #0]
 800f9ea:	6133      	str	r3, [r6, #16]
 800f9ec:	e7e2      	b.n	800f9b4 <quorem+0xdc>
	...

0800f9f0 <_dtoa_r>:
 800f9f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f9f2:	b09d      	sub	sp, #116	; 0x74
 800f9f4:	9202      	str	r2, [sp, #8]
 800f9f6:	9303      	str	r3, [sp, #12]
 800f9f8:	9b02      	ldr	r3, [sp, #8]
 800f9fa:	9c03      	ldr	r4, [sp, #12]
 800f9fc:	9308      	str	r3, [sp, #32]
 800f9fe:	9409      	str	r4, [sp, #36]	; 0x24
 800fa00:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800fa02:	0007      	movs	r7, r0
 800fa04:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800fa06:	2c00      	cmp	r4, #0
 800fa08:	d10e      	bne.n	800fa28 <_dtoa_r+0x38>
 800fa0a:	2010      	movs	r0, #16
 800fa0c:	f000 feee 	bl	80107ec <malloc>
 800fa10:	1e02      	subs	r2, r0, #0
 800fa12:	6278      	str	r0, [r7, #36]	; 0x24
 800fa14:	d104      	bne.n	800fa20 <_dtoa_r+0x30>
 800fa16:	21ea      	movs	r1, #234	; 0xea
 800fa18:	4bc7      	ldr	r3, [pc, #796]	; (800fd38 <_dtoa_r+0x348>)
 800fa1a:	48c8      	ldr	r0, [pc, #800]	; (800fd3c <_dtoa_r+0x34c>)
 800fa1c:	f001 fd62 	bl	80114e4 <__assert_func>
 800fa20:	6044      	str	r4, [r0, #4]
 800fa22:	6084      	str	r4, [r0, #8]
 800fa24:	6004      	str	r4, [r0, #0]
 800fa26:	60c4      	str	r4, [r0, #12]
 800fa28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa2a:	6819      	ldr	r1, [r3, #0]
 800fa2c:	2900      	cmp	r1, #0
 800fa2e:	d00a      	beq.n	800fa46 <_dtoa_r+0x56>
 800fa30:	685a      	ldr	r2, [r3, #4]
 800fa32:	2301      	movs	r3, #1
 800fa34:	4093      	lsls	r3, r2
 800fa36:	604a      	str	r2, [r1, #4]
 800fa38:	608b      	str	r3, [r1, #8]
 800fa3a:	0038      	movs	r0, r7
 800fa3c:	f000 ff40 	bl	80108c0 <_Bfree>
 800fa40:	2200      	movs	r2, #0
 800fa42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa44:	601a      	str	r2, [r3, #0]
 800fa46:	9b03      	ldr	r3, [sp, #12]
 800fa48:	2b00      	cmp	r3, #0
 800fa4a:	da20      	bge.n	800fa8e <_dtoa_r+0x9e>
 800fa4c:	2301      	movs	r3, #1
 800fa4e:	602b      	str	r3, [r5, #0]
 800fa50:	9b03      	ldr	r3, [sp, #12]
 800fa52:	005b      	lsls	r3, r3, #1
 800fa54:	085b      	lsrs	r3, r3, #1
 800fa56:	9309      	str	r3, [sp, #36]	; 0x24
 800fa58:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800fa5a:	4bb9      	ldr	r3, [pc, #740]	; (800fd40 <_dtoa_r+0x350>)
 800fa5c:	4ab8      	ldr	r2, [pc, #736]	; (800fd40 <_dtoa_r+0x350>)
 800fa5e:	402b      	ands	r3, r5
 800fa60:	4293      	cmp	r3, r2
 800fa62:	d117      	bne.n	800fa94 <_dtoa_r+0xa4>
 800fa64:	4bb7      	ldr	r3, [pc, #732]	; (800fd44 <_dtoa_r+0x354>)
 800fa66:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800fa68:	0328      	lsls	r0, r5, #12
 800fa6a:	6013      	str	r3, [r2, #0]
 800fa6c:	9b02      	ldr	r3, [sp, #8]
 800fa6e:	0b00      	lsrs	r0, r0, #12
 800fa70:	4318      	orrs	r0, r3
 800fa72:	d101      	bne.n	800fa78 <_dtoa_r+0x88>
 800fa74:	f000 fdbf 	bl	80105f6 <_dtoa_r+0xc06>
 800fa78:	48b3      	ldr	r0, [pc, #716]	; (800fd48 <_dtoa_r+0x358>)
 800fa7a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800fa7c:	9006      	str	r0, [sp, #24]
 800fa7e:	2b00      	cmp	r3, #0
 800fa80:	d002      	beq.n	800fa88 <_dtoa_r+0x98>
 800fa82:	4bb2      	ldr	r3, [pc, #712]	; (800fd4c <_dtoa_r+0x35c>)
 800fa84:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800fa86:	6013      	str	r3, [r2, #0]
 800fa88:	9806      	ldr	r0, [sp, #24]
 800fa8a:	b01d      	add	sp, #116	; 0x74
 800fa8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa8e:	2300      	movs	r3, #0
 800fa90:	602b      	str	r3, [r5, #0]
 800fa92:	e7e1      	b.n	800fa58 <_dtoa_r+0x68>
 800fa94:	9b08      	ldr	r3, [sp, #32]
 800fa96:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800fa98:	9312      	str	r3, [sp, #72]	; 0x48
 800fa9a:	9413      	str	r4, [sp, #76]	; 0x4c
 800fa9c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800fa9e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800faa0:	2200      	movs	r2, #0
 800faa2:	2300      	movs	r3, #0
 800faa4:	f7f0 fcd2 	bl	800044c <__aeabi_dcmpeq>
 800faa8:	1e04      	subs	r4, r0, #0
 800faaa:	d009      	beq.n	800fac0 <_dtoa_r+0xd0>
 800faac:	2301      	movs	r3, #1
 800faae:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800fab0:	6013      	str	r3, [r2, #0]
 800fab2:	4ba7      	ldr	r3, [pc, #668]	; (800fd50 <_dtoa_r+0x360>)
 800fab4:	9306      	str	r3, [sp, #24]
 800fab6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800fab8:	2b00      	cmp	r3, #0
 800faba:	d0e5      	beq.n	800fa88 <_dtoa_r+0x98>
 800fabc:	4ba5      	ldr	r3, [pc, #660]	; (800fd54 <_dtoa_r+0x364>)
 800fabe:	e7e1      	b.n	800fa84 <_dtoa_r+0x94>
 800fac0:	ab1a      	add	r3, sp, #104	; 0x68
 800fac2:	9301      	str	r3, [sp, #4]
 800fac4:	ab1b      	add	r3, sp, #108	; 0x6c
 800fac6:	9300      	str	r3, [sp, #0]
 800fac8:	0038      	movs	r0, r7
 800faca:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800facc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800face:	f001 f9eb 	bl	8010ea8 <__d2b>
 800fad2:	006e      	lsls	r6, r5, #1
 800fad4:	9005      	str	r0, [sp, #20]
 800fad6:	0d76      	lsrs	r6, r6, #21
 800fad8:	d100      	bne.n	800fadc <_dtoa_r+0xec>
 800fada:	e07c      	b.n	800fbd6 <_dtoa_r+0x1e6>
 800fadc:	9812      	ldr	r0, [sp, #72]	; 0x48
 800fade:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800fae0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800fae2:	4a9d      	ldr	r2, [pc, #628]	; (800fd58 <_dtoa_r+0x368>)
 800fae4:	031b      	lsls	r3, r3, #12
 800fae6:	0b1b      	lsrs	r3, r3, #12
 800fae8:	431a      	orrs	r2, r3
 800faea:	0011      	movs	r1, r2
 800faec:	4b9b      	ldr	r3, [pc, #620]	; (800fd5c <_dtoa_r+0x36c>)
 800faee:	9418      	str	r4, [sp, #96]	; 0x60
 800faf0:	18f6      	adds	r6, r6, r3
 800faf2:	2200      	movs	r2, #0
 800faf4:	4b9a      	ldr	r3, [pc, #616]	; (800fd60 <_dtoa_r+0x370>)
 800faf6:	f7f2 faf3 	bl	80020e0 <__aeabi_dsub>
 800fafa:	4a9a      	ldr	r2, [pc, #616]	; (800fd64 <_dtoa_r+0x374>)
 800fafc:	4b9a      	ldr	r3, [pc, #616]	; (800fd68 <_dtoa_r+0x378>)
 800fafe:	f7f2 f883 	bl	8001c08 <__aeabi_dmul>
 800fb02:	4a9a      	ldr	r2, [pc, #616]	; (800fd6c <_dtoa_r+0x37c>)
 800fb04:	4b9a      	ldr	r3, [pc, #616]	; (800fd70 <_dtoa_r+0x380>)
 800fb06:	f7f1 f941 	bl	8000d8c <__aeabi_dadd>
 800fb0a:	0004      	movs	r4, r0
 800fb0c:	0030      	movs	r0, r6
 800fb0e:	000d      	movs	r5, r1
 800fb10:	f7f2 fecc 	bl	80028ac <__aeabi_i2d>
 800fb14:	4a97      	ldr	r2, [pc, #604]	; (800fd74 <_dtoa_r+0x384>)
 800fb16:	4b98      	ldr	r3, [pc, #608]	; (800fd78 <_dtoa_r+0x388>)
 800fb18:	f7f2 f876 	bl	8001c08 <__aeabi_dmul>
 800fb1c:	0002      	movs	r2, r0
 800fb1e:	000b      	movs	r3, r1
 800fb20:	0020      	movs	r0, r4
 800fb22:	0029      	movs	r1, r5
 800fb24:	f7f1 f932 	bl	8000d8c <__aeabi_dadd>
 800fb28:	0004      	movs	r4, r0
 800fb2a:	000d      	movs	r5, r1
 800fb2c:	f7f2 fe88 	bl	8002840 <__aeabi_d2iz>
 800fb30:	2200      	movs	r2, #0
 800fb32:	9002      	str	r0, [sp, #8]
 800fb34:	2300      	movs	r3, #0
 800fb36:	0020      	movs	r0, r4
 800fb38:	0029      	movs	r1, r5
 800fb3a:	f7f0 fc8d 	bl	8000458 <__aeabi_dcmplt>
 800fb3e:	2800      	cmp	r0, #0
 800fb40:	d00b      	beq.n	800fb5a <_dtoa_r+0x16a>
 800fb42:	9802      	ldr	r0, [sp, #8]
 800fb44:	f7f2 feb2 	bl	80028ac <__aeabi_i2d>
 800fb48:	002b      	movs	r3, r5
 800fb4a:	0022      	movs	r2, r4
 800fb4c:	f7f0 fc7e 	bl	800044c <__aeabi_dcmpeq>
 800fb50:	4243      	negs	r3, r0
 800fb52:	4158      	adcs	r0, r3
 800fb54:	9b02      	ldr	r3, [sp, #8]
 800fb56:	1a1b      	subs	r3, r3, r0
 800fb58:	9302      	str	r3, [sp, #8]
 800fb5a:	2301      	movs	r3, #1
 800fb5c:	9316      	str	r3, [sp, #88]	; 0x58
 800fb5e:	9b02      	ldr	r3, [sp, #8]
 800fb60:	2b16      	cmp	r3, #22
 800fb62:	d80f      	bhi.n	800fb84 <_dtoa_r+0x194>
 800fb64:	9812      	ldr	r0, [sp, #72]	; 0x48
 800fb66:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800fb68:	00da      	lsls	r2, r3, #3
 800fb6a:	4b84      	ldr	r3, [pc, #528]	; (800fd7c <_dtoa_r+0x38c>)
 800fb6c:	189b      	adds	r3, r3, r2
 800fb6e:	681a      	ldr	r2, [r3, #0]
 800fb70:	685b      	ldr	r3, [r3, #4]
 800fb72:	f7f0 fc71 	bl	8000458 <__aeabi_dcmplt>
 800fb76:	2800      	cmp	r0, #0
 800fb78:	d049      	beq.n	800fc0e <_dtoa_r+0x21e>
 800fb7a:	9b02      	ldr	r3, [sp, #8]
 800fb7c:	3b01      	subs	r3, #1
 800fb7e:	9302      	str	r3, [sp, #8]
 800fb80:	2300      	movs	r3, #0
 800fb82:	9316      	str	r3, [sp, #88]	; 0x58
 800fb84:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800fb86:	1b9e      	subs	r6, r3, r6
 800fb88:	2300      	movs	r3, #0
 800fb8a:	930a      	str	r3, [sp, #40]	; 0x28
 800fb8c:	0033      	movs	r3, r6
 800fb8e:	3b01      	subs	r3, #1
 800fb90:	930d      	str	r3, [sp, #52]	; 0x34
 800fb92:	d504      	bpl.n	800fb9e <_dtoa_r+0x1ae>
 800fb94:	2301      	movs	r3, #1
 800fb96:	1b9b      	subs	r3, r3, r6
 800fb98:	930a      	str	r3, [sp, #40]	; 0x28
 800fb9a:	2300      	movs	r3, #0
 800fb9c:	930d      	str	r3, [sp, #52]	; 0x34
 800fb9e:	9b02      	ldr	r3, [sp, #8]
 800fba0:	2b00      	cmp	r3, #0
 800fba2:	db36      	blt.n	800fc12 <_dtoa_r+0x222>
 800fba4:	9a02      	ldr	r2, [sp, #8]
 800fba6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fba8:	4694      	mov	ip, r2
 800fbaa:	4463      	add	r3, ip
 800fbac:	930d      	str	r3, [sp, #52]	; 0x34
 800fbae:	2300      	movs	r3, #0
 800fbb0:	9215      	str	r2, [sp, #84]	; 0x54
 800fbb2:	930e      	str	r3, [sp, #56]	; 0x38
 800fbb4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fbb6:	2401      	movs	r4, #1
 800fbb8:	2b09      	cmp	r3, #9
 800fbba:	d864      	bhi.n	800fc86 <_dtoa_r+0x296>
 800fbbc:	2b05      	cmp	r3, #5
 800fbbe:	dd02      	ble.n	800fbc6 <_dtoa_r+0x1d6>
 800fbc0:	2400      	movs	r4, #0
 800fbc2:	3b04      	subs	r3, #4
 800fbc4:	9322      	str	r3, [sp, #136]	; 0x88
 800fbc6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fbc8:	1e98      	subs	r0, r3, #2
 800fbca:	2803      	cmp	r0, #3
 800fbcc:	d864      	bhi.n	800fc98 <_dtoa_r+0x2a8>
 800fbce:	f7f0 faa3 	bl	8000118 <__gnu_thumb1_case_uqi>
 800fbd2:	3829      	.short	0x3829
 800fbd4:	5836      	.short	0x5836
 800fbd6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800fbd8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800fbda:	189e      	adds	r6, r3, r2
 800fbdc:	4b68      	ldr	r3, [pc, #416]	; (800fd80 <_dtoa_r+0x390>)
 800fbde:	18f2      	adds	r2, r6, r3
 800fbe0:	2a20      	cmp	r2, #32
 800fbe2:	dd0f      	ble.n	800fc04 <_dtoa_r+0x214>
 800fbe4:	2340      	movs	r3, #64	; 0x40
 800fbe6:	1a9b      	subs	r3, r3, r2
 800fbe8:	409d      	lsls	r5, r3
 800fbea:	4b66      	ldr	r3, [pc, #408]	; (800fd84 <_dtoa_r+0x394>)
 800fbec:	9802      	ldr	r0, [sp, #8]
 800fbee:	18f3      	adds	r3, r6, r3
 800fbf0:	40d8      	lsrs	r0, r3
 800fbf2:	4328      	orrs	r0, r5
 800fbf4:	f7f2 fe8a 	bl	800290c <__aeabi_ui2d>
 800fbf8:	2301      	movs	r3, #1
 800fbfa:	4c63      	ldr	r4, [pc, #396]	; (800fd88 <_dtoa_r+0x398>)
 800fbfc:	3e01      	subs	r6, #1
 800fbfe:	1909      	adds	r1, r1, r4
 800fc00:	9318      	str	r3, [sp, #96]	; 0x60
 800fc02:	e776      	b.n	800faf2 <_dtoa_r+0x102>
 800fc04:	2320      	movs	r3, #32
 800fc06:	9802      	ldr	r0, [sp, #8]
 800fc08:	1a9b      	subs	r3, r3, r2
 800fc0a:	4098      	lsls	r0, r3
 800fc0c:	e7f2      	b.n	800fbf4 <_dtoa_r+0x204>
 800fc0e:	9016      	str	r0, [sp, #88]	; 0x58
 800fc10:	e7b8      	b.n	800fb84 <_dtoa_r+0x194>
 800fc12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fc14:	9a02      	ldr	r2, [sp, #8]
 800fc16:	1a9b      	subs	r3, r3, r2
 800fc18:	930a      	str	r3, [sp, #40]	; 0x28
 800fc1a:	4253      	negs	r3, r2
 800fc1c:	930e      	str	r3, [sp, #56]	; 0x38
 800fc1e:	2300      	movs	r3, #0
 800fc20:	9315      	str	r3, [sp, #84]	; 0x54
 800fc22:	e7c7      	b.n	800fbb4 <_dtoa_r+0x1c4>
 800fc24:	2300      	movs	r3, #0
 800fc26:	930f      	str	r3, [sp, #60]	; 0x3c
 800fc28:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fc2a:	930c      	str	r3, [sp, #48]	; 0x30
 800fc2c:	9307      	str	r3, [sp, #28]
 800fc2e:	2b00      	cmp	r3, #0
 800fc30:	dc13      	bgt.n	800fc5a <_dtoa_r+0x26a>
 800fc32:	2301      	movs	r3, #1
 800fc34:	001a      	movs	r2, r3
 800fc36:	930c      	str	r3, [sp, #48]	; 0x30
 800fc38:	9307      	str	r3, [sp, #28]
 800fc3a:	9223      	str	r2, [sp, #140]	; 0x8c
 800fc3c:	e00d      	b.n	800fc5a <_dtoa_r+0x26a>
 800fc3e:	2301      	movs	r3, #1
 800fc40:	e7f1      	b.n	800fc26 <_dtoa_r+0x236>
 800fc42:	2300      	movs	r3, #0
 800fc44:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800fc46:	930f      	str	r3, [sp, #60]	; 0x3c
 800fc48:	4694      	mov	ip, r2
 800fc4a:	9b02      	ldr	r3, [sp, #8]
 800fc4c:	4463      	add	r3, ip
 800fc4e:	930c      	str	r3, [sp, #48]	; 0x30
 800fc50:	3301      	adds	r3, #1
 800fc52:	9307      	str	r3, [sp, #28]
 800fc54:	2b00      	cmp	r3, #0
 800fc56:	dc00      	bgt.n	800fc5a <_dtoa_r+0x26a>
 800fc58:	2301      	movs	r3, #1
 800fc5a:	2200      	movs	r2, #0
 800fc5c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fc5e:	6042      	str	r2, [r0, #4]
 800fc60:	3204      	adds	r2, #4
 800fc62:	0015      	movs	r5, r2
 800fc64:	3514      	adds	r5, #20
 800fc66:	6841      	ldr	r1, [r0, #4]
 800fc68:	429d      	cmp	r5, r3
 800fc6a:	d919      	bls.n	800fca0 <_dtoa_r+0x2b0>
 800fc6c:	0038      	movs	r0, r7
 800fc6e:	f000 fde3 	bl	8010838 <_Balloc>
 800fc72:	9006      	str	r0, [sp, #24]
 800fc74:	2800      	cmp	r0, #0
 800fc76:	d117      	bne.n	800fca8 <_dtoa_r+0x2b8>
 800fc78:	21d5      	movs	r1, #213	; 0xd5
 800fc7a:	0002      	movs	r2, r0
 800fc7c:	4b43      	ldr	r3, [pc, #268]	; (800fd8c <_dtoa_r+0x39c>)
 800fc7e:	0049      	lsls	r1, r1, #1
 800fc80:	e6cb      	b.n	800fa1a <_dtoa_r+0x2a>
 800fc82:	2301      	movs	r3, #1
 800fc84:	e7de      	b.n	800fc44 <_dtoa_r+0x254>
 800fc86:	2300      	movs	r3, #0
 800fc88:	940f      	str	r4, [sp, #60]	; 0x3c
 800fc8a:	9322      	str	r3, [sp, #136]	; 0x88
 800fc8c:	3b01      	subs	r3, #1
 800fc8e:	930c      	str	r3, [sp, #48]	; 0x30
 800fc90:	9307      	str	r3, [sp, #28]
 800fc92:	2200      	movs	r2, #0
 800fc94:	3313      	adds	r3, #19
 800fc96:	e7d0      	b.n	800fc3a <_dtoa_r+0x24a>
 800fc98:	2301      	movs	r3, #1
 800fc9a:	930f      	str	r3, [sp, #60]	; 0x3c
 800fc9c:	3b02      	subs	r3, #2
 800fc9e:	e7f6      	b.n	800fc8e <_dtoa_r+0x29e>
 800fca0:	3101      	adds	r1, #1
 800fca2:	6041      	str	r1, [r0, #4]
 800fca4:	0052      	lsls	r2, r2, #1
 800fca6:	e7dc      	b.n	800fc62 <_dtoa_r+0x272>
 800fca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fcaa:	9a06      	ldr	r2, [sp, #24]
 800fcac:	601a      	str	r2, [r3, #0]
 800fcae:	9b07      	ldr	r3, [sp, #28]
 800fcb0:	2b0e      	cmp	r3, #14
 800fcb2:	d900      	bls.n	800fcb6 <_dtoa_r+0x2c6>
 800fcb4:	e0eb      	b.n	800fe8e <_dtoa_r+0x49e>
 800fcb6:	2c00      	cmp	r4, #0
 800fcb8:	d100      	bne.n	800fcbc <_dtoa_r+0x2cc>
 800fcba:	e0e8      	b.n	800fe8e <_dtoa_r+0x49e>
 800fcbc:	9b02      	ldr	r3, [sp, #8]
 800fcbe:	2b00      	cmp	r3, #0
 800fcc0:	dd68      	ble.n	800fd94 <_dtoa_r+0x3a4>
 800fcc2:	001a      	movs	r2, r3
 800fcc4:	210f      	movs	r1, #15
 800fcc6:	4b2d      	ldr	r3, [pc, #180]	; (800fd7c <_dtoa_r+0x38c>)
 800fcc8:	400a      	ands	r2, r1
 800fcca:	00d2      	lsls	r2, r2, #3
 800fccc:	189b      	adds	r3, r3, r2
 800fcce:	681d      	ldr	r5, [r3, #0]
 800fcd0:	685e      	ldr	r6, [r3, #4]
 800fcd2:	9b02      	ldr	r3, [sp, #8]
 800fcd4:	111c      	asrs	r4, r3, #4
 800fcd6:	2302      	movs	r3, #2
 800fcd8:	9310      	str	r3, [sp, #64]	; 0x40
 800fcda:	9b02      	ldr	r3, [sp, #8]
 800fcdc:	05db      	lsls	r3, r3, #23
 800fcde:	d50b      	bpl.n	800fcf8 <_dtoa_r+0x308>
 800fce0:	4b2b      	ldr	r3, [pc, #172]	; (800fd90 <_dtoa_r+0x3a0>)
 800fce2:	400c      	ands	r4, r1
 800fce4:	6a1a      	ldr	r2, [r3, #32]
 800fce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fce8:	9812      	ldr	r0, [sp, #72]	; 0x48
 800fcea:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800fcec:	f7f1 fb8a 	bl	8001404 <__aeabi_ddiv>
 800fcf0:	2303      	movs	r3, #3
 800fcf2:	9008      	str	r0, [sp, #32]
 800fcf4:	9109      	str	r1, [sp, #36]	; 0x24
 800fcf6:	9310      	str	r3, [sp, #64]	; 0x40
 800fcf8:	4b25      	ldr	r3, [pc, #148]	; (800fd90 <_dtoa_r+0x3a0>)
 800fcfa:	9314      	str	r3, [sp, #80]	; 0x50
 800fcfc:	2c00      	cmp	r4, #0
 800fcfe:	d108      	bne.n	800fd12 <_dtoa_r+0x322>
 800fd00:	9808      	ldr	r0, [sp, #32]
 800fd02:	9909      	ldr	r1, [sp, #36]	; 0x24
 800fd04:	002a      	movs	r2, r5
 800fd06:	0033      	movs	r3, r6
 800fd08:	f7f1 fb7c 	bl	8001404 <__aeabi_ddiv>
 800fd0c:	9008      	str	r0, [sp, #32]
 800fd0e:	9109      	str	r1, [sp, #36]	; 0x24
 800fd10:	e05c      	b.n	800fdcc <_dtoa_r+0x3dc>
 800fd12:	2301      	movs	r3, #1
 800fd14:	421c      	tst	r4, r3
 800fd16:	d00b      	beq.n	800fd30 <_dtoa_r+0x340>
 800fd18:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fd1a:	0028      	movs	r0, r5
 800fd1c:	3301      	adds	r3, #1
 800fd1e:	9310      	str	r3, [sp, #64]	; 0x40
 800fd20:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800fd22:	0031      	movs	r1, r6
 800fd24:	681a      	ldr	r2, [r3, #0]
 800fd26:	685b      	ldr	r3, [r3, #4]
 800fd28:	f7f1 ff6e 	bl	8001c08 <__aeabi_dmul>
 800fd2c:	0005      	movs	r5, r0
 800fd2e:	000e      	movs	r6, r1
 800fd30:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800fd32:	1064      	asrs	r4, r4, #1
 800fd34:	3308      	adds	r3, #8
 800fd36:	e7e0      	b.n	800fcfa <_dtoa_r+0x30a>
 800fd38:	080137ad 	.word	0x080137ad
 800fd3c:	080137c4 	.word	0x080137c4
 800fd40:	7ff00000 	.word	0x7ff00000
 800fd44:	0000270f 	.word	0x0000270f
 800fd48:	080137a9 	.word	0x080137a9
 800fd4c:	080137ac 	.word	0x080137ac
 800fd50:	0801377c 	.word	0x0801377c
 800fd54:	0801377d 	.word	0x0801377d
 800fd58:	3ff00000 	.word	0x3ff00000
 800fd5c:	fffffc01 	.word	0xfffffc01
 800fd60:	3ff80000 	.word	0x3ff80000
 800fd64:	636f4361 	.word	0x636f4361
 800fd68:	3fd287a7 	.word	0x3fd287a7
 800fd6c:	8b60c8b3 	.word	0x8b60c8b3
 800fd70:	3fc68a28 	.word	0x3fc68a28
 800fd74:	509f79fb 	.word	0x509f79fb
 800fd78:	3fd34413 	.word	0x3fd34413
 800fd7c:	080138b8 	.word	0x080138b8
 800fd80:	00000432 	.word	0x00000432
 800fd84:	00000412 	.word	0x00000412
 800fd88:	fe100000 	.word	0xfe100000
 800fd8c:	0801381f 	.word	0x0801381f
 800fd90:	08013890 	.word	0x08013890
 800fd94:	2302      	movs	r3, #2
 800fd96:	9310      	str	r3, [sp, #64]	; 0x40
 800fd98:	9b02      	ldr	r3, [sp, #8]
 800fd9a:	2b00      	cmp	r3, #0
 800fd9c:	d016      	beq.n	800fdcc <_dtoa_r+0x3dc>
 800fd9e:	9812      	ldr	r0, [sp, #72]	; 0x48
 800fda0:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800fda2:	425c      	negs	r4, r3
 800fda4:	230f      	movs	r3, #15
 800fda6:	4ab6      	ldr	r2, [pc, #728]	; (8010080 <_dtoa_r+0x690>)
 800fda8:	4023      	ands	r3, r4
 800fdaa:	00db      	lsls	r3, r3, #3
 800fdac:	18d3      	adds	r3, r2, r3
 800fdae:	681a      	ldr	r2, [r3, #0]
 800fdb0:	685b      	ldr	r3, [r3, #4]
 800fdb2:	f7f1 ff29 	bl	8001c08 <__aeabi_dmul>
 800fdb6:	2601      	movs	r6, #1
 800fdb8:	2300      	movs	r3, #0
 800fdba:	9008      	str	r0, [sp, #32]
 800fdbc:	9109      	str	r1, [sp, #36]	; 0x24
 800fdbe:	4db1      	ldr	r5, [pc, #708]	; (8010084 <_dtoa_r+0x694>)
 800fdc0:	1124      	asrs	r4, r4, #4
 800fdc2:	2c00      	cmp	r4, #0
 800fdc4:	d000      	beq.n	800fdc8 <_dtoa_r+0x3d8>
 800fdc6:	e094      	b.n	800fef2 <_dtoa_r+0x502>
 800fdc8:	2b00      	cmp	r3, #0
 800fdca:	d19f      	bne.n	800fd0c <_dtoa_r+0x31c>
 800fdcc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800fdce:	2b00      	cmp	r3, #0
 800fdd0:	d100      	bne.n	800fdd4 <_dtoa_r+0x3e4>
 800fdd2:	e09b      	b.n	800ff0c <_dtoa_r+0x51c>
 800fdd4:	9c08      	ldr	r4, [sp, #32]
 800fdd6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800fdd8:	2200      	movs	r2, #0
 800fdda:	0020      	movs	r0, r4
 800fddc:	0029      	movs	r1, r5
 800fdde:	4baa      	ldr	r3, [pc, #680]	; (8010088 <_dtoa_r+0x698>)
 800fde0:	f7f0 fb3a 	bl	8000458 <__aeabi_dcmplt>
 800fde4:	2800      	cmp	r0, #0
 800fde6:	d100      	bne.n	800fdea <_dtoa_r+0x3fa>
 800fde8:	e090      	b.n	800ff0c <_dtoa_r+0x51c>
 800fdea:	9b07      	ldr	r3, [sp, #28]
 800fdec:	2b00      	cmp	r3, #0
 800fdee:	d100      	bne.n	800fdf2 <_dtoa_r+0x402>
 800fdf0:	e08c      	b.n	800ff0c <_dtoa_r+0x51c>
 800fdf2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fdf4:	2b00      	cmp	r3, #0
 800fdf6:	dd46      	ble.n	800fe86 <_dtoa_r+0x496>
 800fdf8:	9b02      	ldr	r3, [sp, #8]
 800fdfa:	2200      	movs	r2, #0
 800fdfc:	0020      	movs	r0, r4
 800fdfe:	0029      	movs	r1, r5
 800fe00:	1e5e      	subs	r6, r3, #1
 800fe02:	4ba2      	ldr	r3, [pc, #648]	; (801008c <_dtoa_r+0x69c>)
 800fe04:	f7f1 ff00 	bl	8001c08 <__aeabi_dmul>
 800fe08:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fe0a:	9008      	str	r0, [sp, #32]
 800fe0c:	9109      	str	r1, [sp, #36]	; 0x24
 800fe0e:	3301      	adds	r3, #1
 800fe10:	9310      	str	r3, [sp, #64]	; 0x40
 800fe12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fe14:	9810      	ldr	r0, [sp, #64]	; 0x40
 800fe16:	9c08      	ldr	r4, [sp, #32]
 800fe18:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800fe1a:	9314      	str	r3, [sp, #80]	; 0x50
 800fe1c:	f7f2 fd46 	bl	80028ac <__aeabi_i2d>
 800fe20:	0022      	movs	r2, r4
 800fe22:	002b      	movs	r3, r5
 800fe24:	f7f1 fef0 	bl	8001c08 <__aeabi_dmul>
 800fe28:	2200      	movs	r2, #0
 800fe2a:	4b99      	ldr	r3, [pc, #612]	; (8010090 <_dtoa_r+0x6a0>)
 800fe2c:	f7f0 ffae 	bl	8000d8c <__aeabi_dadd>
 800fe30:	9010      	str	r0, [sp, #64]	; 0x40
 800fe32:	9111      	str	r1, [sp, #68]	; 0x44
 800fe34:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800fe36:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fe38:	9208      	str	r2, [sp, #32]
 800fe3a:	9309      	str	r3, [sp, #36]	; 0x24
 800fe3c:	4a95      	ldr	r2, [pc, #596]	; (8010094 <_dtoa_r+0x6a4>)
 800fe3e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fe40:	4694      	mov	ip, r2
 800fe42:	4463      	add	r3, ip
 800fe44:	9317      	str	r3, [sp, #92]	; 0x5c
 800fe46:	9309      	str	r3, [sp, #36]	; 0x24
 800fe48:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800fe4a:	2b00      	cmp	r3, #0
 800fe4c:	d161      	bne.n	800ff12 <_dtoa_r+0x522>
 800fe4e:	2200      	movs	r2, #0
 800fe50:	0020      	movs	r0, r4
 800fe52:	0029      	movs	r1, r5
 800fe54:	4b90      	ldr	r3, [pc, #576]	; (8010098 <_dtoa_r+0x6a8>)
 800fe56:	f7f2 f943 	bl	80020e0 <__aeabi_dsub>
 800fe5a:	9a08      	ldr	r2, [sp, #32]
 800fe5c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fe5e:	0004      	movs	r4, r0
 800fe60:	000d      	movs	r5, r1
 800fe62:	f7f0 fb0d 	bl	8000480 <__aeabi_dcmpgt>
 800fe66:	2800      	cmp	r0, #0
 800fe68:	d000      	beq.n	800fe6c <_dtoa_r+0x47c>
 800fe6a:	e2af      	b.n	80103cc <_dtoa_r+0x9dc>
 800fe6c:	488b      	ldr	r0, [pc, #556]	; (801009c <_dtoa_r+0x6ac>)
 800fe6e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800fe70:	4684      	mov	ip, r0
 800fe72:	4461      	add	r1, ip
 800fe74:	000b      	movs	r3, r1
 800fe76:	0020      	movs	r0, r4
 800fe78:	0029      	movs	r1, r5
 800fe7a:	9a08      	ldr	r2, [sp, #32]
 800fe7c:	f7f0 faec 	bl	8000458 <__aeabi_dcmplt>
 800fe80:	2800      	cmp	r0, #0
 800fe82:	d000      	beq.n	800fe86 <_dtoa_r+0x496>
 800fe84:	e29f      	b.n	80103c6 <_dtoa_r+0x9d6>
 800fe86:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800fe88:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800fe8a:	9308      	str	r3, [sp, #32]
 800fe8c:	9409      	str	r4, [sp, #36]	; 0x24
 800fe8e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800fe90:	2b00      	cmp	r3, #0
 800fe92:	da00      	bge.n	800fe96 <_dtoa_r+0x4a6>
 800fe94:	e172      	b.n	801017c <_dtoa_r+0x78c>
 800fe96:	9a02      	ldr	r2, [sp, #8]
 800fe98:	2a0e      	cmp	r2, #14
 800fe9a:	dd00      	ble.n	800fe9e <_dtoa_r+0x4ae>
 800fe9c:	e16e      	b.n	801017c <_dtoa_r+0x78c>
 800fe9e:	4b78      	ldr	r3, [pc, #480]	; (8010080 <_dtoa_r+0x690>)
 800fea0:	00d2      	lsls	r2, r2, #3
 800fea2:	189b      	adds	r3, r3, r2
 800fea4:	685c      	ldr	r4, [r3, #4]
 800fea6:	681b      	ldr	r3, [r3, #0]
 800fea8:	930a      	str	r3, [sp, #40]	; 0x28
 800feaa:	940b      	str	r4, [sp, #44]	; 0x2c
 800feac:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800feae:	2b00      	cmp	r3, #0
 800feb0:	db00      	blt.n	800feb4 <_dtoa_r+0x4c4>
 800feb2:	e0f7      	b.n	80100a4 <_dtoa_r+0x6b4>
 800feb4:	9b07      	ldr	r3, [sp, #28]
 800feb6:	2b00      	cmp	r3, #0
 800feb8:	dd00      	ble.n	800febc <_dtoa_r+0x4cc>
 800feba:	e0f3      	b.n	80100a4 <_dtoa_r+0x6b4>
 800febc:	d000      	beq.n	800fec0 <_dtoa_r+0x4d0>
 800febe:	e282      	b.n	80103c6 <_dtoa_r+0x9d6>
 800fec0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fec2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fec4:	2200      	movs	r2, #0
 800fec6:	4b74      	ldr	r3, [pc, #464]	; (8010098 <_dtoa_r+0x6a8>)
 800fec8:	f7f1 fe9e 	bl	8001c08 <__aeabi_dmul>
 800fecc:	9a08      	ldr	r2, [sp, #32]
 800fece:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fed0:	f7f0 fae0 	bl	8000494 <__aeabi_dcmpge>
 800fed4:	9e07      	ldr	r6, [sp, #28]
 800fed6:	0035      	movs	r5, r6
 800fed8:	2800      	cmp	r0, #0
 800feda:	d000      	beq.n	800fede <_dtoa_r+0x4ee>
 800fedc:	e259      	b.n	8010392 <_dtoa_r+0x9a2>
 800fede:	9b06      	ldr	r3, [sp, #24]
 800fee0:	9a06      	ldr	r2, [sp, #24]
 800fee2:	3301      	adds	r3, #1
 800fee4:	9308      	str	r3, [sp, #32]
 800fee6:	2331      	movs	r3, #49	; 0x31
 800fee8:	7013      	strb	r3, [r2, #0]
 800feea:	9b02      	ldr	r3, [sp, #8]
 800feec:	3301      	adds	r3, #1
 800feee:	9302      	str	r3, [sp, #8]
 800fef0:	e254      	b.n	801039c <_dtoa_r+0x9ac>
 800fef2:	4234      	tst	r4, r6
 800fef4:	d007      	beq.n	800ff06 <_dtoa_r+0x516>
 800fef6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fef8:	3301      	adds	r3, #1
 800fefa:	9310      	str	r3, [sp, #64]	; 0x40
 800fefc:	682a      	ldr	r2, [r5, #0]
 800fefe:	686b      	ldr	r3, [r5, #4]
 800ff00:	f7f1 fe82 	bl	8001c08 <__aeabi_dmul>
 800ff04:	0033      	movs	r3, r6
 800ff06:	1064      	asrs	r4, r4, #1
 800ff08:	3508      	adds	r5, #8
 800ff0a:	e75a      	b.n	800fdc2 <_dtoa_r+0x3d2>
 800ff0c:	9e02      	ldr	r6, [sp, #8]
 800ff0e:	9b07      	ldr	r3, [sp, #28]
 800ff10:	e780      	b.n	800fe14 <_dtoa_r+0x424>
 800ff12:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ff14:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800ff16:	1e5a      	subs	r2, r3, #1
 800ff18:	4b59      	ldr	r3, [pc, #356]	; (8010080 <_dtoa_r+0x690>)
 800ff1a:	00d2      	lsls	r2, r2, #3
 800ff1c:	189b      	adds	r3, r3, r2
 800ff1e:	681a      	ldr	r2, [r3, #0]
 800ff20:	685b      	ldr	r3, [r3, #4]
 800ff22:	2900      	cmp	r1, #0
 800ff24:	d051      	beq.n	800ffca <_dtoa_r+0x5da>
 800ff26:	2000      	movs	r0, #0
 800ff28:	495d      	ldr	r1, [pc, #372]	; (80100a0 <_dtoa_r+0x6b0>)
 800ff2a:	f7f1 fa6b 	bl	8001404 <__aeabi_ddiv>
 800ff2e:	9a08      	ldr	r2, [sp, #32]
 800ff30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ff32:	f7f2 f8d5 	bl	80020e0 <__aeabi_dsub>
 800ff36:	9a06      	ldr	r2, [sp, #24]
 800ff38:	9b06      	ldr	r3, [sp, #24]
 800ff3a:	4694      	mov	ip, r2
 800ff3c:	9317      	str	r3, [sp, #92]	; 0x5c
 800ff3e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ff40:	9010      	str	r0, [sp, #64]	; 0x40
 800ff42:	9111      	str	r1, [sp, #68]	; 0x44
 800ff44:	4463      	add	r3, ip
 800ff46:	9319      	str	r3, [sp, #100]	; 0x64
 800ff48:	0029      	movs	r1, r5
 800ff4a:	0020      	movs	r0, r4
 800ff4c:	f7f2 fc78 	bl	8002840 <__aeabi_d2iz>
 800ff50:	9014      	str	r0, [sp, #80]	; 0x50
 800ff52:	f7f2 fcab 	bl	80028ac <__aeabi_i2d>
 800ff56:	0002      	movs	r2, r0
 800ff58:	000b      	movs	r3, r1
 800ff5a:	0020      	movs	r0, r4
 800ff5c:	0029      	movs	r1, r5
 800ff5e:	f7f2 f8bf 	bl	80020e0 <__aeabi_dsub>
 800ff62:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ff64:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ff66:	3301      	adds	r3, #1
 800ff68:	9308      	str	r3, [sp, #32]
 800ff6a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ff6c:	0004      	movs	r4, r0
 800ff6e:	3330      	adds	r3, #48	; 0x30
 800ff70:	7013      	strb	r3, [r2, #0]
 800ff72:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ff74:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ff76:	000d      	movs	r5, r1
 800ff78:	f7f0 fa6e 	bl	8000458 <__aeabi_dcmplt>
 800ff7c:	2800      	cmp	r0, #0
 800ff7e:	d175      	bne.n	801006c <_dtoa_r+0x67c>
 800ff80:	0022      	movs	r2, r4
 800ff82:	002b      	movs	r3, r5
 800ff84:	2000      	movs	r0, #0
 800ff86:	4940      	ldr	r1, [pc, #256]	; (8010088 <_dtoa_r+0x698>)
 800ff88:	f7f2 f8aa 	bl	80020e0 <__aeabi_dsub>
 800ff8c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ff8e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ff90:	f7f0 fa62 	bl	8000458 <__aeabi_dcmplt>
 800ff94:	2800      	cmp	r0, #0
 800ff96:	d000      	beq.n	800ff9a <_dtoa_r+0x5aa>
 800ff98:	e0d2      	b.n	8010140 <_dtoa_r+0x750>
 800ff9a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ff9c:	9a08      	ldr	r2, [sp, #32]
 800ff9e:	4293      	cmp	r3, r2
 800ffa0:	d100      	bne.n	800ffa4 <_dtoa_r+0x5b4>
 800ffa2:	e770      	b.n	800fe86 <_dtoa_r+0x496>
 800ffa4:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ffa6:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ffa8:	2200      	movs	r2, #0
 800ffaa:	4b38      	ldr	r3, [pc, #224]	; (801008c <_dtoa_r+0x69c>)
 800ffac:	f7f1 fe2c 	bl	8001c08 <__aeabi_dmul>
 800ffb0:	4b36      	ldr	r3, [pc, #216]	; (801008c <_dtoa_r+0x69c>)
 800ffb2:	9010      	str	r0, [sp, #64]	; 0x40
 800ffb4:	9111      	str	r1, [sp, #68]	; 0x44
 800ffb6:	2200      	movs	r2, #0
 800ffb8:	0020      	movs	r0, r4
 800ffba:	0029      	movs	r1, r5
 800ffbc:	f7f1 fe24 	bl	8001c08 <__aeabi_dmul>
 800ffc0:	9b08      	ldr	r3, [sp, #32]
 800ffc2:	0004      	movs	r4, r0
 800ffc4:	000d      	movs	r5, r1
 800ffc6:	9317      	str	r3, [sp, #92]	; 0x5c
 800ffc8:	e7be      	b.n	800ff48 <_dtoa_r+0x558>
 800ffca:	9808      	ldr	r0, [sp, #32]
 800ffcc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ffce:	f7f1 fe1b 	bl	8001c08 <__aeabi_dmul>
 800ffd2:	9a06      	ldr	r2, [sp, #24]
 800ffd4:	9b06      	ldr	r3, [sp, #24]
 800ffd6:	4694      	mov	ip, r2
 800ffd8:	9308      	str	r3, [sp, #32]
 800ffda:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ffdc:	9010      	str	r0, [sp, #64]	; 0x40
 800ffde:	9111      	str	r1, [sp, #68]	; 0x44
 800ffe0:	4463      	add	r3, ip
 800ffe2:	9319      	str	r3, [sp, #100]	; 0x64
 800ffe4:	0029      	movs	r1, r5
 800ffe6:	0020      	movs	r0, r4
 800ffe8:	f7f2 fc2a 	bl	8002840 <__aeabi_d2iz>
 800ffec:	9017      	str	r0, [sp, #92]	; 0x5c
 800ffee:	f7f2 fc5d 	bl	80028ac <__aeabi_i2d>
 800fff2:	0002      	movs	r2, r0
 800fff4:	000b      	movs	r3, r1
 800fff6:	0020      	movs	r0, r4
 800fff8:	0029      	movs	r1, r5
 800fffa:	f7f2 f871 	bl	80020e0 <__aeabi_dsub>
 800fffe:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010000:	9a08      	ldr	r2, [sp, #32]
 8010002:	3330      	adds	r3, #48	; 0x30
 8010004:	7013      	strb	r3, [r2, #0]
 8010006:	0013      	movs	r3, r2
 8010008:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801000a:	3301      	adds	r3, #1
 801000c:	0004      	movs	r4, r0
 801000e:	000d      	movs	r5, r1
 8010010:	9308      	str	r3, [sp, #32]
 8010012:	4293      	cmp	r3, r2
 8010014:	d12c      	bne.n	8010070 <_dtoa_r+0x680>
 8010016:	9810      	ldr	r0, [sp, #64]	; 0x40
 8010018:	9911      	ldr	r1, [sp, #68]	; 0x44
 801001a:	9a06      	ldr	r2, [sp, #24]
 801001c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801001e:	4694      	mov	ip, r2
 8010020:	4463      	add	r3, ip
 8010022:	2200      	movs	r2, #0
 8010024:	9308      	str	r3, [sp, #32]
 8010026:	4b1e      	ldr	r3, [pc, #120]	; (80100a0 <_dtoa_r+0x6b0>)
 8010028:	f7f0 feb0 	bl	8000d8c <__aeabi_dadd>
 801002c:	0002      	movs	r2, r0
 801002e:	000b      	movs	r3, r1
 8010030:	0020      	movs	r0, r4
 8010032:	0029      	movs	r1, r5
 8010034:	f7f0 fa24 	bl	8000480 <__aeabi_dcmpgt>
 8010038:	2800      	cmp	r0, #0
 801003a:	d000      	beq.n	801003e <_dtoa_r+0x64e>
 801003c:	e080      	b.n	8010140 <_dtoa_r+0x750>
 801003e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8010040:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010042:	2000      	movs	r0, #0
 8010044:	4916      	ldr	r1, [pc, #88]	; (80100a0 <_dtoa_r+0x6b0>)
 8010046:	f7f2 f84b 	bl	80020e0 <__aeabi_dsub>
 801004a:	0002      	movs	r2, r0
 801004c:	000b      	movs	r3, r1
 801004e:	0020      	movs	r0, r4
 8010050:	0029      	movs	r1, r5
 8010052:	f7f0 fa01 	bl	8000458 <__aeabi_dcmplt>
 8010056:	2800      	cmp	r0, #0
 8010058:	d100      	bne.n	801005c <_dtoa_r+0x66c>
 801005a:	e714      	b.n	800fe86 <_dtoa_r+0x496>
 801005c:	9b08      	ldr	r3, [sp, #32]
 801005e:	001a      	movs	r2, r3
 8010060:	3a01      	subs	r2, #1
 8010062:	9208      	str	r2, [sp, #32]
 8010064:	7812      	ldrb	r2, [r2, #0]
 8010066:	2a30      	cmp	r2, #48	; 0x30
 8010068:	d0f8      	beq.n	801005c <_dtoa_r+0x66c>
 801006a:	9308      	str	r3, [sp, #32]
 801006c:	9602      	str	r6, [sp, #8]
 801006e:	e055      	b.n	801011c <_dtoa_r+0x72c>
 8010070:	2200      	movs	r2, #0
 8010072:	4b06      	ldr	r3, [pc, #24]	; (801008c <_dtoa_r+0x69c>)
 8010074:	f7f1 fdc8 	bl	8001c08 <__aeabi_dmul>
 8010078:	0004      	movs	r4, r0
 801007a:	000d      	movs	r5, r1
 801007c:	e7b2      	b.n	800ffe4 <_dtoa_r+0x5f4>
 801007e:	46c0      	nop			; (mov r8, r8)
 8010080:	080138b8 	.word	0x080138b8
 8010084:	08013890 	.word	0x08013890
 8010088:	3ff00000 	.word	0x3ff00000
 801008c:	40240000 	.word	0x40240000
 8010090:	401c0000 	.word	0x401c0000
 8010094:	fcc00000 	.word	0xfcc00000
 8010098:	40140000 	.word	0x40140000
 801009c:	7cc00000 	.word	0x7cc00000
 80100a0:	3fe00000 	.word	0x3fe00000
 80100a4:	9b07      	ldr	r3, [sp, #28]
 80100a6:	9e06      	ldr	r6, [sp, #24]
 80100a8:	3b01      	subs	r3, #1
 80100aa:	199b      	adds	r3, r3, r6
 80100ac:	930c      	str	r3, [sp, #48]	; 0x30
 80100ae:	9c08      	ldr	r4, [sp, #32]
 80100b0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80100b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80100b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80100b6:	0020      	movs	r0, r4
 80100b8:	0029      	movs	r1, r5
 80100ba:	f7f1 f9a3 	bl	8001404 <__aeabi_ddiv>
 80100be:	f7f2 fbbf 	bl	8002840 <__aeabi_d2iz>
 80100c2:	9007      	str	r0, [sp, #28]
 80100c4:	f7f2 fbf2 	bl	80028ac <__aeabi_i2d>
 80100c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80100ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80100cc:	f7f1 fd9c 	bl	8001c08 <__aeabi_dmul>
 80100d0:	0002      	movs	r2, r0
 80100d2:	000b      	movs	r3, r1
 80100d4:	0020      	movs	r0, r4
 80100d6:	0029      	movs	r1, r5
 80100d8:	f7f2 f802 	bl	80020e0 <__aeabi_dsub>
 80100dc:	0033      	movs	r3, r6
 80100de:	9a07      	ldr	r2, [sp, #28]
 80100e0:	3601      	adds	r6, #1
 80100e2:	3230      	adds	r2, #48	; 0x30
 80100e4:	701a      	strb	r2, [r3, #0]
 80100e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80100e8:	9608      	str	r6, [sp, #32]
 80100ea:	429a      	cmp	r2, r3
 80100ec:	d139      	bne.n	8010162 <_dtoa_r+0x772>
 80100ee:	0002      	movs	r2, r0
 80100f0:	000b      	movs	r3, r1
 80100f2:	f7f0 fe4b 	bl	8000d8c <__aeabi_dadd>
 80100f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80100f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80100fa:	0004      	movs	r4, r0
 80100fc:	000d      	movs	r5, r1
 80100fe:	f7f0 f9bf 	bl	8000480 <__aeabi_dcmpgt>
 8010102:	2800      	cmp	r0, #0
 8010104:	d11b      	bne.n	801013e <_dtoa_r+0x74e>
 8010106:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010108:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801010a:	0020      	movs	r0, r4
 801010c:	0029      	movs	r1, r5
 801010e:	f7f0 f99d 	bl	800044c <__aeabi_dcmpeq>
 8010112:	2800      	cmp	r0, #0
 8010114:	d002      	beq.n	801011c <_dtoa_r+0x72c>
 8010116:	9b07      	ldr	r3, [sp, #28]
 8010118:	07db      	lsls	r3, r3, #31
 801011a:	d410      	bmi.n	801013e <_dtoa_r+0x74e>
 801011c:	0038      	movs	r0, r7
 801011e:	9905      	ldr	r1, [sp, #20]
 8010120:	f000 fbce 	bl	80108c0 <_Bfree>
 8010124:	2300      	movs	r3, #0
 8010126:	9a08      	ldr	r2, [sp, #32]
 8010128:	9802      	ldr	r0, [sp, #8]
 801012a:	7013      	strb	r3, [r2, #0]
 801012c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 801012e:	3001      	adds	r0, #1
 8010130:	6018      	str	r0, [r3, #0]
 8010132:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8010134:	2b00      	cmp	r3, #0
 8010136:	d100      	bne.n	801013a <_dtoa_r+0x74a>
 8010138:	e4a6      	b.n	800fa88 <_dtoa_r+0x98>
 801013a:	601a      	str	r2, [r3, #0]
 801013c:	e4a4      	b.n	800fa88 <_dtoa_r+0x98>
 801013e:	9e02      	ldr	r6, [sp, #8]
 8010140:	9b08      	ldr	r3, [sp, #32]
 8010142:	9308      	str	r3, [sp, #32]
 8010144:	3b01      	subs	r3, #1
 8010146:	781a      	ldrb	r2, [r3, #0]
 8010148:	2a39      	cmp	r2, #57	; 0x39
 801014a:	d106      	bne.n	801015a <_dtoa_r+0x76a>
 801014c:	9a06      	ldr	r2, [sp, #24]
 801014e:	429a      	cmp	r2, r3
 8010150:	d1f7      	bne.n	8010142 <_dtoa_r+0x752>
 8010152:	2230      	movs	r2, #48	; 0x30
 8010154:	9906      	ldr	r1, [sp, #24]
 8010156:	3601      	adds	r6, #1
 8010158:	700a      	strb	r2, [r1, #0]
 801015a:	781a      	ldrb	r2, [r3, #0]
 801015c:	3201      	adds	r2, #1
 801015e:	701a      	strb	r2, [r3, #0]
 8010160:	e784      	b.n	801006c <_dtoa_r+0x67c>
 8010162:	2200      	movs	r2, #0
 8010164:	4baa      	ldr	r3, [pc, #680]	; (8010410 <_dtoa_r+0xa20>)
 8010166:	f7f1 fd4f 	bl	8001c08 <__aeabi_dmul>
 801016a:	2200      	movs	r2, #0
 801016c:	2300      	movs	r3, #0
 801016e:	0004      	movs	r4, r0
 8010170:	000d      	movs	r5, r1
 8010172:	f7f0 f96b 	bl	800044c <__aeabi_dcmpeq>
 8010176:	2800      	cmp	r0, #0
 8010178:	d09b      	beq.n	80100b2 <_dtoa_r+0x6c2>
 801017a:	e7cf      	b.n	801011c <_dtoa_r+0x72c>
 801017c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801017e:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8010180:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8010182:	2d00      	cmp	r5, #0
 8010184:	d012      	beq.n	80101ac <_dtoa_r+0x7bc>
 8010186:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8010188:	2a01      	cmp	r2, #1
 801018a:	dc66      	bgt.n	801025a <_dtoa_r+0x86a>
 801018c:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801018e:	2a00      	cmp	r2, #0
 8010190:	d05d      	beq.n	801024e <_dtoa_r+0x85e>
 8010192:	4aa0      	ldr	r2, [pc, #640]	; (8010414 <_dtoa_r+0xa24>)
 8010194:	189b      	adds	r3, r3, r2
 8010196:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010198:	2101      	movs	r1, #1
 801019a:	18d2      	adds	r2, r2, r3
 801019c:	920a      	str	r2, [sp, #40]	; 0x28
 801019e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80101a0:	0038      	movs	r0, r7
 80101a2:	18d3      	adds	r3, r2, r3
 80101a4:	930d      	str	r3, [sp, #52]	; 0x34
 80101a6:	f000 fc3b 	bl	8010a20 <__i2b>
 80101aa:	0005      	movs	r5, r0
 80101ac:	2c00      	cmp	r4, #0
 80101ae:	dd0e      	ble.n	80101ce <_dtoa_r+0x7de>
 80101b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80101b2:	2b00      	cmp	r3, #0
 80101b4:	dd0b      	ble.n	80101ce <_dtoa_r+0x7de>
 80101b6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80101b8:	0023      	movs	r3, r4
 80101ba:	4294      	cmp	r4, r2
 80101bc:	dd00      	ble.n	80101c0 <_dtoa_r+0x7d0>
 80101be:	0013      	movs	r3, r2
 80101c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80101c2:	1ae4      	subs	r4, r4, r3
 80101c4:	1ad2      	subs	r2, r2, r3
 80101c6:	920a      	str	r2, [sp, #40]	; 0x28
 80101c8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80101ca:	1ad3      	subs	r3, r2, r3
 80101cc:	930d      	str	r3, [sp, #52]	; 0x34
 80101ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80101d0:	2b00      	cmp	r3, #0
 80101d2:	d01f      	beq.n	8010214 <_dtoa_r+0x824>
 80101d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80101d6:	2b00      	cmp	r3, #0
 80101d8:	d054      	beq.n	8010284 <_dtoa_r+0x894>
 80101da:	2e00      	cmp	r6, #0
 80101dc:	dd11      	ble.n	8010202 <_dtoa_r+0x812>
 80101de:	0029      	movs	r1, r5
 80101e0:	0032      	movs	r2, r6
 80101e2:	0038      	movs	r0, r7
 80101e4:	f000 fce2 	bl	8010bac <__pow5mult>
 80101e8:	9a05      	ldr	r2, [sp, #20]
 80101ea:	0001      	movs	r1, r0
 80101ec:	0005      	movs	r5, r0
 80101ee:	0038      	movs	r0, r7
 80101f0:	f000 fc2c 	bl	8010a4c <__multiply>
 80101f4:	9905      	ldr	r1, [sp, #20]
 80101f6:	9014      	str	r0, [sp, #80]	; 0x50
 80101f8:	0038      	movs	r0, r7
 80101fa:	f000 fb61 	bl	80108c0 <_Bfree>
 80101fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010200:	9305      	str	r3, [sp, #20]
 8010202:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010204:	1b9a      	subs	r2, r3, r6
 8010206:	42b3      	cmp	r3, r6
 8010208:	d004      	beq.n	8010214 <_dtoa_r+0x824>
 801020a:	0038      	movs	r0, r7
 801020c:	9905      	ldr	r1, [sp, #20]
 801020e:	f000 fccd 	bl	8010bac <__pow5mult>
 8010212:	9005      	str	r0, [sp, #20]
 8010214:	2101      	movs	r1, #1
 8010216:	0038      	movs	r0, r7
 8010218:	f000 fc02 	bl	8010a20 <__i2b>
 801021c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801021e:	0006      	movs	r6, r0
 8010220:	2b00      	cmp	r3, #0
 8010222:	dd31      	ble.n	8010288 <_dtoa_r+0x898>
 8010224:	001a      	movs	r2, r3
 8010226:	0001      	movs	r1, r0
 8010228:	0038      	movs	r0, r7
 801022a:	f000 fcbf 	bl	8010bac <__pow5mult>
 801022e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010230:	0006      	movs	r6, r0
 8010232:	2b01      	cmp	r3, #1
 8010234:	dd2d      	ble.n	8010292 <_dtoa_r+0x8a2>
 8010236:	2300      	movs	r3, #0
 8010238:	930e      	str	r3, [sp, #56]	; 0x38
 801023a:	6933      	ldr	r3, [r6, #16]
 801023c:	3303      	adds	r3, #3
 801023e:	009b      	lsls	r3, r3, #2
 8010240:	18f3      	adds	r3, r6, r3
 8010242:	6858      	ldr	r0, [r3, #4]
 8010244:	f000 fba4 	bl	8010990 <__hi0bits>
 8010248:	2320      	movs	r3, #32
 801024a:	1a18      	subs	r0, r3, r0
 801024c:	e039      	b.n	80102c2 <_dtoa_r+0x8d2>
 801024e:	2336      	movs	r3, #54	; 0x36
 8010250:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8010252:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8010254:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8010256:	1a9b      	subs	r3, r3, r2
 8010258:	e79d      	b.n	8010196 <_dtoa_r+0x7a6>
 801025a:	9b07      	ldr	r3, [sp, #28]
 801025c:	1e5e      	subs	r6, r3, #1
 801025e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010260:	42b3      	cmp	r3, r6
 8010262:	db07      	blt.n	8010274 <_dtoa_r+0x884>
 8010264:	1b9e      	subs	r6, r3, r6
 8010266:	9b07      	ldr	r3, [sp, #28]
 8010268:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801026a:	2b00      	cmp	r3, #0
 801026c:	da93      	bge.n	8010196 <_dtoa_r+0x7a6>
 801026e:	1ae4      	subs	r4, r4, r3
 8010270:	2300      	movs	r3, #0
 8010272:	e790      	b.n	8010196 <_dtoa_r+0x7a6>
 8010274:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010276:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8010278:	1af3      	subs	r3, r6, r3
 801027a:	18d3      	adds	r3, r2, r3
 801027c:	960e      	str	r6, [sp, #56]	; 0x38
 801027e:	9315      	str	r3, [sp, #84]	; 0x54
 8010280:	2600      	movs	r6, #0
 8010282:	e7f0      	b.n	8010266 <_dtoa_r+0x876>
 8010284:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010286:	e7c0      	b.n	801020a <_dtoa_r+0x81a>
 8010288:	2300      	movs	r3, #0
 801028a:	930e      	str	r3, [sp, #56]	; 0x38
 801028c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801028e:	2b01      	cmp	r3, #1
 8010290:	dc13      	bgt.n	80102ba <_dtoa_r+0x8ca>
 8010292:	2300      	movs	r3, #0
 8010294:	930e      	str	r3, [sp, #56]	; 0x38
 8010296:	9b08      	ldr	r3, [sp, #32]
 8010298:	2b00      	cmp	r3, #0
 801029a:	d10e      	bne.n	80102ba <_dtoa_r+0x8ca>
 801029c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801029e:	031b      	lsls	r3, r3, #12
 80102a0:	d10b      	bne.n	80102ba <_dtoa_r+0x8ca>
 80102a2:	4b5d      	ldr	r3, [pc, #372]	; (8010418 <_dtoa_r+0xa28>)
 80102a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80102a6:	4213      	tst	r3, r2
 80102a8:	d007      	beq.n	80102ba <_dtoa_r+0x8ca>
 80102aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80102ac:	3301      	adds	r3, #1
 80102ae:	930a      	str	r3, [sp, #40]	; 0x28
 80102b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80102b2:	3301      	adds	r3, #1
 80102b4:	930d      	str	r3, [sp, #52]	; 0x34
 80102b6:	2301      	movs	r3, #1
 80102b8:	930e      	str	r3, [sp, #56]	; 0x38
 80102ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80102bc:	2001      	movs	r0, #1
 80102be:	2b00      	cmp	r3, #0
 80102c0:	d1bb      	bne.n	801023a <_dtoa_r+0x84a>
 80102c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80102c4:	221f      	movs	r2, #31
 80102c6:	1818      	adds	r0, r3, r0
 80102c8:	0003      	movs	r3, r0
 80102ca:	4013      	ands	r3, r2
 80102cc:	4210      	tst	r0, r2
 80102ce:	d046      	beq.n	801035e <_dtoa_r+0x96e>
 80102d0:	3201      	adds	r2, #1
 80102d2:	1ad2      	subs	r2, r2, r3
 80102d4:	2a04      	cmp	r2, #4
 80102d6:	dd3f      	ble.n	8010358 <_dtoa_r+0x968>
 80102d8:	221c      	movs	r2, #28
 80102da:	1ad3      	subs	r3, r2, r3
 80102dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80102de:	18e4      	adds	r4, r4, r3
 80102e0:	18d2      	adds	r2, r2, r3
 80102e2:	920a      	str	r2, [sp, #40]	; 0x28
 80102e4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80102e6:	18d3      	adds	r3, r2, r3
 80102e8:	930d      	str	r3, [sp, #52]	; 0x34
 80102ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80102ec:	2b00      	cmp	r3, #0
 80102ee:	dd05      	ble.n	80102fc <_dtoa_r+0x90c>
 80102f0:	001a      	movs	r2, r3
 80102f2:	0038      	movs	r0, r7
 80102f4:	9905      	ldr	r1, [sp, #20]
 80102f6:	f000 fcb5 	bl	8010c64 <__lshift>
 80102fa:	9005      	str	r0, [sp, #20]
 80102fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80102fe:	2b00      	cmp	r3, #0
 8010300:	dd05      	ble.n	801030e <_dtoa_r+0x91e>
 8010302:	0031      	movs	r1, r6
 8010304:	001a      	movs	r2, r3
 8010306:	0038      	movs	r0, r7
 8010308:	f000 fcac 	bl	8010c64 <__lshift>
 801030c:	0006      	movs	r6, r0
 801030e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8010310:	2b00      	cmp	r3, #0
 8010312:	d026      	beq.n	8010362 <_dtoa_r+0x972>
 8010314:	0031      	movs	r1, r6
 8010316:	9805      	ldr	r0, [sp, #20]
 8010318:	f000 fd12 	bl	8010d40 <__mcmp>
 801031c:	2800      	cmp	r0, #0
 801031e:	da20      	bge.n	8010362 <_dtoa_r+0x972>
 8010320:	9b02      	ldr	r3, [sp, #8]
 8010322:	220a      	movs	r2, #10
 8010324:	3b01      	subs	r3, #1
 8010326:	9302      	str	r3, [sp, #8]
 8010328:	0038      	movs	r0, r7
 801032a:	2300      	movs	r3, #0
 801032c:	9905      	ldr	r1, [sp, #20]
 801032e:	f000 faeb 	bl	8010908 <__multadd>
 8010332:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010334:	9005      	str	r0, [sp, #20]
 8010336:	2b00      	cmp	r3, #0
 8010338:	d100      	bne.n	801033c <_dtoa_r+0x94c>
 801033a:	e166      	b.n	801060a <_dtoa_r+0xc1a>
 801033c:	2300      	movs	r3, #0
 801033e:	0029      	movs	r1, r5
 8010340:	220a      	movs	r2, #10
 8010342:	0038      	movs	r0, r7
 8010344:	f000 fae0 	bl	8010908 <__multadd>
 8010348:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801034a:	0005      	movs	r5, r0
 801034c:	2b00      	cmp	r3, #0
 801034e:	dc47      	bgt.n	80103e0 <_dtoa_r+0x9f0>
 8010350:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010352:	2b02      	cmp	r3, #2
 8010354:	dc0d      	bgt.n	8010372 <_dtoa_r+0x982>
 8010356:	e043      	b.n	80103e0 <_dtoa_r+0x9f0>
 8010358:	2a04      	cmp	r2, #4
 801035a:	d0c6      	beq.n	80102ea <_dtoa_r+0x8fa>
 801035c:	0013      	movs	r3, r2
 801035e:	331c      	adds	r3, #28
 8010360:	e7bc      	b.n	80102dc <_dtoa_r+0x8ec>
 8010362:	9b07      	ldr	r3, [sp, #28]
 8010364:	2b00      	cmp	r3, #0
 8010366:	dc35      	bgt.n	80103d4 <_dtoa_r+0x9e4>
 8010368:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801036a:	2b02      	cmp	r3, #2
 801036c:	dd32      	ble.n	80103d4 <_dtoa_r+0x9e4>
 801036e:	9b07      	ldr	r3, [sp, #28]
 8010370:	930c      	str	r3, [sp, #48]	; 0x30
 8010372:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010374:	2b00      	cmp	r3, #0
 8010376:	d10c      	bne.n	8010392 <_dtoa_r+0x9a2>
 8010378:	0031      	movs	r1, r6
 801037a:	2205      	movs	r2, #5
 801037c:	0038      	movs	r0, r7
 801037e:	f000 fac3 	bl	8010908 <__multadd>
 8010382:	0006      	movs	r6, r0
 8010384:	0001      	movs	r1, r0
 8010386:	9805      	ldr	r0, [sp, #20]
 8010388:	f000 fcda 	bl	8010d40 <__mcmp>
 801038c:	2800      	cmp	r0, #0
 801038e:	dd00      	ble.n	8010392 <_dtoa_r+0x9a2>
 8010390:	e5a5      	b.n	800fede <_dtoa_r+0x4ee>
 8010392:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010394:	43db      	mvns	r3, r3
 8010396:	9302      	str	r3, [sp, #8]
 8010398:	9b06      	ldr	r3, [sp, #24]
 801039a:	9308      	str	r3, [sp, #32]
 801039c:	2400      	movs	r4, #0
 801039e:	0031      	movs	r1, r6
 80103a0:	0038      	movs	r0, r7
 80103a2:	f000 fa8d 	bl	80108c0 <_Bfree>
 80103a6:	2d00      	cmp	r5, #0
 80103a8:	d100      	bne.n	80103ac <_dtoa_r+0x9bc>
 80103aa:	e6b7      	b.n	801011c <_dtoa_r+0x72c>
 80103ac:	2c00      	cmp	r4, #0
 80103ae:	d005      	beq.n	80103bc <_dtoa_r+0x9cc>
 80103b0:	42ac      	cmp	r4, r5
 80103b2:	d003      	beq.n	80103bc <_dtoa_r+0x9cc>
 80103b4:	0021      	movs	r1, r4
 80103b6:	0038      	movs	r0, r7
 80103b8:	f000 fa82 	bl	80108c0 <_Bfree>
 80103bc:	0029      	movs	r1, r5
 80103be:	0038      	movs	r0, r7
 80103c0:	f000 fa7e 	bl	80108c0 <_Bfree>
 80103c4:	e6aa      	b.n	801011c <_dtoa_r+0x72c>
 80103c6:	2600      	movs	r6, #0
 80103c8:	0035      	movs	r5, r6
 80103ca:	e7e2      	b.n	8010392 <_dtoa_r+0x9a2>
 80103cc:	9602      	str	r6, [sp, #8]
 80103ce:	9e14      	ldr	r6, [sp, #80]	; 0x50
 80103d0:	0035      	movs	r5, r6
 80103d2:	e584      	b.n	800fede <_dtoa_r+0x4ee>
 80103d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80103d6:	2b00      	cmp	r3, #0
 80103d8:	d100      	bne.n	80103dc <_dtoa_r+0x9ec>
 80103da:	e0ce      	b.n	801057a <_dtoa_r+0xb8a>
 80103dc:	9b07      	ldr	r3, [sp, #28]
 80103de:	930c      	str	r3, [sp, #48]	; 0x30
 80103e0:	2c00      	cmp	r4, #0
 80103e2:	dd05      	ble.n	80103f0 <_dtoa_r+0xa00>
 80103e4:	0029      	movs	r1, r5
 80103e6:	0022      	movs	r2, r4
 80103e8:	0038      	movs	r0, r7
 80103ea:	f000 fc3b 	bl	8010c64 <__lshift>
 80103ee:	0005      	movs	r5, r0
 80103f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80103f2:	0028      	movs	r0, r5
 80103f4:	2b00      	cmp	r3, #0
 80103f6:	d022      	beq.n	801043e <_dtoa_r+0xa4e>
 80103f8:	0038      	movs	r0, r7
 80103fa:	6869      	ldr	r1, [r5, #4]
 80103fc:	f000 fa1c 	bl	8010838 <_Balloc>
 8010400:	1e04      	subs	r4, r0, #0
 8010402:	d10f      	bne.n	8010424 <_dtoa_r+0xa34>
 8010404:	0002      	movs	r2, r0
 8010406:	4b05      	ldr	r3, [pc, #20]	; (801041c <_dtoa_r+0xa2c>)
 8010408:	4905      	ldr	r1, [pc, #20]	; (8010420 <_dtoa_r+0xa30>)
 801040a:	f7ff fb06 	bl	800fa1a <_dtoa_r+0x2a>
 801040e:	46c0      	nop			; (mov r8, r8)
 8010410:	40240000 	.word	0x40240000
 8010414:	00000433 	.word	0x00000433
 8010418:	7ff00000 	.word	0x7ff00000
 801041c:	0801381f 	.word	0x0801381f
 8010420:	000002ea 	.word	0x000002ea
 8010424:	0029      	movs	r1, r5
 8010426:	692b      	ldr	r3, [r5, #16]
 8010428:	310c      	adds	r1, #12
 801042a:	1c9a      	adds	r2, r3, #2
 801042c:	0092      	lsls	r2, r2, #2
 801042e:	300c      	adds	r0, #12
 8010430:	f7fe fc23 	bl	800ec7a <memcpy>
 8010434:	2201      	movs	r2, #1
 8010436:	0021      	movs	r1, r4
 8010438:	0038      	movs	r0, r7
 801043a:	f000 fc13 	bl	8010c64 <__lshift>
 801043e:	9b06      	ldr	r3, [sp, #24]
 8010440:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010442:	930a      	str	r3, [sp, #40]	; 0x28
 8010444:	3b01      	subs	r3, #1
 8010446:	189b      	adds	r3, r3, r2
 8010448:	2201      	movs	r2, #1
 801044a:	002c      	movs	r4, r5
 801044c:	0005      	movs	r5, r0
 801044e:	9314      	str	r3, [sp, #80]	; 0x50
 8010450:	9b08      	ldr	r3, [sp, #32]
 8010452:	4013      	ands	r3, r2
 8010454:	930f      	str	r3, [sp, #60]	; 0x3c
 8010456:	0031      	movs	r1, r6
 8010458:	9805      	ldr	r0, [sp, #20]
 801045a:	f7ff fa3d 	bl	800f8d8 <quorem>
 801045e:	0003      	movs	r3, r0
 8010460:	0021      	movs	r1, r4
 8010462:	3330      	adds	r3, #48	; 0x30
 8010464:	900d      	str	r0, [sp, #52]	; 0x34
 8010466:	9805      	ldr	r0, [sp, #20]
 8010468:	9307      	str	r3, [sp, #28]
 801046a:	f000 fc69 	bl	8010d40 <__mcmp>
 801046e:	002a      	movs	r2, r5
 8010470:	900e      	str	r0, [sp, #56]	; 0x38
 8010472:	0031      	movs	r1, r6
 8010474:	0038      	movs	r0, r7
 8010476:	f000 fc7f 	bl	8010d78 <__mdiff>
 801047a:	68c3      	ldr	r3, [r0, #12]
 801047c:	9008      	str	r0, [sp, #32]
 801047e:	9310      	str	r3, [sp, #64]	; 0x40
 8010480:	2301      	movs	r3, #1
 8010482:	930c      	str	r3, [sp, #48]	; 0x30
 8010484:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010486:	2b00      	cmp	r3, #0
 8010488:	d104      	bne.n	8010494 <_dtoa_r+0xaa4>
 801048a:	0001      	movs	r1, r0
 801048c:	9805      	ldr	r0, [sp, #20]
 801048e:	f000 fc57 	bl	8010d40 <__mcmp>
 8010492:	900c      	str	r0, [sp, #48]	; 0x30
 8010494:	0038      	movs	r0, r7
 8010496:	9908      	ldr	r1, [sp, #32]
 8010498:	f000 fa12 	bl	80108c0 <_Bfree>
 801049c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801049e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80104a0:	3301      	adds	r3, #1
 80104a2:	9308      	str	r3, [sp, #32]
 80104a4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80104a6:	4313      	orrs	r3, r2
 80104a8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80104aa:	4313      	orrs	r3, r2
 80104ac:	d10c      	bne.n	80104c8 <_dtoa_r+0xad8>
 80104ae:	9b07      	ldr	r3, [sp, #28]
 80104b0:	2b39      	cmp	r3, #57	; 0x39
 80104b2:	d026      	beq.n	8010502 <_dtoa_r+0xb12>
 80104b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80104b6:	2b00      	cmp	r3, #0
 80104b8:	dd02      	ble.n	80104c0 <_dtoa_r+0xad0>
 80104ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80104bc:	3331      	adds	r3, #49	; 0x31
 80104be:	9307      	str	r3, [sp, #28]
 80104c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80104c2:	9a07      	ldr	r2, [sp, #28]
 80104c4:	701a      	strb	r2, [r3, #0]
 80104c6:	e76a      	b.n	801039e <_dtoa_r+0x9ae>
 80104c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80104ca:	2b00      	cmp	r3, #0
 80104cc:	db04      	blt.n	80104d8 <_dtoa_r+0xae8>
 80104ce:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80104d0:	4313      	orrs	r3, r2
 80104d2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80104d4:	4313      	orrs	r3, r2
 80104d6:	d11f      	bne.n	8010518 <_dtoa_r+0xb28>
 80104d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80104da:	2b00      	cmp	r3, #0
 80104dc:	ddf0      	ble.n	80104c0 <_dtoa_r+0xad0>
 80104de:	9905      	ldr	r1, [sp, #20]
 80104e0:	2201      	movs	r2, #1
 80104e2:	0038      	movs	r0, r7
 80104e4:	f000 fbbe 	bl	8010c64 <__lshift>
 80104e8:	0031      	movs	r1, r6
 80104ea:	9005      	str	r0, [sp, #20]
 80104ec:	f000 fc28 	bl	8010d40 <__mcmp>
 80104f0:	2800      	cmp	r0, #0
 80104f2:	dc03      	bgt.n	80104fc <_dtoa_r+0xb0c>
 80104f4:	d1e4      	bne.n	80104c0 <_dtoa_r+0xad0>
 80104f6:	9b07      	ldr	r3, [sp, #28]
 80104f8:	07db      	lsls	r3, r3, #31
 80104fa:	d5e1      	bpl.n	80104c0 <_dtoa_r+0xad0>
 80104fc:	9b07      	ldr	r3, [sp, #28]
 80104fe:	2b39      	cmp	r3, #57	; 0x39
 8010500:	d1db      	bne.n	80104ba <_dtoa_r+0xaca>
 8010502:	2339      	movs	r3, #57	; 0x39
 8010504:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010506:	7013      	strb	r3, [r2, #0]
 8010508:	9b08      	ldr	r3, [sp, #32]
 801050a:	9308      	str	r3, [sp, #32]
 801050c:	3b01      	subs	r3, #1
 801050e:	781a      	ldrb	r2, [r3, #0]
 8010510:	2a39      	cmp	r2, #57	; 0x39
 8010512:	d068      	beq.n	80105e6 <_dtoa_r+0xbf6>
 8010514:	3201      	adds	r2, #1
 8010516:	e7d5      	b.n	80104c4 <_dtoa_r+0xad4>
 8010518:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801051a:	2b00      	cmp	r3, #0
 801051c:	dd07      	ble.n	801052e <_dtoa_r+0xb3e>
 801051e:	9b07      	ldr	r3, [sp, #28]
 8010520:	2b39      	cmp	r3, #57	; 0x39
 8010522:	d0ee      	beq.n	8010502 <_dtoa_r+0xb12>
 8010524:	9b07      	ldr	r3, [sp, #28]
 8010526:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010528:	3301      	adds	r3, #1
 801052a:	7013      	strb	r3, [r2, #0]
 801052c:	e737      	b.n	801039e <_dtoa_r+0x9ae>
 801052e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010530:	9a07      	ldr	r2, [sp, #28]
 8010532:	701a      	strb	r2, [r3, #0]
 8010534:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010536:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010538:	4293      	cmp	r3, r2
 801053a:	d03e      	beq.n	80105ba <_dtoa_r+0xbca>
 801053c:	2300      	movs	r3, #0
 801053e:	220a      	movs	r2, #10
 8010540:	9905      	ldr	r1, [sp, #20]
 8010542:	0038      	movs	r0, r7
 8010544:	f000 f9e0 	bl	8010908 <__multadd>
 8010548:	2300      	movs	r3, #0
 801054a:	9005      	str	r0, [sp, #20]
 801054c:	220a      	movs	r2, #10
 801054e:	0021      	movs	r1, r4
 8010550:	0038      	movs	r0, r7
 8010552:	42ac      	cmp	r4, r5
 8010554:	d106      	bne.n	8010564 <_dtoa_r+0xb74>
 8010556:	f000 f9d7 	bl	8010908 <__multadd>
 801055a:	0004      	movs	r4, r0
 801055c:	0005      	movs	r5, r0
 801055e:	9b08      	ldr	r3, [sp, #32]
 8010560:	930a      	str	r3, [sp, #40]	; 0x28
 8010562:	e778      	b.n	8010456 <_dtoa_r+0xa66>
 8010564:	f000 f9d0 	bl	8010908 <__multadd>
 8010568:	0029      	movs	r1, r5
 801056a:	0004      	movs	r4, r0
 801056c:	2300      	movs	r3, #0
 801056e:	220a      	movs	r2, #10
 8010570:	0038      	movs	r0, r7
 8010572:	f000 f9c9 	bl	8010908 <__multadd>
 8010576:	0005      	movs	r5, r0
 8010578:	e7f1      	b.n	801055e <_dtoa_r+0xb6e>
 801057a:	9b07      	ldr	r3, [sp, #28]
 801057c:	930c      	str	r3, [sp, #48]	; 0x30
 801057e:	2400      	movs	r4, #0
 8010580:	0031      	movs	r1, r6
 8010582:	9805      	ldr	r0, [sp, #20]
 8010584:	f7ff f9a8 	bl	800f8d8 <quorem>
 8010588:	9b06      	ldr	r3, [sp, #24]
 801058a:	3030      	adds	r0, #48	; 0x30
 801058c:	5518      	strb	r0, [r3, r4]
 801058e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010590:	3401      	adds	r4, #1
 8010592:	9007      	str	r0, [sp, #28]
 8010594:	42a3      	cmp	r3, r4
 8010596:	dd07      	ble.n	80105a8 <_dtoa_r+0xbb8>
 8010598:	2300      	movs	r3, #0
 801059a:	220a      	movs	r2, #10
 801059c:	0038      	movs	r0, r7
 801059e:	9905      	ldr	r1, [sp, #20]
 80105a0:	f000 f9b2 	bl	8010908 <__multadd>
 80105a4:	9005      	str	r0, [sp, #20]
 80105a6:	e7eb      	b.n	8010580 <_dtoa_r+0xb90>
 80105a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80105aa:	2001      	movs	r0, #1
 80105ac:	2b00      	cmp	r3, #0
 80105ae:	dd00      	ble.n	80105b2 <_dtoa_r+0xbc2>
 80105b0:	0018      	movs	r0, r3
 80105b2:	2400      	movs	r4, #0
 80105b4:	9b06      	ldr	r3, [sp, #24]
 80105b6:	181b      	adds	r3, r3, r0
 80105b8:	9308      	str	r3, [sp, #32]
 80105ba:	9905      	ldr	r1, [sp, #20]
 80105bc:	2201      	movs	r2, #1
 80105be:	0038      	movs	r0, r7
 80105c0:	f000 fb50 	bl	8010c64 <__lshift>
 80105c4:	0031      	movs	r1, r6
 80105c6:	9005      	str	r0, [sp, #20]
 80105c8:	f000 fbba 	bl	8010d40 <__mcmp>
 80105cc:	2800      	cmp	r0, #0
 80105ce:	dc9b      	bgt.n	8010508 <_dtoa_r+0xb18>
 80105d0:	d102      	bne.n	80105d8 <_dtoa_r+0xbe8>
 80105d2:	9b07      	ldr	r3, [sp, #28]
 80105d4:	07db      	lsls	r3, r3, #31
 80105d6:	d497      	bmi.n	8010508 <_dtoa_r+0xb18>
 80105d8:	9b08      	ldr	r3, [sp, #32]
 80105da:	9308      	str	r3, [sp, #32]
 80105dc:	3b01      	subs	r3, #1
 80105de:	781a      	ldrb	r2, [r3, #0]
 80105e0:	2a30      	cmp	r2, #48	; 0x30
 80105e2:	d0fa      	beq.n	80105da <_dtoa_r+0xbea>
 80105e4:	e6db      	b.n	801039e <_dtoa_r+0x9ae>
 80105e6:	9a06      	ldr	r2, [sp, #24]
 80105e8:	429a      	cmp	r2, r3
 80105ea:	d18e      	bne.n	801050a <_dtoa_r+0xb1a>
 80105ec:	9b02      	ldr	r3, [sp, #8]
 80105ee:	3301      	adds	r3, #1
 80105f0:	9302      	str	r3, [sp, #8]
 80105f2:	2331      	movs	r3, #49	; 0x31
 80105f4:	e799      	b.n	801052a <_dtoa_r+0xb3a>
 80105f6:	4b09      	ldr	r3, [pc, #36]	; (801061c <_dtoa_r+0xc2c>)
 80105f8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80105fa:	9306      	str	r3, [sp, #24]
 80105fc:	4b08      	ldr	r3, [pc, #32]	; (8010620 <_dtoa_r+0xc30>)
 80105fe:	2a00      	cmp	r2, #0
 8010600:	d001      	beq.n	8010606 <_dtoa_r+0xc16>
 8010602:	f7ff fa3f 	bl	800fa84 <_dtoa_r+0x94>
 8010606:	f7ff fa3f 	bl	800fa88 <_dtoa_r+0x98>
 801060a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801060c:	2b00      	cmp	r3, #0
 801060e:	dcb6      	bgt.n	801057e <_dtoa_r+0xb8e>
 8010610:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010612:	2b02      	cmp	r3, #2
 8010614:	dd00      	ble.n	8010618 <_dtoa_r+0xc28>
 8010616:	e6ac      	b.n	8010372 <_dtoa_r+0x982>
 8010618:	e7b1      	b.n	801057e <_dtoa_r+0xb8e>
 801061a:	46c0      	nop			; (mov r8, r8)
 801061c:	080137a0 	.word	0x080137a0
 8010620:	080137a8 	.word	0x080137a8

08010624 <__sflush_r>:
 8010624:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010626:	898b      	ldrh	r3, [r1, #12]
 8010628:	0005      	movs	r5, r0
 801062a:	000c      	movs	r4, r1
 801062c:	071a      	lsls	r2, r3, #28
 801062e:	d45f      	bmi.n	80106f0 <__sflush_r+0xcc>
 8010630:	684a      	ldr	r2, [r1, #4]
 8010632:	2a00      	cmp	r2, #0
 8010634:	dc04      	bgt.n	8010640 <__sflush_r+0x1c>
 8010636:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8010638:	2a00      	cmp	r2, #0
 801063a:	dc01      	bgt.n	8010640 <__sflush_r+0x1c>
 801063c:	2000      	movs	r0, #0
 801063e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010640:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8010642:	2f00      	cmp	r7, #0
 8010644:	d0fa      	beq.n	801063c <__sflush_r+0x18>
 8010646:	2200      	movs	r2, #0
 8010648:	2180      	movs	r1, #128	; 0x80
 801064a:	682e      	ldr	r6, [r5, #0]
 801064c:	602a      	str	r2, [r5, #0]
 801064e:	001a      	movs	r2, r3
 8010650:	0149      	lsls	r1, r1, #5
 8010652:	400a      	ands	r2, r1
 8010654:	420b      	tst	r3, r1
 8010656:	d034      	beq.n	80106c2 <__sflush_r+0x9e>
 8010658:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801065a:	89a3      	ldrh	r3, [r4, #12]
 801065c:	075b      	lsls	r3, r3, #29
 801065e:	d506      	bpl.n	801066e <__sflush_r+0x4a>
 8010660:	6863      	ldr	r3, [r4, #4]
 8010662:	1ac0      	subs	r0, r0, r3
 8010664:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010666:	2b00      	cmp	r3, #0
 8010668:	d001      	beq.n	801066e <__sflush_r+0x4a>
 801066a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801066c:	1ac0      	subs	r0, r0, r3
 801066e:	0002      	movs	r2, r0
 8010670:	6a21      	ldr	r1, [r4, #32]
 8010672:	2300      	movs	r3, #0
 8010674:	0028      	movs	r0, r5
 8010676:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8010678:	47b8      	blx	r7
 801067a:	89a1      	ldrh	r1, [r4, #12]
 801067c:	1c43      	adds	r3, r0, #1
 801067e:	d106      	bne.n	801068e <__sflush_r+0x6a>
 8010680:	682b      	ldr	r3, [r5, #0]
 8010682:	2b1d      	cmp	r3, #29
 8010684:	d831      	bhi.n	80106ea <__sflush_r+0xc6>
 8010686:	4a2c      	ldr	r2, [pc, #176]	; (8010738 <__sflush_r+0x114>)
 8010688:	40da      	lsrs	r2, r3
 801068a:	07d3      	lsls	r3, r2, #31
 801068c:	d52d      	bpl.n	80106ea <__sflush_r+0xc6>
 801068e:	2300      	movs	r3, #0
 8010690:	6063      	str	r3, [r4, #4]
 8010692:	6923      	ldr	r3, [r4, #16]
 8010694:	6023      	str	r3, [r4, #0]
 8010696:	04cb      	lsls	r3, r1, #19
 8010698:	d505      	bpl.n	80106a6 <__sflush_r+0x82>
 801069a:	1c43      	adds	r3, r0, #1
 801069c:	d102      	bne.n	80106a4 <__sflush_r+0x80>
 801069e:	682b      	ldr	r3, [r5, #0]
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	d100      	bne.n	80106a6 <__sflush_r+0x82>
 80106a4:	6560      	str	r0, [r4, #84]	; 0x54
 80106a6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80106a8:	602e      	str	r6, [r5, #0]
 80106aa:	2900      	cmp	r1, #0
 80106ac:	d0c6      	beq.n	801063c <__sflush_r+0x18>
 80106ae:	0023      	movs	r3, r4
 80106b0:	3344      	adds	r3, #68	; 0x44
 80106b2:	4299      	cmp	r1, r3
 80106b4:	d002      	beq.n	80106bc <__sflush_r+0x98>
 80106b6:	0028      	movs	r0, r5
 80106b8:	f000 fc86 	bl	8010fc8 <_free_r>
 80106bc:	2000      	movs	r0, #0
 80106be:	6360      	str	r0, [r4, #52]	; 0x34
 80106c0:	e7bd      	b.n	801063e <__sflush_r+0x1a>
 80106c2:	2301      	movs	r3, #1
 80106c4:	0028      	movs	r0, r5
 80106c6:	6a21      	ldr	r1, [r4, #32]
 80106c8:	47b8      	blx	r7
 80106ca:	1c43      	adds	r3, r0, #1
 80106cc:	d1c5      	bne.n	801065a <__sflush_r+0x36>
 80106ce:	682b      	ldr	r3, [r5, #0]
 80106d0:	2b00      	cmp	r3, #0
 80106d2:	d0c2      	beq.n	801065a <__sflush_r+0x36>
 80106d4:	2b1d      	cmp	r3, #29
 80106d6:	d001      	beq.n	80106dc <__sflush_r+0xb8>
 80106d8:	2b16      	cmp	r3, #22
 80106da:	d101      	bne.n	80106e0 <__sflush_r+0xbc>
 80106dc:	602e      	str	r6, [r5, #0]
 80106de:	e7ad      	b.n	801063c <__sflush_r+0x18>
 80106e0:	2340      	movs	r3, #64	; 0x40
 80106e2:	89a2      	ldrh	r2, [r4, #12]
 80106e4:	4313      	orrs	r3, r2
 80106e6:	81a3      	strh	r3, [r4, #12]
 80106e8:	e7a9      	b.n	801063e <__sflush_r+0x1a>
 80106ea:	2340      	movs	r3, #64	; 0x40
 80106ec:	430b      	orrs	r3, r1
 80106ee:	e7fa      	b.n	80106e6 <__sflush_r+0xc2>
 80106f0:	690f      	ldr	r7, [r1, #16]
 80106f2:	2f00      	cmp	r7, #0
 80106f4:	d0a2      	beq.n	801063c <__sflush_r+0x18>
 80106f6:	680a      	ldr	r2, [r1, #0]
 80106f8:	600f      	str	r7, [r1, #0]
 80106fa:	1bd2      	subs	r2, r2, r7
 80106fc:	9201      	str	r2, [sp, #4]
 80106fe:	2200      	movs	r2, #0
 8010700:	079b      	lsls	r3, r3, #30
 8010702:	d100      	bne.n	8010706 <__sflush_r+0xe2>
 8010704:	694a      	ldr	r2, [r1, #20]
 8010706:	60a2      	str	r2, [r4, #8]
 8010708:	9b01      	ldr	r3, [sp, #4]
 801070a:	2b00      	cmp	r3, #0
 801070c:	dc00      	bgt.n	8010710 <__sflush_r+0xec>
 801070e:	e795      	b.n	801063c <__sflush_r+0x18>
 8010710:	003a      	movs	r2, r7
 8010712:	0028      	movs	r0, r5
 8010714:	9b01      	ldr	r3, [sp, #4]
 8010716:	6a21      	ldr	r1, [r4, #32]
 8010718:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801071a:	47b0      	blx	r6
 801071c:	2800      	cmp	r0, #0
 801071e:	dc06      	bgt.n	801072e <__sflush_r+0x10a>
 8010720:	2340      	movs	r3, #64	; 0x40
 8010722:	2001      	movs	r0, #1
 8010724:	89a2      	ldrh	r2, [r4, #12]
 8010726:	4240      	negs	r0, r0
 8010728:	4313      	orrs	r3, r2
 801072a:	81a3      	strh	r3, [r4, #12]
 801072c:	e787      	b.n	801063e <__sflush_r+0x1a>
 801072e:	9b01      	ldr	r3, [sp, #4]
 8010730:	183f      	adds	r7, r7, r0
 8010732:	1a1b      	subs	r3, r3, r0
 8010734:	9301      	str	r3, [sp, #4]
 8010736:	e7e7      	b.n	8010708 <__sflush_r+0xe4>
 8010738:	20400001 	.word	0x20400001

0801073c <_fflush_r>:
 801073c:	690b      	ldr	r3, [r1, #16]
 801073e:	b570      	push	{r4, r5, r6, lr}
 8010740:	0005      	movs	r5, r0
 8010742:	000c      	movs	r4, r1
 8010744:	2b00      	cmp	r3, #0
 8010746:	d102      	bne.n	801074e <_fflush_r+0x12>
 8010748:	2500      	movs	r5, #0
 801074a:	0028      	movs	r0, r5
 801074c:	bd70      	pop	{r4, r5, r6, pc}
 801074e:	2800      	cmp	r0, #0
 8010750:	d004      	beq.n	801075c <_fflush_r+0x20>
 8010752:	6983      	ldr	r3, [r0, #24]
 8010754:	2b00      	cmp	r3, #0
 8010756:	d101      	bne.n	801075c <_fflush_r+0x20>
 8010758:	f7fe f9c8 	bl	800eaec <__sinit>
 801075c:	4b14      	ldr	r3, [pc, #80]	; (80107b0 <_fflush_r+0x74>)
 801075e:	429c      	cmp	r4, r3
 8010760:	d11b      	bne.n	801079a <_fflush_r+0x5e>
 8010762:	686c      	ldr	r4, [r5, #4]
 8010764:	220c      	movs	r2, #12
 8010766:	5ea3      	ldrsh	r3, [r4, r2]
 8010768:	2b00      	cmp	r3, #0
 801076a:	d0ed      	beq.n	8010748 <_fflush_r+0xc>
 801076c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801076e:	07d2      	lsls	r2, r2, #31
 8010770:	d404      	bmi.n	801077c <_fflush_r+0x40>
 8010772:	059b      	lsls	r3, r3, #22
 8010774:	d402      	bmi.n	801077c <_fflush_r+0x40>
 8010776:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010778:	f7fe fa7d 	bl	800ec76 <__retarget_lock_acquire_recursive>
 801077c:	0028      	movs	r0, r5
 801077e:	0021      	movs	r1, r4
 8010780:	f7ff ff50 	bl	8010624 <__sflush_r>
 8010784:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010786:	0005      	movs	r5, r0
 8010788:	07db      	lsls	r3, r3, #31
 801078a:	d4de      	bmi.n	801074a <_fflush_r+0xe>
 801078c:	89a3      	ldrh	r3, [r4, #12]
 801078e:	059b      	lsls	r3, r3, #22
 8010790:	d4db      	bmi.n	801074a <_fflush_r+0xe>
 8010792:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010794:	f7fe fa70 	bl	800ec78 <__retarget_lock_release_recursive>
 8010798:	e7d7      	b.n	801074a <_fflush_r+0xe>
 801079a:	4b06      	ldr	r3, [pc, #24]	; (80107b4 <_fflush_r+0x78>)
 801079c:	429c      	cmp	r4, r3
 801079e:	d101      	bne.n	80107a4 <_fflush_r+0x68>
 80107a0:	68ac      	ldr	r4, [r5, #8]
 80107a2:	e7df      	b.n	8010764 <_fflush_r+0x28>
 80107a4:	4b04      	ldr	r3, [pc, #16]	; (80107b8 <_fflush_r+0x7c>)
 80107a6:	429c      	cmp	r4, r3
 80107a8:	d1dc      	bne.n	8010764 <_fflush_r+0x28>
 80107aa:	68ec      	ldr	r4, [r5, #12]
 80107ac:	e7da      	b.n	8010764 <_fflush_r+0x28>
 80107ae:	46c0      	nop			; (mov r8, r8)
 80107b0:	08013728 	.word	0x08013728
 80107b4:	08013748 	.word	0x08013748
 80107b8:	08013708 	.word	0x08013708

080107bc <_localeconv_r>:
 80107bc:	4800      	ldr	r0, [pc, #0]	; (80107c0 <_localeconv_r+0x4>)
 80107be:	4770      	bx	lr
 80107c0:	200001c8 	.word	0x200001c8

080107c4 <_lseek_r>:
 80107c4:	b570      	push	{r4, r5, r6, lr}
 80107c6:	0004      	movs	r4, r0
 80107c8:	0008      	movs	r0, r1
 80107ca:	0011      	movs	r1, r2
 80107cc:	001a      	movs	r2, r3
 80107ce:	2300      	movs	r3, #0
 80107d0:	4d05      	ldr	r5, [pc, #20]	; (80107e8 <_lseek_r+0x24>)
 80107d2:	602b      	str	r3, [r5, #0]
 80107d4:	f7f3 ff8c 	bl	80046f0 <_lseek>
 80107d8:	1c43      	adds	r3, r0, #1
 80107da:	d103      	bne.n	80107e4 <_lseek_r+0x20>
 80107dc:	682b      	ldr	r3, [r5, #0]
 80107de:	2b00      	cmp	r3, #0
 80107e0:	d000      	beq.n	80107e4 <_lseek_r+0x20>
 80107e2:	6023      	str	r3, [r4, #0]
 80107e4:	bd70      	pop	{r4, r5, r6, pc}
 80107e6:	46c0      	nop			; (mov r8, r8)
 80107e8:	20002170 	.word	0x20002170

080107ec <malloc>:
 80107ec:	b510      	push	{r4, lr}
 80107ee:	4b03      	ldr	r3, [pc, #12]	; (80107fc <malloc+0x10>)
 80107f0:	0001      	movs	r1, r0
 80107f2:	6818      	ldr	r0, [r3, #0]
 80107f4:	f7fe fa74 	bl	800ece0 <_malloc_r>
 80107f8:	bd10      	pop	{r4, pc}
 80107fa:	46c0      	nop			; (mov r8, r8)
 80107fc:	20000074 	.word	0x20000074

08010800 <memchr>:
 8010800:	b2c9      	uxtb	r1, r1
 8010802:	1882      	adds	r2, r0, r2
 8010804:	4290      	cmp	r0, r2
 8010806:	d101      	bne.n	801080c <memchr+0xc>
 8010808:	2000      	movs	r0, #0
 801080a:	4770      	bx	lr
 801080c:	7803      	ldrb	r3, [r0, #0]
 801080e:	428b      	cmp	r3, r1
 8010810:	d0fb      	beq.n	801080a <memchr+0xa>
 8010812:	3001      	adds	r0, #1
 8010814:	e7f6      	b.n	8010804 <memchr+0x4>
	...

08010818 <__malloc_lock>:
 8010818:	b510      	push	{r4, lr}
 801081a:	4802      	ldr	r0, [pc, #8]	; (8010824 <__malloc_lock+0xc>)
 801081c:	f7fe fa2b 	bl	800ec76 <__retarget_lock_acquire_recursive>
 8010820:	bd10      	pop	{r4, pc}
 8010822:	46c0      	nop			; (mov r8, r8)
 8010824:	20002164 	.word	0x20002164

08010828 <__malloc_unlock>:
 8010828:	b510      	push	{r4, lr}
 801082a:	4802      	ldr	r0, [pc, #8]	; (8010834 <__malloc_unlock+0xc>)
 801082c:	f7fe fa24 	bl	800ec78 <__retarget_lock_release_recursive>
 8010830:	bd10      	pop	{r4, pc}
 8010832:	46c0      	nop			; (mov r8, r8)
 8010834:	20002164 	.word	0x20002164

08010838 <_Balloc>:
 8010838:	b570      	push	{r4, r5, r6, lr}
 801083a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801083c:	0006      	movs	r6, r0
 801083e:	000c      	movs	r4, r1
 8010840:	2d00      	cmp	r5, #0
 8010842:	d10e      	bne.n	8010862 <_Balloc+0x2a>
 8010844:	2010      	movs	r0, #16
 8010846:	f7ff ffd1 	bl	80107ec <malloc>
 801084a:	1e02      	subs	r2, r0, #0
 801084c:	6270      	str	r0, [r6, #36]	; 0x24
 801084e:	d104      	bne.n	801085a <_Balloc+0x22>
 8010850:	2166      	movs	r1, #102	; 0x66
 8010852:	4b19      	ldr	r3, [pc, #100]	; (80108b8 <_Balloc+0x80>)
 8010854:	4819      	ldr	r0, [pc, #100]	; (80108bc <_Balloc+0x84>)
 8010856:	f000 fe45 	bl	80114e4 <__assert_func>
 801085a:	6045      	str	r5, [r0, #4]
 801085c:	6085      	str	r5, [r0, #8]
 801085e:	6005      	str	r5, [r0, #0]
 8010860:	60c5      	str	r5, [r0, #12]
 8010862:	6a75      	ldr	r5, [r6, #36]	; 0x24
 8010864:	68eb      	ldr	r3, [r5, #12]
 8010866:	2b00      	cmp	r3, #0
 8010868:	d013      	beq.n	8010892 <_Balloc+0x5a>
 801086a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801086c:	00a2      	lsls	r2, r4, #2
 801086e:	68db      	ldr	r3, [r3, #12]
 8010870:	189b      	adds	r3, r3, r2
 8010872:	6818      	ldr	r0, [r3, #0]
 8010874:	2800      	cmp	r0, #0
 8010876:	d118      	bne.n	80108aa <_Balloc+0x72>
 8010878:	2101      	movs	r1, #1
 801087a:	000d      	movs	r5, r1
 801087c:	40a5      	lsls	r5, r4
 801087e:	1d6a      	adds	r2, r5, #5
 8010880:	0030      	movs	r0, r6
 8010882:	0092      	lsls	r2, r2, #2
 8010884:	f000 fb74 	bl	8010f70 <_calloc_r>
 8010888:	2800      	cmp	r0, #0
 801088a:	d00c      	beq.n	80108a6 <_Balloc+0x6e>
 801088c:	6044      	str	r4, [r0, #4]
 801088e:	6085      	str	r5, [r0, #8]
 8010890:	e00d      	b.n	80108ae <_Balloc+0x76>
 8010892:	2221      	movs	r2, #33	; 0x21
 8010894:	2104      	movs	r1, #4
 8010896:	0030      	movs	r0, r6
 8010898:	f000 fb6a 	bl	8010f70 <_calloc_r>
 801089c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801089e:	60e8      	str	r0, [r5, #12]
 80108a0:	68db      	ldr	r3, [r3, #12]
 80108a2:	2b00      	cmp	r3, #0
 80108a4:	d1e1      	bne.n	801086a <_Balloc+0x32>
 80108a6:	2000      	movs	r0, #0
 80108a8:	bd70      	pop	{r4, r5, r6, pc}
 80108aa:	6802      	ldr	r2, [r0, #0]
 80108ac:	601a      	str	r2, [r3, #0]
 80108ae:	2300      	movs	r3, #0
 80108b0:	6103      	str	r3, [r0, #16]
 80108b2:	60c3      	str	r3, [r0, #12]
 80108b4:	e7f8      	b.n	80108a8 <_Balloc+0x70>
 80108b6:	46c0      	nop			; (mov r8, r8)
 80108b8:	080137ad 	.word	0x080137ad
 80108bc:	08013830 	.word	0x08013830

080108c0 <_Bfree>:
 80108c0:	b570      	push	{r4, r5, r6, lr}
 80108c2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80108c4:	0005      	movs	r5, r0
 80108c6:	000c      	movs	r4, r1
 80108c8:	2e00      	cmp	r6, #0
 80108ca:	d10e      	bne.n	80108ea <_Bfree+0x2a>
 80108cc:	2010      	movs	r0, #16
 80108ce:	f7ff ff8d 	bl	80107ec <malloc>
 80108d2:	1e02      	subs	r2, r0, #0
 80108d4:	6268      	str	r0, [r5, #36]	; 0x24
 80108d6:	d104      	bne.n	80108e2 <_Bfree+0x22>
 80108d8:	218a      	movs	r1, #138	; 0x8a
 80108da:	4b09      	ldr	r3, [pc, #36]	; (8010900 <_Bfree+0x40>)
 80108dc:	4809      	ldr	r0, [pc, #36]	; (8010904 <_Bfree+0x44>)
 80108de:	f000 fe01 	bl	80114e4 <__assert_func>
 80108e2:	6046      	str	r6, [r0, #4]
 80108e4:	6086      	str	r6, [r0, #8]
 80108e6:	6006      	str	r6, [r0, #0]
 80108e8:	60c6      	str	r6, [r0, #12]
 80108ea:	2c00      	cmp	r4, #0
 80108ec:	d007      	beq.n	80108fe <_Bfree+0x3e>
 80108ee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80108f0:	6862      	ldr	r2, [r4, #4]
 80108f2:	68db      	ldr	r3, [r3, #12]
 80108f4:	0092      	lsls	r2, r2, #2
 80108f6:	189b      	adds	r3, r3, r2
 80108f8:	681a      	ldr	r2, [r3, #0]
 80108fa:	6022      	str	r2, [r4, #0]
 80108fc:	601c      	str	r4, [r3, #0]
 80108fe:	bd70      	pop	{r4, r5, r6, pc}
 8010900:	080137ad 	.word	0x080137ad
 8010904:	08013830 	.word	0x08013830

08010908 <__multadd>:
 8010908:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801090a:	000e      	movs	r6, r1
 801090c:	9001      	str	r0, [sp, #4]
 801090e:	000c      	movs	r4, r1
 8010910:	001d      	movs	r5, r3
 8010912:	2000      	movs	r0, #0
 8010914:	690f      	ldr	r7, [r1, #16]
 8010916:	3614      	adds	r6, #20
 8010918:	6833      	ldr	r3, [r6, #0]
 801091a:	3001      	adds	r0, #1
 801091c:	b299      	uxth	r1, r3
 801091e:	4351      	muls	r1, r2
 8010920:	0c1b      	lsrs	r3, r3, #16
 8010922:	4353      	muls	r3, r2
 8010924:	1949      	adds	r1, r1, r5
 8010926:	0c0d      	lsrs	r5, r1, #16
 8010928:	195b      	adds	r3, r3, r5
 801092a:	0c1d      	lsrs	r5, r3, #16
 801092c:	b289      	uxth	r1, r1
 801092e:	041b      	lsls	r3, r3, #16
 8010930:	185b      	adds	r3, r3, r1
 8010932:	c608      	stmia	r6!, {r3}
 8010934:	4287      	cmp	r7, r0
 8010936:	dcef      	bgt.n	8010918 <__multadd+0x10>
 8010938:	2d00      	cmp	r5, #0
 801093a:	d022      	beq.n	8010982 <__multadd+0x7a>
 801093c:	68a3      	ldr	r3, [r4, #8]
 801093e:	42bb      	cmp	r3, r7
 8010940:	dc19      	bgt.n	8010976 <__multadd+0x6e>
 8010942:	6863      	ldr	r3, [r4, #4]
 8010944:	9801      	ldr	r0, [sp, #4]
 8010946:	1c59      	adds	r1, r3, #1
 8010948:	f7ff ff76 	bl	8010838 <_Balloc>
 801094c:	1e06      	subs	r6, r0, #0
 801094e:	d105      	bne.n	801095c <__multadd+0x54>
 8010950:	0002      	movs	r2, r0
 8010952:	21b5      	movs	r1, #181	; 0xb5
 8010954:	4b0c      	ldr	r3, [pc, #48]	; (8010988 <__multadd+0x80>)
 8010956:	480d      	ldr	r0, [pc, #52]	; (801098c <__multadd+0x84>)
 8010958:	f000 fdc4 	bl	80114e4 <__assert_func>
 801095c:	0021      	movs	r1, r4
 801095e:	6923      	ldr	r3, [r4, #16]
 8010960:	310c      	adds	r1, #12
 8010962:	1c9a      	adds	r2, r3, #2
 8010964:	0092      	lsls	r2, r2, #2
 8010966:	300c      	adds	r0, #12
 8010968:	f7fe f987 	bl	800ec7a <memcpy>
 801096c:	0021      	movs	r1, r4
 801096e:	9801      	ldr	r0, [sp, #4]
 8010970:	f7ff ffa6 	bl	80108c0 <_Bfree>
 8010974:	0034      	movs	r4, r6
 8010976:	1d3b      	adds	r3, r7, #4
 8010978:	009b      	lsls	r3, r3, #2
 801097a:	18e3      	adds	r3, r4, r3
 801097c:	605d      	str	r5, [r3, #4]
 801097e:	1c7b      	adds	r3, r7, #1
 8010980:	6123      	str	r3, [r4, #16]
 8010982:	0020      	movs	r0, r4
 8010984:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010986:	46c0      	nop			; (mov r8, r8)
 8010988:	0801381f 	.word	0x0801381f
 801098c:	08013830 	.word	0x08013830

08010990 <__hi0bits>:
 8010990:	0003      	movs	r3, r0
 8010992:	0c02      	lsrs	r2, r0, #16
 8010994:	2000      	movs	r0, #0
 8010996:	4282      	cmp	r2, r0
 8010998:	d101      	bne.n	801099e <__hi0bits+0xe>
 801099a:	041b      	lsls	r3, r3, #16
 801099c:	3010      	adds	r0, #16
 801099e:	0e1a      	lsrs	r2, r3, #24
 80109a0:	d101      	bne.n	80109a6 <__hi0bits+0x16>
 80109a2:	3008      	adds	r0, #8
 80109a4:	021b      	lsls	r3, r3, #8
 80109a6:	0f1a      	lsrs	r2, r3, #28
 80109a8:	d101      	bne.n	80109ae <__hi0bits+0x1e>
 80109aa:	3004      	adds	r0, #4
 80109ac:	011b      	lsls	r3, r3, #4
 80109ae:	0f9a      	lsrs	r2, r3, #30
 80109b0:	d101      	bne.n	80109b6 <__hi0bits+0x26>
 80109b2:	3002      	adds	r0, #2
 80109b4:	009b      	lsls	r3, r3, #2
 80109b6:	2b00      	cmp	r3, #0
 80109b8:	db03      	blt.n	80109c2 <__hi0bits+0x32>
 80109ba:	3001      	adds	r0, #1
 80109bc:	005b      	lsls	r3, r3, #1
 80109be:	d400      	bmi.n	80109c2 <__hi0bits+0x32>
 80109c0:	2020      	movs	r0, #32
 80109c2:	4770      	bx	lr

080109c4 <__lo0bits>:
 80109c4:	6803      	ldr	r3, [r0, #0]
 80109c6:	0002      	movs	r2, r0
 80109c8:	2107      	movs	r1, #7
 80109ca:	0018      	movs	r0, r3
 80109cc:	4008      	ands	r0, r1
 80109ce:	420b      	tst	r3, r1
 80109d0:	d00d      	beq.n	80109ee <__lo0bits+0x2a>
 80109d2:	3906      	subs	r1, #6
 80109d4:	2000      	movs	r0, #0
 80109d6:	420b      	tst	r3, r1
 80109d8:	d105      	bne.n	80109e6 <__lo0bits+0x22>
 80109da:	3002      	adds	r0, #2
 80109dc:	4203      	tst	r3, r0
 80109de:	d003      	beq.n	80109e8 <__lo0bits+0x24>
 80109e0:	40cb      	lsrs	r3, r1
 80109e2:	0008      	movs	r0, r1
 80109e4:	6013      	str	r3, [r2, #0]
 80109e6:	4770      	bx	lr
 80109e8:	089b      	lsrs	r3, r3, #2
 80109ea:	6013      	str	r3, [r2, #0]
 80109ec:	e7fb      	b.n	80109e6 <__lo0bits+0x22>
 80109ee:	b299      	uxth	r1, r3
 80109f0:	2900      	cmp	r1, #0
 80109f2:	d101      	bne.n	80109f8 <__lo0bits+0x34>
 80109f4:	2010      	movs	r0, #16
 80109f6:	0c1b      	lsrs	r3, r3, #16
 80109f8:	b2d9      	uxtb	r1, r3
 80109fa:	2900      	cmp	r1, #0
 80109fc:	d101      	bne.n	8010a02 <__lo0bits+0x3e>
 80109fe:	3008      	adds	r0, #8
 8010a00:	0a1b      	lsrs	r3, r3, #8
 8010a02:	0719      	lsls	r1, r3, #28
 8010a04:	d101      	bne.n	8010a0a <__lo0bits+0x46>
 8010a06:	3004      	adds	r0, #4
 8010a08:	091b      	lsrs	r3, r3, #4
 8010a0a:	0799      	lsls	r1, r3, #30
 8010a0c:	d101      	bne.n	8010a12 <__lo0bits+0x4e>
 8010a0e:	3002      	adds	r0, #2
 8010a10:	089b      	lsrs	r3, r3, #2
 8010a12:	07d9      	lsls	r1, r3, #31
 8010a14:	d4e9      	bmi.n	80109ea <__lo0bits+0x26>
 8010a16:	3001      	adds	r0, #1
 8010a18:	085b      	lsrs	r3, r3, #1
 8010a1a:	d1e6      	bne.n	80109ea <__lo0bits+0x26>
 8010a1c:	2020      	movs	r0, #32
 8010a1e:	e7e2      	b.n	80109e6 <__lo0bits+0x22>

08010a20 <__i2b>:
 8010a20:	b510      	push	{r4, lr}
 8010a22:	000c      	movs	r4, r1
 8010a24:	2101      	movs	r1, #1
 8010a26:	f7ff ff07 	bl	8010838 <_Balloc>
 8010a2a:	2800      	cmp	r0, #0
 8010a2c:	d106      	bne.n	8010a3c <__i2b+0x1c>
 8010a2e:	21a0      	movs	r1, #160	; 0xa0
 8010a30:	0002      	movs	r2, r0
 8010a32:	4b04      	ldr	r3, [pc, #16]	; (8010a44 <__i2b+0x24>)
 8010a34:	4804      	ldr	r0, [pc, #16]	; (8010a48 <__i2b+0x28>)
 8010a36:	0049      	lsls	r1, r1, #1
 8010a38:	f000 fd54 	bl	80114e4 <__assert_func>
 8010a3c:	2301      	movs	r3, #1
 8010a3e:	6144      	str	r4, [r0, #20]
 8010a40:	6103      	str	r3, [r0, #16]
 8010a42:	bd10      	pop	{r4, pc}
 8010a44:	0801381f 	.word	0x0801381f
 8010a48:	08013830 	.word	0x08013830

08010a4c <__multiply>:
 8010a4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010a4e:	690b      	ldr	r3, [r1, #16]
 8010a50:	0014      	movs	r4, r2
 8010a52:	6912      	ldr	r2, [r2, #16]
 8010a54:	000d      	movs	r5, r1
 8010a56:	b089      	sub	sp, #36	; 0x24
 8010a58:	4293      	cmp	r3, r2
 8010a5a:	da01      	bge.n	8010a60 <__multiply+0x14>
 8010a5c:	0025      	movs	r5, r4
 8010a5e:	000c      	movs	r4, r1
 8010a60:	692f      	ldr	r7, [r5, #16]
 8010a62:	6926      	ldr	r6, [r4, #16]
 8010a64:	6869      	ldr	r1, [r5, #4]
 8010a66:	19bb      	adds	r3, r7, r6
 8010a68:	9302      	str	r3, [sp, #8]
 8010a6a:	68ab      	ldr	r3, [r5, #8]
 8010a6c:	19ba      	adds	r2, r7, r6
 8010a6e:	4293      	cmp	r3, r2
 8010a70:	da00      	bge.n	8010a74 <__multiply+0x28>
 8010a72:	3101      	adds	r1, #1
 8010a74:	f7ff fee0 	bl	8010838 <_Balloc>
 8010a78:	9001      	str	r0, [sp, #4]
 8010a7a:	2800      	cmp	r0, #0
 8010a7c:	d106      	bne.n	8010a8c <__multiply+0x40>
 8010a7e:	215e      	movs	r1, #94	; 0x5e
 8010a80:	0002      	movs	r2, r0
 8010a82:	4b48      	ldr	r3, [pc, #288]	; (8010ba4 <__multiply+0x158>)
 8010a84:	4848      	ldr	r0, [pc, #288]	; (8010ba8 <__multiply+0x15c>)
 8010a86:	31ff      	adds	r1, #255	; 0xff
 8010a88:	f000 fd2c 	bl	80114e4 <__assert_func>
 8010a8c:	9b01      	ldr	r3, [sp, #4]
 8010a8e:	2200      	movs	r2, #0
 8010a90:	3314      	adds	r3, #20
 8010a92:	469c      	mov	ip, r3
 8010a94:	19bb      	adds	r3, r7, r6
 8010a96:	009b      	lsls	r3, r3, #2
 8010a98:	4463      	add	r3, ip
 8010a9a:	9303      	str	r3, [sp, #12]
 8010a9c:	4663      	mov	r3, ip
 8010a9e:	9903      	ldr	r1, [sp, #12]
 8010aa0:	428b      	cmp	r3, r1
 8010aa2:	d32c      	bcc.n	8010afe <__multiply+0xb2>
 8010aa4:	002b      	movs	r3, r5
 8010aa6:	0022      	movs	r2, r4
 8010aa8:	3314      	adds	r3, #20
 8010aaa:	00bf      	lsls	r7, r7, #2
 8010aac:	3214      	adds	r2, #20
 8010aae:	9306      	str	r3, [sp, #24]
 8010ab0:	00b6      	lsls	r6, r6, #2
 8010ab2:	19db      	adds	r3, r3, r7
 8010ab4:	9304      	str	r3, [sp, #16]
 8010ab6:	1993      	adds	r3, r2, r6
 8010ab8:	9307      	str	r3, [sp, #28]
 8010aba:	2304      	movs	r3, #4
 8010abc:	9305      	str	r3, [sp, #20]
 8010abe:	002b      	movs	r3, r5
 8010ac0:	9904      	ldr	r1, [sp, #16]
 8010ac2:	3315      	adds	r3, #21
 8010ac4:	9200      	str	r2, [sp, #0]
 8010ac6:	4299      	cmp	r1, r3
 8010ac8:	d305      	bcc.n	8010ad6 <__multiply+0x8a>
 8010aca:	1b4b      	subs	r3, r1, r5
 8010acc:	3b15      	subs	r3, #21
 8010ace:	089b      	lsrs	r3, r3, #2
 8010ad0:	3301      	adds	r3, #1
 8010ad2:	009b      	lsls	r3, r3, #2
 8010ad4:	9305      	str	r3, [sp, #20]
 8010ad6:	9b07      	ldr	r3, [sp, #28]
 8010ad8:	9a00      	ldr	r2, [sp, #0]
 8010ada:	429a      	cmp	r2, r3
 8010adc:	d311      	bcc.n	8010b02 <__multiply+0xb6>
 8010ade:	9b02      	ldr	r3, [sp, #8]
 8010ae0:	2b00      	cmp	r3, #0
 8010ae2:	dd06      	ble.n	8010af2 <__multiply+0xa6>
 8010ae4:	9b03      	ldr	r3, [sp, #12]
 8010ae6:	3b04      	subs	r3, #4
 8010ae8:	9303      	str	r3, [sp, #12]
 8010aea:	681b      	ldr	r3, [r3, #0]
 8010aec:	9300      	str	r3, [sp, #0]
 8010aee:	2b00      	cmp	r3, #0
 8010af0:	d053      	beq.n	8010b9a <__multiply+0x14e>
 8010af2:	9b01      	ldr	r3, [sp, #4]
 8010af4:	9a02      	ldr	r2, [sp, #8]
 8010af6:	0018      	movs	r0, r3
 8010af8:	611a      	str	r2, [r3, #16]
 8010afa:	b009      	add	sp, #36	; 0x24
 8010afc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010afe:	c304      	stmia	r3!, {r2}
 8010b00:	e7cd      	b.n	8010a9e <__multiply+0x52>
 8010b02:	9b00      	ldr	r3, [sp, #0]
 8010b04:	681b      	ldr	r3, [r3, #0]
 8010b06:	b298      	uxth	r0, r3
 8010b08:	2800      	cmp	r0, #0
 8010b0a:	d01b      	beq.n	8010b44 <__multiply+0xf8>
 8010b0c:	4667      	mov	r7, ip
 8010b0e:	2400      	movs	r4, #0
 8010b10:	9e06      	ldr	r6, [sp, #24]
 8010b12:	ce02      	ldmia	r6!, {r1}
 8010b14:	683a      	ldr	r2, [r7, #0]
 8010b16:	b28b      	uxth	r3, r1
 8010b18:	4343      	muls	r3, r0
 8010b1a:	b292      	uxth	r2, r2
 8010b1c:	189b      	adds	r3, r3, r2
 8010b1e:	191b      	adds	r3, r3, r4
 8010b20:	0c0c      	lsrs	r4, r1, #16
 8010b22:	4344      	muls	r4, r0
 8010b24:	683a      	ldr	r2, [r7, #0]
 8010b26:	0c11      	lsrs	r1, r2, #16
 8010b28:	1861      	adds	r1, r4, r1
 8010b2a:	0c1c      	lsrs	r4, r3, #16
 8010b2c:	1909      	adds	r1, r1, r4
 8010b2e:	0c0c      	lsrs	r4, r1, #16
 8010b30:	b29b      	uxth	r3, r3
 8010b32:	0409      	lsls	r1, r1, #16
 8010b34:	430b      	orrs	r3, r1
 8010b36:	c708      	stmia	r7!, {r3}
 8010b38:	9b04      	ldr	r3, [sp, #16]
 8010b3a:	42b3      	cmp	r3, r6
 8010b3c:	d8e9      	bhi.n	8010b12 <__multiply+0xc6>
 8010b3e:	4663      	mov	r3, ip
 8010b40:	9a05      	ldr	r2, [sp, #20]
 8010b42:	509c      	str	r4, [r3, r2]
 8010b44:	9b00      	ldr	r3, [sp, #0]
 8010b46:	681b      	ldr	r3, [r3, #0]
 8010b48:	0c1e      	lsrs	r6, r3, #16
 8010b4a:	d020      	beq.n	8010b8e <__multiply+0x142>
 8010b4c:	4663      	mov	r3, ip
 8010b4e:	002c      	movs	r4, r5
 8010b50:	4660      	mov	r0, ip
 8010b52:	2700      	movs	r7, #0
 8010b54:	681b      	ldr	r3, [r3, #0]
 8010b56:	3414      	adds	r4, #20
 8010b58:	6822      	ldr	r2, [r4, #0]
 8010b5a:	b29b      	uxth	r3, r3
 8010b5c:	b291      	uxth	r1, r2
 8010b5e:	4371      	muls	r1, r6
 8010b60:	6802      	ldr	r2, [r0, #0]
 8010b62:	0c12      	lsrs	r2, r2, #16
 8010b64:	1889      	adds	r1, r1, r2
 8010b66:	19cf      	adds	r7, r1, r7
 8010b68:	0439      	lsls	r1, r7, #16
 8010b6a:	430b      	orrs	r3, r1
 8010b6c:	6003      	str	r3, [r0, #0]
 8010b6e:	cc02      	ldmia	r4!, {r1}
 8010b70:	6843      	ldr	r3, [r0, #4]
 8010b72:	0c09      	lsrs	r1, r1, #16
 8010b74:	4371      	muls	r1, r6
 8010b76:	b29b      	uxth	r3, r3
 8010b78:	0c3f      	lsrs	r7, r7, #16
 8010b7a:	18cb      	adds	r3, r1, r3
 8010b7c:	9a04      	ldr	r2, [sp, #16]
 8010b7e:	19db      	adds	r3, r3, r7
 8010b80:	0c1f      	lsrs	r7, r3, #16
 8010b82:	3004      	adds	r0, #4
 8010b84:	42a2      	cmp	r2, r4
 8010b86:	d8e7      	bhi.n	8010b58 <__multiply+0x10c>
 8010b88:	4662      	mov	r2, ip
 8010b8a:	9905      	ldr	r1, [sp, #20]
 8010b8c:	5053      	str	r3, [r2, r1]
 8010b8e:	9b00      	ldr	r3, [sp, #0]
 8010b90:	3304      	adds	r3, #4
 8010b92:	9300      	str	r3, [sp, #0]
 8010b94:	2304      	movs	r3, #4
 8010b96:	449c      	add	ip, r3
 8010b98:	e79d      	b.n	8010ad6 <__multiply+0x8a>
 8010b9a:	9b02      	ldr	r3, [sp, #8]
 8010b9c:	3b01      	subs	r3, #1
 8010b9e:	9302      	str	r3, [sp, #8]
 8010ba0:	e79d      	b.n	8010ade <__multiply+0x92>
 8010ba2:	46c0      	nop			; (mov r8, r8)
 8010ba4:	0801381f 	.word	0x0801381f
 8010ba8:	08013830 	.word	0x08013830

08010bac <__pow5mult>:
 8010bac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010bae:	2303      	movs	r3, #3
 8010bb0:	0015      	movs	r5, r2
 8010bb2:	0007      	movs	r7, r0
 8010bb4:	000e      	movs	r6, r1
 8010bb6:	401a      	ands	r2, r3
 8010bb8:	421d      	tst	r5, r3
 8010bba:	d008      	beq.n	8010bce <__pow5mult+0x22>
 8010bbc:	4925      	ldr	r1, [pc, #148]	; (8010c54 <__pow5mult+0xa8>)
 8010bbe:	3a01      	subs	r2, #1
 8010bc0:	0092      	lsls	r2, r2, #2
 8010bc2:	5852      	ldr	r2, [r2, r1]
 8010bc4:	2300      	movs	r3, #0
 8010bc6:	0031      	movs	r1, r6
 8010bc8:	f7ff fe9e 	bl	8010908 <__multadd>
 8010bcc:	0006      	movs	r6, r0
 8010bce:	10ad      	asrs	r5, r5, #2
 8010bd0:	d03d      	beq.n	8010c4e <__pow5mult+0xa2>
 8010bd2:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8010bd4:	2c00      	cmp	r4, #0
 8010bd6:	d10f      	bne.n	8010bf8 <__pow5mult+0x4c>
 8010bd8:	2010      	movs	r0, #16
 8010bda:	f7ff fe07 	bl	80107ec <malloc>
 8010bde:	1e02      	subs	r2, r0, #0
 8010be0:	6278      	str	r0, [r7, #36]	; 0x24
 8010be2:	d105      	bne.n	8010bf0 <__pow5mult+0x44>
 8010be4:	21d7      	movs	r1, #215	; 0xd7
 8010be6:	4b1c      	ldr	r3, [pc, #112]	; (8010c58 <__pow5mult+0xac>)
 8010be8:	481c      	ldr	r0, [pc, #112]	; (8010c5c <__pow5mult+0xb0>)
 8010bea:	0049      	lsls	r1, r1, #1
 8010bec:	f000 fc7a 	bl	80114e4 <__assert_func>
 8010bf0:	6044      	str	r4, [r0, #4]
 8010bf2:	6084      	str	r4, [r0, #8]
 8010bf4:	6004      	str	r4, [r0, #0]
 8010bf6:	60c4      	str	r4, [r0, #12]
 8010bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010bfa:	689c      	ldr	r4, [r3, #8]
 8010bfc:	9301      	str	r3, [sp, #4]
 8010bfe:	2c00      	cmp	r4, #0
 8010c00:	d108      	bne.n	8010c14 <__pow5mult+0x68>
 8010c02:	0038      	movs	r0, r7
 8010c04:	4916      	ldr	r1, [pc, #88]	; (8010c60 <__pow5mult+0xb4>)
 8010c06:	f7ff ff0b 	bl	8010a20 <__i2b>
 8010c0a:	9b01      	ldr	r3, [sp, #4]
 8010c0c:	0004      	movs	r4, r0
 8010c0e:	6098      	str	r0, [r3, #8]
 8010c10:	2300      	movs	r3, #0
 8010c12:	6003      	str	r3, [r0, #0]
 8010c14:	2301      	movs	r3, #1
 8010c16:	421d      	tst	r5, r3
 8010c18:	d00a      	beq.n	8010c30 <__pow5mult+0x84>
 8010c1a:	0031      	movs	r1, r6
 8010c1c:	0022      	movs	r2, r4
 8010c1e:	0038      	movs	r0, r7
 8010c20:	f7ff ff14 	bl	8010a4c <__multiply>
 8010c24:	0031      	movs	r1, r6
 8010c26:	9001      	str	r0, [sp, #4]
 8010c28:	0038      	movs	r0, r7
 8010c2a:	f7ff fe49 	bl	80108c0 <_Bfree>
 8010c2e:	9e01      	ldr	r6, [sp, #4]
 8010c30:	106d      	asrs	r5, r5, #1
 8010c32:	d00c      	beq.n	8010c4e <__pow5mult+0xa2>
 8010c34:	6820      	ldr	r0, [r4, #0]
 8010c36:	2800      	cmp	r0, #0
 8010c38:	d107      	bne.n	8010c4a <__pow5mult+0x9e>
 8010c3a:	0022      	movs	r2, r4
 8010c3c:	0021      	movs	r1, r4
 8010c3e:	0038      	movs	r0, r7
 8010c40:	f7ff ff04 	bl	8010a4c <__multiply>
 8010c44:	2300      	movs	r3, #0
 8010c46:	6020      	str	r0, [r4, #0]
 8010c48:	6003      	str	r3, [r0, #0]
 8010c4a:	0004      	movs	r4, r0
 8010c4c:	e7e2      	b.n	8010c14 <__pow5mult+0x68>
 8010c4e:	0030      	movs	r0, r6
 8010c50:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010c52:	46c0      	nop			; (mov r8, r8)
 8010c54:	08013980 	.word	0x08013980
 8010c58:	080137ad 	.word	0x080137ad
 8010c5c:	08013830 	.word	0x08013830
 8010c60:	00000271 	.word	0x00000271

08010c64 <__lshift>:
 8010c64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010c66:	000c      	movs	r4, r1
 8010c68:	0017      	movs	r7, r2
 8010c6a:	6923      	ldr	r3, [r4, #16]
 8010c6c:	1155      	asrs	r5, r2, #5
 8010c6e:	b087      	sub	sp, #28
 8010c70:	18eb      	adds	r3, r5, r3
 8010c72:	9302      	str	r3, [sp, #8]
 8010c74:	3301      	adds	r3, #1
 8010c76:	9301      	str	r3, [sp, #4]
 8010c78:	6849      	ldr	r1, [r1, #4]
 8010c7a:	68a3      	ldr	r3, [r4, #8]
 8010c7c:	9004      	str	r0, [sp, #16]
 8010c7e:	9a01      	ldr	r2, [sp, #4]
 8010c80:	4293      	cmp	r3, r2
 8010c82:	db10      	blt.n	8010ca6 <__lshift+0x42>
 8010c84:	9804      	ldr	r0, [sp, #16]
 8010c86:	f7ff fdd7 	bl	8010838 <_Balloc>
 8010c8a:	2300      	movs	r3, #0
 8010c8c:	0002      	movs	r2, r0
 8010c8e:	0006      	movs	r6, r0
 8010c90:	0019      	movs	r1, r3
 8010c92:	3214      	adds	r2, #20
 8010c94:	4298      	cmp	r0, r3
 8010c96:	d10c      	bne.n	8010cb2 <__lshift+0x4e>
 8010c98:	21da      	movs	r1, #218	; 0xda
 8010c9a:	0002      	movs	r2, r0
 8010c9c:	4b26      	ldr	r3, [pc, #152]	; (8010d38 <__lshift+0xd4>)
 8010c9e:	4827      	ldr	r0, [pc, #156]	; (8010d3c <__lshift+0xd8>)
 8010ca0:	31ff      	adds	r1, #255	; 0xff
 8010ca2:	f000 fc1f 	bl	80114e4 <__assert_func>
 8010ca6:	3101      	adds	r1, #1
 8010ca8:	005b      	lsls	r3, r3, #1
 8010caa:	e7e8      	b.n	8010c7e <__lshift+0x1a>
 8010cac:	0098      	lsls	r0, r3, #2
 8010cae:	5011      	str	r1, [r2, r0]
 8010cb0:	3301      	adds	r3, #1
 8010cb2:	42ab      	cmp	r3, r5
 8010cb4:	dbfa      	blt.n	8010cac <__lshift+0x48>
 8010cb6:	43eb      	mvns	r3, r5
 8010cb8:	17db      	asrs	r3, r3, #31
 8010cba:	401d      	ands	r5, r3
 8010cbc:	211f      	movs	r1, #31
 8010cbe:	0023      	movs	r3, r4
 8010cc0:	0038      	movs	r0, r7
 8010cc2:	00ad      	lsls	r5, r5, #2
 8010cc4:	1955      	adds	r5, r2, r5
 8010cc6:	6922      	ldr	r2, [r4, #16]
 8010cc8:	3314      	adds	r3, #20
 8010cca:	0092      	lsls	r2, r2, #2
 8010ccc:	4008      	ands	r0, r1
 8010cce:	4684      	mov	ip, r0
 8010cd0:	189a      	adds	r2, r3, r2
 8010cd2:	420f      	tst	r7, r1
 8010cd4:	d02a      	beq.n	8010d2c <__lshift+0xc8>
 8010cd6:	3101      	adds	r1, #1
 8010cd8:	1a09      	subs	r1, r1, r0
 8010cda:	9105      	str	r1, [sp, #20]
 8010cdc:	2100      	movs	r1, #0
 8010cde:	9503      	str	r5, [sp, #12]
 8010ce0:	4667      	mov	r7, ip
 8010ce2:	6818      	ldr	r0, [r3, #0]
 8010ce4:	40b8      	lsls	r0, r7
 8010ce6:	4301      	orrs	r1, r0
 8010ce8:	9803      	ldr	r0, [sp, #12]
 8010cea:	c002      	stmia	r0!, {r1}
 8010cec:	cb02      	ldmia	r3!, {r1}
 8010cee:	9003      	str	r0, [sp, #12]
 8010cf0:	9805      	ldr	r0, [sp, #20]
 8010cf2:	40c1      	lsrs	r1, r0
 8010cf4:	429a      	cmp	r2, r3
 8010cf6:	d8f3      	bhi.n	8010ce0 <__lshift+0x7c>
 8010cf8:	0020      	movs	r0, r4
 8010cfa:	3015      	adds	r0, #21
 8010cfc:	2304      	movs	r3, #4
 8010cfe:	4282      	cmp	r2, r0
 8010d00:	d304      	bcc.n	8010d0c <__lshift+0xa8>
 8010d02:	1b13      	subs	r3, r2, r4
 8010d04:	3b15      	subs	r3, #21
 8010d06:	089b      	lsrs	r3, r3, #2
 8010d08:	3301      	adds	r3, #1
 8010d0a:	009b      	lsls	r3, r3, #2
 8010d0c:	50e9      	str	r1, [r5, r3]
 8010d0e:	2900      	cmp	r1, #0
 8010d10:	d002      	beq.n	8010d18 <__lshift+0xb4>
 8010d12:	9b02      	ldr	r3, [sp, #8]
 8010d14:	3302      	adds	r3, #2
 8010d16:	9301      	str	r3, [sp, #4]
 8010d18:	9b01      	ldr	r3, [sp, #4]
 8010d1a:	9804      	ldr	r0, [sp, #16]
 8010d1c:	3b01      	subs	r3, #1
 8010d1e:	0021      	movs	r1, r4
 8010d20:	6133      	str	r3, [r6, #16]
 8010d22:	f7ff fdcd 	bl	80108c0 <_Bfree>
 8010d26:	0030      	movs	r0, r6
 8010d28:	b007      	add	sp, #28
 8010d2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010d2c:	cb02      	ldmia	r3!, {r1}
 8010d2e:	c502      	stmia	r5!, {r1}
 8010d30:	429a      	cmp	r2, r3
 8010d32:	d8fb      	bhi.n	8010d2c <__lshift+0xc8>
 8010d34:	e7f0      	b.n	8010d18 <__lshift+0xb4>
 8010d36:	46c0      	nop			; (mov r8, r8)
 8010d38:	0801381f 	.word	0x0801381f
 8010d3c:	08013830 	.word	0x08013830

08010d40 <__mcmp>:
 8010d40:	6902      	ldr	r2, [r0, #16]
 8010d42:	690b      	ldr	r3, [r1, #16]
 8010d44:	b530      	push	{r4, r5, lr}
 8010d46:	0004      	movs	r4, r0
 8010d48:	1ad0      	subs	r0, r2, r3
 8010d4a:	429a      	cmp	r2, r3
 8010d4c:	d10d      	bne.n	8010d6a <__mcmp+0x2a>
 8010d4e:	009b      	lsls	r3, r3, #2
 8010d50:	3414      	adds	r4, #20
 8010d52:	3114      	adds	r1, #20
 8010d54:	18e2      	adds	r2, r4, r3
 8010d56:	18c9      	adds	r1, r1, r3
 8010d58:	3a04      	subs	r2, #4
 8010d5a:	3904      	subs	r1, #4
 8010d5c:	6815      	ldr	r5, [r2, #0]
 8010d5e:	680b      	ldr	r3, [r1, #0]
 8010d60:	429d      	cmp	r5, r3
 8010d62:	d003      	beq.n	8010d6c <__mcmp+0x2c>
 8010d64:	2001      	movs	r0, #1
 8010d66:	429d      	cmp	r5, r3
 8010d68:	d303      	bcc.n	8010d72 <__mcmp+0x32>
 8010d6a:	bd30      	pop	{r4, r5, pc}
 8010d6c:	4294      	cmp	r4, r2
 8010d6e:	d3f3      	bcc.n	8010d58 <__mcmp+0x18>
 8010d70:	e7fb      	b.n	8010d6a <__mcmp+0x2a>
 8010d72:	4240      	negs	r0, r0
 8010d74:	e7f9      	b.n	8010d6a <__mcmp+0x2a>
	...

08010d78 <__mdiff>:
 8010d78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010d7a:	000e      	movs	r6, r1
 8010d7c:	0007      	movs	r7, r0
 8010d7e:	0011      	movs	r1, r2
 8010d80:	0030      	movs	r0, r6
 8010d82:	b087      	sub	sp, #28
 8010d84:	0014      	movs	r4, r2
 8010d86:	f7ff ffdb 	bl	8010d40 <__mcmp>
 8010d8a:	1e05      	subs	r5, r0, #0
 8010d8c:	d110      	bne.n	8010db0 <__mdiff+0x38>
 8010d8e:	0001      	movs	r1, r0
 8010d90:	0038      	movs	r0, r7
 8010d92:	f7ff fd51 	bl	8010838 <_Balloc>
 8010d96:	1e02      	subs	r2, r0, #0
 8010d98:	d104      	bne.n	8010da4 <__mdiff+0x2c>
 8010d9a:	4b40      	ldr	r3, [pc, #256]	; (8010e9c <__mdiff+0x124>)
 8010d9c:	4940      	ldr	r1, [pc, #256]	; (8010ea0 <__mdiff+0x128>)
 8010d9e:	4841      	ldr	r0, [pc, #260]	; (8010ea4 <__mdiff+0x12c>)
 8010da0:	f000 fba0 	bl	80114e4 <__assert_func>
 8010da4:	2301      	movs	r3, #1
 8010da6:	6145      	str	r5, [r0, #20]
 8010da8:	6103      	str	r3, [r0, #16]
 8010daa:	0010      	movs	r0, r2
 8010dac:	b007      	add	sp, #28
 8010dae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010db0:	2301      	movs	r3, #1
 8010db2:	9301      	str	r3, [sp, #4]
 8010db4:	2800      	cmp	r0, #0
 8010db6:	db04      	blt.n	8010dc2 <__mdiff+0x4a>
 8010db8:	0023      	movs	r3, r4
 8010dba:	0034      	movs	r4, r6
 8010dbc:	001e      	movs	r6, r3
 8010dbe:	2300      	movs	r3, #0
 8010dc0:	9301      	str	r3, [sp, #4]
 8010dc2:	0038      	movs	r0, r7
 8010dc4:	6861      	ldr	r1, [r4, #4]
 8010dc6:	f7ff fd37 	bl	8010838 <_Balloc>
 8010dca:	1e02      	subs	r2, r0, #0
 8010dcc:	d103      	bne.n	8010dd6 <__mdiff+0x5e>
 8010dce:	2190      	movs	r1, #144	; 0x90
 8010dd0:	4b32      	ldr	r3, [pc, #200]	; (8010e9c <__mdiff+0x124>)
 8010dd2:	0089      	lsls	r1, r1, #2
 8010dd4:	e7e3      	b.n	8010d9e <__mdiff+0x26>
 8010dd6:	9b01      	ldr	r3, [sp, #4]
 8010dd8:	2700      	movs	r7, #0
 8010dda:	60c3      	str	r3, [r0, #12]
 8010ddc:	6920      	ldr	r0, [r4, #16]
 8010dde:	3414      	adds	r4, #20
 8010de0:	9401      	str	r4, [sp, #4]
 8010de2:	9b01      	ldr	r3, [sp, #4]
 8010de4:	0084      	lsls	r4, r0, #2
 8010de6:	191b      	adds	r3, r3, r4
 8010de8:	0034      	movs	r4, r6
 8010dea:	9302      	str	r3, [sp, #8]
 8010dec:	6933      	ldr	r3, [r6, #16]
 8010dee:	3414      	adds	r4, #20
 8010df0:	0099      	lsls	r1, r3, #2
 8010df2:	1863      	adds	r3, r4, r1
 8010df4:	9303      	str	r3, [sp, #12]
 8010df6:	0013      	movs	r3, r2
 8010df8:	3314      	adds	r3, #20
 8010dfa:	469c      	mov	ip, r3
 8010dfc:	9305      	str	r3, [sp, #20]
 8010dfe:	9b01      	ldr	r3, [sp, #4]
 8010e00:	9304      	str	r3, [sp, #16]
 8010e02:	9b04      	ldr	r3, [sp, #16]
 8010e04:	cc02      	ldmia	r4!, {r1}
 8010e06:	cb20      	ldmia	r3!, {r5}
 8010e08:	9304      	str	r3, [sp, #16]
 8010e0a:	b2ab      	uxth	r3, r5
 8010e0c:	19df      	adds	r7, r3, r7
 8010e0e:	b28b      	uxth	r3, r1
 8010e10:	1afb      	subs	r3, r7, r3
 8010e12:	0c09      	lsrs	r1, r1, #16
 8010e14:	0c2d      	lsrs	r5, r5, #16
 8010e16:	1a6d      	subs	r5, r5, r1
 8010e18:	1419      	asrs	r1, r3, #16
 8010e1a:	186d      	adds	r5, r5, r1
 8010e1c:	4661      	mov	r1, ip
 8010e1e:	142f      	asrs	r7, r5, #16
 8010e20:	b29b      	uxth	r3, r3
 8010e22:	042d      	lsls	r5, r5, #16
 8010e24:	432b      	orrs	r3, r5
 8010e26:	c108      	stmia	r1!, {r3}
 8010e28:	9b03      	ldr	r3, [sp, #12]
 8010e2a:	468c      	mov	ip, r1
 8010e2c:	42a3      	cmp	r3, r4
 8010e2e:	d8e8      	bhi.n	8010e02 <__mdiff+0x8a>
 8010e30:	0031      	movs	r1, r6
 8010e32:	9c03      	ldr	r4, [sp, #12]
 8010e34:	3115      	adds	r1, #21
 8010e36:	2304      	movs	r3, #4
 8010e38:	428c      	cmp	r4, r1
 8010e3a:	d304      	bcc.n	8010e46 <__mdiff+0xce>
 8010e3c:	1ba3      	subs	r3, r4, r6
 8010e3e:	3b15      	subs	r3, #21
 8010e40:	089b      	lsrs	r3, r3, #2
 8010e42:	3301      	adds	r3, #1
 8010e44:	009b      	lsls	r3, r3, #2
 8010e46:	9901      	ldr	r1, [sp, #4]
 8010e48:	18cc      	adds	r4, r1, r3
 8010e4a:	9905      	ldr	r1, [sp, #20]
 8010e4c:	0026      	movs	r6, r4
 8010e4e:	18cb      	adds	r3, r1, r3
 8010e50:	469c      	mov	ip, r3
 8010e52:	9902      	ldr	r1, [sp, #8]
 8010e54:	428e      	cmp	r6, r1
 8010e56:	d310      	bcc.n	8010e7a <__mdiff+0x102>
 8010e58:	9e02      	ldr	r6, [sp, #8]
 8010e5a:	1ee1      	subs	r1, r4, #3
 8010e5c:	2500      	movs	r5, #0
 8010e5e:	428e      	cmp	r6, r1
 8010e60:	d304      	bcc.n	8010e6c <__mdiff+0xf4>
 8010e62:	0031      	movs	r1, r6
 8010e64:	3103      	adds	r1, #3
 8010e66:	1b0c      	subs	r4, r1, r4
 8010e68:	08a4      	lsrs	r4, r4, #2
 8010e6a:	00a5      	lsls	r5, r4, #2
 8010e6c:	195b      	adds	r3, r3, r5
 8010e6e:	3b04      	subs	r3, #4
 8010e70:	6819      	ldr	r1, [r3, #0]
 8010e72:	2900      	cmp	r1, #0
 8010e74:	d00f      	beq.n	8010e96 <__mdiff+0x11e>
 8010e76:	6110      	str	r0, [r2, #16]
 8010e78:	e797      	b.n	8010daa <__mdiff+0x32>
 8010e7a:	ce02      	ldmia	r6!, {r1}
 8010e7c:	b28d      	uxth	r5, r1
 8010e7e:	19ed      	adds	r5, r5, r7
 8010e80:	0c0f      	lsrs	r7, r1, #16
 8010e82:	1429      	asrs	r1, r5, #16
 8010e84:	1879      	adds	r1, r7, r1
 8010e86:	140f      	asrs	r7, r1, #16
 8010e88:	b2ad      	uxth	r5, r5
 8010e8a:	0409      	lsls	r1, r1, #16
 8010e8c:	430d      	orrs	r5, r1
 8010e8e:	4661      	mov	r1, ip
 8010e90:	c120      	stmia	r1!, {r5}
 8010e92:	468c      	mov	ip, r1
 8010e94:	e7dd      	b.n	8010e52 <__mdiff+0xda>
 8010e96:	3801      	subs	r0, #1
 8010e98:	e7e9      	b.n	8010e6e <__mdiff+0xf6>
 8010e9a:	46c0      	nop			; (mov r8, r8)
 8010e9c:	0801381f 	.word	0x0801381f
 8010ea0:	00000232 	.word	0x00000232
 8010ea4:	08013830 	.word	0x08013830

08010ea8 <__d2b>:
 8010ea8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010eaa:	2101      	movs	r1, #1
 8010eac:	0014      	movs	r4, r2
 8010eae:	001e      	movs	r6, r3
 8010eb0:	9f08      	ldr	r7, [sp, #32]
 8010eb2:	f7ff fcc1 	bl	8010838 <_Balloc>
 8010eb6:	1e05      	subs	r5, r0, #0
 8010eb8:	d105      	bne.n	8010ec6 <__d2b+0x1e>
 8010eba:	0002      	movs	r2, r0
 8010ebc:	4b26      	ldr	r3, [pc, #152]	; (8010f58 <__d2b+0xb0>)
 8010ebe:	4927      	ldr	r1, [pc, #156]	; (8010f5c <__d2b+0xb4>)
 8010ec0:	4827      	ldr	r0, [pc, #156]	; (8010f60 <__d2b+0xb8>)
 8010ec2:	f000 fb0f 	bl	80114e4 <__assert_func>
 8010ec6:	0333      	lsls	r3, r6, #12
 8010ec8:	0076      	lsls	r6, r6, #1
 8010eca:	0b1b      	lsrs	r3, r3, #12
 8010ecc:	0d76      	lsrs	r6, r6, #21
 8010ece:	d124      	bne.n	8010f1a <__d2b+0x72>
 8010ed0:	9301      	str	r3, [sp, #4]
 8010ed2:	2c00      	cmp	r4, #0
 8010ed4:	d027      	beq.n	8010f26 <__d2b+0x7e>
 8010ed6:	4668      	mov	r0, sp
 8010ed8:	9400      	str	r4, [sp, #0]
 8010eda:	f7ff fd73 	bl	80109c4 <__lo0bits>
 8010ede:	9c00      	ldr	r4, [sp, #0]
 8010ee0:	2800      	cmp	r0, #0
 8010ee2:	d01e      	beq.n	8010f22 <__d2b+0x7a>
 8010ee4:	9b01      	ldr	r3, [sp, #4]
 8010ee6:	2120      	movs	r1, #32
 8010ee8:	001a      	movs	r2, r3
 8010eea:	1a09      	subs	r1, r1, r0
 8010eec:	408a      	lsls	r2, r1
 8010eee:	40c3      	lsrs	r3, r0
 8010ef0:	4322      	orrs	r2, r4
 8010ef2:	616a      	str	r2, [r5, #20]
 8010ef4:	9301      	str	r3, [sp, #4]
 8010ef6:	9c01      	ldr	r4, [sp, #4]
 8010ef8:	61ac      	str	r4, [r5, #24]
 8010efa:	1e63      	subs	r3, r4, #1
 8010efc:	419c      	sbcs	r4, r3
 8010efe:	3401      	adds	r4, #1
 8010f00:	612c      	str	r4, [r5, #16]
 8010f02:	2e00      	cmp	r6, #0
 8010f04:	d018      	beq.n	8010f38 <__d2b+0x90>
 8010f06:	4b17      	ldr	r3, [pc, #92]	; (8010f64 <__d2b+0xbc>)
 8010f08:	18f6      	adds	r6, r6, r3
 8010f0a:	2335      	movs	r3, #53	; 0x35
 8010f0c:	1836      	adds	r6, r6, r0
 8010f0e:	1a18      	subs	r0, r3, r0
 8010f10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010f12:	603e      	str	r6, [r7, #0]
 8010f14:	6018      	str	r0, [r3, #0]
 8010f16:	0028      	movs	r0, r5
 8010f18:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010f1a:	2280      	movs	r2, #128	; 0x80
 8010f1c:	0352      	lsls	r2, r2, #13
 8010f1e:	4313      	orrs	r3, r2
 8010f20:	e7d6      	b.n	8010ed0 <__d2b+0x28>
 8010f22:	616c      	str	r4, [r5, #20]
 8010f24:	e7e7      	b.n	8010ef6 <__d2b+0x4e>
 8010f26:	a801      	add	r0, sp, #4
 8010f28:	f7ff fd4c 	bl	80109c4 <__lo0bits>
 8010f2c:	2401      	movs	r4, #1
 8010f2e:	9b01      	ldr	r3, [sp, #4]
 8010f30:	612c      	str	r4, [r5, #16]
 8010f32:	616b      	str	r3, [r5, #20]
 8010f34:	3020      	adds	r0, #32
 8010f36:	e7e4      	b.n	8010f02 <__d2b+0x5a>
 8010f38:	4b0b      	ldr	r3, [pc, #44]	; (8010f68 <__d2b+0xc0>)
 8010f3a:	18c0      	adds	r0, r0, r3
 8010f3c:	4b0b      	ldr	r3, [pc, #44]	; (8010f6c <__d2b+0xc4>)
 8010f3e:	6038      	str	r0, [r7, #0]
 8010f40:	18e3      	adds	r3, r4, r3
 8010f42:	009b      	lsls	r3, r3, #2
 8010f44:	18eb      	adds	r3, r5, r3
 8010f46:	6958      	ldr	r0, [r3, #20]
 8010f48:	f7ff fd22 	bl	8010990 <__hi0bits>
 8010f4c:	0164      	lsls	r4, r4, #5
 8010f4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010f50:	1a24      	subs	r4, r4, r0
 8010f52:	601c      	str	r4, [r3, #0]
 8010f54:	e7df      	b.n	8010f16 <__d2b+0x6e>
 8010f56:	46c0      	nop			; (mov r8, r8)
 8010f58:	0801381f 	.word	0x0801381f
 8010f5c:	0000030a 	.word	0x0000030a
 8010f60:	08013830 	.word	0x08013830
 8010f64:	fffffbcd 	.word	0xfffffbcd
 8010f68:	fffffbce 	.word	0xfffffbce
 8010f6c:	3fffffff 	.word	0x3fffffff

08010f70 <_calloc_r>:
 8010f70:	b570      	push	{r4, r5, r6, lr}
 8010f72:	0c13      	lsrs	r3, r2, #16
 8010f74:	0c0d      	lsrs	r5, r1, #16
 8010f76:	d11e      	bne.n	8010fb6 <_calloc_r+0x46>
 8010f78:	2b00      	cmp	r3, #0
 8010f7a:	d10c      	bne.n	8010f96 <_calloc_r+0x26>
 8010f7c:	b289      	uxth	r1, r1
 8010f7e:	b294      	uxth	r4, r2
 8010f80:	434c      	muls	r4, r1
 8010f82:	0021      	movs	r1, r4
 8010f84:	f7fd feac 	bl	800ece0 <_malloc_r>
 8010f88:	1e05      	subs	r5, r0, #0
 8010f8a:	d01b      	beq.n	8010fc4 <_calloc_r+0x54>
 8010f8c:	0022      	movs	r2, r4
 8010f8e:	2100      	movs	r1, #0
 8010f90:	f7fd fe7c 	bl	800ec8c <memset>
 8010f94:	e016      	b.n	8010fc4 <_calloc_r+0x54>
 8010f96:	1c1d      	adds	r5, r3, #0
 8010f98:	1c0b      	adds	r3, r1, #0
 8010f9a:	b292      	uxth	r2, r2
 8010f9c:	b289      	uxth	r1, r1
 8010f9e:	b29c      	uxth	r4, r3
 8010fa0:	4351      	muls	r1, r2
 8010fa2:	b2ab      	uxth	r3, r5
 8010fa4:	4363      	muls	r3, r4
 8010fa6:	0c0c      	lsrs	r4, r1, #16
 8010fa8:	191c      	adds	r4, r3, r4
 8010faa:	0c22      	lsrs	r2, r4, #16
 8010fac:	d107      	bne.n	8010fbe <_calloc_r+0x4e>
 8010fae:	0424      	lsls	r4, r4, #16
 8010fb0:	b289      	uxth	r1, r1
 8010fb2:	430c      	orrs	r4, r1
 8010fb4:	e7e5      	b.n	8010f82 <_calloc_r+0x12>
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	d101      	bne.n	8010fbe <_calloc_r+0x4e>
 8010fba:	1c13      	adds	r3, r2, #0
 8010fbc:	e7ed      	b.n	8010f9a <_calloc_r+0x2a>
 8010fbe:	230c      	movs	r3, #12
 8010fc0:	2500      	movs	r5, #0
 8010fc2:	6003      	str	r3, [r0, #0]
 8010fc4:	0028      	movs	r0, r5
 8010fc6:	bd70      	pop	{r4, r5, r6, pc}

08010fc8 <_free_r>:
 8010fc8:	b570      	push	{r4, r5, r6, lr}
 8010fca:	0005      	movs	r5, r0
 8010fcc:	2900      	cmp	r1, #0
 8010fce:	d010      	beq.n	8010ff2 <_free_r+0x2a>
 8010fd0:	1f0c      	subs	r4, r1, #4
 8010fd2:	6823      	ldr	r3, [r4, #0]
 8010fd4:	2b00      	cmp	r3, #0
 8010fd6:	da00      	bge.n	8010fda <_free_r+0x12>
 8010fd8:	18e4      	adds	r4, r4, r3
 8010fda:	0028      	movs	r0, r5
 8010fdc:	f7ff fc1c 	bl	8010818 <__malloc_lock>
 8010fe0:	4a1d      	ldr	r2, [pc, #116]	; (8011058 <_free_r+0x90>)
 8010fe2:	6813      	ldr	r3, [r2, #0]
 8010fe4:	2b00      	cmp	r3, #0
 8010fe6:	d105      	bne.n	8010ff4 <_free_r+0x2c>
 8010fe8:	6063      	str	r3, [r4, #4]
 8010fea:	6014      	str	r4, [r2, #0]
 8010fec:	0028      	movs	r0, r5
 8010fee:	f7ff fc1b 	bl	8010828 <__malloc_unlock>
 8010ff2:	bd70      	pop	{r4, r5, r6, pc}
 8010ff4:	42a3      	cmp	r3, r4
 8010ff6:	d908      	bls.n	801100a <_free_r+0x42>
 8010ff8:	6821      	ldr	r1, [r4, #0]
 8010ffa:	1860      	adds	r0, r4, r1
 8010ffc:	4283      	cmp	r3, r0
 8010ffe:	d1f3      	bne.n	8010fe8 <_free_r+0x20>
 8011000:	6818      	ldr	r0, [r3, #0]
 8011002:	685b      	ldr	r3, [r3, #4]
 8011004:	1841      	adds	r1, r0, r1
 8011006:	6021      	str	r1, [r4, #0]
 8011008:	e7ee      	b.n	8010fe8 <_free_r+0x20>
 801100a:	001a      	movs	r2, r3
 801100c:	685b      	ldr	r3, [r3, #4]
 801100e:	2b00      	cmp	r3, #0
 8011010:	d001      	beq.n	8011016 <_free_r+0x4e>
 8011012:	42a3      	cmp	r3, r4
 8011014:	d9f9      	bls.n	801100a <_free_r+0x42>
 8011016:	6811      	ldr	r1, [r2, #0]
 8011018:	1850      	adds	r0, r2, r1
 801101a:	42a0      	cmp	r0, r4
 801101c:	d10b      	bne.n	8011036 <_free_r+0x6e>
 801101e:	6820      	ldr	r0, [r4, #0]
 8011020:	1809      	adds	r1, r1, r0
 8011022:	1850      	adds	r0, r2, r1
 8011024:	6011      	str	r1, [r2, #0]
 8011026:	4283      	cmp	r3, r0
 8011028:	d1e0      	bne.n	8010fec <_free_r+0x24>
 801102a:	6818      	ldr	r0, [r3, #0]
 801102c:	685b      	ldr	r3, [r3, #4]
 801102e:	1841      	adds	r1, r0, r1
 8011030:	6011      	str	r1, [r2, #0]
 8011032:	6053      	str	r3, [r2, #4]
 8011034:	e7da      	b.n	8010fec <_free_r+0x24>
 8011036:	42a0      	cmp	r0, r4
 8011038:	d902      	bls.n	8011040 <_free_r+0x78>
 801103a:	230c      	movs	r3, #12
 801103c:	602b      	str	r3, [r5, #0]
 801103e:	e7d5      	b.n	8010fec <_free_r+0x24>
 8011040:	6821      	ldr	r1, [r4, #0]
 8011042:	1860      	adds	r0, r4, r1
 8011044:	4283      	cmp	r3, r0
 8011046:	d103      	bne.n	8011050 <_free_r+0x88>
 8011048:	6818      	ldr	r0, [r3, #0]
 801104a:	685b      	ldr	r3, [r3, #4]
 801104c:	1841      	adds	r1, r0, r1
 801104e:	6021      	str	r1, [r4, #0]
 8011050:	6063      	str	r3, [r4, #4]
 8011052:	6054      	str	r4, [r2, #4]
 8011054:	e7ca      	b.n	8010fec <_free_r+0x24>
 8011056:	46c0      	nop			; (mov r8, r8)
 8011058:	20002168 	.word	0x20002168

0801105c <__ssputs_r>:
 801105c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801105e:	688e      	ldr	r6, [r1, #8]
 8011060:	b085      	sub	sp, #20
 8011062:	0007      	movs	r7, r0
 8011064:	000c      	movs	r4, r1
 8011066:	9203      	str	r2, [sp, #12]
 8011068:	9301      	str	r3, [sp, #4]
 801106a:	429e      	cmp	r6, r3
 801106c:	d83c      	bhi.n	80110e8 <__ssputs_r+0x8c>
 801106e:	2390      	movs	r3, #144	; 0x90
 8011070:	898a      	ldrh	r2, [r1, #12]
 8011072:	00db      	lsls	r3, r3, #3
 8011074:	421a      	tst	r2, r3
 8011076:	d034      	beq.n	80110e2 <__ssputs_r+0x86>
 8011078:	6909      	ldr	r1, [r1, #16]
 801107a:	6823      	ldr	r3, [r4, #0]
 801107c:	6960      	ldr	r0, [r4, #20]
 801107e:	1a5b      	subs	r3, r3, r1
 8011080:	9302      	str	r3, [sp, #8]
 8011082:	2303      	movs	r3, #3
 8011084:	4343      	muls	r3, r0
 8011086:	0fdd      	lsrs	r5, r3, #31
 8011088:	18ed      	adds	r5, r5, r3
 801108a:	9b01      	ldr	r3, [sp, #4]
 801108c:	9802      	ldr	r0, [sp, #8]
 801108e:	3301      	adds	r3, #1
 8011090:	181b      	adds	r3, r3, r0
 8011092:	106d      	asrs	r5, r5, #1
 8011094:	42ab      	cmp	r3, r5
 8011096:	d900      	bls.n	801109a <__ssputs_r+0x3e>
 8011098:	001d      	movs	r5, r3
 801109a:	0553      	lsls	r3, r2, #21
 801109c:	d532      	bpl.n	8011104 <__ssputs_r+0xa8>
 801109e:	0029      	movs	r1, r5
 80110a0:	0038      	movs	r0, r7
 80110a2:	f7fd fe1d 	bl	800ece0 <_malloc_r>
 80110a6:	1e06      	subs	r6, r0, #0
 80110a8:	d109      	bne.n	80110be <__ssputs_r+0x62>
 80110aa:	230c      	movs	r3, #12
 80110ac:	603b      	str	r3, [r7, #0]
 80110ae:	2340      	movs	r3, #64	; 0x40
 80110b0:	2001      	movs	r0, #1
 80110b2:	89a2      	ldrh	r2, [r4, #12]
 80110b4:	4240      	negs	r0, r0
 80110b6:	4313      	orrs	r3, r2
 80110b8:	81a3      	strh	r3, [r4, #12]
 80110ba:	b005      	add	sp, #20
 80110bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80110be:	9a02      	ldr	r2, [sp, #8]
 80110c0:	6921      	ldr	r1, [r4, #16]
 80110c2:	f7fd fdda 	bl	800ec7a <memcpy>
 80110c6:	89a3      	ldrh	r3, [r4, #12]
 80110c8:	4a14      	ldr	r2, [pc, #80]	; (801111c <__ssputs_r+0xc0>)
 80110ca:	401a      	ands	r2, r3
 80110cc:	2380      	movs	r3, #128	; 0x80
 80110ce:	4313      	orrs	r3, r2
 80110d0:	81a3      	strh	r3, [r4, #12]
 80110d2:	9b02      	ldr	r3, [sp, #8]
 80110d4:	6126      	str	r6, [r4, #16]
 80110d6:	18f6      	adds	r6, r6, r3
 80110d8:	6026      	str	r6, [r4, #0]
 80110da:	6165      	str	r5, [r4, #20]
 80110dc:	9e01      	ldr	r6, [sp, #4]
 80110de:	1aed      	subs	r5, r5, r3
 80110e0:	60a5      	str	r5, [r4, #8]
 80110e2:	9b01      	ldr	r3, [sp, #4]
 80110e4:	429e      	cmp	r6, r3
 80110e6:	d900      	bls.n	80110ea <__ssputs_r+0x8e>
 80110e8:	9e01      	ldr	r6, [sp, #4]
 80110ea:	0032      	movs	r2, r6
 80110ec:	9903      	ldr	r1, [sp, #12]
 80110ee:	6820      	ldr	r0, [r4, #0]
 80110f0:	f000 faa4 	bl	801163c <memmove>
 80110f4:	68a3      	ldr	r3, [r4, #8]
 80110f6:	2000      	movs	r0, #0
 80110f8:	1b9b      	subs	r3, r3, r6
 80110fa:	60a3      	str	r3, [r4, #8]
 80110fc:	6823      	ldr	r3, [r4, #0]
 80110fe:	199e      	adds	r6, r3, r6
 8011100:	6026      	str	r6, [r4, #0]
 8011102:	e7da      	b.n	80110ba <__ssputs_r+0x5e>
 8011104:	002a      	movs	r2, r5
 8011106:	0038      	movs	r0, r7
 8011108:	f000 faab 	bl	8011662 <_realloc_r>
 801110c:	1e06      	subs	r6, r0, #0
 801110e:	d1e0      	bne.n	80110d2 <__ssputs_r+0x76>
 8011110:	0038      	movs	r0, r7
 8011112:	6921      	ldr	r1, [r4, #16]
 8011114:	f7ff ff58 	bl	8010fc8 <_free_r>
 8011118:	e7c7      	b.n	80110aa <__ssputs_r+0x4e>
 801111a:	46c0      	nop			; (mov r8, r8)
 801111c:	fffffb7f 	.word	0xfffffb7f

08011120 <_svfiprintf_r>:
 8011120:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011122:	b0a1      	sub	sp, #132	; 0x84
 8011124:	9003      	str	r0, [sp, #12]
 8011126:	001d      	movs	r5, r3
 8011128:	898b      	ldrh	r3, [r1, #12]
 801112a:	000f      	movs	r7, r1
 801112c:	0016      	movs	r6, r2
 801112e:	061b      	lsls	r3, r3, #24
 8011130:	d511      	bpl.n	8011156 <_svfiprintf_r+0x36>
 8011132:	690b      	ldr	r3, [r1, #16]
 8011134:	2b00      	cmp	r3, #0
 8011136:	d10e      	bne.n	8011156 <_svfiprintf_r+0x36>
 8011138:	2140      	movs	r1, #64	; 0x40
 801113a:	f7fd fdd1 	bl	800ece0 <_malloc_r>
 801113e:	6038      	str	r0, [r7, #0]
 8011140:	6138      	str	r0, [r7, #16]
 8011142:	2800      	cmp	r0, #0
 8011144:	d105      	bne.n	8011152 <_svfiprintf_r+0x32>
 8011146:	230c      	movs	r3, #12
 8011148:	9a03      	ldr	r2, [sp, #12]
 801114a:	3801      	subs	r0, #1
 801114c:	6013      	str	r3, [r2, #0]
 801114e:	b021      	add	sp, #132	; 0x84
 8011150:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011152:	2340      	movs	r3, #64	; 0x40
 8011154:	617b      	str	r3, [r7, #20]
 8011156:	2300      	movs	r3, #0
 8011158:	ac08      	add	r4, sp, #32
 801115a:	6163      	str	r3, [r4, #20]
 801115c:	3320      	adds	r3, #32
 801115e:	7663      	strb	r3, [r4, #25]
 8011160:	3310      	adds	r3, #16
 8011162:	76a3      	strb	r3, [r4, #26]
 8011164:	9507      	str	r5, [sp, #28]
 8011166:	0035      	movs	r5, r6
 8011168:	782b      	ldrb	r3, [r5, #0]
 801116a:	2b00      	cmp	r3, #0
 801116c:	d001      	beq.n	8011172 <_svfiprintf_r+0x52>
 801116e:	2b25      	cmp	r3, #37	; 0x25
 8011170:	d147      	bne.n	8011202 <_svfiprintf_r+0xe2>
 8011172:	1bab      	subs	r3, r5, r6
 8011174:	9305      	str	r3, [sp, #20]
 8011176:	42b5      	cmp	r5, r6
 8011178:	d00c      	beq.n	8011194 <_svfiprintf_r+0x74>
 801117a:	0032      	movs	r2, r6
 801117c:	0039      	movs	r1, r7
 801117e:	9803      	ldr	r0, [sp, #12]
 8011180:	f7ff ff6c 	bl	801105c <__ssputs_r>
 8011184:	1c43      	adds	r3, r0, #1
 8011186:	d100      	bne.n	801118a <_svfiprintf_r+0x6a>
 8011188:	e0ae      	b.n	80112e8 <_svfiprintf_r+0x1c8>
 801118a:	6962      	ldr	r2, [r4, #20]
 801118c:	9b05      	ldr	r3, [sp, #20]
 801118e:	4694      	mov	ip, r2
 8011190:	4463      	add	r3, ip
 8011192:	6163      	str	r3, [r4, #20]
 8011194:	782b      	ldrb	r3, [r5, #0]
 8011196:	2b00      	cmp	r3, #0
 8011198:	d100      	bne.n	801119c <_svfiprintf_r+0x7c>
 801119a:	e0a5      	b.n	80112e8 <_svfiprintf_r+0x1c8>
 801119c:	2201      	movs	r2, #1
 801119e:	2300      	movs	r3, #0
 80111a0:	4252      	negs	r2, r2
 80111a2:	6062      	str	r2, [r4, #4]
 80111a4:	a904      	add	r1, sp, #16
 80111a6:	3254      	adds	r2, #84	; 0x54
 80111a8:	1852      	adds	r2, r2, r1
 80111aa:	1c6e      	adds	r6, r5, #1
 80111ac:	6023      	str	r3, [r4, #0]
 80111ae:	60e3      	str	r3, [r4, #12]
 80111b0:	60a3      	str	r3, [r4, #8]
 80111b2:	7013      	strb	r3, [r2, #0]
 80111b4:	65a3      	str	r3, [r4, #88]	; 0x58
 80111b6:	2205      	movs	r2, #5
 80111b8:	7831      	ldrb	r1, [r6, #0]
 80111ba:	4854      	ldr	r0, [pc, #336]	; (801130c <_svfiprintf_r+0x1ec>)
 80111bc:	f7ff fb20 	bl	8010800 <memchr>
 80111c0:	1c75      	adds	r5, r6, #1
 80111c2:	2800      	cmp	r0, #0
 80111c4:	d11f      	bne.n	8011206 <_svfiprintf_r+0xe6>
 80111c6:	6822      	ldr	r2, [r4, #0]
 80111c8:	06d3      	lsls	r3, r2, #27
 80111ca:	d504      	bpl.n	80111d6 <_svfiprintf_r+0xb6>
 80111cc:	2353      	movs	r3, #83	; 0x53
 80111ce:	a904      	add	r1, sp, #16
 80111d0:	185b      	adds	r3, r3, r1
 80111d2:	2120      	movs	r1, #32
 80111d4:	7019      	strb	r1, [r3, #0]
 80111d6:	0713      	lsls	r3, r2, #28
 80111d8:	d504      	bpl.n	80111e4 <_svfiprintf_r+0xc4>
 80111da:	2353      	movs	r3, #83	; 0x53
 80111dc:	a904      	add	r1, sp, #16
 80111de:	185b      	adds	r3, r3, r1
 80111e0:	212b      	movs	r1, #43	; 0x2b
 80111e2:	7019      	strb	r1, [r3, #0]
 80111e4:	7833      	ldrb	r3, [r6, #0]
 80111e6:	2b2a      	cmp	r3, #42	; 0x2a
 80111e8:	d016      	beq.n	8011218 <_svfiprintf_r+0xf8>
 80111ea:	0035      	movs	r5, r6
 80111ec:	2100      	movs	r1, #0
 80111ee:	200a      	movs	r0, #10
 80111f0:	68e3      	ldr	r3, [r4, #12]
 80111f2:	782a      	ldrb	r2, [r5, #0]
 80111f4:	1c6e      	adds	r6, r5, #1
 80111f6:	3a30      	subs	r2, #48	; 0x30
 80111f8:	2a09      	cmp	r2, #9
 80111fa:	d94e      	bls.n	801129a <_svfiprintf_r+0x17a>
 80111fc:	2900      	cmp	r1, #0
 80111fe:	d111      	bne.n	8011224 <_svfiprintf_r+0x104>
 8011200:	e017      	b.n	8011232 <_svfiprintf_r+0x112>
 8011202:	3501      	adds	r5, #1
 8011204:	e7b0      	b.n	8011168 <_svfiprintf_r+0x48>
 8011206:	4b41      	ldr	r3, [pc, #260]	; (801130c <_svfiprintf_r+0x1ec>)
 8011208:	6822      	ldr	r2, [r4, #0]
 801120a:	1ac0      	subs	r0, r0, r3
 801120c:	2301      	movs	r3, #1
 801120e:	4083      	lsls	r3, r0
 8011210:	4313      	orrs	r3, r2
 8011212:	002e      	movs	r6, r5
 8011214:	6023      	str	r3, [r4, #0]
 8011216:	e7ce      	b.n	80111b6 <_svfiprintf_r+0x96>
 8011218:	9b07      	ldr	r3, [sp, #28]
 801121a:	1d19      	adds	r1, r3, #4
 801121c:	681b      	ldr	r3, [r3, #0]
 801121e:	9107      	str	r1, [sp, #28]
 8011220:	2b00      	cmp	r3, #0
 8011222:	db01      	blt.n	8011228 <_svfiprintf_r+0x108>
 8011224:	930b      	str	r3, [sp, #44]	; 0x2c
 8011226:	e004      	b.n	8011232 <_svfiprintf_r+0x112>
 8011228:	425b      	negs	r3, r3
 801122a:	60e3      	str	r3, [r4, #12]
 801122c:	2302      	movs	r3, #2
 801122e:	4313      	orrs	r3, r2
 8011230:	6023      	str	r3, [r4, #0]
 8011232:	782b      	ldrb	r3, [r5, #0]
 8011234:	2b2e      	cmp	r3, #46	; 0x2e
 8011236:	d10a      	bne.n	801124e <_svfiprintf_r+0x12e>
 8011238:	786b      	ldrb	r3, [r5, #1]
 801123a:	2b2a      	cmp	r3, #42	; 0x2a
 801123c:	d135      	bne.n	80112aa <_svfiprintf_r+0x18a>
 801123e:	9b07      	ldr	r3, [sp, #28]
 8011240:	3502      	adds	r5, #2
 8011242:	1d1a      	adds	r2, r3, #4
 8011244:	681b      	ldr	r3, [r3, #0]
 8011246:	9207      	str	r2, [sp, #28]
 8011248:	2b00      	cmp	r3, #0
 801124a:	db2b      	blt.n	80112a4 <_svfiprintf_r+0x184>
 801124c:	9309      	str	r3, [sp, #36]	; 0x24
 801124e:	4e30      	ldr	r6, [pc, #192]	; (8011310 <_svfiprintf_r+0x1f0>)
 8011250:	2203      	movs	r2, #3
 8011252:	0030      	movs	r0, r6
 8011254:	7829      	ldrb	r1, [r5, #0]
 8011256:	f7ff fad3 	bl	8010800 <memchr>
 801125a:	2800      	cmp	r0, #0
 801125c:	d006      	beq.n	801126c <_svfiprintf_r+0x14c>
 801125e:	2340      	movs	r3, #64	; 0x40
 8011260:	1b80      	subs	r0, r0, r6
 8011262:	4083      	lsls	r3, r0
 8011264:	6822      	ldr	r2, [r4, #0]
 8011266:	3501      	adds	r5, #1
 8011268:	4313      	orrs	r3, r2
 801126a:	6023      	str	r3, [r4, #0]
 801126c:	7829      	ldrb	r1, [r5, #0]
 801126e:	2206      	movs	r2, #6
 8011270:	4828      	ldr	r0, [pc, #160]	; (8011314 <_svfiprintf_r+0x1f4>)
 8011272:	1c6e      	adds	r6, r5, #1
 8011274:	7621      	strb	r1, [r4, #24]
 8011276:	f7ff fac3 	bl	8010800 <memchr>
 801127a:	2800      	cmp	r0, #0
 801127c:	d03c      	beq.n	80112f8 <_svfiprintf_r+0x1d8>
 801127e:	4b26      	ldr	r3, [pc, #152]	; (8011318 <_svfiprintf_r+0x1f8>)
 8011280:	2b00      	cmp	r3, #0
 8011282:	d125      	bne.n	80112d0 <_svfiprintf_r+0x1b0>
 8011284:	2207      	movs	r2, #7
 8011286:	9b07      	ldr	r3, [sp, #28]
 8011288:	3307      	adds	r3, #7
 801128a:	4393      	bics	r3, r2
 801128c:	3308      	adds	r3, #8
 801128e:	9307      	str	r3, [sp, #28]
 8011290:	6963      	ldr	r3, [r4, #20]
 8011292:	9a04      	ldr	r2, [sp, #16]
 8011294:	189b      	adds	r3, r3, r2
 8011296:	6163      	str	r3, [r4, #20]
 8011298:	e765      	b.n	8011166 <_svfiprintf_r+0x46>
 801129a:	4343      	muls	r3, r0
 801129c:	0035      	movs	r5, r6
 801129e:	2101      	movs	r1, #1
 80112a0:	189b      	adds	r3, r3, r2
 80112a2:	e7a6      	b.n	80111f2 <_svfiprintf_r+0xd2>
 80112a4:	2301      	movs	r3, #1
 80112a6:	425b      	negs	r3, r3
 80112a8:	e7d0      	b.n	801124c <_svfiprintf_r+0x12c>
 80112aa:	2300      	movs	r3, #0
 80112ac:	200a      	movs	r0, #10
 80112ae:	001a      	movs	r2, r3
 80112b0:	3501      	adds	r5, #1
 80112b2:	6063      	str	r3, [r4, #4]
 80112b4:	7829      	ldrb	r1, [r5, #0]
 80112b6:	1c6e      	adds	r6, r5, #1
 80112b8:	3930      	subs	r1, #48	; 0x30
 80112ba:	2909      	cmp	r1, #9
 80112bc:	d903      	bls.n	80112c6 <_svfiprintf_r+0x1a6>
 80112be:	2b00      	cmp	r3, #0
 80112c0:	d0c5      	beq.n	801124e <_svfiprintf_r+0x12e>
 80112c2:	9209      	str	r2, [sp, #36]	; 0x24
 80112c4:	e7c3      	b.n	801124e <_svfiprintf_r+0x12e>
 80112c6:	4342      	muls	r2, r0
 80112c8:	0035      	movs	r5, r6
 80112ca:	2301      	movs	r3, #1
 80112cc:	1852      	adds	r2, r2, r1
 80112ce:	e7f1      	b.n	80112b4 <_svfiprintf_r+0x194>
 80112d0:	ab07      	add	r3, sp, #28
 80112d2:	9300      	str	r3, [sp, #0]
 80112d4:	003a      	movs	r2, r7
 80112d6:	0021      	movs	r1, r4
 80112d8:	4b10      	ldr	r3, [pc, #64]	; (801131c <_svfiprintf_r+0x1fc>)
 80112da:	9803      	ldr	r0, [sp, #12]
 80112dc:	f7fd fe20 	bl	800ef20 <_printf_float>
 80112e0:	9004      	str	r0, [sp, #16]
 80112e2:	9b04      	ldr	r3, [sp, #16]
 80112e4:	3301      	adds	r3, #1
 80112e6:	d1d3      	bne.n	8011290 <_svfiprintf_r+0x170>
 80112e8:	89bb      	ldrh	r3, [r7, #12]
 80112ea:	980d      	ldr	r0, [sp, #52]	; 0x34
 80112ec:	065b      	lsls	r3, r3, #25
 80112ee:	d400      	bmi.n	80112f2 <_svfiprintf_r+0x1d2>
 80112f0:	e72d      	b.n	801114e <_svfiprintf_r+0x2e>
 80112f2:	2001      	movs	r0, #1
 80112f4:	4240      	negs	r0, r0
 80112f6:	e72a      	b.n	801114e <_svfiprintf_r+0x2e>
 80112f8:	ab07      	add	r3, sp, #28
 80112fa:	9300      	str	r3, [sp, #0]
 80112fc:	003a      	movs	r2, r7
 80112fe:	0021      	movs	r1, r4
 8011300:	4b06      	ldr	r3, [pc, #24]	; (801131c <_svfiprintf_r+0x1fc>)
 8011302:	9803      	ldr	r0, [sp, #12]
 8011304:	f7fe f8be 	bl	800f484 <_printf_i>
 8011308:	e7ea      	b.n	80112e0 <_svfiprintf_r+0x1c0>
 801130a:	46c0      	nop			; (mov r8, r8)
 801130c:	0801398c 	.word	0x0801398c
 8011310:	08013992 	.word	0x08013992
 8011314:	08013996 	.word	0x08013996
 8011318:	0800ef21 	.word	0x0800ef21
 801131c:	0801105d 	.word	0x0801105d

08011320 <_read_r>:
 8011320:	b570      	push	{r4, r5, r6, lr}
 8011322:	0004      	movs	r4, r0
 8011324:	0008      	movs	r0, r1
 8011326:	0011      	movs	r1, r2
 8011328:	001a      	movs	r2, r3
 801132a:	2300      	movs	r3, #0
 801132c:	4d05      	ldr	r5, [pc, #20]	; (8011344 <_read_r+0x24>)
 801132e:	602b      	str	r3, [r5, #0]
 8011330:	f7f3 f984 	bl	800463c <_read>
 8011334:	1c43      	adds	r3, r0, #1
 8011336:	d103      	bne.n	8011340 <_read_r+0x20>
 8011338:	682b      	ldr	r3, [r5, #0]
 801133a:	2b00      	cmp	r3, #0
 801133c:	d000      	beq.n	8011340 <_read_r+0x20>
 801133e:	6023      	str	r3, [r4, #0]
 8011340:	bd70      	pop	{r4, r5, r6, pc}
 8011342:	46c0      	nop			; (mov r8, r8)
 8011344:	20002170 	.word	0x20002170

08011348 <__swbuf_r>:
 8011348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801134a:	0005      	movs	r5, r0
 801134c:	000e      	movs	r6, r1
 801134e:	0014      	movs	r4, r2
 8011350:	2800      	cmp	r0, #0
 8011352:	d004      	beq.n	801135e <__swbuf_r+0x16>
 8011354:	6983      	ldr	r3, [r0, #24]
 8011356:	2b00      	cmp	r3, #0
 8011358:	d101      	bne.n	801135e <__swbuf_r+0x16>
 801135a:	f7fd fbc7 	bl	800eaec <__sinit>
 801135e:	4b22      	ldr	r3, [pc, #136]	; (80113e8 <__swbuf_r+0xa0>)
 8011360:	429c      	cmp	r4, r3
 8011362:	d12e      	bne.n	80113c2 <__swbuf_r+0x7a>
 8011364:	686c      	ldr	r4, [r5, #4]
 8011366:	69a3      	ldr	r3, [r4, #24]
 8011368:	60a3      	str	r3, [r4, #8]
 801136a:	89a3      	ldrh	r3, [r4, #12]
 801136c:	071b      	lsls	r3, r3, #28
 801136e:	d532      	bpl.n	80113d6 <__swbuf_r+0x8e>
 8011370:	6923      	ldr	r3, [r4, #16]
 8011372:	2b00      	cmp	r3, #0
 8011374:	d02f      	beq.n	80113d6 <__swbuf_r+0x8e>
 8011376:	6823      	ldr	r3, [r4, #0]
 8011378:	6922      	ldr	r2, [r4, #16]
 801137a:	b2f7      	uxtb	r7, r6
 801137c:	1a98      	subs	r0, r3, r2
 801137e:	6963      	ldr	r3, [r4, #20]
 8011380:	b2f6      	uxtb	r6, r6
 8011382:	4283      	cmp	r3, r0
 8011384:	dc05      	bgt.n	8011392 <__swbuf_r+0x4a>
 8011386:	0021      	movs	r1, r4
 8011388:	0028      	movs	r0, r5
 801138a:	f7ff f9d7 	bl	801073c <_fflush_r>
 801138e:	2800      	cmp	r0, #0
 8011390:	d127      	bne.n	80113e2 <__swbuf_r+0x9a>
 8011392:	68a3      	ldr	r3, [r4, #8]
 8011394:	3001      	adds	r0, #1
 8011396:	3b01      	subs	r3, #1
 8011398:	60a3      	str	r3, [r4, #8]
 801139a:	6823      	ldr	r3, [r4, #0]
 801139c:	1c5a      	adds	r2, r3, #1
 801139e:	6022      	str	r2, [r4, #0]
 80113a0:	701f      	strb	r7, [r3, #0]
 80113a2:	6963      	ldr	r3, [r4, #20]
 80113a4:	4283      	cmp	r3, r0
 80113a6:	d004      	beq.n	80113b2 <__swbuf_r+0x6a>
 80113a8:	89a3      	ldrh	r3, [r4, #12]
 80113aa:	07db      	lsls	r3, r3, #31
 80113ac:	d507      	bpl.n	80113be <__swbuf_r+0x76>
 80113ae:	2e0a      	cmp	r6, #10
 80113b0:	d105      	bne.n	80113be <__swbuf_r+0x76>
 80113b2:	0021      	movs	r1, r4
 80113b4:	0028      	movs	r0, r5
 80113b6:	f7ff f9c1 	bl	801073c <_fflush_r>
 80113ba:	2800      	cmp	r0, #0
 80113bc:	d111      	bne.n	80113e2 <__swbuf_r+0x9a>
 80113be:	0030      	movs	r0, r6
 80113c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80113c2:	4b0a      	ldr	r3, [pc, #40]	; (80113ec <__swbuf_r+0xa4>)
 80113c4:	429c      	cmp	r4, r3
 80113c6:	d101      	bne.n	80113cc <__swbuf_r+0x84>
 80113c8:	68ac      	ldr	r4, [r5, #8]
 80113ca:	e7cc      	b.n	8011366 <__swbuf_r+0x1e>
 80113cc:	4b08      	ldr	r3, [pc, #32]	; (80113f0 <__swbuf_r+0xa8>)
 80113ce:	429c      	cmp	r4, r3
 80113d0:	d1c9      	bne.n	8011366 <__swbuf_r+0x1e>
 80113d2:	68ec      	ldr	r4, [r5, #12]
 80113d4:	e7c7      	b.n	8011366 <__swbuf_r+0x1e>
 80113d6:	0021      	movs	r1, r4
 80113d8:	0028      	movs	r0, r5
 80113da:	f000 f80b 	bl	80113f4 <__swsetup_r>
 80113de:	2800      	cmp	r0, #0
 80113e0:	d0c9      	beq.n	8011376 <__swbuf_r+0x2e>
 80113e2:	2601      	movs	r6, #1
 80113e4:	4276      	negs	r6, r6
 80113e6:	e7ea      	b.n	80113be <__swbuf_r+0x76>
 80113e8:	08013728 	.word	0x08013728
 80113ec:	08013748 	.word	0x08013748
 80113f0:	08013708 	.word	0x08013708

080113f4 <__swsetup_r>:
 80113f4:	4b37      	ldr	r3, [pc, #220]	; (80114d4 <__swsetup_r+0xe0>)
 80113f6:	b570      	push	{r4, r5, r6, lr}
 80113f8:	681d      	ldr	r5, [r3, #0]
 80113fa:	0006      	movs	r6, r0
 80113fc:	000c      	movs	r4, r1
 80113fe:	2d00      	cmp	r5, #0
 8011400:	d005      	beq.n	801140e <__swsetup_r+0x1a>
 8011402:	69ab      	ldr	r3, [r5, #24]
 8011404:	2b00      	cmp	r3, #0
 8011406:	d102      	bne.n	801140e <__swsetup_r+0x1a>
 8011408:	0028      	movs	r0, r5
 801140a:	f7fd fb6f 	bl	800eaec <__sinit>
 801140e:	4b32      	ldr	r3, [pc, #200]	; (80114d8 <__swsetup_r+0xe4>)
 8011410:	429c      	cmp	r4, r3
 8011412:	d10f      	bne.n	8011434 <__swsetup_r+0x40>
 8011414:	686c      	ldr	r4, [r5, #4]
 8011416:	230c      	movs	r3, #12
 8011418:	5ee2      	ldrsh	r2, [r4, r3]
 801141a:	b293      	uxth	r3, r2
 801141c:	0711      	lsls	r1, r2, #28
 801141e:	d42d      	bmi.n	801147c <__swsetup_r+0x88>
 8011420:	06d9      	lsls	r1, r3, #27
 8011422:	d411      	bmi.n	8011448 <__swsetup_r+0x54>
 8011424:	2309      	movs	r3, #9
 8011426:	2001      	movs	r0, #1
 8011428:	6033      	str	r3, [r6, #0]
 801142a:	3337      	adds	r3, #55	; 0x37
 801142c:	4313      	orrs	r3, r2
 801142e:	81a3      	strh	r3, [r4, #12]
 8011430:	4240      	negs	r0, r0
 8011432:	bd70      	pop	{r4, r5, r6, pc}
 8011434:	4b29      	ldr	r3, [pc, #164]	; (80114dc <__swsetup_r+0xe8>)
 8011436:	429c      	cmp	r4, r3
 8011438:	d101      	bne.n	801143e <__swsetup_r+0x4a>
 801143a:	68ac      	ldr	r4, [r5, #8]
 801143c:	e7eb      	b.n	8011416 <__swsetup_r+0x22>
 801143e:	4b28      	ldr	r3, [pc, #160]	; (80114e0 <__swsetup_r+0xec>)
 8011440:	429c      	cmp	r4, r3
 8011442:	d1e8      	bne.n	8011416 <__swsetup_r+0x22>
 8011444:	68ec      	ldr	r4, [r5, #12]
 8011446:	e7e6      	b.n	8011416 <__swsetup_r+0x22>
 8011448:	075b      	lsls	r3, r3, #29
 801144a:	d513      	bpl.n	8011474 <__swsetup_r+0x80>
 801144c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801144e:	2900      	cmp	r1, #0
 8011450:	d008      	beq.n	8011464 <__swsetup_r+0x70>
 8011452:	0023      	movs	r3, r4
 8011454:	3344      	adds	r3, #68	; 0x44
 8011456:	4299      	cmp	r1, r3
 8011458:	d002      	beq.n	8011460 <__swsetup_r+0x6c>
 801145a:	0030      	movs	r0, r6
 801145c:	f7ff fdb4 	bl	8010fc8 <_free_r>
 8011460:	2300      	movs	r3, #0
 8011462:	6363      	str	r3, [r4, #52]	; 0x34
 8011464:	2224      	movs	r2, #36	; 0x24
 8011466:	89a3      	ldrh	r3, [r4, #12]
 8011468:	4393      	bics	r3, r2
 801146a:	81a3      	strh	r3, [r4, #12]
 801146c:	2300      	movs	r3, #0
 801146e:	6063      	str	r3, [r4, #4]
 8011470:	6923      	ldr	r3, [r4, #16]
 8011472:	6023      	str	r3, [r4, #0]
 8011474:	2308      	movs	r3, #8
 8011476:	89a2      	ldrh	r2, [r4, #12]
 8011478:	4313      	orrs	r3, r2
 801147a:	81a3      	strh	r3, [r4, #12]
 801147c:	6923      	ldr	r3, [r4, #16]
 801147e:	2b00      	cmp	r3, #0
 8011480:	d10b      	bne.n	801149a <__swsetup_r+0xa6>
 8011482:	21a0      	movs	r1, #160	; 0xa0
 8011484:	2280      	movs	r2, #128	; 0x80
 8011486:	89a3      	ldrh	r3, [r4, #12]
 8011488:	0089      	lsls	r1, r1, #2
 801148a:	0092      	lsls	r2, r2, #2
 801148c:	400b      	ands	r3, r1
 801148e:	4293      	cmp	r3, r2
 8011490:	d003      	beq.n	801149a <__swsetup_r+0xa6>
 8011492:	0021      	movs	r1, r4
 8011494:	0030      	movs	r0, r6
 8011496:	f000 f87b 	bl	8011590 <__smakebuf_r>
 801149a:	220c      	movs	r2, #12
 801149c:	5ea3      	ldrsh	r3, [r4, r2]
 801149e:	2001      	movs	r0, #1
 80114a0:	001a      	movs	r2, r3
 80114a2:	b299      	uxth	r1, r3
 80114a4:	4002      	ands	r2, r0
 80114a6:	4203      	tst	r3, r0
 80114a8:	d00f      	beq.n	80114ca <__swsetup_r+0xd6>
 80114aa:	2200      	movs	r2, #0
 80114ac:	60a2      	str	r2, [r4, #8]
 80114ae:	6962      	ldr	r2, [r4, #20]
 80114b0:	4252      	negs	r2, r2
 80114b2:	61a2      	str	r2, [r4, #24]
 80114b4:	2000      	movs	r0, #0
 80114b6:	6922      	ldr	r2, [r4, #16]
 80114b8:	4282      	cmp	r2, r0
 80114ba:	d1ba      	bne.n	8011432 <__swsetup_r+0x3e>
 80114bc:	060a      	lsls	r2, r1, #24
 80114be:	d5b8      	bpl.n	8011432 <__swsetup_r+0x3e>
 80114c0:	2240      	movs	r2, #64	; 0x40
 80114c2:	4313      	orrs	r3, r2
 80114c4:	81a3      	strh	r3, [r4, #12]
 80114c6:	3801      	subs	r0, #1
 80114c8:	e7b3      	b.n	8011432 <__swsetup_r+0x3e>
 80114ca:	0788      	lsls	r0, r1, #30
 80114cc:	d400      	bmi.n	80114d0 <__swsetup_r+0xdc>
 80114ce:	6962      	ldr	r2, [r4, #20]
 80114d0:	60a2      	str	r2, [r4, #8]
 80114d2:	e7ef      	b.n	80114b4 <__swsetup_r+0xc0>
 80114d4:	20000074 	.word	0x20000074
 80114d8:	08013728 	.word	0x08013728
 80114dc:	08013748 	.word	0x08013748
 80114e0:	08013708 	.word	0x08013708

080114e4 <__assert_func>:
 80114e4:	b530      	push	{r4, r5, lr}
 80114e6:	0014      	movs	r4, r2
 80114e8:	001a      	movs	r2, r3
 80114ea:	4b09      	ldr	r3, [pc, #36]	; (8011510 <__assert_func+0x2c>)
 80114ec:	0005      	movs	r5, r0
 80114ee:	681b      	ldr	r3, [r3, #0]
 80114f0:	b085      	sub	sp, #20
 80114f2:	68d8      	ldr	r0, [r3, #12]
 80114f4:	4b07      	ldr	r3, [pc, #28]	; (8011514 <__assert_func+0x30>)
 80114f6:	2c00      	cmp	r4, #0
 80114f8:	d101      	bne.n	80114fe <__assert_func+0x1a>
 80114fa:	4b07      	ldr	r3, [pc, #28]	; (8011518 <__assert_func+0x34>)
 80114fc:	001c      	movs	r4, r3
 80114fe:	9301      	str	r3, [sp, #4]
 8011500:	9100      	str	r1, [sp, #0]
 8011502:	002b      	movs	r3, r5
 8011504:	4905      	ldr	r1, [pc, #20]	; (801151c <__assert_func+0x38>)
 8011506:	9402      	str	r4, [sp, #8]
 8011508:	f000 f80a 	bl	8011520 <fiprintf>
 801150c:	f000 fa47 	bl	801199e <abort>
 8011510:	20000074 	.word	0x20000074
 8011514:	0801399d 	.word	0x0801399d
 8011518:	080139d8 	.word	0x080139d8
 801151c:	080139aa 	.word	0x080139aa

08011520 <fiprintf>:
 8011520:	b40e      	push	{r1, r2, r3}
 8011522:	b503      	push	{r0, r1, lr}
 8011524:	0001      	movs	r1, r0
 8011526:	ab03      	add	r3, sp, #12
 8011528:	4804      	ldr	r0, [pc, #16]	; (801153c <fiprintf+0x1c>)
 801152a:	cb04      	ldmia	r3!, {r2}
 801152c:	6800      	ldr	r0, [r0, #0]
 801152e:	9301      	str	r3, [sp, #4]
 8011530:	f000 f8ee 	bl	8011710 <_vfiprintf_r>
 8011534:	b002      	add	sp, #8
 8011536:	bc08      	pop	{r3}
 8011538:	b003      	add	sp, #12
 801153a:	4718      	bx	r3
 801153c:	20000074 	.word	0x20000074

08011540 <__swhatbuf_r>:
 8011540:	b570      	push	{r4, r5, r6, lr}
 8011542:	000e      	movs	r6, r1
 8011544:	001d      	movs	r5, r3
 8011546:	230e      	movs	r3, #14
 8011548:	5ec9      	ldrsh	r1, [r1, r3]
 801154a:	0014      	movs	r4, r2
 801154c:	b096      	sub	sp, #88	; 0x58
 801154e:	2900      	cmp	r1, #0
 8011550:	da08      	bge.n	8011564 <__swhatbuf_r+0x24>
 8011552:	220c      	movs	r2, #12
 8011554:	5eb3      	ldrsh	r3, [r6, r2]
 8011556:	2200      	movs	r2, #0
 8011558:	602a      	str	r2, [r5, #0]
 801155a:	061b      	lsls	r3, r3, #24
 801155c:	d411      	bmi.n	8011582 <__swhatbuf_r+0x42>
 801155e:	2380      	movs	r3, #128	; 0x80
 8011560:	00db      	lsls	r3, r3, #3
 8011562:	e00f      	b.n	8011584 <__swhatbuf_r+0x44>
 8011564:	466a      	mov	r2, sp
 8011566:	f000 fa21 	bl	80119ac <_fstat_r>
 801156a:	2800      	cmp	r0, #0
 801156c:	dbf1      	blt.n	8011552 <__swhatbuf_r+0x12>
 801156e:	23f0      	movs	r3, #240	; 0xf0
 8011570:	9901      	ldr	r1, [sp, #4]
 8011572:	021b      	lsls	r3, r3, #8
 8011574:	4019      	ands	r1, r3
 8011576:	4b05      	ldr	r3, [pc, #20]	; (801158c <__swhatbuf_r+0x4c>)
 8011578:	18c9      	adds	r1, r1, r3
 801157a:	424b      	negs	r3, r1
 801157c:	4159      	adcs	r1, r3
 801157e:	6029      	str	r1, [r5, #0]
 8011580:	e7ed      	b.n	801155e <__swhatbuf_r+0x1e>
 8011582:	2340      	movs	r3, #64	; 0x40
 8011584:	2000      	movs	r0, #0
 8011586:	6023      	str	r3, [r4, #0]
 8011588:	b016      	add	sp, #88	; 0x58
 801158a:	bd70      	pop	{r4, r5, r6, pc}
 801158c:	ffffe000 	.word	0xffffe000

08011590 <__smakebuf_r>:
 8011590:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011592:	2602      	movs	r6, #2
 8011594:	898b      	ldrh	r3, [r1, #12]
 8011596:	0005      	movs	r5, r0
 8011598:	000c      	movs	r4, r1
 801159a:	4233      	tst	r3, r6
 801159c:	d006      	beq.n	80115ac <__smakebuf_r+0x1c>
 801159e:	0023      	movs	r3, r4
 80115a0:	3347      	adds	r3, #71	; 0x47
 80115a2:	6023      	str	r3, [r4, #0]
 80115a4:	6123      	str	r3, [r4, #16]
 80115a6:	2301      	movs	r3, #1
 80115a8:	6163      	str	r3, [r4, #20]
 80115aa:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80115ac:	466a      	mov	r2, sp
 80115ae:	ab01      	add	r3, sp, #4
 80115b0:	f7ff ffc6 	bl	8011540 <__swhatbuf_r>
 80115b4:	9900      	ldr	r1, [sp, #0]
 80115b6:	0007      	movs	r7, r0
 80115b8:	0028      	movs	r0, r5
 80115ba:	f7fd fb91 	bl	800ece0 <_malloc_r>
 80115be:	2800      	cmp	r0, #0
 80115c0:	d108      	bne.n	80115d4 <__smakebuf_r+0x44>
 80115c2:	220c      	movs	r2, #12
 80115c4:	5ea3      	ldrsh	r3, [r4, r2]
 80115c6:	059a      	lsls	r2, r3, #22
 80115c8:	d4ef      	bmi.n	80115aa <__smakebuf_r+0x1a>
 80115ca:	2203      	movs	r2, #3
 80115cc:	4393      	bics	r3, r2
 80115ce:	431e      	orrs	r6, r3
 80115d0:	81a6      	strh	r6, [r4, #12]
 80115d2:	e7e4      	b.n	801159e <__smakebuf_r+0xe>
 80115d4:	4b0f      	ldr	r3, [pc, #60]	; (8011614 <__smakebuf_r+0x84>)
 80115d6:	62ab      	str	r3, [r5, #40]	; 0x28
 80115d8:	2380      	movs	r3, #128	; 0x80
 80115da:	89a2      	ldrh	r2, [r4, #12]
 80115dc:	6020      	str	r0, [r4, #0]
 80115de:	4313      	orrs	r3, r2
 80115e0:	81a3      	strh	r3, [r4, #12]
 80115e2:	9b00      	ldr	r3, [sp, #0]
 80115e4:	6120      	str	r0, [r4, #16]
 80115e6:	6163      	str	r3, [r4, #20]
 80115e8:	9b01      	ldr	r3, [sp, #4]
 80115ea:	2b00      	cmp	r3, #0
 80115ec:	d00d      	beq.n	801160a <__smakebuf_r+0x7a>
 80115ee:	0028      	movs	r0, r5
 80115f0:	230e      	movs	r3, #14
 80115f2:	5ee1      	ldrsh	r1, [r4, r3]
 80115f4:	f000 f9ec 	bl	80119d0 <_isatty_r>
 80115f8:	2800      	cmp	r0, #0
 80115fa:	d006      	beq.n	801160a <__smakebuf_r+0x7a>
 80115fc:	2203      	movs	r2, #3
 80115fe:	89a3      	ldrh	r3, [r4, #12]
 8011600:	4393      	bics	r3, r2
 8011602:	001a      	movs	r2, r3
 8011604:	2301      	movs	r3, #1
 8011606:	4313      	orrs	r3, r2
 8011608:	81a3      	strh	r3, [r4, #12]
 801160a:	89a0      	ldrh	r0, [r4, #12]
 801160c:	4307      	orrs	r7, r0
 801160e:	81a7      	strh	r7, [r4, #12]
 8011610:	e7cb      	b.n	80115aa <__smakebuf_r+0x1a>
 8011612:	46c0      	nop			; (mov r8, r8)
 8011614:	0800ea71 	.word	0x0800ea71

08011618 <__ascii_mbtowc>:
 8011618:	b082      	sub	sp, #8
 801161a:	2900      	cmp	r1, #0
 801161c:	d100      	bne.n	8011620 <__ascii_mbtowc+0x8>
 801161e:	a901      	add	r1, sp, #4
 8011620:	1e10      	subs	r0, r2, #0
 8011622:	d006      	beq.n	8011632 <__ascii_mbtowc+0x1a>
 8011624:	2b00      	cmp	r3, #0
 8011626:	d006      	beq.n	8011636 <__ascii_mbtowc+0x1e>
 8011628:	7813      	ldrb	r3, [r2, #0]
 801162a:	600b      	str	r3, [r1, #0]
 801162c:	7810      	ldrb	r0, [r2, #0]
 801162e:	1e43      	subs	r3, r0, #1
 8011630:	4198      	sbcs	r0, r3
 8011632:	b002      	add	sp, #8
 8011634:	4770      	bx	lr
 8011636:	2002      	movs	r0, #2
 8011638:	4240      	negs	r0, r0
 801163a:	e7fa      	b.n	8011632 <__ascii_mbtowc+0x1a>

0801163c <memmove>:
 801163c:	b510      	push	{r4, lr}
 801163e:	4288      	cmp	r0, r1
 8011640:	d902      	bls.n	8011648 <memmove+0xc>
 8011642:	188b      	adds	r3, r1, r2
 8011644:	4298      	cmp	r0, r3
 8011646:	d303      	bcc.n	8011650 <memmove+0x14>
 8011648:	2300      	movs	r3, #0
 801164a:	e007      	b.n	801165c <memmove+0x20>
 801164c:	5c8b      	ldrb	r3, [r1, r2]
 801164e:	5483      	strb	r3, [r0, r2]
 8011650:	3a01      	subs	r2, #1
 8011652:	d2fb      	bcs.n	801164c <memmove+0x10>
 8011654:	bd10      	pop	{r4, pc}
 8011656:	5ccc      	ldrb	r4, [r1, r3]
 8011658:	54c4      	strb	r4, [r0, r3]
 801165a:	3301      	adds	r3, #1
 801165c:	429a      	cmp	r2, r3
 801165e:	d1fa      	bne.n	8011656 <memmove+0x1a>
 8011660:	e7f8      	b.n	8011654 <memmove+0x18>

08011662 <_realloc_r>:
 8011662:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011664:	0007      	movs	r7, r0
 8011666:	000e      	movs	r6, r1
 8011668:	0014      	movs	r4, r2
 801166a:	2900      	cmp	r1, #0
 801166c:	d105      	bne.n	801167a <_realloc_r+0x18>
 801166e:	0011      	movs	r1, r2
 8011670:	f7fd fb36 	bl	800ece0 <_malloc_r>
 8011674:	0005      	movs	r5, r0
 8011676:	0028      	movs	r0, r5
 8011678:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801167a:	2a00      	cmp	r2, #0
 801167c:	d103      	bne.n	8011686 <_realloc_r+0x24>
 801167e:	f7ff fca3 	bl	8010fc8 <_free_r>
 8011682:	0025      	movs	r5, r4
 8011684:	e7f7      	b.n	8011676 <_realloc_r+0x14>
 8011686:	f000 f9b5 	bl	80119f4 <_malloc_usable_size_r>
 801168a:	9001      	str	r0, [sp, #4]
 801168c:	4284      	cmp	r4, r0
 801168e:	d803      	bhi.n	8011698 <_realloc_r+0x36>
 8011690:	0035      	movs	r5, r6
 8011692:	0843      	lsrs	r3, r0, #1
 8011694:	42a3      	cmp	r3, r4
 8011696:	d3ee      	bcc.n	8011676 <_realloc_r+0x14>
 8011698:	0021      	movs	r1, r4
 801169a:	0038      	movs	r0, r7
 801169c:	f7fd fb20 	bl	800ece0 <_malloc_r>
 80116a0:	1e05      	subs	r5, r0, #0
 80116a2:	d0e8      	beq.n	8011676 <_realloc_r+0x14>
 80116a4:	9b01      	ldr	r3, [sp, #4]
 80116a6:	0022      	movs	r2, r4
 80116a8:	429c      	cmp	r4, r3
 80116aa:	d900      	bls.n	80116ae <_realloc_r+0x4c>
 80116ac:	001a      	movs	r2, r3
 80116ae:	0031      	movs	r1, r6
 80116b0:	0028      	movs	r0, r5
 80116b2:	f7fd fae2 	bl	800ec7a <memcpy>
 80116b6:	0031      	movs	r1, r6
 80116b8:	0038      	movs	r0, r7
 80116ba:	f7ff fc85 	bl	8010fc8 <_free_r>
 80116be:	e7da      	b.n	8011676 <_realloc_r+0x14>

080116c0 <__sfputc_r>:
 80116c0:	6893      	ldr	r3, [r2, #8]
 80116c2:	b510      	push	{r4, lr}
 80116c4:	3b01      	subs	r3, #1
 80116c6:	6093      	str	r3, [r2, #8]
 80116c8:	2b00      	cmp	r3, #0
 80116ca:	da04      	bge.n	80116d6 <__sfputc_r+0x16>
 80116cc:	6994      	ldr	r4, [r2, #24]
 80116ce:	42a3      	cmp	r3, r4
 80116d0:	db07      	blt.n	80116e2 <__sfputc_r+0x22>
 80116d2:	290a      	cmp	r1, #10
 80116d4:	d005      	beq.n	80116e2 <__sfputc_r+0x22>
 80116d6:	6813      	ldr	r3, [r2, #0]
 80116d8:	1c58      	adds	r0, r3, #1
 80116da:	6010      	str	r0, [r2, #0]
 80116dc:	7019      	strb	r1, [r3, #0]
 80116de:	0008      	movs	r0, r1
 80116e0:	bd10      	pop	{r4, pc}
 80116e2:	f7ff fe31 	bl	8011348 <__swbuf_r>
 80116e6:	0001      	movs	r1, r0
 80116e8:	e7f9      	b.n	80116de <__sfputc_r+0x1e>

080116ea <__sfputs_r>:
 80116ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80116ec:	0006      	movs	r6, r0
 80116ee:	000f      	movs	r7, r1
 80116f0:	0014      	movs	r4, r2
 80116f2:	18d5      	adds	r5, r2, r3
 80116f4:	42ac      	cmp	r4, r5
 80116f6:	d101      	bne.n	80116fc <__sfputs_r+0x12>
 80116f8:	2000      	movs	r0, #0
 80116fa:	e007      	b.n	801170c <__sfputs_r+0x22>
 80116fc:	7821      	ldrb	r1, [r4, #0]
 80116fe:	003a      	movs	r2, r7
 8011700:	0030      	movs	r0, r6
 8011702:	f7ff ffdd 	bl	80116c0 <__sfputc_r>
 8011706:	3401      	adds	r4, #1
 8011708:	1c43      	adds	r3, r0, #1
 801170a:	d1f3      	bne.n	80116f4 <__sfputs_r+0xa>
 801170c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011710 <_vfiprintf_r>:
 8011710:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011712:	b0a1      	sub	sp, #132	; 0x84
 8011714:	0006      	movs	r6, r0
 8011716:	000c      	movs	r4, r1
 8011718:	001f      	movs	r7, r3
 801171a:	9203      	str	r2, [sp, #12]
 801171c:	2800      	cmp	r0, #0
 801171e:	d004      	beq.n	801172a <_vfiprintf_r+0x1a>
 8011720:	6983      	ldr	r3, [r0, #24]
 8011722:	2b00      	cmp	r3, #0
 8011724:	d101      	bne.n	801172a <_vfiprintf_r+0x1a>
 8011726:	f7fd f9e1 	bl	800eaec <__sinit>
 801172a:	4b8e      	ldr	r3, [pc, #568]	; (8011964 <_vfiprintf_r+0x254>)
 801172c:	429c      	cmp	r4, r3
 801172e:	d11c      	bne.n	801176a <_vfiprintf_r+0x5a>
 8011730:	6874      	ldr	r4, [r6, #4]
 8011732:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011734:	07db      	lsls	r3, r3, #31
 8011736:	d405      	bmi.n	8011744 <_vfiprintf_r+0x34>
 8011738:	89a3      	ldrh	r3, [r4, #12]
 801173a:	059b      	lsls	r3, r3, #22
 801173c:	d402      	bmi.n	8011744 <_vfiprintf_r+0x34>
 801173e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011740:	f7fd fa99 	bl	800ec76 <__retarget_lock_acquire_recursive>
 8011744:	89a3      	ldrh	r3, [r4, #12]
 8011746:	071b      	lsls	r3, r3, #28
 8011748:	d502      	bpl.n	8011750 <_vfiprintf_r+0x40>
 801174a:	6923      	ldr	r3, [r4, #16]
 801174c:	2b00      	cmp	r3, #0
 801174e:	d11d      	bne.n	801178c <_vfiprintf_r+0x7c>
 8011750:	0021      	movs	r1, r4
 8011752:	0030      	movs	r0, r6
 8011754:	f7ff fe4e 	bl	80113f4 <__swsetup_r>
 8011758:	2800      	cmp	r0, #0
 801175a:	d017      	beq.n	801178c <_vfiprintf_r+0x7c>
 801175c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801175e:	07db      	lsls	r3, r3, #31
 8011760:	d50d      	bpl.n	801177e <_vfiprintf_r+0x6e>
 8011762:	2001      	movs	r0, #1
 8011764:	4240      	negs	r0, r0
 8011766:	b021      	add	sp, #132	; 0x84
 8011768:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801176a:	4b7f      	ldr	r3, [pc, #508]	; (8011968 <_vfiprintf_r+0x258>)
 801176c:	429c      	cmp	r4, r3
 801176e:	d101      	bne.n	8011774 <_vfiprintf_r+0x64>
 8011770:	68b4      	ldr	r4, [r6, #8]
 8011772:	e7de      	b.n	8011732 <_vfiprintf_r+0x22>
 8011774:	4b7d      	ldr	r3, [pc, #500]	; (801196c <_vfiprintf_r+0x25c>)
 8011776:	429c      	cmp	r4, r3
 8011778:	d1db      	bne.n	8011732 <_vfiprintf_r+0x22>
 801177a:	68f4      	ldr	r4, [r6, #12]
 801177c:	e7d9      	b.n	8011732 <_vfiprintf_r+0x22>
 801177e:	89a3      	ldrh	r3, [r4, #12]
 8011780:	059b      	lsls	r3, r3, #22
 8011782:	d4ee      	bmi.n	8011762 <_vfiprintf_r+0x52>
 8011784:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011786:	f7fd fa77 	bl	800ec78 <__retarget_lock_release_recursive>
 801178a:	e7ea      	b.n	8011762 <_vfiprintf_r+0x52>
 801178c:	2300      	movs	r3, #0
 801178e:	ad08      	add	r5, sp, #32
 8011790:	616b      	str	r3, [r5, #20]
 8011792:	3320      	adds	r3, #32
 8011794:	766b      	strb	r3, [r5, #25]
 8011796:	3310      	adds	r3, #16
 8011798:	76ab      	strb	r3, [r5, #26]
 801179a:	9707      	str	r7, [sp, #28]
 801179c:	9f03      	ldr	r7, [sp, #12]
 801179e:	783b      	ldrb	r3, [r7, #0]
 80117a0:	2b00      	cmp	r3, #0
 80117a2:	d001      	beq.n	80117a8 <_vfiprintf_r+0x98>
 80117a4:	2b25      	cmp	r3, #37	; 0x25
 80117a6:	d14e      	bne.n	8011846 <_vfiprintf_r+0x136>
 80117a8:	9b03      	ldr	r3, [sp, #12]
 80117aa:	1afb      	subs	r3, r7, r3
 80117ac:	9305      	str	r3, [sp, #20]
 80117ae:	9b03      	ldr	r3, [sp, #12]
 80117b0:	429f      	cmp	r7, r3
 80117b2:	d00d      	beq.n	80117d0 <_vfiprintf_r+0xc0>
 80117b4:	9b05      	ldr	r3, [sp, #20]
 80117b6:	0021      	movs	r1, r4
 80117b8:	0030      	movs	r0, r6
 80117ba:	9a03      	ldr	r2, [sp, #12]
 80117bc:	f7ff ff95 	bl	80116ea <__sfputs_r>
 80117c0:	1c43      	adds	r3, r0, #1
 80117c2:	d100      	bne.n	80117c6 <_vfiprintf_r+0xb6>
 80117c4:	e0b5      	b.n	8011932 <_vfiprintf_r+0x222>
 80117c6:	696a      	ldr	r2, [r5, #20]
 80117c8:	9b05      	ldr	r3, [sp, #20]
 80117ca:	4694      	mov	ip, r2
 80117cc:	4463      	add	r3, ip
 80117ce:	616b      	str	r3, [r5, #20]
 80117d0:	783b      	ldrb	r3, [r7, #0]
 80117d2:	2b00      	cmp	r3, #0
 80117d4:	d100      	bne.n	80117d8 <_vfiprintf_r+0xc8>
 80117d6:	e0ac      	b.n	8011932 <_vfiprintf_r+0x222>
 80117d8:	2201      	movs	r2, #1
 80117da:	1c7b      	adds	r3, r7, #1
 80117dc:	9303      	str	r3, [sp, #12]
 80117de:	2300      	movs	r3, #0
 80117e0:	4252      	negs	r2, r2
 80117e2:	606a      	str	r2, [r5, #4]
 80117e4:	a904      	add	r1, sp, #16
 80117e6:	3254      	adds	r2, #84	; 0x54
 80117e8:	1852      	adds	r2, r2, r1
 80117ea:	602b      	str	r3, [r5, #0]
 80117ec:	60eb      	str	r3, [r5, #12]
 80117ee:	60ab      	str	r3, [r5, #8]
 80117f0:	7013      	strb	r3, [r2, #0]
 80117f2:	65ab      	str	r3, [r5, #88]	; 0x58
 80117f4:	9b03      	ldr	r3, [sp, #12]
 80117f6:	2205      	movs	r2, #5
 80117f8:	7819      	ldrb	r1, [r3, #0]
 80117fa:	485d      	ldr	r0, [pc, #372]	; (8011970 <_vfiprintf_r+0x260>)
 80117fc:	f7ff f800 	bl	8010800 <memchr>
 8011800:	9b03      	ldr	r3, [sp, #12]
 8011802:	1c5f      	adds	r7, r3, #1
 8011804:	2800      	cmp	r0, #0
 8011806:	d120      	bne.n	801184a <_vfiprintf_r+0x13a>
 8011808:	682a      	ldr	r2, [r5, #0]
 801180a:	06d3      	lsls	r3, r2, #27
 801180c:	d504      	bpl.n	8011818 <_vfiprintf_r+0x108>
 801180e:	2353      	movs	r3, #83	; 0x53
 8011810:	a904      	add	r1, sp, #16
 8011812:	185b      	adds	r3, r3, r1
 8011814:	2120      	movs	r1, #32
 8011816:	7019      	strb	r1, [r3, #0]
 8011818:	0713      	lsls	r3, r2, #28
 801181a:	d504      	bpl.n	8011826 <_vfiprintf_r+0x116>
 801181c:	2353      	movs	r3, #83	; 0x53
 801181e:	a904      	add	r1, sp, #16
 8011820:	185b      	adds	r3, r3, r1
 8011822:	212b      	movs	r1, #43	; 0x2b
 8011824:	7019      	strb	r1, [r3, #0]
 8011826:	9b03      	ldr	r3, [sp, #12]
 8011828:	781b      	ldrb	r3, [r3, #0]
 801182a:	2b2a      	cmp	r3, #42	; 0x2a
 801182c:	d016      	beq.n	801185c <_vfiprintf_r+0x14c>
 801182e:	2100      	movs	r1, #0
 8011830:	68eb      	ldr	r3, [r5, #12]
 8011832:	9f03      	ldr	r7, [sp, #12]
 8011834:	783a      	ldrb	r2, [r7, #0]
 8011836:	1c78      	adds	r0, r7, #1
 8011838:	3a30      	subs	r2, #48	; 0x30
 801183a:	4684      	mov	ip, r0
 801183c:	2a09      	cmp	r2, #9
 801183e:	d94f      	bls.n	80118e0 <_vfiprintf_r+0x1d0>
 8011840:	2900      	cmp	r1, #0
 8011842:	d111      	bne.n	8011868 <_vfiprintf_r+0x158>
 8011844:	e017      	b.n	8011876 <_vfiprintf_r+0x166>
 8011846:	3701      	adds	r7, #1
 8011848:	e7a9      	b.n	801179e <_vfiprintf_r+0x8e>
 801184a:	4b49      	ldr	r3, [pc, #292]	; (8011970 <_vfiprintf_r+0x260>)
 801184c:	682a      	ldr	r2, [r5, #0]
 801184e:	1ac0      	subs	r0, r0, r3
 8011850:	2301      	movs	r3, #1
 8011852:	4083      	lsls	r3, r0
 8011854:	4313      	orrs	r3, r2
 8011856:	602b      	str	r3, [r5, #0]
 8011858:	9703      	str	r7, [sp, #12]
 801185a:	e7cb      	b.n	80117f4 <_vfiprintf_r+0xe4>
 801185c:	9b07      	ldr	r3, [sp, #28]
 801185e:	1d19      	adds	r1, r3, #4
 8011860:	681b      	ldr	r3, [r3, #0]
 8011862:	9107      	str	r1, [sp, #28]
 8011864:	2b00      	cmp	r3, #0
 8011866:	db01      	blt.n	801186c <_vfiprintf_r+0x15c>
 8011868:	930b      	str	r3, [sp, #44]	; 0x2c
 801186a:	e004      	b.n	8011876 <_vfiprintf_r+0x166>
 801186c:	425b      	negs	r3, r3
 801186e:	60eb      	str	r3, [r5, #12]
 8011870:	2302      	movs	r3, #2
 8011872:	4313      	orrs	r3, r2
 8011874:	602b      	str	r3, [r5, #0]
 8011876:	783b      	ldrb	r3, [r7, #0]
 8011878:	2b2e      	cmp	r3, #46	; 0x2e
 801187a:	d10a      	bne.n	8011892 <_vfiprintf_r+0x182>
 801187c:	787b      	ldrb	r3, [r7, #1]
 801187e:	2b2a      	cmp	r3, #42	; 0x2a
 8011880:	d137      	bne.n	80118f2 <_vfiprintf_r+0x1e2>
 8011882:	9b07      	ldr	r3, [sp, #28]
 8011884:	3702      	adds	r7, #2
 8011886:	1d1a      	adds	r2, r3, #4
 8011888:	681b      	ldr	r3, [r3, #0]
 801188a:	9207      	str	r2, [sp, #28]
 801188c:	2b00      	cmp	r3, #0
 801188e:	db2d      	blt.n	80118ec <_vfiprintf_r+0x1dc>
 8011890:	9309      	str	r3, [sp, #36]	; 0x24
 8011892:	2203      	movs	r2, #3
 8011894:	7839      	ldrb	r1, [r7, #0]
 8011896:	4837      	ldr	r0, [pc, #220]	; (8011974 <_vfiprintf_r+0x264>)
 8011898:	f7fe ffb2 	bl	8010800 <memchr>
 801189c:	2800      	cmp	r0, #0
 801189e:	d007      	beq.n	80118b0 <_vfiprintf_r+0x1a0>
 80118a0:	4b34      	ldr	r3, [pc, #208]	; (8011974 <_vfiprintf_r+0x264>)
 80118a2:	682a      	ldr	r2, [r5, #0]
 80118a4:	1ac0      	subs	r0, r0, r3
 80118a6:	2340      	movs	r3, #64	; 0x40
 80118a8:	4083      	lsls	r3, r0
 80118aa:	4313      	orrs	r3, r2
 80118ac:	3701      	adds	r7, #1
 80118ae:	602b      	str	r3, [r5, #0]
 80118b0:	7839      	ldrb	r1, [r7, #0]
 80118b2:	1c7b      	adds	r3, r7, #1
 80118b4:	2206      	movs	r2, #6
 80118b6:	4830      	ldr	r0, [pc, #192]	; (8011978 <_vfiprintf_r+0x268>)
 80118b8:	9303      	str	r3, [sp, #12]
 80118ba:	7629      	strb	r1, [r5, #24]
 80118bc:	f7fe ffa0 	bl	8010800 <memchr>
 80118c0:	2800      	cmp	r0, #0
 80118c2:	d045      	beq.n	8011950 <_vfiprintf_r+0x240>
 80118c4:	4b2d      	ldr	r3, [pc, #180]	; (801197c <_vfiprintf_r+0x26c>)
 80118c6:	2b00      	cmp	r3, #0
 80118c8:	d127      	bne.n	801191a <_vfiprintf_r+0x20a>
 80118ca:	2207      	movs	r2, #7
 80118cc:	9b07      	ldr	r3, [sp, #28]
 80118ce:	3307      	adds	r3, #7
 80118d0:	4393      	bics	r3, r2
 80118d2:	3308      	adds	r3, #8
 80118d4:	9307      	str	r3, [sp, #28]
 80118d6:	696b      	ldr	r3, [r5, #20]
 80118d8:	9a04      	ldr	r2, [sp, #16]
 80118da:	189b      	adds	r3, r3, r2
 80118dc:	616b      	str	r3, [r5, #20]
 80118de:	e75d      	b.n	801179c <_vfiprintf_r+0x8c>
 80118e0:	210a      	movs	r1, #10
 80118e2:	434b      	muls	r3, r1
 80118e4:	4667      	mov	r7, ip
 80118e6:	189b      	adds	r3, r3, r2
 80118e8:	3909      	subs	r1, #9
 80118ea:	e7a3      	b.n	8011834 <_vfiprintf_r+0x124>
 80118ec:	2301      	movs	r3, #1
 80118ee:	425b      	negs	r3, r3
 80118f0:	e7ce      	b.n	8011890 <_vfiprintf_r+0x180>
 80118f2:	2300      	movs	r3, #0
 80118f4:	001a      	movs	r2, r3
 80118f6:	3701      	adds	r7, #1
 80118f8:	606b      	str	r3, [r5, #4]
 80118fa:	7839      	ldrb	r1, [r7, #0]
 80118fc:	1c78      	adds	r0, r7, #1
 80118fe:	3930      	subs	r1, #48	; 0x30
 8011900:	4684      	mov	ip, r0
 8011902:	2909      	cmp	r1, #9
 8011904:	d903      	bls.n	801190e <_vfiprintf_r+0x1fe>
 8011906:	2b00      	cmp	r3, #0
 8011908:	d0c3      	beq.n	8011892 <_vfiprintf_r+0x182>
 801190a:	9209      	str	r2, [sp, #36]	; 0x24
 801190c:	e7c1      	b.n	8011892 <_vfiprintf_r+0x182>
 801190e:	230a      	movs	r3, #10
 8011910:	435a      	muls	r2, r3
 8011912:	4667      	mov	r7, ip
 8011914:	1852      	adds	r2, r2, r1
 8011916:	3b09      	subs	r3, #9
 8011918:	e7ef      	b.n	80118fa <_vfiprintf_r+0x1ea>
 801191a:	ab07      	add	r3, sp, #28
 801191c:	9300      	str	r3, [sp, #0]
 801191e:	0022      	movs	r2, r4
 8011920:	0029      	movs	r1, r5
 8011922:	0030      	movs	r0, r6
 8011924:	4b16      	ldr	r3, [pc, #88]	; (8011980 <_vfiprintf_r+0x270>)
 8011926:	f7fd fafb 	bl	800ef20 <_printf_float>
 801192a:	9004      	str	r0, [sp, #16]
 801192c:	9b04      	ldr	r3, [sp, #16]
 801192e:	3301      	adds	r3, #1
 8011930:	d1d1      	bne.n	80118d6 <_vfiprintf_r+0x1c6>
 8011932:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011934:	07db      	lsls	r3, r3, #31
 8011936:	d405      	bmi.n	8011944 <_vfiprintf_r+0x234>
 8011938:	89a3      	ldrh	r3, [r4, #12]
 801193a:	059b      	lsls	r3, r3, #22
 801193c:	d402      	bmi.n	8011944 <_vfiprintf_r+0x234>
 801193e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011940:	f7fd f99a 	bl	800ec78 <__retarget_lock_release_recursive>
 8011944:	89a3      	ldrh	r3, [r4, #12]
 8011946:	065b      	lsls	r3, r3, #25
 8011948:	d500      	bpl.n	801194c <_vfiprintf_r+0x23c>
 801194a:	e70a      	b.n	8011762 <_vfiprintf_r+0x52>
 801194c:	980d      	ldr	r0, [sp, #52]	; 0x34
 801194e:	e70a      	b.n	8011766 <_vfiprintf_r+0x56>
 8011950:	ab07      	add	r3, sp, #28
 8011952:	9300      	str	r3, [sp, #0]
 8011954:	0022      	movs	r2, r4
 8011956:	0029      	movs	r1, r5
 8011958:	0030      	movs	r0, r6
 801195a:	4b09      	ldr	r3, [pc, #36]	; (8011980 <_vfiprintf_r+0x270>)
 801195c:	f7fd fd92 	bl	800f484 <_printf_i>
 8011960:	e7e3      	b.n	801192a <_vfiprintf_r+0x21a>
 8011962:	46c0      	nop			; (mov r8, r8)
 8011964:	08013728 	.word	0x08013728
 8011968:	08013748 	.word	0x08013748
 801196c:	08013708 	.word	0x08013708
 8011970:	0801398c 	.word	0x0801398c
 8011974:	08013992 	.word	0x08013992
 8011978:	08013996 	.word	0x08013996
 801197c:	0800ef21 	.word	0x0800ef21
 8011980:	080116eb 	.word	0x080116eb

08011984 <__ascii_wctomb>:
 8011984:	0003      	movs	r3, r0
 8011986:	1e08      	subs	r0, r1, #0
 8011988:	d005      	beq.n	8011996 <__ascii_wctomb+0x12>
 801198a:	2aff      	cmp	r2, #255	; 0xff
 801198c:	d904      	bls.n	8011998 <__ascii_wctomb+0x14>
 801198e:	228a      	movs	r2, #138	; 0x8a
 8011990:	2001      	movs	r0, #1
 8011992:	601a      	str	r2, [r3, #0]
 8011994:	4240      	negs	r0, r0
 8011996:	4770      	bx	lr
 8011998:	2001      	movs	r0, #1
 801199a:	700a      	strb	r2, [r1, #0]
 801199c:	e7fb      	b.n	8011996 <__ascii_wctomb+0x12>

0801199e <abort>:
 801199e:	2006      	movs	r0, #6
 80119a0:	b510      	push	{r4, lr}
 80119a2:	f000 f859 	bl	8011a58 <raise>
 80119a6:	2001      	movs	r0, #1
 80119a8:	f7f2 fe3c 	bl	8004624 <_exit>

080119ac <_fstat_r>:
 80119ac:	2300      	movs	r3, #0
 80119ae:	b570      	push	{r4, r5, r6, lr}
 80119b0:	4d06      	ldr	r5, [pc, #24]	; (80119cc <_fstat_r+0x20>)
 80119b2:	0004      	movs	r4, r0
 80119b4:	0008      	movs	r0, r1
 80119b6:	0011      	movs	r1, r2
 80119b8:	602b      	str	r3, [r5, #0]
 80119ba:	f7f2 fe82 	bl	80046c2 <_fstat>
 80119be:	1c43      	adds	r3, r0, #1
 80119c0:	d103      	bne.n	80119ca <_fstat_r+0x1e>
 80119c2:	682b      	ldr	r3, [r5, #0]
 80119c4:	2b00      	cmp	r3, #0
 80119c6:	d000      	beq.n	80119ca <_fstat_r+0x1e>
 80119c8:	6023      	str	r3, [r4, #0]
 80119ca:	bd70      	pop	{r4, r5, r6, pc}
 80119cc:	20002170 	.word	0x20002170

080119d0 <_isatty_r>:
 80119d0:	2300      	movs	r3, #0
 80119d2:	b570      	push	{r4, r5, r6, lr}
 80119d4:	4d06      	ldr	r5, [pc, #24]	; (80119f0 <_isatty_r+0x20>)
 80119d6:	0004      	movs	r4, r0
 80119d8:	0008      	movs	r0, r1
 80119da:	602b      	str	r3, [r5, #0]
 80119dc:	f7f2 fe7f 	bl	80046de <_isatty>
 80119e0:	1c43      	adds	r3, r0, #1
 80119e2:	d103      	bne.n	80119ec <_isatty_r+0x1c>
 80119e4:	682b      	ldr	r3, [r5, #0]
 80119e6:	2b00      	cmp	r3, #0
 80119e8:	d000      	beq.n	80119ec <_isatty_r+0x1c>
 80119ea:	6023      	str	r3, [r4, #0]
 80119ec:	bd70      	pop	{r4, r5, r6, pc}
 80119ee:	46c0      	nop			; (mov r8, r8)
 80119f0:	20002170 	.word	0x20002170

080119f4 <_malloc_usable_size_r>:
 80119f4:	1f0b      	subs	r3, r1, #4
 80119f6:	681b      	ldr	r3, [r3, #0]
 80119f8:	1f18      	subs	r0, r3, #4
 80119fa:	2b00      	cmp	r3, #0
 80119fc:	da01      	bge.n	8011a02 <_malloc_usable_size_r+0xe>
 80119fe:	580b      	ldr	r3, [r1, r0]
 8011a00:	18c0      	adds	r0, r0, r3
 8011a02:	4770      	bx	lr

08011a04 <_raise_r>:
 8011a04:	b570      	push	{r4, r5, r6, lr}
 8011a06:	0004      	movs	r4, r0
 8011a08:	000d      	movs	r5, r1
 8011a0a:	291f      	cmp	r1, #31
 8011a0c:	d904      	bls.n	8011a18 <_raise_r+0x14>
 8011a0e:	2316      	movs	r3, #22
 8011a10:	6003      	str	r3, [r0, #0]
 8011a12:	2001      	movs	r0, #1
 8011a14:	4240      	negs	r0, r0
 8011a16:	bd70      	pop	{r4, r5, r6, pc}
 8011a18:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	d004      	beq.n	8011a28 <_raise_r+0x24>
 8011a1e:	008a      	lsls	r2, r1, #2
 8011a20:	189b      	adds	r3, r3, r2
 8011a22:	681a      	ldr	r2, [r3, #0]
 8011a24:	2a00      	cmp	r2, #0
 8011a26:	d108      	bne.n	8011a3a <_raise_r+0x36>
 8011a28:	0020      	movs	r0, r4
 8011a2a:	f000 f831 	bl	8011a90 <_getpid_r>
 8011a2e:	002a      	movs	r2, r5
 8011a30:	0001      	movs	r1, r0
 8011a32:	0020      	movs	r0, r4
 8011a34:	f000 f81a 	bl	8011a6c <_kill_r>
 8011a38:	e7ed      	b.n	8011a16 <_raise_r+0x12>
 8011a3a:	2000      	movs	r0, #0
 8011a3c:	2a01      	cmp	r2, #1
 8011a3e:	d0ea      	beq.n	8011a16 <_raise_r+0x12>
 8011a40:	1c51      	adds	r1, r2, #1
 8011a42:	d103      	bne.n	8011a4c <_raise_r+0x48>
 8011a44:	2316      	movs	r3, #22
 8011a46:	3001      	adds	r0, #1
 8011a48:	6023      	str	r3, [r4, #0]
 8011a4a:	e7e4      	b.n	8011a16 <_raise_r+0x12>
 8011a4c:	2400      	movs	r4, #0
 8011a4e:	0028      	movs	r0, r5
 8011a50:	601c      	str	r4, [r3, #0]
 8011a52:	4790      	blx	r2
 8011a54:	0020      	movs	r0, r4
 8011a56:	e7de      	b.n	8011a16 <_raise_r+0x12>

08011a58 <raise>:
 8011a58:	b510      	push	{r4, lr}
 8011a5a:	4b03      	ldr	r3, [pc, #12]	; (8011a68 <raise+0x10>)
 8011a5c:	0001      	movs	r1, r0
 8011a5e:	6818      	ldr	r0, [r3, #0]
 8011a60:	f7ff ffd0 	bl	8011a04 <_raise_r>
 8011a64:	bd10      	pop	{r4, pc}
 8011a66:	46c0      	nop			; (mov r8, r8)
 8011a68:	20000074 	.word	0x20000074

08011a6c <_kill_r>:
 8011a6c:	2300      	movs	r3, #0
 8011a6e:	b570      	push	{r4, r5, r6, lr}
 8011a70:	4d06      	ldr	r5, [pc, #24]	; (8011a8c <_kill_r+0x20>)
 8011a72:	0004      	movs	r4, r0
 8011a74:	0008      	movs	r0, r1
 8011a76:	0011      	movs	r1, r2
 8011a78:	602b      	str	r3, [r5, #0]
 8011a7a:	f7f2 fdc3 	bl	8004604 <_kill>
 8011a7e:	1c43      	adds	r3, r0, #1
 8011a80:	d103      	bne.n	8011a8a <_kill_r+0x1e>
 8011a82:	682b      	ldr	r3, [r5, #0]
 8011a84:	2b00      	cmp	r3, #0
 8011a86:	d000      	beq.n	8011a8a <_kill_r+0x1e>
 8011a88:	6023      	str	r3, [r4, #0]
 8011a8a:	bd70      	pop	{r4, r5, r6, pc}
 8011a8c:	20002170 	.word	0x20002170

08011a90 <_getpid_r>:
 8011a90:	b510      	push	{r4, lr}
 8011a92:	f7f2 fdb1 	bl	80045f8 <_getpid>
 8011a96:	bd10      	pop	{r4, pc}

08011a98 <cos>:
 8011a98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011a9a:	4a1e      	ldr	r2, [pc, #120]	; (8011b14 <cos+0x7c>)
 8011a9c:	004b      	lsls	r3, r1, #1
 8011a9e:	b087      	sub	sp, #28
 8011aa0:	085b      	lsrs	r3, r3, #1
 8011aa2:	4293      	cmp	r3, r2
 8011aa4:	dc04      	bgt.n	8011ab0 <cos+0x18>
 8011aa6:	2200      	movs	r2, #0
 8011aa8:	2300      	movs	r3, #0
 8011aaa:	f000 fa6d 	bl	8011f88 <__kernel_cos>
 8011aae:	e006      	b.n	8011abe <cos+0x26>
 8011ab0:	4a19      	ldr	r2, [pc, #100]	; (8011b18 <cos+0x80>)
 8011ab2:	4293      	cmp	r3, r2
 8011ab4:	dd05      	ble.n	8011ac2 <cos+0x2a>
 8011ab6:	0002      	movs	r2, r0
 8011ab8:	000b      	movs	r3, r1
 8011aba:	f7f0 fb11 	bl	80020e0 <__aeabi_dsub>
 8011abe:	b007      	add	sp, #28
 8011ac0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011ac2:	aa02      	add	r2, sp, #8
 8011ac4:	f000 f870 	bl	8011ba8 <__ieee754_rem_pio2>
 8011ac8:	9c04      	ldr	r4, [sp, #16]
 8011aca:	9d05      	ldr	r5, [sp, #20]
 8011acc:	2303      	movs	r3, #3
 8011ace:	4003      	ands	r3, r0
 8011ad0:	2b01      	cmp	r3, #1
 8011ad2:	d008      	beq.n	8011ae6 <cos+0x4e>
 8011ad4:	9802      	ldr	r0, [sp, #8]
 8011ad6:	9903      	ldr	r1, [sp, #12]
 8011ad8:	2b02      	cmp	r3, #2
 8011ada:	d00f      	beq.n	8011afc <cos+0x64>
 8011adc:	2b00      	cmp	r3, #0
 8011ade:	d112      	bne.n	8011b06 <cos+0x6e>
 8011ae0:	0022      	movs	r2, r4
 8011ae2:	002b      	movs	r3, r5
 8011ae4:	e7e1      	b.n	8011aaa <cos+0x12>
 8011ae6:	9300      	str	r3, [sp, #0]
 8011ae8:	0022      	movs	r2, r4
 8011aea:	9802      	ldr	r0, [sp, #8]
 8011aec:	9903      	ldr	r1, [sp, #12]
 8011aee:	002b      	movs	r3, r5
 8011af0:	f000 fe74 	bl	80127dc <__kernel_sin>
 8011af4:	2380      	movs	r3, #128	; 0x80
 8011af6:	061b      	lsls	r3, r3, #24
 8011af8:	18c9      	adds	r1, r1, r3
 8011afa:	e7e0      	b.n	8011abe <cos+0x26>
 8011afc:	0022      	movs	r2, r4
 8011afe:	002b      	movs	r3, r5
 8011b00:	f000 fa42 	bl	8011f88 <__kernel_cos>
 8011b04:	e7f6      	b.n	8011af4 <cos+0x5c>
 8011b06:	2301      	movs	r3, #1
 8011b08:	0022      	movs	r2, r4
 8011b0a:	9300      	str	r3, [sp, #0]
 8011b0c:	002b      	movs	r3, r5
 8011b0e:	f000 fe65 	bl	80127dc <__kernel_sin>
 8011b12:	e7d4      	b.n	8011abe <cos+0x26>
 8011b14:	3fe921fb 	.word	0x3fe921fb
 8011b18:	7fefffff 	.word	0x7fefffff

08011b1c <sin>:
 8011b1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011b1e:	4a20      	ldr	r2, [pc, #128]	; (8011ba0 <sin+0x84>)
 8011b20:	004b      	lsls	r3, r1, #1
 8011b22:	b087      	sub	sp, #28
 8011b24:	085b      	lsrs	r3, r3, #1
 8011b26:	4293      	cmp	r3, r2
 8011b28:	dc06      	bgt.n	8011b38 <sin+0x1c>
 8011b2a:	2300      	movs	r3, #0
 8011b2c:	2200      	movs	r2, #0
 8011b2e:	9300      	str	r3, [sp, #0]
 8011b30:	2300      	movs	r3, #0
 8011b32:	f000 fe53 	bl	80127dc <__kernel_sin>
 8011b36:	e006      	b.n	8011b46 <sin+0x2a>
 8011b38:	4a1a      	ldr	r2, [pc, #104]	; (8011ba4 <sin+0x88>)
 8011b3a:	4293      	cmp	r3, r2
 8011b3c:	dd05      	ble.n	8011b4a <sin+0x2e>
 8011b3e:	0002      	movs	r2, r0
 8011b40:	000b      	movs	r3, r1
 8011b42:	f7f0 facd 	bl	80020e0 <__aeabi_dsub>
 8011b46:	b007      	add	sp, #28
 8011b48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011b4a:	aa02      	add	r2, sp, #8
 8011b4c:	f000 f82c 	bl	8011ba8 <__ieee754_rem_pio2>
 8011b50:	9c04      	ldr	r4, [sp, #16]
 8011b52:	9d05      	ldr	r5, [sp, #20]
 8011b54:	2303      	movs	r3, #3
 8011b56:	4003      	ands	r3, r0
 8011b58:	2b01      	cmp	r3, #1
 8011b5a:	d00a      	beq.n	8011b72 <sin+0x56>
 8011b5c:	9802      	ldr	r0, [sp, #8]
 8011b5e:	9903      	ldr	r1, [sp, #12]
 8011b60:	2b02      	cmp	r3, #2
 8011b62:	d00d      	beq.n	8011b80 <sin+0x64>
 8011b64:	2b00      	cmp	r3, #0
 8011b66:	d115      	bne.n	8011b94 <sin+0x78>
 8011b68:	3301      	adds	r3, #1
 8011b6a:	9300      	str	r3, [sp, #0]
 8011b6c:	0022      	movs	r2, r4
 8011b6e:	002b      	movs	r3, r5
 8011b70:	e7df      	b.n	8011b32 <sin+0x16>
 8011b72:	0022      	movs	r2, r4
 8011b74:	9802      	ldr	r0, [sp, #8]
 8011b76:	9903      	ldr	r1, [sp, #12]
 8011b78:	002b      	movs	r3, r5
 8011b7a:	f000 fa05 	bl	8011f88 <__kernel_cos>
 8011b7e:	e7e2      	b.n	8011b46 <sin+0x2a>
 8011b80:	2301      	movs	r3, #1
 8011b82:	0022      	movs	r2, r4
 8011b84:	9300      	str	r3, [sp, #0]
 8011b86:	002b      	movs	r3, r5
 8011b88:	f000 fe28 	bl	80127dc <__kernel_sin>
 8011b8c:	2380      	movs	r3, #128	; 0x80
 8011b8e:	061b      	lsls	r3, r3, #24
 8011b90:	18c9      	adds	r1, r1, r3
 8011b92:	e7d8      	b.n	8011b46 <sin+0x2a>
 8011b94:	0022      	movs	r2, r4
 8011b96:	002b      	movs	r3, r5
 8011b98:	f000 f9f6 	bl	8011f88 <__kernel_cos>
 8011b9c:	e7f6      	b.n	8011b8c <sin+0x70>
 8011b9e:	46c0      	nop			; (mov r8, r8)
 8011ba0:	3fe921fb 	.word	0x3fe921fb
 8011ba4:	7fefffff 	.word	0x7fefffff

08011ba8 <__ieee754_rem_pio2>:
 8011ba8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011baa:	004b      	lsls	r3, r1, #1
 8011bac:	b091      	sub	sp, #68	; 0x44
 8011bae:	085b      	lsrs	r3, r3, #1
 8011bb0:	9302      	str	r3, [sp, #8]
 8011bb2:	0017      	movs	r7, r2
 8011bb4:	4bb6      	ldr	r3, [pc, #728]	; (8011e90 <__ieee754_rem_pio2+0x2e8>)
 8011bb6:	9a02      	ldr	r2, [sp, #8]
 8011bb8:	0004      	movs	r4, r0
 8011bba:	000d      	movs	r5, r1
 8011bbc:	9109      	str	r1, [sp, #36]	; 0x24
 8011bbe:	429a      	cmp	r2, r3
 8011bc0:	dc09      	bgt.n	8011bd6 <__ieee754_rem_pio2+0x2e>
 8011bc2:	0002      	movs	r2, r0
 8011bc4:	000b      	movs	r3, r1
 8011bc6:	603a      	str	r2, [r7, #0]
 8011bc8:	607b      	str	r3, [r7, #4]
 8011bca:	2200      	movs	r2, #0
 8011bcc:	2300      	movs	r3, #0
 8011bce:	60ba      	str	r2, [r7, #8]
 8011bd0:	60fb      	str	r3, [r7, #12]
 8011bd2:	2600      	movs	r6, #0
 8011bd4:	e025      	b.n	8011c22 <__ieee754_rem_pio2+0x7a>
 8011bd6:	4baf      	ldr	r3, [pc, #700]	; (8011e94 <__ieee754_rem_pio2+0x2ec>)
 8011bd8:	9a02      	ldr	r2, [sp, #8]
 8011bda:	429a      	cmp	r2, r3
 8011bdc:	dd00      	ble.n	8011be0 <__ieee754_rem_pio2+0x38>
 8011bde:	e06e      	b.n	8011cbe <__ieee754_rem_pio2+0x116>
 8011be0:	4ead      	ldr	r6, [pc, #692]	; (8011e98 <__ieee754_rem_pio2+0x2f0>)
 8011be2:	4aae      	ldr	r2, [pc, #696]	; (8011e9c <__ieee754_rem_pio2+0x2f4>)
 8011be4:	2d00      	cmp	r5, #0
 8011be6:	dd35      	ble.n	8011c54 <__ieee754_rem_pio2+0xac>
 8011be8:	0020      	movs	r0, r4
 8011bea:	0029      	movs	r1, r5
 8011bec:	4baa      	ldr	r3, [pc, #680]	; (8011e98 <__ieee754_rem_pio2+0x2f0>)
 8011bee:	f7f0 fa77 	bl	80020e0 <__aeabi_dsub>
 8011bf2:	9b02      	ldr	r3, [sp, #8]
 8011bf4:	0004      	movs	r4, r0
 8011bf6:	000d      	movs	r5, r1
 8011bf8:	42b3      	cmp	r3, r6
 8011bfa:	d015      	beq.n	8011c28 <__ieee754_rem_pio2+0x80>
 8011bfc:	4aa8      	ldr	r2, [pc, #672]	; (8011ea0 <__ieee754_rem_pio2+0x2f8>)
 8011bfe:	4ba9      	ldr	r3, [pc, #676]	; (8011ea4 <__ieee754_rem_pio2+0x2fc>)
 8011c00:	f7f0 fa6e 	bl	80020e0 <__aeabi_dsub>
 8011c04:	0002      	movs	r2, r0
 8011c06:	000b      	movs	r3, r1
 8011c08:	0020      	movs	r0, r4
 8011c0a:	603a      	str	r2, [r7, #0]
 8011c0c:	607b      	str	r3, [r7, #4]
 8011c0e:	0029      	movs	r1, r5
 8011c10:	f7f0 fa66 	bl	80020e0 <__aeabi_dsub>
 8011c14:	4aa2      	ldr	r2, [pc, #648]	; (8011ea0 <__ieee754_rem_pio2+0x2f8>)
 8011c16:	4ba3      	ldr	r3, [pc, #652]	; (8011ea4 <__ieee754_rem_pio2+0x2fc>)
 8011c18:	f7f0 fa62 	bl	80020e0 <__aeabi_dsub>
 8011c1c:	2601      	movs	r6, #1
 8011c1e:	60b8      	str	r0, [r7, #8]
 8011c20:	60f9      	str	r1, [r7, #12]
 8011c22:	0030      	movs	r0, r6
 8011c24:	b011      	add	sp, #68	; 0x44
 8011c26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011c28:	22d3      	movs	r2, #211	; 0xd3
 8011c2a:	4b9e      	ldr	r3, [pc, #632]	; (8011ea4 <__ieee754_rem_pio2+0x2fc>)
 8011c2c:	0552      	lsls	r2, r2, #21
 8011c2e:	f7f0 fa57 	bl	80020e0 <__aeabi_dsub>
 8011c32:	4a9d      	ldr	r2, [pc, #628]	; (8011ea8 <__ieee754_rem_pio2+0x300>)
 8011c34:	4b9d      	ldr	r3, [pc, #628]	; (8011eac <__ieee754_rem_pio2+0x304>)
 8011c36:	0004      	movs	r4, r0
 8011c38:	000d      	movs	r5, r1
 8011c3a:	f7f0 fa51 	bl	80020e0 <__aeabi_dsub>
 8011c3e:	0002      	movs	r2, r0
 8011c40:	000b      	movs	r3, r1
 8011c42:	0020      	movs	r0, r4
 8011c44:	603a      	str	r2, [r7, #0]
 8011c46:	607b      	str	r3, [r7, #4]
 8011c48:	0029      	movs	r1, r5
 8011c4a:	f7f0 fa49 	bl	80020e0 <__aeabi_dsub>
 8011c4e:	4a96      	ldr	r2, [pc, #600]	; (8011ea8 <__ieee754_rem_pio2+0x300>)
 8011c50:	4b96      	ldr	r3, [pc, #600]	; (8011eac <__ieee754_rem_pio2+0x304>)
 8011c52:	e7e1      	b.n	8011c18 <__ieee754_rem_pio2+0x70>
 8011c54:	0020      	movs	r0, r4
 8011c56:	0029      	movs	r1, r5
 8011c58:	4b8f      	ldr	r3, [pc, #572]	; (8011e98 <__ieee754_rem_pio2+0x2f0>)
 8011c5a:	f7ef f897 	bl	8000d8c <__aeabi_dadd>
 8011c5e:	9b02      	ldr	r3, [sp, #8]
 8011c60:	0004      	movs	r4, r0
 8011c62:	000d      	movs	r5, r1
 8011c64:	42b3      	cmp	r3, r6
 8011c66:	d014      	beq.n	8011c92 <__ieee754_rem_pio2+0xea>
 8011c68:	4a8d      	ldr	r2, [pc, #564]	; (8011ea0 <__ieee754_rem_pio2+0x2f8>)
 8011c6a:	4b8e      	ldr	r3, [pc, #568]	; (8011ea4 <__ieee754_rem_pio2+0x2fc>)
 8011c6c:	f7ef f88e 	bl	8000d8c <__aeabi_dadd>
 8011c70:	0002      	movs	r2, r0
 8011c72:	000b      	movs	r3, r1
 8011c74:	0020      	movs	r0, r4
 8011c76:	603a      	str	r2, [r7, #0]
 8011c78:	607b      	str	r3, [r7, #4]
 8011c7a:	0029      	movs	r1, r5
 8011c7c:	f7f0 fa30 	bl	80020e0 <__aeabi_dsub>
 8011c80:	4a87      	ldr	r2, [pc, #540]	; (8011ea0 <__ieee754_rem_pio2+0x2f8>)
 8011c82:	4b88      	ldr	r3, [pc, #544]	; (8011ea4 <__ieee754_rem_pio2+0x2fc>)
 8011c84:	f7ef f882 	bl	8000d8c <__aeabi_dadd>
 8011c88:	2601      	movs	r6, #1
 8011c8a:	60b8      	str	r0, [r7, #8]
 8011c8c:	60f9      	str	r1, [r7, #12]
 8011c8e:	4276      	negs	r6, r6
 8011c90:	e7c7      	b.n	8011c22 <__ieee754_rem_pio2+0x7a>
 8011c92:	22d3      	movs	r2, #211	; 0xd3
 8011c94:	4b83      	ldr	r3, [pc, #524]	; (8011ea4 <__ieee754_rem_pio2+0x2fc>)
 8011c96:	0552      	lsls	r2, r2, #21
 8011c98:	f7ef f878 	bl	8000d8c <__aeabi_dadd>
 8011c9c:	4a82      	ldr	r2, [pc, #520]	; (8011ea8 <__ieee754_rem_pio2+0x300>)
 8011c9e:	4b83      	ldr	r3, [pc, #524]	; (8011eac <__ieee754_rem_pio2+0x304>)
 8011ca0:	0004      	movs	r4, r0
 8011ca2:	000d      	movs	r5, r1
 8011ca4:	f7ef f872 	bl	8000d8c <__aeabi_dadd>
 8011ca8:	0002      	movs	r2, r0
 8011caa:	000b      	movs	r3, r1
 8011cac:	0020      	movs	r0, r4
 8011cae:	603a      	str	r2, [r7, #0]
 8011cb0:	607b      	str	r3, [r7, #4]
 8011cb2:	0029      	movs	r1, r5
 8011cb4:	f7f0 fa14 	bl	80020e0 <__aeabi_dsub>
 8011cb8:	4a7b      	ldr	r2, [pc, #492]	; (8011ea8 <__ieee754_rem_pio2+0x300>)
 8011cba:	4b7c      	ldr	r3, [pc, #496]	; (8011eac <__ieee754_rem_pio2+0x304>)
 8011cbc:	e7e2      	b.n	8011c84 <__ieee754_rem_pio2+0xdc>
 8011cbe:	4b7c      	ldr	r3, [pc, #496]	; (8011eb0 <__ieee754_rem_pio2+0x308>)
 8011cc0:	9a02      	ldr	r2, [sp, #8]
 8011cc2:	429a      	cmp	r2, r3
 8011cc4:	dd00      	ble.n	8011cc8 <__ieee754_rem_pio2+0x120>
 8011cc6:	e0d3      	b.n	8011e70 <__ieee754_rem_pio2+0x2c8>
 8011cc8:	0020      	movs	r0, r4
 8011cca:	0029      	movs	r1, r5
 8011ccc:	f000 fe32 	bl	8012934 <fabs>
 8011cd0:	4a78      	ldr	r2, [pc, #480]	; (8011eb4 <__ieee754_rem_pio2+0x30c>)
 8011cd2:	4b79      	ldr	r3, [pc, #484]	; (8011eb8 <__ieee754_rem_pio2+0x310>)
 8011cd4:	0004      	movs	r4, r0
 8011cd6:	000d      	movs	r5, r1
 8011cd8:	f7ef ff96 	bl	8001c08 <__aeabi_dmul>
 8011cdc:	2200      	movs	r2, #0
 8011cde:	4b77      	ldr	r3, [pc, #476]	; (8011ebc <__ieee754_rem_pio2+0x314>)
 8011ce0:	f7ef f854 	bl	8000d8c <__aeabi_dadd>
 8011ce4:	f7f0 fdac 	bl	8002840 <__aeabi_d2iz>
 8011ce8:	0006      	movs	r6, r0
 8011cea:	f7f0 fddf 	bl	80028ac <__aeabi_i2d>
 8011cee:	4a6b      	ldr	r2, [pc, #428]	; (8011e9c <__ieee754_rem_pio2+0x2f4>)
 8011cf0:	4b69      	ldr	r3, [pc, #420]	; (8011e98 <__ieee754_rem_pio2+0x2f0>)
 8011cf2:	9006      	str	r0, [sp, #24]
 8011cf4:	9107      	str	r1, [sp, #28]
 8011cf6:	f7ef ff87 	bl	8001c08 <__aeabi_dmul>
 8011cfa:	0002      	movs	r2, r0
 8011cfc:	000b      	movs	r3, r1
 8011cfe:	0020      	movs	r0, r4
 8011d00:	0029      	movs	r1, r5
 8011d02:	f7f0 f9ed 	bl	80020e0 <__aeabi_dsub>
 8011d06:	4a66      	ldr	r2, [pc, #408]	; (8011ea0 <__ieee754_rem_pio2+0x2f8>)
 8011d08:	9004      	str	r0, [sp, #16]
 8011d0a:	9105      	str	r1, [sp, #20]
 8011d0c:	9806      	ldr	r0, [sp, #24]
 8011d0e:	9907      	ldr	r1, [sp, #28]
 8011d10:	4b64      	ldr	r3, [pc, #400]	; (8011ea4 <__ieee754_rem_pio2+0x2fc>)
 8011d12:	f7ef ff79 	bl	8001c08 <__aeabi_dmul>
 8011d16:	0004      	movs	r4, r0
 8011d18:	000d      	movs	r5, r1
 8011d1a:	2e1f      	cmp	r6, #31
 8011d1c:	dc0f      	bgt.n	8011d3e <__ieee754_rem_pio2+0x196>
 8011d1e:	4a68      	ldr	r2, [pc, #416]	; (8011ec0 <__ieee754_rem_pio2+0x318>)
 8011d20:	1e73      	subs	r3, r6, #1
 8011d22:	009b      	lsls	r3, r3, #2
 8011d24:	589b      	ldr	r3, [r3, r2]
 8011d26:	9a02      	ldr	r2, [sp, #8]
 8011d28:	4293      	cmp	r3, r2
 8011d2a:	d008      	beq.n	8011d3e <__ieee754_rem_pio2+0x196>
 8011d2c:	9804      	ldr	r0, [sp, #16]
 8011d2e:	9905      	ldr	r1, [sp, #20]
 8011d30:	0022      	movs	r2, r4
 8011d32:	002b      	movs	r3, r5
 8011d34:	f7f0 f9d4 	bl	80020e0 <__aeabi_dsub>
 8011d38:	6038      	str	r0, [r7, #0]
 8011d3a:	6079      	str	r1, [r7, #4]
 8011d3c:	e012      	b.n	8011d64 <__ieee754_rem_pio2+0x1bc>
 8011d3e:	0022      	movs	r2, r4
 8011d40:	9804      	ldr	r0, [sp, #16]
 8011d42:	9905      	ldr	r1, [sp, #20]
 8011d44:	002b      	movs	r3, r5
 8011d46:	f7f0 f9cb 	bl	80020e0 <__aeabi_dsub>
 8011d4a:	9b02      	ldr	r3, [sp, #8]
 8011d4c:	151b      	asrs	r3, r3, #20
 8011d4e:	9308      	str	r3, [sp, #32]
 8011d50:	9a08      	ldr	r2, [sp, #32]
 8011d52:	004b      	lsls	r3, r1, #1
 8011d54:	0d5b      	lsrs	r3, r3, #21
 8011d56:	1ad3      	subs	r3, r2, r3
 8011d58:	2b10      	cmp	r3, #16
 8011d5a:	dc21      	bgt.n	8011da0 <__ieee754_rem_pio2+0x1f8>
 8011d5c:	0002      	movs	r2, r0
 8011d5e:	000b      	movs	r3, r1
 8011d60:	603a      	str	r2, [r7, #0]
 8011d62:	607b      	str	r3, [r7, #4]
 8011d64:	9804      	ldr	r0, [sp, #16]
 8011d66:	9905      	ldr	r1, [sp, #20]
 8011d68:	687b      	ldr	r3, [r7, #4]
 8011d6a:	683a      	ldr	r2, [r7, #0]
 8011d6c:	9302      	str	r3, [sp, #8]
 8011d6e:	9b02      	ldr	r3, [sp, #8]
 8011d70:	f7f0 f9b6 	bl	80020e0 <__aeabi_dsub>
 8011d74:	0022      	movs	r2, r4
 8011d76:	002b      	movs	r3, r5
 8011d78:	f7f0 f9b2 	bl	80020e0 <__aeabi_dsub>
 8011d7c:	000b      	movs	r3, r1
 8011d7e:	0002      	movs	r2, r0
 8011d80:	60ba      	str	r2, [r7, #8]
 8011d82:	60fb      	str	r3, [r7, #12]
 8011d84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011d86:	2b00      	cmp	r3, #0
 8011d88:	db00      	blt.n	8011d8c <__ieee754_rem_pio2+0x1e4>
 8011d8a:	e74a      	b.n	8011c22 <__ieee754_rem_pio2+0x7a>
 8011d8c:	2380      	movs	r3, #128	; 0x80
 8011d8e:	061b      	lsls	r3, r3, #24
 8011d90:	469c      	mov	ip, r3
 8011d92:	9c02      	ldr	r4, [sp, #8]
 8011d94:	18c9      	adds	r1, r1, r3
 8011d96:	4464      	add	r4, ip
 8011d98:	607c      	str	r4, [r7, #4]
 8011d9a:	60b8      	str	r0, [r7, #8]
 8011d9c:	60f9      	str	r1, [r7, #12]
 8011d9e:	e776      	b.n	8011c8e <__ieee754_rem_pio2+0xe6>
 8011da0:	22d3      	movs	r2, #211	; 0xd3
 8011da2:	9806      	ldr	r0, [sp, #24]
 8011da4:	9907      	ldr	r1, [sp, #28]
 8011da6:	4b3f      	ldr	r3, [pc, #252]	; (8011ea4 <__ieee754_rem_pio2+0x2fc>)
 8011da8:	0552      	lsls	r2, r2, #21
 8011daa:	f7ef ff2d 	bl	8001c08 <__aeabi_dmul>
 8011dae:	0004      	movs	r4, r0
 8011db0:	000d      	movs	r5, r1
 8011db2:	0002      	movs	r2, r0
 8011db4:	000b      	movs	r3, r1
 8011db6:	9804      	ldr	r0, [sp, #16]
 8011db8:	9905      	ldr	r1, [sp, #20]
 8011dba:	f7f0 f991 	bl	80020e0 <__aeabi_dsub>
 8011dbe:	0002      	movs	r2, r0
 8011dc0:	000b      	movs	r3, r1
 8011dc2:	9002      	str	r0, [sp, #8]
 8011dc4:	9103      	str	r1, [sp, #12]
 8011dc6:	9804      	ldr	r0, [sp, #16]
 8011dc8:	9905      	ldr	r1, [sp, #20]
 8011dca:	f7f0 f989 	bl	80020e0 <__aeabi_dsub>
 8011dce:	0022      	movs	r2, r4
 8011dd0:	002b      	movs	r3, r5
 8011dd2:	f7f0 f985 	bl	80020e0 <__aeabi_dsub>
 8011dd6:	0004      	movs	r4, r0
 8011dd8:	000d      	movs	r5, r1
 8011dda:	9806      	ldr	r0, [sp, #24]
 8011ddc:	9907      	ldr	r1, [sp, #28]
 8011dde:	4a32      	ldr	r2, [pc, #200]	; (8011ea8 <__ieee754_rem_pio2+0x300>)
 8011de0:	4b32      	ldr	r3, [pc, #200]	; (8011eac <__ieee754_rem_pio2+0x304>)
 8011de2:	f7ef ff11 	bl	8001c08 <__aeabi_dmul>
 8011de6:	0022      	movs	r2, r4
 8011de8:	002b      	movs	r3, r5
 8011dea:	f7f0 f979 	bl	80020e0 <__aeabi_dsub>
 8011dee:	0002      	movs	r2, r0
 8011df0:	000b      	movs	r3, r1
 8011df2:	0004      	movs	r4, r0
 8011df4:	000d      	movs	r5, r1
 8011df6:	9802      	ldr	r0, [sp, #8]
 8011df8:	9903      	ldr	r1, [sp, #12]
 8011dfa:	f7f0 f971 	bl	80020e0 <__aeabi_dsub>
 8011dfe:	9a08      	ldr	r2, [sp, #32]
 8011e00:	004b      	lsls	r3, r1, #1
 8011e02:	0d5b      	lsrs	r3, r3, #21
 8011e04:	1ad3      	subs	r3, r2, r3
 8011e06:	2b31      	cmp	r3, #49	; 0x31
 8011e08:	dc08      	bgt.n	8011e1c <__ieee754_rem_pio2+0x274>
 8011e0a:	0002      	movs	r2, r0
 8011e0c:	000b      	movs	r3, r1
 8011e0e:	603a      	str	r2, [r7, #0]
 8011e10:	607b      	str	r3, [r7, #4]
 8011e12:	9a02      	ldr	r2, [sp, #8]
 8011e14:	9b03      	ldr	r3, [sp, #12]
 8011e16:	9204      	str	r2, [sp, #16]
 8011e18:	9305      	str	r3, [sp, #20]
 8011e1a:	e7a3      	b.n	8011d64 <__ieee754_rem_pio2+0x1bc>
 8011e1c:	22b8      	movs	r2, #184	; 0xb8
 8011e1e:	9806      	ldr	r0, [sp, #24]
 8011e20:	9907      	ldr	r1, [sp, #28]
 8011e22:	4b22      	ldr	r3, [pc, #136]	; (8011eac <__ieee754_rem_pio2+0x304>)
 8011e24:	0592      	lsls	r2, r2, #22
 8011e26:	f7ef feef 	bl	8001c08 <__aeabi_dmul>
 8011e2a:	0004      	movs	r4, r0
 8011e2c:	000d      	movs	r5, r1
 8011e2e:	0002      	movs	r2, r0
 8011e30:	000b      	movs	r3, r1
 8011e32:	9802      	ldr	r0, [sp, #8]
 8011e34:	9903      	ldr	r1, [sp, #12]
 8011e36:	f7f0 f953 	bl	80020e0 <__aeabi_dsub>
 8011e3a:	0002      	movs	r2, r0
 8011e3c:	000b      	movs	r3, r1
 8011e3e:	9004      	str	r0, [sp, #16]
 8011e40:	9105      	str	r1, [sp, #20]
 8011e42:	9802      	ldr	r0, [sp, #8]
 8011e44:	9903      	ldr	r1, [sp, #12]
 8011e46:	f7f0 f94b 	bl	80020e0 <__aeabi_dsub>
 8011e4a:	0022      	movs	r2, r4
 8011e4c:	002b      	movs	r3, r5
 8011e4e:	f7f0 f947 	bl	80020e0 <__aeabi_dsub>
 8011e52:	0004      	movs	r4, r0
 8011e54:	000d      	movs	r5, r1
 8011e56:	9806      	ldr	r0, [sp, #24]
 8011e58:	9907      	ldr	r1, [sp, #28]
 8011e5a:	4a1a      	ldr	r2, [pc, #104]	; (8011ec4 <__ieee754_rem_pio2+0x31c>)
 8011e5c:	4b1a      	ldr	r3, [pc, #104]	; (8011ec8 <__ieee754_rem_pio2+0x320>)
 8011e5e:	f7ef fed3 	bl	8001c08 <__aeabi_dmul>
 8011e62:	0022      	movs	r2, r4
 8011e64:	002b      	movs	r3, r5
 8011e66:	f7f0 f93b 	bl	80020e0 <__aeabi_dsub>
 8011e6a:	0004      	movs	r4, r0
 8011e6c:	000d      	movs	r5, r1
 8011e6e:	e75d      	b.n	8011d2c <__ieee754_rem_pio2+0x184>
 8011e70:	4b16      	ldr	r3, [pc, #88]	; (8011ecc <__ieee754_rem_pio2+0x324>)
 8011e72:	9a02      	ldr	r2, [sp, #8]
 8011e74:	429a      	cmp	r2, r3
 8011e76:	dd2b      	ble.n	8011ed0 <__ieee754_rem_pio2+0x328>
 8011e78:	0022      	movs	r2, r4
 8011e7a:	002b      	movs	r3, r5
 8011e7c:	0020      	movs	r0, r4
 8011e7e:	0029      	movs	r1, r5
 8011e80:	f7f0 f92e 	bl	80020e0 <__aeabi_dsub>
 8011e84:	60b8      	str	r0, [r7, #8]
 8011e86:	60f9      	str	r1, [r7, #12]
 8011e88:	6038      	str	r0, [r7, #0]
 8011e8a:	6079      	str	r1, [r7, #4]
 8011e8c:	e6a1      	b.n	8011bd2 <__ieee754_rem_pio2+0x2a>
 8011e8e:	46c0      	nop			; (mov r8, r8)
 8011e90:	3fe921fb 	.word	0x3fe921fb
 8011e94:	4002d97b 	.word	0x4002d97b
 8011e98:	3ff921fb 	.word	0x3ff921fb
 8011e9c:	54400000 	.word	0x54400000
 8011ea0:	1a626331 	.word	0x1a626331
 8011ea4:	3dd0b461 	.word	0x3dd0b461
 8011ea8:	2e037073 	.word	0x2e037073
 8011eac:	3ba3198a 	.word	0x3ba3198a
 8011eb0:	413921fb 	.word	0x413921fb
 8011eb4:	6dc9c883 	.word	0x6dc9c883
 8011eb8:	3fe45f30 	.word	0x3fe45f30
 8011ebc:	3fe00000 	.word	0x3fe00000
 8011ec0:	08013ae4 	.word	0x08013ae4
 8011ec4:	252049c1 	.word	0x252049c1
 8011ec8:	397b839a 	.word	0x397b839a
 8011ecc:	7fefffff 	.word	0x7fefffff
 8011ed0:	9a02      	ldr	r2, [sp, #8]
 8011ed2:	0020      	movs	r0, r4
 8011ed4:	1516      	asrs	r6, r2, #20
 8011ed6:	4a29      	ldr	r2, [pc, #164]	; (8011f7c <__ieee754_rem_pio2+0x3d4>)
 8011ed8:	18b6      	adds	r6, r6, r2
 8011eda:	9a02      	ldr	r2, [sp, #8]
 8011edc:	0533      	lsls	r3, r6, #20
 8011ede:	1ad5      	subs	r5, r2, r3
 8011ee0:	0029      	movs	r1, r5
 8011ee2:	f7f0 fcad 	bl	8002840 <__aeabi_d2iz>
 8011ee6:	f7f0 fce1 	bl	80028ac <__aeabi_i2d>
 8011eea:	0002      	movs	r2, r0
 8011eec:	000b      	movs	r3, r1
 8011eee:	0020      	movs	r0, r4
 8011ef0:	0029      	movs	r1, r5
 8011ef2:	920a      	str	r2, [sp, #40]	; 0x28
 8011ef4:	930b      	str	r3, [sp, #44]	; 0x2c
 8011ef6:	f7f0 f8f3 	bl	80020e0 <__aeabi_dsub>
 8011efa:	2200      	movs	r2, #0
 8011efc:	4b20      	ldr	r3, [pc, #128]	; (8011f80 <__ieee754_rem_pio2+0x3d8>)
 8011efe:	f7ef fe83 	bl	8001c08 <__aeabi_dmul>
 8011f02:	000d      	movs	r5, r1
 8011f04:	0004      	movs	r4, r0
 8011f06:	f7f0 fc9b 	bl	8002840 <__aeabi_d2iz>
 8011f0a:	f7f0 fccf 	bl	80028ac <__aeabi_i2d>
 8011f0e:	0002      	movs	r2, r0
 8011f10:	000b      	movs	r3, r1
 8011f12:	0020      	movs	r0, r4
 8011f14:	0029      	movs	r1, r5
 8011f16:	920c      	str	r2, [sp, #48]	; 0x30
 8011f18:	930d      	str	r3, [sp, #52]	; 0x34
 8011f1a:	f7f0 f8e1 	bl	80020e0 <__aeabi_dsub>
 8011f1e:	2200      	movs	r2, #0
 8011f20:	4b17      	ldr	r3, [pc, #92]	; (8011f80 <__ieee754_rem_pio2+0x3d8>)
 8011f22:	f7ef fe71 	bl	8001c08 <__aeabi_dmul>
 8011f26:	2503      	movs	r5, #3
 8011f28:	900e      	str	r0, [sp, #56]	; 0x38
 8011f2a:	910f      	str	r1, [sp, #60]	; 0x3c
 8011f2c:	ac0a      	add	r4, sp, #40	; 0x28
 8011f2e:	2200      	movs	r2, #0
 8011f30:	6920      	ldr	r0, [r4, #16]
 8011f32:	6961      	ldr	r1, [r4, #20]
 8011f34:	2300      	movs	r3, #0
 8011f36:	9502      	str	r5, [sp, #8]
 8011f38:	3c08      	subs	r4, #8
 8011f3a:	3d01      	subs	r5, #1
 8011f3c:	f7ee fa86 	bl	800044c <__aeabi_dcmpeq>
 8011f40:	2800      	cmp	r0, #0
 8011f42:	d1f4      	bne.n	8011f2e <__ieee754_rem_pio2+0x386>
 8011f44:	4b0f      	ldr	r3, [pc, #60]	; (8011f84 <__ieee754_rem_pio2+0x3dc>)
 8011f46:	0032      	movs	r2, r6
 8011f48:	9301      	str	r3, [sp, #4]
 8011f4a:	2302      	movs	r3, #2
 8011f4c:	0039      	movs	r1, r7
 8011f4e:	9300      	str	r3, [sp, #0]
 8011f50:	a80a      	add	r0, sp, #40	; 0x28
 8011f52:	9b02      	ldr	r3, [sp, #8]
 8011f54:	f000 f8d8 	bl	8012108 <__kernel_rem_pio2>
 8011f58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011f5a:	0006      	movs	r6, r0
 8011f5c:	2b00      	cmp	r3, #0
 8011f5e:	db00      	blt.n	8011f62 <__ieee754_rem_pio2+0x3ba>
 8011f60:	e65f      	b.n	8011c22 <__ieee754_rem_pio2+0x7a>
 8011f62:	2180      	movs	r1, #128	; 0x80
 8011f64:	6878      	ldr	r0, [r7, #4]
 8011f66:	683a      	ldr	r2, [r7, #0]
 8011f68:	0609      	lsls	r1, r1, #24
 8011f6a:	1843      	adds	r3, r0, r1
 8011f6c:	68f8      	ldr	r0, [r7, #12]
 8011f6e:	603a      	str	r2, [r7, #0]
 8011f70:	607b      	str	r3, [r7, #4]
 8011f72:	68ba      	ldr	r2, [r7, #8]
 8011f74:	1843      	adds	r3, r0, r1
 8011f76:	60ba      	str	r2, [r7, #8]
 8011f78:	60fb      	str	r3, [r7, #12]
 8011f7a:	e688      	b.n	8011c8e <__ieee754_rem_pio2+0xe6>
 8011f7c:	fffffbea 	.word	0xfffffbea
 8011f80:	41700000 	.word	0x41700000
 8011f84:	08013b64 	.word	0x08013b64

08011f88 <__kernel_cos>:
 8011f88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011f8a:	b087      	sub	sp, #28
 8011f8c:	9204      	str	r2, [sp, #16]
 8011f8e:	9305      	str	r3, [sp, #20]
 8011f90:	004b      	lsls	r3, r1, #1
 8011f92:	085b      	lsrs	r3, r3, #1
 8011f94:	9300      	str	r3, [sp, #0]
 8011f96:	23f9      	movs	r3, #249	; 0xf9
 8011f98:	9a00      	ldr	r2, [sp, #0]
 8011f9a:	0007      	movs	r7, r0
 8011f9c:	000e      	movs	r6, r1
 8011f9e:	059b      	lsls	r3, r3, #22
 8011fa0:	429a      	cmp	r2, r3
 8011fa2:	da04      	bge.n	8011fae <__kernel_cos+0x26>
 8011fa4:	f7f0 fc4c 	bl	8002840 <__aeabi_d2iz>
 8011fa8:	2800      	cmp	r0, #0
 8011faa:	d100      	bne.n	8011fae <__kernel_cos+0x26>
 8011fac:	e084      	b.n	80120b8 <__kernel_cos+0x130>
 8011fae:	003a      	movs	r2, r7
 8011fb0:	0033      	movs	r3, r6
 8011fb2:	0038      	movs	r0, r7
 8011fb4:	0031      	movs	r1, r6
 8011fb6:	f7ef fe27 	bl	8001c08 <__aeabi_dmul>
 8011fba:	2200      	movs	r2, #0
 8011fbc:	4b40      	ldr	r3, [pc, #256]	; (80120c0 <__kernel_cos+0x138>)
 8011fbe:	0004      	movs	r4, r0
 8011fc0:	000d      	movs	r5, r1
 8011fc2:	f7ef fe21 	bl	8001c08 <__aeabi_dmul>
 8011fc6:	4a3f      	ldr	r2, [pc, #252]	; (80120c4 <__kernel_cos+0x13c>)
 8011fc8:	9002      	str	r0, [sp, #8]
 8011fca:	9103      	str	r1, [sp, #12]
 8011fcc:	4b3e      	ldr	r3, [pc, #248]	; (80120c8 <__kernel_cos+0x140>)
 8011fce:	0020      	movs	r0, r4
 8011fd0:	0029      	movs	r1, r5
 8011fd2:	f7ef fe19 	bl	8001c08 <__aeabi_dmul>
 8011fd6:	4a3d      	ldr	r2, [pc, #244]	; (80120cc <__kernel_cos+0x144>)
 8011fd8:	4b3d      	ldr	r3, [pc, #244]	; (80120d0 <__kernel_cos+0x148>)
 8011fda:	f7ee fed7 	bl	8000d8c <__aeabi_dadd>
 8011fde:	0022      	movs	r2, r4
 8011fe0:	002b      	movs	r3, r5
 8011fe2:	f7ef fe11 	bl	8001c08 <__aeabi_dmul>
 8011fe6:	4a3b      	ldr	r2, [pc, #236]	; (80120d4 <__kernel_cos+0x14c>)
 8011fe8:	4b3b      	ldr	r3, [pc, #236]	; (80120d8 <__kernel_cos+0x150>)
 8011fea:	f7f0 f879 	bl	80020e0 <__aeabi_dsub>
 8011fee:	0022      	movs	r2, r4
 8011ff0:	002b      	movs	r3, r5
 8011ff2:	f7ef fe09 	bl	8001c08 <__aeabi_dmul>
 8011ff6:	4a39      	ldr	r2, [pc, #228]	; (80120dc <__kernel_cos+0x154>)
 8011ff8:	4b39      	ldr	r3, [pc, #228]	; (80120e0 <__kernel_cos+0x158>)
 8011ffa:	f7ee fec7 	bl	8000d8c <__aeabi_dadd>
 8011ffe:	0022      	movs	r2, r4
 8012000:	002b      	movs	r3, r5
 8012002:	f7ef fe01 	bl	8001c08 <__aeabi_dmul>
 8012006:	4a37      	ldr	r2, [pc, #220]	; (80120e4 <__kernel_cos+0x15c>)
 8012008:	4b37      	ldr	r3, [pc, #220]	; (80120e8 <__kernel_cos+0x160>)
 801200a:	f7f0 f869 	bl	80020e0 <__aeabi_dsub>
 801200e:	0022      	movs	r2, r4
 8012010:	002b      	movs	r3, r5
 8012012:	f7ef fdf9 	bl	8001c08 <__aeabi_dmul>
 8012016:	4a35      	ldr	r2, [pc, #212]	; (80120ec <__kernel_cos+0x164>)
 8012018:	4b35      	ldr	r3, [pc, #212]	; (80120f0 <__kernel_cos+0x168>)
 801201a:	f7ee feb7 	bl	8000d8c <__aeabi_dadd>
 801201e:	0022      	movs	r2, r4
 8012020:	002b      	movs	r3, r5
 8012022:	f7ef fdf1 	bl	8001c08 <__aeabi_dmul>
 8012026:	0022      	movs	r2, r4
 8012028:	002b      	movs	r3, r5
 801202a:	f7ef fded 	bl	8001c08 <__aeabi_dmul>
 801202e:	9a04      	ldr	r2, [sp, #16]
 8012030:	9b05      	ldr	r3, [sp, #20]
 8012032:	0004      	movs	r4, r0
 8012034:	000d      	movs	r5, r1
 8012036:	0038      	movs	r0, r7
 8012038:	0031      	movs	r1, r6
 801203a:	f7ef fde5 	bl	8001c08 <__aeabi_dmul>
 801203e:	0002      	movs	r2, r0
 8012040:	000b      	movs	r3, r1
 8012042:	0020      	movs	r0, r4
 8012044:	0029      	movs	r1, r5
 8012046:	f7f0 f84b 	bl	80020e0 <__aeabi_dsub>
 801204a:	4b2a      	ldr	r3, [pc, #168]	; (80120f4 <__kernel_cos+0x16c>)
 801204c:	9a00      	ldr	r2, [sp, #0]
 801204e:	0004      	movs	r4, r0
 8012050:	000d      	movs	r5, r1
 8012052:	429a      	cmp	r2, r3
 8012054:	dc0d      	bgt.n	8012072 <__kernel_cos+0xea>
 8012056:	0002      	movs	r2, r0
 8012058:	000b      	movs	r3, r1
 801205a:	9802      	ldr	r0, [sp, #8]
 801205c:	9903      	ldr	r1, [sp, #12]
 801205e:	f7f0 f83f 	bl	80020e0 <__aeabi_dsub>
 8012062:	0002      	movs	r2, r0
 8012064:	2000      	movs	r0, #0
 8012066:	000b      	movs	r3, r1
 8012068:	4923      	ldr	r1, [pc, #140]	; (80120f8 <__kernel_cos+0x170>)
 801206a:	f7f0 f839 	bl	80020e0 <__aeabi_dsub>
 801206e:	b007      	add	sp, #28
 8012070:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012072:	4b22      	ldr	r3, [pc, #136]	; (80120fc <__kernel_cos+0x174>)
 8012074:	9a00      	ldr	r2, [sp, #0]
 8012076:	2600      	movs	r6, #0
 8012078:	429a      	cmp	r2, r3
 801207a:	dc1b      	bgt.n	80120b4 <__kernel_cos+0x12c>
 801207c:	0013      	movs	r3, r2
 801207e:	4a20      	ldr	r2, [pc, #128]	; (8012100 <__kernel_cos+0x178>)
 8012080:	4694      	mov	ip, r2
 8012082:	4463      	add	r3, ip
 8012084:	001f      	movs	r7, r3
 8012086:	0032      	movs	r2, r6
 8012088:	003b      	movs	r3, r7
 801208a:	2000      	movs	r0, #0
 801208c:	491a      	ldr	r1, [pc, #104]	; (80120f8 <__kernel_cos+0x170>)
 801208e:	f7f0 f827 	bl	80020e0 <__aeabi_dsub>
 8012092:	0032      	movs	r2, r6
 8012094:	003b      	movs	r3, r7
 8012096:	9000      	str	r0, [sp, #0]
 8012098:	9101      	str	r1, [sp, #4]
 801209a:	9802      	ldr	r0, [sp, #8]
 801209c:	9903      	ldr	r1, [sp, #12]
 801209e:	f7f0 f81f 	bl	80020e0 <__aeabi_dsub>
 80120a2:	0022      	movs	r2, r4
 80120a4:	002b      	movs	r3, r5
 80120a6:	f7f0 f81b 	bl	80020e0 <__aeabi_dsub>
 80120aa:	0002      	movs	r2, r0
 80120ac:	000b      	movs	r3, r1
 80120ae:	9800      	ldr	r0, [sp, #0]
 80120b0:	9901      	ldr	r1, [sp, #4]
 80120b2:	e7da      	b.n	801206a <__kernel_cos+0xe2>
 80120b4:	4f13      	ldr	r7, [pc, #76]	; (8012104 <__kernel_cos+0x17c>)
 80120b6:	e7e6      	b.n	8012086 <__kernel_cos+0xfe>
 80120b8:	2000      	movs	r0, #0
 80120ba:	490f      	ldr	r1, [pc, #60]	; (80120f8 <__kernel_cos+0x170>)
 80120bc:	e7d7      	b.n	801206e <__kernel_cos+0xe6>
 80120be:	46c0      	nop			; (mov r8, r8)
 80120c0:	3fe00000 	.word	0x3fe00000
 80120c4:	be8838d4 	.word	0xbe8838d4
 80120c8:	bda8fae9 	.word	0xbda8fae9
 80120cc:	bdb4b1c4 	.word	0xbdb4b1c4
 80120d0:	3e21ee9e 	.word	0x3e21ee9e
 80120d4:	809c52ad 	.word	0x809c52ad
 80120d8:	3e927e4f 	.word	0x3e927e4f
 80120dc:	19cb1590 	.word	0x19cb1590
 80120e0:	3efa01a0 	.word	0x3efa01a0
 80120e4:	16c15177 	.word	0x16c15177
 80120e8:	3f56c16c 	.word	0x3f56c16c
 80120ec:	5555554c 	.word	0x5555554c
 80120f0:	3fa55555 	.word	0x3fa55555
 80120f4:	3fd33332 	.word	0x3fd33332
 80120f8:	3ff00000 	.word	0x3ff00000
 80120fc:	3fe90000 	.word	0x3fe90000
 8012100:	ffe00000 	.word	0xffe00000
 8012104:	3fd20000 	.word	0x3fd20000

08012108 <__kernel_rem_pio2>:
 8012108:	b5f0      	push	{r4, r5, r6, r7, lr}
 801210a:	4ccb      	ldr	r4, [pc, #812]	; (8012438 <__kernel_rem_pio2+0x330>)
 801210c:	44a5      	add	sp, r4
 801210e:	930d      	str	r3, [sp, #52]	; 0x34
 8012110:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8012112:	0014      	movs	r4, r2
 8012114:	009a      	lsls	r2, r3, #2
 8012116:	4bc9      	ldr	r3, [pc, #804]	; (801243c <__kernel_rem_pio2+0x334>)
 8012118:	900e      	str	r0, [sp, #56]	; 0x38
 801211a:	58d3      	ldr	r3, [r2, r3]
 801211c:	9107      	str	r1, [sp, #28]
 801211e:	930a      	str	r3, [sp, #40]	; 0x28
 8012120:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012122:	3b01      	subs	r3, #1
 8012124:	930c      	str	r3, [sp, #48]	; 0x30
 8012126:	2300      	movs	r3, #0
 8012128:	9300      	str	r3, [sp, #0]
 801212a:	0023      	movs	r3, r4
 801212c:	3314      	adds	r3, #20
 801212e:	db04      	blt.n	801213a <__kernel_rem_pio2+0x32>
 8012130:	2118      	movs	r1, #24
 8012132:	1ee0      	subs	r0, r4, #3
 8012134:	f7ee f88e 	bl	8000254 <__divsi3>
 8012138:	9000      	str	r0, [sp, #0]
 801213a:	2218      	movs	r2, #24
 801213c:	9b00      	ldr	r3, [sp, #0]
 801213e:	4252      	negs	r2, r2
 8012140:	3301      	adds	r3, #1
 8012142:	435a      	muls	r2, r3
 8012144:	1913      	adds	r3, r2, r4
 8012146:	9302      	str	r3, [sp, #8]
 8012148:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801214a:	9b00      	ldr	r3, [sp, #0]
 801214c:	ae26      	add	r6, sp, #152	; 0x98
 801214e:	1a9d      	subs	r5, r3, r2
 8012150:	002c      	movs	r4, r5
 8012152:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012154:	189f      	adds	r7, r3, r2
 8012156:	1b63      	subs	r3, r4, r5
 8012158:	429f      	cmp	r7, r3
 801215a:	da0f      	bge.n	801217c <__kernel_rem_pio2+0x74>
 801215c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 801215e:	af76      	add	r7, sp, #472	; 0x1d8
 8012160:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012162:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012164:	1af3      	subs	r3, r6, r3
 8012166:	429a      	cmp	r2, r3
 8012168:	db30      	blt.n	80121cc <__kernel_rem_pio2+0xc4>
 801216a:	ab26      	add	r3, sp, #152	; 0x98
 801216c:	00f4      	lsls	r4, r6, #3
 801216e:	2200      	movs	r2, #0
 8012170:	18e4      	adds	r4, r4, r3
 8012172:	2300      	movs	r3, #0
 8012174:	2500      	movs	r5, #0
 8012176:	9204      	str	r2, [sp, #16]
 8012178:	9305      	str	r3, [sp, #20]
 801217a:	e01e      	b.n	80121ba <__kernel_rem_pio2+0xb2>
 801217c:	2c00      	cmp	r4, #0
 801217e:	db07      	blt.n	8012190 <__kernel_rem_pio2+0x88>
 8012180:	9aa5      	ldr	r2, [sp, #660]	; 0x294
 8012182:	00a3      	lsls	r3, r4, #2
 8012184:	58d0      	ldr	r0, [r2, r3]
 8012186:	f7f0 fb91 	bl	80028ac <__aeabi_i2d>
 801218a:	c603      	stmia	r6!, {r0, r1}
 801218c:	3401      	adds	r4, #1
 801218e:	e7e2      	b.n	8012156 <__kernel_rem_pio2+0x4e>
 8012190:	2000      	movs	r0, #0
 8012192:	2100      	movs	r1, #0
 8012194:	e7f9      	b.n	801218a <__kernel_rem_pio2+0x82>
 8012196:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012198:	00e9      	lsls	r1, r5, #3
 801219a:	1859      	adds	r1, r3, r1
 801219c:	6808      	ldr	r0, [r1, #0]
 801219e:	6849      	ldr	r1, [r1, #4]
 80121a0:	6822      	ldr	r2, [r4, #0]
 80121a2:	6863      	ldr	r3, [r4, #4]
 80121a4:	f7ef fd30 	bl	8001c08 <__aeabi_dmul>
 80121a8:	0002      	movs	r2, r0
 80121aa:	000b      	movs	r3, r1
 80121ac:	9804      	ldr	r0, [sp, #16]
 80121ae:	9905      	ldr	r1, [sp, #20]
 80121b0:	f7ee fdec 	bl	8000d8c <__aeabi_dadd>
 80121b4:	9004      	str	r0, [sp, #16]
 80121b6:	9105      	str	r1, [sp, #20]
 80121b8:	3501      	adds	r5, #1
 80121ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80121bc:	3c08      	subs	r4, #8
 80121be:	429d      	cmp	r5, r3
 80121c0:	dde9      	ble.n	8012196 <__kernel_rem_pio2+0x8e>
 80121c2:	9b04      	ldr	r3, [sp, #16]
 80121c4:	9c05      	ldr	r4, [sp, #20]
 80121c6:	3601      	adds	r6, #1
 80121c8:	c718      	stmia	r7!, {r3, r4}
 80121ca:	e7c9      	b.n	8012160 <__kernel_rem_pio2+0x58>
 80121cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80121ce:	aa12      	add	r2, sp, #72	; 0x48
 80121d0:	009b      	lsls	r3, r3, #2
 80121d2:	189b      	adds	r3, r3, r2
 80121d4:	9310      	str	r3, [sp, #64]	; 0x40
 80121d6:	9b00      	ldr	r3, [sp, #0]
 80121d8:	0098      	lsls	r0, r3, #2
 80121da:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80121dc:	181b      	adds	r3, r3, r0
 80121de:	930f      	str	r3, [sp, #60]	; 0x3c
 80121e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80121e2:	9304      	str	r3, [sp, #16]
 80121e4:	9b04      	ldr	r3, [sp, #16]
 80121e6:	aa76      	add	r2, sp, #472	; 0x1d8
 80121e8:	00db      	lsls	r3, r3, #3
 80121ea:	18d3      	adds	r3, r2, r3
 80121ec:	681c      	ldr	r4, [r3, #0]
 80121ee:	685d      	ldr	r5, [r3, #4]
 80121f0:	ab12      	add	r3, sp, #72	; 0x48
 80121f2:	9300      	str	r3, [sp, #0]
 80121f4:	9309      	str	r3, [sp, #36]	; 0x24
 80121f6:	9b04      	ldr	r3, [sp, #16]
 80121f8:	9211      	str	r2, [sp, #68]	; 0x44
 80121fa:	9308      	str	r3, [sp, #32]
 80121fc:	9b08      	ldr	r3, [sp, #32]
 80121fe:	2b00      	cmp	r3, #0
 8012200:	dc74      	bgt.n	80122ec <__kernel_rem_pio2+0x1e4>
 8012202:	0020      	movs	r0, r4
 8012204:	0029      	movs	r1, r5
 8012206:	9a02      	ldr	r2, [sp, #8]
 8012208:	f000 fc22 	bl	8012a50 <scalbn>
 801220c:	23ff      	movs	r3, #255	; 0xff
 801220e:	2200      	movs	r2, #0
 8012210:	059b      	lsls	r3, r3, #22
 8012212:	0004      	movs	r4, r0
 8012214:	000d      	movs	r5, r1
 8012216:	f7ef fcf7 	bl	8001c08 <__aeabi_dmul>
 801221a:	f000 fb8f 	bl	801293c <floor>
 801221e:	2200      	movs	r2, #0
 8012220:	4b87      	ldr	r3, [pc, #540]	; (8012440 <__kernel_rem_pio2+0x338>)
 8012222:	f7ef fcf1 	bl	8001c08 <__aeabi_dmul>
 8012226:	0002      	movs	r2, r0
 8012228:	000b      	movs	r3, r1
 801222a:	0020      	movs	r0, r4
 801222c:	0029      	movs	r1, r5
 801222e:	f7ef ff57 	bl	80020e0 <__aeabi_dsub>
 8012232:	000d      	movs	r5, r1
 8012234:	0004      	movs	r4, r0
 8012236:	f7f0 fb03 	bl	8002840 <__aeabi_d2iz>
 801223a:	9009      	str	r0, [sp, #36]	; 0x24
 801223c:	f7f0 fb36 	bl	80028ac <__aeabi_i2d>
 8012240:	000b      	movs	r3, r1
 8012242:	0002      	movs	r2, r0
 8012244:	0029      	movs	r1, r5
 8012246:	0020      	movs	r0, r4
 8012248:	f7ef ff4a 	bl	80020e0 <__aeabi_dsub>
 801224c:	9b02      	ldr	r3, [sp, #8]
 801224e:	0006      	movs	r6, r0
 8012250:	000f      	movs	r7, r1
 8012252:	2b00      	cmp	r3, #0
 8012254:	dd74      	ble.n	8012340 <__kernel_rem_pio2+0x238>
 8012256:	2118      	movs	r1, #24
 8012258:	9b04      	ldr	r3, [sp, #16]
 801225a:	aa12      	add	r2, sp, #72	; 0x48
 801225c:	3b01      	subs	r3, #1
 801225e:	009b      	lsls	r3, r3, #2
 8012260:	589a      	ldr	r2, [r3, r2]
 8012262:	9802      	ldr	r0, [sp, #8]
 8012264:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8012266:	1a09      	subs	r1, r1, r0
 8012268:	0010      	movs	r0, r2
 801226a:	4108      	asrs	r0, r1
 801226c:	1824      	adds	r4, r4, r0
 801226e:	4088      	lsls	r0, r1
 8012270:	a912      	add	r1, sp, #72	; 0x48
 8012272:	1a12      	subs	r2, r2, r0
 8012274:	505a      	str	r2, [r3, r1]
 8012276:	2317      	movs	r3, #23
 8012278:	9902      	ldr	r1, [sp, #8]
 801227a:	9409      	str	r4, [sp, #36]	; 0x24
 801227c:	1a5b      	subs	r3, r3, r1
 801227e:	411a      	asrs	r2, r3
 8012280:	9208      	str	r2, [sp, #32]
 8012282:	9b08      	ldr	r3, [sp, #32]
 8012284:	2b00      	cmp	r3, #0
 8012286:	dd6d      	ble.n	8012364 <__kernel_rem_pio2+0x25c>
 8012288:	2200      	movs	r2, #0
 801228a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801228c:	2080      	movs	r0, #128	; 0x80
 801228e:	3301      	adds	r3, #1
 8012290:	9309      	str	r3, [sp, #36]	; 0x24
 8012292:	4b6c      	ldr	r3, [pc, #432]	; (8012444 <__kernel_rem_pio2+0x33c>)
 8012294:	0014      	movs	r4, r2
 8012296:	469c      	mov	ip, r3
 8012298:	2501      	movs	r5, #1
 801229a:	0440      	lsls	r0, r0, #17
 801229c:	9b04      	ldr	r3, [sp, #16]
 801229e:	4293      	cmp	r3, r2
 80122a0:	dd00      	ble.n	80122a4 <__kernel_rem_pio2+0x19c>
 80122a2:	e099      	b.n	80123d8 <__kernel_rem_pio2+0x2d0>
 80122a4:	9b02      	ldr	r3, [sp, #8]
 80122a6:	2b00      	cmp	r3, #0
 80122a8:	dd05      	ble.n	80122b6 <__kernel_rem_pio2+0x1ae>
 80122aa:	2b01      	cmp	r3, #1
 80122ac:	d100      	bne.n	80122b0 <__kernel_rem_pio2+0x1a8>
 80122ae:	e0a9      	b.n	8012404 <__kernel_rem_pio2+0x2fc>
 80122b0:	2b02      	cmp	r3, #2
 80122b2:	d100      	bne.n	80122b6 <__kernel_rem_pio2+0x1ae>
 80122b4:	e0b1      	b.n	801241a <__kernel_rem_pio2+0x312>
 80122b6:	9b08      	ldr	r3, [sp, #32]
 80122b8:	2b02      	cmp	r3, #2
 80122ba:	d153      	bne.n	8012364 <__kernel_rem_pio2+0x25c>
 80122bc:	0032      	movs	r2, r6
 80122be:	003b      	movs	r3, r7
 80122c0:	2000      	movs	r0, #0
 80122c2:	4961      	ldr	r1, [pc, #388]	; (8012448 <__kernel_rem_pio2+0x340>)
 80122c4:	f7ef ff0c 	bl	80020e0 <__aeabi_dsub>
 80122c8:	0006      	movs	r6, r0
 80122ca:	000f      	movs	r7, r1
 80122cc:	2c00      	cmp	r4, #0
 80122ce:	d049      	beq.n	8012364 <__kernel_rem_pio2+0x25c>
 80122d0:	9a02      	ldr	r2, [sp, #8]
 80122d2:	2000      	movs	r0, #0
 80122d4:	495c      	ldr	r1, [pc, #368]	; (8012448 <__kernel_rem_pio2+0x340>)
 80122d6:	f000 fbbb 	bl	8012a50 <scalbn>
 80122da:	0002      	movs	r2, r0
 80122dc:	000b      	movs	r3, r1
 80122de:	0030      	movs	r0, r6
 80122e0:	0039      	movs	r1, r7
 80122e2:	f7ef fefd 	bl	80020e0 <__aeabi_dsub>
 80122e6:	0006      	movs	r6, r0
 80122e8:	000f      	movs	r7, r1
 80122ea:	e03b      	b.n	8012364 <__kernel_rem_pio2+0x25c>
 80122ec:	2200      	movs	r2, #0
 80122ee:	4b57      	ldr	r3, [pc, #348]	; (801244c <__kernel_rem_pio2+0x344>)
 80122f0:	0020      	movs	r0, r4
 80122f2:	0029      	movs	r1, r5
 80122f4:	f7ef fc88 	bl	8001c08 <__aeabi_dmul>
 80122f8:	f7f0 faa2 	bl	8002840 <__aeabi_d2iz>
 80122fc:	f7f0 fad6 	bl	80028ac <__aeabi_i2d>
 8012300:	2200      	movs	r2, #0
 8012302:	4b53      	ldr	r3, [pc, #332]	; (8012450 <__kernel_rem_pio2+0x348>)
 8012304:	0006      	movs	r6, r0
 8012306:	000f      	movs	r7, r1
 8012308:	f7ef fc7e 	bl	8001c08 <__aeabi_dmul>
 801230c:	0002      	movs	r2, r0
 801230e:	000b      	movs	r3, r1
 8012310:	0020      	movs	r0, r4
 8012312:	0029      	movs	r1, r5
 8012314:	f7ef fee4 	bl	80020e0 <__aeabi_dsub>
 8012318:	f7f0 fa92 	bl	8002840 <__aeabi_d2iz>
 801231c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801231e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8012320:	c301      	stmia	r3!, {r0}
 8012322:	9309      	str	r3, [sp, #36]	; 0x24
 8012324:	9b08      	ldr	r3, [sp, #32]
 8012326:	0030      	movs	r0, r6
 8012328:	3b01      	subs	r3, #1
 801232a:	9308      	str	r3, [sp, #32]
 801232c:	00db      	lsls	r3, r3, #3
 801232e:	18d3      	adds	r3, r2, r3
 8012330:	0039      	movs	r1, r7
 8012332:	681a      	ldr	r2, [r3, #0]
 8012334:	685b      	ldr	r3, [r3, #4]
 8012336:	f7ee fd29 	bl	8000d8c <__aeabi_dadd>
 801233a:	0004      	movs	r4, r0
 801233c:	000d      	movs	r5, r1
 801233e:	e75d      	b.n	80121fc <__kernel_rem_pio2+0xf4>
 8012340:	9b02      	ldr	r3, [sp, #8]
 8012342:	2b00      	cmp	r3, #0
 8012344:	d107      	bne.n	8012356 <__kernel_rem_pio2+0x24e>
 8012346:	9b04      	ldr	r3, [sp, #16]
 8012348:	aa12      	add	r2, sp, #72	; 0x48
 801234a:	3b01      	subs	r3, #1
 801234c:	009b      	lsls	r3, r3, #2
 801234e:	5898      	ldr	r0, [r3, r2]
 8012350:	15c3      	asrs	r3, r0, #23
 8012352:	9308      	str	r3, [sp, #32]
 8012354:	e795      	b.n	8012282 <__kernel_rem_pio2+0x17a>
 8012356:	2200      	movs	r2, #0
 8012358:	4b3e      	ldr	r3, [pc, #248]	; (8012454 <__kernel_rem_pio2+0x34c>)
 801235a:	f7ee f89b 	bl	8000494 <__aeabi_dcmpge>
 801235e:	2800      	cmp	r0, #0
 8012360:	d137      	bne.n	80123d2 <__kernel_rem_pio2+0x2ca>
 8012362:	9008      	str	r0, [sp, #32]
 8012364:	2200      	movs	r2, #0
 8012366:	2300      	movs	r3, #0
 8012368:	0030      	movs	r0, r6
 801236a:	0039      	movs	r1, r7
 801236c:	f7ee f86e 	bl	800044c <__aeabi_dcmpeq>
 8012370:	2800      	cmp	r0, #0
 8012372:	d100      	bne.n	8012376 <__kernel_rem_pio2+0x26e>
 8012374:	e0b9      	b.n	80124ea <__kernel_rem_pio2+0x3e2>
 8012376:	2200      	movs	r2, #0
 8012378:	9b04      	ldr	r3, [sp, #16]
 801237a:	3b01      	subs	r3, #1
 801237c:	9300      	str	r3, [sp, #0]
 801237e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8012380:	428b      	cmp	r3, r1
 8012382:	da53      	bge.n	801242c <__kernel_rem_pio2+0x324>
 8012384:	2a00      	cmp	r2, #0
 8012386:	d100      	bne.n	801238a <__kernel_rem_pio2+0x282>
 8012388:	e095      	b.n	80124b6 <__kernel_rem_pio2+0x3ae>
 801238a:	9b02      	ldr	r3, [sp, #8]
 801238c:	aa12      	add	r2, sp, #72	; 0x48
 801238e:	3b18      	subs	r3, #24
 8012390:	9302      	str	r3, [sp, #8]
 8012392:	9b00      	ldr	r3, [sp, #0]
 8012394:	009b      	lsls	r3, r3, #2
 8012396:	589b      	ldr	r3, [r3, r2]
 8012398:	2b00      	cmp	r3, #0
 801239a:	d100      	bne.n	801239e <__kernel_rem_pio2+0x296>
 801239c:	e0a1      	b.n	80124e2 <__kernel_rem_pio2+0x3da>
 801239e:	2000      	movs	r0, #0
 80123a0:	9a02      	ldr	r2, [sp, #8]
 80123a2:	4929      	ldr	r1, [pc, #164]	; (8012448 <__kernel_rem_pio2+0x340>)
 80123a4:	f000 fb54 	bl	8012a50 <scalbn>
 80123a8:	0006      	movs	r6, r0
 80123aa:	000f      	movs	r7, r1
 80123ac:	9c00      	ldr	r4, [sp, #0]
 80123ae:	2c00      	cmp	r4, #0
 80123b0:	db00      	blt.n	80123b4 <__kernel_rem_pio2+0x2ac>
 80123b2:	e0d9      	b.n	8012568 <__kernel_rem_pio2+0x460>
 80123b4:	9c00      	ldr	r4, [sp, #0]
 80123b6:	2c00      	cmp	r4, #0
 80123b8:	da00      	bge.n	80123bc <__kernel_rem_pio2+0x2b4>
 80123ba:	e10c      	b.n	80125d6 <__kernel_rem_pio2+0x4ce>
 80123bc:	ab76      	add	r3, sp, #472	; 0x1d8
 80123be:	00e6      	lsls	r6, r4, #3
 80123c0:	2200      	movs	r2, #0
 80123c2:	18f6      	adds	r6, r6, r3
 80123c4:	2300      	movs	r3, #0
 80123c6:	9202      	str	r2, [sp, #8]
 80123c8:	9303      	str	r3, [sp, #12]
 80123ca:	9b00      	ldr	r3, [sp, #0]
 80123cc:	2500      	movs	r5, #0
 80123ce:	1b1f      	subs	r7, r3, r4
 80123d0:	e0f3      	b.n	80125ba <__kernel_rem_pio2+0x4b2>
 80123d2:	2302      	movs	r3, #2
 80123d4:	9308      	str	r3, [sp, #32]
 80123d6:	e757      	b.n	8012288 <__kernel_rem_pio2+0x180>
 80123d8:	9b00      	ldr	r3, [sp, #0]
 80123da:	681b      	ldr	r3, [r3, #0]
 80123dc:	2c00      	cmp	r4, #0
 80123de:	d10b      	bne.n	80123f8 <__kernel_rem_pio2+0x2f0>
 80123e0:	2b00      	cmp	r3, #0
 80123e2:	d003      	beq.n	80123ec <__kernel_rem_pio2+0x2e4>
 80123e4:	9c00      	ldr	r4, [sp, #0]
 80123e6:	1ac3      	subs	r3, r0, r3
 80123e8:	6023      	str	r3, [r4, #0]
 80123ea:	002b      	movs	r3, r5
 80123ec:	9c00      	ldr	r4, [sp, #0]
 80123ee:	3201      	adds	r2, #1
 80123f0:	3404      	adds	r4, #4
 80123f2:	9400      	str	r4, [sp, #0]
 80123f4:	001c      	movs	r4, r3
 80123f6:	e751      	b.n	801229c <__kernel_rem_pio2+0x194>
 80123f8:	4661      	mov	r1, ip
 80123fa:	1acb      	subs	r3, r1, r3
 80123fc:	9900      	ldr	r1, [sp, #0]
 80123fe:	600b      	str	r3, [r1, #0]
 8012400:	0023      	movs	r3, r4
 8012402:	e7f3      	b.n	80123ec <__kernel_rem_pio2+0x2e4>
 8012404:	9b04      	ldr	r3, [sp, #16]
 8012406:	aa12      	add	r2, sp, #72	; 0x48
 8012408:	3b01      	subs	r3, #1
 801240a:	009b      	lsls	r3, r3, #2
 801240c:	589a      	ldr	r2, [r3, r2]
 801240e:	9200      	str	r2, [sp, #0]
 8012410:	0252      	lsls	r2, r2, #9
 8012412:	0a52      	lsrs	r2, r2, #9
 8012414:	a912      	add	r1, sp, #72	; 0x48
 8012416:	505a      	str	r2, [r3, r1]
 8012418:	e74d      	b.n	80122b6 <__kernel_rem_pio2+0x1ae>
 801241a:	9b04      	ldr	r3, [sp, #16]
 801241c:	aa12      	add	r2, sp, #72	; 0x48
 801241e:	3b01      	subs	r3, #1
 8012420:	009b      	lsls	r3, r3, #2
 8012422:	589a      	ldr	r2, [r3, r2]
 8012424:	9200      	str	r2, [sp, #0]
 8012426:	0292      	lsls	r2, r2, #10
 8012428:	0a92      	lsrs	r2, r2, #10
 801242a:	e7f3      	b.n	8012414 <__kernel_rem_pio2+0x30c>
 801242c:	0099      	lsls	r1, r3, #2
 801242e:	a812      	add	r0, sp, #72	; 0x48
 8012430:	5809      	ldr	r1, [r1, r0]
 8012432:	3b01      	subs	r3, #1
 8012434:	430a      	orrs	r2, r1
 8012436:	e7a2      	b.n	801237e <__kernel_rem_pio2+0x276>
 8012438:	fffffd84 	.word	0xfffffd84
 801243c:	08013cb0 	.word	0x08013cb0
 8012440:	40200000 	.word	0x40200000
 8012444:	00ffffff 	.word	0x00ffffff
 8012448:	3ff00000 	.word	0x3ff00000
 801244c:	3e700000 	.word	0x3e700000
 8012450:	41700000 	.word	0x41700000
 8012454:	3fe00000 	.word	0x3fe00000
 8012458:	3301      	adds	r3, #1
 801245a:	9910      	ldr	r1, [sp, #64]	; 0x40
 801245c:	009a      	lsls	r2, r3, #2
 801245e:	4252      	negs	r2, r2
 8012460:	588a      	ldr	r2, [r1, r2]
 8012462:	2a00      	cmp	r2, #0
 8012464:	d0f8      	beq.n	8012458 <__kernel_rem_pio2+0x350>
 8012466:	9a04      	ldr	r2, [sp, #16]
 8012468:	990d      	ldr	r1, [sp, #52]	; 0x34
 801246a:	1c57      	adds	r7, r2, #1
 801246c:	1854      	adds	r4, r2, r1
 801246e:	00e4      	lsls	r4, r4, #3
 8012470:	aa26      	add	r2, sp, #152	; 0x98
 8012472:	1914      	adds	r4, r2, r4
 8012474:	9a04      	ldr	r2, [sp, #16]
 8012476:	18d3      	adds	r3, r2, r3
 8012478:	9304      	str	r3, [sp, #16]
 801247a:	9b04      	ldr	r3, [sp, #16]
 801247c:	42bb      	cmp	r3, r7
 801247e:	da00      	bge.n	8012482 <__kernel_rem_pio2+0x37a>
 8012480:	e6b0      	b.n	80121e4 <__kernel_rem_pio2+0xdc>
 8012482:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8012484:	00bb      	lsls	r3, r7, #2
 8012486:	58d0      	ldr	r0, [r2, r3]
 8012488:	f7f0 fa10 	bl	80028ac <__aeabi_i2d>
 801248c:	2200      	movs	r2, #0
 801248e:	2300      	movs	r3, #0
 8012490:	0026      	movs	r6, r4
 8012492:	2500      	movs	r5, #0
 8012494:	6020      	str	r0, [r4, #0]
 8012496:	6061      	str	r1, [r4, #4]
 8012498:	9200      	str	r2, [sp, #0]
 801249a:	9301      	str	r3, [sp, #4]
 801249c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801249e:	429d      	cmp	r5, r3
 80124a0:	dd0b      	ble.n	80124ba <__kernel_rem_pio2+0x3b2>
 80124a2:	00fb      	lsls	r3, r7, #3
 80124a4:	aa76      	add	r2, sp, #472	; 0x1d8
 80124a6:	18d3      	adds	r3, r2, r3
 80124a8:	3701      	adds	r7, #1
 80124aa:	9900      	ldr	r1, [sp, #0]
 80124ac:	9a01      	ldr	r2, [sp, #4]
 80124ae:	3408      	adds	r4, #8
 80124b0:	6019      	str	r1, [r3, #0]
 80124b2:	605a      	str	r2, [r3, #4]
 80124b4:	e7e1      	b.n	801247a <__kernel_rem_pio2+0x372>
 80124b6:	2301      	movs	r3, #1
 80124b8:	e7cf      	b.n	801245a <__kernel_rem_pio2+0x352>
 80124ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80124bc:	00e9      	lsls	r1, r5, #3
 80124be:	1859      	adds	r1, r3, r1
 80124c0:	6808      	ldr	r0, [r1, #0]
 80124c2:	6849      	ldr	r1, [r1, #4]
 80124c4:	6832      	ldr	r2, [r6, #0]
 80124c6:	6873      	ldr	r3, [r6, #4]
 80124c8:	f7ef fb9e 	bl	8001c08 <__aeabi_dmul>
 80124cc:	0002      	movs	r2, r0
 80124ce:	000b      	movs	r3, r1
 80124d0:	9800      	ldr	r0, [sp, #0]
 80124d2:	9901      	ldr	r1, [sp, #4]
 80124d4:	f7ee fc5a 	bl	8000d8c <__aeabi_dadd>
 80124d8:	3501      	adds	r5, #1
 80124da:	9000      	str	r0, [sp, #0]
 80124dc:	9101      	str	r1, [sp, #4]
 80124de:	3e08      	subs	r6, #8
 80124e0:	e7dc      	b.n	801249c <__kernel_rem_pio2+0x394>
 80124e2:	9b00      	ldr	r3, [sp, #0]
 80124e4:	3b01      	subs	r3, #1
 80124e6:	9300      	str	r3, [sp, #0]
 80124e8:	e74f      	b.n	801238a <__kernel_rem_pio2+0x282>
 80124ea:	9b02      	ldr	r3, [sp, #8]
 80124ec:	0030      	movs	r0, r6
 80124ee:	425a      	negs	r2, r3
 80124f0:	0039      	movs	r1, r7
 80124f2:	f000 faad 	bl	8012a50 <scalbn>
 80124f6:	2200      	movs	r2, #0
 80124f8:	4bb5      	ldr	r3, [pc, #724]	; (80127d0 <__kernel_rem_pio2+0x6c8>)
 80124fa:	0004      	movs	r4, r0
 80124fc:	000d      	movs	r5, r1
 80124fe:	f7ed ffc9 	bl	8000494 <__aeabi_dcmpge>
 8012502:	2800      	cmp	r0, #0
 8012504:	d025      	beq.n	8012552 <__kernel_rem_pio2+0x44a>
 8012506:	2200      	movs	r2, #0
 8012508:	4bb2      	ldr	r3, [pc, #712]	; (80127d4 <__kernel_rem_pio2+0x6cc>)
 801250a:	0020      	movs	r0, r4
 801250c:	0029      	movs	r1, r5
 801250e:	f7ef fb7b 	bl	8001c08 <__aeabi_dmul>
 8012512:	f7f0 f995 	bl	8002840 <__aeabi_d2iz>
 8012516:	9b04      	ldr	r3, [sp, #16]
 8012518:	0006      	movs	r6, r0
 801251a:	009f      	lsls	r7, r3, #2
 801251c:	f7f0 f9c6 	bl	80028ac <__aeabi_i2d>
 8012520:	2200      	movs	r2, #0
 8012522:	4bab      	ldr	r3, [pc, #684]	; (80127d0 <__kernel_rem_pio2+0x6c8>)
 8012524:	f7ef fb70 	bl	8001c08 <__aeabi_dmul>
 8012528:	0002      	movs	r2, r0
 801252a:	000b      	movs	r3, r1
 801252c:	0020      	movs	r0, r4
 801252e:	0029      	movs	r1, r5
 8012530:	f7ef fdd6 	bl	80020e0 <__aeabi_dsub>
 8012534:	f7f0 f984 	bl	8002840 <__aeabi_d2iz>
 8012538:	ab12      	add	r3, sp, #72	; 0x48
 801253a:	51d8      	str	r0, [r3, r7]
 801253c:	9b04      	ldr	r3, [sp, #16]
 801253e:	aa12      	add	r2, sp, #72	; 0x48
 8012540:	3301      	adds	r3, #1
 8012542:	9300      	str	r3, [sp, #0]
 8012544:	9b02      	ldr	r3, [sp, #8]
 8012546:	3318      	adds	r3, #24
 8012548:	9302      	str	r3, [sp, #8]
 801254a:	9b00      	ldr	r3, [sp, #0]
 801254c:	009b      	lsls	r3, r3, #2
 801254e:	509e      	str	r6, [r3, r2]
 8012550:	e725      	b.n	801239e <__kernel_rem_pio2+0x296>
 8012552:	9b04      	ldr	r3, [sp, #16]
 8012554:	0020      	movs	r0, r4
 8012556:	0029      	movs	r1, r5
 8012558:	009e      	lsls	r6, r3, #2
 801255a:	f7f0 f971 	bl	8002840 <__aeabi_d2iz>
 801255e:	ab12      	add	r3, sp, #72	; 0x48
 8012560:	5198      	str	r0, [r3, r6]
 8012562:	9b04      	ldr	r3, [sp, #16]
 8012564:	9300      	str	r3, [sp, #0]
 8012566:	e71a      	b.n	801239e <__kernel_rem_pio2+0x296>
 8012568:	00e5      	lsls	r5, r4, #3
 801256a:	ab76      	add	r3, sp, #472	; 0x1d8
 801256c:	aa12      	add	r2, sp, #72	; 0x48
 801256e:	195d      	adds	r5, r3, r5
 8012570:	00a3      	lsls	r3, r4, #2
 8012572:	5898      	ldr	r0, [r3, r2]
 8012574:	f7f0 f99a 	bl	80028ac <__aeabi_i2d>
 8012578:	0032      	movs	r2, r6
 801257a:	003b      	movs	r3, r7
 801257c:	f7ef fb44 	bl	8001c08 <__aeabi_dmul>
 8012580:	2200      	movs	r2, #0
 8012582:	6028      	str	r0, [r5, #0]
 8012584:	6069      	str	r1, [r5, #4]
 8012586:	4b93      	ldr	r3, [pc, #588]	; (80127d4 <__kernel_rem_pio2+0x6cc>)
 8012588:	0030      	movs	r0, r6
 801258a:	0039      	movs	r1, r7
 801258c:	f7ef fb3c 	bl	8001c08 <__aeabi_dmul>
 8012590:	3c01      	subs	r4, #1
 8012592:	0006      	movs	r6, r0
 8012594:	000f      	movs	r7, r1
 8012596:	e70a      	b.n	80123ae <__kernel_rem_pio2+0x2a6>
 8012598:	4b8f      	ldr	r3, [pc, #572]	; (80127d8 <__kernel_rem_pio2+0x6d0>)
 801259a:	00e9      	lsls	r1, r5, #3
 801259c:	1859      	adds	r1, r3, r1
 801259e:	6808      	ldr	r0, [r1, #0]
 80125a0:	6849      	ldr	r1, [r1, #4]
 80125a2:	ce0c      	ldmia	r6!, {r2, r3}
 80125a4:	f7ef fb30 	bl	8001c08 <__aeabi_dmul>
 80125a8:	0002      	movs	r2, r0
 80125aa:	000b      	movs	r3, r1
 80125ac:	9802      	ldr	r0, [sp, #8]
 80125ae:	9903      	ldr	r1, [sp, #12]
 80125b0:	f7ee fbec 	bl	8000d8c <__aeabi_dadd>
 80125b4:	9002      	str	r0, [sp, #8]
 80125b6:	9103      	str	r1, [sp, #12]
 80125b8:	3501      	adds	r5, #1
 80125ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80125bc:	429d      	cmp	r5, r3
 80125be:	dc01      	bgt.n	80125c4 <__kernel_rem_pio2+0x4bc>
 80125c0:	42bd      	cmp	r5, r7
 80125c2:	dde9      	ble.n	8012598 <__kernel_rem_pio2+0x490>
 80125c4:	ab4e      	add	r3, sp, #312	; 0x138
 80125c6:	00ff      	lsls	r7, r7, #3
 80125c8:	19df      	adds	r7, r3, r7
 80125ca:	3c01      	subs	r4, #1
 80125cc:	9a02      	ldr	r2, [sp, #8]
 80125ce:	9b03      	ldr	r3, [sp, #12]
 80125d0:	603a      	str	r2, [r7, #0]
 80125d2:	607b      	str	r3, [r7, #4]
 80125d4:	e6ef      	b.n	80123b6 <__kernel_rem_pio2+0x2ae>
 80125d6:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80125d8:	2b02      	cmp	r3, #2
 80125da:	dc0e      	bgt.n	80125fa <__kernel_rem_pio2+0x4f2>
 80125dc:	2b00      	cmp	r3, #0
 80125de:	dd00      	ble.n	80125e2 <__kernel_rem_pio2+0x4da>
 80125e0:	e08c      	b.n	80126fc <__kernel_rem_pio2+0x5f4>
 80125e2:	2500      	movs	r5, #0
 80125e4:	002c      	movs	r4, r5
 80125e6:	42ab      	cmp	r3, r5
 80125e8:	d046      	beq.n	8012678 <__kernel_rem_pio2+0x570>
 80125ea:	2007      	movs	r0, #7
 80125ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80125ee:	4003      	ands	r3, r0
 80125f0:	0018      	movs	r0, r3
 80125f2:	239f      	movs	r3, #159	; 0x9f
 80125f4:	009b      	lsls	r3, r3, #2
 80125f6:	449d      	add	sp, r3
 80125f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80125fa:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80125fc:	2b03      	cmp	r3, #3
 80125fe:	d1f4      	bne.n	80125ea <__kernel_rem_pio2+0x4e2>
 8012600:	9b00      	ldr	r3, [sp, #0]
 8012602:	00dc      	lsls	r4, r3, #3
 8012604:	ab4e      	add	r3, sp, #312	; 0x138
 8012606:	191c      	adds	r4, r3, r4
 8012608:	0025      	movs	r5, r4
 801260a:	9b00      	ldr	r3, [sp, #0]
 801260c:	9302      	str	r3, [sp, #8]
 801260e:	9b02      	ldr	r3, [sp, #8]
 8012610:	3d08      	subs	r5, #8
 8012612:	2b00      	cmp	r3, #0
 8012614:	dd00      	ble.n	8012618 <__kernel_rem_pio2+0x510>
 8012616:	e07f      	b.n	8012718 <__kernel_rem_pio2+0x610>
 8012618:	9d00      	ldr	r5, [sp, #0]
 801261a:	3c08      	subs	r4, #8
 801261c:	2d01      	cmp	r5, #1
 801261e:	dd00      	ble.n	8012622 <__kernel_rem_pio2+0x51a>
 8012620:	e09c      	b.n	801275c <__kernel_rem_pio2+0x654>
 8012622:	2400      	movs	r4, #0
 8012624:	0021      	movs	r1, r4
 8012626:	9b00      	ldr	r3, [sp, #0]
 8012628:	2b01      	cmp	r3, #1
 801262a:	dd00      	ble.n	801262e <__kernel_rem_pio2+0x526>
 801262c:	e0b4      	b.n	8012798 <__kernel_rem_pio2+0x690>
 801262e:	9b08      	ldr	r3, [sp, #32]
 8012630:	9f4e      	ldr	r7, [sp, #312]	; 0x138
 8012632:	9e4f      	ldr	r6, [sp, #316]	; 0x13c
 8012634:	9d50      	ldr	r5, [sp, #320]	; 0x140
 8012636:	9851      	ldr	r0, [sp, #324]	; 0x144
 8012638:	2b00      	cmp	r3, #0
 801263a:	d000      	beq.n	801263e <__kernel_rem_pio2+0x536>
 801263c:	e0ba      	b.n	80127b4 <__kernel_rem_pio2+0x6ac>
 801263e:	0033      	movs	r3, r6
 8012640:	003a      	movs	r2, r7
 8012642:	9e07      	ldr	r6, [sp, #28]
 8012644:	6032      	str	r2, [r6, #0]
 8012646:	6073      	str	r3, [r6, #4]
 8012648:	002a      	movs	r2, r5
 801264a:	0003      	movs	r3, r0
 801264c:	60b2      	str	r2, [r6, #8]
 801264e:	60f3      	str	r3, [r6, #12]
 8012650:	0022      	movs	r2, r4
 8012652:	000b      	movs	r3, r1
 8012654:	6132      	str	r2, [r6, #16]
 8012656:	6173      	str	r3, [r6, #20]
 8012658:	e7c7      	b.n	80125ea <__kernel_rem_pio2+0x4e2>
 801265a:	9b00      	ldr	r3, [sp, #0]
 801265c:	aa4e      	add	r2, sp, #312	; 0x138
 801265e:	00db      	lsls	r3, r3, #3
 8012660:	18d3      	adds	r3, r2, r3
 8012662:	0028      	movs	r0, r5
 8012664:	681a      	ldr	r2, [r3, #0]
 8012666:	685b      	ldr	r3, [r3, #4]
 8012668:	0021      	movs	r1, r4
 801266a:	f7ee fb8f 	bl	8000d8c <__aeabi_dadd>
 801266e:	0005      	movs	r5, r0
 8012670:	000c      	movs	r4, r1
 8012672:	9b00      	ldr	r3, [sp, #0]
 8012674:	3b01      	subs	r3, #1
 8012676:	9300      	str	r3, [sp, #0]
 8012678:	9b00      	ldr	r3, [sp, #0]
 801267a:	2b00      	cmp	r3, #0
 801267c:	daed      	bge.n	801265a <__kernel_rem_pio2+0x552>
 801267e:	9b08      	ldr	r3, [sp, #32]
 8012680:	2b00      	cmp	r3, #0
 8012682:	d002      	beq.n	801268a <__kernel_rem_pio2+0x582>
 8012684:	2380      	movs	r3, #128	; 0x80
 8012686:	061b      	lsls	r3, r3, #24
 8012688:	18e4      	adds	r4, r4, r3
 801268a:	002a      	movs	r2, r5
 801268c:	0023      	movs	r3, r4
 801268e:	9907      	ldr	r1, [sp, #28]
 8012690:	600a      	str	r2, [r1, #0]
 8012692:	604b      	str	r3, [r1, #4]
 8012694:	e7a9      	b.n	80125ea <__kernel_rem_pio2+0x4e2>
 8012696:	00e3      	lsls	r3, r4, #3
 8012698:	aa4e      	add	r2, sp, #312	; 0x138
 801269a:	18d3      	adds	r3, r2, r3
 801269c:	0030      	movs	r0, r6
 801269e:	681a      	ldr	r2, [r3, #0]
 80126a0:	685b      	ldr	r3, [r3, #4]
 80126a2:	0029      	movs	r1, r5
 80126a4:	f7ee fb72 	bl	8000d8c <__aeabi_dadd>
 80126a8:	0006      	movs	r6, r0
 80126aa:	000d      	movs	r5, r1
 80126ac:	3c01      	subs	r4, #1
 80126ae:	2c00      	cmp	r4, #0
 80126b0:	daf1      	bge.n	8012696 <__kernel_rem_pio2+0x58e>
 80126b2:	9b08      	ldr	r3, [sp, #32]
 80126b4:	0029      	movs	r1, r5
 80126b6:	2b00      	cmp	r3, #0
 80126b8:	d002      	beq.n	80126c0 <__kernel_rem_pio2+0x5b8>
 80126ba:	2380      	movs	r3, #128	; 0x80
 80126bc:	061b      	lsls	r3, r3, #24
 80126be:	18e9      	adds	r1, r5, r3
 80126c0:	0032      	movs	r2, r6
 80126c2:	000b      	movs	r3, r1
 80126c4:	9907      	ldr	r1, [sp, #28]
 80126c6:	2401      	movs	r4, #1
 80126c8:	600a      	str	r2, [r1, #0]
 80126ca:	604b      	str	r3, [r1, #4]
 80126cc:	984e      	ldr	r0, [sp, #312]	; 0x138
 80126ce:	994f      	ldr	r1, [sp, #316]	; 0x13c
 80126d0:	002b      	movs	r3, r5
 80126d2:	f7ef fd05 	bl	80020e0 <__aeabi_dsub>
 80126d6:	0007      	movs	r7, r0
 80126d8:	000e      	movs	r6, r1
 80126da:	ad4e      	add	r5, sp, #312	; 0x138
 80126dc:	9b00      	ldr	r3, [sp, #0]
 80126de:	3508      	adds	r5, #8
 80126e0:	42a3      	cmp	r3, r4
 80126e2:	da0f      	bge.n	8012704 <__kernel_rem_pio2+0x5fc>
 80126e4:	9b08      	ldr	r3, [sp, #32]
 80126e6:	2b00      	cmp	r3, #0
 80126e8:	d002      	beq.n	80126f0 <__kernel_rem_pio2+0x5e8>
 80126ea:	2380      	movs	r3, #128	; 0x80
 80126ec:	061b      	lsls	r3, r3, #24
 80126ee:	18f6      	adds	r6, r6, r3
 80126f0:	003a      	movs	r2, r7
 80126f2:	0033      	movs	r3, r6
 80126f4:	9907      	ldr	r1, [sp, #28]
 80126f6:	608a      	str	r2, [r1, #8]
 80126f8:	60cb      	str	r3, [r1, #12]
 80126fa:	e776      	b.n	80125ea <__kernel_rem_pio2+0x4e2>
 80126fc:	2600      	movs	r6, #0
 80126fe:	9c00      	ldr	r4, [sp, #0]
 8012700:	0035      	movs	r5, r6
 8012702:	e7d4      	b.n	80126ae <__kernel_rem_pio2+0x5a6>
 8012704:	0038      	movs	r0, r7
 8012706:	682a      	ldr	r2, [r5, #0]
 8012708:	686b      	ldr	r3, [r5, #4]
 801270a:	0031      	movs	r1, r6
 801270c:	f7ee fb3e 	bl	8000d8c <__aeabi_dadd>
 8012710:	3401      	adds	r4, #1
 8012712:	0007      	movs	r7, r0
 8012714:	000e      	movs	r6, r1
 8012716:	e7e1      	b.n	80126dc <__kernel_rem_pio2+0x5d4>
 8012718:	9b02      	ldr	r3, [sp, #8]
 801271a:	68ae      	ldr	r6, [r5, #8]
 801271c:	68ef      	ldr	r7, [r5, #12]
 801271e:	3b01      	subs	r3, #1
 8012720:	9302      	str	r3, [sp, #8]
 8012722:	682a      	ldr	r2, [r5, #0]
 8012724:	686b      	ldr	r3, [r5, #4]
 8012726:	9204      	str	r2, [sp, #16]
 8012728:	9305      	str	r3, [sp, #20]
 801272a:	9804      	ldr	r0, [sp, #16]
 801272c:	9905      	ldr	r1, [sp, #20]
 801272e:	0032      	movs	r2, r6
 8012730:	003b      	movs	r3, r7
 8012732:	f7ee fb2b 	bl	8000d8c <__aeabi_dadd>
 8012736:	0002      	movs	r2, r0
 8012738:	000b      	movs	r3, r1
 801273a:	900a      	str	r0, [sp, #40]	; 0x28
 801273c:	910b      	str	r1, [sp, #44]	; 0x2c
 801273e:	9804      	ldr	r0, [sp, #16]
 8012740:	9905      	ldr	r1, [sp, #20]
 8012742:	f7ef fccd 	bl	80020e0 <__aeabi_dsub>
 8012746:	0032      	movs	r2, r6
 8012748:	003b      	movs	r3, r7
 801274a:	f7ee fb1f 	bl	8000d8c <__aeabi_dadd>
 801274e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012750:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012752:	60a8      	str	r0, [r5, #8]
 8012754:	60e9      	str	r1, [r5, #12]
 8012756:	602a      	str	r2, [r5, #0]
 8012758:	606b      	str	r3, [r5, #4]
 801275a:	e758      	b.n	801260e <__kernel_rem_pio2+0x506>
 801275c:	6826      	ldr	r6, [r4, #0]
 801275e:	6867      	ldr	r7, [r4, #4]
 8012760:	68a2      	ldr	r2, [r4, #8]
 8012762:	68e3      	ldr	r3, [r4, #12]
 8012764:	0030      	movs	r0, r6
 8012766:	0039      	movs	r1, r7
 8012768:	9202      	str	r2, [sp, #8]
 801276a:	9303      	str	r3, [sp, #12]
 801276c:	f7ee fb0e 	bl	8000d8c <__aeabi_dadd>
 8012770:	0002      	movs	r2, r0
 8012772:	000b      	movs	r3, r1
 8012774:	9004      	str	r0, [sp, #16]
 8012776:	9105      	str	r1, [sp, #20]
 8012778:	0030      	movs	r0, r6
 801277a:	0039      	movs	r1, r7
 801277c:	f7ef fcb0 	bl	80020e0 <__aeabi_dsub>
 8012780:	9a02      	ldr	r2, [sp, #8]
 8012782:	9b03      	ldr	r3, [sp, #12]
 8012784:	f7ee fb02 	bl	8000d8c <__aeabi_dadd>
 8012788:	9a04      	ldr	r2, [sp, #16]
 801278a:	9b05      	ldr	r3, [sp, #20]
 801278c:	60a0      	str	r0, [r4, #8]
 801278e:	60e1      	str	r1, [r4, #12]
 8012790:	6022      	str	r2, [r4, #0]
 8012792:	6063      	str	r3, [r4, #4]
 8012794:	3d01      	subs	r5, #1
 8012796:	e740      	b.n	801261a <__kernel_rem_pio2+0x512>
 8012798:	9b00      	ldr	r3, [sp, #0]
 801279a:	aa4e      	add	r2, sp, #312	; 0x138
 801279c:	00db      	lsls	r3, r3, #3
 801279e:	18d3      	adds	r3, r2, r3
 80127a0:	0020      	movs	r0, r4
 80127a2:	681a      	ldr	r2, [r3, #0]
 80127a4:	685b      	ldr	r3, [r3, #4]
 80127a6:	f7ee faf1 	bl	8000d8c <__aeabi_dadd>
 80127aa:	9b00      	ldr	r3, [sp, #0]
 80127ac:	0004      	movs	r4, r0
 80127ae:	3b01      	subs	r3, #1
 80127b0:	9300      	str	r3, [sp, #0]
 80127b2:	e738      	b.n	8012626 <__kernel_rem_pio2+0x51e>
 80127b4:	9b07      	ldr	r3, [sp, #28]
 80127b6:	9a07      	ldr	r2, [sp, #28]
 80127b8:	601f      	str	r7, [r3, #0]
 80127ba:	2380      	movs	r3, #128	; 0x80
 80127bc:	061b      	lsls	r3, r3, #24
 80127be:	18f6      	adds	r6, r6, r3
 80127c0:	18c0      	adds	r0, r0, r3
 80127c2:	18c9      	adds	r1, r1, r3
 80127c4:	6056      	str	r6, [r2, #4]
 80127c6:	6095      	str	r5, [r2, #8]
 80127c8:	60d0      	str	r0, [r2, #12]
 80127ca:	6114      	str	r4, [r2, #16]
 80127cc:	6151      	str	r1, [r2, #20]
 80127ce:	e70c      	b.n	80125ea <__kernel_rem_pio2+0x4e2>
 80127d0:	41700000 	.word	0x41700000
 80127d4:	3e700000 	.word	0x3e700000
 80127d8:	08013c70 	.word	0x08013c70

080127dc <__kernel_sin>:
 80127dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80127de:	b089      	sub	sp, #36	; 0x24
 80127e0:	9202      	str	r2, [sp, #8]
 80127e2:	9303      	str	r3, [sp, #12]
 80127e4:	22f9      	movs	r2, #249	; 0xf9
 80127e6:	004b      	lsls	r3, r1, #1
 80127e8:	0007      	movs	r7, r0
 80127ea:	000e      	movs	r6, r1
 80127ec:	085b      	lsrs	r3, r3, #1
 80127ee:	0592      	lsls	r2, r2, #22
 80127f0:	4293      	cmp	r3, r2
 80127f2:	da03      	bge.n	80127fc <__kernel_sin+0x20>
 80127f4:	f7f0 f824 	bl	8002840 <__aeabi_d2iz>
 80127f8:	2800      	cmp	r0, #0
 80127fa:	d04c      	beq.n	8012896 <__kernel_sin+0xba>
 80127fc:	003a      	movs	r2, r7
 80127fe:	0033      	movs	r3, r6
 8012800:	0038      	movs	r0, r7
 8012802:	0031      	movs	r1, r6
 8012804:	f7ef fa00 	bl	8001c08 <__aeabi_dmul>
 8012808:	0004      	movs	r4, r0
 801280a:	000d      	movs	r5, r1
 801280c:	0002      	movs	r2, r0
 801280e:	000b      	movs	r3, r1
 8012810:	0038      	movs	r0, r7
 8012812:	0031      	movs	r1, r6
 8012814:	f7ef f9f8 	bl	8001c08 <__aeabi_dmul>
 8012818:	4a39      	ldr	r2, [pc, #228]	; (8012900 <__kernel_sin+0x124>)
 801281a:	9000      	str	r0, [sp, #0]
 801281c:	9101      	str	r1, [sp, #4]
 801281e:	4b39      	ldr	r3, [pc, #228]	; (8012904 <__kernel_sin+0x128>)
 8012820:	0020      	movs	r0, r4
 8012822:	0029      	movs	r1, r5
 8012824:	f7ef f9f0 	bl	8001c08 <__aeabi_dmul>
 8012828:	4a37      	ldr	r2, [pc, #220]	; (8012908 <__kernel_sin+0x12c>)
 801282a:	4b38      	ldr	r3, [pc, #224]	; (801290c <__kernel_sin+0x130>)
 801282c:	f7ef fc58 	bl	80020e0 <__aeabi_dsub>
 8012830:	0022      	movs	r2, r4
 8012832:	002b      	movs	r3, r5
 8012834:	f7ef f9e8 	bl	8001c08 <__aeabi_dmul>
 8012838:	4a35      	ldr	r2, [pc, #212]	; (8012910 <__kernel_sin+0x134>)
 801283a:	4b36      	ldr	r3, [pc, #216]	; (8012914 <__kernel_sin+0x138>)
 801283c:	f7ee faa6 	bl	8000d8c <__aeabi_dadd>
 8012840:	0022      	movs	r2, r4
 8012842:	002b      	movs	r3, r5
 8012844:	f7ef f9e0 	bl	8001c08 <__aeabi_dmul>
 8012848:	4a33      	ldr	r2, [pc, #204]	; (8012918 <__kernel_sin+0x13c>)
 801284a:	4b34      	ldr	r3, [pc, #208]	; (801291c <__kernel_sin+0x140>)
 801284c:	f7ef fc48 	bl	80020e0 <__aeabi_dsub>
 8012850:	0022      	movs	r2, r4
 8012852:	002b      	movs	r3, r5
 8012854:	f7ef f9d8 	bl	8001c08 <__aeabi_dmul>
 8012858:	4b31      	ldr	r3, [pc, #196]	; (8012920 <__kernel_sin+0x144>)
 801285a:	4a32      	ldr	r2, [pc, #200]	; (8012924 <__kernel_sin+0x148>)
 801285c:	f7ee fa96 	bl	8000d8c <__aeabi_dadd>
 8012860:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012862:	9004      	str	r0, [sp, #16]
 8012864:	9105      	str	r1, [sp, #20]
 8012866:	2b00      	cmp	r3, #0
 8012868:	d119      	bne.n	801289e <__kernel_sin+0xc2>
 801286a:	0002      	movs	r2, r0
 801286c:	000b      	movs	r3, r1
 801286e:	0020      	movs	r0, r4
 8012870:	0029      	movs	r1, r5
 8012872:	f7ef f9c9 	bl	8001c08 <__aeabi_dmul>
 8012876:	4a2c      	ldr	r2, [pc, #176]	; (8012928 <__kernel_sin+0x14c>)
 8012878:	4b2c      	ldr	r3, [pc, #176]	; (801292c <__kernel_sin+0x150>)
 801287a:	f7ef fc31 	bl	80020e0 <__aeabi_dsub>
 801287e:	9a00      	ldr	r2, [sp, #0]
 8012880:	9b01      	ldr	r3, [sp, #4]
 8012882:	f7ef f9c1 	bl	8001c08 <__aeabi_dmul>
 8012886:	0002      	movs	r2, r0
 8012888:	000b      	movs	r3, r1
 801288a:	0038      	movs	r0, r7
 801288c:	0031      	movs	r1, r6
 801288e:	f7ee fa7d 	bl	8000d8c <__aeabi_dadd>
 8012892:	0007      	movs	r7, r0
 8012894:	000e      	movs	r6, r1
 8012896:	0038      	movs	r0, r7
 8012898:	0031      	movs	r1, r6
 801289a:	b009      	add	sp, #36	; 0x24
 801289c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801289e:	2200      	movs	r2, #0
 80128a0:	9802      	ldr	r0, [sp, #8]
 80128a2:	9903      	ldr	r1, [sp, #12]
 80128a4:	4b22      	ldr	r3, [pc, #136]	; (8012930 <__kernel_sin+0x154>)
 80128a6:	f7ef f9af 	bl	8001c08 <__aeabi_dmul>
 80128aa:	9a04      	ldr	r2, [sp, #16]
 80128ac:	9b05      	ldr	r3, [sp, #20]
 80128ae:	9006      	str	r0, [sp, #24]
 80128b0:	9107      	str	r1, [sp, #28]
 80128b2:	9800      	ldr	r0, [sp, #0]
 80128b4:	9901      	ldr	r1, [sp, #4]
 80128b6:	f7ef f9a7 	bl	8001c08 <__aeabi_dmul>
 80128ba:	0002      	movs	r2, r0
 80128bc:	000b      	movs	r3, r1
 80128be:	9806      	ldr	r0, [sp, #24]
 80128c0:	9907      	ldr	r1, [sp, #28]
 80128c2:	f7ef fc0d 	bl	80020e0 <__aeabi_dsub>
 80128c6:	0022      	movs	r2, r4
 80128c8:	002b      	movs	r3, r5
 80128ca:	f7ef f99d 	bl	8001c08 <__aeabi_dmul>
 80128ce:	9a02      	ldr	r2, [sp, #8]
 80128d0:	9b03      	ldr	r3, [sp, #12]
 80128d2:	f7ef fc05 	bl	80020e0 <__aeabi_dsub>
 80128d6:	4a14      	ldr	r2, [pc, #80]	; (8012928 <__kernel_sin+0x14c>)
 80128d8:	0004      	movs	r4, r0
 80128da:	000d      	movs	r5, r1
 80128dc:	9800      	ldr	r0, [sp, #0]
 80128de:	9901      	ldr	r1, [sp, #4]
 80128e0:	4b12      	ldr	r3, [pc, #72]	; (801292c <__kernel_sin+0x150>)
 80128e2:	f7ef f991 	bl	8001c08 <__aeabi_dmul>
 80128e6:	0002      	movs	r2, r0
 80128e8:	000b      	movs	r3, r1
 80128ea:	0020      	movs	r0, r4
 80128ec:	0029      	movs	r1, r5
 80128ee:	f7ee fa4d 	bl	8000d8c <__aeabi_dadd>
 80128f2:	0002      	movs	r2, r0
 80128f4:	000b      	movs	r3, r1
 80128f6:	0038      	movs	r0, r7
 80128f8:	0031      	movs	r1, r6
 80128fa:	f7ef fbf1 	bl	80020e0 <__aeabi_dsub>
 80128fe:	e7c8      	b.n	8012892 <__kernel_sin+0xb6>
 8012900:	5acfd57c 	.word	0x5acfd57c
 8012904:	3de5d93a 	.word	0x3de5d93a
 8012908:	8a2b9ceb 	.word	0x8a2b9ceb
 801290c:	3e5ae5e6 	.word	0x3e5ae5e6
 8012910:	57b1fe7d 	.word	0x57b1fe7d
 8012914:	3ec71de3 	.word	0x3ec71de3
 8012918:	19c161d5 	.word	0x19c161d5
 801291c:	3f2a01a0 	.word	0x3f2a01a0
 8012920:	3f811111 	.word	0x3f811111
 8012924:	1110f8a6 	.word	0x1110f8a6
 8012928:	55555549 	.word	0x55555549
 801292c:	3fc55555 	.word	0x3fc55555
 8012930:	3fe00000 	.word	0x3fe00000

08012934 <fabs>:
 8012934:	004b      	lsls	r3, r1, #1
 8012936:	0859      	lsrs	r1, r3, #1
 8012938:	4770      	bx	lr
	...

0801293c <floor>:
 801293c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801293e:	004b      	lsls	r3, r1, #1
 8012940:	4a3d      	ldr	r2, [pc, #244]	; (8012a38 <floor+0xfc>)
 8012942:	0d5b      	lsrs	r3, r3, #21
 8012944:	189f      	adds	r7, r3, r2
 8012946:	4684      	mov	ip, r0
 8012948:	000e      	movs	r6, r1
 801294a:	000d      	movs	r5, r1
 801294c:	0004      	movs	r4, r0
 801294e:	9001      	str	r0, [sp, #4]
 8012950:	2f13      	cmp	r7, #19
 8012952:	dc34      	bgt.n	80129be <floor+0x82>
 8012954:	2f00      	cmp	r7, #0
 8012956:	da16      	bge.n	8012986 <floor+0x4a>
 8012958:	4a38      	ldr	r2, [pc, #224]	; (8012a3c <floor+0x100>)
 801295a:	4b39      	ldr	r3, [pc, #228]	; (8012a40 <floor+0x104>)
 801295c:	4660      	mov	r0, ip
 801295e:	0031      	movs	r1, r6
 8012960:	f7ee fa14 	bl	8000d8c <__aeabi_dadd>
 8012964:	2200      	movs	r2, #0
 8012966:	2300      	movs	r3, #0
 8012968:	f7ed fd8a 	bl	8000480 <__aeabi_dcmpgt>
 801296c:	2800      	cmp	r0, #0
 801296e:	d007      	beq.n	8012980 <floor+0x44>
 8012970:	2e00      	cmp	r6, #0
 8012972:	da5d      	bge.n	8012a30 <floor+0xf4>
 8012974:	0073      	lsls	r3, r6, #1
 8012976:	085b      	lsrs	r3, r3, #1
 8012978:	431c      	orrs	r4, r3
 801297a:	d001      	beq.n	8012980 <floor+0x44>
 801297c:	2400      	movs	r4, #0
 801297e:	4d31      	ldr	r5, [pc, #196]	; (8012a44 <floor+0x108>)
 8012980:	46a4      	mov	ip, r4
 8012982:	002e      	movs	r6, r5
 8012984:	e029      	b.n	80129da <floor+0x9e>
 8012986:	4b30      	ldr	r3, [pc, #192]	; (8012a48 <floor+0x10c>)
 8012988:	413b      	asrs	r3, r7
 801298a:	9300      	str	r3, [sp, #0]
 801298c:	400b      	ands	r3, r1
 801298e:	4303      	orrs	r3, r0
 8012990:	d023      	beq.n	80129da <floor+0x9e>
 8012992:	4a2a      	ldr	r2, [pc, #168]	; (8012a3c <floor+0x100>)
 8012994:	4b2a      	ldr	r3, [pc, #168]	; (8012a40 <floor+0x104>)
 8012996:	4660      	mov	r0, ip
 8012998:	0031      	movs	r1, r6
 801299a:	f7ee f9f7 	bl	8000d8c <__aeabi_dadd>
 801299e:	2200      	movs	r2, #0
 80129a0:	2300      	movs	r3, #0
 80129a2:	f7ed fd6d 	bl	8000480 <__aeabi_dcmpgt>
 80129a6:	2800      	cmp	r0, #0
 80129a8:	d0ea      	beq.n	8012980 <floor+0x44>
 80129aa:	2e00      	cmp	r6, #0
 80129ac:	da03      	bge.n	80129b6 <floor+0x7a>
 80129ae:	2380      	movs	r3, #128	; 0x80
 80129b0:	035b      	lsls	r3, r3, #13
 80129b2:	413b      	asrs	r3, r7
 80129b4:	18f5      	adds	r5, r6, r3
 80129b6:	9b00      	ldr	r3, [sp, #0]
 80129b8:	2400      	movs	r4, #0
 80129ba:	439d      	bics	r5, r3
 80129bc:	e7e0      	b.n	8012980 <floor+0x44>
 80129be:	2f33      	cmp	r7, #51	; 0x33
 80129c0:	dd0f      	ble.n	80129e2 <floor+0xa6>
 80129c2:	2380      	movs	r3, #128	; 0x80
 80129c4:	00db      	lsls	r3, r3, #3
 80129c6:	429f      	cmp	r7, r3
 80129c8:	d107      	bne.n	80129da <floor+0x9e>
 80129ca:	0002      	movs	r2, r0
 80129cc:	000b      	movs	r3, r1
 80129ce:	4660      	mov	r0, ip
 80129d0:	0031      	movs	r1, r6
 80129d2:	f7ee f9db 	bl	8000d8c <__aeabi_dadd>
 80129d6:	4684      	mov	ip, r0
 80129d8:	000e      	movs	r6, r1
 80129da:	4660      	mov	r0, ip
 80129dc:	0031      	movs	r1, r6
 80129de:	b003      	add	sp, #12
 80129e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80129e2:	4a1a      	ldr	r2, [pc, #104]	; (8012a4c <floor+0x110>)
 80129e4:	189b      	adds	r3, r3, r2
 80129e6:	2201      	movs	r2, #1
 80129e8:	4252      	negs	r2, r2
 80129ea:	40da      	lsrs	r2, r3
 80129ec:	9200      	str	r2, [sp, #0]
 80129ee:	4210      	tst	r0, r2
 80129f0:	d0f3      	beq.n	80129da <floor+0x9e>
 80129f2:	4a12      	ldr	r2, [pc, #72]	; (8012a3c <floor+0x100>)
 80129f4:	4b12      	ldr	r3, [pc, #72]	; (8012a40 <floor+0x104>)
 80129f6:	4660      	mov	r0, ip
 80129f8:	0031      	movs	r1, r6
 80129fa:	f7ee f9c7 	bl	8000d8c <__aeabi_dadd>
 80129fe:	2200      	movs	r2, #0
 8012a00:	2300      	movs	r3, #0
 8012a02:	f7ed fd3d 	bl	8000480 <__aeabi_dcmpgt>
 8012a06:	2800      	cmp	r0, #0
 8012a08:	d0ba      	beq.n	8012980 <floor+0x44>
 8012a0a:	2e00      	cmp	r6, #0
 8012a0c:	da02      	bge.n	8012a14 <floor+0xd8>
 8012a0e:	2f14      	cmp	r7, #20
 8012a10:	d103      	bne.n	8012a1a <floor+0xde>
 8012a12:	3501      	adds	r5, #1
 8012a14:	9b00      	ldr	r3, [sp, #0]
 8012a16:	439c      	bics	r4, r3
 8012a18:	e7b2      	b.n	8012980 <floor+0x44>
 8012a1a:	2334      	movs	r3, #52	; 0x34
 8012a1c:	1bdf      	subs	r7, r3, r7
 8012a1e:	3b33      	subs	r3, #51	; 0x33
 8012a20:	40bb      	lsls	r3, r7
 8012a22:	18e4      	adds	r4, r4, r3
 8012a24:	9b01      	ldr	r3, [sp, #4]
 8012a26:	429c      	cmp	r4, r3
 8012a28:	419b      	sbcs	r3, r3
 8012a2a:	425b      	negs	r3, r3
 8012a2c:	18f5      	adds	r5, r6, r3
 8012a2e:	e7f1      	b.n	8012a14 <floor+0xd8>
 8012a30:	2400      	movs	r4, #0
 8012a32:	0025      	movs	r5, r4
 8012a34:	e7a4      	b.n	8012980 <floor+0x44>
 8012a36:	46c0      	nop			; (mov r8, r8)
 8012a38:	fffffc01 	.word	0xfffffc01
 8012a3c:	8800759c 	.word	0x8800759c
 8012a40:	7e37e43c 	.word	0x7e37e43c
 8012a44:	bff00000 	.word	0xbff00000
 8012a48:	000fffff 	.word	0x000fffff
 8012a4c:	fffffbed 	.word	0xfffffbed

08012a50 <scalbn>:
 8012a50:	004b      	lsls	r3, r1, #1
 8012a52:	b570      	push	{r4, r5, r6, lr}
 8012a54:	0d5b      	lsrs	r3, r3, #21
 8012a56:	0014      	movs	r4, r2
 8012a58:	000a      	movs	r2, r1
 8012a5a:	2b00      	cmp	r3, #0
 8012a5c:	d10d      	bne.n	8012a7a <scalbn+0x2a>
 8012a5e:	004b      	lsls	r3, r1, #1
 8012a60:	085b      	lsrs	r3, r3, #1
 8012a62:	4303      	orrs	r3, r0
 8012a64:	d010      	beq.n	8012a88 <scalbn+0x38>
 8012a66:	4b27      	ldr	r3, [pc, #156]	; (8012b04 <scalbn+0xb4>)
 8012a68:	2200      	movs	r2, #0
 8012a6a:	f7ef f8cd 	bl	8001c08 <__aeabi_dmul>
 8012a6e:	4b26      	ldr	r3, [pc, #152]	; (8012b08 <scalbn+0xb8>)
 8012a70:	429c      	cmp	r4, r3
 8012a72:	da0a      	bge.n	8012a8a <scalbn+0x3a>
 8012a74:	4a25      	ldr	r2, [pc, #148]	; (8012b0c <scalbn+0xbc>)
 8012a76:	4b26      	ldr	r3, [pc, #152]	; (8012b10 <scalbn+0xc0>)
 8012a78:	e019      	b.n	8012aae <scalbn+0x5e>
 8012a7a:	4d26      	ldr	r5, [pc, #152]	; (8012b14 <scalbn+0xc4>)
 8012a7c:	42ab      	cmp	r3, r5
 8012a7e:	d108      	bne.n	8012a92 <scalbn+0x42>
 8012a80:	0002      	movs	r2, r0
 8012a82:	000b      	movs	r3, r1
 8012a84:	f7ee f982 	bl	8000d8c <__aeabi_dadd>
 8012a88:	bd70      	pop	{r4, r5, r6, pc}
 8012a8a:	000a      	movs	r2, r1
 8012a8c:	004b      	lsls	r3, r1, #1
 8012a8e:	0d5b      	lsrs	r3, r3, #21
 8012a90:	3b36      	subs	r3, #54	; 0x36
 8012a92:	4d21      	ldr	r5, [pc, #132]	; (8012b18 <scalbn+0xc8>)
 8012a94:	18e3      	adds	r3, r4, r3
 8012a96:	42ab      	cmp	r3, r5
 8012a98:	dd0c      	ble.n	8012ab4 <scalbn+0x64>
 8012a9a:	4c20      	ldr	r4, [pc, #128]	; (8012b1c <scalbn+0xcc>)
 8012a9c:	4d20      	ldr	r5, [pc, #128]	; (8012b20 <scalbn+0xd0>)
 8012a9e:	2900      	cmp	r1, #0
 8012aa0:	da01      	bge.n	8012aa6 <scalbn+0x56>
 8012aa2:	4c1e      	ldr	r4, [pc, #120]	; (8012b1c <scalbn+0xcc>)
 8012aa4:	4d1f      	ldr	r5, [pc, #124]	; (8012b24 <scalbn+0xd4>)
 8012aa6:	0020      	movs	r0, r4
 8012aa8:	0029      	movs	r1, r5
 8012aaa:	4a1c      	ldr	r2, [pc, #112]	; (8012b1c <scalbn+0xcc>)
 8012aac:	4b1c      	ldr	r3, [pc, #112]	; (8012b20 <scalbn+0xd0>)
 8012aae:	f7ef f8ab 	bl	8001c08 <__aeabi_dmul>
 8012ab2:	e7e9      	b.n	8012a88 <scalbn+0x38>
 8012ab4:	2b00      	cmp	r3, #0
 8012ab6:	dd05      	ble.n	8012ac4 <scalbn+0x74>
 8012ab8:	4c1b      	ldr	r4, [pc, #108]	; (8012b28 <scalbn+0xd8>)
 8012aba:	051b      	lsls	r3, r3, #20
 8012abc:	4022      	ands	r2, r4
 8012abe:	431a      	orrs	r2, r3
 8012ac0:	0011      	movs	r1, r2
 8012ac2:	e7e1      	b.n	8012a88 <scalbn+0x38>
 8012ac4:	001d      	movs	r5, r3
 8012ac6:	3535      	adds	r5, #53	; 0x35
 8012ac8:	da13      	bge.n	8012af2 <scalbn+0xa2>
 8012aca:	4a18      	ldr	r2, [pc, #96]	; (8012b2c <scalbn+0xdc>)
 8012acc:	0fcb      	lsrs	r3, r1, #31
 8012ace:	4294      	cmp	r4, r2
 8012ad0:	dd08      	ble.n	8012ae4 <scalbn+0x94>
 8012ad2:	4812      	ldr	r0, [pc, #72]	; (8012b1c <scalbn+0xcc>)
 8012ad4:	4912      	ldr	r1, [pc, #72]	; (8012b20 <scalbn+0xd0>)
 8012ad6:	2b00      	cmp	r3, #0
 8012ad8:	d001      	beq.n	8012ade <scalbn+0x8e>
 8012ada:	4810      	ldr	r0, [pc, #64]	; (8012b1c <scalbn+0xcc>)
 8012adc:	4911      	ldr	r1, [pc, #68]	; (8012b24 <scalbn+0xd4>)
 8012ade:	4a0f      	ldr	r2, [pc, #60]	; (8012b1c <scalbn+0xcc>)
 8012ae0:	4b0f      	ldr	r3, [pc, #60]	; (8012b20 <scalbn+0xd0>)
 8012ae2:	e7e4      	b.n	8012aae <scalbn+0x5e>
 8012ae4:	4809      	ldr	r0, [pc, #36]	; (8012b0c <scalbn+0xbc>)
 8012ae6:	490a      	ldr	r1, [pc, #40]	; (8012b10 <scalbn+0xc0>)
 8012ae8:	2b00      	cmp	r3, #0
 8012aea:	d0c3      	beq.n	8012a74 <scalbn+0x24>
 8012aec:	4807      	ldr	r0, [pc, #28]	; (8012b0c <scalbn+0xbc>)
 8012aee:	4910      	ldr	r1, [pc, #64]	; (8012b30 <scalbn+0xe0>)
 8012af0:	e7c0      	b.n	8012a74 <scalbn+0x24>
 8012af2:	4c0d      	ldr	r4, [pc, #52]	; (8012b28 <scalbn+0xd8>)
 8012af4:	3336      	adds	r3, #54	; 0x36
 8012af6:	4022      	ands	r2, r4
 8012af8:	051b      	lsls	r3, r3, #20
 8012afa:	4313      	orrs	r3, r2
 8012afc:	0019      	movs	r1, r3
 8012afe:	2200      	movs	r2, #0
 8012b00:	4b0c      	ldr	r3, [pc, #48]	; (8012b34 <scalbn+0xe4>)
 8012b02:	e7d4      	b.n	8012aae <scalbn+0x5e>
 8012b04:	43500000 	.word	0x43500000
 8012b08:	ffff3cb0 	.word	0xffff3cb0
 8012b0c:	c2f8f359 	.word	0xc2f8f359
 8012b10:	01a56e1f 	.word	0x01a56e1f
 8012b14:	000007ff 	.word	0x000007ff
 8012b18:	000007fe 	.word	0x000007fe
 8012b1c:	8800759c 	.word	0x8800759c
 8012b20:	7e37e43c 	.word	0x7e37e43c
 8012b24:	fe37e43c 	.word	0xfe37e43c
 8012b28:	800fffff 	.word	0x800fffff
 8012b2c:	0000c350 	.word	0x0000c350
 8012b30:	81a56e1f 	.word	0x81a56e1f
 8012b34:	3c900000 	.word	0x3c900000

08012b38 <_init>:
 8012b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012b3a:	46c0      	nop			; (mov r8, r8)
 8012b3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012b3e:	bc08      	pop	{r3}
 8012b40:	469e      	mov	lr, r3
 8012b42:	4770      	bx	lr

08012b44 <_fini>:
 8012b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012b46:	46c0      	nop			; (mov r8, r8)
 8012b48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012b4a:	bc08      	pop	{r3}
 8012b4c:	469e      	mov	lr, r3
 8012b4e:	4770      	bx	lr
