
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.122895                       # Number of seconds simulated
sim_ticks                                122895388840                       # Number of ticks simulated
final_tick                               1180754210153                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 121467                       # Simulator instruction rate (inst/s)
host_op_rate                                   156484                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3459407                       # Simulator tick rate (ticks/s)
host_mem_usage                               16925992                       # Number of bytes of host memory used
host_seconds                                 35524.98                       # Real time elapsed on the host
sim_insts                                  4315098696                       # Number of instructions simulated
sim_ops                                    5559081991                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4085376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2472320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1564928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2244480                       # Number of bytes read from this memory
system.physmem.bytes_read::total             10373760                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3063040                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3063040                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        31917                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        19315                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12226                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        17535                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 81045                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           23930                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                23930                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10415                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33242712                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14582                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20117272                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14582                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12733822                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14582                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18263338                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                84411304                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10415                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14582                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14582                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14582                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              54160                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          24923962                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               24923962                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          24923962                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10415                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33242712                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14582                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20117272                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14582                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12733822                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14582                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18263338                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              109335266                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               147533481                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23181108                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19091113                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933292                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9380284                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8672451                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437684                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87713                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104513946                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128061537                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23181108                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11110135                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27194752                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6263250                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6728620                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12107279                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1571943                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    142735374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.092921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.535425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       115540622     80.95%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2784033      1.95%     82.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2364603      1.66%     84.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380749      1.67%     86.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2264696      1.59%     87.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1126868      0.79%     88.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          780231      0.55%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1980102      1.39%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13513470      9.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    142735374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.157124                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.868017                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103333996                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8153939                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26845294                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110536                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4291600                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3730962                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6457                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154469765                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51107                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4291600                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103851603                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        5274411                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1698104                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26428808                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1190840                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153005899                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4183                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        403968                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       624877                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        36260                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214066710                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713175081                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713175081                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45807485                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33878                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17856                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3823811                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15188453                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901578                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       311384                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1695347                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149140235                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33874                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139189087                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108911                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25180355                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57208233                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1830                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    142735374                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.975155                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.577594                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     85328790     59.78%     59.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23753433     16.64%     76.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11962529      8.38%     84.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7807431      5.47%     90.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6907748      4.84%     95.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2703952      1.89%     97.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3058967      2.14%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1116443      0.78%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        96081      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    142735374                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976761     74.93%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        155250     11.91%     86.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171600     13.16%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114958001     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2011909      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14359413     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843742      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139189087                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.943441                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1303611                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009366                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    422526070                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174355147                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135076722                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140492698                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201379                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2976324                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          963                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          692                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       159908                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          593                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4291600                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        4537905                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       263699                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149174109                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1164671                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15188453                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901578                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17852                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        210645                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13108                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          692                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150178                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084585                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234763                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136816468                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14109831                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2372619                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21951803                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19292460                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7841972                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.927359                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135082123                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135076722                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81514715                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221164092                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.915567                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368571                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26762592                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1958192                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    138443774                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.884272                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.703916                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     89345350     64.54%     64.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22502311     16.25%     80.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10814215      7.81%     88.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4818339      3.48%     92.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3764850      2.72%     94.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1532708      1.11%     95.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1560200      1.13%     97.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094390      0.79%     97.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3011411      2.18%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    138443774                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3011411                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           284616871                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302660812                       # The number of ROB writes
system.switch_cpus0.timesIdled                  59231                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4798107                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.475335                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.475335                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.677812                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.677812                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618258783                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186390904                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145831898                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               147533481                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21340500                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18704372                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1664059                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10607204                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10306667                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1484304                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        52107                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    112580604                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118643603                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21340500                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11790971                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24131644                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5448519                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2278490                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12831832                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1050099                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    142765479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.945028                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.314049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       118633835     83.10%     83.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1211234      0.85%     83.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2219304      1.55%     85.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1866641      1.31%     86.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3417104      2.39%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3699246      2.59%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          805758      0.56%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          630464      0.44%     92.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10281893      7.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    142765479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.144649                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.804181                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111639834                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3402832                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23929145                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23880                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3769787                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2289595                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4960                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133865372                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1300                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3769787                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       112090717                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1791827                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       769889                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23490569                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       852689                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132905449                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         84999                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       534077                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    176493154                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    603028763                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    603028763                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    142319035                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        34174089                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18961                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9489                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2626921                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22144110                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4293031                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        76384                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       954392                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         131363087                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18959                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        123418893                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        99795                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21842627                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46735663                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    142765479                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.864487                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.476586                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     91377354     64.01%     64.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20948707     14.67%     78.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10507134      7.36%     86.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6881455      4.82%     90.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7176371      5.03%     95.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3712418      2.60%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1669231      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       413879      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78930      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    142765479                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         311130     59.92%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        131135     25.25%     85.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76979     14.83%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     97411286     78.93%     78.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1032788      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9472      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20704137     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4261210      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     123418893                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.836548                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             519244                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004207                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    390222301                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    153224972                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    120629647                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123938137                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       228374                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4021709                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          299                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       133093                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3769787                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1255082                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        51306                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    131382046                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46052                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22144110                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4293031                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9489                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32557                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          236                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          299                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       807194                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       987018                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1794212                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    122092876                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20384742                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1326014                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24645761                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18806677                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4261019                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.827560                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             120737678                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            120629647                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69666170                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        165351206                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.817643                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421322                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95622382                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108616986                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22766094                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18940                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1668602                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    138995692                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.781441                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.658227                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     98662017     70.98%     70.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15651743     11.26%     82.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11309177      8.14%     90.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2531477      1.82%     92.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2879844      2.07%     94.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1024261      0.74%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4262944      3.07%     98.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       859719      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1814510      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    138995692                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95622382                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108616986                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22282327                       # Number of memory references committed
system.switch_cpus1.commit.loads             18122391                       # Number of loads committed
system.switch_cpus1.commit.membars               9470                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17009361                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94815025                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1467798                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1814510                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           268564262                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          266536052                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43327                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4768002                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95622382                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108616986                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95622382                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.542876                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.542876                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.648140                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.648140                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       564893344                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      158458585                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      140460079                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18940                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               147533481                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24380875                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19768122                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2082889                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9822655                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9370511                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2621654                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96335                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106415596                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             133315834                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24380875                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11992165                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29324680                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6781903                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3668040                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12430683                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1634464                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    144080775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.132394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.537347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       114756095     79.65%     79.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2059159      1.43%     81.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3773669      2.62%     83.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3425866      2.38%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2181629      1.51%     87.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1790383      1.24%     88.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1036666      0.72%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1084835      0.75%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13972473      9.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    144080775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.165257                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.903631                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       105331057                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5087979                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28945663                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        49607                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4666463                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4218860                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6000                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     161259350                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        47469                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4666463                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       106185825                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1133879                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2740425                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28122141                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1232036                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     159462332                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           39                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        237337                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       530878                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    225546844                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    742522545                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    742522545                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    178535952                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        47010862                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35159                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17580                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4418392                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15111740                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7506137                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        86007                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1680566                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         156449566                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35160                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145402331                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       163708                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27452557                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     60158880                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    144080775                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.009172                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.558026                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     83187236     57.74%     57.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25053710     17.39%     75.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13179409      9.15%     84.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7616478      5.29%     89.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8430982      5.85%     95.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3131094      2.17%     97.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2780662      1.93%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       532633      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       168571      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    144080775                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         582625     68.89%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        119780     14.16%     83.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       143388     16.95%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122438531     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2057028      1.41%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17579      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13422027      9.23%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7467166      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145402331                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.985555                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             845793                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005817                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    435894937                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    183937504                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142197824                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     146248124                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       282766                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3473051                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          221                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       133171                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4666463                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         731170                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       113290                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    156484726                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        62887                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15111740                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7506137                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17580                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         98310                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          221                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1156958                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1166689                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2323647                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    142998768                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12889916                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2403562                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20356711                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20349107                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7466795                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.969263                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142329041                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142197824                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82970931                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        233026741                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.963834                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356058                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103978814                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    128028079                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28457057                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2103263                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    139414312                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.918328                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.690608                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     86755529     62.23%     62.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24392035     17.50%     79.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12116983      8.69%     88.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4121377      2.96%     91.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5076908      3.64%     95.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1779768      1.28%     96.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1253096      0.90%     97.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1036029      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2882587      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    139414312                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103978814                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     128028079                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19011651                       # Number of memory references committed
system.switch_cpus2.commit.loads             11638685                       # Number of loads committed
system.switch_cpus2.commit.membars              17580                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18479504                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115343381                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2640527                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2882587                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           293016861                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          317636930                       # The number of ROB writes
system.switch_cpus2.timesIdled                  44608                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3452706                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103978814                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            128028079                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103978814                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.418880                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.418880                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.704781                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.704781                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       643850023                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      199036413                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      150317691                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35160                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               147533481                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22275800                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18363413                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1989160                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9191778                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8551099                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2337346                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88062                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108563941                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122353139                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22275800                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10888445                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25584699                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5882847                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4780885                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12595710                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1646680                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    142789964                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.052162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.472689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       117205265     82.08%     82.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1336304      0.94%     83.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1891336      1.32%     84.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2472158      1.73%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2771299      1.94%     88.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2059661      1.44%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1184848      0.83%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1742677      1.22%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12126416      8.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    142789964                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.150988                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.829325                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107366799                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6377271                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25127257                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58432                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3860204                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3557808                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147644015                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1325                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3860204                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       108112729                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1102664                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3940672                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24442552                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1331137                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146658487                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1333                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        270035                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       549415                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         1142                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204522779                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    685164226                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    685164226                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    167157072                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37365650                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38848                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22530                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4017931                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13937336                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7244139                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119617                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1579410                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142529429                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38811                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133405854                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27017                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20463983                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48282053                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6175                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    142789964                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.934280                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.499864                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     86322614     60.45%     60.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22748165     15.93%     76.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12608087      8.83%     85.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8122678      5.69%     90.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7449108      5.22%     96.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2970169      2.08%     98.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1806060      1.26%     99.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       514820      0.36%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       248263      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    142789964                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64126     22.74%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         94098     33.37%     56.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123764     43.89%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111998138     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2034551      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16318      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12169261      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7187586      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133405854                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.904241                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             281988                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002114                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    409910676                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    163032548                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130857832                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133687842                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       324865                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2906720                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          149                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          325                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       173875                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          138                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3860204                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         837251                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       110278                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142568240                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1366393                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13937336                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7244139                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22493                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         83383                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          325                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1171082                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1120577                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2291659                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131601906                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12003872                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1803947                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19189828                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18442948                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7185956                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.892014                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130858041                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130857832                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76654323                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        208196374                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.886970                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368183                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97895591                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120317845                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22257399                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32636                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2021782                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    138929760                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.866034                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.676053                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     90154816     64.89%     64.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23451586     16.88%     81.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9213258      6.63%     88.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4738754      3.41%     91.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4133372      2.98%     94.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1987017      1.43%     96.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1720826      1.24%     97.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       811096      0.58%     98.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2719035      1.96%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    138929760                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97895591                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120317845                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18100870                       # Number of memory references committed
system.switch_cpus3.commit.loads             11030609                       # Number of loads committed
system.switch_cpus3.commit.membars              16318                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17256327                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108450290                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2455000                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2719035                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           278785969                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          289010785                       # The number of ROB writes
system.switch_cpus3.timesIdled                  46855                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                4743517                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97895591                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120317845                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97895591                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.507049                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.507049                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.663548                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.663548                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       593005255                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181559953                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      138306659                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32636                       # number of misc regfile writes
system.l20.replacements                         31927                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          358929                       # Total number of references to valid blocks.
system.l20.sampled_refs                         33975                       # Sample count of references to valid blocks.
system.l20.avg_refs                         10.564503                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            2.143959                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.416872                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1694.275882                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           351.163287                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001047                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000204                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.827283                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.171466                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        66734                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  66734                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10827                       # number of Writeback hits
system.l20.Writeback_hits::total                10827                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        66734                       # number of demand (read+write) hits
system.l20.demand_hits::total                   66734                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        66734                       # number of overall hits
system.l20.overall_hits::total                  66734                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        31917                       # number of ReadReq misses
system.l20.ReadReq_misses::total                31927                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        31917                       # number of demand (read+write) misses
system.l20.demand_misses::total                 31927                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        31917                       # number of overall misses
system.l20.overall_misses::total                31927                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2709443                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   9744899297                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     9747608740                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2709443                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   9744899297                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      9747608740                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2709443                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   9744899297                       # number of overall miss cycles
system.l20.overall_miss_latency::total     9747608740                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        98651                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              98661                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10827                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10827                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        98651                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               98661                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        98651                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              98661                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.323534                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.323603                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.323534                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.323603                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.323534                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.323603                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 270944.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 305320.026851                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 305309.259874                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 270944.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 305320.026851                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 305309.259874                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 270944.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 305320.026851                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 305309.259874                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5383                       # number of writebacks
system.l20.writebacks::total                     5383                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        31917                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           31927                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        31917                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            31927                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        31917                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           31927                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2070088                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   7706265480                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   7708335568                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2070088                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   7706265480                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   7708335568                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2070088                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   7706265480                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   7708335568                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.323534                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.323603                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.323534                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.323603                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.323534                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.323603                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 207008.800000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 241447.049535                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 241436.262975                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 207008.800000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 241447.049535                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 241436.262975                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 207008.800000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 241447.049535                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 241436.262975                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         19331                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          111205                       # Total number of references to valid blocks.
system.l21.sampled_refs                         21379                       # Sample count of references to valid blocks.
system.l21.avg_refs                          5.201600                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           28.334778                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     1.150675                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1729.448923                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           289.065624                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.013835                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000562                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.844457                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.141145                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        27996                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  27996                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            6703                       # number of Writeback hits
system.l21.Writeback_hits::total                 6703                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        27996                       # number of demand (read+write) hits
system.l21.demand_hits::total                   27996                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        27996                       # number of overall hits
system.l21.overall_hits::total                  27996                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        19315                       # number of ReadReq misses
system.l21.ReadReq_misses::total                19329                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        19315                       # number of demand (read+write) misses
system.l21.demand_misses::total                 19329                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        19315                       # number of overall misses
system.l21.overall_misses::total                19329                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4332504                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6326380491                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6330712995                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4332504                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6326380491                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6330712995                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4332504                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6326380491                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6330712995                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        47311                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              47325                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         6703                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             6703                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        47311                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               47325                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        47311                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              47325                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.408256                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.408431                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.408256                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.408431                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.408256                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.408431                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 309464.571429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 327537.172716                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 327524.082725                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 309464.571429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 327537.172716                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 327524.082725                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 309464.571429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 327537.172716                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 327524.082725                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2874                       # number of writebacks
system.l21.writebacks::total                     2874                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        19315                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           19329                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        19315                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            19329                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        19315                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           19329                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3438431                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5090923800                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5094362231                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3438431                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5090923800                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5094362231                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3438431                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5090923800                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5094362231                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.408256                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.408431                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.408256                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.408431                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.408256                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.408431                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 245602.214286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 263573.585296                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 263560.568627                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 245602.214286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 263573.585296                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 263560.568627                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 245602.214286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 263573.585296                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 263560.568627                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         12246                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          188341                       # Total number of references to valid blocks.
system.l22.sampled_refs                         14294                       # Sample count of references to valid blocks.
system.l22.avg_refs                         13.176228                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           24.349853                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     1.447923                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1534.229063                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           487.973160                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.011890                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000707                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.749135                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.238268                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        28270                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  28270                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9294                       # number of Writeback hits
system.l22.Writeback_hits::total                 9294                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        28270                       # number of demand (read+write) hits
system.l22.demand_hits::total                   28270                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        28270                       # number of overall hits
system.l22.overall_hits::total                  28270                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        12226                       # number of ReadReq misses
system.l22.ReadReq_misses::total                12240                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        12226                       # number of demand (read+write) misses
system.l22.demand_misses::total                 12240                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        12226                       # number of overall misses
system.l22.overall_misses::total                12240                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3985463                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3594503633                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3598489096                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3985463                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3594503633                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3598489096                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3985463                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3594503633                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3598489096                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40496                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40510                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9294                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9294                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40496                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40510                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40496                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40510                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.301906                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.302148                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.301906                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.302148                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.301906                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.302148                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 284675.928571                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 294004.877556                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 293994.207190                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 284675.928571                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 294004.877556                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 293994.207190                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 284675.928571                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 294004.877556                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 293994.207190                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5496                       # number of writebacks
system.l22.writebacks::total                     5496                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        12226                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           12240                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        12226                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            12240                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        12226                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           12240                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3089254                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2813421647                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2816510901                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3089254                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2813421647                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2816510901                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3089254                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2813421647                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2816510901                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.301906                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.302148                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.301906                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.302148                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.301906                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.302148                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       220661                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 230117.916489                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 230107.099755                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       220661                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 230117.916489                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 230107.099755                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       220661                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 230117.916489                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 230107.099755                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         17555                       # number of replacements
system.l23.tagsinuse                      2047.978300                       # Cycle average of tags in use
system.l23.total_refs                          206705                       # Total number of references to valid blocks.
system.l23.sampled_refs                         19603                       # Sample count of references to valid blocks.
system.l23.avg_refs                         10.544560                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           17.562581                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     1.202095                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1652.027960                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           377.185665                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.008575                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000587                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.806654                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.184173                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999989                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        33762                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  33762                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           19051                       # number of Writeback hits
system.l23.Writeback_hits::total                19051                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        33762                       # number of demand (read+write) hits
system.l23.demand_hits::total                   33762                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        33762                       # number of overall hits
system.l23.overall_hits::total                  33762                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        17530                       # number of ReadReq misses
system.l23.ReadReq_misses::total                17544                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        17535                       # number of demand (read+write) misses
system.l23.demand_misses::total                 17549                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        17535                       # number of overall misses
system.l23.overall_misses::total                17549                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3875483                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   5762754397                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     5766629880                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1780313                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1780313                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3875483                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   5764534710                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      5768410193                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3875483                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   5764534710                       # number of overall miss cycles
system.l23.overall_miss_latency::total     5768410193                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        51292                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              51306                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        19051                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            19051                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        51297                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               51311                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        51297                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              51311                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.341769                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.341948                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.341833                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.342012                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.341833                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.342012                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 276820.214286                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 328736.702624                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 328695.273598                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 356062.600000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 356062.600000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 276820.214286                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 328744.494440                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 328703.071001                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 276820.214286                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 328744.494440                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 328703.071001                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks               10177                       # number of writebacks
system.l23.writebacks::total                    10177                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        17530                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           17544                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        17535                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            17549                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        17535                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           17549                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2982031                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   4642366016                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   4645348047                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1460824                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1460824                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2982031                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   4643826840                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   4646808871                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2982031                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   4643826840                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   4646808871                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.341769                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.341948                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.341833                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.342012                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.341833                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.342012                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 213002.214286                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 264824.073930                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 264782.720417                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 292164.800000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 292164.800000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 213002.214286                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 264831.869974                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 264790.522024                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 213002.214286                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 264831.869974                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 264790.522024                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.994323                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012114930                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840208.963636                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.994323                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016017                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881401                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12107269                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12107269                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12107269                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12107269                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12107269                       # number of overall hits
system.cpu0.icache.overall_hits::total       12107269                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2897443                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2897443                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2897443                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2897443                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2897443                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2897443                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12107279                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12107279                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12107279                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12107279                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12107279                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12107279                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 289744.300000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 289744.300000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 289744.300000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 289744.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 289744.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 289744.300000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2792443                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2792443                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2792443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2792443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2792443                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2792443                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 279244.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 279244.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 279244.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 279244.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 279244.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 279244.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98651                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191215513                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98907                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1933.285945                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.511781                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.488219                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916062                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083938                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10950849                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10950849                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17400                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17400                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18660269                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18660269                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18660269                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18660269                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       412921                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       412921                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       413026                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        413026                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       413026                       # number of overall misses
system.cpu0.dcache.overall_misses::total       413026                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  57428823099                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  57428823099                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     16181144                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     16181144                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  57445004243                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  57445004243                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  57445004243                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  57445004243                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11363770                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11363770                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19073295                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19073295                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19073295                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19073295                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036337                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036337                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021655                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021655                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021655                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021655                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 139079.444007                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 139079.444007                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 154106.133333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 154106.133333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 139083.264112                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 139083.264112                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 139083.264112                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 139083.264112                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10827                       # number of writebacks
system.cpu0.dcache.writebacks::total            10827                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       314270                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       314270                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       314375                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       314375                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       314375                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       314375                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98651                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98651                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98651                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98651                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98651                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98651                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  14401517152                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  14401517152                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  14401517152                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  14401517152                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  14401517152                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  14401517152                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008681                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008681                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005172                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005172                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005172                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005172                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145984.502458                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 145984.502458                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 145984.502458                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 145984.502458                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 145984.502458                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 145984.502458                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995594                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924297806                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708498.717190                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995594                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12831816                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12831816                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12831816                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12831816                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12831816                       # number of overall hits
system.cpu1.icache.overall_hits::total       12831816                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5117755                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5117755                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5117755                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5117755                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5117755                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5117755                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12831832                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12831832                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12831832                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12831832                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12831832                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12831832                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 319859.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 319859.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 319859.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 319859.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 319859.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 319859.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4448704                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4448704                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4448704                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4448704                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4448704                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4448704                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 317764.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 317764.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 317764.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 317764.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 317764.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 317764.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47311                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227568654                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47567                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4784.170833                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.378796                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.621204                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.829605                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.170395                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18439510                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18439510                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4140980                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4140980                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9490                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9490                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9470                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9470                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22580490                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22580490                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22580490                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22580490                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       185956                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       185956                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       185956                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        185956                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       185956                       # number of overall misses
system.cpu1.dcache.overall_misses::total       185956                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  38383128792                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  38383128792                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  38383128792                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  38383128792                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  38383128792                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  38383128792                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18625466                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18625466                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4140980                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4140980                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9470                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9470                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22766446                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22766446                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22766446                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22766446                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009984                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009984                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008168                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008168                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008168                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008168                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 206409.735593                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 206409.735593                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 206409.735593                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 206409.735593                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 206409.735593                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 206409.735593                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6703                       # number of writebacks
system.cpu1.dcache.writebacks::total             6703                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       138645                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       138645                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       138645                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       138645                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       138645                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       138645                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47311                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47311                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47311                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47311                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47311                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47311                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8312053282                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8312053282                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8312053282                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8312053282                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8312053282                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8312053282                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002078                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002078                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002078                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002078                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 175689.655302                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 175689.655302                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 175689.655302                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 175689.655302                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 175689.655302                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 175689.655302                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996740                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015390540                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2193068.120950                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996740                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12430666                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12430666                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12430666                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12430666                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12430666                       # number of overall hits
system.cpu2.icache.overall_hits::total       12430666                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4838241                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4838241                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4838241                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4838241                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4838241                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4838241                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12430683                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12430683                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12430683                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12430683                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12430683                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12430683                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 284602.411765                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 284602.411765                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 284602.411765                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 284602.411765                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 284602.411765                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 284602.411765                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4101663                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4101663                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4101663                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4101663                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4101663                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4101663                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 292975.928571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 292975.928571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 292975.928571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 292975.928571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 292975.928571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 292975.928571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40496                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169167700                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40752                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4151.150864                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.905071                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.094929                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905879                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094121                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9694391                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9694391                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7338385                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7338385                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17580                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17580                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17580                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17580                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17032776                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17032776                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17032776                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17032776                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       122721                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       122721                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       122721                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        122721                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       122721                       # number of overall misses
system.cpu2.dcache.overall_misses::total       122721                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  19275441700                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  19275441700                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  19275441700                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  19275441700                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  19275441700                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  19275441700                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9817112                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9817112                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7338385                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7338385                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17580                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17580                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17580                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17580                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17155497                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17155497                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17155497                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17155497                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012501                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012501                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007153                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007153                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007153                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007153                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 157067.182471                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 157067.182471                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 157067.182471                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 157067.182471                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 157067.182471                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 157067.182471                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9294                       # number of writebacks
system.cpu2.dcache.writebacks::total             9294                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82225                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82225                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82225                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82225                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82225                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82225                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40496                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40496                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40496                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40496                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40496                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40496                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5534747885                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5534747885                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5534747885                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5534747885                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5534747885                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5534747885                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002361                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002361                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002361                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002361                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 136673.940266                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 136673.940266                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 136673.940266                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 136673.940266                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 136673.940266                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 136673.940266                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995968                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015819114                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043901.637827                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995968                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12595693                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12595693                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12595693                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12595693                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12595693                       # number of overall hits
system.cpu3.icache.overall_hits::total       12595693                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4629852                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4629852                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4629852                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4629852                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4629852                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4629852                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12595710                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12595710                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12595710                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12595710                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12595710                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12595710                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 272344.235294                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 272344.235294                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 272344.235294                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 272344.235294                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 272344.235294                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 272344.235294                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3991683                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3991683                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3991683                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3991683                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3991683                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3991683                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 285120.214286                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 285120.214286                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 285120.214286                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 285120.214286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 285120.214286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 285120.214286                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51297                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172475429                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51553                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3345.594417                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.221842                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.778158                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911023                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088977                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8939170                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8939170                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7033552                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7033552                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17228                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17228                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16318                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16318                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15972722                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15972722                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15972722                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15972722                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148963                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148963                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3087                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3087                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       152050                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        152050                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       152050                       # number of overall misses
system.cpu3.dcache.overall_misses::total       152050                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  26725142915                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  26725142915                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    869233017                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    869233017                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  27594375932                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  27594375932                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  27594375932                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  27594375932                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9088133                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9088133                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7036639                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7036639                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16318                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16318                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16124772                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16124772                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16124772                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16124772                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016391                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016391                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000439                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000439                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009430                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009430                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009430                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009430                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 179407.926230                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 179407.926230                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 281578.560739                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 281578.560739                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 181482.248813                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 181482.248813                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 181482.248813                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 181482.248813                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1961139                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 150856.846154                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        19051                       # number of writebacks
system.cpu3.dcache.writebacks::total            19051                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97671                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97671                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3082                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3082                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       100753                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       100753                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       100753                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       100753                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51292                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51292                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51297                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51297                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51297                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51297                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   8122697124                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   8122697124                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1821813                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1821813                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   8124518937                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   8124518937                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   8124518937                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   8124518937                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005644                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005644                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003181                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003181                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003181                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003181                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 158361.871715                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 158361.871715                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 364362.600000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 364362.600000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 158381.950933                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 158381.950933                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 158381.950933                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 158381.950933                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
