Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu May 13 16:50:04 2021
| Host         : DEVPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_gol_wrapper_control_sets_placed.rpt
| Design       : design_gol_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    70 |
| Unused register locations in slices containing registers |   205 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             166 |           66 |
| No           | No                    | Yes                    |              29 |           10 |
| No           | Yes                   | No                     |             285 |          116 |
| Yes          | No                    | No                     |            6017 |         5854 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |             699 |          232 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                         |                                                                                               Enable Signal                                                                                               |                                                                    Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE                        | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0       |                1 |              1 |
|  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE                        | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0       |                1 |              1 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                           | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                       |                1 |              1 |
|  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/sel_n_reg                                                                                                                                                            | design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                             |                1 |              1 |
|  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE                        | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                       |                1 |              1 |
| ~design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                       | design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                   |                1 |              1 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                    |                                                                                                                                                        |                1 |              1 |
|  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE                        | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0 |                1 |              1 |
| ~design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE                        |                                                                                                                                                                                                           | design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                 |                1 |              1 |
|  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE                        | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                     | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                               |                1 |              2 |
|  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE                        |                                                                                                                                                                                                           |                                                                                                                                                        |                1 |              3 |
|  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE                        | design_gol_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                 | design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                             |                1 |              4 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                  | design_gol_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                  |                1 |              4 |
|  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE                        | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     |                                                                                                                                                        |                3 |              4 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                           | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                    |                2 |              4 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                           | design_gol_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                 |                2 |              4 |
|  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_gol_i/mdm_1/U0/MDM_Core_I1/p_0_out                                                                                                                                                                 | design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                             |                1 |              4 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                    |                                                                                                                                                        |                2 |              4 |
| ~design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE                        |                                                                                                                                                                                                           | design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                             |                1 |              4 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                        | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                1 |              5 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                           | design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                     |                1 |              5 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                  |                                                                                                                                                        |                4 |              6 |
|  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                 |                                                                                                                                                        |                2 |              6 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                           | design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                 |                2 |              6 |
|  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]                                                                                                                      |                                                                                                                                                        |                2 |              6 |
|  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                        |                                                                                                                                                        |                1 |              6 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                           | design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                 |                3 |              6 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                         | design_gol_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                               |                1 |              6 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                           | design_gol_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                  |                2 |              8 |
|  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                             |                                                                                                                                                        |                2 |              8 |
|  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc |                                                                                                                                                        |                7 |              8 |
| ~design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE                        | design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                             |                                                                                                                                                        |                2 |              8 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                           | design_gol_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                  |                3 |              8 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                       |                                                                                                                                                        |                2 |              8 |
|  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE                        | design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                    |                                                                                                                                                        |                1 |              8 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                             |                                                                                                                                                        |                2 |              8 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                    | design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                     |                2 |             10 |
|  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                     |                                                                                                                                                        |                4 |             10 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                           | design_gol_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                             |                5 |             11 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                           | design_gol_i/game_of_life_0/U0/CACORE/reset                                                                                                            |                6 |             12 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/E[0]                                                                | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                7 |             16 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                           | design_gol_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                             |                4 |             18 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                8 |             20 |
|  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                           | design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                     |                7 |             23 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                           | design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                     |                8 |             25 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/game_of_life_0/U0/WriteEnable_GOLCR                                                                                                                                                          | design_gol_i/game_of_life_0/U0/CACORE/reset                                                                                                            |               10 |             31 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             |                                                                                                                                                        |                8 |             32 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                         |               11 |             32 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                      | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                9 |             32 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                             |               12 |             32 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                       | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                5 |             32 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/game_of_life_0/U0/WriteEnable_GOLDIR                                                                                                                                                         | design_gol_i/game_of_life_0/U0/CACORE/reset                                                                                                            |                8 |             32 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                  | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               13 |             32 |
|  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                  |                                                                                                                                                        |                9 |             32 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                           | design_gol_i/game_of_life_0/U0/CACORE/cnt_iter[0]_i_1_n_0                                                                                              |                8 |             32 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                           | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                |                9 |             32 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                  |                                                                                                                                                        |               13 |             32 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                             | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                9 |             32 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/game_of_life_0/U0/WriteEnable_GOLICR                                                                                                                                                         | design_gol_i/game_of_life_0/U0/CACORE/reset                                                                                                            |                8 |             32 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/game_of_life_0/U0/set_iteration_pulse                                                                                                                                                        | design_gol_i/game_of_life_0/U0/CACORE/reset                                                                                                            |                5 |             32 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                 |                                                                                                                                                        |               12 |             33 |
|  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/sel_n_reg                                                                                                                                                            |                                                                                                                                                        |               13 |             47 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               26 |             74 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                           |                                                                                                                                                        |               19 |             75 |
|  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                           |                                                                                                                                                        |               26 |             80 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                           |                                                                                                                                                        |               44 |             98 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[32]                                                                                                              |                                                                                                                                                        |               16 |            128 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                           | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               67 |            140 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                    | design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               89 |            218 |
|  design_gol_i/clk_wiz_1/inst/clk_out1                         | design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg_n_0                                                                                                                                                 |                                                                                                                                                        |             5776 |           5776 |
+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     9 |
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     8 |
| 5      |                     2 |
| 6      |                     7 |
| 8      |                     8 |
| 10     |                     2 |
| 11     |                     1 |
| 12     |                     1 |
| 16+    |                    30 |
+--------+-----------------------+


