--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15172 paths analyzed, 3038 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.898ns.
--------------------------------------------------------------------------------
Slack:                  13.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_12 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.805ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.688 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_12 to f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.BQ      Tcko                  0.430   f2_mems_control/addr_q[14]
                                                       f2_mems_control/addr_q_12
    SLICE_X9Y28.D1       net (fanout=8)        1.117   f2_mems_control/addr_q[12]
    SLICE_X9Y28.D        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>1
    SLICE_X9Y28.A4       net (fanout=1)        0.503   f2_mems_control/mems_rom/done[15]
    SLICE_X9Y28.A        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>3
    SLICE_X8Y28.D1       net (fanout=2)        1.291   f2_mems_control/rom_scan_is_done
    SLICE_X8Y28.D        Tilo                  0.254   f2_mems_control/addr_q[2]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X11Y30.A4      net (fanout=15)       0.795   f2_mems_control/Mmux_addr_d111
    SLICE_X11Y30.A       Tilo                  0.259   f2_mems_control/addr_q[14]
                                                       f2_mems_control/Mmux_addr_d31
    RAMB16_X1Y16.ADDRA12 net (fanout=2)        1.238   addr_d[11]
    RAMB16_X1Y16.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
                                                       f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.805ns (1.861ns logic, 4.944ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  13.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_12 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.725ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.688 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_12 to f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.BQ      Tcko                  0.430   f2_mems_control/addr_q[14]
                                                       f2_mems_control/addr_q_12
    SLICE_X9Y28.D1       net (fanout=8)        1.117   f2_mems_control/addr_q[12]
    SLICE_X9Y28.D        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>1
    SLICE_X9Y28.A4       net (fanout=1)        0.503   f2_mems_control/mems_rom/done[15]
    SLICE_X9Y28.A        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>3
    SLICE_X8Y28.D1       net (fanout=2)        1.291   f2_mems_control/rom_scan_is_done
    SLICE_X8Y28.D        Tilo                  0.254   f2_mems_control/addr_q[2]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X11Y29.C6      net (fanout=15)       0.436   f2_mems_control/Mmux_addr_d111
    SLICE_X11Y29.C       Tilo                  0.259   f2_mems_control/addr_q[10]
                                                       f2_mems_control/Mmux_addr_d161
    RAMB16_X1Y16.ADDRA10 net (fanout=2)        1.517   addr_d[9]
    RAMB16_X1Y16.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
                                                       f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.725ns (1.861ns logic, 4.864ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  13.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_12 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.711ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.688 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_12 to f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.BQ      Tcko                  0.430   f2_mems_control/addr_q[14]
                                                       f2_mems_control/addr_q_12
    SLICE_X9Y28.D1       net (fanout=8)        1.117   f2_mems_control/addr_q[12]
    SLICE_X9Y28.D        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>1
    SLICE_X9Y28.A4       net (fanout=1)        0.503   f2_mems_control/mems_rom/done[15]
    SLICE_X9Y28.A        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>3
    SLICE_X8Y28.D1       net (fanout=2)        1.291   f2_mems_control/rom_scan_is_done
    SLICE_X8Y28.D        Tilo                  0.254   f2_mems_control/addr_q[2]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X11Y30.B5      net (fanout=15)       0.732   f2_mems_control/Mmux_addr_d111
    SLICE_X11Y30.B       Tilo                  0.259   f2_mems_control/addr_q[14]
                                                       f2_mems_control/Mmux_addr_d41
    RAMB16_X1Y16.ADDRA13 net (fanout=2)        1.207   addr_d[12]
    RAMB16_X1Y16.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
                                                       f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.711ns (1.861ns logic, 4.850ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  13.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_12 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.713ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.599 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_12 to f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.BQ      Tcko                  0.430   f2_mems_control/addr_q[14]
                                                       f2_mems_control/addr_q_12
    SLICE_X9Y28.D1       net (fanout=8)        1.117   f2_mems_control/addr_q[12]
    SLICE_X9Y28.D        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>1
    SLICE_X9Y28.A4       net (fanout=1)        0.503   f2_mems_control/mems_rom/done[15]
    SLICE_X9Y28.A        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>3
    SLICE_X8Y28.D1       net (fanout=2)        1.291   f2_mems_control/rom_scan_is_done
    SLICE_X8Y28.D        Tilo                  0.254   f2_mems_control/addr_q[2]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X11Y29.D6      net (fanout=15)       0.436   f2_mems_control/Mmux_addr_d111
    SLICE_X11Y29.D       Tilo                  0.259   f2_mems_control/addr_q[10]
                                                       f2_mems_control/Mmux_addr_d21
    RAMB16_X1Y14.ADDRA11 net (fanout=2)        1.505   addr_d[10]
    RAMB16_X1Y14.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2
                                                       f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      6.713ns (1.861ns logic, 4.852ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  13.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_12 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.702ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.688 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_12 to f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.BQ      Tcko                  0.430   f2_mems_control/addr_q[14]
                                                       f2_mems_control/addr_q_12
    SLICE_X9Y28.D1       net (fanout=8)        1.117   f2_mems_control/addr_q[12]
    SLICE_X9Y28.D        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>1
    SLICE_X9Y28.A4       net (fanout=1)        0.503   f2_mems_control/mems_rom/done[15]
    SLICE_X9Y28.A        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>3
    SLICE_X8Y28.D1       net (fanout=2)        1.291   f2_mems_control/rom_scan_is_done
    SLICE_X8Y28.D        Tilo                  0.254   f2_mems_control/addr_q[2]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X11Y29.B4      net (fanout=15)       0.645   f2_mems_control/Mmux_addr_d111
    SLICE_X11Y29.B       Tilo                  0.259   f2_mems_control/addr_q[10]
                                                       f2_mems_control/Mmux_addr_d151
    RAMB16_X1Y16.ADDRA9  net (fanout=2)        1.285   addr_d[8]
    RAMB16_X1Y16.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
                                                       f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.702ns (1.861ns logic, 4.841ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  13.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_12 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.660ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.599 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_12 to f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.BQ      Tcko                  0.430   f2_mems_control/addr_q[14]
                                                       f2_mems_control/addr_q_12
    SLICE_X9Y28.D1       net (fanout=8)        1.117   f2_mems_control/addr_q[12]
    SLICE_X9Y28.D        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>1
    SLICE_X9Y28.A4       net (fanout=1)        0.503   f2_mems_control/mems_rom/done[15]
    SLICE_X9Y28.A        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>3
    SLICE_X8Y28.D1       net (fanout=2)        1.291   f2_mems_control/rom_scan_is_done
    SLICE_X8Y28.D        Tilo                  0.254   f2_mems_control/addr_q[2]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X11Y30.B5      net (fanout=15)       0.732   f2_mems_control/Mmux_addr_d111
    SLICE_X11Y30.B       Tilo                  0.259   f2_mems_control/addr_q[14]
                                                       f2_mems_control/Mmux_addr_d41
    RAMB16_X1Y14.ADDRA13 net (fanout=2)        1.156   addr_d[12]
    RAMB16_X1Y14.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2
                                                       f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      6.660ns (1.861ns logic, 4.799ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  13.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.205ns (Levels of Logic = 3)
  Clock Path Skew:      0.501ns (1.181 - 0.680)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y5.BQ       Tcko                  0.476   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X9Y4.A3        net (fanout=15)       1.399   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X9Y4.A         Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[15]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_13
    SLICE_X10Y5.D1       net (fanout=1)        1.562   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_13
    SLICE_X10Y5.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_5_f7
    SLICE_X15Y5.A6       net (fanout=1)        0.678   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_5_f7
    SLICE_X15Y5.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[23]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        0.992   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.205ns (2.574ns logic, 4.631ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  13.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_12 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.627ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.688 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_12 to f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.BQ      Tcko                  0.430   f2_mems_control/addr_q[14]
                                                       f2_mems_control/addr_q_12
    SLICE_X9Y28.D1       net (fanout=8)        1.117   f2_mems_control/addr_q[12]
    SLICE_X9Y28.D        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>1
    SLICE_X9Y28.A4       net (fanout=1)        0.503   f2_mems_control/mems_rom/done[15]
    SLICE_X9Y28.A        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>3
    SLICE_X8Y28.D1       net (fanout=2)        1.291   f2_mems_control/rom_scan_is_done
    SLICE_X8Y28.D        Tilo                  0.254   f2_mems_control/addr_q[2]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X11Y28.C4      net (fanout=15)       0.570   f2_mems_control/Mmux_addr_d111
    SLICE_X11Y28.C       Tilo                  0.259   f2_mems_control/addr_q[6]
                                                       f2_mems_control/Mmux_addr_d121
    RAMB16_X1Y16.ADDRA6  net (fanout=2)        1.285   addr_d[5]
    RAMB16_X1Y16.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
                                                       f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.627ns (1.861ns logic, 4.766ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  13.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.168ns (Levels of Logic = 3)
  Clock Path Skew:      0.504ns (1.181 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y6.AQ       Tcko                  0.476   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X9Y4.A5        net (fanout=16)       1.362   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X9Y4.A         Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[15]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_13
    SLICE_X10Y5.D1       net (fanout=1)        1.562   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_13
    SLICE_X10Y5.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_5_f7
    SLICE_X15Y5.A6       net (fanout=1)        0.678   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_5_f7
    SLICE_X15Y5.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[23]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        0.992   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.168ns (2.574ns logic, 4.594ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  13.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_12 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.540ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.599 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_12 to f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.BQ      Tcko                  0.430   f2_mems_control/addr_q[14]
                                                       f2_mems_control/addr_q_12
    SLICE_X9Y28.D1       net (fanout=8)        1.117   f2_mems_control/addr_q[12]
    SLICE_X9Y28.D        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>1
    SLICE_X9Y28.A4       net (fanout=1)        0.503   f2_mems_control/mems_rom/done[15]
    SLICE_X9Y28.A        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>3
    SLICE_X8Y28.D1       net (fanout=2)        1.291   f2_mems_control/rom_scan_is_done
    SLICE_X8Y28.D        Tilo                  0.254   f2_mems_control/addr_q[2]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X11Y30.A4      net (fanout=15)       0.795   f2_mems_control/Mmux_addr_d111
    SLICE_X11Y30.A       Tilo                  0.259   f2_mems_control/addr_q[14]
                                                       f2_mems_control/Mmux_addr_d31
    RAMB16_X1Y14.ADDRA12 net (fanout=2)        0.973   addr_d[11]
    RAMB16_X1Y14.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2
                                                       f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      6.540ns (1.861ns logic, 4.679ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  13.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_11 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.530ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.688 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_11 to f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   f2_mems_control/addr_q[14]
                                                       f2_mems_control/addr_q_11
    SLICE_X9Y28.D3       net (fanout=9)        0.842   f2_mems_control/addr_q[11]
    SLICE_X9Y28.D        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>1
    SLICE_X9Y28.A4       net (fanout=1)        0.503   f2_mems_control/mems_rom/done[15]
    SLICE_X9Y28.A        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>3
    SLICE_X8Y28.D1       net (fanout=2)        1.291   f2_mems_control/rom_scan_is_done
    SLICE_X8Y28.D        Tilo                  0.254   f2_mems_control/addr_q[2]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X11Y30.A4      net (fanout=15)       0.795   f2_mems_control/Mmux_addr_d111
    SLICE_X11Y30.A       Tilo                  0.259   f2_mems_control/addr_q[14]
                                                       f2_mems_control/Mmux_addr_d31
    RAMB16_X1Y16.ADDRA12 net (fanout=2)        1.238   addr_d[11]
    RAMB16_X1Y16.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
                                                       f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.530ns (1.861ns logic, 4.669ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  13.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_12 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.506ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.688 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_12 to f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.BQ      Tcko                  0.430   f2_mems_control/addr_q[14]
                                                       f2_mems_control/addr_q_12
    SLICE_X9Y28.D1       net (fanout=8)        1.117   f2_mems_control/addr_q[12]
    SLICE_X9Y28.D        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>1
    SLICE_X9Y28.A4       net (fanout=1)        0.503   f2_mems_control/mems_rom/done[15]
    SLICE_X9Y28.A        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>3
    SLICE_X8Y28.D1       net (fanout=2)        1.291   f2_mems_control/rom_scan_is_done
    SLICE_X8Y28.D        Tilo                  0.254   f2_mems_control/addr_q[2]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X11Y29.A3      net (fanout=15)       0.652   f2_mems_control/Mmux_addr_d111
    SLICE_X11Y29.A       Tilo                  0.259   f2_mems_control/addr_q[10]
                                                       f2_mems_control/Mmux_addr_d141
    RAMB16_X1Y16.ADDRA8  net (fanout=2)        1.082   addr_d[7]
    RAMB16_X1Y16.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
                                                       f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.506ns (1.861ns logic, 4.645ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  13.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_12 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.495ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.688 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_12 to f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.BQ      Tcko                  0.430   f2_mems_control/addr_q[14]
                                                       f2_mems_control/addr_q_12
    SLICE_X9Y28.D1       net (fanout=8)        1.117   f2_mems_control/addr_q[12]
    SLICE_X9Y28.D        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>1
    SLICE_X9Y28.A4       net (fanout=1)        0.503   f2_mems_control/mems_rom/done[15]
    SLICE_X9Y28.A        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>3
    SLICE_X8Y28.D1       net (fanout=2)        1.291   f2_mems_control/rom_scan_is_done
    SLICE_X8Y28.D        Tilo                  0.254   f2_mems_control/addr_q[2]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X11Y28.D3      net (fanout=15)       0.641   f2_mems_control/Mmux_addr_d111
    SLICE_X11Y28.D       Tilo                  0.259   f2_mems_control/addr_q[6]
                                                       f2_mems_control/Mmux_addr_d131
    RAMB16_X1Y16.ADDRA7  net (fanout=2)        1.082   addr_d[6]
    RAMB16_X1Y16.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
                                                       f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.495ns (1.861ns logic, 4.634ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  13.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_12 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.489ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.688 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_12 to f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.BQ      Tcko                  0.430   f2_mems_control/addr_q[14]
                                                       f2_mems_control/addr_q_12
    SLICE_X9Y28.D1       net (fanout=8)        1.117   f2_mems_control/addr_q[12]
    SLICE_X9Y28.D        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>1
    SLICE_X9Y28.A4       net (fanout=1)        0.503   f2_mems_control/mems_rom/done[15]
    SLICE_X9Y28.A        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>3
    SLICE_X8Y28.D1       net (fanout=2)        1.291   f2_mems_control/rom_scan_is_done
    SLICE_X8Y28.D        Tilo                  0.254   f2_mems_control/addr_q[2]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X11Y29.D6      net (fanout=15)       0.436   f2_mems_control/Mmux_addr_d111
    SLICE_X11Y29.D       Tilo                  0.259   f2_mems_control/addr_q[10]
                                                       f2_mems_control/Mmux_addr_d21
    RAMB16_X1Y16.ADDRA11 net (fanout=2)        1.281   addr_d[10]
    RAMB16_X1Y16.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
                                                       f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.489ns (1.861ns logic, 4.628ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  13.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_12 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.452ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.688 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_12 to f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.BQ      Tcko                  0.430   f2_mems_control/addr_q[14]
                                                       f2_mems_control/addr_q_12
    SLICE_X9Y28.D1       net (fanout=8)        1.117   f2_mems_control/addr_q[12]
    SLICE_X9Y28.D        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>1
    SLICE_X9Y28.A4       net (fanout=1)        0.503   f2_mems_control/mems_rom/done[15]
    SLICE_X9Y28.A        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>3
    SLICE_X8Y28.D1       net (fanout=2)        1.291   f2_mems_control/rom_scan_is_done
    SLICE_X8Y28.D        Tilo                  0.254   f2_mems_control/addr_q[2]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X11Y28.B6      net (fanout=15)       0.393   f2_mems_control/Mmux_addr_d111
    SLICE_X11Y28.B       Tilo                  0.259   f2_mems_control/addr_q[6]
                                                       f2_mems_control/Mmux_addr_d111
    RAMB16_X1Y16.ADDRA5  net (fanout=2)        1.287   addr_d[4]
    RAMB16_X1Y16.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
                                                       f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.452ns (1.861ns logic, 4.591ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  13.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_11 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.450ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.688 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_11 to f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   f2_mems_control/addr_q[14]
                                                       f2_mems_control/addr_q_11
    SLICE_X9Y28.D3       net (fanout=9)        0.842   f2_mems_control/addr_q[11]
    SLICE_X9Y28.D        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>1
    SLICE_X9Y28.A4       net (fanout=1)        0.503   f2_mems_control/mems_rom/done[15]
    SLICE_X9Y28.A        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>3
    SLICE_X8Y28.D1       net (fanout=2)        1.291   f2_mems_control/rom_scan_is_done
    SLICE_X8Y28.D        Tilo                  0.254   f2_mems_control/addr_q[2]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X11Y29.C6      net (fanout=15)       0.436   f2_mems_control/Mmux_addr_d111
    SLICE_X11Y29.C       Tilo                  0.259   f2_mems_control/addr_q[10]
                                                       f2_mems_control/Mmux_addr_d161
    RAMB16_X1Y16.ADDRA10 net (fanout=2)        1.517   addr_d[9]
    RAMB16_X1Y16.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
                                                       f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.450ns (1.861ns logic, 4.589ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  13.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/wr_en_q (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem30/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.506ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.651 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/wr_en_q to fifo_manager/fifo/Mram_buf_mem30/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AMUX    Tshcko                0.518   fifo_manager/_n0206_inv
                                                       fifo_manager/wr_en_q
    SLICE_X9Y2.D2        net (fanout=52)       3.423   fifo_manager/wr_en_q
    SLICE_X9Y2.D         Tilo                  0.259   fifo_manager/fifo/fifo_counter[4]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_13_o1
    SLICE_X16Y8.WE       net (fanout=26)       1.937   fifo_manager/fifo/wr_en_buf_full_AND_13_o
    SLICE_X16Y8.CLK      Tws                   0.369   fifo_manager/w_data_FROM_FIFO_TO_SERIAL[30]
                                                       fifo_manager/fifo/Mram_buf_mem30/SP
    -------------------------------------------------  ---------------------------
    Total                                      6.506ns (1.146ns logic, 5.360ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  13.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/wr_en_q (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem30/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.506ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.651 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/wr_en_q to fifo_manager/fifo/Mram_buf_mem30/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AMUX    Tshcko                0.518   fifo_manager/_n0206_inv
                                                       fifo_manager/wr_en_q
    SLICE_X9Y2.D2        net (fanout=52)       3.423   fifo_manager/wr_en_q
    SLICE_X9Y2.D         Tilo                  0.259   fifo_manager/fifo/fifo_counter[4]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_13_o1
    SLICE_X16Y8.WE       net (fanout=26)       1.937   fifo_manager/fifo/wr_en_buf_full_AND_13_o
    SLICE_X16Y8.CLK      Tws                   0.369   fifo_manager/w_data_FROM_FIFO_TO_SERIAL[30]
                                                       fifo_manager/fifo/Mram_buf_mem30/DP
    -------------------------------------------------  ---------------------------
    Total                                      6.506ns (1.146ns logic, 5.360ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  13.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/wr_en_q (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem31/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.506ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.651 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/wr_en_q to fifo_manager/fifo/Mram_buf_mem31/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AMUX    Tshcko                0.518   fifo_manager/_n0206_inv
                                                       fifo_manager/wr_en_q
    SLICE_X9Y2.D2        net (fanout=52)       3.423   fifo_manager/wr_en_q
    SLICE_X9Y2.D         Tilo                  0.259   fifo_manager/fifo/fifo_counter[4]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_13_o1
    SLICE_X16Y8.WE       net (fanout=26)       1.937   fifo_manager/fifo/wr_en_buf_full_AND_13_o
    SLICE_X16Y8.CLK      Tws                   0.369   fifo_manager/w_data_FROM_FIFO_TO_SERIAL[30]
                                                       fifo_manager/fifo/Mram_buf_mem31/SP
    -------------------------------------------------  ---------------------------
    Total                                      6.506ns (1.146ns logic, 5.360ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  13.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/wr_en_q (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem31/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.506ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.651 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/wr_en_q to fifo_manager/fifo/Mram_buf_mem31/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AMUX    Tshcko                0.518   fifo_manager/_n0206_inv
                                                       fifo_manager/wr_en_q
    SLICE_X9Y2.D2        net (fanout=52)       3.423   fifo_manager/wr_en_q
    SLICE_X9Y2.D         Tilo                  0.259   fifo_manager/fifo/fifo_counter[4]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_13_o1
    SLICE_X16Y8.WE       net (fanout=26)       1.937   fifo_manager/fifo/wr_en_buf_full_AND_13_o
    SLICE_X16Y8.CLK      Tws                   0.369   fifo_manager/w_data_FROM_FIFO_TO_SERIAL[30]
                                                       fifo_manager/fifo/Mram_buf_mem31/DP
    -------------------------------------------------  ---------------------------
    Total                                      6.506ns (1.146ns logic, 5.360ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  13.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/wr_en_q (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem32/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.656 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/wr_en_q to fifo_manager/fifo/Mram_buf_mem32/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AMUX    Tshcko                0.518   fifo_manager/_n0206_inv
                                                       fifo_manager/wr_en_q
    SLICE_X9Y2.D2        net (fanout=52)       3.423   fifo_manager/wr_en_q
    SLICE_X9Y2.D         Tilo                  0.259   fifo_manager/fifo/fifo_counter[4]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_13_o1
    SLICE_X16Y10.WE      net (fanout=26)       1.941   fifo_manager/fifo/wr_en_buf_full_AND_13_o
    SLICE_X16Y10.CLK     Tws                   0.369   fifo_manager/w_data_FROM_FIFO_TO_SERIAL[34]
                                                       fifo_manager/fifo/Mram_buf_mem32/DP
    -------------------------------------------------  ---------------------------
    Total                                      6.510ns (1.146ns logic, 5.364ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  13.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/wr_en_q (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem35/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.656 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/wr_en_q to fifo_manager/fifo/Mram_buf_mem35/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AMUX    Tshcko                0.518   fifo_manager/_n0206_inv
                                                       fifo_manager/wr_en_q
    SLICE_X9Y2.D2        net (fanout=52)       3.423   fifo_manager/wr_en_q
    SLICE_X9Y2.D         Tilo                  0.259   fifo_manager/fifo/fifo_counter[4]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_13_o1
    SLICE_X16Y10.WE      net (fanout=26)       1.941   fifo_manager/fifo/wr_en_buf_full_AND_13_o
    SLICE_X16Y10.CLK     Tws                   0.369   fifo_manager/w_data_FROM_FIFO_TO_SERIAL[34]
                                                       fifo_manager/fifo/Mram_buf_mem35/SP
    -------------------------------------------------  ---------------------------
    Total                                      6.510ns (1.146ns logic, 5.364ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  13.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/wr_en_q (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem32/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.656 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/wr_en_q to fifo_manager/fifo/Mram_buf_mem32/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AMUX    Tshcko                0.518   fifo_manager/_n0206_inv
                                                       fifo_manager/wr_en_q
    SLICE_X9Y2.D2        net (fanout=52)       3.423   fifo_manager/wr_en_q
    SLICE_X9Y2.D         Tilo                  0.259   fifo_manager/fifo/fifo_counter[4]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_13_o1
    SLICE_X16Y10.WE      net (fanout=26)       1.941   fifo_manager/fifo/wr_en_buf_full_AND_13_o
    SLICE_X16Y10.CLK     Tws                   0.369   fifo_manager/w_data_FROM_FIFO_TO_SERIAL[34]
                                                       fifo_manager/fifo/Mram_buf_mem32/SP
    -------------------------------------------------  ---------------------------
    Total                                      6.510ns (1.146ns logic, 5.364ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  13.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/wr_en_q (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem35/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.656 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/wr_en_q to fifo_manager/fifo/Mram_buf_mem35/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AMUX    Tshcko                0.518   fifo_manager/_n0206_inv
                                                       fifo_manager/wr_en_q
    SLICE_X9Y2.D2        net (fanout=52)       3.423   fifo_manager/wr_en_q
    SLICE_X9Y2.D         Tilo                  0.259   fifo_manager/fifo/fifo_counter[4]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_13_o1
    SLICE_X16Y10.WE      net (fanout=26)       1.941   fifo_manager/fifo/wr_en_buf_full_AND_13_o
    SLICE_X16Y10.CLK     Tws                   0.369   fifo_manager/w_data_FROM_FIFO_TO_SERIAL[34]
                                                       fifo_manager/fifo/Mram_buf_mem35/DP
    -------------------------------------------------  ---------------------------
    Total                                      6.510ns (1.146ns logic, 5.364ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  13.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_11 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.436ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.688 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_11 to f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   f2_mems_control/addr_q[14]
                                                       f2_mems_control/addr_q_11
    SLICE_X9Y28.D3       net (fanout=9)        0.842   f2_mems_control/addr_q[11]
    SLICE_X9Y28.D        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>1
    SLICE_X9Y28.A4       net (fanout=1)        0.503   f2_mems_control/mems_rom/done[15]
    SLICE_X9Y28.A        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>3
    SLICE_X8Y28.D1       net (fanout=2)        1.291   f2_mems_control/rom_scan_is_done
    SLICE_X8Y28.D        Tilo                  0.254   f2_mems_control/addr_q[2]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X11Y30.B5      net (fanout=15)       0.732   f2_mems_control/Mmux_addr_d111
    SLICE_X11Y30.B       Tilo                  0.259   f2_mems_control/addr_q[14]
                                                       f2_mems_control/Mmux_addr_d41
    RAMB16_X1Y16.ADDRA13 net (fanout=2)        1.207   addr_d[12]
    RAMB16_X1Y16.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
                                                       f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.436ns (1.861ns logic, 4.575ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  13.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_11 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.438ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.599 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_11 to f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   f2_mems_control/addr_q[14]
                                                       f2_mems_control/addr_q_11
    SLICE_X9Y28.D3       net (fanout=9)        0.842   f2_mems_control/addr_q[11]
    SLICE_X9Y28.D        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>1
    SLICE_X9Y28.A4       net (fanout=1)        0.503   f2_mems_control/mems_rom/done[15]
    SLICE_X9Y28.A        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>3
    SLICE_X8Y28.D1       net (fanout=2)        1.291   f2_mems_control/rom_scan_is_done
    SLICE_X8Y28.D        Tilo                  0.254   f2_mems_control/addr_q[2]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X11Y29.D6      net (fanout=15)       0.436   f2_mems_control/Mmux_addr_d111
    SLICE_X11Y29.D       Tilo                  0.259   f2_mems_control/addr_q[10]
                                                       f2_mems_control/Mmux_addr_d21
    RAMB16_X1Y14.ADDRA11 net (fanout=2)        1.505   addr_d[10]
    RAMB16_X1Y14.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2
                                                       f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      6.438ns (1.861ns logic, 4.577ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  13.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_11 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.427ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.688 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_11 to f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   f2_mems_control/addr_q[14]
                                                       f2_mems_control/addr_q_11
    SLICE_X9Y28.D3       net (fanout=9)        0.842   f2_mems_control/addr_q[11]
    SLICE_X9Y28.D        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>1
    SLICE_X9Y28.A4       net (fanout=1)        0.503   f2_mems_control/mems_rom/done[15]
    SLICE_X9Y28.A        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>3
    SLICE_X8Y28.D1       net (fanout=2)        1.291   f2_mems_control/rom_scan_is_done
    SLICE_X8Y28.D        Tilo                  0.254   f2_mems_control/addr_q[2]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X11Y29.B4      net (fanout=15)       0.645   f2_mems_control/Mmux_addr_d111
    SLICE_X11Y29.B       Tilo                  0.259   f2_mems_control/addr_q[10]
                                                       f2_mems_control/Mmux_addr_d151
    RAMB16_X1Y16.ADDRA9  net (fanout=2)        1.285   addr_d[8]
    RAMB16_X1Y16.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
                                                       f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.427ns (1.861ns logic, 4.566ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  13.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_13 (FF)
  Destination:          f2_tdc_control/calib1_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.458ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.296 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_13 to f2_tdc_control/calib1_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y22.AQ      Tcko                  0.430   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q_13
    SLICE_X16Y19.C3      net (fanout=2)        0.788   f2_tdc_control/CS_countr_q[13]
    SLICE_X16Y19.C       Tilo                  0.255   f2_tdc_control/N27
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_37_o<15>1_SW0
    SLICE_X16Y19.A1      net (fanout=8)        0.605   f2_tdc_control/N27
    SLICE_X16Y19.A       Tilo                  0.254   f2_tdc_control/N27
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_37_o<15>21
    SLICE_X16Y19.B5      net (fanout=5)        0.554   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_37_o<15>2
    SLICE_X16Y19.BMUX    Tilo                  0.326   f2_tdc_control/N27
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_41_o<15>1
    SLICE_X11Y17.B1      net (fanout=4)        1.295   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_41_o
    SLICE_X11Y17.B       Tilo                  0.259   f2_tdc_control/calib1_q[6]
                                                       f2_tdc_control/_n0343_inv_rstpot
    SLICE_X14Y16.D1      net (fanout=16)       1.343   f2_tdc_control/_n0343_inv_rstpot
    SLICE_X14Y16.CLK     Tas                   0.349   f2_tdc_control/calib1_q[10]
                                                       f2_tdc_control/calib1_q_10_dpot
                                                       f2_tdc_control/calib1_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.458ns (1.873ns logic, 4.585ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  13.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_14 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.400ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.688 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_14 to f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.DQ      Tcko                  0.430   f2_mems_control/addr_q[14]
                                                       f2_mems_control/addr_q_14
    SLICE_X9Y28.B2       net (fanout=5)        0.985   f2_mems_control/addr_q[14]
    SLICE_X9Y28.B        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>2
    SLICE_X9Y28.A5       net (fanout=1)        0.230   f2_mems_control/mems_rom/done<15>1
    SLICE_X9Y28.A        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>3
    SLICE_X8Y28.D1       net (fanout=2)        1.291   f2_mems_control/rom_scan_is_done
    SLICE_X8Y28.D        Tilo                  0.254   f2_mems_control/addr_q[2]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X11Y30.A4      net (fanout=15)       0.795   f2_mems_control/Mmux_addr_d111
    SLICE_X11Y30.A       Tilo                  0.259   f2_mems_control/addr_q[14]
                                                       f2_mems_control/Mmux_addr_d31
    RAMB16_X1Y16.ADDRA12 net (fanout=2)        1.238   addr_d[11]
    RAMB16_X1Y16.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
                                                       f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.400ns (1.861ns logic, 4.539ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  13.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_2_1 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.384ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.688 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_2_1 to f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.525   f2_mems_control/addr_q[2]
                                                       f2_mems_control/addr_q_2_1
    SLICE_X9Y28.D6       net (fanout=1)        0.601   f2_mems_control/addr_q_2_1
    SLICE_X9Y28.D        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>1
    SLICE_X9Y28.A4       net (fanout=1)        0.503   f2_mems_control/mems_rom/done[15]
    SLICE_X9Y28.A        Tilo                  0.259   f2_mems_control/addr_q[15]
                                                       f2_mems_control/mems_rom/done<15>3
    SLICE_X8Y28.D1       net (fanout=2)        1.291   f2_mems_control/rom_scan_is_done
    SLICE_X8Y28.D        Tilo                  0.254   f2_mems_control/addr_q[2]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X11Y30.A4      net (fanout=15)       0.795   f2_mems_control/Mmux_addr_d111
    SLICE_X11Y30.A       Tilo                  0.259   f2_mems_control/addr_q[14]
                                                       f2_mems_control/Mmux_addr_d31
    RAMB16_X1Y16.ADDRA12 net (fanout=2)        1.238   addr_d[11]
    RAMB16_X1Y16.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
                                                       f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.384ns (1.956ns logic, 4.428ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1/CLKA
  Logical resource: f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2/CLKA
  Logical resource: f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: my_clk_q/CLK0
  Logical resource: f2_tdc_ref_clk/my_clk_q/CK0
  Location pin: OLOGIC_X12Y32.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: my_clk_q_0/CLK0
  Logical resource: f2_FCLK/my_clk_q/CK0
  Location pin: OLOGIC_X0Y5.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: tx_q/CLK0
  Logical resource: fifo_manager/serial_tx_TDC/tx_q/CK0
  Location pin: OLOGIC_X6Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/sck_q/CLK0
  Logical resource: avr_interface/spi_slave/sck_q/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/serial_rx/rx_q/CLK0
  Logical resource: avr_interface/serial_rx/rx_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr_interface/spi_slave/ss_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/mosi_q/CLK0
  Logical resource: avr_interface/spi_slave/mosi_q/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[10]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem10/DP/CLK
  Location pin: SLICE_X4Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[10]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem11/DP/CLK
  Location pin: SLICE_X4Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[10]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem10/SP/CLK
  Location pin: SLICE_X4Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[10]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem11/SP/CLK
  Location pin: SLICE_X4Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[14]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem13/DP/CLK
  Location pin: SLICE_X4Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[14]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem15/DP/CLK
  Location pin: SLICE_X4Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[14]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem13/SP/CLK
  Location pin: SLICE_X4Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[14]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem15/SP/CLK
  Location pin: SLICE_X4Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[16]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem16/DP/CLK
  Location pin: SLICE_X4Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[16]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem17/DP/CLK
  Location pin: SLICE_X4Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[16]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem16/SP/CLK
  Location pin: SLICE_X4Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[16]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem17/SP/CLK
  Location pin: SLICE_X4Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[19]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem19/DP/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[19]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem20/DP/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[19]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem19/SP/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[19]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem20/SP/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[5]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem5/DP/CLK
  Location pin: SLICE_X8Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[5]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem6/DP/CLK
  Location pin: SLICE_X8Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[5]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem5/SP/CLK
  Location pin: SLICE_X8Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[5]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem6/SP/CLK
  Location pin: SLICE_X8Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.898|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15172 paths, 0 nets, and 3640 connections

Design statistics:
   Minimum period:   6.898ns{1}   (Maximum frequency: 144.970MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Feb  7 13:56:04 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 407 MB



