{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 01 01:23:30 2018 " "Info: Processing started: Thu Feb 01 01:23:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalTerm -c FinalTerm " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FinalTerm -c FinalTerm" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alubasic.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alubasic.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluBasic " "Info: Found entity 1: aluBasic" {  } { { "aluBasic.v" "" { Text "C:/Users/HP/Desktop/大二/計算機組織實驗/Final/aluBasic.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicbasic.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file logicbasic.v" { { "Info" "ISGN_ENTITY_NAME" "1 logicBasic " "Info: Found entity 1: logicBasic" {  } { { "logicBasic.v" "" { Text "C:/Users/HP/Desktop/大二/計算機組織實驗/Final/logicBasic.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "shift.v(30) " "Warning (10273): Verilog HDL warning at shift.v(30): extended using \"x\" or \"z\"" {  } { { "shift.v" "" { Text "C:/Users/HP/Desktop/大二/計算機組織實驗/Final/shift.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Info: Found entity 1: shift" {  } { { "shift.v" "" { Text "C:/Users/HP/Desktop/大二/計算機組織實驗/Final/shift.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Info: Found entity 1: Reg" {  } { { "Reg.v" "" { Text "C:/Users/HP/Desktop/大二/計算機組織實驗/Final/Reg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Info: Found entity 1: RegFile" {  } { { "RegFile.v" "" { Text "C:/Users/HP/Desktop/大二/計算機組織實驗/Final/RegFile.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2to4 " "Info: Found entity 1: decoder2to4" {  } { { "decoder2to4.v" "" { Text "C:/Users/HP/Desktop/大二/計算機組織實驗/Final/decoder2to4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Info: Found entity 1: mux4to1" {  } { { "mux4to1.v" "" { Text "C:/Users/HP/Desktop/大二/計算機組織實驗/Final/mux4to1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "funtionUnit.v(20) " "Warning (10273): Verilog HDL warning at funtionUnit.v(20): extended using \"x\" or \"z\"" {  } { { "funtionUnit.v" "" { Text "C:/Users/HP/Desktop/大二/計算機組織實驗/Final/funtionUnit.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "funtionunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file funtionunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 funtionUnit " "Info: Found entity 1: funtionUnit" {  } { { "funtionUnit.v" "" { Text "C:/Users/HP/Desktop/大二/計算機組織實驗/Final/funtionUnit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftdirect.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftdirect.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftDirect " "Info: Found entity 1: ShiftDirect" {  } { { "ShiftDirect.v" "" { Text "C:/Users/HP/Desktop/大二/計算機組織實驗/Final/ShiftDirect.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Info: Found entity 1: ShiftLeft" {  } { { "ShiftLeft.v" "" { Text "C:/Users/HP/Desktop/大二/計算機組織實驗/Final/ShiftLeft.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftright.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRight " "Info: Found entity 1: ShiftRight" {  } { { "ShiftRight.v" "" { Text "C:/Users/HP/Desktop/大二/計算機組織實驗/Final/ShiftRight.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../大二/lab08/adder.v " "Warning: Can't analyze file -- file ../大二/lab08/adder.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux5to1.v(20) " "Warning (10273): Verilog HDL warning at mux5to1.v(20): extended using \"x\" or \"z\"" {  } { { "mux5to1.v" "" { Text "C:/Users/HP/Desktop/大二/計算機組織實驗/Final/mux5to1.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5to1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux5to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5to1 " "Info: Found entity 1: mux5to1" {  } { { "mux5to1.v" "" { Text "C:/Users/HP/Desktop/大二/計算機組織實驗/Final/mux5to1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Info: Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "C:/Users/HP/Desktop/大二/計算機組織實驗/Final/mux2to1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Info: Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/HP/Desktop/大二/計算機組織實驗/Final/datapath.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Info: Found entity 1: dataMemory" {  } { { "dataMemory.v" "" { Text "C:/Users/HP/Desktop/大二/計算機組織實驗/Final/dataMemory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3to8 " "Info: Found entity 1: decoder3to8" {  } { { "decoder3to8.v" "" { Text "C:/Users/HP/Desktop/大二/計算機組織實驗/Final/decoder3to8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapathwithmemory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file datapathwithmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPathWithMemory " "Info: Found entity 1: DataPathWithMemory" {  } { { "DataPathWithMemory.v" "" { Text "C:/Users/HP/Desktop/大二/計算機組織實驗/Final/DataPathWithMemory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Reg " "Info: Elaborating entity \"Reg\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:muxInRegg " "Info: Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:muxInRegg\"" {  } { { "Reg.v" "muxInRegg" { Text "C:/Users/HP/Desktop/大二/計算機組織實驗/Final/Reg.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "FinalTerm " "Warning: Ignored assignments for entity \"FinalTerm\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity FinalTerm -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity FinalTerm -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity FinalTerm -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity FinalTerm -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HP/Desktop/大二/計算機組織實驗/Final/FinalTerm.map.smsg " "Info: Generated suppressed messages file C:/Users/HP/Desktop/大二/計算機組織實驗/Final/FinalTerm.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Info: Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Info: Implemented 8 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "279 " "Info: Peak virtual memory: 279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 01 01:23:33 2018 " "Info: Processing ended: Thu Feb 01 01:23:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
