/*
 * Generated by Bluespec Compiler (build 14ff62d)
 * 
 * On Mon Jul 10 00:56:52 CST 2023
 * 
 */
#include "bluesim_primitives.h"
#include "mkTbCFFunctional.h"
#include "imported_BDPI_functions.h"


/* String declarations */
static std::string const __str_literal_5("\tCleared fifo", 13u);
static std::string const __str_literal_3("\tDequeued %0d", 13u);
static std::string const __str_literal_13("\tERROR: Reached maximum cycle count!", 36u);
static std::string const __str_literal_4("\tERROR: should have dequeued %0d", 32u);
static std::string const __str_literal_9("\tERROR: test fifo is empty but reference fifo is not.",
					 53u);
static std::string const __str_literal_7("\tERROR: test fifo is full but reference fifo is not.",
					 52u);
static std::string const __str_literal_8("\tERROR: test fifo is not empty but reference fifo is.",
					 53u);
static std::string const __str_literal_6("\tERROR: test fifo is not full but reference fifo is.",
					 52u);
static std::string const __str_literal_2("\tEnqueued %0d", 13u);
static std::string const __str_literal_10("\tError: fifo.first = %0d but ref_fifo.first = %0d.",
					  50u);
static std::string const __str_literal_11("\tFinished Test", 14u);
static std::string const __str_literal_12("\tOutput count = %0d", 19u);
static std::string const __str_literal_1("= cycle %0d ====================", 32u);


/* Constructor */
MOD_mkTbCFFunctional::MOD_mkTbCFFunctional(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_fifo_deqBuf_ehrReg(simHdl, "fifo_deqBuf_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_fifo_deqBuf_ignored_wires_0(simHdl, "fifo_deqBuf_ignored_wires_0", this, 1u, (tUInt8)0u),
    INST_fifo_deqBuf_ignored_wires_1(simHdl, "fifo_deqBuf_ignored_wires_1", this, 1u, (tUInt8)0u),
    INST_fifo_deqBuf_virtual_reg_0(simHdl, "fifo_deqBuf_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_fifo_deqBuf_virtual_reg_1(simHdl, "fifo_deqBuf_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_fifo_deqBuf_wires_0(simHdl, "fifo_deqBuf_wires_0", this, 1u, (tUInt8)0u),
    INST_fifo_deqBuf_wires_1(simHdl, "fifo_deqBuf_wires_1", this, 1u, (tUInt8)0u),
    INST_fifo_deqPtr_ehrReg(simHdl, "fifo_deqPtr_ehrReg", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_fifo_deqPtr_ignored_wires_0(simHdl, "fifo_deqPtr_ignored_wires_0", this, 2u, (tUInt8)0u),
    INST_fifo_deqPtr_ignored_wires_1(simHdl, "fifo_deqPtr_ignored_wires_1", this, 2u, (tUInt8)0u),
    INST_fifo_deqPtr_virtual_reg_0(simHdl, "fifo_deqPtr_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_fifo_deqPtr_virtual_reg_1(simHdl, "fifo_deqPtr_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_fifo_deqPtr_wires_0(simHdl, "fifo_deqPtr_wires_0", this, 2u, (tUInt8)0u),
    INST_fifo_deqPtr_wires_1(simHdl, "fifo_deqPtr_wires_1", this, 2u, (tUInt8)0u),
    INST_fifo_enqBuf_ehrReg(simHdl, "fifo_enqBuf_ehrReg", this, 9u, 170u, (tUInt8)0u),
    INST_fifo_enqBuf_ignored_wires_0(simHdl, "fifo_enqBuf_ignored_wires_0", this, 9u, (tUInt8)0u),
    INST_fifo_enqBuf_ignored_wires_1(simHdl, "fifo_enqBuf_ignored_wires_1", this, 9u, (tUInt8)0u),
    INST_fifo_enqBuf_virtual_reg_0(simHdl, "fifo_enqBuf_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_fifo_enqBuf_virtual_reg_1(simHdl, "fifo_enqBuf_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_fifo_enqBuf_wires_0(simHdl, "fifo_enqBuf_wires_0", this, 9u, (tUInt8)0u),
    INST_fifo_enqBuf_wires_1(simHdl, "fifo_enqBuf_wires_1", this, 9u, (tUInt8)0u),
    INST_fifo_enqPtr_ehrReg(simHdl, "fifo_enqPtr_ehrReg", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_fifo_enqPtr_ignored_wires_0(simHdl, "fifo_enqPtr_ignored_wires_0", this, 2u, (tUInt8)0u),
    INST_fifo_enqPtr_ignored_wires_1(simHdl, "fifo_enqPtr_ignored_wires_1", this, 2u, (tUInt8)0u),
    INST_fifo_enqPtr_virtual_reg_0(simHdl, "fifo_enqPtr_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_fifo_enqPtr_virtual_reg_1(simHdl, "fifo_enqPtr_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_fifo_enqPtr_wires_0(simHdl, "fifo_enqPtr_wires_0", this, 2u, (tUInt8)0u),
    INST_fifo_enqPtr_wires_1(simHdl, "fifo_enqPtr_wires_1", this, 2u, (tUInt8)0u),
    INST_fifo_nEmpty_ehrReg(simHdl, "fifo_nEmpty_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_fifo_nEmpty_ignored_wires_0(simHdl, "fifo_nEmpty_ignored_wires_0", this, 1u, (tUInt8)0u),
    INST_fifo_nEmpty_ignored_wires_1(simHdl, "fifo_nEmpty_ignored_wires_1", this, 1u, (tUInt8)0u),
    INST_fifo_nEmpty_virtual_reg_0(simHdl, "fifo_nEmpty_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_fifo_nEmpty_virtual_reg_1(simHdl, "fifo_nEmpty_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_fifo_nEmpty_wires_0(simHdl, "fifo_nEmpty_wires_0", this, 1u, (tUInt8)0u),
    INST_fifo_nEmpty_wires_1(simHdl, "fifo_nEmpty_wires_1", this, 1u, (tUInt8)0u),
    INST_fifo_nFull_ehrReg(simHdl, "fifo_nFull_ehrReg", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_fifo_nFull_ignored_wires_0(simHdl, "fifo_nFull_ignored_wires_0", this, 1u, (tUInt8)0u),
    INST_fifo_nFull_ignored_wires_1(simHdl, "fifo_nFull_ignored_wires_1", this, 1u, (tUInt8)0u),
    INST_fifo_nFull_virtual_reg_0(simHdl, "fifo_nFull_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_fifo_nFull_virtual_reg_1(simHdl, "fifo_nFull_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_fifo_nFull_wires_0(simHdl, "fifo_nFull_wires_0", this, 1u, (tUInt8)0u),
    INST_fifo_nFull_wires_1(simHdl, "fifo_nFull_wires_1", this, 1u, (tUInt8)0u),
    INST_fifo_regs_0(simHdl, "fifo_regs_0", this, 8u, (tUInt8)170u, (tUInt8)0u),
    INST_fifo_regs_1(simHdl, "fifo_regs_1", this, 8u, (tUInt8)170u, (tUInt8)0u),
    INST_fifo_regs_2(simHdl, "fifo_regs_2", this, 8u, (tUInt8)170u, (tUInt8)0u),
    INST_m_cycle(simHdl, "m_cycle", this, 32u, 0u, (tUInt8)0u),
    INST_m_input_count(simHdl, "m_input_count", this, 32u, 0u, (tUInt8)0u),
    INST_m_output_count(simHdl, "m_output_count", this, 32u, 0u, (tUInt8)0u),
    INST_m_randomA_ignore(simHdl, "m_randomA_ignore", this, 2u, (tUInt8)0u),
    INST_m_randomA_initialized(simHdl, "m_randomA_initialized", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_randomA_zaz(simHdl, "m_randomA_zaz", this, 2u, (tUInt8)0u),
    INST_m_randomB_ignore(simHdl, "m_randomB_ignore", this, 2u, (tUInt8)0u),
    INST_m_randomB_initialized(simHdl, "m_randomB_initialized", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_randomB_zaz(simHdl, "m_randomB_zaz", this, 2u, (tUInt8)0u),
    INST_m_randomC_ignore(simHdl, "m_randomC_ignore", this, 4u, (tUInt8)0u),
    INST_m_randomC_initialized(simHdl, "m_randomC_initialized", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_randomC_zaz(simHdl, "m_randomC_zaz", this, 4u, (tUInt8)0u),
    INST_m_randomData_ignore(simHdl, "m_randomData_ignore", this, 8u, (tUInt8)0u),
    INST_m_randomData_initialized(simHdl, "m_randomData_initialized", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_randomData_zaz(simHdl, "m_randomData_zaz", this, 8u, (tUInt8)0u),
    INST_m_ref_fifo_ehrReg(simHdl, "m_ref_fifo_ehrReg", this, 9u, 170u, (tUInt8)0u),
    INST_m_ref_fifo_ehrReg_1(simHdl, "m_ref_fifo_ehrReg_1", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_m_ref_fifo_ehrReg_2(simHdl, "m_ref_fifo_ehrReg_2", this, 8u, (tUInt8)170u, (tUInt8)0u),
    INST_m_ref_fifo_ehrReg_3(simHdl, "m_ref_fifo_ehrReg_3", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_m_ref_fifo_ehrReg_4(simHdl, "m_ref_fifo_ehrReg_4", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_0(simHdl, "m_ref_fifo_ignored_wires_0", this, 9u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_0_1(simHdl, "m_ref_fifo_ignored_wires_0_1", this, 2u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_0_2(simHdl, "m_ref_fifo_ignored_wires_0_2", this, 8u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_0_3(simHdl, "m_ref_fifo_ignored_wires_0_3", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_0_4(simHdl, "m_ref_fifo_ignored_wires_0_4", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_1(simHdl, "m_ref_fifo_ignored_wires_1", this, 9u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_1_1(simHdl, "m_ref_fifo_ignored_wires_1_1", this, 2u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_1_2(simHdl, "m_ref_fifo_ignored_wires_1_2", this, 8u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_1_3(simHdl, "m_ref_fifo_ignored_wires_1_3", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_1_4(simHdl, "m_ref_fifo_ignored_wires_1_4", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_2(simHdl, "m_ref_fifo_ignored_wires_2", this, 9u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_2_1(simHdl, "m_ref_fifo_ignored_wires_2_1", this, 2u, (tUInt8)0u),
    INST_m_ref_fifo_ref_noncf_fifo(simHdl, "m_ref_fifo_ref_noncf_fifo", this, 8u, 3u, 1u, 0u),
    INST_m_ref_fifo_virtual_reg_0(simHdl, "m_ref_fifo_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_0_1(simHdl, "m_ref_fifo_virtual_reg_0_1", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_0_2(simHdl, "m_ref_fifo_virtual_reg_0_2", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_0_3(simHdl, "m_ref_fifo_virtual_reg_0_3", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_0_4(simHdl, "m_ref_fifo_virtual_reg_0_4", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_1(simHdl, "m_ref_fifo_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_1_1(simHdl, "m_ref_fifo_virtual_reg_1_1", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_1_2(simHdl, "m_ref_fifo_virtual_reg_1_2", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_1_3(simHdl, "m_ref_fifo_virtual_reg_1_3", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_1_4(simHdl, "m_ref_fifo_virtual_reg_1_4", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_2(simHdl, "m_ref_fifo_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_2_1(simHdl, "m_ref_fifo_virtual_reg_2_1", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_wires_0(simHdl, "m_ref_fifo_wires_0", this, 9u, (tUInt8)0u),
    INST_m_ref_fifo_wires_0_1(simHdl, "m_ref_fifo_wires_0_1", this, 2u, (tUInt8)0u),
    INST_m_ref_fifo_wires_0_2(simHdl, "m_ref_fifo_wires_0_2", this, 8u, (tUInt8)0u),
    INST_m_ref_fifo_wires_0_3(simHdl, "m_ref_fifo_wires_0_3", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_wires_0_4(simHdl, "m_ref_fifo_wires_0_4", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_wires_1(simHdl, "m_ref_fifo_wires_1", this, 9u, (tUInt8)0u),
    INST_m_ref_fifo_wires_1_1(simHdl, "m_ref_fifo_wires_1_1", this, 2u, (tUInt8)0u),
    INST_m_ref_fifo_wires_1_2(simHdl, "m_ref_fifo_wires_1_2", this, 8u, (tUInt8)0u),
    INST_m_ref_fifo_wires_1_3(simHdl, "m_ref_fifo_wires_1_3", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_wires_1_4(simHdl, "m_ref_fifo_wires_1_4", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_wires_2(simHdl, "m_ref_fifo_wires_2", this, 9u, (tUInt8)0u),
    INST_m_ref_fifo_wires_2_1(simHdl, "m_ref_fifo_wires_2_1", this, 2u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_v__h18651(2863311530u),
    DEF_v__h18261(2863311530u),
    DEF_v__h17874(2863311530u),
    DEF_v__h17485(2863311530u)
{
  symbol_count = 211u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkTbCFFunctional::init_symbols_0()
{
  init_symbol(&symbols[0u],
	      "CAN_FIRE_RL_fifo_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_fifo_canonicalize,
	      1u);
  init_symbol(&symbols[1u],
	      "CAN_FIRE_RL_fifo_deqBuf_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_fifo_deqBuf_canonicalize,
	      1u);
  init_symbol(&symbols[2u],
	      "CAN_FIRE_RL_fifo_deqPtr_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_fifo_deqPtr_canonicalize,
	      1u);
  init_symbol(&symbols[3u],
	      "CAN_FIRE_RL_fifo_enqBuf_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_fifo_enqBuf_canonicalize,
	      1u);
  init_symbol(&symbols[4u],
	      "CAN_FIRE_RL_fifo_enqPtr_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_fifo_enqPtr_canonicalize,
	      1u);
  init_symbol(&symbols[5u],
	      "CAN_FIRE_RL_fifo_nEmpty_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_fifo_nEmpty_canonicalize,
	      1u);
  init_symbol(&symbols[6u],
	      "CAN_FIRE_RL_fifo_nFull_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_fifo_nFull_canonicalize,
	      1u);
  init_symbol(&symbols[7u],
	      "CAN_FIRE_RL_m_check_fifos_first",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_check_fifos_first,
	      1u);
  init_symbol(&symbols[8u],
	      "CAN_FIRE_RL_m_check_fifos_not_empty",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_check_fifos_not_empty,
	      1u);
  init_symbol(&symbols[9u],
	      "CAN_FIRE_RL_m_check_fifos_not_full",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_check_fifos_not_full,
	      1u);
  init_symbol(&symbols[10u],
	      "CAN_FIRE_RL_m_check_outputs",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_check_outputs,
	      1u);
  init_symbol(&symbols[11u], "CAN_FIRE_RL_m_cycle_inc", SYM_DEF, &DEF_CAN_FIRE_RL_m_cycle_inc, 1u);
  init_symbol(&symbols[12u],
	      "CAN_FIRE_RL_m_cycle_print",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_cycle_print,
	      1u);
  init_symbol(&symbols[13u],
	      "CAN_FIRE_RL_m_feed_inputs",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_feed_inputs,
	      1u);
  init_symbol(&symbols[14u], "CAN_FIRE_RL_m_init", SYM_DEF, &DEF_CAN_FIRE_RL_m_init, 1u);
  init_symbol(&symbols[15u],
	      "CAN_FIRE_RL_m_maybe_clear",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_maybe_clear,
	      1u);
  init_symbol(&symbols[16u],
	      "CAN_FIRE_RL_m_randomA_every",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomA_every,
	      1u);
  init_symbol(&symbols[17u],
	      "CAN_FIRE_RL_m_randomA_every_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomA_every_1,
	      1u);
  init_symbol(&symbols[18u],
	      "CAN_FIRE_RL_m_randomB_every",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomB_every,
	      1u);
  init_symbol(&symbols[19u],
	      "CAN_FIRE_RL_m_randomB_every_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomB_every_1,
	      1u);
  init_symbol(&symbols[20u],
	      "CAN_FIRE_RL_m_randomC_every",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomC_every,
	      1u);
  init_symbol(&symbols[21u],
	      "CAN_FIRE_RL_m_randomC_every_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomC_every_1,
	      1u);
  init_symbol(&symbols[22u],
	      "CAN_FIRE_RL_m_randomData_every",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomData_every,
	      1u);
  init_symbol(&symbols[23u],
	      "CAN_FIRE_RL_m_randomData_every_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomData_every_1,
	      1u);
  init_symbol(&symbols[24u],
	      "CAN_FIRE_RL_m_ref_fifo_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize,
	      1u);
  init_symbol(&symbols[25u],
	      "CAN_FIRE_RL_m_ref_fifo_canonicalize_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1,
	      1u);
  init_symbol(&symbols[26u],
	      "CAN_FIRE_RL_m_ref_fifo_canonicalize_2",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2,
	      1u);
  init_symbol(&symbols[27u],
	      "CAN_FIRE_RL_m_ref_fifo_canonicalize_3",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3,
	      1u);
  init_symbol(&symbols[28u],
	      "CAN_FIRE_RL_m_ref_fifo_canonicalize_4",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4,
	      1u);
  init_symbol(&symbols[29u],
	      "CAN_FIRE_RL_m_ref_fifo_post_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize,
	      1u);
  init_symbol(&symbols[30u],
	      "CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one,
	      1u);
  init_symbol(&symbols[31u],
	      "CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two,
	      1u);
  init_symbol(&symbols[32u], "CAN_FIRE_RL_m_stop_tb", SYM_DEF, &DEF_CAN_FIRE_RL_m_stop_tb, 1u);
  init_symbol(&symbols[33u], "fifo_deqBuf_ehrReg", SYM_MODULE, &INST_fifo_deqBuf_ehrReg);
  init_symbol(&symbols[34u],
	      "fifo_deqBuf_ignored_wires_0",
	      SYM_MODULE,
	      &INST_fifo_deqBuf_ignored_wires_0);
  init_symbol(&symbols[35u],
	      "fifo_deqBuf_ignored_wires_1",
	      SYM_MODULE,
	      &INST_fifo_deqBuf_ignored_wires_1);
  init_symbol(&symbols[36u],
	      "fifo_deqBuf_virtual_reg_0",
	      SYM_MODULE,
	      &INST_fifo_deqBuf_virtual_reg_0);
  init_symbol(&symbols[37u],
	      "fifo_deqBuf_virtual_reg_1",
	      SYM_MODULE,
	      &INST_fifo_deqBuf_virtual_reg_1);
  init_symbol(&symbols[38u], "fifo_deqBuf_wires_0", SYM_MODULE, &INST_fifo_deqBuf_wires_0);
  init_symbol(&symbols[39u], "fifo_deqBuf_wires_1", SYM_MODULE, &INST_fifo_deqBuf_wires_1);
  init_symbol(&symbols[40u], "fifo_deqPtr_ehrReg", SYM_MODULE, &INST_fifo_deqPtr_ehrReg);
  init_symbol(&symbols[41u],
	      "fifo_deqPtr_ignored_wires_0",
	      SYM_MODULE,
	      &INST_fifo_deqPtr_ignored_wires_0);
  init_symbol(&symbols[42u],
	      "fifo_deqPtr_ignored_wires_1",
	      SYM_MODULE,
	      &INST_fifo_deqPtr_ignored_wires_1);
  init_symbol(&symbols[43u],
	      "fifo_deqPtr_virtual_reg_0",
	      SYM_MODULE,
	      &INST_fifo_deqPtr_virtual_reg_0);
  init_symbol(&symbols[44u],
	      "fifo_deqPtr_virtual_reg_1",
	      SYM_MODULE,
	      &INST_fifo_deqPtr_virtual_reg_1);
  init_symbol(&symbols[45u], "fifo_deqPtr_wires_0", SYM_MODULE, &INST_fifo_deqPtr_wires_0);
  init_symbol(&symbols[46u], "fifo_deqPtr_wires_1", SYM_MODULE, &INST_fifo_deqPtr_wires_1);
  init_symbol(&symbols[47u], "fifo_enqBuf_ehrReg", SYM_MODULE, &INST_fifo_enqBuf_ehrReg);
  init_symbol(&symbols[48u],
	      "fifo_enqBuf_ignored_wires_0",
	      SYM_MODULE,
	      &INST_fifo_enqBuf_ignored_wires_0);
  init_symbol(&symbols[49u],
	      "fifo_enqBuf_ignored_wires_1",
	      SYM_MODULE,
	      &INST_fifo_enqBuf_ignored_wires_1);
  init_symbol(&symbols[50u],
	      "fifo_enqBuf_virtual_reg_0",
	      SYM_MODULE,
	      &INST_fifo_enqBuf_virtual_reg_0);
  init_symbol(&symbols[51u],
	      "fifo_enqBuf_virtual_reg_1",
	      SYM_MODULE,
	      &INST_fifo_enqBuf_virtual_reg_1);
  init_symbol(&symbols[52u], "fifo_enqBuf_wires_0", SYM_MODULE, &INST_fifo_enqBuf_wires_0);
  init_symbol(&symbols[53u], "fifo_enqBuf_wires_1", SYM_MODULE, &INST_fifo_enqBuf_wires_1);
  init_symbol(&symbols[54u], "fifo_enqPtr_ehrReg", SYM_MODULE, &INST_fifo_enqPtr_ehrReg);
  init_symbol(&symbols[55u],
	      "fifo_enqPtr_ignored_wires_0",
	      SYM_MODULE,
	      &INST_fifo_enqPtr_ignored_wires_0);
  init_symbol(&symbols[56u],
	      "fifo_enqPtr_ignored_wires_1",
	      SYM_MODULE,
	      &INST_fifo_enqPtr_ignored_wires_1);
  init_symbol(&symbols[57u],
	      "fifo_enqPtr_virtual_reg_0",
	      SYM_MODULE,
	      &INST_fifo_enqPtr_virtual_reg_0);
  init_symbol(&symbols[58u],
	      "fifo_enqPtr_virtual_reg_1",
	      SYM_MODULE,
	      &INST_fifo_enqPtr_virtual_reg_1);
  init_symbol(&symbols[59u], "fifo_enqPtr_wires_0", SYM_MODULE, &INST_fifo_enqPtr_wires_0);
  init_symbol(&symbols[60u], "fifo_enqPtr_wires_1", SYM_MODULE, &INST_fifo_enqPtr_wires_1);
  init_symbol(&symbols[61u], "fifo_nEmpty_ehrReg", SYM_MODULE, &INST_fifo_nEmpty_ehrReg);
  init_symbol(&symbols[62u],
	      "fifo_nEmpty_ehrReg__h4469",
	      SYM_DEF,
	      &DEF_fifo_nEmpty_ehrReg__h4469,
	      1u);
  init_symbol(&symbols[63u],
	      "fifo_nEmpty_ignored_wires_0",
	      SYM_MODULE,
	      &INST_fifo_nEmpty_ignored_wires_0);
  init_symbol(&symbols[64u],
	      "fifo_nEmpty_ignored_wires_1",
	      SYM_MODULE,
	      &INST_fifo_nEmpty_ignored_wires_1);
  init_symbol(&symbols[65u],
	      "fifo_nEmpty_virtual_reg_0",
	      SYM_MODULE,
	      &INST_fifo_nEmpty_virtual_reg_0);
  init_symbol(&symbols[66u],
	      "fifo_nEmpty_virtual_reg_1",
	      SYM_MODULE,
	      &INST_fifo_nEmpty_virtual_reg_1);
  init_symbol(&symbols[67u], "fifo_nEmpty_wires_0", SYM_MODULE, &INST_fifo_nEmpty_wires_0);
  init_symbol(&symbols[68u], "fifo_nEmpty_wires_1", SYM_MODULE, &INST_fifo_nEmpty_wires_1);
  init_symbol(&symbols[69u], "fifo_nFull_ehrReg", SYM_MODULE, &INST_fifo_nFull_ehrReg);
  init_symbol(&symbols[70u], "fifo_nFull_ehrReg__h5305", SYM_DEF, &DEF_fifo_nFull_ehrReg__h5305, 1u);
  init_symbol(&symbols[71u],
	      "fifo_nFull_ignored_wires_0",
	      SYM_MODULE,
	      &INST_fifo_nFull_ignored_wires_0);
  init_symbol(&symbols[72u],
	      "fifo_nFull_ignored_wires_1",
	      SYM_MODULE,
	      &INST_fifo_nFull_ignored_wires_1);
  init_symbol(&symbols[73u], "fifo_nFull_virtual_reg_0", SYM_MODULE, &INST_fifo_nFull_virtual_reg_0);
  init_symbol(&symbols[74u], "fifo_nFull_virtual_reg_1", SYM_MODULE, &INST_fifo_nFull_virtual_reg_1);
  init_symbol(&symbols[75u], "fifo_nFull_wires_0", SYM_MODULE, &INST_fifo_nFull_wires_0);
  init_symbol(&symbols[76u], "fifo_nFull_wires_1", SYM_MODULE, &INST_fifo_nFull_wires_1);
  init_symbol(&symbols[77u], "fifo_regs_0", SYM_MODULE, &INST_fifo_regs_0);
  init_symbol(&symbols[78u], "fifo_regs_1", SYM_MODULE, &INST_fifo_regs_1);
  init_symbol(&symbols[79u], "fifo_regs_2", SYM_MODULE, &INST_fifo_regs_2);
  init_symbol(&symbols[80u], "m_cycle", SYM_MODULE, &INST_m_cycle);
  init_symbol(&symbols[81u], "m_input_count", SYM_MODULE, &INST_m_input_count);
  init_symbol(&symbols[82u], "m_output_count", SYM_MODULE, &INST_m_output_count);
  init_symbol(&symbols[83u], "m_randomA_ignore", SYM_MODULE, &INST_m_randomA_ignore);
  init_symbol(&symbols[84u], "m_randomA_initialized", SYM_MODULE, &INST_m_randomA_initialized);
  init_symbol(&symbols[85u], "m_randomA_zaz", SYM_MODULE, &INST_m_randomA_zaz);
  init_symbol(&symbols[86u], "m_randomB_ignore", SYM_MODULE, &INST_m_randomB_ignore);
  init_symbol(&symbols[87u], "m_randomB_initialized", SYM_MODULE, &INST_m_randomB_initialized);
  init_symbol(&symbols[88u], "m_randomB_zaz", SYM_MODULE, &INST_m_randomB_zaz);
  init_symbol(&symbols[89u], "m_randomC_ignore", SYM_MODULE, &INST_m_randomC_ignore);
  init_symbol(&symbols[90u], "m_randomC_initialized", SYM_MODULE, &INST_m_randomC_initialized);
  init_symbol(&symbols[91u], "m_randomC_zaz", SYM_MODULE, &INST_m_randomC_zaz);
  init_symbol(&symbols[92u], "m_randomData_ignore", SYM_MODULE, &INST_m_randomData_ignore);
  init_symbol(&symbols[93u], "m_randomData_initialized", SYM_MODULE, &INST_m_randomData_initialized);
  init_symbol(&symbols[94u], "m_randomData_zaz", SYM_MODULE, &INST_m_randomData_zaz);
  init_symbol(&symbols[95u], "m_ref_fifo_ehrReg", SYM_MODULE, &INST_m_ref_fifo_ehrReg);
  init_symbol(&symbols[96u], "m_ref_fifo_ehrReg_1", SYM_MODULE, &INST_m_ref_fifo_ehrReg_1);
  init_symbol(&symbols[97u], "m_ref_fifo_ehrReg_2", SYM_MODULE, &INST_m_ref_fifo_ehrReg_2);
  init_symbol(&symbols[98u], "m_ref_fifo_ehrReg_3", SYM_MODULE, &INST_m_ref_fifo_ehrReg_3);
  init_symbol(&symbols[99u],
	      "m_ref_fifo_ehrReg_3__h13720",
	      SYM_DEF,
	      &DEF_m_ref_fifo_ehrReg_3__h13720,
	      1u);
  init_symbol(&symbols[100u], "m_ref_fifo_ehrReg_4", SYM_MODULE, &INST_m_ref_fifo_ehrReg_4);
  init_symbol(&symbols[101u],
	      "m_ref_fifo_ehrReg_4__h14556",
	      SYM_DEF,
	      &DEF_m_ref_fifo_ehrReg_4__h14556,
	      1u);
  init_symbol(&symbols[102u],
	      "m_ref_fifo_ignored_wires_0",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_0);
  init_symbol(&symbols[103u],
	      "m_ref_fifo_ignored_wires_0_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_0_1);
  init_symbol(&symbols[104u],
	      "m_ref_fifo_ignored_wires_0_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_0_2);
  init_symbol(&symbols[105u],
	      "m_ref_fifo_ignored_wires_0_3",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_0_3);
  init_symbol(&symbols[106u],
	      "m_ref_fifo_ignored_wires_0_4",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_0_4);
  init_symbol(&symbols[107u],
	      "m_ref_fifo_ignored_wires_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_1);
  init_symbol(&symbols[108u],
	      "m_ref_fifo_ignored_wires_1_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_1_1);
  init_symbol(&symbols[109u],
	      "m_ref_fifo_ignored_wires_1_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_1_2);
  init_symbol(&symbols[110u],
	      "m_ref_fifo_ignored_wires_1_3",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_1_3);
  init_symbol(&symbols[111u],
	      "m_ref_fifo_ignored_wires_1_4",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_1_4);
  init_symbol(&symbols[112u],
	      "m_ref_fifo_ignored_wires_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_2);
  init_symbol(&symbols[113u],
	      "m_ref_fifo_ignored_wires_2_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_2_1);
  init_symbol(&symbols[114u],
	      "m_ref_fifo_ref_noncf_fifo",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ref_noncf_fifo);
  init_symbol(&symbols[115u], "m_ref_fifo_virtual_reg_0", SYM_MODULE, &INST_m_ref_fifo_virtual_reg_0);
  init_symbol(&symbols[116u],
	      "m_ref_fifo_virtual_reg_0_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_0_1);
  init_symbol(&symbols[117u],
	      "m_ref_fifo_virtual_reg_0_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_0_2);
  init_symbol(&symbols[118u],
	      "m_ref_fifo_virtual_reg_0_3",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_0_3);
  init_symbol(&symbols[119u],
	      "m_ref_fifo_virtual_reg_0_4",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_0_4);
  init_symbol(&symbols[120u], "m_ref_fifo_virtual_reg_1", SYM_MODULE, &INST_m_ref_fifo_virtual_reg_1);
  init_symbol(&symbols[121u],
	      "m_ref_fifo_virtual_reg_1_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_1_1);
  init_symbol(&symbols[122u],
	      "m_ref_fifo_virtual_reg_1_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_1_2);
  init_symbol(&symbols[123u],
	      "m_ref_fifo_virtual_reg_1_3",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_1_3);
  init_symbol(&symbols[124u],
	      "m_ref_fifo_virtual_reg_1_4",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_1_4);
  init_symbol(&symbols[125u], "m_ref_fifo_virtual_reg_2", SYM_MODULE, &INST_m_ref_fifo_virtual_reg_2);
  init_symbol(&symbols[126u],
	      "m_ref_fifo_virtual_reg_2_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_2_1);
  init_symbol(&symbols[127u], "m_ref_fifo_wires_0", SYM_MODULE, &INST_m_ref_fifo_wires_0);
  init_symbol(&symbols[128u], "m_ref_fifo_wires_0_1", SYM_MODULE, &INST_m_ref_fifo_wires_0_1);
  init_symbol(&symbols[129u], "m_ref_fifo_wires_0_2", SYM_MODULE, &INST_m_ref_fifo_wires_0_2);
  init_symbol(&symbols[130u], "m_ref_fifo_wires_0_3", SYM_MODULE, &INST_m_ref_fifo_wires_0_3);
  init_symbol(&symbols[131u], "m_ref_fifo_wires_0_4", SYM_MODULE, &INST_m_ref_fifo_wires_0_4);
  init_symbol(&symbols[132u], "m_ref_fifo_wires_1", SYM_MODULE, &INST_m_ref_fifo_wires_1);
  init_symbol(&symbols[133u], "m_ref_fifo_wires_1_1", SYM_MODULE, &INST_m_ref_fifo_wires_1_1);
  init_symbol(&symbols[134u], "m_ref_fifo_wires_1_2", SYM_MODULE, &INST_m_ref_fifo_wires_1_2);
  init_symbol(&symbols[135u], "m_ref_fifo_wires_1_3", SYM_MODULE, &INST_m_ref_fifo_wires_1_3);
  init_symbol(&symbols[136u], "m_ref_fifo_wires_1_4", SYM_MODULE, &INST_m_ref_fifo_wires_1_4);
  init_symbol(&symbols[137u], "m_ref_fifo_wires_2", SYM_MODULE, &INST_m_ref_fifo_wires_2);
  init_symbol(&symbols[138u], "m_ref_fifo_wires_2_1", SYM_MODULE, &INST_m_ref_fifo_wires_2_1);
  init_symbol(&symbols[139u], "RL_fifo_canonicalize", SYM_RULE);
  init_symbol(&symbols[140u], "RL_fifo_deqBuf_canonicalize", SYM_RULE);
  init_symbol(&symbols[141u], "RL_fifo_deqPtr_canonicalize", SYM_RULE);
  init_symbol(&symbols[142u], "RL_fifo_enqBuf_canonicalize", SYM_RULE);
  init_symbol(&symbols[143u], "RL_fifo_enqPtr_canonicalize", SYM_RULE);
  init_symbol(&symbols[144u], "RL_fifo_nEmpty_canonicalize", SYM_RULE);
  init_symbol(&symbols[145u], "RL_fifo_nFull_canonicalize", SYM_RULE);
  init_symbol(&symbols[146u], "RL_m_check_fifos_first", SYM_RULE);
  init_symbol(&symbols[147u], "RL_m_check_fifos_not_empty", SYM_RULE);
  init_symbol(&symbols[148u], "RL_m_check_fifos_not_full", SYM_RULE);
  init_symbol(&symbols[149u], "RL_m_check_outputs", SYM_RULE);
  init_symbol(&symbols[150u], "RL_m_cycle_inc", SYM_RULE);
  init_symbol(&symbols[151u], "RL_m_cycle_print", SYM_RULE);
  init_symbol(&symbols[152u], "RL_m_feed_inputs", SYM_RULE);
  init_symbol(&symbols[153u], "RL_m_init", SYM_RULE);
  init_symbol(&symbols[154u], "RL_m_maybe_clear", SYM_RULE);
  init_symbol(&symbols[155u], "RL_m_randomA_every", SYM_RULE);
  init_symbol(&symbols[156u], "RL_m_randomA_every_1", SYM_RULE);
  init_symbol(&symbols[157u], "RL_m_randomB_every", SYM_RULE);
  init_symbol(&symbols[158u], "RL_m_randomB_every_1", SYM_RULE);
  init_symbol(&symbols[159u], "RL_m_randomC_every", SYM_RULE);
  init_symbol(&symbols[160u], "RL_m_randomC_every_1", SYM_RULE);
  init_symbol(&symbols[161u], "RL_m_randomData_every", SYM_RULE);
  init_symbol(&symbols[162u], "RL_m_randomData_every_1", SYM_RULE);
  init_symbol(&symbols[163u], "RL_m_ref_fifo_canonicalize", SYM_RULE);
  init_symbol(&symbols[164u], "RL_m_ref_fifo_canonicalize_1", SYM_RULE);
  init_symbol(&symbols[165u], "RL_m_ref_fifo_canonicalize_2", SYM_RULE);
  init_symbol(&symbols[166u], "RL_m_ref_fifo_canonicalize_3", SYM_RULE);
  init_symbol(&symbols[167u], "RL_m_ref_fifo_canonicalize_4", SYM_RULE);
  init_symbol(&symbols[168u], "RL_m_ref_fifo_post_canonicalize", SYM_RULE);
  init_symbol(&symbols[169u], "RL_m_ref_fifo_pre_canonicalize_one", SYM_RULE);
  init_symbol(&symbols[170u], "RL_m_ref_fifo_pre_canonicalize_two", SYM_RULE);
  init_symbol(&symbols[171u], "RL_m_stop_tb", SYM_RULE);
  init_symbol(&symbols[172u], "v__h17565", SYM_DEF, &DEF_v__h17565, 2u);
  init_symbol(&symbols[173u], "v__h17954", SYM_DEF, &DEF_v__h17954, 2u);
  init_symbol(&symbols[174u],
	      "WILL_FIRE_RL_fifo_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_fifo_canonicalize,
	      1u);
  init_symbol(&symbols[175u],
	      "WILL_FIRE_RL_fifo_deqBuf_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_fifo_deqBuf_canonicalize,
	      1u);
  init_symbol(&symbols[176u],
	      "WILL_FIRE_RL_fifo_deqPtr_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_fifo_deqPtr_canonicalize,
	      1u);
  init_symbol(&symbols[177u],
	      "WILL_FIRE_RL_fifo_enqBuf_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_fifo_enqBuf_canonicalize,
	      1u);
  init_symbol(&symbols[178u],
	      "WILL_FIRE_RL_fifo_enqPtr_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_fifo_enqPtr_canonicalize,
	      1u);
  init_symbol(&symbols[179u],
	      "WILL_FIRE_RL_fifo_nEmpty_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_fifo_nEmpty_canonicalize,
	      1u);
  init_symbol(&symbols[180u],
	      "WILL_FIRE_RL_fifo_nFull_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_fifo_nFull_canonicalize,
	      1u);
  init_symbol(&symbols[181u],
	      "WILL_FIRE_RL_m_check_fifos_first",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_check_fifos_first,
	      1u);
  init_symbol(&symbols[182u],
	      "WILL_FIRE_RL_m_check_fifos_not_empty",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_check_fifos_not_empty,
	      1u);
  init_symbol(&symbols[183u],
	      "WILL_FIRE_RL_m_check_fifos_not_full",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_check_fifos_not_full,
	      1u);
  init_symbol(&symbols[184u],
	      "WILL_FIRE_RL_m_check_outputs",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_check_outputs,
	      1u);
  init_symbol(&symbols[185u], "WILL_FIRE_RL_m_cycle_inc", SYM_DEF, &DEF_WILL_FIRE_RL_m_cycle_inc, 1u);
  init_symbol(&symbols[186u],
	      "WILL_FIRE_RL_m_cycle_print",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_cycle_print,
	      1u);
  init_symbol(&symbols[187u],
	      "WILL_FIRE_RL_m_feed_inputs",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_feed_inputs,
	      1u);
  init_symbol(&symbols[188u], "WILL_FIRE_RL_m_init", SYM_DEF, &DEF_WILL_FIRE_RL_m_init, 1u);
  init_symbol(&symbols[189u],
	      "WILL_FIRE_RL_m_maybe_clear",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_maybe_clear,
	      1u);
  init_symbol(&symbols[190u],
	      "WILL_FIRE_RL_m_randomA_every",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomA_every,
	      1u);
  init_symbol(&symbols[191u],
	      "WILL_FIRE_RL_m_randomA_every_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomA_every_1,
	      1u);
  init_symbol(&symbols[192u],
	      "WILL_FIRE_RL_m_randomB_every",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomB_every,
	      1u);
  init_symbol(&symbols[193u],
	      "WILL_FIRE_RL_m_randomB_every_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomB_every_1,
	      1u);
  init_symbol(&symbols[194u],
	      "WILL_FIRE_RL_m_randomC_every",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomC_every,
	      1u);
  init_symbol(&symbols[195u],
	      "WILL_FIRE_RL_m_randomC_every_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomC_every_1,
	      1u);
  init_symbol(&symbols[196u],
	      "WILL_FIRE_RL_m_randomData_every",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomData_every,
	      1u);
  init_symbol(&symbols[197u],
	      "WILL_FIRE_RL_m_randomData_every_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomData_every_1,
	      1u);
  init_symbol(&symbols[198u],
	      "WILL_FIRE_RL_m_ref_fifo_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize,
	      1u);
  init_symbol(&symbols[199u],
	      "WILL_FIRE_RL_m_ref_fifo_canonicalize_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1,
	      1u);
  init_symbol(&symbols[200u],
	      "WILL_FIRE_RL_m_ref_fifo_canonicalize_2",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2,
	      1u);
  init_symbol(&symbols[201u],
	      "WILL_FIRE_RL_m_ref_fifo_canonicalize_3",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3,
	      1u);
  init_symbol(&symbols[202u],
	      "WILL_FIRE_RL_m_ref_fifo_canonicalize_4",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4,
	      1u);
  init_symbol(&symbols[203u],
	      "WILL_FIRE_RL_m_ref_fifo_post_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize,
	      1u);
  init_symbol(&symbols[204u],
	      "WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one,
	      1u);
  init_symbol(&symbols[205u],
	      "WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two,
	      1u);
  init_symbol(&symbols[206u], "WILL_FIRE_RL_m_stop_tb", SYM_DEF, &DEF_WILL_FIRE_RL_m_stop_tb, 1u);
  init_symbol(&symbols[207u], "x__h21129", SYM_DEF, &DEF_x__h21129, 32u);
  init_symbol(&symbols[208u], "x__h21277", SYM_DEF, &DEF_x__h21277, 32u);
  init_symbol(&symbols[209u], "x_wget__h17428", SYM_DEF, &DEF_x_wget__h17428, 2u);
  init_symbol(&symbols[210u], "x_wget__h17817", SYM_DEF, &DEF_x_wget__h17817, 2u);
}


/* Rule actions */

void MOD_mkTbCFFunctional::RL_fifo_enqPtr_canonicalize()
{
  tUInt8 DEF_x__h920;
  DEF_def__h20322 = INST_fifo_enqPtr_ehrReg.METH_read();
  DEF_x__h20295 = INST_fifo_enqPtr_wires_0.METH_whas() ? INST_fifo_enqPtr_wires_0.METH_wget() : DEF_def__h20322;
  DEF_x__h920 = INST_fifo_enqPtr_wires_1.METH_whas() ? INST_fifo_enqPtr_wires_1.METH_wget() : DEF_x__h20295;
  INST_fifo_enqPtr_ehrReg.METH_write(DEF_x__h920);
}

void MOD_mkTbCFFunctional::RL_fifo_deqPtr_canonicalize()
{
  tUInt8 DEF_x__h1741;
  DEF_def__h20472 = INST_fifo_deqPtr_ehrReg.METH_read();
  DEF_x__h20445 = INST_fifo_deqPtr_wires_0.METH_whas() ? INST_fifo_deqPtr_wires_0.METH_wget() : DEF_def__h20472;
  DEF_x__h1741 = INST_fifo_deqPtr_wires_1.METH_whas() ? INST_fifo_deqPtr_wires_1.METH_wget() : DEF_x__h20445;
  INST_fifo_deqPtr_ehrReg.METH_write(DEF_x__h1741);
}

void MOD_mkTbCFFunctional::RL_fifo_deqBuf_canonicalize()
{
  tUInt8 DEF_IF_fifo_deqBuf_wires_1_whas__5_THEN_fifo_deqBu_ETC___d21;
  DEF_fifo_deqBuf_wires_0_whas____d17 = INST_fifo_deqBuf_wires_0.METH_whas();
  DEF_fifo_deqBuf_wires_0_wget____d18 = INST_fifo_deqBuf_wires_0.METH_wget();
  DEF_fifo_deqBuf_ehrReg__h2697 = INST_fifo_deqBuf_ehrReg.METH_read();
  DEF_IF_fifo_deqBuf_wires_0_whas__7_THEN_fifo_deqBu_ETC___d20 = DEF_fifo_deqBuf_wires_0_whas____d17 ? DEF_fifo_deqBuf_wires_0_wget____d18 : DEF_fifo_deqBuf_ehrReg__h2697;
  DEF_IF_fifo_deqBuf_wires_1_whas__5_THEN_fifo_deqBu_ETC___d21 = INST_fifo_deqBuf_wires_1.METH_whas() ? INST_fifo_deqBuf_wires_1.METH_wget() : DEF_IF_fifo_deqBuf_wires_0_whas__7_THEN_fifo_deqBu_ETC___d20;
  INST_fifo_deqBuf_ehrReg.METH_write(DEF_IF_fifo_deqBuf_wires_1_whas__5_THEN_fifo_deqBu_ETC___d21);
}

void MOD_mkTbCFFunctional::RL_fifo_enqBuf_canonicalize()
{
  tUInt32 DEF_IF_fifo_enqBuf_wires_1_whas__2_THEN_fifo_enqBu_ETC___d43;
  tUInt8 DEF_x__h3651;
  tUInt8 DEF_fifo_enqBuf_wires_1_whas____d22;
  tUInt32 DEF_fifo_enqBuf_wires_1_wget____d23;
  DEF_fifo_enqBuf_wires_1_wget____d23 = INST_fifo_enqBuf_wires_1.METH_wget();
  DEF_fifo_enqBuf_wires_0_wget____d26 = INST_fifo_enqBuf_wires_0.METH_wget();
  DEF_fifo_enqBuf_ehrReg___d28 = INST_fifo_enqBuf_ehrReg.METH_read();
  DEF_fifo_enqBuf_wires_1_whas____d22 = INST_fifo_enqBuf_wires_1.METH_whas();
  DEF_fifo_enqBuf_wires_0_whas____d25 = INST_fifo_enqBuf_wires_0.METH_whas();
  DEF_x__h3649 = (tUInt8)((tUInt8)255u & DEF_fifo_enqBuf_ehrReg___d28);
  DEF_x__h3651 = (tUInt8)((tUInt8)255u & DEF_fifo_enqBuf_wires_1_wget____d23);
  DEF_x__h3650 = (tUInt8)((tUInt8)255u & DEF_fifo_enqBuf_wires_0_wget____d26);
  DEF_fifo_enqBuf_ehrReg_8_BIT_8___d29 = (tUInt8)(DEF_fifo_enqBuf_ehrReg___d28 >> 8u);
  DEF_fifo_enqBuf_wires_0_wget__6_BIT_8___d27 = (tUInt8)(DEF_fifo_enqBuf_wires_0_wget____d26 >> 8u);
  DEF_IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d30 = DEF_fifo_enqBuf_wires_0_whas____d25 ? DEF_fifo_enqBuf_wires_0_wget__6_BIT_8___d27 : DEF_fifo_enqBuf_ehrReg_8_BIT_8___d29;
  DEF_IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d40 = DEF_fifo_enqBuf_wires_0_whas____d25 ? DEF_x__h3650 : DEF_x__h3649;
  DEF_IF_fifo_enqBuf_wires_1_whas__2_THEN_fifo_enqBu_ETC___d43 = 511u & ((((tUInt32)(DEF_fifo_enqBuf_wires_1_whas____d22 ? (tUInt8)(DEF_fifo_enqBuf_wires_1_wget____d23 >> 8u) : DEF_IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d30)) << 8u) | (tUInt32)(DEF_fifo_enqBuf_wires_1_whas____d22 ? DEF_x__h3651 : DEF_IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d40));
  INST_fifo_enqBuf_ehrReg.METH_write(DEF_IF_fifo_enqBuf_wires_1_whas__2_THEN_fifo_enqBu_ETC___d43);
}

void MOD_mkTbCFFunctional::RL_fifo_nEmpty_canonicalize()
{
  tUInt8 DEF_IF_fifo_nEmpty_wires_1_whas__4_THEN_fifo_nEmpt_ETC___d50;
  DEF_fifo_nEmpty_ehrReg__h4469 = INST_fifo_nEmpty_ehrReg.METH_read();
  DEF_IF_fifo_nEmpty_wires_0_whas__6_THEN_fifo_nEmpt_ETC___d49 = INST_fifo_nEmpty_wires_0.METH_whas() ? INST_fifo_nEmpty_wires_0.METH_wget() : DEF_fifo_nEmpty_ehrReg__h4469;
  DEF_IF_fifo_nEmpty_wires_1_whas__4_THEN_fifo_nEmpt_ETC___d50 = INST_fifo_nEmpty_wires_1.METH_whas() ? INST_fifo_nEmpty_wires_1.METH_wget() : DEF_IF_fifo_nEmpty_wires_0_whas__6_THEN_fifo_nEmpt_ETC___d49;
  INST_fifo_nEmpty_ehrReg.METH_write(DEF_IF_fifo_nEmpty_wires_1_whas__4_THEN_fifo_nEmpt_ETC___d50);
}

void MOD_mkTbCFFunctional::RL_fifo_nFull_canonicalize()
{
  tUInt8 DEF_IF_fifo_nFull_wires_1_whas__1_THEN_fifo_nFull__ETC___d57;
  DEF_fifo_nFull_ehrReg__h5305 = INST_fifo_nFull_ehrReg.METH_read();
  DEF_IF_fifo_nFull_wires_0_whas__3_THEN_fifo_nFull__ETC___d56 = INST_fifo_nFull_wires_0.METH_whas() ? INST_fifo_nFull_wires_0.METH_wget() : DEF_fifo_nFull_ehrReg__h5305;
  DEF_IF_fifo_nFull_wires_1_whas__1_THEN_fifo_nFull__ETC___d57 = INST_fifo_nFull_wires_1.METH_whas() ? INST_fifo_nFull_wires_1.METH_wget() : DEF_IF_fifo_nFull_wires_0_whas__3_THEN_fifo_nFull__ETC___d56;
  INST_fifo_nFull_ehrReg.METH_write(DEF_IF_fifo_nFull_wires_1_whas__1_THEN_fifo_nFull__ETC___d57);
}

void MOD_mkTbCFFunctional::RL_fifo_canonicalize()
{
  tUInt8 DEF_NOT_fifo_deqBuf_virtual_reg_1_read__8_9_AND_IF_ETC___d60;
  tUInt8 DEF_NOT_fifo_enqBuf_virtual_reg_1_read__1_2_AND_IF_ETC___d63;
  tUInt8 DEF_NOT_fifo_nFull_virtual_reg_1_read__2_3_AND_NOT_ETC___d80;
  tUInt8 DEF_fifo_deqBuf_virtual_reg_1_read__8_OR_IF_fifo_d_ETC___d125;
  tUInt8 DEF_IF_fifo_deqBuf_wires_0_whas__7_THEN_fifo_deqBu_ETC___d114;
  tUInt32 DEF_IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d131;
  tUInt8 DEF_IF_fifo_enqPtr_virtual_reg_1_read__1_OR_fifo_e_ETC___d116;
  tUInt8 DEF_IF_fifo_enqPtr_virtual_reg_1_read__1_OR_fifo_e_ETC___d120;
  tUInt8 DEF_nextEnqPtr__h5384;
  tUInt8 DEF_IF_fifo_enqPtr_virtual_reg_1_read__1_OR_fifo_e_ETC___d85;
  tUInt8 DEF__theResult____h5386;
  tUInt8 DEF_nextDeqPtr__h5385;
  tUInt8 DEF__theResult_____1__h5387;
  tUInt8 DEF_IF_fifo_enqPtr_virtual_reg_1_read__1_OR_fifo_e_ETC___d122;
  tUInt8 DEF__dfoo2;
  tUInt8 DEF_IF_fifo_enqPtr_virtual_reg_1_read__1_OR_fifo_e_ETC___d121;
  tUInt8 DEF__dfoo4;
  tUInt8 DEF_x__h7733;
  tUInt8 DEF_IF_fifo_enqPtr_virtual_reg_1_read__1_OR_fifo_e_ETC___d117;
  tUInt8 DEF__dfoo6;
  tUInt8 DEF_fifo_enqBuf_virtual_reg_1_read____d61;
  tUInt8 DEF_fifo_deqBuf_virtual_reg_1_read____d58;
  tUInt8 DEF_NOT_fifo_deqBuf_virtual_reg_1_read__8_9_AND_IF_ETC___d95;
  tUInt8 DEF_fifo_deqBuf_virtual_reg_1_read__8_OR_IF_fifo_d_ETC___d107;
  tUInt8 DEF_fifo_nEmpty_virtual_reg_1_read__5_OR_fifo_nEmp_ETC___d108;
  tUInt8 DEF_NOT_fifo_deqBuf_virtual_reg_1_read__8_9_AND_IF_ETC___d111;
  tUInt8 DEF__dfoo5;
  tUInt8 DEF__dfoo3;
  tUInt8 DEF_x__h7610;
  tUInt8 DEF__dfoo1;
  tUInt8 DEF_fifo_nEmpty_virtual_reg_1_read__5_OR_fifo_nEmp_ETC___d109;
  tUInt8 DEF_NOT_fifo_nEmpty_virtual_reg_1_read__5_6_AND_NO_ETC___d79;
  tUInt8 DEF_NOT_fifo_deqBuf_virtual_reg_1_read__8_9_AND_IF_ETC___d78;
  tUInt8 DEF_NOT_fifo_deqBuf_virtual_reg_1_read__8_9_AND_IF_ETC___d115;
  DEF_fifo_nEmpty_ehrReg__h4469 = INST_fifo_nEmpty_ehrReg.METH_read();
  DEF_fifo_nFull_ehrReg__h5305 = INST_fifo_nFull_ehrReg.METH_read();
  DEF_fifo_deqBuf_virtual_reg_1_read____d58 = INST_fifo_deqBuf_virtual_reg_1.METH_read();
  DEF_fifo_nEmpty_virtual_reg_1_read____d65 = INST_fifo_nEmpty_virtual_reg_1.METH_read();
  DEF_fifo_nEmpty_virtual_reg_0_read____d67 = INST_fifo_nEmpty_virtual_reg_0.METH_read();
  DEF_fifo_nEmpty_virtual_reg_1_read__5_OR_fifo_nEmp_ETC___d103 = DEF_fifo_nEmpty_virtual_reg_1_read____d65 || (DEF_fifo_nEmpty_virtual_reg_0_read____d67 || !DEF_fifo_nEmpty_ehrReg__h4469);
  DEF_fifo_enqBuf_virtual_reg_1_read____d61 = INST_fifo_enqBuf_virtual_reg_1.METH_read();
  DEF_fifo_nFull_virtual_reg_1_read____d72 = INST_fifo_nFull_virtual_reg_1.METH_read();
  DEF_fifo_nFull_virtual_reg_0_read____d74 = INST_fifo_nFull_virtual_reg_0.METH_read();
  DEF_fifo_enqBuf_wires_0_wget____d26 = INST_fifo_enqBuf_wires_0.METH_wget();
  DEF_fifo_enqBuf_ehrReg___d28 = INST_fifo_enqBuf_ehrReg.METH_read();
  DEF_def__h20472 = INST_fifo_deqPtr_ehrReg.METH_read();
  DEF_def__h20322 = INST_fifo_enqPtr_ehrReg.METH_read();
  DEF_x__h7610 = INST_fifo_enqPtr_virtual_reg_1.METH_read() || INST_fifo_enqPtr_virtual_reg_0.METH_read() ? (tUInt8)0u : DEF_def__h20322;
  DEF_fifo_enqBuf_wires_0_whas____d25 = INST_fifo_enqBuf_wires_0.METH_whas();
  DEF_fifo_deqBuf_wires_0_whas____d17 = INST_fifo_deqBuf_wires_0.METH_whas();
  DEF_fifo_deqBuf_wires_0_wget____d18 = INST_fifo_deqBuf_wires_0.METH_wget();
  DEF_fifo_deqBuf_ehrReg__h2697 = INST_fifo_deqBuf_ehrReg.METH_read();
  DEF_IF_fifo_deqBuf_wires_0_whas__7_THEN_fifo_deqBu_ETC___d20 = DEF_fifo_deqBuf_wires_0_whas____d17 ? DEF_fifo_deqBuf_wires_0_wget____d18 : DEF_fifo_deqBuf_ehrReg__h2697;
  DEF_fifo_deqBuf_virtual_reg_1_read__8_OR_IF_fifo_d_ETC___d107 = DEF_fifo_deqBuf_virtual_reg_1_read____d58 || (DEF_fifo_deqBuf_wires_0_whas____d17 ? !DEF_fifo_deqBuf_wires_0_wget____d18 : !DEF_fifo_deqBuf_ehrReg__h2697);
  DEF_fifo_nEmpty_virtual_reg_1_read__5_OR_fifo_nEmp_ETC___d108 = DEF_fifo_nEmpty_virtual_reg_1_read__5_OR_fifo_nEmp_ETC___d103 || DEF_fifo_deqBuf_virtual_reg_1_read__8_OR_IF_fifo_d_ETC___d107;
  DEF_x__h3649 = (tUInt8)((tUInt8)255u & DEF_fifo_enqBuf_ehrReg___d28);
  DEF_x__h3650 = (tUInt8)((tUInt8)255u & DEF_fifo_enqBuf_wires_0_wget____d26);
  DEF_fifo_enqBuf_ehrReg_8_BIT_8___d29 = (tUInt8)(DEF_fifo_enqBuf_ehrReg___d28 >> 8u);
  DEF_fifo_enqBuf_wires_0_wget__6_BIT_8___d27 = (tUInt8)(DEF_fifo_enqBuf_wires_0_wget____d26 >> 8u);
  DEF_IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d30 = DEF_fifo_enqBuf_wires_0_whas____d25 ? DEF_fifo_enqBuf_wires_0_wget__6_BIT_8___d27 : DEF_fifo_enqBuf_ehrReg_8_BIT_8___d29;
  DEF_y__h8386 = INST_fifo_deqPtr_virtual_reg_1.METH_read() || INST_fifo_deqPtr_virtual_reg_0.METH_read() ? (tUInt8)0u : DEF_def__h20472;
  DEF_IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d40 = DEF_fifo_enqBuf_wires_0_whas____d25 ? DEF_x__h3650 : DEF_x__h3649;
  DEF_x__h7733 = DEF_IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d40;
  DEF_nextDeqPtr__h5385 = (tUInt8)3u & (DEF_y__h8386 + (tUInt8)1u);
  DEF__theResult_____1__h5387 = DEF_y__h8386 == (tUInt8)2u ? (tUInt8)0u : DEF_nextDeqPtr__h5385;
  DEF_IF_fifo_enqPtr_virtual_reg_1_read__1_OR_fifo_e_ETC___d85 = DEF_x__h7610 == (tUInt8)2u;
  DEF_IF_fifo_enqPtr_virtual_reg_1_read__1_OR_fifo_e_ETC___d120 = DEF_x__h7610 == (tUInt8)1u;
  DEF_nextEnqPtr__h5384 = (tUInt8)3u & (DEF_x__h7610 + (tUInt8)1u);
  DEF__theResult____h5386 = DEF_IF_fifo_enqPtr_virtual_reg_1_read__1_OR_fifo_e_ETC___d85 ? (tUInt8)0u : DEF_nextEnqPtr__h5384;
  DEF_IF_fifo_enqPtr_virtual_reg_1_read__1_OR_fifo_e_ETC___d116 = DEF_x__h7610 == (tUInt8)0u;
  DEF_NOT_fifo_nEmpty_virtual_reg_1_read__5_6_AND_NO_ETC___d70 = !DEF_fifo_nEmpty_virtual_reg_1_read____d65 && (!DEF_fifo_nEmpty_virtual_reg_0_read____d67 && DEF_fifo_nEmpty_ehrReg__h4469);
  DEF_NOT_fifo_nFull_virtual_reg_1_read__2_3_AND_NOT_ETC___d77 = !DEF_fifo_nFull_virtual_reg_1_read____d72 && (!DEF_fifo_nFull_virtual_reg_0_read____d74 && DEF_fifo_nFull_ehrReg__h5305);
  DEF__0_CONCAT_DONTCARE___d129 = 170u;
  DEF_IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d131 = 511u & ((((tUInt32)(DEF_IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d30)) << 8u) | (tUInt32)(DEF_IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d40));
  DEF_NOT_fifo_enqBuf_virtual_reg_1_read__1_2_AND_IF_ETC___d63 = !DEF_fifo_enqBuf_virtual_reg_1_read____d61 && DEF_IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d30;
  DEF_IF_fifo_deqBuf_wires_0_whas__7_THEN_fifo_deqBu_ETC___d114 = ((DEF_IF_fifo_deqBuf_wires_0_whas__7_THEN_fifo_deqBu_ETC___d20 && DEF_NOT_fifo_enqBuf_virtual_reg_1_read__1_2_AND_IF_ETC___d63) && DEF_NOT_fifo_nFull_virtual_reg_1_read__2_3_AND_NOT_ETC___d77) || DEF_fifo_nEmpty_virtual_reg_1_read__5_OR_fifo_nEmp_ETC___d108;
  DEF_NOT_fifo_nFull_virtual_reg_1_read__2_3_AND_NOT_ETC___d80 = DEF_NOT_fifo_nFull_virtual_reg_1_read__2_3_AND_NOT_ETC___d77 && DEF_NOT_fifo_enqBuf_virtual_reg_1_read__1_2_AND_IF_ETC___d63;
  DEF_fifo_nEmpty_virtual_reg_1_read__5_OR_fifo_nEmp_ETC___d109 = DEF_fifo_nEmpty_virtual_reg_1_read__5_OR_fifo_nEmp_ETC___d108 && DEF_NOT_fifo_nFull_virtual_reg_1_read__2_3_AND_NOT_ETC___d80;
  DEF_fifo_deqBuf_virtual_reg_1_read__8_OR_IF_fifo_d_ETC___d125 = ((DEF_fifo_deqBuf_virtual_reg_1_read__8_OR_IF_fifo_d_ETC___d107 || (DEF_fifo_enqBuf_virtual_reg_1_read____d61 || (DEF_fifo_enqBuf_wires_0_whas____d25 ? !DEF_fifo_enqBuf_wires_0_wget__6_BIT_8___d27 : !DEF_fifo_enqBuf_ehrReg_8_BIT_8___d29))) || DEF_fifo_nEmpty_virtual_reg_1_read__5_OR_fifo_nEmp_ETC___d103) && DEF_fifo_nEmpty_virtual_reg_1_read__5_OR_fifo_nEmp_ETC___d109;
  DEF_NOT_fifo_deqBuf_virtual_reg_1_read__8_9_AND_IF_ETC___d60 = !DEF_fifo_deqBuf_virtual_reg_1_read____d58 && DEF_IF_fifo_deqBuf_wires_0_whas__7_THEN_fifo_deqBu_ETC___d20;
  DEF_NOT_fifo_deqBuf_virtual_reg_1_read__8_9_AND_IF_ETC___d78 = ((DEF_NOT_fifo_deqBuf_virtual_reg_1_read__8_9_AND_IF_ETC___d60 && DEF_NOT_fifo_enqBuf_virtual_reg_1_read__1_2_AND_IF_ETC___d63) && DEF_NOT_fifo_nEmpty_virtual_reg_1_read__5_6_AND_NO_ETC___d70) && DEF_NOT_fifo_nFull_virtual_reg_1_read__2_3_AND_NOT_ETC___d77;
  DEF_NOT_fifo_deqBuf_virtual_reg_1_read__8_9_AND_IF_ETC___d115 = DEF_NOT_fifo_deqBuf_virtual_reg_1_read__8_9_AND_IF_ETC___d78 || DEF_fifo_nEmpty_virtual_reg_1_read__5_OR_fifo_nEmp_ETC___d109;
  DEF_NOT_fifo_nEmpty_virtual_reg_1_read__5_6_AND_NO_ETC___d79 = DEF_NOT_fifo_nEmpty_virtual_reg_1_read__5_6_AND_NO_ETC___d70 && DEF_NOT_fifo_deqBuf_virtual_reg_1_read__8_9_AND_IF_ETC___d60;
  DEF_NOT_fifo_deqBuf_virtual_reg_1_read__8_9_AND_IF_ETC___d111 = DEF_NOT_fifo_deqBuf_virtual_reg_1_read__8_9_AND_IF_ETC___d78 || ((DEF_NOT_fifo_nEmpty_virtual_reg_1_read__5_6_AND_NO_ETC___d79 && DEF__theResult_____1__h5387 == DEF_x__h7610) || DEF_fifo_nEmpty_virtual_reg_1_read__5_OR_fifo_nEmp_ETC___d109);
  DEF_NOT_fifo_deqBuf_virtual_reg_1_read__8_9_AND_IF_ETC___d95 = DEF_NOT_fifo_deqBuf_virtual_reg_1_read__8_9_AND_IF_ETC___d78 || (DEF_NOT_fifo_nEmpty_virtual_reg_1_read__5_6_AND_NO_ETC___d79 || (DEF_NOT_fifo_nFull_virtual_reg_1_read__2_3_AND_NOT_ETC___d80 && DEF__theResult____h5386 == DEF_y__h8386));
  DEF_IF_fifo_enqPtr_virtual_reg_1_read__1_OR_fifo_e_ETC___d117 = DEF_IF_fifo_enqPtr_virtual_reg_1_read__1_OR_fifo_e_ETC___d116 && DEF_NOT_fifo_deqBuf_virtual_reg_1_read__8_9_AND_IF_ETC___d78;
  DEF__dfoo5 = DEF_IF_fifo_enqPtr_virtual_reg_1_read__1_OR_fifo_e_ETC___d117 || (DEF_IF_fifo_enqPtr_virtual_reg_1_read__1_OR_fifo_e_ETC___d116 && DEF_fifo_deqBuf_virtual_reg_1_read__8_OR_IF_fifo_d_ETC___d125);
  DEF__dfoo6 = DEF_IF_fifo_enqPtr_virtual_reg_1_read__1_OR_fifo_e_ETC___d117 ? DEF_x__h7733 : DEF_x__h7733;
  DEF_IF_fifo_enqPtr_virtual_reg_1_read__1_OR_fifo_e_ETC___d121 = DEF_IF_fifo_enqPtr_virtual_reg_1_read__1_OR_fifo_e_ETC___d120 && DEF_NOT_fifo_deqBuf_virtual_reg_1_read__8_9_AND_IF_ETC___d78;
  DEF__dfoo3 = DEF_IF_fifo_enqPtr_virtual_reg_1_read__1_OR_fifo_e_ETC___d121 || (DEF_IF_fifo_enqPtr_virtual_reg_1_read__1_OR_fifo_e_ETC___d120 && DEF_fifo_deqBuf_virtual_reg_1_read__8_OR_IF_fifo_d_ETC___d125);
  DEF__dfoo4 = DEF_IF_fifo_enqPtr_virtual_reg_1_read__1_OR_fifo_e_ETC___d121 ? DEF_x__h7733 : DEF_x__h7733;
  DEF_IF_fifo_enqPtr_virtual_reg_1_read__1_OR_fifo_e_ETC___d122 = DEF_IF_fifo_enqPtr_virtual_reg_1_read__1_OR_fifo_e_ETC___d85 && DEF_NOT_fifo_deqBuf_virtual_reg_1_read__8_9_AND_IF_ETC___d78;
  DEF__dfoo1 = DEF_IF_fifo_enqPtr_virtual_reg_1_read__1_OR_fifo_e_ETC___d122 || (DEF_IF_fifo_enqPtr_virtual_reg_1_read__1_OR_fifo_e_ETC___d85 && DEF_fifo_deqBuf_virtual_reg_1_read__8_OR_IF_fifo_d_ETC___d125);
  DEF__dfoo2 = DEF_IF_fifo_enqPtr_virtual_reg_1_read__1_OR_fifo_e_ETC___d122 ? DEF_x__h7733 : DEF_x__h7733;
  if (DEF_NOT_fifo_deqBuf_virtual_reg_1_read__8_9_AND_IF_ETC___d95)
    INST_fifo_nFull_wires_0.METH_wset(DEF_NOT_fifo_nEmpty_virtual_reg_1_read__5_6_AND_NO_ETC___d79);
  if (DEF_NOT_fifo_deqBuf_virtual_reg_1_read__8_9_AND_IF_ETC___d95)
    INST_fifo_nFull_ignored_wires_0.METH_wset(DEF_fifo_nFull_ehrReg__h5305);
  if (DEF_NOT_fifo_deqBuf_virtual_reg_1_read__8_9_AND_IF_ETC___d95)
    INST_fifo_nFull_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_NOT_fifo_deqBuf_virtual_reg_1_read__8_9_AND_IF_ETC___d111)
    INST_fifo_nEmpty_wires_0.METH_wset(DEF_IF_fifo_deqBuf_wires_0_whas__7_THEN_fifo_deqBu_ETC___d114);
  if (DEF_NOT_fifo_deqBuf_virtual_reg_1_read__8_9_AND_IF_ETC___d111)
    INST_fifo_nEmpty_ignored_wires_0.METH_wset(DEF_fifo_nEmpty_ehrReg__h4469);
  if (DEF_NOT_fifo_deqBuf_virtual_reg_1_read__8_9_AND_IF_ETC___d111)
    INST_fifo_nEmpty_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_NOT_fifo_nEmpty_virtual_reg_1_read__5_6_AND_NO_ETC___d79)
    INST_fifo_deqPtr_wires_0.METH_wset(DEF__theResult_____1__h5387);
  if (DEF_NOT_fifo_nEmpty_virtual_reg_1_read__5_6_AND_NO_ETC___d79)
    INST_fifo_deqPtr_ignored_wires_0.METH_wset(DEF_def__h20472);
  if (DEF_NOT_fifo_nEmpty_virtual_reg_1_read__5_6_AND_NO_ETC___d79)
    INST_fifo_deqPtr_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_NOT_fifo_deqBuf_virtual_reg_1_read__8_9_AND_IF_ETC___d115)
    INST_fifo_enqPtr_wires_0.METH_wset(DEF__theResult____h5386);
  if (DEF_NOT_fifo_deqBuf_virtual_reg_1_read__8_9_AND_IF_ETC___d115)
    INST_fifo_enqPtr_ignored_wires_0.METH_wset(DEF_def__h20322);
  if (DEF_NOT_fifo_deqBuf_virtual_reg_1_read__8_9_AND_IF_ETC___d115)
    INST_fifo_enqPtr_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF__dfoo3)
    INST_fifo_regs_1.METH_write(DEF__dfoo4);
  if (DEF__dfoo5)
    INST_fifo_regs_0.METH_write(DEF__dfoo6);
  if (DEF__dfoo1)
    INST_fifo_regs_2.METH_write(DEF__dfoo2);
  INST_fifo_enqBuf_wires_1.METH_wset(DEF__0_CONCAT_DONTCARE___d129);
  INST_fifo_enqBuf_ignored_wires_1.METH_wset(DEF_IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d131);
  INST_fifo_enqBuf_virtual_reg_1.METH_write((tUInt8)0u);
  INST_fifo_deqBuf_wires_1.METH_wset((tUInt8)0u);
  INST_fifo_deqBuf_ignored_wires_1.METH_wset(DEF_IF_fifo_deqBuf_wires_0_whas__7_THEN_fifo_deqBu_ETC___d20);
  INST_fifo_deqBuf_virtual_reg_1.METH_write((tUInt8)0u);
}

void MOD_mkTbCFFunctional::RL_m_ref_fifo_canonicalize()
{
  tUInt32 DEF_IF_m_ref_fifo_wires_2_whas__32_THEN_m_ref_fifo_ETC___d161;
  tUInt8 DEF_x__h10805;
  tUInt8 DEF_x__h10804;
  tUInt8 DEF_m_ref_fifo_wires_1_whas____d135;
  tUInt8 DEF_m_ref_fifo_wires_2_whas____d132;
  tUInt32 DEF_m_ref_fifo_wires_1_wget____d136;
  tUInt32 DEF_m_ref_fifo_wires_2_wget____d133;
  DEF_m_ref_fifo_wires_2_wget____d133 = INST_m_ref_fifo_wires_2.METH_wget();
  DEF_m_ref_fifo_wires_1_wget____d136 = INST_m_ref_fifo_wires_1.METH_wget();
  DEF_m_ref_fifo_wires_0_wget____d139 = INST_m_ref_fifo_wires_0.METH_wget();
  DEF_m_ref_fifo_ehrReg___d141 = INST_m_ref_fifo_ehrReg.METH_read();
  DEF_m_ref_fifo_wires_2_whas____d132 = INST_m_ref_fifo_wires_2.METH_whas();
  DEF_m_ref_fifo_wires_1_whas____d135 = INST_m_ref_fifo_wires_1.METH_whas();
  DEF_m_ref_fifo_wires_0_whas____d138 = INST_m_ref_fifo_wires_0.METH_whas();
  DEF_x__h10802 = (tUInt8)((tUInt8)255u & DEF_m_ref_fifo_ehrReg___d141);
  DEF_x__h10803 = (tUInt8)((tUInt8)255u & DEF_m_ref_fifo_wires_0_wget____d139);
  DEF_x__h10804 = (tUInt8)((tUInt8)255u & DEF_m_ref_fifo_wires_1_wget____d136);
  DEF_x__h10805 = (tUInt8)((tUInt8)255u & DEF_m_ref_fifo_wires_2_wget____d133);
  DEF_m_ref_fifo_ehrReg_41_BIT_8___d142 = (tUInt8)(DEF_m_ref_fifo_ehrReg___d141 >> 8u);
  DEF_m_ref_fifo_wires_0_wget__39_BIT_8___d140 = (tUInt8)(DEF_m_ref_fifo_wires_0_wget____d139 >> 8u);
  DEF_IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d157 = DEF_m_ref_fifo_wires_0_whas____d138 ? DEF_x__h10803 : DEF_x__h10802;
  DEF_IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d143 = DEF_m_ref_fifo_wires_0_whas____d138 ? DEF_m_ref_fifo_wires_0_wget__39_BIT_8___d140 : DEF_m_ref_fifo_ehrReg_41_BIT_8___d142;
  DEF_IF_m_ref_fifo_wires_2_whas__32_THEN_m_ref_fifo_ETC___d161 = 511u & ((((tUInt32)(DEF_m_ref_fifo_wires_2_whas____d132 ? (tUInt8)(DEF_m_ref_fifo_wires_2_wget____d133 >> 8u) : (DEF_m_ref_fifo_wires_1_whas____d135 ? (tUInt8)(DEF_m_ref_fifo_wires_1_wget____d136 >> 8u) : DEF_IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d143))) << 8u) | (tUInt32)(DEF_m_ref_fifo_wires_2_whas____d132 ? DEF_x__h10805 : (DEF_m_ref_fifo_wires_1_whas____d135 ? DEF_x__h10804 : DEF_IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d157)));
  INST_m_ref_fifo_ehrReg.METH_write(DEF_IF_m_ref_fifo_wires_2_whas__32_THEN_m_ref_fifo_ETC___d161);
}

void MOD_mkTbCFFunctional::RL_m_ref_fifo_canonicalize_1()
{
  tUInt8 DEF_IF_m_ref_fifo_wires_2_1_whas__62_THEN_m_ref_fi_ETC___d191;
  tUInt8 DEF_m_ref_fifo_wires_1_1_whas____d165;
  tUInt8 DEF_m_ref_fifo_wires_2_1_whas____d162;
  tUInt8 DEF_m_ref_fifo_wires_1_1_wget____d166;
  tUInt8 DEF_m_ref_fifo_wires_2_1_wget____d163;
  DEF_m_ref_fifo_wires_2_1_wget____d163 = INST_m_ref_fifo_wires_2_1.METH_wget();
  DEF_m_ref_fifo_wires_1_1_wget____d166 = INST_m_ref_fifo_wires_1_1.METH_wget();
  DEF_m_ref_fifo_wires_0_1_wget____d169 = INST_m_ref_fifo_wires_0_1.METH_wget();
  DEF_m_ref_fifo_ehrReg_1___d171 = INST_m_ref_fifo_ehrReg_1.METH_read();
  DEF_m_ref_fifo_wires_2_1_whas____d162 = INST_m_ref_fifo_wires_2_1.METH_whas();
  DEF_m_ref_fifo_wires_0_1_whas____d168 = INST_m_ref_fifo_wires_0_1.METH_whas();
  DEF_m_ref_fifo_wires_1_1_whas____d165 = INST_m_ref_fifo_wires_1_1.METH_whas();
  DEF_m_ref_fifo_ehrReg_1_71_BIT_1___d172 = (tUInt8)(DEF_m_ref_fifo_ehrReg_1___d171 >> 1u);
  DEF_m_ref_fifo_ehrReg_1_71_BIT_0___d186 = (tUInt8)((tUInt8)1u & DEF_m_ref_fifo_ehrReg_1___d171);
  DEF_m_ref_fifo_wires_0_1_wget__69_BIT_1___d170 = (tUInt8)(DEF_m_ref_fifo_wires_0_1_wget____d169 >> 1u);
  DEF_IF_m_ref_fifo_wires_0_1_whas__68_THEN_m_ref_fi_ETC___d187 = DEF_m_ref_fifo_wires_0_1_whas____d168 ? (tUInt8)((tUInt8)1u & DEF_m_ref_fifo_wires_0_1_wget____d169) : DEF_m_ref_fifo_ehrReg_1_71_BIT_0___d186;
  DEF_IF_m_ref_fifo_wires_0_1_whas__68_THEN_m_ref_fi_ETC___d173 = DEF_m_ref_fifo_wires_0_1_whas____d168 ? DEF_m_ref_fifo_wires_0_1_wget__69_BIT_1___d170 : DEF_m_ref_fifo_ehrReg_1_71_BIT_1___d172;
  DEF_IF_m_ref_fifo_wires_2_1_whas__62_THEN_m_ref_fi_ETC___d191 = (tUInt8)3u & (((DEF_m_ref_fifo_wires_2_1_whas____d162 ? (tUInt8)(DEF_m_ref_fifo_wires_2_1_wget____d163 >> 1u) : (DEF_m_ref_fifo_wires_1_1_whas____d165 ? (tUInt8)(DEF_m_ref_fifo_wires_1_1_wget____d166 >> 1u) : DEF_IF_m_ref_fifo_wires_0_1_whas__68_THEN_m_ref_fi_ETC___d173)) << 1u) | (DEF_m_ref_fifo_wires_2_1_whas____d162 ? (tUInt8)((tUInt8)1u & DEF_m_ref_fifo_wires_2_1_wget____d163) : (DEF_m_ref_fifo_wires_1_1_whas____d165 ? (tUInt8)((tUInt8)1u & DEF_m_ref_fifo_wires_1_1_wget____d166) : DEF_IF_m_ref_fifo_wires_0_1_whas__68_THEN_m_ref_fi_ETC___d187)));
  INST_m_ref_fifo_ehrReg_1.METH_write(DEF_IF_m_ref_fifo_wires_2_1_whas__62_THEN_m_ref_fi_ETC___d191);
}

void MOD_mkTbCFFunctional::RL_m_ref_fifo_canonicalize_2()
{
  tUInt8 DEF_x__h12764;
  DEF_def__h20024 = INST_m_ref_fifo_ehrReg_2.METH_read();
  DEF_IF_m_ref_fifo_wires_0_2_whas__94_THEN_m_ref_fi_ETC___d197 = INST_m_ref_fifo_wires_0_2.METH_whas() ? INST_m_ref_fifo_wires_0_2.METH_wget() : DEF_def__h20024;
  DEF_x__h12764 = INST_m_ref_fifo_wires_1_2.METH_whas() ? INST_m_ref_fifo_wires_1_2.METH_wget() : DEF_IF_m_ref_fifo_wires_0_2_whas__94_THEN_m_ref_fi_ETC___d197;
  INST_m_ref_fifo_ehrReg_2.METH_write(DEF_x__h12764);
}

void MOD_mkTbCFFunctional::RL_m_ref_fifo_canonicalize_3()
{
  tUInt8 DEF_IF_m_ref_fifo_wires_1_3_whas__99_THEN_m_ref_fi_ETC___d205;
  DEF_m_ref_fifo_ehrReg_3__h13720 = INST_m_ref_fifo_ehrReg_3.METH_read();
  DEF_IF_m_ref_fifo_wires_0_3_whas__01_THEN_m_ref_fi_ETC___d204 = INST_m_ref_fifo_wires_0_3.METH_whas() ? INST_m_ref_fifo_wires_0_3.METH_wget() : DEF_m_ref_fifo_ehrReg_3__h13720;
  DEF_IF_m_ref_fifo_wires_1_3_whas__99_THEN_m_ref_fi_ETC___d205 = INST_m_ref_fifo_wires_1_3.METH_whas() ? INST_m_ref_fifo_wires_1_3.METH_wget() : DEF_IF_m_ref_fifo_wires_0_3_whas__01_THEN_m_ref_fi_ETC___d204;
  INST_m_ref_fifo_ehrReg_3.METH_write(DEF_IF_m_ref_fifo_wires_1_3_whas__99_THEN_m_ref_fi_ETC___d205);
}

void MOD_mkTbCFFunctional::RL_m_ref_fifo_canonicalize_4()
{
  tUInt8 DEF_IF_m_ref_fifo_wires_1_4_whas__06_THEN_m_ref_fi_ETC___d212;
  DEF_m_ref_fifo_ehrReg_4__h14556 = INST_m_ref_fifo_ehrReg_4.METH_read();
  DEF_IF_m_ref_fifo_wires_0_4_whas__08_THEN_m_ref_fi_ETC___d211 = INST_m_ref_fifo_wires_0_4.METH_whas() ? INST_m_ref_fifo_wires_0_4.METH_wget() : DEF_m_ref_fifo_ehrReg_4__h14556;
  DEF_IF_m_ref_fifo_wires_1_4_whas__06_THEN_m_ref_fi_ETC___d212 = INST_m_ref_fifo_wires_1_4.METH_whas() ? INST_m_ref_fifo_wires_1_4.METH_wget() : DEF_IF_m_ref_fifo_wires_0_4_whas__08_THEN_m_ref_fi_ETC___d211;
  INST_m_ref_fifo_ehrReg_4.METH_write(DEF_IF_m_ref_fifo_wires_1_4_whas__06_THEN_m_ref_fi_ETC___d212);
}

void MOD_mkTbCFFunctional::RL_m_ref_fifo_pre_canonicalize_one()
{
  tUInt8 DEF_m_ref_fifo_ref_noncf_fifo_notFull____d213;
  tUInt8 DEF_m_ref_fifo_ref_noncf_fifo_notEmpty____d214;
  DEF_m_ref_fifo_ehrReg_4__h14556 = INST_m_ref_fifo_ehrReg_4.METH_read();
  DEF_m_ref_fifo_ehrReg_3__h13720 = INST_m_ref_fifo_ehrReg_3.METH_read();
  DEF_m_ref_fifo_ref_noncf_fifo_notEmpty____d214 = INST_m_ref_fifo_ref_noncf_fifo.METH_notEmpty();
  DEF_m_ref_fifo_ref_noncf_fifo_notFull____d213 = INST_m_ref_fifo_ref_noncf_fifo.METH_notFull();
  INST_m_ref_fifo_wires_0_3.METH_wset(DEF_m_ref_fifo_ref_noncf_fifo_notFull____d213);
  INST_m_ref_fifo_ignored_wires_0_3.METH_wset(DEF_m_ref_fifo_ehrReg_3__h13720);
  INST_m_ref_fifo_virtual_reg_0_3.METH_write((tUInt8)0u);
  INST_m_ref_fifo_wires_0_4.METH_wset(DEF_m_ref_fifo_ref_noncf_fifo_notEmpty____d214);
  INST_m_ref_fifo_ignored_wires_0_4.METH_wset(DEF_m_ref_fifo_ehrReg_4__h14556);
  INST_m_ref_fifo_virtual_reg_0_4.METH_write((tUInt8)0u);
}

void MOD_mkTbCFFunctional::RL_m_ref_fifo_pre_canonicalize_two()
{
  tUInt8 DEF_x__h15425;
  DEF_def__h20024 = INST_m_ref_fifo_ehrReg_2.METH_read();
  DEF_x__h15425 = INST_m_ref_fifo_ref_noncf_fifo.METH_first();
  INST_m_ref_fifo_wires_0_2.METH_wset(DEF_x__h15425);
  INST_m_ref_fifo_ignored_wires_0_2.METH_wset(DEF_def__h20024);
  INST_m_ref_fifo_virtual_reg_0_2.METH_write((tUInt8)0u);
}

void MOD_mkTbCFFunctional::RL_m_ref_fifo_post_canonicalize()
{
  tUInt8 DEF_NOT_m_ref_fifo_virtual_reg_2_read__17_29_AND_N_ETC___d232;
  tUInt8 DEF_NOT_m_ref_fifo_virtual_reg_2_1_read__23_34_AND_ETC___d237;
  tUInt8 DEF_IF_m_ref_fifo_wires_0_1_whas__68_THEN_m_ref_fi_ETC___d242;
  tUInt8 DEF__0_CONCAT_DONTCARE___d240;
  tUInt32 DEF_IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d239;
  tUInt8 DEF_x__h16047;
  DEF_m_ref_fifo_virtual_reg_2_read____d217 = INST_m_ref_fifo_virtual_reg_2.METH_read();
  DEF_m_ref_fifo_virtual_reg_1_read____d218 = INST_m_ref_fifo_virtual_reg_1.METH_read();
  DEF_m_ref_fifo_wires_0_wget____d139 = INST_m_ref_fifo_wires_0.METH_wget();
  DEF_m_ref_fifo_ehrReg___d141 = INST_m_ref_fifo_ehrReg.METH_read();
  DEF_m_ref_fifo_wires_0_1_wget____d169 = INST_m_ref_fifo_wires_0_1.METH_wget();
  DEF_m_ref_fifo_ehrReg_1___d171 = INST_m_ref_fifo_ehrReg_1.METH_read();
  DEF_m_ref_fifo_virtual_reg_2_1_read____d223 = INST_m_ref_fifo_virtual_reg_2_1.METH_read();
  DEF_m_ref_fifo_virtual_reg_1_1_read____d224 = INST_m_ref_fifo_virtual_reg_1_1.METH_read();
  DEF_m_ref_fifo_wires_0_1_whas____d168 = INST_m_ref_fifo_wires_0_1.METH_whas();
  DEF_m_ref_fifo_wires_0_whas____d138 = INST_m_ref_fifo_wires_0.METH_whas();
  DEF_x__h10803 = (tUInt8)((tUInt8)255u & DEF_m_ref_fifo_wires_0_wget____d139);
  DEF_x__h10802 = (tUInt8)((tUInt8)255u & DEF_m_ref_fifo_ehrReg___d141);
  DEF_m_ref_fifo_ehrReg_41_BIT_8___d142 = (tUInt8)(DEF_m_ref_fifo_ehrReg___d141 >> 8u);
  DEF_m_ref_fifo_wires_0_wget__39_BIT_8___d140 = (tUInt8)(DEF_m_ref_fifo_wires_0_wget____d139 >> 8u);
  DEF_m_ref_fifo_ehrReg_1_71_BIT_1___d172 = (tUInt8)(DEF_m_ref_fifo_ehrReg_1___d171 >> 1u);
  DEF_m_ref_fifo_ehrReg_1_71_BIT_0___d186 = (tUInt8)((tUInt8)1u & DEF_m_ref_fifo_ehrReg_1___d171);
  DEF_m_ref_fifo_wires_0_1_wget__69_BIT_1___d170 = (tUInt8)(DEF_m_ref_fifo_wires_0_1_wget____d169 >> 1u);
  DEF_IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d157 = DEF_m_ref_fifo_wires_0_whas____d138 ? DEF_x__h10803 : DEF_x__h10802;
  DEF_x__h16047 = DEF_IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d157;
  DEF_IF_m_ref_fifo_wires_0_1_whas__68_THEN_m_ref_fi_ETC___d187 = DEF_m_ref_fifo_wires_0_1_whas____d168 ? (tUInt8)((tUInt8)1u & DEF_m_ref_fifo_wires_0_1_wget____d169) : DEF_m_ref_fifo_ehrReg_1_71_BIT_0___d186;
  DEF_IF_m_ref_fifo_wires_0_1_whas__68_THEN_m_ref_fi_ETC___d173 = DEF_m_ref_fifo_wires_0_1_whas____d168 ? DEF_m_ref_fifo_wires_0_1_wget__69_BIT_1___d170 : DEF_m_ref_fifo_ehrReg_1_71_BIT_1___d172;
  DEF_IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d143 = DEF_m_ref_fifo_wires_0_whas____d138 ? DEF_m_ref_fifo_wires_0_wget__39_BIT_8___d140 : DEF_m_ref_fifo_ehrReg_41_BIT_8___d142;
  DEF__0_CONCAT_DONTCARE___d129 = 170u;
  DEF_IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d239 = 511u & ((((tUInt32)(DEF_IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d143)) << 8u) | (tUInt32)(DEF_IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d157));
  DEF__0_CONCAT_DONTCARE___d240 = (tUInt8)0u;
  DEF_IF_m_ref_fifo_wires_0_1_whas__68_THEN_m_ref_fi_ETC___d242 = (tUInt8)3u & ((DEF_IF_m_ref_fifo_wires_0_1_whas__68_THEN_m_ref_fi_ETC___d173 << 1u) | DEF_IF_m_ref_fifo_wires_0_1_whas__68_THEN_m_ref_fi_ETC___d187);
  DEF_NOT_m_ref_fifo_virtual_reg_2_1_read__23_34_AND_ETC___d237 = !DEF_m_ref_fifo_virtual_reg_2_1_read____d223 && (!DEF_m_ref_fifo_virtual_reg_1_1_read____d224 && DEF_IF_m_ref_fifo_wires_0_1_whas__68_THEN_m_ref_fi_ETC___d173);
  DEF_NOT_m_ref_fifo_virtual_reg_2_read__17_29_AND_N_ETC___d232 = !DEF_m_ref_fifo_virtual_reg_2_read____d217 && (!DEF_m_ref_fifo_virtual_reg_1_read____d218 && DEF_IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d143);
  if (DEF_NOT_m_ref_fifo_virtual_reg_2_read__17_29_AND_N_ETC___d232)
    INST_m_ref_fifo_ref_noncf_fifo.METH_enq(DEF_x__h16047);
  if (DEF_NOT_m_ref_fifo_virtual_reg_2_1_read__23_34_AND_ETC___d237)
    INST_m_ref_fifo_ref_noncf_fifo.METH_deq();
  INST_m_ref_fifo_wires_1.METH_wset(DEF__0_CONCAT_DONTCARE___d129);
  INST_m_ref_fifo_ignored_wires_1.METH_wset(DEF_IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d239);
  INST_m_ref_fifo_virtual_reg_1.METH_write((tUInt8)0u);
  INST_m_ref_fifo_wires_1_1.METH_wset(DEF__0_CONCAT_DONTCARE___d240);
  INST_m_ref_fifo_ignored_wires_1_1.METH_wset(DEF_IF_m_ref_fifo_wires_0_1_whas__68_THEN_m_ref_fi_ETC___d242);
  INST_m_ref_fifo_virtual_reg_1_1.METH_write((tUInt8)0u);
}

void MOD_mkTbCFFunctional::RL_m_randomA_every()
{
  tUInt8 DEF_new_value__h17527;
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h17485 = rand32();
  DEF_new_value__h17527 = (tUInt8)((tUInt8)3u & DEF_v__h17485);
  INST_m_randomA_zaz.METH_wset(DEF_new_value__h17527);
}

void MOD_mkTbCFFunctional::RL_m_randomA_every_1()
{
  DEF_x_wget__h17428 = INST_m_randomA_zaz.METH_wget();
  DEF_v__h17565 = INST_m_randomA_zaz.METH_whas() ? DEF_x_wget__h17428 : (tUInt8)0u;
  INST_m_randomA_ignore.METH_wset(DEF_v__h17565);
}

void MOD_mkTbCFFunctional::RL_m_randomB_every()
{
  tUInt8 DEF_new_value__h17916;
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h17874 = rand32();
  DEF_new_value__h17916 = (tUInt8)((tUInt8)3u & DEF_v__h17874);
  INST_m_randomB_zaz.METH_wset(DEF_new_value__h17916);
}

void MOD_mkTbCFFunctional::RL_m_randomB_every_1()
{
  DEF_x_wget__h17817 = INST_m_randomB_zaz.METH_wget();
  DEF_v__h17954 = INST_m_randomB_zaz.METH_whas() ? DEF_x_wget__h17817 : (tUInt8)0u;
  INST_m_randomB_ignore.METH_wset(DEF_v__h17954);
}

void MOD_mkTbCFFunctional::RL_m_randomC_every()
{
  tUInt8 DEF_new_value__h18303;
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h18261 = rand32();
  DEF_new_value__h18303 = (tUInt8)((tUInt8)15u & DEF_v__h18261);
  INST_m_randomC_zaz.METH_wset(DEF_new_value__h18303);
}

void MOD_mkTbCFFunctional::RL_m_randomC_every_1()
{
  DEF_x_wget__h18204 = INST_m_randomC_zaz.METH_wget();
  DEF_v__h18341 = INST_m_randomC_zaz.METH_whas() ? DEF_x_wget__h18204 : (tUInt8)0u;
  INST_m_randomC_ignore.METH_wset(DEF_v__h18341);
}

void MOD_mkTbCFFunctional::RL_m_randomData_every()
{
  tUInt8 DEF_new_value__h18693;
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h18651 = rand32();
  DEF_new_value__h18693 = (tUInt8)((tUInt8)255u & DEF_v__h18651);
  INST_m_randomData_zaz.METH_wset(DEF_new_value__h18693);
}

void MOD_mkTbCFFunctional::RL_m_randomData_every_1()
{
  DEF_x_wget__h18594 = INST_m_randomData_zaz.METH_wget();
  DEF_v__h18731 = INST_m_randomData_zaz.METH_whas() ? DEF_x_wget__h18594 : (tUInt8)0u;
  INST_m_randomData_ignore.METH_wset(DEF_v__h18731);
}

void MOD_mkTbCFFunctional::RL_m_cycle_print()
{
  DEF_x__h21277 = INST_m_cycle.METH_read();
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,32", &__str_literal_1, DEF_x__h21277);
}

void MOD_mkTbCFFunctional::RL_m_init()
{
  INST_m_randomA_initialized.METH_write((tUInt8)1u);
  INST_m_randomB_initialized.METH_write((tUInt8)1u);
  INST_m_randomC_initialized.METH_write((tUInt8)1u);
  INST_m_randomData_initialized.METH_write((tUInt8)1u);
}

void MOD_mkTbCFFunctional::RL_m_feed_inputs()
{
  tUInt32 DEF_x__h19439;
  tUInt8 DEF_NOT_IF_m_randomA_zaz_whas__47_THEN_m_randomA_z_ETC___d284;
  tUInt32 DEF_fifo_enqBuf_ehrReg_8_BIT_8_9_CONCAT_IF_fifo_en_ETC___d287;
  tUInt32 DEF_m_ref_fifo_ehrReg_41_BIT_8_42_CONCAT_IF_m_ref__ETC___d289;
  tUInt32 DEF__1_CONCAT_IF_m_randomData_zaz_whas__68_THEN_m_r_ETC___d285;
  DEF_x__h21129 = INST_m_input_count.METH_read();
  DEF_fifo_enqBuf_ehrReg___d28 = INST_fifo_enqBuf_ehrReg.METH_read();
  DEF_m_ref_fifo_ehrReg___d141 = INST_m_ref_fifo_ehrReg.METH_read();
  DEF_x_wget__h18594 = INST_m_randomData_zaz.METH_wget();
  DEF_x_wget__h17428 = INST_m_randomA_zaz.METH_wget();
  DEF_x__h10802 = (tUInt8)((tUInt8)255u & DEF_m_ref_fifo_ehrReg___d141);
  DEF_x__h3649 = (tUInt8)((tUInt8)255u & DEF_fifo_enqBuf_ehrReg___d28);
  DEF_m_ref_fifo_ehrReg_41_BIT_8___d142 = (tUInt8)(DEF_m_ref_fifo_ehrReg___d141 >> 8u);
  DEF_fifo_enqBuf_ehrReg_8_BIT_8___d29 = (tUInt8)(DEF_fifo_enqBuf_ehrReg___d28 >> 8u);
  DEF_v__h18731 = INST_m_randomData_zaz.METH_whas() ? DEF_x_wget__h18594 : (tUInt8)0u;
  DEF_v__h17565 = INST_m_randomA_zaz.METH_whas() ? DEF_x_wget__h17428 : (tUInt8)0u;
  DEF_IF_m_randomA_zaz_whas__47_THEN_m_randomA_zaz_w_ETC___d273 = DEF_v__h17565 == (tUInt8)0u;
  DEF__1_CONCAT_IF_m_randomData_zaz_whas__68_THEN_m_r_ETC___d285 = 511u & ((((tUInt32)((tUInt8)1u)) << 8u) | (tUInt32)(DEF_v__h18731));
  DEF_m_ref_fifo_ehrReg_41_BIT_8_42_CONCAT_IF_m_ref__ETC___d289 = 511u & ((((tUInt32)(DEF_m_ref_fifo_ehrReg_41_BIT_8___d142)) << 8u) | (tUInt32)(DEF_x__h10802));
  DEF_fifo_enqBuf_ehrReg_8_BIT_8_9_CONCAT_IF_fifo_en_ETC___d287 = 511u & ((((tUInt32)(DEF_fifo_enqBuf_ehrReg_8_BIT_8___d29)) << 8u) | (tUInt32)(DEF_x__h3649));
  DEF_NOT_IF_m_randomA_zaz_whas__47_THEN_m_randomA_z_ETC___d284 = !DEF_IF_m_randomA_zaz_whas__47_THEN_m_randomA_zaz_w_ETC___d273;
  DEF_x__h19439 = DEF_x__h21129 + 1u;
  if (DEF_NOT_IF_m_randomA_zaz_whas__47_THEN_m_randomA_z_ETC___d284)
    INST_fifo_enqBuf_wires_0.METH_wset(DEF__1_CONCAT_IF_m_randomData_zaz_whas__68_THEN_m_r_ETC___d285);
  if (DEF_NOT_IF_m_randomA_zaz_whas__47_THEN_m_randomA_z_ETC___d284)
    INST_fifo_enqBuf_ignored_wires_0.METH_wset(DEF_fifo_enqBuf_ehrReg_8_BIT_8_9_CONCAT_IF_fifo_en_ETC___d287);
  if (DEF_NOT_IF_m_randomA_zaz_whas__47_THEN_m_randomA_z_ETC___d284)
    INST_fifo_enqBuf_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_NOT_IF_m_randomA_zaz_whas__47_THEN_m_randomA_z_ETC___d284)
    INST_m_ref_fifo_wires_0.METH_wset(DEF__1_CONCAT_IF_m_randomData_zaz_whas__68_THEN_m_r_ETC___d285);
  if (DEF_NOT_IF_m_randomA_zaz_whas__47_THEN_m_randomA_z_ETC___d284)
    INST_m_ref_fifo_ignored_wires_0.METH_wset(DEF_m_ref_fifo_ehrReg_41_BIT_8_42_CONCAT_IF_m_ref__ETC___d289);
  if (DEF_NOT_IF_m_randomA_zaz_whas__47_THEN_m_randomA_z_ETC___d284)
    INST_m_ref_fifo_virtual_reg_0.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_IF_m_randomA_zaz_whas__47_THEN_m_randomA_z_ETC___d284)
      dollar_display(sim_hdl, this, "s,8", &__str_literal_2, DEF_v__h18731);
  if (DEF_NOT_IF_m_randomA_zaz_whas__47_THEN_m_randomA_z_ETC___d284)
    INST_m_input_count.METH_write(DEF_x__h19439);
}

void MOD_mkTbCFFunctional::RL_m_check_outputs()
{
  tUInt32 DEF_x__h20138;
  tUInt8 DEF_NOT_IF_m_randomB_zaz_whas__54_THEN_m_randomB_z_ETC___d298;
  tUInt8 DEF_NOT_IF_m_randomB_zaz_whas__54_THEN_m_randomB_z_ETC___d310;
  tUInt8 DEF_m_ref_fifo_ehrReg_1_71_BIT_1_72_CONCAT_IF_m_re_ETC___d305;
  DEF_x__h20142 = INST_m_output_count.METH_read();
  DEF_def__h20024 = INST_m_ref_fifo_ehrReg_2.METH_read();
  DEF__read__h256 = INST_fifo_regs_2.METH_read();
  DEF__read__h225 = INST_fifo_regs_1.METH_read();
  DEF__read__h194 = INST_fifo_regs_0.METH_read();
  DEF_def__h20472 = INST_fifo_deqPtr_ehrReg.METH_read();
  DEF_x_wget__h17817 = INST_m_randomB_zaz.METH_wget();
  DEF_m_ref_fifo_ehrReg_1___d171 = INST_m_ref_fifo_ehrReg_1.METH_read();
  DEF_fifo_deqBuf_ehrReg__h2697 = INST_fifo_deqBuf_ehrReg.METH_read();
  DEF_m_ref_fifo_ehrReg_1_71_BIT_1___d172 = (tUInt8)(DEF_m_ref_fifo_ehrReg_1___d171 >> 1u);
  DEF_m_ref_fifo_ehrReg_1_71_BIT_0___d186 = (tUInt8)((tUInt8)1u & DEF_m_ref_fifo_ehrReg_1___d171);
  DEF_y__h8386 = INST_fifo_deqPtr_virtual_reg_1.METH_read() || INST_fifo_deqPtr_virtual_reg_0.METH_read() ? (tUInt8)0u : DEF_def__h20472;
  switch (DEF_y__h8386) {
  case (tUInt8)0u:
    DEF_x_first__h9486 = DEF__read__h194;
    break;
  case (tUInt8)1u:
    DEF_x_first__h9486 = DEF__read__h225;
    break;
  case (tUInt8)2u:
    DEF_x_first__h9486 = DEF__read__h256;
    break;
  default:
    DEF_x_first__h9486 = (tUInt8)170u;
  }
  DEF_IF_m_ref_fifo_wires_0_2_whas__94_THEN_m_ref_fi_ETC___d197 = INST_m_ref_fifo_wires_0_2.METH_whas() ? INST_m_ref_fifo_wires_0_2.METH_wget() : DEF_def__h20024;
  DEF_x_first__h17127 = INST_m_ref_fifo_virtual_reg_1_2.METH_read() ? (tUInt8)0u : DEF_IF_m_ref_fifo_wires_0_2_whas__94_THEN_m_ref_fi_ETC___d197;
  DEF_v__h17954 = INST_m_randomB_zaz.METH_whas() ? DEF_x_wget__h17817 : (tUInt8)0u;
  DEF_IF_m_randomB_zaz_whas__54_THEN_m_randomB_zaz_w_ETC___d291 = DEF_v__h17954 == (tUInt8)0u;
  DEF_m_ref_fifo_ehrReg_1_71_BIT_1_72_CONCAT_IF_m_re_ETC___d305 = (tUInt8)3u & ((DEF_m_ref_fifo_ehrReg_1_71_BIT_1___d172 << 1u) | DEF_m_ref_fifo_ehrReg_1_71_BIT_0___d186);
  DEF_NOT_IF_m_randomB_zaz_whas__54_THEN_m_randomB_z_ETC___d298 = !DEF_IF_m_randomB_zaz_whas__54_THEN_m_randomB_zaz_w_ETC___d291;
  DEF_NOT_IF_m_randomB_zaz_whas__54_THEN_m_randomB_z_ETC___d310 = DEF_NOT_IF_m_randomB_zaz_whas__54_THEN_m_randomB_z_ETC___d298 && !(DEF_x_first__h9486 == DEF_x_first__h17127);
  DEF_x__h20138 = DEF_x__h20142 + 1u;
  if (DEF_NOT_IF_m_randomB_zaz_whas__54_THEN_m_randomB_z_ETC___d298)
    INST_fifo_deqBuf_wires_0.METH_wset((tUInt8)1u);
  if (DEF_NOT_IF_m_randomB_zaz_whas__54_THEN_m_randomB_z_ETC___d298)
    INST_fifo_deqBuf_ignored_wires_0.METH_wset(DEF_fifo_deqBuf_ehrReg__h2697);
  if (DEF_NOT_IF_m_randomB_zaz_whas__54_THEN_m_randomB_z_ETC___d298)
    INST_fifo_deqBuf_virtual_reg_0.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_IF_m_randomB_zaz_whas__54_THEN_m_randomB_z_ETC___d298)
      dollar_display(sim_hdl, this, "s,8", &__str_literal_3, DEF_x_first__h9486);
  if (DEF_NOT_IF_m_randomB_zaz_whas__54_THEN_m_randomB_z_ETC___d298)
    INST_m_ref_fifo_wires_0_1.METH_wset((tUInt8)2u);
  if (DEF_NOT_IF_m_randomB_zaz_whas__54_THEN_m_randomB_z_ETC___d298)
    INST_m_ref_fifo_ignored_wires_0_1.METH_wset(DEF_m_ref_fifo_ehrReg_1_71_BIT_1_72_CONCAT_IF_m_re_ETC___d305);
  if (DEF_NOT_IF_m_randomB_zaz_whas__54_THEN_m_randomB_z_ETC___d298)
    INST_m_ref_fifo_virtual_reg_0_1.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_IF_m_randomB_zaz_whas__54_THEN_m_randomB_z_ETC___d310)
      dollar_display(sim_hdl, this, "s,8", &__str_literal_4, DEF_x_first__h17127);
    if (DEF_NOT_IF_m_randomB_zaz_whas__54_THEN_m_randomB_z_ETC___d310)
      dollar_finish(sim_hdl, "32", 1u);
  }
  if (DEF_NOT_IF_m_randomB_zaz_whas__54_THEN_m_randomB_z_ETC___d298)
    INST_m_output_count.METH_write(DEF_x__h20138);
}

void MOD_mkTbCFFunctional::RL_m_maybe_clear()
{
  tUInt8 DEF_IF_m_randomC_zaz_whas__61_THEN_m_randomC_zaz_w_ETC___d313;
  DEF_fifo_nEmpty_ehrReg__h4469 = INST_fifo_nEmpty_ehrReg.METH_read();
  DEF_fifo_nFull_ehrReg__h5305 = INST_fifo_nFull_ehrReg.METH_read();
  DEF_x_wget__h18204 = INST_m_randomC_zaz.METH_wget();
  DEF_def__h20472 = INST_fifo_deqPtr_ehrReg.METH_read();
  DEF_def__h20322 = INST_fifo_enqPtr_ehrReg.METH_read();
  DEF_v__h18341 = INST_m_randomC_zaz.METH_whas() ? DEF_x_wget__h18204 : (tUInt8)0u;
  DEF_x__h20445 = INST_fifo_deqPtr_wires_0.METH_whas() ? INST_fifo_deqPtr_wires_0.METH_wget() : DEF_def__h20472;
  DEF_x__h20295 = INST_fifo_enqPtr_wires_0.METH_whas() ? INST_fifo_enqPtr_wires_0.METH_wget() : DEF_def__h20322;
  DEF_IF_fifo_nFull_wires_0_whas__3_THEN_fifo_nFull__ETC___d56 = INST_fifo_nFull_wires_0.METH_whas() ? INST_fifo_nFull_wires_0.METH_wget() : DEF_fifo_nFull_ehrReg__h5305;
  DEF_IF_fifo_nEmpty_wires_0_whas__6_THEN_fifo_nEmpt_ETC___d49 = INST_fifo_nEmpty_wires_0.METH_whas() ? INST_fifo_nEmpty_wires_0.METH_wget() : DEF_fifo_nEmpty_ehrReg__h4469;
  DEF_IF_m_randomC_zaz_whas__61_THEN_m_randomC_zaz_w_ETC___d313 = DEF_v__h18341 == (tUInt8)0u;
  if (DEF_IF_m_randomC_zaz_whas__61_THEN_m_randomC_zaz_w_ETC___d313)
    INST_fifo_enqPtr_wires_1.METH_wset((tUInt8)0u);
  if (DEF_IF_m_randomC_zaz_whas__61_THEN_m_randomC_zaz_w_ETC___d313)
    INST_fifo_enqPtr_ignored_wires_1.METH_wset(DEF_x__h20295);
  if (DEF_IF_m_randomC_zaz_whas__61_THEN_m_randomC_zaz_w_ETC___d313)
    INST_fifo_enqPtr_virtual_reg_1.METH_write((tUInt8)0u);
  if (DEF_IF_m_randomC_zaz_whas__61_THEN_m_randomC_zaz_w_ETC___d313)
    INST_fifo_deqPtr_ignored_wires_1.METH_wset(DEF_x__h20445);
  if (DEF_IF_m_randomC_zaz_whas__61_THEN_m_randomC_zaz_w_ETC___d313)
    INST_fifo_deqPtr_wires_1.METH_wset((tUInt8)0u);
  if (DEF_IF_m_randomC_zaz_whas__61_THEN_m_randomC_zaz_w_ETC___d313)
    INST_fifo_deqPtr_virtual_reg_1.METH_write((tUInt8)0u);
  if (DEF_IF_m_randomC_zaz_whas__61_THEN_m_randomC_zaz_w_ETC___d313)
    INST_fifo_nEmpty_ignored_wires_1.METH_wset(DEF_IF_fifo_nEmpty_wires_0_whas__6_THEN_fifo_nEmpt_ETC___d49);
  if (DEF_IF_m_randomC_zaz_whas__61_THEN_m_randomC_zaz_w_ETC___d313)
    INST_fifo_nEmpty_wires_1.METH_wset((tUInt8)0u);
  if (DEF_IF_m_randomC_zaz_whas__61_THEN_m_randomC_zaz_w_ETC___d313)
    INST_fifo_nEmpty_virtual_reg_1.METH_write((tUInt8)0u);
  if (DEF_IF_m_randomC_zaz_whas__61_THEN_m_randomC_zaz_w_ETC___d313)
    INST_fifo_nFull_wires_1.METH_wset((tUInt8)1u);
  if (DEF_IF_m_randomC_zaz_whas__61_THEN_m_randomC_zaz_w_ETC___d313)
    INST_fifo_nFull_ignored_wires_1.METH_wset(DEF_IF_fifo_nFull_wires_0_whas__3_THEN_fifo_nFull__ETC___d56);
  if (DEF_IF_m_randomC_zaz_whas__61_THEN_m_randomC_zaz_w_ETC___d313)
    INST_fifo_nFull_virtual_reg_1.METH_write((tUInt8)0u);
  if (DEF_IF_m_randomC_zaz_whas__61_THEN_m_randomC_zaz_w_ETC___d313)
    INST_m_ref_fifo_ref_noncf_fifo.METH_clear();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_IF_m_randomC_zaz_whas__61_THEN_m_randomC_zaz_w_ETC___d313)
      dollar_display(sim_hdl, this, "s", &__str_literal_5);
}

void MOD_mkTbCFFunctional::RL_m_check_fifos_not_full()
{
  tUInt8 DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__74_75_ETC___d316;
  tUInt8 DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__74_75_ETC___d315;
  tUInt8 DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__74_75_ETC___d320;
  DEF_fifo_nFull_ehrReg__h5305 = INST_fifo_nFull_ehrReg.METH_read();
  DEF_fifo_nFull_virtual_reg_1_read____d72 = INST_fifo_nFull_virtual_reg_1.METH_read();
  DEF_fifo_nFull_virtual_reg_0_read____d74 = INST_fifo_nFull_virtual_reg_0.METH_read();
  DEF_m_ref_fifo_ehrReg_3__h13720 = INST_m_ref_fifo_ehrReg_3.METH_read();
  DEF_IF_m_ref_fifo_wires_0_3_whas__01_THEN_m_ref_fi_ETC___d204 = INST_m_ref_fifo_wires_0_3.METH_whas() ? INST_m_ref_fifo_wires_0_3.METH_wget() : DEF_m_ref_fifo_ehrReg_3__h13720;
  DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__74_75_AND_ETC___d276 = !INST_m_ref_fifo_virtual_reg_1_3.METH_read() && DEF_IF_m_ref_fifo_wires_0_3_whas__01_THEN_m_ref_fi_ETC___d204;
  DEF_NOT_fifo_nFull_virtual_reg_1_read__2_3_AND_NOT_ETC___d77 = !DEF_fifo_nFull_virtual_reg_1_read____d72 && (!DEF_fifo_nFull_virtual_reg_0_read____d74 && DEF_fifo_nFull_ehrReg__h5305);
  DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__74_75_ETC___d315 = !(DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__74_75_AND_ETC___d276 == DEF_NOT_fifo_nFull_virtual_reg_1_read__2_3_AND_NOT_ETC___d77);
  DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__74_75_ETC___d320 = DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__74_75_ETC___d315 && (DEF_fifo_nFull_virtual_reg_1_read____d72 || (DEF_fifo_nFull_virtual_reg_0_read____d74 || !DEF_fifo_nFull_ehrReg__h5305));
  DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__74_75_ETC___d316 = DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__74_75_ETC___d315 && DEF_NOT_fifo_nFull_virtual_reg_1_read__2_3_AND_NOT_ETC___d77;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__74_75_ETC___d316)
      dollar_display(sim_hdl, this, "s", &__str_literal_6);
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__74_75_ETC___d316)
      dollar_finish(sim_hdl, "32", 1u);
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__74_75_ETC___d320)
      dollar_display(sim_hdl, this, "s", &__str_literal_7);
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__74_75_ETC___d320)
      dollar_finish(sim_hdl, "32", 1u);
  }
}

void MOD_mkTbCFFunctional::RL_m_check_fifos_not_empty()
{
  tUInt8 DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__92_93_ETC___d323;
  tUInt8 DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__92_93_ETC___d322;
  tUInt8 DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__92_93_ETC___d324;
  DEF_fifo_nEmpty_ehrReg__h4469 = INST_fifo_nEmpty_ehrReg.METH_read();
  DEF_fifo_nEmpty_virtual_reg_1_read____d65 = INST_fifo_nEmpty_virtual_reg_1.METH_read();
  DEF_fifo_nEmpty_virtual_reg_0_read____d67 = INST_fifo_nEmpty_virtual_reg_0.METH_read();
  DEF_fifo_nEmpty_virtual_reg_1_read__5_OR_fifo_nEmp_ETC___d103 = DEF_fifo_nEmpty_virtual_reg_1_read____d65 || (DEF_fifo_nEmpty_virtual_reg_0_read____d67 || !DEF_fifo_nEmpty_ehrReg__h4469);
  DEF_m_ref_fifo_ehrReg_4__h14556 = INST_m_ref_fifo_ehrReg_4.METH_read();
  DEF_IF_m_ref_fifo_wires_0_4_whas__08_THEN_m_ref_fi_ETC___d211 = INST_m_ref_fifo_wires_0_4.METH_whas() ? INST_m_ref_fifo_wires_0_4.METH_wget() : DEF_m_ref_fifo_ehrReg_4__h14556;
  DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__92_93_AND_ETC___d294 = !INST_m_ref_fifo_virtual_reg_1_4.METH_read() && DEF_IF_m_ref_fifo_wires_0_4_whas__08_THEN_m_ref_fi_ETC___d211;
  DEF_NOT_fifo_nEmpty_virtual_reg_1_read__5_6_AND_NO_ETC___d70 = !DEF_fifo_nEmpty_virtual_reg_1_read____d65 && (!DEF_fifo_nEmpty_virtual_reg_0_read____d67 && DEF_fifo_nEmpty_ehrReg__h4469);
  DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__92_93_ETC___d322 = !(DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__92_93_AND_ETC___d294 == DEF_NOT_fifo_nEmpty_virtual_reg_1_read__5_6_AND_NO_ETC___d70);
  DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__92_93_ETC___d324 = DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__92_93_ETC___d322 && DEF_fifo_nEmpty_virtual_reg_1_read__5_OR_fifo_nEmp_ETC___d103;
  DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__92_93_ETC___d323 = DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__92_93_ETC___d322 && DEF_NOT_fifo_nEmpty_virtual_reg_1_read__5_6_AND_NO_ETC___d70;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__92_93_ETC___d323)
      dollar_display(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__92_93_ETC___d323)
      dollar_finish(sim_hdl, "32", 1u);
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__92_93_ETC___d324)
      dollar_display(sim_hdl, this, "s", &__str_literal_9);
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__92_93_ETC___d324)
      dollar_finish(sim_hdl, "32", 1u);
  }
}

void MOD_mkTbCFFunctional::RL_m_check_fifos_first()
{
  tUInt8 DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__92_93_AND_ETC___d328;
  DEF_fifo_nEmpty_ehrReg__h4469 = INST_fifo_nEmpty_ehrReg.METH_read();
  DEF_fifo_nEmpty_virtual_reg_1_read____d65 = INST_fifo_nEmpty_virtual_reg_1.METH_read();
  DEF_fifo_nEmpty_virtual_reg_0_read____d67 = INST_fifo_nEmpty_virtual_reg_0.METH_read();
  DEF_def__h20024 = INST_m_ref_fifo_ehrReg_2.METH_read();
  DEF__read__h256 = INST_fifo_regs_2.METH_read();
  DEF__read__h225 = INST_fifo_regs_1.METH_read();
  DEF__read__h194 = INST_fifo_regs_0.METH_read();
  DEF_def__h20472 = INST_fifo_deqPtr_ehrReg.METH_read();
  DEF_m_ref_fifo_ehrReg_4__h14556 = INST_m_ref_fifo_ehrReg_4.METH_read();
  DEF_y__h8386 = INST_fifo_deqPtr_virtual_reg_1.METH_read() || INST_fifo_deqPtr_virtual_reg_0.METH_read() ? (tUInt8)0u : DEF_def__h20472;
  switch (DEF_y__h8386) {
  case (tUInt8)0u:
    DEF_x_first__h9486 = DEF__read__h194;
    break;
  case (tUInt8)1u:
    DEF_x_first__h9486 = DEF__read__h225;
    break;
  case (tUInt8)2u:
    DEF_x_first__h9486 = DEF__read__h256;
    break;
  default:
    DEF_x_first__h9486 = (tUInt8)170u;
  }
  DEF_IF_m_ref_fifo_wires_0_2_whas__94_THEN_m_ref_fi_ETC___d197 = INST_m_ref_fifo_wires_0_2.METH_whas() ? INST_m_ref_fifo_wires_0_2.METH_wget() : DEF_def__h20024;
  DEF_x_first__h17127 = INST_m_ref_fifo_virtual_reg_1_2.METH_read() ? (tUInt8)0u : DEF_IF_m_ref_fifo_wires_0_2_whas__94_THEN_m_ref_fi_ETC___d197;
  DEF_IF_m_ref_fifo_wires_0_4_whas__08_THEN_m_ref_fi_ETC___d211 = INST_m_ref_fifo_wires_0_4.METH_whas() ? INST_m_ref_fifo_wires_0_4.METH_wget() : DEF_m_ref_fifo_ehrReg_4__h14556;
  DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__92_93_AND_ETC___d294 = !INST_m_ref_fifo_virtual_reg_1_4.METH_read() && DEF_IF_m_ref_fifo_wires_0_4_whas__08_THEN_m_ref_fi_ETC___d211;
  DEF_NOT_fifo_nEmpty_virtual_reg_1_read__5_6_AND_NO_ETC___d70 = !DEF_fifo_nEmpty_virtual_reg_1_read____d65 && (!DEF_fifo_nEmpty_virtual_reg_0_read____d67 && DEF_fifo_nEmpty_ehrReg__h4469);
  DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__92_93_AND_ETC___d328 = (DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__92_93_AND_ETC___d294 && DEF_NOT_fifo_nEmpty_virtual_reg_1_read__5_6_AND_NO_ETC___d70) && !(DEF_x_first__h17127 == DEF_x_first__h9486);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__92_93_AND_ETC___d328)
      dollar_display(sim_hdl, this, "s,8,8", &__str_literal_10, DEF_x_first__h9486, DEF_x_first__h17127);
    if (DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__92_93_AND_ETC___d328)
      dollar_finish(sim_hdl, "32", 1u);
  }
}

void MOD_mkTbCFFunctional::RL_m_stop_tb()
{
  tUInt8 DEF_NOT_m_input_count_81_EQ_1024_29___d332;
  DEF_x__h20142 = INST_m_output_count.METH_read();
  DEF_x__h21129 = INST_m_input_count.METH_read();
  DEF_m_input_count_81_EQ_1024___d329 = DEF_x__h21129 == 1024u;
  DEF_NOT_m_input_count_81_EQ_1024_29___d332 = !DEF_m_input_count_81_EQ_1024___d329;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_m_input_count_81_EQ_1024___d329)
      dollar_display(sim_hdl, this, "s", &__str_literal_11);
    if (DEF_m_input_count_81_EQ_1024___d329)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_12, DEF_x__h20142);
    if (DEF_NOT_m_input_count_81_EQ_1024_29___d332)
      dollar_display(sim_hdl, this, "s", &__str_literal_13);
    dollar_finish(sim_hdl, "32", 1u);
  }
}

void MOD_mkTbCFFunctional::RL_m_cycle_inc()
{
  tUInt32 DEF_x__h21272;
  DEF_x__h21277 = INST_m_cycle.METH_read();
  DEF_x__h21272 = DEF_x__h21277 + 1u;
  INST_m_cycle.METH_write(DEF_x__h21272);
}


/* Methods */


/* Reset routines */

void MOD_mkTbCFFunctional::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_m_ref_fifo_ref_noncf_fifo.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_ehrReg_4.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_ehrReg_3.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_ehrReg_2.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_ehrReg_1.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_ehrReg.reset_RST(ARG_rst_in);
  INST_m_randomData_initialized.reset_RST(ARG_rst_in);
  INST_m_randomC_initialized.reset_RST(ARG_rst_in);
  INST_m_randomB_initialized.reset_RST(ARG_rst_in);
  INST_m_randomA_initialized.reset_RST(ARG_rst_in);
  INST_m_output_count.reset_RST(ARG_rst_in);
  INST_m_input_count.reset_RST(ARG_rst_in);
  INST_m_cycle.reset_RST(ARG_rst_in);
  INST_fifo_regs_2.reset_RST(ARG_rst_in);
  INST_fifo_regs_1.reset_RST(ARG_rst_in);
  INST_fifo_regs_0.reset_RST(ARG_rst_in);
  INST_fifo_nFull_ehrReg.reset_RST(ARG_rst_in);
  INST_fifo_nEmpty_ehrReg.reset_RST(ARG_rst_in);
  INST_fifo_enqPtr_ehrReg.reset_RST(ARG_rst_in);
  INST_fifo_enqBuf_ehrReg.reset_RST(ARG_rst_in);
  INST_fifo_deqPtr_ehrReg.reset_RST(ARG_rst_in);
  INST_fifo_deqBuf_ehrReg.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkTbCFFunctional::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkTbCFFunctional::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_fifo_deqBuf_ehrReg.dump_state(indent + 2u);
  INST_fifo_deqBuf_ignored_wires_0.dump_state(indent + 2u);
  INST_fifo_deqBuf_ignored_wires_1.dump_state(indent + 2u);
  INST_fifo_deqBuf_virtual_reg_0.dump_state(indent + 2u);
  INST_fifo_deqBuf_virtual_reg_1.dump_state(indent + 2u);
  INST_fifo_deqBuf_wires_0.dump_state(indent + 2u);
  INST_fifo_deqBuf_wires_1.dump_state(indent + 2u);
  INST_fifo_deqPtr_ehrReg.dump_state(indent + 2u);
  INST_fifo_deqPtr_ignored_wires_0.dump_state(indent + 2u);
  INST_fifo_deqPtr_ignored_wires_1.dump_state(indent + 2u);
  INST_fifo_deqPtr_virtual_reg_0.dump_state(indent + 2u);
  INST_fifo_deqPtr_virtual_reg_1.dump_state(indent + 2u);
  INST_fifo_deqPtr_wires_0.dump_state(indent + 2u);
  INST_fifo_deqPtr_wires_1.dump_state(indent + 2u);
  INST_fifo_enqBuf_ehrReg.dump_state(indent + 2u);
  INST_fifo_enqBuf_ignored_wires_0.dump_state(indent + 2u);
  INST_fifo_enqBuf_ignored_wires_1.dump_state(indent + 2u);
  INST_fifo_enqBuf_virtual_reg_0.dump_state(indent + 2u);
  INST_fifo_enqBuf_virtual_reg_1.dump_state(indent + 2u);
  INST_fifo_enqBuf_wires_0.dump_state(indent + 2u);
  INST_fifo_enqBuf_wires_1.dump_state(indent + 2u);
  INST_fifo_enqPtr_ehrReg.dump_state(indent + 2u);
  INST_fifo_enqPtr_ignored_wires_0.dump_state(indent + 2u);
  INST_fifo_enqPtr_ignored_wires_1.dump_state(indent + 2u);
  INST_fifo_enqPtr_virtual_reg_0.dump_state(indent + 2u);
  INST_fifo_enqPtr_virtual_reg_1.dump_state(indent + 2u);
  INST_fifo_enqPtr_wires_0.dump_state(indent + 2u);
  INST_fifo_enqPtr_wires_1.dump_state(indent + 2u);
  INST_fifo_nEmpty_ehrReg.dump_state(indent + 2u);
  INST_fifo_nEmpty_ignored_wires_0.dump_state(indent + 2u);
  INST_fifo_nEmpty_ignored_wires_1.dump_state(indent + 2u);
  INST_fifo_nEmpty_virtual_reg_0.dump_state(indent + 2u);
  INST_fifo_nEmpty_virtual_reg_1.dump_state(indent + 2u);
  INST_fifo_nEmpty_wires_0.dump_state(indent + 2u);
  INST_fifo_nEmpty_wires_1.dump_state(indent + 2u);
  INST_fifo_nFull_ehrReg.dump_state(indent + 2u);
  INST_fifo_nFull_ignored_wires_0.dump_state(indent + 2u);
  INST_fifo_nFull_ignored_wires_1.dump_state(indent + 2u);
  INST_fifo_nFull_virtual_reg_0.dump_state(indent + 2u);
  INST_fifo_nFull_virtual_reg_1.dump_state(indent + 2u);
  INST_fifo_nFull_wires_0.dump_state(indent + 2u);
  INST_fifo_nFull_wires_1.dump_state(indent + 2u);
  INST_fifo_regs_0.dump_state(indent + 2u);
  INST_fifo_regs_1.dump_state(indent + 2u);
  INST_fifo_regs_2.dump_state(indent + 2u);
  INST_m_cycle.dump_state(indent + 2u);
  INST_m_input_count.dump_state(indent + 2u);
  INST_m_output_count.dump_state(indent + 2u);
  INST_m_randomA_ignore.dump_state(indent + 2u);
  INST_m_randomA_initialized.dump_state(indent + 2u);
  INST_m_randomA_zaz.dump_state(indent + 2u);
  INST_m_randomB_ignore.dump_state(indent + 2u);
  INST_m_randomB_initialized.dump_state(indent + 2u);
  INST_m_randomB_zaz.dump_state(indent + 2u);
  INST_m_randomC_ignore.dump_state(indent + 2u);
  INST_m_randomC_initialized.dump_state(indent + 2u);
  INST_m_randomC_zaz.dump_state(indent + 2u);
  INST_m_randomData_ignore.dump_state(indent + 2u);
  INST_m_randomData_initialized.dump_state(indent + 2u);
  INST_m_randomData_zaz.dump_state(indent + 2u);
  INST_m_ref_fifo_ehrReg.dump_state(indent + 2u);
  INST_m_ref_fifo_ehrReg_1.dump_state(indent + 2u);
  INST_m_ref_fifo_ehrReg_2.dump_state(indent + 2u);
  INST_m_ref_fifo_ehrReg_3.dump_state(indent + 2u);
  INST_m_ref_fifo_ehrReg_4.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_0.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_0_1.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_0_2.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_0_3.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_0_4.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_1.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_1_1.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_1_2.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_1_3.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_1_4.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_2.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_2_1.dump_state(indent + 2u);
  INST_m_ref_fifo_ref_noncf_fifo.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_0.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_0_1.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_0_2.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_0_3.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_0_4.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_1.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_1_1.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_1_2.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_1_3.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_1_4.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_2.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_2_1.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_0.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_0_1.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_0_2.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_0_3.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_0_4.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_1.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_1_1.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_1_2.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_1_3.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_1_4.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_2.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_2_1.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkTbCFFunctional::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 251u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_fifo_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_fifo_deqBuf_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_fifo_deqPtr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_fifo_enqBuf_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_fifo_enqPtr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_fifo_nEmpty_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_fifo_nFull_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_check_fifos_first", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_check_fifos_not_empty", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_check_fifos_not_full", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_check_outputs", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_cycle_inc", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_cycle_print", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_feed_inputs", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_init", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_maybe_clear", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomA_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomA_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomB_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomB_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomC_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomC_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomData_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomData_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_canonicalize_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_canonicalize_2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_canonicalize_3", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_canonicalize_4", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_post_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_stop_tb", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fifo_deqBuf_wires_0_whas__7_THEN_fifo_deqBu_ETC___d20", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d30", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d40", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fifo_nEmpty_wires_0_whas__6_THEN_fifo_nEmpt_ETC___d49", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fifo_nFull_wires_0_whas__3_THEN_fifo_nFull__ETC___d56", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_randomA_zaz_whas__47_THEN_m_randomA_zaz_w_ETC___d273", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_randomB_zaz_whas__54_THEN_m_randomB_zaz_w_ETC___d291", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_wires_0_1_whas__68_THEN_m_ref_fi_ETC___d173", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_wires_0_1_whas__68_THEN_m_ref_fi_ETC___d187", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_wires_0_2_whas__94_THEN_m_ref_fi_ETC___d197", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_wires_0_3_whas__01_THEN_m_ref_fi_ETC___d204", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_wires_0_4_whas__08_THEN_m_ref_fi_ETC___d211", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d143", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d157", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_fifo_nEmpty_virtual_reg_1_read__5_6_AND_NO_ETC___d70", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_fifo_nFull_virtual_reg_1_read__2_3_AND_NOT_ETC___d77", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_m_ref_fifo_virtual_reg_1_3_read__74_75_AND_ETC___d276", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_m_ref_fifo_virtual_reg_1_4_read__92_93_AND_ETC___d294", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_fifo_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_fifo_deqBuf_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_fifo_deqPtr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_fifo_enqBuf_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_fifo_enqPtr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_fifo_nEmpty_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_fifo_nFull_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_check_fifos_first", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_check_fifos_not_empty", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_check_fifos_not_full", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_check_outputs", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_cycle_inc", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_cycle_print", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_feed_inputs", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_init", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_maybe_clear", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomA_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomA_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomB_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomB_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomC_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomC_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomData_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomData_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_canonicalize_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_canonicalize_2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_canonicalize_3", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_canonicalize_4", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_post_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_stop_tb", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d129", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h194", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h225", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h256", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h20024", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h20322", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h20472", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_deqBuf_ehrReg__h2697", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_deqBuf_wires_0_wget____d18", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_deqBuf_wires_0_whas____d17", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_enqBuf_ehrReg_8_BIT_8___d29", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_enqBuf_ehrReg___d28", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_enqBuf_wires_0_wget__6_BIT_8___d27", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_enqBuf_wires_0_wget____d26", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_enqBuf_wires_0_whas____d25", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_nEmpty_ehrReg__h4469", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_nEmpty_virtual_reg_0_read____d67", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_nEmpty_virtual_reg_1_read__5_OR_fifo_nEmp_ETC___d103", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_nEmpty_virtual_reg_1_read____d65", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_nFull_ehrReg__h5305", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_nFull_virtual_reg_0_read____d74", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_nFull_virtual_reg_1_read____d72", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_input_count_81_EQ_1024___d329", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_ehrReg_1_71_BIT_0___d186", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_ehrReg_1_71_BIT_1___d172", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_ehrReg_1___d171", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_ehrReg_3__h13720", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_ehrReg_41_BIT_8___d142", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_ehrReg_4__h14556", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_ehrReg___d141", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_virtual_reg_1_1_read____d224", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_virtual_reg_1_read____d218", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_virtual_reg_2_1_read____d223", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_virtual_reg_2_read____d217", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_wires_0_1_wget__69_BIT_1___d170", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_wires_0_1_wget____d169", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_wires_0_1_whas____d168", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_wires_0_wget__39_BIT_8___d140", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_wires_0_wget____d139", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_wires_0_whas____d138", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h17485", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h17565", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h17874", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h17954", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h18261", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h18341", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h18651", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h18731", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10802", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10803", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h20142", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h20295", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h20445", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h21129", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h21277", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h3649", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h3650", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_first__h17127", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_first__h9486", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h17428", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h17817", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h18204", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h18594", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h8386", 2u);
  num = INST_fifo_deqBuf_ehrReg.dump_VCD_defs(num);
  num = INST_fifo_deqBuf_ignored_wires_0.dump_VCD_defs(num);
  num = INST_fifo_deqBuf_ignored_wires_1.dump_VCD_defs(num);
  num = INST_fifo_deqBuf_virtual_reg_0.dump_VCD_defs(num);
  num = INST_fifo_deqBuf_virtual_reg_1.dump_VCD_defs(num);
  num = INST_fifo_deqBuf_wires_0.dump_VCD_defs(num);
  num = INST_fifo_deqBuf_wires_1.dump_VCD_defs(num);
  num = INST_fifo_deqPtr_ehrReg.dump_VCD_defs(num);
  num = INST_fifo_deqPtr_ignored_wires_0.dump_VCD_defs(num);
  num = INST_fifo_deqPtr_ignored_wires_1.dump_VCD_defs(num);
  num = INST_fifo_deqPtr_virtual_reg_0.dump_VCD_defs(num);
  num = INST_fifo_deqPtr_virtual_reg_1.dump_VCD_defs(num);
  num = INST_fifo_deqPtr_wires_0.dump_VCD_defs(num);
  num = INST_fifo_deqPtr_wires_1.dump_VCD_defs(num);
  num = INST_fifo_enqBuf_ehrReg.dump_VCD_defs(num);
  num = INST_fifo_enqBuf_ignored_wires_0.dump_VCD_defs(num);
  num = INST_fifo_enqBuf_ignored_wires_1.dump_VCD_defs(num);
  num = INST_fifo_enqBuf_virtual_reg_0.dump_VCD_defs(num);
  num = INST_fifo_enqBuf_virtual_reg_1.dump_VCD_defs(num);
  num = INST_fifo_enqBuf_wires_0.dump_VCD_defs(num);
  num = INST_fifo_enqBuf_wires_1.dump_VCD_defs(num);
  num = INST_fifo_enqPtr_ehrReg.dump_VCD_defs(num);
  num = INST_fifo_enqPtr_ignored_wires_0.dump_VCD_defs(num);
  num = INST_fifo_enqPtr_ignored_wires_1.dump_VCD_defs(num);
  num = INST_fifo_enqPtr_virtual_reg_0.dump_VCD_defs(num);
  num = INST_fifo_enqPtr_virtual_reg_1.dump_VCD_defs(num);
  num = INST_fifo_enqPtr_wires_0.dump_VCD_defs(num);
  num = INST_fifo_enqPtr_wires_1.dump_VCD_defs(num);
  num = INST_fifo_nEmpty_ehrReg.dump_VCD_defs(num);
  num = INST_fifo_nEmpty_ignored_wires_0.dump_VCD_defs(num);
  num = INST_fifo_nEmpty_ignored_wires_1.dump_VCD_defs(num);
  num = INST_fifo_nEmpty_virtual_reg_0.dump_VCD_defs(num);
  num = INST_fifo_nEmpty_virtual_reg_1.dump_VCD_defs(num);
  num = INST_fifo_nEmpty_wires_0.dump_VCD_defs(num);
  num = INST_fifo_nEmpty_wires_1.dump_VCD_defs(num);
  num = INST_fifo_nFull_ehrReg.dump_VCD_defs(num);
  num = INST_fifo_nFull_ignored_wires_0.dump_VCD_defs(num);
  num = INST_fifo_nFull_ignored_wires_1.dump_VCD_defs(num);
  num = INST_fifo_nFull_virtual_reg_0.dump_VCD_defs(num);
  num = INST_fifo_nFull_virtual_reg_1.dump_VCD_defs(num);
  num = INST_fifo_nFull_wires_0.dump_VCD_defs(num);
  num = INST_fifo_nFull_wires_1.dump_VCD_defs(num);
  num = INST_fifo_regs_0.dump_VCD_defs(num);
  num = INST_fifo_regs_1.dump_VCD_defs(num);
  num = INST_fifo_regs_2.dump_VCD_defs(num);
  num = INST_m_cycle.dump_VCD_defs(num);
  num = INST_m_input_count.dump_VCD_defs(num);
  num = INST_m_output_count.dump_VCD_defs(num);
  num = INST_m_randomA_ignore.dump_VCD_defs(num);
  num = INST_m_randomA_initialized.dump_VCD_defs(num);
  num = INST_m_randomA_zaz.dump_VCD_defs(num);
  num = INST_m_randomB_ignore.dump_VCD_defs(num);
  num = INST_m_randomB_initialized.dump_VCD_defs(num);
  num = INST_m_randomB_zaz.dump_VCD_defs(num);
  num = INST_m_randomC_ignore.dump_VCD_defs(num);
  num = INST_m_randomC_initialized.dump_VCD_defs(num);
  num = INST_m_randomC_zaz.dump_VCD_defs(num);
  num = INST_m_randomData_ignore.dump_VCD_defs(num);
  num = INST_m_randomData_initialized.dump_VCD_defs(num);
  num = INST_m_randomData_zaz.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ehrReg.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ehrReg_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ehrReg_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ehrReg_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ehrReg_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_0.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_0_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_0_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_0_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_0_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_1_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_1_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_1_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_1_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_2_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ref_noncf_fifo.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_0.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_0_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_0_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_0_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_0_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_1_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_1_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_1_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_1_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_2_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_0.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_0_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_0_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_0_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_0_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_1_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_1_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_1_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_1_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_2_1.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkTbCFFunctional::dump_VCD(tVCDDumpType dt,
				    unsigned int levels,
				    MOD_mkTbCFFunctional &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkTbCFFunctional::vcd_defs(tVCDDumpType dt, MOD_mkTbCFFunctional &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 2u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_CAN_FIRE_RL_fifo_canonicalize) != DEF_CAN_FIRE_RL_fifo_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_fifo_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_fifo_canonicalize = DEF_CAN_FIRE_RL_fifo_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_fifo_deqBuf_canonicalize) != DEF_CAN_FIRE_RL_fifo_deqBuf_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_fifo_deqBuf_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_fifo_deqBuf_canonicalize = DEF_CAN_FIRE_RL_fifo_deqBuf_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_fifo_deqPtr_canonicalize) != DEF_CAN_FIRE_RL_fifo_deqPtr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_fifo_deqPtr_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_fifo_deqPtr_canonicalize = DEF_CAN_FIRE_RL_fifo_deqPtr_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_fifo_enqBuf_canonicalize) != DEF_CAN_FIRE_RL_fifo_enqBuf_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_fifo_enqBuf_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_fifo_enqBuf_canonicalize = DEF_CAN_FIRE_RL_fifo_enqBuf_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_fifo_enqPtr_canonicalize) != DEF_CAN_FIRE_RL_fifo_enqPtr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_fifo_enqPtr_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_fifo_enqPtr_canonicalize = DEF_CAN_FIRE_RL_fifo_enqPtr_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_fifo_nEmpty_canonicalize) != DEF_CAN_FIRE_RL_fifo_nEmpty_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_fifo_nEmpty_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_fifo_nEmpty_canonicalize = DEF_CAN_FIRE_RL_fifo_nEmpty_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_fifo_nFull_canonicalize) != DEF_CAN_FIRE_RL_fifo_nFull_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_fifo_nFull_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_fifo_nFull_canonicalize = DEF_CAN_FIRE_RL_fifo_nFull_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_check_fifos_first) != DEF_CAN_FIRE_RL_m_check_fifos_first)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_check_fifos_first, 1u);
	backing.DEF_CAN_FIRE_RL_m_check_fifos_first = DEF_CAN_FIRE_RL_m_check_fifos_first;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_check_fifos_not_empty) != DEF_CAN_FIRE_RL_m_check_fifos_not_empty)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_check_fifos_not_empty, 1u);
	backing.DEF_CAN_FIRE_RL_m_check_fifos_not_empty = DEF_CAN_FIRE_RL_m_check_fifos_not_empty;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_check_fifos_not_full) != DEF_CAN_FIRE_RL_m_check_fifos_not_full)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_check_fifos_not_full, 1u);
	backing.DEF_CAN_FIRE_RL_m_check_fifos_not_full = DEF_CAN_FIRE_RL_m_check_fifos_not_full;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_check_outputs) != DEF_CAN_FIRE_RL_m_check_outputs)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_check_outputs, 1u);
	backing.DEF_CAN_FIRE_RL_m_check_outputs = DEF_CAN_FIRE_RL_m_check_outputs;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_cycle_inc) != DEF_CAN_FIRE_RL_m_cycle_inc)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_cycle_inc, 1u);
	backing.DEF_CAN_FIRE_RL_m_cycle_inc = DEF_CAN_FIRE_RL_m_cycle_inc;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_cycle_print) != DEF_CAN_FIRE_RL_m_cycle_print)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_cycle_print, 1u);
	backing.DEF_CAN_FIRE_RL_m_cycle_print = DEF_CAN_FIRE_RL_m_cycle_print;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_feed_inputs) != DEF_CAN_FIRE_RL_m_feed_inputs)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_feed_inputs, 1u);
	backing.DEF_CAN_FIRE_RL_m_feed_inputs = DEF_CAN_FIRE_RL_m_feed_inputs;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_init) != DEF_CAN_FIRE_RL_m_init)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_init, 1u);
	backing.DEF_CAN_FIRE_RL_m_init = DEF_CAN_FIRE_RL_m_init;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_maybe_clear) != DEF_CAN_FIRE_RL_m_maybe_clear)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_maybe_clear, 1u);
	backing.DEF_CAN_FIRE_RL_m_maybe_clear = DEF_CAN_FIRE_RL_m_maybe_clear;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomA_every) != DEF_CAN_FIRE_RL_m_randomA_every)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomA_every, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomA_every = DEF_CAN_FIRE_RL_m_randomA_every;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomA_every_1) != DEF_CAN_FIRE_RL_m_randomA_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomA_every_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomA_every_1 = DEF_CAN_FIRE_RL_m_randomA_every_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomB_every) != DEF_CAN_FIRE_RL_m_randomB_every)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomB_every, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomB_every = DEF_CAN_FIRE_RL_m_randomB_every;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomB_every_1) != DEF_CAN_FIRE_RL_m_randomB_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomB_every_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomB_every_1 = DEF_CAN_FIRE_RL_m_randomB_every_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomC_every) != DEF_CAN_FIRE_RL_m_randomC_every)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomC_every, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomC_every = DEF_CAN_FIRE_RL_m_randomC_every;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomC_every_1) != DEF_CAN_FIRE_RL_m_randomC_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomC_every_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomC_every_1 = DEF_CAN_FIRE_RL_m_randomC_every_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomData_every) != DEF_CAN_FIRE_RL_m_randomData_every)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomData_every, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomData_every = DEF_CAN_FIRE_RL_m_randomData_every;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomData_every_1) != DEF_CAN_FIRE_RL_m_randomData_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomData_every_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomData_every_1 = DEF_CAN_FIRE_RL_m_randomData_every_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize) != DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1) != DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2) != DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3) != DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4) != DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize) != DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize = DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one) != DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one = DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two) != DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two = DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_stop_tb) != DEF_CAN_FIRE_RL_m_stop_tb)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_stop_tb, 1u);
	backing.DEF_CAN_FIRE_RL_m_stop_tb = DEF_CAN_FIRE_RL_m_stop_tb;
      }
      ++num;
      if ((backing.DEF_IF_fifo_deqBuf_wires_0_whas__7_THEN_fifo_deqBu_ETC___d20) != DEF_IF_fifo_deqBuf_wires_0_whas__7_THEN_fifo_deqBu_ETC___d20)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fifo_deqBuf_wires_0_whas__7_THEN_fifo_deqBu_ETC___d20, 1u);
	backing.DEF_IF_fifo_deqBuf_wires_0_whas__7_THEN_fifo_deqBu_ETC___d20 = DEF_IF_fifo_deqBuf_wires_0_whas__7_THEN_fifo_deqBu_ETC___d20;
      }
      ++num;
      if ((backing.DEF_IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d30) != DEF_IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d30)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d30, 1u);
	backing.DEF_IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d30 = DEF_IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d30;
      }
      ++num;
      if ((backing.DEF_IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d40) != DEF_IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d40)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d40, 8u);
	backing.DEF_IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d40 = DEF_IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d40;
      }
      ++num;
      if ((backing.DEF_IF_fifo_nEmpty_wires_0_whas__6_THEN_fifo_nEmpt_ETC___d49) != DEF_IF_fifo_nEmpty_wires_0_whas__6_THEN_fifo_nEmpt_ETC___d49)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fifo_nEmpty_wires_0_whas__6_THEN_fifo_nEmpt_ETC___d49, 1u);
	backing.DEF_IF_fifo_nEmpty_wires_0_whas__6_THEN_fifo_nEmpt_ETC___d49 = DEF_IF_fifo_nEmpty_wires_0_whas__6_THEN_fifo_nEmpt_ETC___d49;
      }
      ++num;
      if ((backing.DEF_IF_fifo_nFull_wires_0_whas__3_THEN_fifo_nFull__ETC___d56) != DEF_IF_fifo_nFull_wires_0_whas__3_THEN_fifo_nFull__ETC___d56)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fifo_nFull_wires_0_whas__3_THEN_fifo_nFull__ETC___d56, 1u);
	backing.DEF_IF_fifo_nFull_wires_0_whas__3_THEN_fifo_nFull__ETC___d56 = DEF_IF_fifo_nFull_wires_0_whas__3_THEN_fifo_nFull__ETC___d56;
      }
      ++num;
      if ((backing.DEF_IF_m_randomA_zaz_whas__47_THEN_m_randomA_zaz_w_ETC___d273) != DEF_IF_m_randomA_zaz_whas__47_THEN_m_randomA_zaz_w_ETC___d273)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_randomA_zaz_whas__47_THEN_m_randomA_zaz_w_ETC___d273, 1u);
	backing.DEF_IF_m_randomA_zaz_whas__47_THEN_m_randomA_zaz_w_ETC___d273 = DEF_IF_m_randomA_zaz_whas__47_THEN_m_randomA_zaz_w_ETC___d273;
      }
      ++num;
      if ((backing.DEF_IF_m_randomB_zaz_whas__54_THEN_m_randomB_zaz_w_ETC___d291) != DEF_IF_m_randomB_zaz_whas__54_THEN_m_randomB_zaz_w_ETC___d291)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_randomB_zaz_whas__54_THEN_m_randomB_zaz_w_ETC___d291, 1u);
	backing.DEF_IF_m_randomB_zaz_whas__54_THEN_m_randomB_zaz_w_ETC___d291 = DEF_IF_m_randomB_zaz_whas__54_THEN_m_randomB_zaz_w_ETC___d291;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_wires_0_1_whas__68_THEN_m_ref_fi_ETC___d173) != DEF_IF_m_ref_fifo_wires_0_1_whas__68_THEN_m_ref_fi_ETC___d173)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_wires_0_1_whas__68_THEN_m_ref_fi_ETC___d173, 1u);
	backing.DEF_IF_m_ref_fifo_wires_0_1_whas__68_THEN_m_ref_fi_ETC___d173 = DEF_IF_m_ref_fifo_wires_0_1_whas__68_THEN_m_ref_fi_ETC___d173;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_wires_0_1_whas__68_THEN_m_ref_fi_ETC___d187) != DEF_IF_m_ref_fifo_wires_0_1_whas__68_THEN_m_ref_fi_ETC___d187)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_wires_0_1_whas__68_THEN_m_ref_fi_ETC___d187, 1u);
	backing.DEF_IF_m_ref_fifo_wires_0_1_whas__68_THEN_m_ref_fi_ETC___d187 = DEF_IF_m_ref_fifo_wires_0_1_whas__68_THEN_m_ref_fi_ETC___d187;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_wires_0_2_whas__94_THEN_m_ref_fi_ETC___d197) != DEF_IF_m_ref_fifo_wires_0_2_whas__94_THEN_m_ref_fi_ETC___d197)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_wires_0_2_whas__94_THEN_m_ref_fi_ETC___d197, 8u);
	backing.DEF_IF_m_ref_fifo_wires_0_2_whas__94_THEN_m_ref_fi_ETC___d197 = DEF_IF_m_ref_fifo_wires_0_2_whas__94_THEN_m_ref_fi_ETC___d197;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_wires_0_3_whas__01_THEN_m_ref_fi_ETC___d204) != DEF_IF_m_ref_fifo_wires_0_3_whas__01_THEN_m_ref_fi_ETC___d204)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_wires_0_3_whas__01_THEN_m_ref_fi_ETC___d204, 1u);
	backing.DEF_IF_m_ref_fifo_wires_0_3_whas__01_THEN_m_ref_fi_ETC___d204 = DEF_IF_m_ref_fifo_wires_0_3_whas__01_THEN_m_ref_fi_ETC___d204;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_wires_0_4_whas__08_THEN_m_ref_fi_ETC___d211) != DEF_IF_m_ref_fifo_wires_0_4_whas__08_THEN_m_ref_fi_ETC___d211)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_wires_0_4_whas__08_THEN_m_ref_fi_ETC___d211, 1u);
	backing.DEF_IF_m_ref_fifo_wires_0_4_whas__08_THEN_m_ref_fi_ETC___d211 = DEF_IF_m_ref_fifo_wires_0_4_whas__08_THEN_m_ref_fi_ETC___d211;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d143) != DEF_IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d143)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d143, 1u);
	backing.DEF_IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d143 = DEF_IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d143;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d157) != DEF_IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d157)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d157, 8u);
	backing.DEF_IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d157 = DEF_IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d157;
      }
      ++num;
      if ((backing.DEF_NOT_fifo_nEmpty_virtual_reg_1_read__5_6_AND_NO_ETC___d70) != DEF_NOT_fifo_nEmpty_virtual_reg_1_read__5_6_AND_NO_ETC___d70)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_fifo_nEmpty_virtual_reg_1_read__5_6_AND_NO_ETC___d70, 1u);
	backing.DEF_NOT_fifo_nEmpty_virtual_reg_1_read__5_6_AND_NO_ETC___d70 = DEF_NOT_fifo_nEmpty_virtual_reg_1_read__5_6_AND_NO_ETC___d70;
      }
      ++num;
      if ((backing.DEF_NOT_fifo_nFull_virtual_reg_1_read__2_3_AND_NOT_ETC___d77) != DEF_NOT_fifo_nFull_virtual_reg_1_read__2_3_AND_NOT_ETC___d77)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_fifo_nFull_virtual_reg_1_read__2_3_AND_NOT_ETC___d77, 1u);
	backing.DEF_NOT_fifo_nFull_virtual_reg_1_read__2_3_AND_NOT_ETC___d77 = DEF_NOT_fifo_nFull_virtual_reg_1_read__2_3_AND_NOT_ETC___d77;
      }
      ++num;
      if ((backing.DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__74_75_AND_ETC___d276) != DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__74_75_AND_ETC___d276)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__74_75_AND_ETC___d276, 1u);
	backing.DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__74_75_AND_ETC___d276 = DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__74_75_AND_ETC___d276;
      }
      ++num;
      if ((backing.DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__92_93_AND_ETC___d294) != DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__92_93_AND_ETC___d294)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__92_93_AND_ETC___d294, 1u);
	backing.DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__92_93_AND_ETC___d294 = DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__92_93_AND_ETC___d294;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_fifo_canonicalize) != DEF_WILL_FIRE_RL_fifo_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_fifo_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_fifo_canonicalize = DEF_WILL_FIRE_RL_fifo_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_fifo_deqBuf_canonicalize) != DEF_WILL_FIRE_RL_fifo_deqBuf_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_fifo_deqBuf_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_fifo_deqBuf_canonicalize = DEF_WILL_FIRE_RL_fifo_deqBuf_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_fifo_deqPtr_canonicalize) != DEF_WILL_FIRE_RL_fifo_deqPtr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_fifo_deqPtr_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_fifo_deqPtr_canonicalize = DEF_WILL_FIRE_RL_fifo_deqPtr_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_fifo_enqBuf_canonicalize) != DEF_WILL_FIRE_RL_fifo_enqBuf_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_fifo_enqBuf_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_fifo_enqBuf_canonicalize = DEF_WILL_FIRE_RL_fifo_enqBuf_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_fifo_enqPtr_canonicalize) != DEF_WILL_FIRE_RL_fifo_enqPtr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_fifo_enqPtr_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_fifo_enqPtr_canonicalize = DEF_WILL_FIRE_RL_fifo_enqPtr_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_fifo_nEmpty_canonicalize) != DEF_WILL_FIRE_RL_fifo_nEmpty_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_fifo_nEmpty_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_fifo_nEmpty_canonicalize = DEF_WILL_FIRE_RL_fifo_nEmpty_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_fifo_nFull_canonicalize) != DEF_WILL_FIRE_RL_fifo_nFull_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_fifo_nFull_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_fifo_nFull_canonicalize = DEF_WILL_FIRE_RL_fifo_nFull_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_check_fifos_first) != DEF_WILL_FIRE_RL_m_check_fifos_first)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_check_fifos_first, 1u);
	backing.DEF_WILL_FIRE_RL_m_check_fifos_first = DEF_WILL_FIRE_RL_m_check_fifos_first;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_check_fifos_not_empty) != DEF_WILL_FIRE_RL_m_check_fifos_not_empty)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_check_fifos_not_empty, 1u);
	backing.DEF_WILL_FIRE_RL_m_check_fifos_not_empty = DEF_WILL_FIRE_RL_m_check_fifos_not_empty;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_check_fifos_not_full) != DEF_WILL_FIRE_RL_m_check_fifos_not_full)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_check_fifos_not_full, 1u);
	backing.DEF_WILL_FIRE_RL_m_check_fifos_not_full = DEF_WILL_FIRE_RL_m_check_fifos_not_full;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_check_outputs) != DEF_WILL_FIRE_RL_m_check_outputs)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_check_outputs, 1u);
	backing.DEF_WILL_FIRE_RL_m_check_outputs = DEF_WILL_FIRE_RL_m_check_outputs;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_cycle_inc) != DEF_WILL_FIRE_RL_m_cycle_inc)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_cycle_inc, 1u);
	backing.DEF_WILL_FIRE_RL_m_cycle_inc = DEF_WILL_FIRE_RL_m_cycle_inc;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_cycle_print) != DEF_WILL_FIRE_RL_m_cycle_print)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_cycle_print, 1u);
	backing.DEF_WILL_FIRE_RL_m_cycle_print = DEF_WILL_FIRE_RL_m_cycle_print;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_feed_inputs) != DEF_WILL_FIRE_RL_m_feed_inputs)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_feed_inputs, 1u);
	backing.DEF_WILL_FIRE_RL_m_feed_inputs = DEF_WILL_FIRE_RL_m_feed_inputs;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_init) != DEF_WILL_FIRE_RL_m_init)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_init, 1u);
	backing.DEF_WILL_FIRE_RL_m_init = DEF_WILL_FIRE_RL_m_init;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_maybe_clear) != DEF_WILL_FIRE_RL_m_maybe_clear)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_maybe_clear, 1u);
	backing.DEF_WILL_FIRE_RL_m_maybe_clear = DEF_WILL_FIRE_RL_m_maybe_clear;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomA_every) != DEF_WILL_FIRE_RL_m_randomA_every)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomA_every, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomA_every = DEF_WILL_FIRE_RL_m_randomA_every;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomA_every_1) != DEF_WILL_FIRE_RL_m_randomA_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomA_every_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomA_every_1 = DEF_WILL_FIRE_RL_m_randomA_every_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomB_every) != DEF_WILL_FIRE_RL_m_randomB_every)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomB_every, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomB_every = DEF_WILL_FIRE_RL_m_randomB_every;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomB_every_1) != DEF_WILL_FIRE_RL_m_randomB_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomB_every_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomB_every_1 = DEF_WILL_FIRE_RL_m_randomB_every_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomC_every) != DEF_WILL_FIRE_RL_m_randomC_every)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomC_every, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomC_every = DEF_WILL_FIRE_RL_m_randomC_every;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomC_every_1) != DEF_WILL_FIRE_RL_m_randomC_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomC_every_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomC_every_1 = DEF_WILL_FIRE_RL_m_randomC_every_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomData_every) != DEF_WILL_FIRE_RL_m_randomData_every)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomData_every, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomData_every = DEF_WILL_FIRE_RL_m_randomData_every;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomData_every_1) != DEF_WILL_FIRE_RL_m_randomData_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomData_every_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomData_every_1 = DEF_WILL_FIRE_RL_m_randomData_every_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize) != DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1) != DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2) != DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3) != DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4) != DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize) != DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize = DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one) != DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one = DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two) != DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two = DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_stop_tb) != DEF_WILL_FIRE_RL_m_stop_tb)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_stop_tb, 1u);
	backing.DEF_WILL_FIRE_RL_m_stop_tb = DEF_WILL_FIRE_RL_m_stop_tb;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d129) != DEF__0_CONCAT_DONTCARE___d129)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d129, 9u);
	backing.DEF__0_CONCAT_DONTCARE___d129 = DEF__0_CONCAT_DONTCARE___d129;
      }
      ++num;
      if ((backing.DEF__read__h194) != DEF__read__h194)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h194, 8u);
	backing.DEF__read__h194 = DEF__read__h194;
      }
      ++num;
      if ((backing.DEF__read__h225) != DEF__read__h225)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h225, 8u);
	backing.DEF__read__h225 = DEF__read__h225;
      }
      ++num;
      if ((backing.DEF__read__h256) != DEF__read__h256)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h256, 8u);
	backing.DEF__read__h256 = DEF__read__h256;
      }
      ++num;
      if ((backing.DEF_def__h20024) != DEF_def__h20024)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h20024, 8u);
	backing.DEF_def__h20024 = DEF_def__h20024;
      }
      ++num;
      if ((backing.DEF_def__h20322) != DEF_def__h20322)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h20322, 2u);
	backing.DEF_def__h20322 = DEF_def__h20322;
      }
      ++num;
      if ((backing.DEF_def__h20472) != DEF_def__h20472)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h20472, 2u);
	backing.DEF_def__h20472 = DEF_def__h20472;
      }
      ++num;
      if ((backing.DEF_fifo_deqBuf_ehrReg__h2697) != DEF_fifo_deqBuf_ehrReg__h2697)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_deqBuf_ehrReg__h2697, 1u);
	backing.DEF_fifo_deqBuf_ehrReg__h2697 = DEF_fifo_deqBuf_ehrReg__h2697;
      }
      ++num;
      if ((backing.DEF_fifo_deqBuf_wires_0_wget____d18) != DEF_fifo_deqBuf_wires_0_wget____d18)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_deqBuf_wires_0_wget____d18, 1u);
	backing.DEF_fifo_deqBuf_wires_0_wget____d18 = DEF_fifo_deqBuf_wires_0_wget____d18;
      }
      ++num;
      if ((backing.DEF_fifo_deqBuf_wires_0_whas____d17) != DEF_fifo_deqBuf_wires_0_whas____d17)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_deqBuf_wires_0_whas____d17, 1u);
	backing.DEF_fifo_deqBuf_wires_0_whas____d17 = DEF_fifo_deqBuf_wires_0_whas____d17;
      }
      ++num;
      if ((backing.DEF_fifo_enqBuf_ehrReg_8_BIT_8___d29) != DEF_fifo_enqBuf_ehrReg_8_BIT_8___d29)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_enqBuf_ehrReg_8_BIT_8___d29, 1u);
	backing.DEF_fifo_enqBuf_ehrReg_8_BIT_8___d29 = DEF_fifo_enqBuf_ehrReg_8_BIT_8___d29;
      }
      ++num;
      if ((backing.DEF_fifo_enqBuf_ehrReg___d28) != DEF_fifo_enqBuf_ehrReg___d28)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_enqBuf_ehrReg___d28, 9u);
	backing.DEF_fifo_enqBuf_ehrReg___d28 = DEF_fifo_enqBuf_ehrReg___d28;
      }
      ++num;
      if ((backing.DEF_fifo_enqBuf_wires_0_wget__6_BIT_8___d27) != DEF_fifo_enqBuf_wires_0_wget__6_BIT_8___d27)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_enqBuf_wires_0_wget__6_BIT_8___d27, 1u);
	backing.DEF_fifo_enqBuf_wires_0_wget__6_BIT_8___d27 = DEF_fifo_enqBuf_wires_0_wget__6_BIT_8___d27;
      }
      ++num;
      if ((backing.DEF_fifo_enqBuf_wires_0_wget____d26) != DEF_fifo_enqBuf_wires_0_wget____d26)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_enqBuf_wires_0_wget____d26, 9u);
	backing.DEF_fifo_enqBuf_wires_0_wget____d26 = DEF_fifo_enqBuf_wires_0_wget____d26;
      }
      ++num;
      if ((backing.DEF_fifo_enqBuf_wires_0_whas____d25) != DEF_fifo_enqBuf_wires_0_whas____d25)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_enqBuf_wires_0_whas____d25, 1u);
	backing.DEF_fifo_enqBuf_wires_0_whas____d25 = DEF_fifo_enqBuf_wires_0_whas____d25;
      }
      ++num;
      if ((backing.DEF_fifo_nEmpty_ehrReg__h4469) != DEF_fifo_nEmpty_ehrReg__h4469)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_nEmpty_ehrReg__h4469, 1u);
	backing.DEF_fifo_nEmpty_ehrReg__h4469 = DEF_fifo_nEmpty_ehrReg__h4469;
      }
      ++num;
      if ((backing.DEF_fifo_nEmpty_virtual_reg_0_read____d67) != DEF_fifo_nEmpty_virtual_reg_0_read____d67)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_nEmpty_virtual_reg_0_read____d67, 1u);
	backing.DEF_fifo_nEmpty_virtual_reg_0_read____d67 = DEF_fifo_nEmpty_virtual_reg_0_read____d67;
      }
      ++num;
      if ((backing.DEF_fifo_nEmpty_virtual_reg_1_read__5_OR_fifo_nEmp_ETC___d103) != DEF_fifo_nEmpty_virtual_reg_1_read__5_OR_fifo_nEmp_ETC___d103)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_nEmpty_virtual_reg_1_read__5_OR_fifo_nEmp_ETC___d103, 1u);
	backing.DEF_fifo_nEmpty_virtual_reg_1_read__5_OR_fifo_nEmp_ETC___d103 = DEF_fifo_nEmpty_virtual_reg_1_read__5_OR_fifo_nEmp_ETC___d103;
      }
      ++num;
      if ((backing.DEF_fifo_nEmpty_virtual_reg_1_read____d65) != DEF_fifo_nEmpty_virtual_reg_1_read____d65)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_nEmpty_virtual_reg_1_read____d65, 1u);
	backing.DEF_fifo_nEmpty_virtual_reg_1_read____d65 = DEF_fifo_nEmpty_virtual_reg_1_read____d65;
      }
      ++num;
      if ((backing.DEF_fifo_nFull_ehrReg__h5305) != DEF_fifo_nFull_ehrReg__h5305)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_nFull_ehrReg__h5305, 1u);
	backing.DEF_fifo_nFull_ehrReg__h5305 = DEF_fifo_nFull_ehrReg__h5305;
      }
      ++num;
      if ((backing.DEF_fifo_nFull_virtual_reg_0_read____d74) != DEF_fifo_nFull_virtual_reg_0_read____d74)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_nFull_virtual_reg_0_read____d74, 1u);
	backing.DEF_fifo_nFull_virtual_reg_0_read____d74 = DEF_fifo_nFull_virtual_reg_0_read____d74;
      }
      ++num;
      if ((backing.DEF_fifo_nFull_virtual_reg_1_read____d72) != DEF_fifo_nFull_virtual_reg_1_read____d72)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_nFull_virtual_reg_1_read____d72, 1u);
	backing.DEF_fifo_nFull_virtual_reg_1_read____d72 = DEF_fifo_nFull_virtual_reg_1_read____d72;
      }
      ++num;
      if ((backing.DEF_m_input_count_81_EQ_1024___d329) != DEF_m_input_count_81_EQ_1024___d329)
      {
	vcd_write_val(sim_hdl, num, DEF_m_input_count_81_EQ_1024___d329, 1u);
	backing.DEF_m_input_count_81_EQ_1024___d329 = DEF_m_input_count_81_EQ_1024___d329;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_ehrReg_1_71_BIT_0___d186) != DEF_m_ref_fifo_ehrReg_1_71_BIT_0___d186)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_ehrReg_1_71_BIT_0___d186, 1u);
	backing.DEF_m_ref_fifo_ehrReg_1_71_BIT_0___d186 = DEF_m_ref_fifo_ehrReg_1_71_BIT_0___d186;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_ehrReg_1_71_BIT_1___d172) != DEF_m_ref_fifo_ehrReg_1_71_BIT_1___d172)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_ehrReg_1_71_BIT_1___d172, 1u);
	backing.DEF_m_ref_fifo_ehrReg_1_71_BIT_1___d172 = DEF_m_ref_fifo_ehrReg_1_71_BIT_1___d172;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_ehrReg_1___d171) != DEF_m_ref_fifo_ehrReg_1___d171)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_ehrReg_1___d171, 2u);
	backing.DEF_m_ref_fifo_ehrReg_1___d171 = DEF_m_ref_fifo_ehrReg_1___d171;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_ehrReg_3__h13720) != DEF_m_ref_fifo_ehrReg_3__h13720)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_ehrReg_3__h13720, 1u);
	backing.DEF_m_ref_fifo_ehrReg_3__h13720 = DEF_m_ref_fifo_ehrReg_3__h13720;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_ehrReg_41_BIT_8___d142) != DEF_m_ref_fifo_ehrReg_41_BIT_8___d142)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_ehrReg_41_BIT_8___d142, 1u);
	backing.DEF_m_ref_fifo_ehrReg_41_BIT_8___d142 = DEF_m_ref_fifo_ehrReg_41_BIT_8___d142;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_ehrReg_4__h14556) != DEF_m_ref_fifo_ehrReg_4__h14556)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_ehrReg_4__h14556, 1u);
	backing.DEF_m_ref_fifo_ehrReg_4__h14556 = DEF_m_ref_fifo_ehrReg_4__h14556;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_ehrReg___d141) != DEF_m_ref_fifo_ehrReg___d141)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_ehrReg___d141, 9u);
	backing.DEF_m_ref_fifo_ehrReg___d141 = DEF_m_ref_fifo_ehrReg___d141;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_virtual_reg_1_1_read____d224) != DEF_m_ref_fifo_virtual_reg_1_1_read____d224)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_virtual_reg_1_1_read____d224, 1u);
	backing.DEF_m_ref_fifo_virtual_reg_1_1_read____d224 = DEF_m_ref_fifo_virtual_reg_1_1_read____d224;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_virtual_reg_1_read____d218) != DEF_m_ref_fifo_virtual_reg_1_read____d218)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_virtual_reg_1_read____d218, 1u);
	backing.DEF_m_ref_fifo_virtual_reg_1_read____d218 = DEF_m_ref_fifo_virtual_reg_1_read____d218;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_virtual_reg_2_1_read____d223) != DEF_m_ref_fifo_virtual_reg_2_1_read____d223)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_virtual_reg_2_1_read____d223, 1u);
	backing.DEF_m_ref_fifo_virtual_reg_2_1_read____d223 = DEF_m_ref_fifo_virtual_reg_2_1_read____d223;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_virtual_reg_2_read____d217) != DEF_m_ref_fifo_virtual_reg_2_read____d217)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_virtual_reg_2_read____d217, 1u);
	backing.DEF_m_ref_fifo_virtual_reg_2_read____d217 = DEF_m_ref_fifo_virtual_reg_2_read____d217;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_wires_0_1_wget__69_BIT_1___d170) != DEF_m_ref_fifo_wires_0_1_wget__69_BIT_1___d170)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_wires_0_1_wget__69_BIT_1___d170, 1u);
	backing.DEF_m_ref_fifo_wires_0_1_wget__69_BIT_1___d170 = DEF_m_ref_fifo_wires_0_1_wget__69_BIT_1___d170;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_wires_0_1_wget____d169) != DEF_m_ref_fifo_wires_0_1_wget____d169)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_wires_0_1_wget____d169, 2u);
	backing.DEF_m_ref_fifo_wires_0_1_wget____d169 = DEF_m_ref_fifo_wires_0_1_wget____d169;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_wires_0_1_whas____d168) != DEF_m_ref_fifo_wires_0_1_whas____d168)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_wires_0_1_whas____d168, 1u);
	backing.DEF_m_ref_fifo_wires_0_1_whas____d168 = DEF_m_ref_fifo_wires_0_1_whas____d168;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_wires_0_wget__39_BIT_8___d140) != DEF_m_ref_fifo_wires_0_wget__39_BIT_8___d140)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_wires_0_wget__39_BIT_8___d140, 1u);
	backing.DEF_m_ref_fifo_wires_0_wget__39_BIT_8___d140 = DEF_m_ref_fifo_wires_0_wget__39_BIT_8___d140;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_wires_0_wget____d139) != DEF_m_ref_fifo_wires_0_wget____d139)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_wires_0_wget____d139, 9u);
	backing.DEF_m_ref_fifo_wires_0_wget____d139 = DEF_m_ref_fifo_wires_0_wget____d139;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_wires_0_whas____d138) != DEF_m_ref_fifo_wires_0_whas____d138)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_wires_0_whas____d138, 1u);
	backing.DEF_m_ref_fifo_wires_0_whas____d138 = DEF_m_ref_fifo_wires_0_whas____d138;
      }
      ++num;
      if ((backing.DEF_v__h17485) != DEF_v__h17485)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h17485, 32u);
	backing.DEF_v__h17485 = DEF_v__h17485;
      }
      ++num;
      if ((backing.DEF_v__h17565) != DEF_v__h17565)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h17565, 2u);
	backing.DEF_v__h17565 = DEF_v__h17565;
      }
      ++num;
      if ((backing.DEF_v__h17874) != DEF_v__h17874)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h17874, 32u);
	backing.DEF_v__h17874 = DEF_v__h17874;
      }
      ++num;
      if ((backing.DEF_v__h17954) != DEF_v__h17954)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h17954, 2u);
	backing.DEF_v__h17954 = DEF_v__h17954;
      }
      ++num;
      if ((backing.DEF_v__h18261) != DEF_v__h18261)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h18261, 32u);
	backing.DEF_v__h18261 = DEF_v__h18261;
      }
      ++num;
      if ((backing.DEF_v__h18341) != DEF_v__h18341)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h18341, 4u);
	backing.DEF_v__h18341 = DEF_v__h18341;
      }
      ++num;
      if ((backing.DEF_v__h18651) != DEF_v__h18651)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h18651, 32u);
	backing.DEF_v__h18651 = DEF_v__h18651;
      }
      ++num;
      if ((backing.DEF_v__h18731) != DEF_v__h18731)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h18731, 8u);
	backing.DEF_v__h18731 = DEF_v__h18731;
      }
      ++num;
      if ((backing.DEF_x__h10802) != DEF_x__h10802)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10802, 8u);
	backing.DEF_x__h10802 = DEF_x__h10802;
      }
      ++num;
      if ((backing.DEF_x__h10803) != DEF_x__h10803)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10803, 8u);
	backing.DEF_x__h10803 = DEF_x__h10803;
      }
      ++num;
      if ((backing.DEF_x__h20142) != DEF_x__h20142)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h20142, 32u);
	backing.DEF_x__h20142 = DEF_x__h20142;
      }
      ++num;
      if ((backing.DEF_x__h20295) != DEF_x__h20295)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h20295, 2u);
	backing.DEF_x__h20295 = DEF_x__h20295;
      }
      ++num;
      if ((backing.DEF_x__h20445) != DEF_x__h20445)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h20445, 2u);
	backing.DEF_x__h20445 = DEF_x__h20445;
      }
      ++num;
      if ((backing.DEF_x__h21129) != DEF_x__h21129)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h21129, 32u);
	backing.DEF_x__h21129 = DEF_x__h21129;
      }
      ++num;
      if ((backing.DEF_x__h21277) != DEF_x__h21277)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h21277, 32u);
	backing.DEF_x__h21277 = DEF_x__h21277;
      }
      ++num;
      if ((backing.DEF_x__h3649) != DEF_x__h3649)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h3649, 8u);
	backing.DEF_x__h3649 = DEF_x__h3649;
      }
      ++num;
      if ((backing.DEF_x__h3650) != DEF_x__h3650)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h3650, 8u);
	backing.DEF_x__h3650 = DEF_x__h3650;
      }
      ++num;
      if ((backing.DEF_x_first__h17127) != DEF_x_first__h17127)
      {
	vcd_write_val(sim_hdl, num, DEF_x_first__h17127, 8u);
	backing.DEF_x_first__h17127 = DEF_x_first__h17127;
      }
      ++num;
      if ((backing.DEF_x_first__h9486) != DEF_x_first__h9486)
      {
	vcd_write_val(sim_hdl, num, DEF_x_first__h9486, 8u);
	backing.DEF_x_first__h9486 = DEF_x_first__h9486;
      }
      ++num;
      if ((backing.DEF_x_wget__h17428) != DEF_x_wget__h17428)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h17428, 2u);
	backing.DEF_x_wget__h17428 = DEF_x_wget__h17428;
      }
      ++num;
      if ((backing.DEF_x_wget__h17817) != DEF_x_wget__h17817)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h17817, 2u);
	backing.DEF_x_wget__h17817 = DEF_x_wget__h17817;
      }
      ++num;
      if ((backing.DEF_x_wget__h18204) != DEF_x_wget__h18204)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h18204, 4u);
	backing.DEF_x_wget__h18204 = DEF_x_wget__h18204;
      }
      ++num;
      if ((backing.DEF_x_wget__h18594) != DEF_x_wget__h18594)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h18594, 8u);
	backing.DEF_x_wget__h18594 = DEF_x_wget__h18594;
      }
      ++num;
      if ((backing.DEF_y__h8386) != DEF_y__h8386)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h8386, 2u);
	backing.DEF_y__h8386 = DEF_y__h8386;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_fifo_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_fifo_canonicalize = DEF_CAN_FIRE_RL_fifo_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_fifo_deqBuf_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_fifo_deqBuf_canonicalize = DEF_CAN_FIRE_RL_fifo_deqBuf_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_fifo_deqPtr_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_fifo_deqPtr_canonicalize = DEF_CAN_FIRE_RL_fifo_deqPtr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_fifo_enqBuf_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_fifo_enqBuf_canonicalize = DEF_CAN_FIRE_RL_fifo_enqBuf_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_fifo_enqPtr_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_fifo_enqPtr_canonicalize = DEF_CAN_FIRE_RL_fifo_enqPtr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_fifo_nEmpty_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_fifo_nEmpty_canonicalize = DEF_CAN_FIRE_RL_fifo_nEmpty_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_fifo_nFull_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_fifo_nFull_canonicalize = DEF_CAN_FIRE_RL_fifo_nFull_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_check_fifos_first, 1u);
      backing.DEF_CAN_FIRE_RL_m_check_fifos_first = DEF_CAN_FIRE_RL_m_check_fifos_first;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_check_fifos_not_empty, 1u);
      backing.DEF_CAN_FIRE_RL_m_check_fifos_not_empty = DEF_CAN_FIRE_RL_m_check_fifos_not_empty;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_check_fifos_not_full, 1u);
      backing.DEF_CAN_FIRE_RL_m_check_fifos_not_full = DEF_CAN_FIRE_RL_m_check_fifos_not_full;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_check_outputs, 1u);
      backing.DEF_CAN_FIRE_RL_m_check_outputs = DEF_CAN_FIRE_RL_m_check_outputs;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_cycle_inc, 1u);
      backing.DEF_CAN_FIRE_RL_m_cycle_inc = DEF_CAN_FIRE_RL_m_cycle_inc;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_cycle_print, 1u);
      backing.DEF_CAN_FIRE_RL_m_cycle_print = DEF_CAN_FIRE_RL_m_cycle_print;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_feed_inputs, 1u);
      backing.DEF_CAN_FIRE_RL_m_feed_inputs = DEF_CAN_FIRE_RL_m_feed_inputs;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_init, 1u);
      backing.DEF_CAN_FIRE_RL_m_init = DEF_CAN_FIRE_RL_m_init;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_maybe_clear, 1u);
      backing.DEF_CAN_FIRE_RL_m_maybe_clear = DEF_CAN_FIRE_RL_m_maybe_clear;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomA_every, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomA_every = DEF_CAN_FIRE_RL_m_randomA_every;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomA_every_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomA_every_1 = DEF_CAN_FIRE_RL_m_randomA_every_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomB_every, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomB_every = DEF_CAN_FIRE_RL_m_randomB_every;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomB_every_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomB_every_1 = DEF_CAN_FIRE_RL_m_randomB_every_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomC_every, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomC_every = DEF_CAN_FIRE_RL_m_randomC_every;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomC_every_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomC_every_1 = DEF_CAN_FIRE_RL_m_randomC_every_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomData_every, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomData_every = DEF_CAN_FIRE_RL_m_randomData_every;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomData_every_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomData_every_1 = DEF_CAN_FIRE_RL_m_randomData_every_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize = DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one = DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two = DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_stop_tb, 1u);
      backing.DEF_CAN_FIRE_RL_m_stop_tb = DEF_CAN_FIRE_RL_m_stop_tb;
      vcd_write_val(sim_hdl, num++, DEF_IF_fifo_deqBuf_wires_0_whas__7_THEN_fifo_deqBu_ETC___d20, 1u);
      backing.DEF_IF_fifo_deqBuf_wires_0_whas__7_THEN_fifo_deqBu_ETC___d20 = DEF_IF_fifo_deqBuf_wires_0_whas__7_THEN_fifo_deqBu_ETC___d20;
      vcd_write_val(sim_hdl, num++, DEF_IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d30, 1u);
      backing.DEF_IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d30 = DEF_IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d30;
      vcd_write_val(sim_hdl, num++, DEF_IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d40, 8u);
      backing.DEF_IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d40 = DEF_IF_fifo_enqBuf_wires_0_whas__5_THEN_fifo_enqBu_ETC___d40;
      vcd_write_val(sim_hdl, num++, DEF_IF_fifo_nEmpty_wires_0_whas__6_THEN_fifo_nEmpt_ETC___d49, 1u);
      backing.DEF_IF_fifo_nEmpty_wires_0_whas__6_THEN_fifo_nEmpt_ETC___d49 = DEF_IF_fifo_nEmpty_wires_0_whas__6_THEN_fifo_nEmpt_ETC___d49;
      vcd_write_val(sim_hdl, num++, DEF_IF_fifo_nFull_wires_0_whas__3_THEN_fifo_nFull__ETC___d56, 1u);
      backing.DEF_IF_fifo_nFull_wires_0_whas__3_THEN_fifo_nFull__ETC___d56 = DEF_IF_fifo_nFull_wires_0_whas__3_THEN_fifo_nFull__ETC___d56;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_randomA_zaz_whas__47_THEN_m_randomA_zaz_w_ETC___d273, 1u);
      backing.DEF_IF_m_randomA_zaz_whas__47_THEN_m_randomA_zaz_w_ETC___d273 = DEF_IF_m_randomA_zaz_whas__47_THEN_m_randomA_zaz_w_ETC___d273;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_randomB_zaz_whas__54_THEN_m_randomB_zaz_w_ETC___d291, 1u);
      backing.DEF_IF_m_randomB_zaz_whas__54_THEN_m_randomB_zaz_w_ETC___d291 = DEF_IF_m_randomB_zaz_whas__54_THEN_m_randomB_zaz_w_ETC___d291;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_wires_0_1_whas__68_THEN_m_ref_fi_ETC___d173, 1u);
      backing.DEF_IF_m_ref_fifo_wires_0_1_whas__68_THEN_m_ref_fi_ETC___d173 = DEF_IF_m_ref_fifo_wires_0_1_whas__68_THEN_m_ref_fi_ETC___d173;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_wires_0_1_whas__68_THEN_m_ref_fi_ETC___d187, 1u);
      backing.DEF_IF_m_ref_fifo_wires_0_1_whas__68_THEN_m_ref_fi_ETC___d187 = DEF_IF_m_ref_fifo_wires_0_1_whas__68_THEN_m_ref_fi_ETC___d187;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_wires_0_2_whas__94_THEN_m_ref_fi_ETC___d197, 8u);
      backing.DEF_IF_m_ref_fifo_wires_0_2_whas__94_THEN_m_ref_fi_ETC___d197 = DEF_IF_m_ref_fifo_wires_0_2_whas__94_THEN_m_ref_fi_ETC___d197;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_wires_0_3_whas__01_THEN_m_ref_fi_ETC___d204, 1u);
      backing.DEF_IF_m_ref_fifo_wires_0_3_whas__01_THEN_m_ref_fi_ETC___d204 = DEF_IF_m_ref_fifo_wires_0_3_whas__01_THEN_m_ref_fi_ETC___d204;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_wires_0_4_whas__08_THEN_m_ref_fi_ETC___d211, 1u);
      backing.DEF_IF_m_ref_fifo_wires_0_4_whas__08_THEN_m_ref_fi_ETC___d211 = DEF_IF_m_ref_fifo_wires_0_4_whas__08_THEN_m_ref_fi_ETC___d211;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d143, 1u);
      backing.DEF_IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d143 = DEF_IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d143;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d157, 8u);
      backing.DEF_IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d157 = DEF_IF_m_ref_fifo_wires_0_whas__38_THEN_m_ref_fifo_ETC___d157;
      vcd_write_val(sim_hdl, num++, DEF_NOT_fifo_nEmpty_virtual_reg_1_read__5_6_AND_NO_ETC___d70, 1u);
      backing.DEF_NOT_fifo_nEmpty_virtual_reg_1_read__5_6_AND_NO_ETC___d70 = DEF_NOT_fifo_nEmpty_virtual_reg_1_read__5_6_AND_NO_ETC___d70;
      vcd_write_val(sim_hdl, num++, DEF_NOT_fifo_nFull_virtual_reg_1_read__2_3_AND_NOT_ETC___d77, 1u);
      backing.DEF_NOT_fifo_nFull_virtual_reg_1_read__2_3_AND_NOT_ETC___d77 = DEF_NOT_fifo_nFull_virtual_reg_1_read__2_3_AND_NOT_ETC___d77;
      vcd_write_val(sim_hdl, num++, DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__74_75_AND_ETC___d276, 1u);
      backing.DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__74_75_AND_ETC___d276 = DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__74_75_AND_ETC___d276;
      vcd_write_val(sim_hdl, num++, DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__92_93_AND_ETC___d294, 1u);
      backing.DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__92_93_AND_ETC___d294 = DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__92_93_AND_ETC___d294;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_fifo_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_fifo_canonicalize = DEF_WILL_FIRE_RL_fifo_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_fifo_deqBuf_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_fifo_deqBuf_canonicalize = DEF_WILL_FIRE_RL_fifo_deqBuf_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_fifo_deqPtr_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_fifo_deqPtr_canonicalize = DEF_WILL_FIRE_RL_fifo_deqPtr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_fifo_enqBuf_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_fifo_enqBuf_canonicalize = DEF_WILL_FIRE_RL_fifo_enqBuf_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_fifo_enqPtr_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_fifo_enqPtr_canonicalize = DEF_WILL_FIRE_RL_fifo_enqPtr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_fifo_nEmpty_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_fifo_nEmpty_canonicalize = DEF_WILL_FIRE_RL_fifo_nEmpty_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_fifo_nFull_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_fifo_nFull_canonicalize = DEF_WILL_FIRE_RL_fifo_nFull_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_check_fifos_first, 1u);
      backing.DEF_WILL_FIRE_RL_m_check_fifos_first = DEF_WILL_FIRE_RL_m_check_fifos_first;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_check_fifos_not_empty, 1u);
      backing.DEF_WILL_FIRE_RL_m_check_fifos_not_empty = DEF_WILL_FIRE_RL_m_check_fifos_not_empty;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_check_fifos_not_full, 1u);
      backing.DEF_WILL_FIRE_RL_m_check_fifos_not_full = DEF_WILL_FIRE_RL_m_check_fifos_not_full;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_check_outputs, 1u);
      backing.DEF_WILL_FIRE_RL_m_check_outputs = DEF_WILL_FIRE_RL_m_check_outputs;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_cycle_inc, 1u);
      backing.DEF_WILL_FIRE_RL_m_cycle_inc = DEF_WILL_FIRE_RL_m_cycle_inc;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_cycle_print, 1u);
      backing.DEF_WILL_FIRE_RL_m_cycle_print = DEF_WILL_FIRE_RL_m_cycle_print;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_feed_inputs, 1u);
      backing.DEF_WILL_FIRE_RL_m_feed_inputs = DEF_WILL_FIRE_RL_m_feed_inputs;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_init, 1u);
      backing.DEF_WILL_FIRE_RL_m_init = DEF_WILL_FIRE_RL_m_init;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_maybe_clear, 1u);
      backing.DEF_WILL_FIRE_RL_m_maybe_clear = DEF_WILL_FIRE_RL_m_maybe_clear;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomA_every, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomA_every = DEF_WILL_FIRE_RL_m_randomA_every;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomA_every_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomA_every_1 = DEF_WILL_FIRE_RL_m_randomA_every_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomB_every, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomB_every = DEF_WILL_FIRE_RL_m_randomB_every;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomB_every_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomB_every_1 = DEF_WILL_FIRE_RL_m_randomB_every_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomC_every, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomC_every = DEF_WILL_FIRE_RL_m_randomC_every;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomC_every_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomC_every_1 = DEF_WILL_FIRE_RL_m_randomC_every_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomData_every, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomData_every = DEF_WILL_FIRE_RL_m_randomData_every;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomData_every_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomData_every_1 = DEF_WILL_FIRE_RL_m_randomData_every_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize = DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one = DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two = DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_stop_tb, 1u);
      backing.DEF_WILL_FIRE_RL_m_stop_tb = DEF_WILL_FIRE_RL_m_stop_tb;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d129, 9u);
      backing.DEF__0_CONCAT_DONTCARE___d129 = DEF__0_CONCAT_DONTCARE___d129;
      vcd_write_val(sim_hdl, num++, DEF__read__h194, 8u);
      backing.DEF__read__h194 = DEF__read__h194;
      vcd_write_val(sim_hdl, num++, DEF__read__h225, 8u);
      backing.DEF__read__h225 = DEF__read__h225;
      vcd_write_val(sim_hdl, num++, DEF__read__h256, 8u);
      backing.DEF__read__h256 = DEF__read__h256;
      vcd_write_val(sim_hdl, num++, DEF_def__h20024, 8u);
      backing.DEF_def__h20024 = DEF_def__h20024;
      vcd_write_val(sim_hdl, num++, DEF_def__h20322, 2u);
      backing.DEF_def__h20322 = DEF_def__h20322;
      vcd_write_val(sim_hdl, num++, DEF_def__h20472, 2u);
      backing.DEF_def__h20472 = DEF_def__h20472;
      vcd_write_val(sim_hdl, num++, DEF_fifo_deqBuf_ehrReg__h2697, 1u);
      backing.DEF_fifo_deqBuf_ehrReg__h2697 = DEF_fifo_deqBuf_ehrReg__h2697;
      vcd_write_val(sim_hdl, num++, DEF_fifo_deqBuf_wires_0_wget____d18, 1u);
      backing.DEF_fifo_deqBuf_wires_0_wget____d18 = DEF_fifo_deqBuf_wires_0_wget____d18;
      vcd_write_val(sim_hdl, num++, DEF_fifo_deqBuf_wires_0_whas____d17, 1u);
      backing.DEF_fifo_deqBuf_wires_0_whas____d17 = DEF_fifo_deqBuf_wires_0_whas____d17;
      vcd_write_val(sim_hdl, num++, DEF_fifo_enqBuf_ehrReg_8_BIT_8___d29, 1u);
      backing.DEF_fifo_enqBuf_ehrReg_8_BIT_8___d29 = DEF_fifo_enqBuf_ehrReg_8_BIT_8___d29;
      vcd_write_val(sim_hdl, num++, DEF_fifo_enqBuf_ehrReg___d28, 9u);
      backing.DEF_fifo_enqBuf_ehrReg___d28 = DEF_fifo_enqBuf_ehrReg___d28;
      vcd_write_val(sim_hdl, num++, DEF_fifo_enqBuf_wires_0_wget__6_BIT_8___d27, 1u);
      backing.DEF_fifo_enqBuf_wires_0_wget__6_BIT_8___d27 = DEF_fifo_enqBuf_wires_0_wget__6_BIT_8___d27;
      vcd_write_val(sim_hdl, num++, DEF_fifo_enqBuf_wires_0_wget____d26, 9u);
      backing.DEF_fifo_enqBuf_wires_0_wget____d26 = DEF_fifo_enqBuf_wires_0_wget____d26;
      vcd_write_val(sim_hdl, num++, DEF_fifo_enqBuf_wires_0_whas____d25, 1u);
      backing.DEF_fifo_enqBuf_wires_0_whas____d25 = DEF_fifo_enqBuf_wires_0_whas____d25;
      vcd_write_val(sim_hdl, num++, DEF_fifo_nEmpty_ehrReg__h4469, 1u);
      backing.DEF_fifo_nEmpty_ehrReg__h4469 = DEF_fifo_nEmpty_ehrReg__h4469;
      vcd_write_val(sim_hdl, num++, DEF_fifo_nEmpty_virtual_reg_0_read____d67, 1u);
      backing.DEF_fifo_nEmpty_virtual_reg_0_read____d67 = DEF_fifo_nEmpty_virtual_reg_0_read____d67;
      vcd_write_val(sim_hdl, num++, DEF_fifo_nEmpty_virtual_reg_1_read__5_OR_fifo_nEmp_ETC___d103, 1u);
      backing.DEF_fifo_nEmpty_virtual_reg_1_read__5_OR_fifo_nEmp_ETC___d103 = DEF_fifo_nEmpty_virtual_reg_1_read__5_OR_fifo_nEmp_ETC___d103;
      vcd_write_val(sim_hdl, num++, DEF_fifo_nEmpty_virtual_reg_1_read____d65, 1u);
      backing.DEF_fifo_nEmpty_virtual_reg_1_read____d65 = DEF_fifo_nEmpty_virtual_reg_1_read____d65;
      vcd_write_val(sim_hdl, num++, DEF_fifo_nFull_ehrReg__h5305, 1u);
      backing.DEF_fifo_nFull_ehrReg__h5305 = DEF_fifo_nFull_ehrReg__h5305;
      vcd_write_val(sim_hdl, num++, DEF_fifo_nFull_virtual_reg_0_read____d74, 1u);
      backing.DEF_fifo_nFull_virtual_reg_0_read____d74 = DEF_fifo_nFull_virtual_reg_0_read____d74;
      vcd_write_val(sim_hdl, num++, DEF_fifo_nFull_virtual_reg_1_read____d72, 1u);
      backing.DEF_fifo_nFull_virtual_reg_1_read____d72 = DEF_fifo_nFull_virtual_reg_1_read____d72;
      vcd_write_val(sim_hdl, num++, DEF_m_input_count_81_EQ_1024___d329, 1u);
      backing.DEF_m_input_count_81_EQ_1024___d329 = DEF_m_input_count_81_EQ_1024___d329;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_ehrReg_1_71_BIT_0___d186, 1u);
      backing.DEF_m_ref_fifo_ehrReg_1_71_BIT_0___d186 = DEF_m_ref_fifo_ehrReg_1_71_BIT_0___d186;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_ehrReg_1_71_BIT_1___d172, 1u);
      backing.DEF_m_ref_fifo_ehrReg_1_71_BIT_1___d172 = DEF_m_ref_fifo_ehrReg_1_71_BIT_1___d172;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_ehrReg_1___d171, 2u);
      backing.DEF_m_ref_fifo_ehrReg_1___d171 = DEF_m_ref_fifo_ehrReg_1___d171;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_ehrReg_3__h13720, 1u);
      backing.DEF_m_ref_fifo_ehrReg_3__h13720 = DEF_m_ref_fifo_ehrReg_3__h13720;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_ehrReg_41_BIT_8___d142, 1u);
      backing.DEF_m_ref_fifo_ehrReg_41_BIT_8___d142 = DEF_m_ref_fifo_ehrReg_41_BIT_8___d142;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_ehrReg_4__h14556, 1u);
      backing.DEF_m_ref_fifo_ehrReg_4__h14556 = DEF_m_ref_fifo_ehrReg_4__h14556;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_ehrReg___d141, 9u);
      backing.DEF_m_ref_fifo_ehrReg___d141 = DEF_m_ref_fifo_ehrReg___d141;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_virtual_reg_1_1_read____d224, 1u);
      backing.DEF_m_ref_fifo_virtual_reg_1_1_read____d224 = DEF_m_ref_fifo_virtual_reg_1_1_read____d224;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_virtual_reg_1_read____d218, 1u);
      backing.DEF_m_ref_fifo_virtual_reg_1_read____d218 = DEF_m_ref_fifo_virtual_reg_1_read____d218;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_virtual_reg_2_1_read____d223, 1u);
      backing.DEF_m_ref_fifo_virtual_reg_2_1_read____d223 = DEF_m_ref_fifo_virtual_reg_2_1_read____d223;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_virtual_reg_2_read____d217, 1u);
      backing.DEF_m_ref_fifo_virtual_reg_2_read____d217 = DEF_m_ref_fifo_virtual_reg_2_read____d217;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_wires_0_1_wget__69_BIT_1___d170, 1u);
      backing.DEF_m_ref_fifo_wires_0_1_wget__69_BIT_1___d170 = DEF_m_ref_fifo_wires_0_1_wget__69_BIT_1___d170;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_wires_0_1_wget____d169, 2u);
      backing.DEF_m_ref_fifo_wires_0_1_wget____d169 = DEF_m_ref_fifo_wires_0_1_wget____d169;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_wires_0_1_whas____d168, 1u);
      backing.DEF_m_ref_fifo_wires_0_1_whas____d168 = DEF_m_ref_fifo_wires_0_1_whas____d168;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_wires_0_wget__39_BIT_8___d140, 1u);
      backing.DEF_m_ref_fifo_wires_0_wget__39_BIT_8___d140 = DEF_m_ref_fifo_wires_0_wget__39_BIT_8___d140;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_wires_0_wget____d139, 9u);
      backing.DEF_m_ref_fifo_wires_0_wget____d139 = DEF_m_ref_fifo_wires_0_wget____d139;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_wires_0_whas____d138, 1u);
      backing.DEF_m_ref_fifo_wires_0_whas____d138 = DEF_m_ref_fifo_wires_0_whas____d138;
      vcd_write_val(sim_hdl, num++, DEF_v__h17485, 32u);
      backing.DEF_v__h17485 = DEF_v__h17485;
      vcd_write_val(sim_hdl, num++, DEF_v__h17565, 2u);
      backing.DEF_v__h17565 = DEF_v__h17565;
      vcd_write_val(sim_hdl, num++, DEF_v__h17874, 32u);
      backing.DEF_v__h17874 = DEF_v__h17874;
      vcd_write_val(sim_hdl, num++, DEF_v__h17954, 2u);
      backing.DEF_v__h17954 = DEF_v__h17954;
      vcd_write_val(sim_hdl, num++, DEF_v__h18261, 32u);
      backing.DEF_v__h18261 = DEF_v__h18261;
      vcd_write_val(sim_hdl, num++, DEF_v__h18341, 4u);
      backing.DEF_v__h18341 = DEF_v__h18341;
      vcd_write_val(sim_hdl, num++, DEF_v__h18651, 32u);
      backing.DEF_v__h18651 = DEF_v__h18651;
      vcd_write_val(sim_hdl, num++, DEF_v__h18731, 8u);
      backing.DEF_v__h18731 = DEF_v__h18731;
      vcd_write_val(sim_hdl, num++, DEF_x__h10802, 8u);
      backing.DEF_x__h10802 = DEF_x__h10802;
      vcd_write_val(sim_hdl, num++, DEF_x__h10803, 8u);
      backing.DEF_x__h10803 = DEF_x__h10803;
      vcd_write_val(sim_hdl, num++, DEF_x__h20142, 32u);
      backing.DEF_x__h20142 = DEF_x__h20142;
      vcd_write_val(sim_hdl, num++, DEF_x__h20295, 2u);
      backing.DEF_x__h20295 = DEF_x__h20295;
      vcd_write_val(sim_hdl, num++, DEF_x__h20445, 2u);
      backing.DEF_x__h20445 = DEF_x__h20445;
      vcd_write_val(sim_hdl, num++, DEF_x__h21129, 32u);
      backing.DEF_x__h21129 = DEF_x__h21129;
      vcd_write_val(sim_hdl, num++, DEF_x__h21277, 32u);
      backing.DEF_x__h21277 = DEF_x__h21277;
      vcd_write_val(sim_hdl, num++, DEF_x__h3649, 8u);
      backing.DEF_x__h3649 = DEF_x__h3649;
      vcd_write_val(sim_hdl, num++, DEF_x__h3650, 8u);
      backing.DEF_x__h3650 = DEF_x__h3650;
      vcd_write_val(sim_hdl, num++, DEF_x_first__h17127, 8u);
      backing.DEF_x_first__h17127 = DEF_x_first__h17127;
      vcd_write_val(sim_hdl, num++, DEF_x_first__h9486, 8u);
      backing.DEF_x_first__h9486 = DEF_x_first__h9486;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h17428, 2u);
      backing.DEF_x_wget__h17428 = DEF_x_wget__h17428;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h17817, 2u);
      backing.DEF_x_wget__h17817 = DEF_x_wget__h17817;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h18204, 4u);
      backing.DEF_x_wget__h18204 = DEF_x_wget__h18204;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h18594, 8u);
      backing.DEF_x_wget__h18594 = DEF_x_wget__h18594;
      vcd_write_val(sim_hdl, num++, DEF_y__h8386, 2u);
      backing.DEF_y__h8386 = DEF_y__h8386;
    }
}

void MOD_mkTbCFFunctional::vcd_prims(tVCDDumpType dt, MOD_mkTbCFFunctional &backing)
{
  INST_fifo_deqBuf_ehrReg.dump_VCD(dt, backing.INST_fifo_deqBuf_ehrReg);
  INST_fifo_deqBuf_ignored_wires_0.dump_VCD(dt, backing.INST_fifo_deqBuf_ignored_wires_0);
  INST_fifo_deqBuf_ignored_wires_1.dump_VCD(dt, backing.INST_fifo_deqBuf_ignored_wires_1);
  INST_fifo_deqBuf_virtual_reg_0.dump_VCD(dt, backing.INST_fifo_deqBuf_virtual_reg_0);
  INST_fifo_deqBuf_virtual_reg_1.dump_VCD(dt, backing.INST_fifo_deqBuf_virtual_reg_1);
  INST_fifo_deqBuf_wires_0.dump_VCD(dt, backing.INST_fifo_deqBuf_wires_0);
  INST_fifo_deqBuf_wires_1.dump_VCD(dt, backing.INST_fifo_deqBuf_wires_1);
  INST_fifo_deqPtr_ehrReg.dump_VCD(dt, backing.INST_fifo_deqPtr_ehrReg);
  INST_fifo_deqPtr_ignored_wires_0.dump_VCD(dt, backing.INST_fifo_deqPtr_ignored_wires_0);
  INST_fifo_deqPtr_ignored_wires_1.dump_VCD(dt, backing.INST_fifo_deqPtr_ignored_wires_1);
  INST_fifo_deqPtr_virtual_reg_0.dump_VCD(dt, backing.INST_fifo_deqPtr_virtual_reg_0);
  INST_fifo_deqPtr_virtual_reg_1.dump_VCD(dt, backing.INST_fifo_deqPtr_virtual_reg_1);
  INST_fifo_deqPtr_wires_0.dump_VCD(dt, backing.INST_fifo_deqPtr_wires_0);
  INST_fifo_deqPtr_wires_1.dump_VCD(dt, backing.INST_fifo_deqPtr_wires_1);
  INST_fifo_enqBuf_ehrReg.dump_VCD(dt, backing.INST_fifo_enqBuf_ehrReg);
  INST_fifo_enqBuf_ignored_wires_0.dump_VCD(dt, backing.INST_fifo_enqBuf_ignored_wires_0);
  INST_fifo_enqBuf_ignored_wires_1.dump_VCD(dt, backing.INST_fifo_enqBuf_ignored_wires_1);
  INST_fifo_enqBuf_virtual_reg_0.dump_VCD(dt, backing.INST_fifo_enqBuf_virtual_reg_0);
  INST_fifo_enqBuf_virtual_reg_1.dump_VCD(dt, backing.INST_fifo_enqBuf_virtual_reg_1);
  INST_fifo_enqBuf_wires_0.dump_VCD(dt, backing.INST_fifo_enqBuf_wires_0);
  INST_fifo_enqBuf_wires_1.dump_VCD(dt, backing.INST_fifo_enqBuf_wires_1);
  INST_fifo_enqPtr_ehrReg.dump_VCD(dt, backing.INST_fifo_enqPtr_ehrReg);
  INST_fifo_enqPtr_ignored_wires_0.dump_VCD(dt, backing.INST_fifo_enqPtr_ignored_wires_0);
  INST_fifo_enqPtr_ignored_wires_1.dump_VCD(dt, backing.INST_fifo_enqPtr_ignored_wires_1);
  INST_fifo_enqPtr_virtual_reg_0.dump_VCD(dt, backing.INST_fifo_enqPtr_virtual_reg_0);
  INST_fifo_enqPtr_virtual_reg_1.dump_VCD(dt, backing.INST_fifo_enqPtr_virtual_reg_1);
  INST_fifo_enqPtr_wires_0.dump_VCD(dt, backing.INST_fifo_enqPtr_wires_0);
  INST_fifo_enqPtr_wires_1.dump_VCD(dt, backing.INST_fifo_enqPtr_wires_1);
  INST_fifo_nEmpty_ehrReg.dump_VCD(dt, backing.INST_fifo_nEmpty_ehrReg);
  INST_fifo_nEmpty_ignored_wires_0.dump_VCD(dt, backing.INST_fifo_nEmpty_ignored_wires_0);
  INST_fifo_nEmpty_ignored_wires_1.dump_VCD(dt, backing.INST_fifo_nEmpty_ignored_wires_1);
  INST_fifo_nEmpty_virtual_reg_0.dump_VCD(dt, backing.INST_fifo_nEmpty_virtual_reg_0);
  INST_fifo_nEmpty_virtual_reg_1.dump_VCD(dt, backing.INST_fifo_nEmpty_virtual_reg_1);
  INST_fifo_nEmpty_wires_0.dump_VCD(dt, backing.INST_fifo_nEmpty_wires_0);
  INST_fifo_nEmpty_wires_1.dump_VCD(dt, backing.INST_fifo_nEmpty_wires_1);
  INST_fifo_nFull_ehrReg.dump_VCD(dt, backing.INST_fifo_nFull_ehrReg);
  INST_fifo_nFull_ignored_wires_0.dump_VCD(dt, backing.INST_fifo_nFull_ignored_wires_0);
  INST_fifo_nFull_ignored_wires_1.dump_VCD(dt, backing.INST_fifo_nFull_ignored_wires_1);
  INST_fifo_nFull_virtual_reg_0.dump_VCD(dt, backing.INST_fifo_nFull_virtual_reg_0);
  INST_fifo_nFull_virtual_reg_1.dump_VCD(dt, backing.INST_fifo_nFull_virtual_reg_1);
  INST_fifo_nFull_wires_0.dump_VCD(dt, backing.INST_fifo_nFull_wires_0);
  INST_fifo_nFull_wires_1.dump_VCD(dt, backing.INST_fifo_nFull_wires_1);
  INST_fifo_regs_0.dump_VCD(dt, backing.INST_fifo_regs_0);
  INST_fifo_regs_1.dump_VCD(dt, backing.INST_fifo_regs_1);
  INST_fifo_regs_2.dump_VCD(dt, backing.INST_fifo_regs_2);
  INST_m_cycle.dump_VCD(dt, backing.INST_m_cycle);
  INST_m_input_count.dump_VCD(dt, backing.INST_m_input_count);
  INST_m_output_count.dump_VCD(dt, backing.INST_m_output_count);
  INST_m_randomA_ignore.dump_VCD(dt, backing.INST_m_randomA_ignore);
  INST_m_randomA_initialized.dump_VCD(dt, backing.INST_m_randomA_initialized);
  INST_m_randomA_zaz.dump_VCD(dt, backing.INST_m_randomA_zaz);
  INST_m_randomB_ignore.dump_VCD(dt, backing.INST_m_randomB_ignore);
  INST_m_randomB_initialized.dump_VCD(dt, backing.INST_m_randomB_initialized);
  INST_m_randomB_zaz.dump_VCD(dt, backing.INST_m_randomB_zaz);
  INST_m_randomC_ignore.dump_VCD(dt, backing.INST_m_randomC_ignore);
  INST_m_randomC_initialized.dump_VCD(dt, backing.INST_m_randomC_initialized);
  INST_m_randomC_zaz.dump_VCD(dt, backing.INST_m_randomC_zaz);
  INST_m_randomData_ignore.dump_VCD(dt, backing.INST_m_randomData_ignore);
  INST_m_randomData_initialized.dump_VCD(dt, backing.INST_m_randomData_initialized);
  INST_m_randomData_zaz.dump_VCD(dt, backing.INST_m_randomData_zaz);
  INST_m_ref_fifo_ehrReg.dump_VCD(dt, backing.INST_m_ref_fifo_ehrReg);
  INST_m_ref_fifo_ehrReg_1.dump_VCD(dt, backing.INST_m_ref_fifo_ehrReg_1);
  INST_m_ref_fifo_ehrReg_2.dump_VCD(dt, backing.INST_m_ref_fifo_ehrReg_2);
  INST_m_ref_fifo_ehrReg_3.dump_VCD(dt, backing.INST_m_ref_fifo_ehrReg_3);
  INST_m_ref_fifo_ehrReg_4.dump_VCD(dt, backing.INST_m_ref_fifo_ehrReg_4);
  INST_m_ref_fifo_ignored_wires_0.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_0);
  INST_m_ref_fifo_ignored_wires_0_1.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_0_1);
  INST_m_ref_fifo_ignored_wires_0_2.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_0_2);
  INST_m_ref_fifo_ignored_wires_0_3.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_0_3);
  INST_m_ref_fifo_ignored_wires_0_4.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_0_4);
  INST_m_ref_fifo_ignored_wires_1.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_1);
  INST_m_ref_fifo_ignored_wires_1_1.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_1_1);
  INST_m_ref_fifo_ignored_wires_1_2.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_1_2);
  INST_m_ref_fifo_ignored_wires_1_3.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_1_3);
  INST_m_ref_fifo_ignored_wires_1_4.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_1_4);
  INST_m_ref_fifo_ignored_wires_2.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_2);
  INST_m_ref_fifo_ignored_wires_2_1.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_2_1);
  INST_m_ref_fifo_ref_noncf_fifo.dump_VCD(dt, backing.INST_m_ref_fifo_ref_noncf_fifo);
  INST_m_ref_fifo_virtual_reg_0.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_0);
  INST_m_ref_fifo_virtual_reg_0_1.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_0_1);
  INST_m_ref_fifo_virtual_reg_0_2.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_0_2);
  INST_m_ref_fifo_virtual_reg_0_3.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_0_3);
  INST_m_ref_fifo_virtual_reg_0_4.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_0_4);
  INST_m_ref_fifo_virtual_reg_1.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_1);
  INST_m_ref_fifo_virtual_reg_1_1.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_1_1);
  INST_m_ref_fifo_virtual_reg_1_2.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_1_2);
  INST_m_ref_fifo_virtual_reg_1_3.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_1_3);
  INST_m_ref_fifo_virtual_reg_1_4.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_1_4);
  INST_m_ref_fifo_virtual_reg_2.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_2);
  INST_m_ref_fifo_virtual_reg_2_1.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_2_1);
  INST_m_ref_fifo_wires_0.dump_VCD(dt, backing.INST_m_ref_fifo_wires_0);
  INST_m_ref_fifo_wires_0_1.dump_VCD(dt, backing.INST_m_ref_fifo_wires_0_1);
  INST_m_ref_fifo_wires_0_2.dump_VCD(dt, backing.INST_m_ref_fifo_wires_0_2);
  INST_m_ref_fifo_wires_0_3.dump_VCD(dt, backing.INST_m_ref_fifo_wires_0_3);
  INST_m_ref_fifo_wires_0_4.dump_VCD(dt, backing.INST_m_ref_fifo_wires_0_4);
  INST_m_ref_fifo_wires_1.dump_VCD(dt, backing.INST_m_ref_fifo_wires_1);
  INST_m_ref_fifo_wires_1_1.dump_VCD(dt, backing.INST_m_ref_fifo_wires_1_1);
  INST_m_ref_fifo_wires_1_2.dump_VCD(dt, backing.INST_m_ref_fifo_wires_1_2);
  INST_m_ref_fifo_wires_1_3.dump_VCD(dt, backing.INST_m_ref_fifo_wires_1_3);
  INST_m_ref_fifo_wires_1_4.dump_VCD(dt, backing.INST_m_ref_fifo_wires_1_4);
  INST_m_ref_fifo_wires_2.dump_VCD(dt, backing.INST_m_ref_fifo_wires_2);
  INST_m_ref_fifo_wires_2_1.dump_VCD(dt, backing.INST_m_ref_fifo_wires_2_1);
}
