
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7180 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 332.102 ; gain = 100.152
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento_5_2/experimento_5_2.srcs/sources_1/new/main.vhd:14]
INFO: [Synth 8-3491] module 'clk_divider' declared at 'C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento_5_2/experimento_5_2.srcs/sources_1/imports/new/clk_divider.vhd:4' bound to instance 'divisor_clock' of component 'clk_divider' [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento_5_2/experimento_5_2.srcs/sources_1/new/main.vhd:33]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento_5_2/experimento_5_2.srcs/sources_1/imports/new/clk_divider.vhd:9]
WARNING: [Synth 8-614] signal 'c' is read in the process but is not in the sensitivity list [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento_5_2/experimento_5_2.srcs/sources_1/imports/new/clk_divider.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (1#1) [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento_5_2/experimento_5_2.srcs/sources_1/imports/new/clk_divider.vhd:9]
INFO: [Synth 8-3491] module 'codificador_7_segm' declared at 'C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento_5_2/experimento_5_2.srcs/sources_1/new/codificador_7_segm.vhd:5' bound to instance 'codificador_seg_0' of component 'codificador_7_segm' [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento_5_2/experimento_5_2.srcs/sources_1/new/main.vhd:36]
INFO: [Synth 8-638] synthesizing module 'codificador_7_segm' [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento_5_2/experimento_5_2.srcs/sources_1/new/codificador_7_segm.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'codificador_7_segm' (2#1) [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento_5_2/experimento_5_2.srcs/sources_1/new/codificador_7_segm.vhd:10]
INFO: [Synth 8-3491] module 'codificador_7_segm' declared at 'C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento_5_2/experimento_5_2.srcs/sources_1/new/codificador_7_segm.vhd:5' bound to instance 'codificador_seg_1' of component 'codificador_7_segm' [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento_5_2/experimento_5_2.srcs/sources_1/new/main.vhd:39]
INFO: [Synth 8-3491] module 'codificador_7_segm' declared at 'C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento_5_2/experimento_5_2.srcs/sources_1/new/codificador_7_segm.vhd:5' bound to instance 'codificador_min' of component 'codificador_7_segm' [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento_5_2/experimento_5_2.srcs/sources_1/new/main.vhd:42]
WARNING: [Synth 8-614] signal 's_ativo' is read in the process but is not in the sensitivity list [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento_5_2/experimento_5_2.srcs/sources_1/new/main.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'main' (3#1) [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento_5_2/experimento_5_2.srcs/sources_1/new/main.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 384.590 ; gain = 152.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 384.590 ; gain = 152.641
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento_5_2/experimento_5_2.srcs/constrs_1/imports/new/Basys3.xdc]
WARNING: [Vivado 12-507] No nets matched 'stop_IBUF'. [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento_5_2/experimento_5_2.srcs/constrs_1/imports/new/Basys3.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento_5_2/experimento_5_2.srcs/constrs_1/imports/new/Basys3.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento_5_2/experimento_5_2.srcs/constrs_1/imports/new/Basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento_5_2/experimento_5_2.srcs/constrs_1/imports/new/Basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 719.848 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 719.848 ; gain = 487.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 719.848 ; gain = 487.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 719.848 ; gain = 487.898
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mostrar" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "segm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element count_seg_0_reg was removed.  [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento_5_2/experimento_5_2.srcs/sources_1/new/main.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element counter_clk_reg was removed.  [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento_5_2/experimento_5_2.srcs/sources_1/new/main.vhd:107]
WARNING: [Synth 8-327] inferring latch for variable 'bar_reg' [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento_5_2/experimento_5_2.srcs/sources_1/new/codificador_7_segm.vhd:15]
WARNING: [Synth 8-327] inferring latch for variable 's_ativo_reg' [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento_5_2/experimento_5_2.srcs/sources_1/new/main.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 719.848 ; gain = 487.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module codificador_7_segm 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "divisor_clock/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "divisor_clock/c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element counter_clk_reg was removed.  [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento_5_2/experimento_5_2.srcs/sources_1/new/main.vhd:107]
WARNING: [Synth 8-6014] Unused sequential element count_seg_0_reg was removed.  [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento_5_2/experimento_5_2.srcs/sources_1/new/main.vhd:64]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mostrar_reg[3] )
WARNING: [Synth 8-3332] Sequential element (mostrar_reg[3]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 719.848 ; gain = 487.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 719.848 ; gain = 487.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 732.020 ; gain = 500.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 732.852 ; gain = 500.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 732.852 ; gain = 500.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 732.852 ; gain = 500.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 732.852 ; gain = 500.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 732.852 ; gain = 500.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 732.852 ; gain = 500.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 732.852 ; gain = 500.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    28|
|3     |LUT1   |     4|
|4     |LUT2   |    21|
|5     |LUT3   |    16|
|6     |LUT4   |    33|
|7     |LUT5   |    21|
|8     |LUT6   |     7|
|9     |FDCE   |    11|
|10    |FDRE   |   107|
|11    |LDC    |    18|
|12    |LDP    |     4|
|13    |IBUF   |     4|
|14    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+---------------------+------+
|      |Instance            |Module               |Cells |
+------+--------------------+---------------------+------+
|1     |top                 |                     |   287|
|2     |  codificador_min   |codificador_7_segm   |    19|
|3     |  codificador_seg_0 |codificador_7_segm_0 |    26|
|4     |  codificador_seg_1 |codificador_7_segm_1 |    19|
|5     |  divisor_clock     |clk_divider          |    52|
+------+--------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 732.852 ; gain = 500.902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 732.852 ; gain = 165.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 732.852 ; gain = 500.902
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  LDC => LDCE: 18 instances
  LDP => LDPE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 10 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 732.852 ; gain = 506.980
INFO: [Common 17-1381] The checkpoint 'C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento_5_2/experimento_5_2.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 732.852 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jul 16 18:25:06 2023...
