{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724733665358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724733665358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 27 10:11:05 2024 " "Processing started: Tue Aug 27 10:11:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724733665358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724733665358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_processor_32bit -c MIPS_processor_32bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_processor_32bit -c MIPS_processor_32bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724733665358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724733665611 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724733665611 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 MIPS_processor_32bit.v(26) " "Verilog HDL Expression warning at MIPS_processor_32bit.v(26): truncated literal to match 3 bits" {  } { { "MIPS_processor_32bit.v" "" { Text "C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/projects/MIPS_processor_32bit/MIPS_processor_32bit.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1724733670939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_processor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_processor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS32_pipe " "Found entity 1: MIPS32_pipe" {  } { { "MIPS_processor_32bit.v" "" { Text "C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/projects/MIPS_processor_32bit/MIPS_processor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724733670940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724733670940 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS32_pipe " "Elaborating entity \"MIPS32_pipe\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724733670958 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MIPS_processor_32bit.v(92) " "Verilog HDL Case Statement information at MIPS_processor_32bit.v(92): all case item expressions in this case statement are onehot" {  } { { "MIPS_processor_32bit.v" "" { Text "C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/projects/MIPS_processor_32bit/MIPS_processor_32bit.v" 92 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1724733670968 "|MIPS32_pipe"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MIPS_processor_32bit.v(137) " "Verilog HDL Case Statement information at MIPS_processor_32bit.v(137): all case item expressions in this case statement are onehot" {  } { { "MIPS_processor_32bit.v" "" { Text "C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/projects/MIPS_processor_32bit/MIPS_processor_32bit.v" 137 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1724733670969 "|MIPS32_pipe"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MIPS_processor_32bit.v(150) " "Verilog HDL Case Statement information at MIPS_processor_32bit.v(150): all case item expressions in this case statement are onehot" {  } { { "MIPS_processor_32bit.v" "" { Text "C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/projects/MIPS_processor_32bit/MIPS_processor_32bit.v" 150 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1724733670970 "|MIPS32_pipe"}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "272 " "272 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1724733671243 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk2 " "No output dependent on input pin \"clk2\"" {  } { { "MIPS_processor_32bit.v" "" { Text "C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/projects/MIPS_processor_32bit/MIPS_processor_32bit.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724733671249 "|MIPS32_pipe|clk2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk1 " "No output dependent on input pin \"clk1\"" {  } { { "MIPS_processor_32bit.v" "" { Text "C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/projects/MIPS_processor_32bit/MIPS_processor_32bit.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724733671249 "|MIPS32_pipe|clk1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1724733671249 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724733671250 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724733671250 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724733671250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724733671402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 27 10:11:11 2024 " "Processing ended: Tue Aug 27 10:11:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724733671402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724733671402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724733671402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724733671402 ""}
