// AND gate
/*

 a | b | out
 -----------
 0 | 0 | 0
 0 | 1 | 0
 1 | 0 | 0
 1 | 1 | 1

*/

CHIP And {
    IN a, b;
    OUT out;

    PARTS:
        Nand(a=a, b=b, out=carry);
        Not(in=carry, out=out);
}
