// Seed: 295773281
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.id_3 = 0;
  parameter id_4 = 1;
  wire [-1 'b0 : 1] id_5;
  wire id_6;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri   id_1,
    input  uwire id_2,
    output tri0  id_3
    , id_7,
    input  wire  id_4,
    output uwire id_5
);
  final $clog2(21);
  ;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_8,
      id_1,
      id_5
  );
  output logic [7:0] id_3;
  inout wand id_2;
  inout wire id_1;
  wire id_9;
  assign id_3[-1] = -1;
  wire  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ;
  assign id_2 = -1;
  wire id_43;
  ;
endmodule
