{
    "name": "systemverilog",
    "displayName": "SystemVerilog - Language Support",
    "description": "Language support for Verilog / SystemVerilog",
    "version": "0.10.11",
    "publisher": "eirikpre",
    "author": {
        "name": "Eirik Presteg√•rdshus",
        "email": "eirikpre@gmail.com"
    },
    "license": "MIT",
    "keywords": [
        "verilog",
        "systemverilog",
        "syntax",
        "highlighting",
        "hdl"
    ],
    "icon": "resources/sys_verilog_logo.png",
    "galleryBanner": {
        "color": "#1e415e",
        "theme": "dark"
    },
    "repository": {
        "type": "git",
        "url": "https://github.com/eirikpre/VSCode-SystemVerilog"
    },
    "engines": {
        "vscode": "^1.51.0"
    },
    "categories": [
        "Programming Languages"
    ],
    "main": "./out/extension.js",
    "activationEvents": [
        "onLanguage:systemverilog",
        "onLanguage:verilog",
        "workspaceContains:**/*.{sv,v}"
    ],
    "contributes": {
        "configuration": [
            {
                "title": "SystemVerilog Language Server",
                "properties": {
                    "systemverilog.disableIndexing": {
                        "type": "boolean",
                        "default": false,
                        "description": "Disable automatic indexing when opening a folder or workspace."
                    },
                    "systemverilog.parallelProcessing": {
                        "type": "integer",
                        "default": 10,
                        "description": "The number of files the extension should attempt to process in parallel. Processing consist of opening found files and perform matching to find symbols."
                    },
                    "systemverilog.includeIndexing": {
                        "type": "array",
                        "default": [
                            "**/*.{sv,v,svh,vh}"
                        ],
                        "description": "Files included for indexing (glob pattern)."
                    },
                    "systemverilog.excludeIndexing": {
                        "type": "string",
                        "default": "",
                        "description": "Files excluded from indexing (glob pattern)."
                    },
                    "systemverilog.forceFastIndexing": {
                        "type": "boolean",
                        "default": true,
                        "description": "Force indexing to use fast regular expression parsing."
                    },
                    "systemverilog.enableIncrementalIndexing": {
                        "type": "boolean",
                        "default": true,
                        "description": "Enable incremental indexation as you open files."
                    },
                    "systemverilog.documentSymbolsPrecision": {
                        "type": "string",
                        "enum": [
                            "full",
                            "declaration",
                            "fast"
                        ],
                        "default": "full",
                        "description": "The level of detail the parser should look for when looking for symbols."
                    },
                    "systemverilog.compilerType": {
                        "type": "string",
                        "enum": [
                            "Verilator",
                            "VCS"
                        ],
                        "default": "Verilator",
                        "description": "Select the compiler type from the drop down list."
                    },
                    "systemverilog.launchConfiguration": {
                        "type": "string",
                        "default": "verilator --sv --lint-only --language 1800-2012 --Wall",
                        "description": "Launch command for running the compiler."
                    },
                    "systemverilog.compileOnSave": {
                        "type": "boolean",
                        "default": false,
                        "description": "Compile SystemVerilog/Verilog files when saved."
                    },
                    "systemverilog.trace.server": {
                        "type": "string",
                        "enum": [
                            "off",
                            "messages",
                            "verbose"
                        ],
                        "default": "off",
                        "description": "Traces the communication between VS Code and the SystemVerilog language server."
                    },
                    "systemverilog.antlrVerification": {
                        "type": "boolean",
                        "default": false,
                        "description": "Use ANTLR parser to verify text documents when edited."
                    },
                    "systemverilog.verifyOnOpen": {
                        "type": "boolean",
                        "default": false,
                        "description": "Run ANTLR verification on all files when opened."
                    }
                }
            }
        ],
        "languages": [
            {
                "id": "systemverilog",
                "aliases": [
                    "SystemVerilog",
                    "systemverilog",
                    "System Verilog",
                    "Systemverilog"
                ],
                "extensions": [
                    ".sv",
                    ".svh"
                ],
                "configuration": "./language-configuration.json"
            },
            {
                "id": "verilog",
                "aliases": [
                    "Verilog",
                    "verilog"
                ],
                "extensions": [
                    ".v",
                    ".vh"
                ],
                "configuration": "./language-configuration.json"
            }
        ],
        "snippets": [
            {
                "language": "systemverilog",
                "path": "./snippets/systemverilog.json"
            },
            {
                "language": "verilog",
                "path": "./snippets/systemverilog.json"
            }
        ],
        "grammars": [
            {
                "language": "systemverilog",
                "scopeName": "text.systemverilog",
                "path": "./syntaxes/systemverilog.tmLanguage.json"
            },
            {
                "language": "verilog",
                "scopeName": "text.systemverilog",
                "path": "./syntaxes/systemverilog.tmLanguage.json"
            }
        ],
        "commands": [
            {
                "command": "systemverilog.build_index",
                "title": "SystemVerilog: Build index of modules in workspace"
            },
            {
                "command": "systemverilog.auto_instantiate",
                "title": "SystemVerilog: Auto instantiate modules in workspace"
            },
            {
                "command": "systemverilog.compile",
                "title": "SystemVerilog: Compile the opened document"
            }
        ],
        "jsonValidation": [
            {
                "fileMatch": "tasks.json",
                "url": "./schemas/tasks.schema.json"
            }
        ],
        "problemMatchers": [
            {
                "name": "vlog-error",
                "owner": "Questasim",
                "source": "systemverilog",
                "severity": "error",
                "fileLocation": "autoDetect",
                "pattern": [
                    {
                        "regexp": "\\*\\* Error: ([^:]*?)\\((\\d+)\\): \\((.*?)\\) (.*)",
                        "file": 1,
                        "line": 2,
                        "code": 3,
                        "message": 4
                    }
                ]
            },
            {
                "name": "vlog-warn",
                "owner": "Questasim",
                "source": "systemverilog",
                "severity": "warning",
                "fileLocation": "autoDetect",
                "pattern": [
                    {
                        "regexp": "\\*\\* Warning: ([^:]*?)\\((\\d+)\\): \\((.*?)\\) (.*)",
                        "file": 1,
                        "line": 2,
                        "code": 3,
                        "message": 4
                    }
                ]
            },
            {
                "name": "vlog-info",
                "owner": "Questasim",
                "source": "systemverilog",
                "severity": "info",
                "fileLocation": "autoDetect",
                "pattern": [
                    {
                        "regexp": "\\*\\* (Info|Note \\(downgraded\\)): ([^:]*?)\\((\\d+)\\): \\((.*?)\\) (.*)",
                        "file": 2,
                        "line": 3,
                        "code": 4,
                        "message": 5
                    }
                ]
            },
            {
                "name": "vsim-error",
                "owner": "Questasim",
                "source": "systemverilog",
                "severity": "error",
                "fileLocation": "autoDetect",
                "pattern": [
                    {
                        "regexp": "\\*\\* Error: (.*)",
                        "message": 1
                    },
                    {
                        "regexp": ".*? File: (.+?) Line: (\\d+)",
                        "file": 1,
                        "line": 2
                    }
                ]
            },
            {
                "name": "vsim-warning",
                "owner": "Questasim",
                "source": "systemverilog",
                "severity": "warning",
                "fileLocation": "autoDetect",
                "pattern": [
                    {
                        "regexp": "\\*\\* Warning: (.*)",
                        "message": 1
                    },
                    {
                        "regexp": ".*? File: (.+?) Line: (\\d+)",
                        "file": 1,
                        "line": 2
                    }
                ]
            },
            {
                "name": "vsim-info",
                "owner": "Questasim",
                "source": "systemverilog",
                "severity": "info",
                "fileLocation": "autoDetect",
                "pattern": [
                    {
                        "regexp": "\\*\\* Info: (.*)",
                        "message": 1
                    },
                    {
                        "regexp": ".*? File: (.+?) Line: (\\d+)",
                        "file": 1,
                        "line": 2
                    }
                ]
            },
            {
                "name": "verilator-error",
                "owner": "Verilator",
                "source": "systemverilog",
                "severity": "error",
                "fileLocation": "autoDetect",
                "pattern": [
                    {
                        "regexp": "%Error(-[A-Z0-9]+)?: ((\\S+):(\\d+):((\\d+):)? )?(.*)$",
                        "severity": 1,
                        "file": 2,
                        "line": 3,
                        "column": 4,
                        "message": 5
                    }
                ]
            },
            {
                "name": "verilator-warning",
                "owner": "Verilator",
                "source": "systemverilog",
                "severity": "warning",
                "fileLocation": "autoDetect",
                "pattern": [
                    {
                        "regexp": "%Warning(-[A-Z0-9]+)?: ((\\S+):(\\d+):((\\d+):)? )?(.*)$",
                        "severity": 1,
                        "file": 2,
                        "line": 3,
                        "column": 4,
                        "message": 5
                    }
                ]
            }
        ]
    },
    "scripts": {
        "vscode:prepublish": "npm run compile",
        "compile": "npm run antlr4ts_compile && tsc -p ./",
        "watch": "tsc -watch -p ./",
        "test": "npm run compile && node ./out/test/runTest.js",
        "coverage": "nyc npm test",
        "antlr4ts_compile": "antlr4ts -visitor ./src/compiling/ANTLR/grammar/SystemVerilog.g4 -o ./src/compiling/ANTLR/grammar/build"
    },
    "devDependencies": {
        "@types/glob": "^7.1.3",
        "@types/mocha": "^8.2.0",
        "@types/node": "^12.19.4",
        "@types/vscode": "^1.51.0",
        "antlr4ts-cli": "^0.5.0-alpha.3",
        "languages": "0.1.3",
        "mocha": "^8.2.1",
        "mocha-multi-reporters": "^1.5.1",
        "nyc": "^14.1.1",
        "typescript": "^3.9.7",
        "vscode-test": "^1.4.1"
    },
    "dependencies": {
        "antlr4": "^4.8.0",
        "antlr4ts": "^0.5.0-alpha.3",
        "child_process": "^1.0.2",
        "glob": "^7.1.6",
        "uri-js": "^4.2.2",
        "vscode-languageclient": "^5.2.1",
        "vscode-languageserver": "^5.2.1"
    }
}
