
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 6.73

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_data_reg[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    19    0.18    1.38    1.56    1.76 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.38    0.00    1.76 ^ rd_data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.76   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rd_data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.44    0.44   library removal time
                                  0.44   data required time
-----------------------------------------------------------------------------
                                  0.44   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  1.33   slack (MET)


Startpoint: wr_data[0] (input port clocked by core_clock)
Endpoint: mem[4][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     7    0.04    0.00    0.00    0.20 v wr_data[0] (in)
                                         wr_data[0] (net)
                  0.00    0.00    0.20 v _456_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.19    0.39 v _456_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _084_ (net)
                  0.06    0.00    0.39 v mem[4][0]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem[4][0]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_data_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    19    0.18    1.38    1.56    1.76 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.38    0.00    1.76 ^ rd_data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.76   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rd_data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.42    9.58   library recovery time
                                  9.58   data required time
-----------------------------------------------------------------------------
                                  9.58   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  7.82   slack (MET)


Startpoint: rd_ptr[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.01    0.08    0.41    0.41 ^ rd_ptr[3]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[3] (net)
                  0.08    0.00    0.41 ^ _332_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.13    0.50    0.37    0.78 ^ _332_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _166_ (net)
                  0.50    0.00    0.78 ^ _333_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.17    0.13    0.91 v _333_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _290_ (net)
                  0.17    0.00    0.91 v _616_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.04    0.35    0.53    1.43 ^ _616_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _292_ (net)
                  0.35    0.00    1.43 ^ _309_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     1    0.01    0.07    0.20    1.63 ^ _309_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _150_ (net)
                  0.07    0.00    1.63 ^ _310_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.15    0.10    1.73 v _310_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _151_ (net)
                  0.15    0.00    1.73 v _312_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.04    0.17    0.40    2.13 ^ _312_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _153_ (net)
                  0.17    0.00    2.13 ^ _313_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     5    0.05    0.09    0.07    2.20 v _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         rd_count[4] (net)
                  0.09    0.00    2.20 v _324_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     2    0.05    0.29    0.19    2.39 ^ _324_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _161_ (net)
                  0.29    0.00    2.39 ^ _393_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.12    0.14    0.18    2.56 ^ _393_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _189_ (net)
                  0.14    0.00    2.56 ^ _414_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     1    0.03    0.09    0.19    2.75 ^ _414_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _194_ (net)
                  0.09    0.00    2.75 ^ _415_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     9    0.12    0.14    0.16    2.91 ^ _415_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _195_ (net)
                  0.14    0.00    2.91 ^ _601_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.00    0.06    0.25    3.15 v _601_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _149_ (net)
                  0.06    0.00    3.15 v wr_ptr[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.15   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ wr_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -3.15   data arrival time
-----------------------------------------------------------------------------
                                  6.73   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_data_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    19    0.18    1.38    1.56    1.76 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.38    0.00    1.76 ^ rd_data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.76   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rd_data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.42    9.58   library recovery time
                                  9.58   data required time
-----------------------------------------------------------------------------
                                  9.58   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  7.82   slack (MET)


Startpoint: rd_ptr[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.01    0.08    0.41    0.41 ^ rd_ptr[3]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[3] (net)
                  0.08    0.00    0.41 ^ _332_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.13    0.50    0.37    0.78 ^ _332_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _166_ (net)
                  0.50    0.00    0.78 ^ _333_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.17    0.13    0.91 v _333_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _290_ (net)
                  0.17    0.00    0.91 v _616_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.04    0.35    0.53    1.43 ^ _616_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _292_ (net)
                  0.35    0.00    1.43 ^ _309_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     1    0.01    0.07    0.20    1.63 ^ _309_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _150_ (net)
                  0.07    0.00    1.63 ^ _310_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.15    0.10    1.73 v _310_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _151_ (net)
                  0.15    0.00    1.73 v _312_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.04    0.17    0.40    2.13 ^ _312_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _153_ (net)
                  0.17    0.00    2.13 ^ _313_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     5    0.05    0.09    0.07    2.20 v _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         rd_count[4] (net)
                  0.09    0.00    2.20 v _324_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     2    0.05    0.29    0.19    2.39 ^ _324_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _161_ (net)
                  0.29    0.00    2.39 ^ _393_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.12    0.14    0.18    2.56 ^ _393_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _189_ (net)
                  0.14    0.00    2.56 ^ _414_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     1    0.03    0.09    0.19    2.75 ^ _414_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _194_ (net)
                  0.09    0.00    2.75 ^ _415_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     9    0.12    0.14    0.16    2.91 ^ _415_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _195_ (net)
                  0.14    0.00    2.91 ^ _601_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.00    0.06    0.25    3.15 v _601_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _149_ (net)
                  0.06    0.00    3.15 v wr_ptr[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.15   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ wr_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -3.15   data arrival time
-----------------------------------------------------------------------------
                                  6.73   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.63e-02   3.07e-03   8.66e-08   2.94e-02  38.8%
Combinational          3.73e-02   9.05e-03   9.82e-08   4.63e-02  61.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.36e-02   1.21e-02   1.85e-07   7.57e-02 100.0%
                          84.0%      16.0%       0.0%
