[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/LargeHex/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 249
LIB: work
FILE: ${SURELOG_DIR}/tests/LargeHex/dut.sv
n<> u<248> t<Top_level_rule> c<1> l<1:1> el<21:1>
  n<> u<1> t<Null_rule> p<248> s<247> l<1:1>
  n<> u<247> t<Source_text> p<248> c<53> l<1:1> el<18:10>
    n<> u<53> t<Description> p<247> c<52> s<246> l<1:1> el<3:10>
      n<> u<52> t<Module_declaration> p<53> c<21> l<1:1> el<3:10>
        n<> u<21> t<Module_nonansi_header> p<52> c<2> s<50> l<1:1> el<1:65>
          n<module> u<2> t<Module_keyword> p<21> s<3> l<1:1> el<1:7>
          n<tlul_fifo_sync> u<3> t<STRING_CONST> p<21> s<19> l<1:8> el<1:22>
          n<> u<19> t<Parameter_port_list> p<21> c<18> s<20> l<1:23> el<1:61>
            n<> u<18> t<Parameter_port_declaration> p<19> c<17> l<1:25> el<1:60>
              n<> u<17> t<Parameter_declaration> p<18> c<7> l<1:25> el<1:60>
                n<> u<7> t<Data_type_or_implicit> p<17> c<6> s<16> l<1:35> el<1:47>
                  n<> u<6> t<Data_type> p<7> c<4> l<1:35> el<1:47>
                    n<> u<4> t<IntegerAtomType_Int> p<6> s<5> l<1:35> el<1:38>
                    n<> u<5> t<Signing_Unsigned> p<6> l<1:39> el<1:47>
                n<> u<16> t<List_of_param_assignments> p<17> c<15> l<1:48> el<1:60>
                  n<> u<15> t<Param_assignment> p<16> c<8> l<1:48> el<1:60>
                    n<ReqDepth> u<8> t<STRING_CONST> p<15> s<14> l<1:48> el<1:56>
                    n<> u<14> t<Constant_param_expression> p<15> c<13> l<1:59> el<1:60>
                      n<> u<13> t<Constant_mintypmax_expression> p<14> c<12> l<1:59> el<1:60>
                        n<> u<12> t<Constant_expression> p<13> c<11> l<1:59> el<1:60>
                          n<> u<11> t<Constant_primary> p<12> c<10> l<1:59> el<1:60>
                            n<> u<10> t<Primary_literal> p<11> c<9> l<1:59> el<1:60>
                              n<2> u<9> t<INT_CONST> p<10> l<1:59> el<1:60>
          n<> u<20> t<List_of_ports> p<21> l<1:62> el<1:64>
        n<> u<50> t<Module_item> p<52> c<49> s<51> l<2:4> el<2:33>
          n<> u<49> t<Non_port_module_item> p<50> c<48> l<2:4> el<2:33>
            n<> u<48> t<Module_or_generate_item> p<49> c<47> l<2:4> el<2:33>
              n<> u<47> t<Module_common_item> p<48> c<46> l<2:4> el<2:33>
                n<> u<46> t<Module_or_generate_item_declaration> p<47> c<45> l<2:4> el<2:33>
                  n<> u<45> t<Package_or_generate_item_declaration> p<46> c<44> l<2:4> el<2:33>
                    n<> u<44> t<Data_declaration> p<45> c<43> l<2:4> el<2:33>
                      n<> u<43> t<Variable_declaration> p<44> c<39> l<2:4> el<2:33>
                        n<> u<39> t<Data_type> p<43> c<22> s<42> l<2:4> el<2:24>
                          n<> u<22> t<IntVec_TypeLogic> p<39> s<38> l<2:4> el<2:9>
                          n<> u<38> t<Packed_dimension> p<39> c<37> l<2:10> el<2:24>
                            n<> u<37> t<Constant_range> p<38> c<32> l<2:11> el<2:23>
                              n<> u<32> t<Constant_expression> p<37> c<26> s<36> l<2:11> el<2:21>
                                n<> u<26> t<Constant_expression> p<32> c<25> s<31> l<2:11> el<2:19>
                                  n<> u<25> t<Constant_primary> p<26> c<24> l<2:11> el<2:19>
                                    n<> u<24> t<Primary_literal> p<25> c<23> l<2:11> el<2:19>
                                      n<ReqDepth> u<23> t<STRING_CONST> p<24> l<2:11> el<2:19>
                                n<> u<31> t<BinOp_Minus> p<32> s<30> l<2:19> el<2:20>
                                n<> u<30> t<Constant_expression> p<32> c<29> l<2:20> el<2:21>
                                  n<> u<29> t<Constant_primary> p<30> c<28> l<2:20> el<2:21>
                                    n<> u<28> t<Primary_literal> p<29> c<27> l<2:20> el<2:21>
                                      n<1> u<27> t<INT_CONST> p<28> l<2:20> el<2:21>
                              n<> u<36> t<Constant_expression> p<37> c<35> l<2:22> el<2:23>
                                n<> u<35> t<Constant_primary> p<36> c<34> l<2:22> el<2:23>
                                  n<> u<34> t<Primary_literal> p<35> c<33> l<2:22> el<2:23>
                                    n<0> u<33> t<INT_CONST> p<34> l<2:22> el<2:23>
                        n<> u<42> t<List_of_variable_decl_assignments> p<43> c<41> l<2:25> el<2:32>
                          n<> u<41> t<Variable_decl_assignment> p<42> c<40> l<2:25> el<2:32>
                            n<storage> u<40> t<STRING_CONST> p<41> l<2:25> el<2:32>
        n<> u<51> t<ENDMODULE> p<52> l<3:1> el<3:10>
    n<> u<246> t<Description> p<247> c<245> l<6:1> el<18:10>
      n<> u<245> t<Module_declaration> p<246> c<82> l<6:1> el<18:10>
        n<> u<82> t<Module_nonansi_header> p<245> c<54> s<120> l<6:1> el<7:64>
          n<module> u<54> t<Module_keyword> p<82> s<55> l<6:1> el<6:7>
          n<tlul_socket_1n> u<55> t<STRING_CONST> p<82> s<80> l<6:8> el<6:22>
          n<> u<80> t<Parameter_port_list> p<82> c<79> s<81> l<6:23> el<7:61>
            n<> u<79> t<Parameter_port_declaration> p<80> c<78> l<7:6> el<7:60>
              n<> u<78> t<Parameter_declaration> p<79> c<68> l<7:6> el<7:60>
                n<> u<68> t<Data_type_or_implicit> p<78> c<67> s<77> l<7:16> el<7:26>
                  n<> u<67> t<Data_type> p<68> c<56> l<7:16> el<7:26>
                    n<> u<56> t<IntVec_TypeBit> p<67> s<66> l<7:16> el<7:19>
                    n<> u<66> t<Packed_dimension> p<67> c<65> l<7:20> el<7:26>
                      n<> u<65> t<Constant_range> p<66> c<60> l<7:21> el<7:25>
                        n<> u<60> t<Constant_expression> p<65> c<59> s<64> l<7:21> el<7:23>
                          n<> u<59> t<Constant_primary> p<60> c<58> l<7:21> el<7:23>
                            n<> u<58> t<Primary_literal> p<59> c<57> l<7:21> el<7:23>
                              n<75> u<57> t<INT_CONST> p<58> l<7:21> el<7:23>
                        n<> u<64> t<Constant_expression> p<65> c<63> l<7:24> el<7:25>
                          n<> u<63> t<Constant_primary> p<64> c<62> l<7:24> el<7:25>
                            n<> u<62> t<Primary_literal> p<63> c<61> l<7:24> el<7:25>
                              n<0> u<61> t<INT_CONST> p<62> l<7:24> el<7:25>
                n<> u<77> t<List_of_param_assignments> p<78> c<76> l<7:27> el<7:60>
                  n<> u<76> t<Param_assignment> p<77> c<69> l<7:27> el<7:60>
                    n<DReqDepth> u<69> t<STRING_CONST> p<76> s<75> l<7:27> el<7:36>
                    n<> u<75> t<Constant_param_expression> p<76> c<74> l<7:39> el<7:60>
                      n<> u<74> t<Constant_mintypmax_expression> p<75> c<73> l<7:39> el<7:60>
                        n<> u<73> t<Constant_expression> p<74> c<72> l<7:39> el<7:60>
                          n<> u<72> t<Constant_primary> p<73> c<71> l<7:39> el<7:60>
                            n<> u<71> t<Primary_literal> p<72> c<70> l<7:39> el<7:60>
                              n<76'h2000000000000000F> u<70> t<INT_CONST> p<71> l<7:39> el<7:60>
          n<> u<81> t<List_of_ports> p<82> l<7:61> el<7:63>
        n<> u<120> t<Module_item> p<245> c<119> s<149> l<8:6> el<8:60>
          n<> u<119> t<Non_port_module_item> p<120> c<118> l<8:6> el<8:60>
            n<> u<118> t<Module_or_generate_item> p<119> c<117> l<8:6> el<8:60>
              n<> u<117> t<Module_common_item> p<118> c<116> l<8:6> el<8:60>
                n<> u<116> t<Module_or_generate_item_declaration> p<117> c<115> l<8:6> el<8:60>
                  n<> u<115> t<Package_or_generate_item_declaration> p<116> c<114> l<8:6> el<8:60>
                    n<> u<114> t<Parameter_declaration> p<115> c<86> l<8:6> el<8:59>
                      n<> u<86> t<Data_type_or_implicit> p<114> c<85> s<113> l<8:16> el<8:28>
                        n<> u<85> t<Data_type> p<86> c<83> l<8:16> el<8:28>
                          n<> u<83> t<IntegerAtomType_Int> p<85> s<84> l<8:16> el<8:19>
                          n<> u<84> t<Signing_Unsigned> p<85> l<8:20> el<8:28>
                      n<> u<113> t<List_of_param_assignments> p<114> c<112> l<8:29> el<8:59>
                        n<> u<112> t<Param_assignment> p<113> c<87> l<8:29> el<8:59>
                          n<ReqDepthKO> u<87> t<STRING_CONST> p<112> s<111> l<8:29> el<8:39>
                          n<> u<111> t<Constant_param_expression> p<112> c<110> l<8:42> el<8:59>
                            n<> u<110> t<Constant_mintypmax_expression> p<111> c<109> l<8:42> el<8:59>
                              n<> u<109> t<Constant_expression> p<110> c<108> l<8:42> el<8:59>
                                n<> u<108> t<Constant_primary> p<109> c<88> l<8:42> el<8:59>
                                  n<DReqDepth> u<88> t<STRING_CONST> p<108> s<107> l<8:42> el<8:51>
                                  n<> u<107> t<Constant_select> p<108> c<89> l<8:51> el<8:59>
                                    n<> u<89> t<Constant_bit_select> p<107> s<106> l<8:51> el<8:51>
                                    n<> u<106> t<Constant_part_select_range> p<107> c<105> l<8:52> el<8:58>
                                      n<> u<105> t<Constant_indexed_range> p<106> c<99> l<8:52> el<8:58>
                                        n<> u<99> t<Constant_expression> p<105> c<93> s<100> l<8:52> el<8:55>
                                          n<> u<93> t<Constant_expression> p<99> c<92> s<98> l<8:52> el<8:53>
                                            n<> u<92> t<Constant_primary> p<93> c<91> l<8:52> el<8:53>
                                              n<> u<91> t<Primary_literal> p<92> c<90> l<8:52> el<8:53>
                                                n<8> u<90> t<INT_CONST> p<91> l<8:52> el<8:53>
                                          n<> u<98> t<BinOp_Mult> p<99> s<97> l<8:53> el<8:54>
                                          n<> u<97> t<Constant_expression> p<99> c<96> l<8:54> el<8:55>
                                            n<> u<96> t<Constant_primary> p<97> c<95> l<8:54> el<8:55>
                                              n<> u<95> t<Primary_literal> p<96> c<94> l<8:54> el<8:55>
                                                n<4> u<94> t<INT_CONST> p<95> l<8:54> el<8:55>
                                        n<> u<100> t<IncPartSelectOp> p<105> s<104> l<8:55> el<8:57>
                                        n<> u<104> t<Constant_expression> p<105> c<103> l<8:57> el<8:58>
                                          n<> u<103> t<Constant_primary> p<104> c<102> l<8:57> el<8:58>
                                            n<> u<102> t<Primary_literal> p<103> c<101> l<8:57> el<8:58>
                                              n<4> u<101> t<INT_CONST> p<102> l<8:57> el<8:58>
        n<> u<149> t<Module_item> p<245> c<148> s<181> l<9:6> el<9:39>
          n<> u<148> t<Non_port_module_item> p<149> c<147> l<9:6> el<9:39>
            n<> u<147> t<Module_or_generate_item> p<148> c<146> l<9:6> el<9:39>
              n<> u<146> t<Module_common_item> p<147> c<145> l<9:6> el<9:39>
                n<> u<145> t<Module_or_generate_item_declaration> p<146> c<144> l<9:6> el<9:39>
                  n<> u<144> t<Package_or_generate_item_declaration> p<145> c<143> l<9:6> el<9:39>
                    n<> u<143> t<Data_declaration> p<144> c<142> l<9:6> el<9:39>
                      n<> u<142> t<Variable_declaration> p<143> c<138> l<9:6> el<9:39>
                        n<> u<138> t<Data_type> p<142> c<121> s<141> l<9:6> el<9:28>
                          n<> u<121> t<IntVec_TypeLogic> p<138> s<137> l<9:6> el<9:11>
                          n<> u<137> t<Packed_dimension> p<138> c<136> l<9:12> el<9:28>
                            n<> u<136> t<Constant_range> p<137> c<131> l<9:13> el<9:27>
                              n<> u<131> t<Constant_expression> p<136> c<125> s<135> l<9:13> el<9:25>
                                n<> u<125> t<Constant_expression> p<131> c<124> s<130> l<9:13> el<9:23>
                                  n<> u<124> t<Constant_primary> p<125> c<123> l<9:13> el<9:23>
                                    n<> u<123> t<Primary_literal> p<124> c<122> l<9:13> el<9:23>
                                      n<ReqDepthKO> u<122> t<STRING_CONST> p<123> l<9:13> el<9:23>
                                n<> u<130> t<BinOp_Minus> p<131> s<129> l<9:23> el<9:24>
                                n<> u<129> t<Constant_expression> p<131> c<128> l<9:24> el<9:25>
                                  n<> u<128> t<Constant_primary> p<129> c<127> l<9:24> el<9:25>
                                    n<> u<127> t<Primary_literal> p<128> c<126> l<9:24> el<9:25>
                                      n<1> u<126> t<INT_CONST> p<127> l<9:24> el<9:25>
                              n<> u<135> t<Constant_expression> p<136> c<134> l<9:26> el<9:27>
                                n<> u<134> t<Constant_primary> p<135> c<133> l<9:26> el<9:27>
                                  n<> u<133> t<Primary_literal> p<134> c<132> l<9:26> el<9:27>
                                    n<0> u<132> t<INT_CONST> p<133> l<9:26> el<9:27>
                        n<> u<141> t<List_of_variable_decl_assignments> p<142> c<140> l<9:29> el<9:38>
                          n<> u<140> t<Variable_decl_assignment> p<141> c<139> l<9:29> el<9:38>
                            n<storageKO> u<139> t<STRING_CONST> p<140> l<9:29> el<9:38>
        n<> u<181> t<Module_item> p<245> c<180> s<210> l<11:6> el<11:58>
          n<> u<180> t<Non_port_module_item> p<181> c<179> l<11:6> el<11:58>
            n<> u<179> t<Module_or_generate_item> p<180> c<178> l<11:6> el<11:58>
              n<> u<178> t<Module_common_item> p<179> c<177> l<11:6> el<11:58>
                n<> u<177> t<Module_or_generate_item_declaration> p<178> c<176> l<11:6> el<11:58>
                  n<> u<176> t<Package_or_generate_item_declaration> p<177> c<175> l<11:6> el<11:58>
                    n<> u<175> t<Parameter_declaration> p<176> c<153> l<11:6> el<11:57>
                      n<> u<153> t<Data_type_or_implicit> p<175> c<152> s<174> l<11:16> el<11:28>
                        n<> u<152> t<Data_type> p<153> c<150> l<11:16> el<11:28>
                          n<> u<150> t<IntegerAtomType_Int> p<152> s<151> l<11:16> el<11:19>
                          n<> u<151> t<Signing_Unsigned> p<152> l<11:20> el<11:28>
                      n<> u<174> t<List_of_param_assignments> p<175> c<173> l<11:29> el<11:57>
                        n<> u<173> t<Param_assignment> p<174> c<154> l<11:29> el<11:57>
                          n<ReqDepthOK> u<154> t<STRING_CONST> p<173> s<172> l<11:29> el<11:39>
                          n<> u<172> t<Constant_param_expression> p<173> c<171> l<11:42> el<11:57>
                            n<> u<171> t<Constant_mintypmax_expression> p<172> c<170> l<11:42> el<11:57>
                              n<> u<170> t<Constant_expression> p<171> c<169> l<11:42> el<11:57>
                                n<> u<169> t<Constant_primary> p<170> c<155> l<11:42> el<11:57>
                                  n<DReqDepth> u<155> t<STRING_CONST> p<169> s<168> l<11:42> el<11:51>
                                  n<> u<168> t<Constant_select> p<169> c<156> l<11:51> el<11:57>
                                    n<> u<156> t<Constant_bit_select> p<168> s<167> l<11:51> el<11:51>
                                    n<> u<167> t<Constant_part_select_range> p<168> c<166> l<11:52> el<11:56>
                                      n<> u<166> t<Constant_indexed_range> p<167> c<160> l<11:52> el<11:56>
                                        n<> u<160> t<Constant_expression> p<166> c<159> s<161> l<11:52> el<11:53>
                                          n<> u<159> t<Constant_primary> p<160> c<158> l<11:52> el<11:53>
                                            n<> u<158> t<Primary_literal> p<159> c<157> l<11:52> el<11:53>
                                              n<0> u<157> t<INT_CONST> p<158> l<11:52> el<11:53>
                                        n<> u<161> t<IncPartSelectOp> p<166> s<165> l<11:53> el<11:55>
                                        n<> u<165> t<Constant_expression> p<166> c<164> l<11:55> el<11:56>
                                          n<> u<164> t<Constant_primary> p<165> c<163> l<11:55> el<11:56>
                                            n<> u<163> t<Primary_literal> p<164> c<162> l<11:55> el<11:56>
                                              n<4> u<162> t<INT_CONST> p<163> l<11:55> el<11:56>
        n<> u<210> t<Module_item> p<245> c<209> s<243> l<12:6> el<12:39>
          n<> u<209> t<Non_port_module_item> p<210> c<208> l<12:6> el<12:39>
            n<> u<208> t<Module_or_generate_item> p<209> c<207> l<12:6> el<12:39>
              n<> u<207> t<Module_common_item> p<208> c<206> l<12:6> el<12:39>
                n<> u<206> t<Module_or_generate_item_declaration> p<207> c<205> l<12:6> el<12:39>
                  n<> u<205> t<Package_or_generate_item_declaration> p<206> c<204> l<12:6> el<12:39>
                    n<> u<204> t<Data_declaration> p<205> c<203> l<12:6> el<12:39>
                      n<> u<203> t<Variable_declaration> p<204> c<199> l<12:6> el<12:39>
                        n<> u<199> t<Data_type> p<203> c<182> s<202> l<12:6> el<12:28>
                          n<> u<182> t<IntVec_TypeLogic> p<199> s<198> l<12:6> el<12:11>
                          n<> u<198> t<Packed_dimension> p<199> c<197> l<12:12> el<12:28>
                            n<> u<197> t<Constant_range> p<198> c<192> l<12:13> el<12:27>
                              n<> u<192> t<Constant_expression> p<197> c<186> s<196> l<12:13> el<12:25>
                                n<> u<186> t<Constant_expression> p<192> c<185> s<191> l<12:13> el<12:23>
                                  n<> u<185> t<Constant_primary> p<186> c<184> l<12:13> el<12:23>
                                    n<> u<184> t<Primary_literal> p<185> c<183> l<12:13> el<12:23>
                                      n<ReqDepthOK> u<183> t<STRING_CONST> p<184> l<12:13> el<12:23>
                                n<> u<191> t<BinOp_Minus> p<192> s<190> l<12:23> el<12:24>
                                n<> u<190> t<Constant_expression> p<192> c<189> l<12:24> el<12:25>
                                  n<> u<189> t<Constant_primary> p<190> c<188> l<12:24> el<12:25>
                                    n<> u<188> t<Primary_literal> p<189> c<187> l<12:24> el<12:25>
                                      n<1> u<187> t<INT_CONST> p<188> l<12:24> el<12:25>
                              n<> u<196> t<Constant_expression> p<197> c<195> l<12:26> el<12:27>
                                n<> u<195> t<Constant_primary> p<196> c<194> l<12:26> el<12:27>
                                  n<> u<194> t<Primary_literal> p<195> c<193> l<12:26> el<12:27>
                                    n<0> u<193> t<INT_CONST> p<194> l<12:26> el<12:27>
                        n<> u<202> t<List_of_variable_decl_assignments> p<203> c<201> l<12:29> el<12:38>
                          n<> u<201> t<Variable_decl_assignment> p<202> c<200> l<12:29> el<12:38>
                            n<storageOK> u<200> t<STRING_CONST> p<201> l<12:29> el<12:38>
        n<> u<243> t<Module_item> p<245> c<242> s<244> l<14:5> el<16:17>
          n<> u<242> t<Non_port_module_item> p<243> c<241> l<14:5> el<16:17>
            n<> u<241> t<Module_or_generate_item> p<242> c<240> l<14:5> el<16:17>
              n<> u<240> t<Module_instantiation> p<241> c<211> l<14:5> el<16:17>
                n<tlul_fifo_sync> u<211> t<STRING_CONST> p<240> s<234> l<14:5> el<14:19>
                n<> u<234> t<Parameter_value_assignment> p<240> c<233> s<239> l<14:20> el<16:6>
                  n<> u<233> t<List_of_parameter_assignments> p<234> c<232> l<15:7> el<15:33>
                    n<> u<232> t<Named_parameter_assignment> p<233> c<212> l<15:7> el<15:33>
                      n<ReqDepth> u<212> t<STRING_CONST> p<232> s<231> l<15:8> el<15:16>
                      n<> u<231> t<Param_expression> p<232> c<230> l<15:17> el<15:32>
                        n<> u<230> t<Mintypmax_expression> p<231> c<229> l<15:17> el<15:32>
                          n<> u<229> t<Expression> p<230> c<228> l<15:17> el<15:32>
                            n<> u<228> t<Primary> p<229> c<227> l<15:17> el<15:32>
                              n<> u<227> t<Complex_func_call> p<228> c<213> l<15:17> el<15:32>
                                n<DReqDepth> u<213> t<STRING_CONST> p<227> s<226> l<15:17> el<15:26>
                                n<> u<226> t<Select> p<227> c<214> l<15:26> el<15:32>
                                  n<> u<214> t<Bit_select> p<226> s<225> l<15:26> el<15:26>
                                  n<> u<225> t<Part_select_range> p<226> c<224> l<15:27> el<15:31>
                                    n<> u<224> t<Indexed_range> p<225> c<218> l<15:27> el<15:31>
                                      n<> u<218> t<Expression> p<224> c<217> s<219> l<15:27> el<15:28>
                                        n<> u<217> t<Primary> p<218> c<216> l<15:27> el<15:28>
                                          n<> u<216> t<Primary_literal> p<217> c<215> l<15:27> el<15:28>
                                            n<0> u<215> t<INT_CONST> p<216> l<15:27> el<15:28>
                                      n<> u<219> t<IncPartSelectOp> p<224> s<223> l<15:28> el<15:30>
                                      n<> u<223> t<Constant_expression> p<224> c<222> l<15:30> el<15:31>
                                        n<> u<222> t<Constant_primary> p<223> c<221> l<15:30> el<15:31>
                                          n<> u<221> t<Primary_literal> p<222> c<220> l<15:30> el<15:31>
                                            n<4> u<220> t<INT_CONST> p<221> l<15:30> el<15:31>
                n<> u<239> t<Hierarchical_instance> p<240> c<236> l<16:7> el<16:16>
                  n<> u<236> t<Name_of_instance> p<239> c<235> s<238> l<16:7> el<16:13>
                    n<fifo_d> u<235> t<STRING_CONST> p<236> l<16:7> el<16:13>
                  n<> u<238> t<List_of_port_connections> p<239> c<237> l<16:15> el<16:15>
                    n<> u<237> t<Ordered_port_connection> p<238> l<16:15> el<16:15>
        n<> u<244> t<ENDMODULE> p<245> l<18:1> el<18:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/LargeHex/dut.sv:1:1: No timescale set for "tlul_fifo_sync".
[WRN:PA0205] ${SURELOG_DIR}/tests/LargeHex/dut.sv:6:1: No timescale set for "tlul_socket_1n".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/LargeHex/dut.sv:1:1: Compile module "work@tlul_fifo_sync".
[INF:CP0303] ${SURELOG_DIR}/tests/LargeHex/dut.sv:6:1: Compile module "work@tlul_socket_1n".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitTypespec                                            1
ClassDefn                                              8
ClassTypespec                                          1
Constant                                              20
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
Function                                               9
IODecl                                                11
IndexedPartSelect                                      2
IntTypespec                                           12
LogicNet                                               3
LogicTypespec                                          4
Module                                                 2
ModuleTypespec                                         1
Operation                                              4
Package                                                1
PackedArrayTypespec                                    1
ParamAssign                                            4
Parameter                                              4
Range                                                  4
RefModule                                              1
RefObj                                                 3
RefTypespec                                           21
Task                                                   9
TypedefTypespec                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/LargeHex/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/LargeHex/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/LargeHex/builtin.sv, line:1:3, endln:27:11
      |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypedef:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: , line:6:14, endln:6:17
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/LargeHex/builtin.sv, line:1:3, endln:27:11
      |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/LargeHex/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/LargeHex/builtin.sv, line:1:3, endln:27:11
      |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/LargeHex/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypedef:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: , line:18:14, endln:18:17
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/LargeHex/builtin.sv, line:1:3, endln:27:11
      |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/LargeHex/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypedef:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: , line:24:14, endln:24:17
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/LargeHex/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/LargeHex/builtin.sv, line:30:3, endln:52:11
      |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiTypedef:
      \_ClassTypespec: (process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiClassDefn:
        \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/LargeHex/builtin.sv, line:30:3, endln:52:11
      |vpiImportTypespec:
      \_ClassTypespec: (process), line:34:21, endln:34:28
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process), line:34:21, endln:34:28
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/LargeHex/builtin.sv, line:30:3, endln:52:11
      |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/LargeHex/builtin.sv, line:30:3, endln:52:11
      |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/LargeHex/builtin.sv, line:30:3, endln:52:11
      |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/LargeHex/builtin.sv, line:30:3, endln:52:11
      |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/LargeHex/builtin.sv, line:30:3, endln:52:11
      |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: , line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/LargeHex/builtin.sv, line:30:3, endln:52:11
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiTypedef:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/LargeHex/builtin.sv, line:30:3, endln:52:11
      |vpiName:state
      |vpiTypedefAlias:
      \_RefTypespec: (builtin::process::state), line:32:13, endln:32:67
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiFullName:builtin::process::state
        |vpiActual:
        \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/LargeHex/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/LargeHex/builtin.sv, line:55:3, endln:69:11
      |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/LargeHex/builtin.sv, line:55:3, endln:69:11
      |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/LargeHex/builtin.sv, line:55:3, endln:69:11
      |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypedef:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:66:26, endln:66:29
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiImportTypespec:
      \_IntTypespec: , line:66:26, endln:66:29
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: , line:66:14, endln:66:17
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:26, endln:66:29
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/LargeHex/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/LargeHex/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/LargeHex/builtin.sv, line:55:3, endln:69:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/LargeHex/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/LargeHex/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/LargeHex/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@tlul_fifo_sync (work@tlul_fifo_sync), file:${SURELOG_DIR}/tests/LargeHex/dut.sv, line:1:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@tlul_fifo_sync
  |vpiParameter:
  \_Parameter: (work@tlul_fifo_sync.ReqDepth), line:1:48, endln:1:60
    |vpiParent:
    \_Module: work@tlul_fifo_sync (work@tlul_fifo_sync), file:${SURELOG_DIR}/tests/LargeHex/dut.sv, line:1:1, endln:3:10
    |UINT:2
    |vpiTypespec:
    \_RefTypespec: (work@tlul_fifo_sync.ReqDepth), line:1:35, endln:1:47
      |vpiParent:
      \_Parameter: (work@tlul_fifo_sync.ReqDepth), line:1:48, endln:1:60
      |vpiFullName:work@tlul_fifo_sync.ReqDepth
      |vpiActual:
      \_IntTypespec: , line:1:35, endln:1:47
    |vpiName:ReqDepth
    |vpiFullName:work@tlul_fifo_sync.ReqDepth
  |vpiParamAssign:
  \_ParamAssign: , line:1:48, endln:1:60
    |vpiParent:
    \_Module: work@tlul_fifo_sync (work@tlul_fifo_sync), file:${SURELOG_DIR}/tests/LargeHex/dut.sv, line:1:1, endln:3:10
    |vpiRhs:
    \_Constant: , line:1:59, endln:1:60
      |vpiParent:
      \_ParamAssign: , line:1:48, endln:1:60
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@tlul_fifo_sync.ReqDepth), line:1:48, endln:1:60
  |vpiTypedef:
  \_IntTypespec: , line:1:35, endln:1:47
    |vpiParent:
    \_Module: work@tlul_fifo_sync (work@tlul_fifo_sync), file:${SURELOG_DIR}/tests/LargeHex/dut.sv, line:1:1, endln:3:10
  |vpiTypedef:
  \_LogicTypespec: , line:2:4, endln:2:24
    |vpiParent:
    \_Module: work@tlul_fifo_sync (work@tlul_fifo_sync), file:${SURELOG_DIR}/tests/LargeHex/dut.sv, line:1:1, endln:3:10
    |vpiRange:
    \_Range: , line:2:10, endln:2:24
      |vpiParent:
      \_LogicTypespec: , line:2:4, endln:2:24
      |vpiLeftRange:
      \_Operation: , line:2:11, endln:2:21
        |vpiParent:
        \_Range: , line:2:10, endln:2:24
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@tlul_fifo_sync.ReqDepth), line:2:11, endln:2:19
          |vpiParent:
          \_Operation: , line:2:11, endln:2:21
          |vpiName:ReqDepth
          |vpiFullName:work@tlul_fifo_sync.ReqDepth
          |vpiActual:
          \_Parameter: (work@tlul_fifo_sync.ReqDepth), line:1:48, endln:1:60
        |vpiOperand:
        \_Constant: , line:2:20, endln:2:21
          |vpiParent:
          \_Operation: , line:2:11, endln:2:21
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:22, endln:2:23
        |vpiParent:
        \_Range: , line:2:10, endln:2:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_IntTypespec: , line:1:35, endln:1:47
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:4, endln:2:24
  |vpiImportTypespec:
  \_LogicNet: (work@tlul_fifo_sync.storage), line:2:25, endln:2:32
    |vpiParent:
    \_Module: work@tlul_fifo_sync (work@tlul_fifo_sync), file:${SURELOG_DIR}/tests/LargeHex/dut.sv, line:1:1, endln:3:10
    |vpiTypespec:
    \_RefTypespec: (work@tlul_fifo_sync.storage), line:2:4, endln:2:24
      |vpiParent:
      \_LogicNet: (work@tlul_fifo_sync.storage), line:2:25, endln:2:32
      |vpiFullName:work@tlul_fifo_sync.storage
      |vpiActual:
      \_LogicTypespec: , line:2:4, endln:2:24
    |vpiName:storage
    |vpiFullName:work@tlul_fifo_sync.storage
    |vpiNetType:36
  |vpiDefName:work@tlul_fifo_sync
  |vpiNet:
  \_LogicNet: (work@tlul_fifo_sync.storage), line:2:25, endln:2:32
|vpiAllModules:
\_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/LargeHex/dut.sv, line:6:1, endln:18:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@tlul_socket_1n
  |vpiParameter:
  \_Parameter: (work@tlul_socket_1n.DReqDepth), line:7:27, endln:7:60
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/LargeHex/dut.sv, line:6:1, endln:18:10
    |HEX:2000000000000000F
    |vpiTypespec:
    \_RefTypespec: (work@tlul_socket_1n.DReqDepth), line:7:16, endln:7:26
      |vpiParent:
      \_Parameter: (work@tlul_socket_1n.DReqDepth), line:7:27, endln:7:60
      |vpiFullName:work@tlul_socket_1n.DReqDepth
      |vpiActual:
      \_PackedArrayTypespec: , line:7:16, endln:7:26
    |vpiName:DReqDepth
    |vpiFullName:work@tlul_socket_1n.DReqDepth
  |vpiParameter:
  \_Parameter: (work@tlul_socket_1n.ReqDepthKO), line:8:29, endln:8:59
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/LargeHex/dut.sv, line:6:1, endln:18:10
    |vpiTypespec:
    \_RefTypespec: (work@tlul_socket_1n.ReqDepthKO), line:8:16, endln:8:28
      |vpiParent:
      \_Parameter: (work@tlul_socket_1n.ReqDepthKO), line:8:29, endln:8:59
      |vpiFullName:work@tlul_socket_1n.ReqDepthKO
      |vpiActual:
      \_IntTypespec: , line:8:16, endln:8:28
    |vpiName:ReqDepthKO
    |vpiFullName:work@tlul_socket_1n.ReqDepthKO
  |vpiParameter:
  \_Parameter: (work@tlul_socket_1n.ReqDepthOK), line:11:29, endln:11:57
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/LargeHex/dut.sv, line:6:1, endln:18:10
    |vpiTypespec:
    \_RefTypespec: (work@tlul_socket_1n.ReqDepthOK), line:11:16, endln:11:28
      |vpiParent:
      \_Parameter: (work@tlul_socket_1n.ReqDepthOK), line:11:29, endln:11:57
      |vpiFullName:work@tlul_socket_1n.ReqDepthOK
      |vpiActual:
      \_IntTypespec: , line:11:16, endln:11:28
    |vpiName:ReqDepthOK
    |vpiFullName:work@tlul_socket_1n.ReqDepthOK
  |vpiParamAssign:
  \_ParamAssign: , line:7:27, endln:7:60
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/LargeHex/dut.sv, line:6:1, endln:18:10
    |vpiRhs:
    \_Constant: , line:7:39, endln:7:60
      |vpiParent:
      \_ParamAssign: , line:7:27, endln:7:60
      |vpiDecompile:76'h2000000000000000F
      |vpiSize:76
      |HEX:2000000000000000F
      |vpiConstType:5
    |vpiLhs:
    \_Parameter: (work@tlul_socket_1n.DReqDepth), line:7:27, endln:7:60
  |vpiParamAssign:
  \_ParamAssign: , line:8:29, endln:8:59
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/LargeHex/dut.sv, line:6:1, endln:18:10
    |vpiRhs:
    \_IndexedPartSelect: DReqDepth (work@tlul_socket_1n.DReqDepth), line:8:52, endln:8:58
      |vpiParent:
      \_ParamAssign: , line:8:29, endln:8:59
      |vpiName:DReqDepth
      |vpiFullName:work@tlul_socket_1n.DReqDepth
      |vpiDefName:DReqDepth
      |vpiActual:
      \_Parameter: (work@tlul_socket_1n.DReqDepth), line:7:27, endln:7:60
      |vpiConstantSelect:1
      |vpiIndexedPartSelectType:1
      |vpiBaseExpr:
      \_Operation: , line:8:52, endln:8:55
        |vpiParent:
        \_IndexedPartSelect: DReqDepth (work@tlul_socket_1n.DReqDepth), line:8:52, endln:8:58
        |vpiOpType:25
        |vpiOperand:
        \_Constant: , line:8:52, endln:8:53
          |vpiParent:
          \_Operation: , line:8:52, endln:8:55
          |vpiDecompile:8
          |vpiSize:64
          |UINT:8
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:8:54, endln:8:55
          |vpiParent:
          \_Operation: , line:8:52, endln:8:55
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
      |vpiWidthExpr:
      \_Constant: , line:8:57, endln:8:58
        |vpiParent:
        \_IndexedPartSelect: DReqDepth (work@tlul_socket_1n.DReqDepth), line:8:52, endln:8:58
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@tlul_socket_1n.ReqDepthKO), line:8:29, endln:8:59
  |vpiParamAssign:
  \_ParamAssign: , line:11:29, endln:11:57
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/LargeHex/dut.sv, line:6:1, endln:18:10
    |vpiRhs:
    \_IndexedPartSelect: DReqDepth (work@tlul_socket_1n.DReqDepth), line:11:52, endln:11:56
      |vpiParent:
      \_ParamAssign: , line:11:29, endln:11:57
      |vpiName:DReqDepth
      |vpiFullName:work@tlul_socket_1n.DReqDepth
      |vpiDefName:DReqDepth
      |vpiActual:
      \_Parameter: (work@tlul_socket_1n.DReqDepth), line:7:27, endln:7:60
      |vpiConstantSelect:1
      |vpiIndexedPartSelectType:1
      |vpiBaseExpr:
      \_Constant: , line:11:52, endln:11:53
        |vpiParent:
        \_IndexedPartSelect: DReqDepth (work@tlul_socket_1n.DReqDepth), line:11:52, endln:11:56
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiWidthExpr:
      \_Constant: , line:11:55, endln:11:56
        |vpiParent:
        \_IndexedPartSelect: DReqDepth (work@tlul_socket_1n.DReqDepth), line:11:52, endln:11:56
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@tlul_socket_1n.ReqDepthOK), line:11:29, endln:11:57
  |vpiTypedef:
  \_BitTypespec: , line:7:16, endln:7:19
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/LargeHex/dut.sv, line:6:1, endln:18:10
  |vpiTypedef:
  \_PackedArrayTypespec: , line:7:16, endln:7:26
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/LargeHex/dut.sv, line:6:1, endln:18:10
    |vpiRange:
    \_Range: , line:7:20, endln:7:26
      |vpiParent:
      \_PackedArrayTypespec: , line:7:16, endln:7:26
      |vpiLeftRange:
      \_Constant: , line:7:21, endln:7:23
        |vpiParent:
        \_Range: , line:7:20, endln:7:26
        |vpiDecompile:75
        |vpiSize:64
        |UINT:75
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:7:24, endln:7:25
        |vpiParent:
        \_Range: , line:7:20, endln:7:26
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@tlul_socket_1n), line:7:16, endln:7:19
      |vpiParent:
      \_PackedArrayTypespec: , line:7:16, endln:7:26
      |vpiFullName:work@tlul_socket_1n
      |vpiActual:
      \_BitTypespec: , line:7:16, endln:7:19
  |vpiTypedef:
  \_IntTypespec: , line:8:16, endln:8:28
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/LargeHex/dut.sv, line:6:1, endln:18:10
  |vpiTypedef:
  \_IntTypespec: , line:11:16, endln:11:28
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/LargeHex/dut.sv, line:6:1, endln:18:10
  |vpiTypedef:
  \_ModuleTypespec: (tlul_fifo_sync), line:14:5, endln:14:19
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/LargeHex/dut.sv, line:6:1, endln:18:10
    |vpiName:tlul_fifo_sync
  |vpiTypedef:
  \_LogicTypespec: , line:9:6, endln:9:28
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/LargeHex/dut.sv, line:6:1, endln:18:10
    |vpiRange:
    \_Range: , line:9:12, endln:9:28
      |vpiParent:
      \_LogicTypespec: , line:9:6, endln:9:28
      |vpiLeftRange:
      \_Operation: , line:9:13, endln:9:25
        |vpiParent:
        \_Range: , line:9:12, endln:9:28
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@tlul_socket_1n.ReqDepthKO), line:9:13, endln:9:23
          |vpiParent:
          \_Operation: , line:9:13, endln:9:25
          |vpiName:ReqDepthKO
          |vpiFullName:work@tlul_socket_1n.ReqDepthKO
          |vpiActual:
          \_Parameter: (work@tlul_socket_1n.ReqDepthKO), line:8:29, endln:8:59
        |vpiOperand:
        \_Constant: , line:9:24, endln:9:25
          |vpiParent:
          \_Operation: , line:9:13, endln:9:25
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:9:26, endln:9:27
        |vpiParent:
        \_Range: , line:9:12, endln:9:28
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:12:6, endln:12:28
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/LargeHex/dut.sv, line:6:1, endln:18:10
    |vpiRange:
    \_Range: , line:12:12, endln:12:28
      |vpiParent:
      \_LogicTypespec: , line:12:6, endln:12:28
      |vpiLeftRange:
      \_Operation: , line:12:13, endln:12:25
        |vpiParent:
        \_Range: , line:12:12, endln:12:28
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@tlul_socket_1n.ReqDepthOK), line:12:13, endln:12:23
          |vpiParent:
          \_Operation: , line:12:13, endln:12:25
          |vpiName:ReqDepthOK
          |vpiFullName:work@tlul_socket_1n.ReqDepthOK
          |vpiActual:
          \_Parameter: (work@tlul_socket_1n.ReqDepthOK), line:11:29, endln:11:57
        |vpiOperand:
        \_Constant: , line:12:24, endln:12:25
          |vpiParent:
          \_Operation: , line:12:13, endln:12:25
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:12:26, endln:12:27
        |vpiParent:
        \_Range: , line:12:12, endln:12:28
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_BitTypespec: , line:7:16, endln:7:19
  |vpiImportTypespec:
  \_PackedArrayTypespec: , line:7:16, endln:7:26
  |vpiImportTypespec:
  \_IntTypespec: , line:8:16, endln:8:28
  |vpiImportTypespec:
  \_IntTypespec: , line:11:16, endln:11:28
  |vpiImportTypespec:
  \_ModuleTypespec: (tlul_fifo_sync), line:14:5, endln:14:19
  |vpiImportTypespec:
  \_LogicTypespec: , line:9:6, endln:9:28
  |vpiImportTypespec:
  \_LogicNet: (work@tlul_socket_1n.storageKO), line:9:29, endln:9:38
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/LargeHex/dut.sv, line:6:1, endln:18:10
    |vpiTypespec:
    \_RefTypespec: (work@tlul_socket_1n.storageKO), line:9:6, endln:9:28
      |vpiParent:
      \_LogicNet: (work@tlul_socket_1n.storageKO), line:9:29, endln:9:38
      |vpiFullName:work@tlul_socket_1n.storageKO
      |vpiActual:
      \_LogicTypespec: , line:9:6, endln:9:28
    |vpiName:storageKO
    |vpiFullName:work@tlul_socket_1n.storageKO
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:12:6, endln:12:28
  |vpiImportTypespec:
  \_LogicNet: (work@tlul_socket_1n.storageOK), line:12:29, endln:12:38
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/LargeHex/dut.sv, line:6:1, endln:18:10
    |vpiTypespec:
    \_RefTypespec: (work@tlul_socket_1n.storageOK), line:12:6, endln:12:28
      |vpiParent:
      \_LogicNet: (work@tlul_socket_1n.storageOK), line:12:29, endln:12:38
      |vpiFullName:work@tlul_socket_1n.storageOK
      |vpiActual:
      \_LogicTypespec: , line:12:6, endln:12:28
    |vpiName:storageOK
    |vpiFullName:work@tlul_socket_1n.storageOK
    |vpiNetType:36
  |vpiDefName:work@tlul_socket_1n
  |vpiNet:
  \_LogicNet: (work@tlul_socket_1n.storageKO), line:9:29, endln:9:38
  |vpiNet:
  \_LogicNet: (work@tlul_socket_1n.storageOK), line:12:29, endln:12:38
  |vpiRefModule:
  \_RefModule: work@tlul_fifo_sync (fifo_d), line:14:5, endln:14:19
    |vpiParent:
    \_Module: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/LargeHex/dut.sv, line:6:1, endln:18:10
    |vpiName:fifo_d
    |vpiDefName:work@tlul_fifo_sync
    |vpiActual:
    \_Module: work@tlul_fifo_sync (work@tlul_fifo_sync), file:${SURELOG_DIR}/tests/LargeHex/dut.sv, line:1:1, endln:3:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
