
DCmotor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011ae4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000704  08011c88  08011c88  00021c88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801238c  0801238c  00030210  2**0
                  CONTENTS
  4 .ARM          00000008  0801238c  0801238c  0002238c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012394  08012394  00030210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08012394  08012394  00022394  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801239c  0801239c  0002239c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  080123a0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c14  20000210  080125b0  00030210  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001e24  080125b0  00031e24  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030210  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002ad91  00000000  00000000  00030240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005597  00000000  00000000  0005afd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d48  00000000  00000000  00060568  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001ba0  00000000  00000000  000622b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001dc61  00000000  00000000  00063e50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025a4a  00000000  00000000  00081ab1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a15e8  00000000  00000000  000a74fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00148ae3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008f80  00000000  00000000  00148b34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000210 	.word	0x20000210
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08011c6c 	.word	0x08011c6c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000214 	.word	0x20000214
 80001dc:	08011c6c 	.word	0x08011c6c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b974 	b.w	8000f58 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468e      	mov	lr, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14d      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4694      	mov	ip, r2
 8000c9a:	d969      	bls.n	8000d70 <__udivmoddi4+0xe8>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b152      	cbz	r2, 8000cb8 <__udivmoddi4+0x30>
 8000ca2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ca6:	f1c2 0120 	rsb	r1, r2, #32
 8000caa:	fa20 f101 	lsr.w	r1, r0, r1
 8000cae:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cb6:	4094      	lsls	r4, r2
 8000cb8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cbc:	0c21      	lsrs	r1, r4, #16
 8000cbe:	fbbe f6f8 	udiv	r6, lr, r8
 8000cc2:	fa1f f78c 	uxth.w	r7, ip
 8000cc6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cce:	fb06 f107 	mul.w	r1, r6, r7
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cde:	f080 811f 	bcs.w	8000f20 <__udivmoddi4+0x298>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 811c 	bls.w	8000f20 <__udivmoddi4+0x298>
 8000ce8:	3e02      	subs	r6, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a5b      	subs	r3, r3, r1
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cfc:	fb00 f707 	mul.w	r7, r0, r7
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x92>
 8000d04:	eb1c 0404 	adds.w	r4, ip, r4
 8000d08:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0c:	f080 810a 	bcs.w	8000f24 <__udivmoddi4+0x29c>
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	f240 8107 	bls.w	8000f24 <__udivmoddi4+0x29c>
 8000d16:	4464      	add	r4, ip
 8000d18:	3802      	subs	r0, #2
 8000d1a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d1e:	1be4      	subs	r4, r4, r7
 8000d20:	2600      	movs	r6, #0
 8000d22:	b11d      	cbz	r5, 8000d2c <__udivmoddi4+0xa4>
 8000d24:	40d4      	lsrs	r4, r2
 8000d26:	2300      	movs	r3, #0
 8000d28:	e9c5 4300 	strd	r4, r3, [r5]
 8000d2c:	4631      	mov	r1, r6
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0xc2>
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	f000 80ef 	beq.w	8000f1a <__udivmoddi4+0x292>
 8000d3c:	2600      	movs	r6, #0
 8000d3e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d42:	4630      	mov	r0, r6
 8000d44:	4631      	mov	r1, r6
 8000d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4a:	fab3 f683 	clz	r6, r3
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	d14a      	bne.n	8000de8 <__udivmoddi4+0x160>
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d302      	bcc.n	8000d5c <__udivmoddi4+0xd4>
 8000d56:	4282      	cmp	r2, r0
 8000d58:	f200 80f9 	bhi.w	8000f4e <__udivmoddi4+0x2c6>
 8000d5c:	1a84      	subs	r4, r0, r2
 8000d5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d62:	2001      	movs	r0, #1
 8000d64:	469e      	mov	lr, r3
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d0e0      	beq.n	8000d2c <__udivmoddi4+0xa4>
 8000d6a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d6e:	e7dd      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000d70:	b902      	cbnz	r2, 8000d74 <__udivmoddi4+0xec>
 8000d72:	deff      	udf	#255	; 0xff
 8000d74:	fab2 f282 	clz	r2, r2
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	f040 8092 	bne.w	8000ea2 <__udivmoddi4+0x21a>
 8000d7e:	eba1 010c 	sub.w	r1, r1, ip
 8000d82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d86:	fa1f fe8c 	uxth.w	lr, ip
 8000d8a:	2601      	movs	r6, #1
 8000d8c:	0c20      	lsrs	r0, r4, #16
 8000d8e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d92:	fb07 1113 	mls	r1, r7, r3, r1
 8000d96:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9a:	fb0e f003 	mul.w	r0, lr, r3
 8000d9e:	4288      	cmp	r0, r1
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x12c>
 8000da2:	eb1c 0101 	adds.w	r1, ip, r1
 8000da6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x12a>
 8000dac:	4288      	cmp	r0, r1
 8000dae:	f200 80cb 	bhi.w	8000f48 <__udivmoddi4+0x2c0>
 8000db2:	4643      	mov	r3, r8
 8000db4:	1a09      	subs	r1, r1, r0
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dbc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dc0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dc4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	d908      	bls.n	8000dde <__udivmoddi4+0x156>
 8000dcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dd4:	d202      	bcs.n	8000ddc <__udivmoddi4+0x154>
 8000dd6:	45a6      	cmp	lr, r4
 8000dd8:	f200 80bb 	bhi.w	8000f52 <__udivmoddi4+0x2ca>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	eba4 040e 	sub.w	r4, r4, lr
 8000de2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000de6:	e79c      	b.n	8000d22 <__udivmoddi4+0x9a>
 8000de8:	f1c6 0720 	rsb	r7, r6, #32
 8000dec:	40b3      	lsls	r3, r6
 8000dee:	fa22 fc07 	lsr.w	ip, r2, r7
 8000df2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000df6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dfa:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfe:	431c      	orrs	r4, r3
 8000e00:	40f9      	lsrs	r1, r7
 8000e02:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e06:	fa00 f306 	lsl.w	r3, r0, r6
 8000e0a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e0e:	0c20      	lsrs	r0, r4, #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fb09 1118 	mls	r1, r9, r8, r1
 8000e18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e1c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e20:	4288      	cmp	r0, r1
 8000e22:	fa02 f206 	lsl.w	r2, r2, r6
 8000e26:	d90b      	bls.n	8000e40 <__udivmoddi4+0x1b8>
 8000e28:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e30:	f080 8088 	bcs.w	8000f44 <__udivmoddi4+0x2bc>
 8000e34:	4288      	cmp	r0, r1
 8000e36:	f240 8085 	bls.w	8000f44 <__udivmoddi4+0x2bc>
 8000e3a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1a09      	subs	r1, r1, r0
 8000e42:	b2a4      	uxth	r4, r4
 8000e44:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e48:	fb09 1110 	mls	r1, r9, r0, r1
 8000e4c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e50:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e54:	458e      	cmp	lr, r1
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x1e2>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e60:	d26c      	bcs.n	8000f3c <__udivmoddi4+0x2b4>
 8000e62:	458e      	cmp	lr, r1
 8000e64:	d96a      	bls.n	8000f3c <__udivmoddi4+0x2b4>
 8000e66:	3802      	subs	r0, #2
 8000e68:	4461      	add	r1, ip
 8000e6a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e6e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e72:	eba1 010e 	sub.w	r1, r1, lr
 8000e76:	42a1      	cmp	r1, r4
 8000e78:	46c8      	mov	r8, r9
 8000e7a:	46a6      	mov	lr, r4
 8000e7c:	d356      	bcc.n	8000f2c <__udivmoddi4+0x2a4>
 8000e7e:	d053      	beq.n	8000f28 <__udivmoddi4+0x2a0>
 8000e80:	b15d      	cbz	r5, 8000e9a <__udivmoddi4+0x212>
 8000e82:	ebb3 0208 	subs.w	r2, r3, r8
 8000e86:	eb61 010e 	sbc.w	r1, r1, lr
 8000e8a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e8e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e92:	40f1      	lsrs	r1, r6
 8000e94:	431f      	orrs	r7, r3
 8000e96:	e9c5 7100 	strd	r7, r1, [r5]
 8000e9a:	2600      	movs	r6, #0
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	f1c2 0320 	rsb	r3, r2, #32
 8000ea6:	40d8      	lsrs	r0, r3
 8000ea8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eac:	fa21 f303 	lsr.w	r3, r1, r3
 8000eb0:	4091      	lsls	r1, r2
 8000eb2:	4301      	orrs	r1, r0
 8000eb4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb8:	fa1f fe8c 	uxth.w	lr, ip
 8000ebc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ec0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ec4:	0c0b      	lsrs	r3, r1, #16
 8000ec6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eca:	fb00 f60e 	mul.w	r6, r0, lr
 8000ece:	429e      	cmp	r6, r3
 8000ed0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x260>
 8000ed6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eda:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ede:	d22f      	bcs.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee0:	429e      	cmp	r6, r3
 8000ee2:	d92d      	bls.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4463      	add	r3, ip
 8000ee8:	1b9b      	subs	r3, r3, r6
 8000eea:	b289      	uxth	r1, r1
 8000eec:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ef0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ef4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef8:	fb06 f30e 	mul.w	r3, r6, lr
 8000efc:	428b      	cmp	r3, r1
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x28a>
 8000f00:	eb1c 0101 	adds.w	r1, ip, r1
 8000f04:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f08:	d216      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0a:	428b      	cmp	r3, r1
 8000f0c:	d914      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0e:	3e02      	subs	r6, #2
 8000f10:	4461      	add	r1, ip
 8000f12:	1ac9      	subs	r1, r1, r3
 8000f14:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f18:	e738      	b.n	8000d8c <__udivmoddi4+0x104>
 8000f1a:	462e      	mov	r6, r5
 8000f1c:	4628      	mov	r0, r5
 8000f1e:	e705      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000f20:	4606      	mov	r6, r0
 8000f22:	e6e3      	b.n	8000cec <__udivmoddi4+0x64>
 8000f24:	4618      	mov	r0, r3
 8000f26:	e6f8      	b.n	8000d1a <__udivmoddi4+0x92>
 8000f28:	454b      	cmp	r3, r9
 8000f2a:	d2a9      	bcs.n	8000e80 <__udivmoddi4+0x1f8>
 8000f2c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f30:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f34:	3801      	subs	r0, #1
 8000f36:	e7a3      	b.n	8000e80 <__udivmoddi4+0x1f8>
 8000f38:	4646      	mov	r6, r8
 8000f3a:	e7ea      	b.n	8000f12 <__udivmoddi4+0x28a>
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	e794      	b.n	8000e6a <__udivmoddi4+0x1e2>
 8000f40:	4640      	mov	r0, r8
 8000f42:	e7d1      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f44:	46d0      	mov	r8, sl
 8000f46:	e77b      	b.n	8000e40 <__udivmoddi4+0x1b8>
 8000f48:	3b02      	subs	r3, #2
 8000f4a:	4461      	add	r1, ip
 8000f4c:	e732      	b.n	8000db4 <__udivmoddi4+0x12c>
 8000f4e:	4630      	mov	r0, r6
 8000f50:	e709      	b.n	8000d66 <__udivmoddi4+0xde>
 8000f52:	4464      	add	r4, ip
 8000f54:	3802      	subs	r0, #2
 8000f56:	e742      	b.n	8000dde <__udivmoddi4+0x156>

08000f58 <__aeabi_idiv0>:
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <HAL_GPIO_EXTI_Callback>:
float rpm_left_velocity,rpm_right_velocity,previous_rpm_left_velocity,previous_rpm_right_velocity;
float previous_pos,pos;
float AntiWindupError,ResetError;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	80fb      	strh	r3, [r7, #6]
 static unsigned char state0,state1,state2,state3;
 static bool LEFT_ENCODER_A,RIGHT_ENCODER_A, LEFT_ENCODER_B,RIGHT_ENCODER_B;
 /* MOTOR A */
 if (GPIO_Pin == GPIO_PIN_12)
 8000f66:	88fb      	ldrh	r3, [r7, #6]
 8000f68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000f6c:	f040 80a1 	bne.w	80010b2 <HAL_GPIO_EXTI_Callback+0x156>
 {
   // chng trnh ngt ca chn 12

	 LEFT_ENCODER_A=HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_12);
 8000f70:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f74:	4892      	ldr	r0, [pc, #584]	; (80011c0 <HAL_GPIO_EXTI_Callback+0x264>)
 8000f76:	f005 fb59 	bl	800662c <HAL_GPIO_ReadPin>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	bf14      	ite	ne
 8000f80:	2301      	movne	r3, #1
 8000f82:	2300      	moveq	r3, #0
 8000f84:	b2da      	uxtb	r2, r3
 8000f86:	4b8f      	ldr	r3, [pc, #572]	; (80011c4 <HAL_GPIO_EXTI_Callback+0x268>)
 8000f88:	701a      	strb	r2, [r3, #0]
	 state0=state0|LEFT_ENCODER_A;
 8000f8a:	4b8e      	ldr	r3, [pc, #568]	; (80011c4 <HAL_GPIO_EXTI_Callback+0x268>)
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	461a      	mov	r2, r3
 8000f90:	4b8d      	ldr	r3, [pc, #564]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x26c>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	4313      	orrs	r3, r2
 8000f96:	b2da      	uxtb	r2, r3
 8000f98:	4b8b      	ldr	r3, [pc, #556]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x26c>)
 8000f9a:	701a      	strb	r2, [r3, #0]

	 state0=state0<<1;
 8000f9c:	4b8a      	ldr	r3, [pc, #552]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x26c>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	005b      	lsls	r3, r3, #1
 8000fa2:	b2da      	uxtb	r2, r3
 8000fa4:	4b88      	ldr	r3, [pc, #544]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x26c>)
 8000fa6:	701a      	strb	r2, [r3, #0]
	 LEFT_ENCODER_B=HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_13);
 8000fa8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fac:	4884      	ldr	r0, [pc, #528]	; (80011c0 <HAL_GPIO_EXTI_Callback+0x264>)
 8000fae:	f005 fb3d 	bl	800662c <HAL_GPIO_ReadPin>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	bf14      	ite	ne
 8000fb8:	2301      	movne	r3, #1
 8000fba:	2300      	moveq	r3, #0
 8000fbc:	b2da      	uxtb	r2, r3
 8000fbe:	4b83      	ldr	r3, [pc, #524]	; (80011cc <HAL_GPIO_EXTI_Callback+0x270>)
 8000fc0:	701a      	strb	r2, [r3, #0]
	 state0=state0|LEFT_ENCODER_B;
 8000fc2:	4b82      	ldr	r3, [pc, #520]	; (80011cc <HAL_GPIO_EXTI_Callback+0x270>)
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	461a      	mov	r2, r3
 8000fc8:	4b7f      	ldr	r3, [pc, #508]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x26c>)
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	b2da      	uxtb	r2, r3
 8000fd0:	4b7d      	ldr	r3, [pc, #500]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x26c>)
 8000fd2:	701a      	strb	r2, [r3, #0]
	 state0=state0 & 0x03;
 8000fd4:	4b7c      	ldr	r3, [pc, #496]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x26c>)
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	f003 0303 	and.w	r3, r3, #3
 8000fdc:	b2da      	uxtb	r2, r3
 8000fde:	4b7a      	ldr	r3, [pc, #488]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x26c>)
 8000fe0:	701a      	strb	r2, [r3, #0]

	 switch(state0)
 8000fe2:	4b79      	ldr	r3, [pc, #484]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x26c>)
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	2b03      	cmp	r3, #3
 8000fe8:	d85d      	bhi.n	80010a6 <HAL_GPIO_EXTI_Callback+0x14a>
 8000fea:	a201      	add	r2, pc, #4	; (adr r2, 8000ff0 <HAL_GPIO_EXTI_Callback+0x94>)
 8000fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ff0:	08001001 	.word	0x08001001
 8000ff4:	08001027 	.word	0x08001027
 8000ff8:	0800104d 	.word	0x0800104d
 8000ffc:	08001073 	.word	0x08001073
	 {
		 	 	 	 	 case 0:
							 	 if(left_previous==1){left_count++;}
 8001000:	4b73      	ldr	r3, [pc, #460]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	2b01      	cmp	r3, #1
 8001006:	d104      	bne.n	8001012 <HAL_GPIO_EXTI_Callback+0xb6>
 8001008:	4b72      	ldr	r3, [pc, #456]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	3301      	adds	r3, #1
 800100e:	4a71      	ldr	r2, [pc, #452]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001010:	6013      	str	r3, [r2, #0]
							 	 if(left_previous==2) {left_count--;}
 8001012:	4b6f      	ldr	r3, [pc, #444]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	2b02      	cmp	r3, #2
 8001018:	d13e      	bne.n	8001098 <HAL_GPIO_EXTI_Callback+0x13c>
 800101a:	4b6e      	ldr	r3, [pc, #440]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	3b01      	subs	r3, #1
 8001020:	4a6c      	ldr	r2, [pc, #432]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001022:	6013      	str	r3, [r2, #0]
							 	 break;
 8001024:	e038      	b.n	8001098 <HAL_GPIO_EXTI_Callback+0x13c>
		 	 	 	 	 case 1:
		 	 	 	 		 	 if(left_previous==3){left_count++;}
 8001026:	4b6a      	ldr	r3, [pc, #424]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	2b03      	cmp	r3, #3
 800102c:	d104      	bne.n	8001038 <HAL_GPIO_EXTI_Callback+0xdc>
 800102e:	4b69      	ldr	r3, [pc, #420]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	3301      	adds	r3, #1
 8001034:	4a67      	ldr	r2, [pc, #412]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001036:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 if(left_previous==0){left_count--;}
 8001038:	4b65      	ldr	r3, [pc, #404]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d12d      	bne.n	800109c <HAL_GPIO_EXTI_Callback+0x140>
 8001040:	4b64      	ldr	r3, [pc, #400]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	3b01      	subs	r3, #1
 8001046:	4a63      	ldr	r2, [pc, #396]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001048:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 break;
 800104a:	e027      	b.n	800109c <HAL_GPIO_EXTI_Callback+0x140>
		 	 	 	 	 case 2:
		 	 	 	 		 	 if(left_previous==0){left_count++;}
 800104c:	4b60      	ldr	r3, [pc, #384]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d104      	bne.n	800105e <HAL_GPIO_EXTI_Callback+0x102>
 8001054:	4b5f      	ldr	r3, [pc, #380]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	3301      	adds	r3, #1
 800105a:	4a5e      	ldr	r2, [pc, #376]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 800105c:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 if(left_previous==3) {left_count--;}
 800105e:	4b5c      	ldr	r3, [pc, #368]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	2b03      	cmp	r3, #3
 8001064:	d11c      	bne.n	80010a0 <HAL_GPIO_EXTI_Callback+0x144>
 8001066:	4b5b      	ldr	r3, [pc, #364]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	3b01      	subs	r3, #1
 800106c:	4a59      	ldr	r2, [pc, #356]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 800106e:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 break;
 8001070:	e016      	b.n	80010a0 <HAL_GPIO_EXTI_Callback+0x144>
		 	 	 	 	 case 3:
		 	 	 	 		 	 if(left_previous==2){left_count++;}
 8001072:	4b57      	ldr	r3, [pc, #348]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	2b02      	cmp	r3, #2
 8001078:	d104      	bne.n	8001084 <HAL_GPIO_EXTI_Callback+0x128>
 800107a:	4b56      	ldr	r3, [pc, #344]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	3301      	adds	r3, #1
 8001080:	4a54      	ldr	r2, [pc, #336]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001082:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 if(left_previous==1) {left_count--;}
 8001084:	4b52      	ldr	r3, [pc, #328]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	2b01      	cmp	r3, #1
 800108a:	d10b      	bne.n	80010a4 <HAL_GPIO_EXTI_Callback+0x148>
 800108c:	4b51      	ldr	r3, [pc, #324]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	3b01      	subs	r3, #1
 8001092:	4a50      	ldr	r2, [pc, #320]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001094:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 break;
 8001096:	e005      	b.n	80010a4 <HAL_GPIO_EXTI_Callback+0x148>
							 	 break;
 8001098:	bf00      	nop
 800109a:	e004      	b.n	80010a6 <HAL_GPIO_EXTI_Callback+0x14a>
		 	 	 	 		 	 break;
 800109c:	bf00      	nop
 800109e:	e002      	b.n	80010a6 <HAL_GPIO_EXTI_Callback+0x14a>
		 	 	 	 		 	 break;
 80010a0:	bf00      	nop
 80010a2:	e000      	b.n	80010a6 <HAL_GPIO_EXTI_Callback+0x14a>
		 	 	 	 		 	 break;
 80010a4:	bf00      	nop
	 }
	 left_previous=state0;
 80010a6:	4b48      	ldr	r3, [pc, #288]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x26c>)
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	461a      	mov	r2, r3
 80010ac:	4b48      	ldr	r3, [pc, #288]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 80010ae:	601a      	str	r2, [r3, #0]
		 	 	 	 		 	 if(right_previous==1) {right_count--;}
		 	 	 	 		 	 break;
		 }
		 right_previous=state3;
	 }
}
 80010b0:	e215      	b.n	80014de <HAL_GPIO_EXTI_Callback+0x582>
	 else if (GPIO_Pin == GPIO_PIN_13)
 80010b2:	88fb      	ldrh	r3, [r7, #6]
 80010b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80010b8:	f040 80b0 	bne.w	800121c <HAL_GPIO_EXTI_Callback+0x2c0>
		 LEFT_ENCODER_A=HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_12);
 80010bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010c0:	483f      	ldr	r0, [pc, #252]	; (80011c0 <HAL_GPIO_EXTI_Callback+0x264>)
 80010c2:	f005 fab3 	bl	800662c <HAL_GPIO_ReadPin>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	bf14      	ite	ne
 80010cc:	2301      	movne	r3, #1
 80010ce:	2300      	moveq	r3, #0
 80010d0:	b2da      	uxtb	r2, r3
 80010d2:	4b3c      	ldr	r3, [pc, #240]	; (80011c4 <HAL_GPIO_EXTI_Callback+0x268>)
 80010d4:	701a      	strb	r2, [r3, #0]
		 state1=state1|LEFT_ENCODER_A;
 80010d6:	4b3b      	ldr	r3, [pc, #236]	; (80011c4 <HAL_GPIO_EXTI_Callback+0x268>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	461a      	mov	r2, r3
 80010dc:	4b3e      	ldr	r3, [pc, #248]	; (80011d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	4313      	orrs	r3, r2
 80010e2:	b2da      	uxtb	r2, r3
 80010e4:	4b3c      	ldr	r3, [pc, #240]	; (80011d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 80010e6:	701a      	strb	r2, [r3, #0]
		 state1=state1<<1;
 80010e8:	4b3b      	ldr	r3, [pc, #236]	; (80011d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	005b      	lsls	r3, r3, #1
 80010ee:	b2da      	uxtb	r2, r3
 80010f0:	4b39      	ldr	r3, [pc, #228]	; (80011d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 80010f2:	701a      	strb	r2, [r3, #0]
		 LEFT_ENCODER_B=HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_13);
 80010f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010f8:	4831      	ldr	r0, [pc, #196]	; (80011c0 <HAL_GPIO_EXTI_Callback+0x264>)
 80010fa:	f005 fa97 	bl	800662c <HAL_GPIO_ReadPin>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	bf14      	ite	ne
 8001104:	2301      	movne	r3, #1
 8001106:	2300      	moveq	r3, #0
 8001108:	b2da      	uxtb	r2, r3
 800110a:	4b30      	ldr	r3, [pc, #192]	; (80011cc <HAL_GPIO_EXTI_Callback+0x270>)
 800110c:	701a      	strb	r2, [r3, #0]
		 state1=state1|LEFT_ENCODER_B;
 800110e:	4b2f      	ldr	r3, [pc, #188]	; (80011cc <HAL_GPIO_EXTI_Callback+0x270>)
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	461a      	mov	r2, r3
 8001114:	4b30      	ldr	r3, [pc, #192]	; (80011d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	4313      	orrs	r3, r2
 800111a:	b2da      	uxtb	r2, r3
 800111c:	4b2e      	ldr	r3, [pc, #184]	; (80011d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 800111e:	701a      	strb	r2, [r3, #0]
		 state1=state1 & 0x03;
 8001120:	4b2d      	ldr	r3, [pc, #180]	; (80011d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	f003 0303 	and.w	r3, r3, #3
 8001128:	b2da      	uxtb	r2, r3
 800112a:	4b2b      	ldr	r3, [pc, #172]	; (80011d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 800112c:	701a      	strb	r2, [r3, #0]
		 switch(state1)
 800112e:	4b2a      	ldr	r3, [pc, #168]	; (80011d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	2b03      	cmp	r3, #3
 8001134:	d86c      	bhi.n	8001210 <HAL_GPIO_EXTI_Callback+0x2b4>
 8001136:	a201      	add	r2, pc, #4	; (adr r2, 800113c <HAL_GPIO_EXTI_Callback+0x1e0>)
 8001138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800113c:	0800114d 	.word	0x0800114d
 8001140:	08001173 	.word	0x08001173
 8001144:	08001199 	.word	0x08001199
 8001148:	080011dd 	.word	0x080011dd
							 	 if(left_previous==1){left_count++;}
 800114c:	4b20      	ldr	r3, [pc, #128]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	2b01      	cmp	r3, #1
 8001152:	d104      	bne.n	800115e <HAL_GPIO_EXTI_Callback+0x202>
 8001154:	4b1f      	ldr	r3, [pc, #124]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	3301      	adds	r3, #1
 800115a:	4a1e      	ldr	r2, [pc, #120]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 800115c:	6013      	str	r3, [r2, #0]
							 	 if(left_previous==2) {left_count--;}
 800115e:	4b1c      	ldr	r3, [pc, #112]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	2b02      	cmp	r3, #2
 8001164:	d14d      	bne.n	8001202 <HAL_GPIO_EXTI_Callback+0x2a6>
 8001166:	4b1b      	ldr	r3, [pc, #108]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	3b01      	subs	r3, #1
 800116c:	4a19      	ldr	r2, [pc, #100]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 800116e:	6013      	str	r3, [r2, #0]
							 	 break;
 8001170:	e047      	b.n	8001202 <HAL_GPIO_EXTI_Callback+0x2a6>
		 	 	 	 		 	 if(left_previous==3){left_count++;}
 8001172:	4b17      	ldr	r3, [pc, #92]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	2b03      	cmp	r3, #3
 8001178:	d104      	bne.n	8001184 <HAL_GPIO_EXTI_Callback+0x228>
 800117a:	4b16      	ldr	r3, [pc, #88]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	3301      	adds	r3, #1
 8001180:	4a14      	ldr	r2, [pc, #80]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001182:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 if(left_previous==0){left_count--;}
 8001184:	4b12      	ldr	r3, [pc, #72]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d13c      	bne.n	8001206 <HAL_GPIO_EXTI_Callback+0x2aa>
 800118c:	4b11      	ldr	r3, [pc, #68]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	3b01      	subs	r3, #1
 8001192:	4a10      	ldr	r2, [pc, #64]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001194:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 break;
 8001196:	e036      	b.n	8001206 <HAL_GPIO_EXTI_Callback+0x2aa>
		 	 	 	 		 	 if(left_previous==0){left_count++;}
 8001198:	4b0d      	ldr	r3, [pc, #52]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d104      	bne.n	80011aa <HAL_GPIO_EXTI_Callback+0x24e>
 80011a0:	4b0c      	ldr	r3, [pc, #48]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	3301      	adds	r3, #1
 80011a6:	4a0b      	ldr	r2, [pc, #44]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 80011a8:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 if(left_previous==3) {left_count--;}
 80011aa:	4b09      	ldr	r3, [pc, #36]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	2b03      	cmp	r3, #3
 80011b0:	d12b      	bne.n	800120a <HAL_GPIO_EXTI_Callback+0x2ae>
 80011b2:	4b08      	ldr	r3, [pc, #32]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	3b01      	subs	r3, #1
 80011b8:	4a06      	ldr	r2, [pc, #24]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 80011ba:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 break;
 80011bc:	e025      	b.n	800120a <HAL_GPIO_EXTI_Callback+0x2ae>
 80011be:	bf00      	nop
 80011c0:	40021000 	.word	0x40021000
 80011c4:	2000022c 	.word	0x2000022c
 80011c8:	2000022d 	.word	0x2000022d
 80011cc:	2000022e 	.word	0x2000022e
 80011d0:	200016f0 	.word	0x200016f0
 80011d4:	20001740 	.word	0x20001740
 80011d8:	2000022f 	.word	0x2000022f
		 	 	 	 		 	 if(left_previous==2){left_count++;}
 80011dc:	4b93      	ldr	r3, [pc, #588]	; (800142c <HAL_GPIO_EXTI_Callback+0x4d0>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	2b02      	cmp	r3, #2
 80011e2:	d104      	bne.n	80011ee <HAL_GPIO_EXTI_Callback+0x292>
 80011e4:	4b92      	ldr	r3, [pc, #584]	; (8001430 <HAL_GPIO_EXTI_Callback+0x4d4>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	3301      	adds	r3, #1
 80011ea:	4a91      	ldr	r2, [pc, #580]	; (8001430 <HAL_GPIO_EXTI_Callback+0x4d4>)
 80011ec:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 if(left_previous==1) {left_count--;}
 80011ee:	4b8f      	ldr	r3, [pc, #572]	; (800142c <HAL_GPIO_EXTI_Callback+0x4d0>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	2b01      	cmp	r3, #1
 80011f4:	d10b      	bne.n	800120e <HAL_GPIO_EXTI_Callback+0x2b2>
 80011f6:	4b8e      	ldr	r3, [pc, #568]	; (8001430 <HAL_GPIO_EXTI_Callback+0x4d4>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	3b01      	subs	r3, #1
 80011fc:	4a8c      	ldr	r2, [pc, #560]	; (8001430 <HAL_GPIO_EXTI_Callback+0x4d4>)
 80011fe:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 break;
 8001200:	e005      	b.n	800120e <HAL_GPIO_EXTI_Callback+0x2b2>
							 	 break;
 8001202:	bf00      	nop
 8001204:	e004      	b.n	8001210 <HAL_GPIO_EXTI_Callback+0x2b4>
		 	 	 	 		 	 break;
 8001206:	bf00      	nop
 8001208:	e002      	b.n	8001210 <HAL_GPIO_EXTI_Callback+0x2b4>
		 	 	 	 		 	 break;
 800120a:	bf00      	nop
 800120c:	e000      	b.n	8001210 <HAL_GPIO_EXTI_Callback+0x2b4>
		 	 	 	 		 	 break;
 800120e:	bf00      	nop
		 left_previous=state1;
 8001210:	4b88      	ldr	r3, [pc, #544]	; (8001434 <HAL_GPIO_EXTI_Callback+0x4d8>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	461a      	mov	r2, r3
 8001216:	4b85      	ldr	r3, [pc, #532]	; (800142c <HAL_GPIO_EXTI_Callback+0x4d0>)
 8001218:	601a      	str	r2, [r3, #0]
}
 800121a:	e160      	b.n	80014de <HAL_GPIO_EXTI_Callback+0x582>
	 else if (GPIO_Pin == GPIO_PIN_10)		 // LEFT CHANNEL B
 800121c:	88fb      	ldrh	r3, [r7, #6]
 800121e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001222:	f040 80a2 	bne.w	800136a <HAL_GPIO_EXTI_Callback+0x40e>
		 RIGHT_ENCODER_A=HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_10);
 8001226:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800122a:	4883      	ldr	r0, [pc, #524]	; (8001438 <HAL_GPIO_EXTI_Callback+0x4dc>)
 800122c:	f005 f9fe 	bl	800662c <HAL_GPIO_ReadPin>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	bf14      	ite	ne
 8001236:	2301      	movne	r3, #1
 8001238:	2300      	moveq	r3, #0
 800123a:	b2da      	uxtb	r2, r3
 800123c:	4b7f      	ldr	r3, [pc, #508]	; (800143c <HAL_GPIO_EXTI_Callback+0x4e0>)
 800123e:	701a      	strb	r2, [r3, #0]
		 state2=state2|RIGHT_ENCODER_A;
 8001240:	4b7e      	ldr	r3, [pc, #504]	; (800143c <HAL_GPIO_EXTI_Callback+0x4e0>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	461a      	mov	r2, r3
 8001246:	4b7e      	ldr	r3, [pc, #504]	; (8001440 <HAL_GPIO_EXTI_Callback+0x4e4>)
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	4313      	orrs	r3, r2
 800124c:	b2da      	uxtb	r2, r3
 800124e:	4b7c      	ldr	r3, [pc, #496]	; (8001440 <HAL_GPIO_EXTI_Callback+0x4e4>)
 8001250:	701a      	strb	r2, [r3, #0]
		 state2=state2<<1;
 8001252:	4b7b      	ldr	r3, [pc, #492]	; (8001440 <HAL_GPIO_EXTI_Callback+0x4e4>)
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	005b      	lsls	r3, r3, #1
 8001258:	b2da      	uxtb	r2, r3
 800125a:	4b79      	ldr	r3, [pc, #484]	; (8001440 <HAL_GPIO_EXTI_Callback+0x4e4>)
 800125c:	701a      	strb	r2, [r3, #0]
		 RIGHT_ENCODER_B=HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_11);
 800125e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001262:	4875      	ldr	r0, [pc, #468]	; (8001438 <HAL_GPIO_EXTI_Callback+0x4dc>)
 8001264:	f005 f9e2 	bl	800662c <HAL_GPIO_ReadPin>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	bf14      	ite	ne
 800126e:	2301      	movne	r3, #1
 8001270:	2300      	moveq	r3, #0
 8001272:	b2da      	uxtb	r2, r3
 8001274:	4b73      	ldr	r3, [pc, #460]	; (8001444 <HAL_GPIO_EXTI_Callback+0x4e8>)
 8001276:	701a      	strb	r2, [r3, #0]
		 state2=state2|RIGHT_ENCODER_B;
 8001278:	4b72      	ldr	r3, [pc, #456]	; (8001444 <HAL_GPIO_EXTI_Callback+0x4e8>)
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	461a      	mov	r2, r3
 800127e:	4b70      	ldr	r3, [pc, #448]	; (8001440 <HAL_GPIO_EXTI_Callback+0x4e4>)
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	4313      	orrs	r3, r2
 8001284:	b2da      	uxtb	r2, r3
 8001286:	4b6e      	ldr	r3, [pc, #440]	; (8001440 <HAL_GPIO_EXTI_Callback+0x4e4>)
 8001288:	701a      	strb	r2, [r3, #0]
		 state2=state2 & 0x03;
 800128a:	4b6d      	ldr	r3, [pc, #436]	; (8001440 <HAL_GPIO_EXTI_Callback+0x4e4>)
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	f003 0303 	and.w	r3, r3, #3
 8001292:	b2da      	uxtb	r2, r3
 8001294:	4b6a      	ldr	r3, [pc, #424]	; (8001440 <HAL_GPIO_EXTI_Callback+0x4e4>)
 8001296:	701a      	strb	r2, [r3, #0]
		 switch(state2)
 8001298:	4b69      	ldr	r3, [pc, #420]	; (8001440 <HAL_GPIO_EXTI_Callback+0x4e4>)
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	2b03      	cmp	r3, #3
 800129e:	d85e      	bhi.n	800135e <HAL_GPIO_EXTI_Callback+0x402>
 80012a0:	a201      	add	r2, pc, #4	; (adr r2, 80012a8 <HAL_GPIO_EXTI_Callback+0x34c>)
 80012a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012a6:	bf00      	nop
 80012a8:	080012b9 	.word	0x080012b9
 80012ac:	080012df 	.word	0x080012df
 80012b0:	08001305 	.word	0x08001305
 80012b4:	0800132b 	.word	0x0800132b
				 if(right_previous==1){right_count++;}
 80012b8:	4b63      	ldr	r3, [pc, #396]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	2b01      	cmp	r3, #1
 80012be:	d104      	bne.n	80012ca <HAL_GPIO_EXTI_Callback+0x36e>
 80012c0:	4b62      	ldr	r3, [pc, #392]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	3301      	adds	r3, #1
 80012c6:	4a61      	ldr	r2, [pc, #388]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 80012c8:	6013      	str	r3, [r2, #0]
				 if(right_previous==2){right_count--;}
 80012ca:	4b5f      	ldr	r3, [pc, #380]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	2b02      	cmp	r3, #2
 80012d0:	d13e      	bne.n	8001350 <HAL_GPIO_EXTI_Callback+0x3f4>
 80012d2:	4b5e      	ldr	r3, [pc, #376]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	3b01      	subs	r3, #1
 80012d8:	4a5c      	ldr	r2, [pc, #368]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 80012da:	6013      	str	r3, [r2, #0]
				 break;
 80012dc:	e038      	b.n	8001350 <HAL_GPIO_EXTI_Callback+0x3f4>
	 	 		 	 if(right_previous==3){right_count++;}
 80012de:	4b5a      	ldr	r3, [pc, #360]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	2b03      	cmp	r3, #3
 80012e4:	d104      	bne.n	80012f0 <HAL_GPIO_EXTI_Callback+0x394>
 80012e6:	4b59      	ldr	r3, [pc, #356]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	3301      	adds	r3, #1
 80012ec:	4a57      	ldr	r2, [pc, #348]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 80012ee:	6013      	str	r3, [r2, #0]
	 	 		 	 if(right_previous==0){right_count--;}
 80012f0:	4b55      	ldr	r3, [pc, #340]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d12d      	bne.n	8001354 <HAL_GPIO_EXTI_Callback+0x3f8>
 80012f8:	4b54      	ldr	r3, [pc, #336]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	3b01      	subs	r3, #1
 80012fe:	4a53      	ldr	r2, [pc, #332]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 8001300:	6013      	str	r3, [r2, #0]
	 	 		 	 break;
 8001302:	e027      	b.n	8001354 <HAL_GPIO_EXTI_Callback+0x3f8>
	 	 		 	 if(right_previous==0){right_count++;}
 8001304:	4b50      	ldr	r3, [pc, #320]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d104      	bne.n	8001316 <HAL_GPIO_EXTI_Callback+0x3ba>
 800130c:	4b4f      	ldr	r3, [pc, #316]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	3301      	adds	r3, #1
 8001312:	4a4e      	ldr	r2, [pc, #312]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 8001314:	6013      	str	r3, [r2, #0]
	 	 		 	 if(right_previous==3) {right_count--;}
 8001316:	4b4c      	ldr	r3, [pc, #304]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	2b03      	cmp	r3, #3
 800131c:	d11c      	bne.n	8001358 <HAL_GPIO_EXTI_Callback+0x3fc>
 800131e:	4b4b      	ldr	r3, [pc, #300]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	3b01      	subs	r3, #1
 8001324:	4a49      	ldr	r2, [pc, #292]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 8001326:	6013      	str	r3, [r2, #0]
	 	 		 	 break;
 8001328:	e016      	b.n	8001358 <HAL_GPIO_EXTI_Callback+0x3fc>
	 	 		 	 if(right_previous==2){right_count++;}
 800132a:	4b47      	ldr	r3, [pc, #284]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	2b02      	cmp	r3, #2
 8001330:	d104      	bne.n	800133c <HAL_GPIO_EXTI_Callback+0x3e0>
 8001332:	4b46      	ldr	r3, [pc, #280]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	3301      	adds	r3, #1
 8001338:	4a44      	ldr	r2, [pc, #272]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 800133a:	6013      	str	r3, [r2, #0]
	 	 		 	 if(right_previous==1) {right_count--;}
 800133c:	4b42      	ldr	r3, [pc, #264]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	2b01      	cmp	r3, #1
 8001342:	d10b      	bne.n	800135c <HAL_GPIO_EXTI_Callback+0x400>
 8001344:	4b41      	ldr	r3, [pc, #260]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	3b01      	subs	r3, #1
 800134a:	4a40      	ldr	r2, [pc, #256]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 800134c:	6013      	str	r3, [r2, #0]
	 	 		 	 break;
 800134e:	e005      	b.n	800135c <HAL_GPIO_EXTI_Callback+0x400>
				 break;
 8001350:	bf00      	nop
 8001352:	e004      	b.n	800135e <HAL_GPIO_EXTI_Callback+0x402>
	 	 		 	 break;
 8001354:	bf00      	nop
 8001356:	e002      	b.n	800135e <HAL_GPIO_EXTI_Callback+0x402>
	 	 		 	 break;
 8001358:	bf00      	nop
 800135a:	e000      	b.n	800135e <HAL_GPIO_EXTI_Callback+0x402>
	 	 		 	 break;
 800135c:	bf00      	nop
		 right_previous=state2;
 800135e:	4b38      	ldr	r3, [pc, #224]	; (8001440 <HAL_GPIO_EXTI_Callback+0x4e4>)
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	461a      	mov	r2, r3
 8001364:	4b38      	ldr	r3, [pc, #224]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 8001366:	601a      	str	r2, [r3, #0]
}
 8001368:	e0b9      	b.n	80014de <HAL_GPIO_EXTI_Callback+0x582>
	 else if (GPIO_Pin == GPIO_PIN_11)
 800136a:	88fb      	ldrh	r3, [r7, #6]
 800136c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001370:	f040 80b5 	bne.w	80014de <HAL_GPIO_EXTI_Callback+0x582>
		 RIGHT_ENCODER_A=HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_10);
 8001374:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001378:	482f      	ldr	r0, [pc, #188]	; (8001438 <HAL_GPIO_EXTI_Callback+0x4dc>)
 800137a:	f005 f957 	bl	800662c <HAL_GPIO_ReadPin>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	bf14      	ite	ne
 8001384:	2301      	movne	r3, #1
 8001386:	2300      	moveq	r3, #0
 8001388:	b2da      	uxtb	r2, r3
 800138a:	4b2c      	ldr	r3, [pc, #176]	; (800143c <HAL_GPIO_EXTI_Callback+0x4e0>)
 800138c:	701a      	strb	r2, [r3, #0]
		 state3=state3|RIGHT_ENCODER_A;
 800138e:	4b2b      	ldr	r3, [pc, #172]	; (800143c <HAL_GPIO_EXTI_Callback+0x4e0>)
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	461a      	mov	r2, r3
 8001394:	4b2e      	ldr	r3, [pc, #184]	; (8001450 <HAL_GPIO_EXTI_Callback+0x4f4>)
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	4313      	orrs	r3, r2
 800139a:	b2da      	uxtb	r2, r3
 800139c:	4b2c      	ldr	r3, [pc, #176]	; (8001450 <HAL_GPIO_EXTI_Callback+0x4f4>)
 800139e:	701a      	strb	r2, [r3, #0]
		 state3=state3<<1;
 80013a0:	4b2b      	ldr	r3, [pc, #172]	; (8001450 <HAL_GPIO_EXTI_Callback+0x4f4>)
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	005b      	lsls	r3, r3, #1
 80013a6:	b2da      	uxtb	r2, r3
 80013a8:	4b29      	ldr	r3, [pc, #164]	; (8001450 <HAL_GPIO_EXTI_Callback+0x4f4>)
 80013aa:	701a      	strb	r2, [r3, #0]
		 RIGHT_ENCODER_B=HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_11);
 80013ac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013b0:	4821      	ldr	r0, [pc, #132]	; (8001438 <HAL_GPIO_EXTI_Callback+0x4dc>)
 80013b2:	f005 f93b 	bl	800662c <HAL_GPIO_ReadPin>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	bf14      	ite	ne
 80013bc:	2301      	movne	r3, #1
 80013be:	2300      	moveq	r3, #0
 80013c0:	b2da      	uxtb	r2, r3
 80013c2:	4b20      	ldr	r3, [pc, #128]	; (8001444 <HAL_GPIO_EXTI_Callback+0x4e8>)
 80013c4:	701a      	strb	r2, [r3, #0]
		 state3=state3|RIGHT_ENCODER_B;
 80013c6:	4b1f      	ldr	r3, [pc, #124]	; (8001444 <HAL_GPIO_EXTI_Callback+0x4e8>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	461a      	mov	r2, r3
 80013cc:	4b20      	ldr	r3, [pc, #128]	; (8001450 <HAL_GPIO_EXTI_Callback+0x4f4>)
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	4313      	orrs	r3, r2
 80013d2:	b2da      	uxtb	r2, r3
 80013d4:	4b1e      	ldr	r3, [pc, #120]	; (8001450 <HAL_GPIO_EXTI_Callback+0x4f4>)
 80013d6:	701a      	strb	r2, [r3, #0]
		 state3=state3 & 0x03;
 80013d8:	4b1d      	ldr	r3, [pc, #116]	; (8001450 <HAL_GPIO_EXTI_Callback+0x4f4>)
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	f003 0303 	and.w	r3, r3, #3
 80013e0:	b2da      	uxtb	r2, r3
 80013e2:	4b1b      	ldr	r3, [pc, #108]	; (8001450 <HAL_GPIO_EXTI_Callback+0x4f4>)
 80013e4:	701a      	strb	r2, [r3, #0]
		 switch(state3)
 80013e6:	4b1a      	ldr	r3, [pc, #104]	; (8001450 <HAL_GPIO_EXTI_Callback+0x4f4>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	2b03      	cmp	r3, #3
 80013ec:	d872      	bhi.n	80014d4 <HAL_GPIO_EXTI_Callback+0x578>
 80013ee:	a201      	add	r2, pc, #4	; (adr r2, 80013f4 <HAL_GPIO_EXTI_Callback+0x498>)
 80013f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013f4:	08001405 	.word	0x08001405
 80013f8:	08001455 	.word	0x08001455
 80013fc:	0800147b 	.word	0x0800147b
 8001400:	080014a1 	.word	0x080014a1
								 if(right_previous==1){right_count++;}
 8001404:	4b10      	ldr	r3, [pc, #64]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	2b01      	cmp	r3, #1
 800140a:	d104      	bne.n	8001416 <HAL_GPIO_EXTI_Callback+0x4ba>
 800140c:	4b0f      	ldr	r3, [pc, #60]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	3301      	adds	r3, #1
 8001412:	4a0e      	ldr	r2, [pc, #56]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 8001414:	6013      	str	r3, [r2, #0]
								 if(right_previous==2){right_count--;}
 8001416:	4b0c      	ldr	r3, [pc, #48]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	2b02      	cmp	r3, #2
 800141c:	d153      	bne.n	80014c6 <HAL_GPIO_EXTI_Callback+0x56a>
 800141e:	4b0b      	ldr	r3, [pc, #44]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	3b01      	subs	r3, #1
 8001424:	4a09      	ldr	r2, [pc, #36]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 8001426:	6013      	str	r3, [r2, #0]
								 break;
 8001428:	e04d      	b.n	80014c6 <HAL_GPIO_EXTI_Callback+0x56a>
 800142a:	bf00      	nop
 800142c:	200016f0 	.word	0x200016f0
 8001430:	20001740 	.word	0x20001740
 8001434:	2000022f 	.word	0x2000022f
 8001438:	40021000 	.word	0x40021000
 800143c:	20000230 	.word	0x20000230
 8001440:	20000231 	.word	0x20000231
 8001444:	20000232 	.word	0x20000232
 8001448:	20001734 	.word	0x20001734
 800144c:	200016f8 	.word	0x200016f8
 8001450:	20000233 	.word	0x20000233
		 	 	 	 		 	 if(right_previous==3){right_count++;}
 8001454:	4b24      	ldr	r3, [pc, #144]	; (80014e8 <HAL_GPIO_EXTI_Callback+0x58c>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	2b03      	cmp	r3, #3
 800145a:	d104      	bne.n	8001466 <HAL_GPIO_EXTI_Callback+0x50a>
 800145c:	4b23      	ldr	r3, [pc, #140]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	3301      	adds	r3, #1
 8001462:	4a22      	ldr	r2, [pc, #136]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 8001464:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 if(right_previous==0){right_count--;}
 8001466:	4b20      	ldr	r3, [pc, #128]	; (80014e8 <HAL_GPIO_EXTI_Callback+0x58c>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d12d      	bne.n	80014ca <HAL_GPIO_EXTI_Callback+0x56e>
 800146e:	4b1f      	ldr	r3, [pc, #124]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	3b01      	subs	r3, #1
 8001474:	4a1d      	ldr	r2, [pc, #116]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 8001476:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 break;
 8001478:	e027      	b.n	80014ca <HAL_GPIO_EXTI_Callback+0x56e>
		 	 	 	 		 	 if(right_previous==0){right_count++;}
 800147a:	4b1b      	ldr	r3, [pc, #108]	; (80014e8 <HAL_GPIO_EXTI_Callback+0x58c>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d104      	bne.n	800148c <HAL_GPIO_EXTI_Callback+0x530>
 8001482:	4b1a      	ldr	r3, [pc, #104]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	3301      	adds	r3, #1
 8001488:	4a18      	ldr	r2, [pc, #96]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 800148a:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 if(right_previous==3) {right_count--;}
 800148c:	4b16      	ldr	r3, [pc, #88]	; (80014e8 <HAL_GPIO_EXTI_Callback+0x58c>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2b03      	cmp	r3, #3
 8001492:	d11c      	bne.n	80014ce <HAL_GPIO_EXTI_Callback+0x572>
 8001494:	4b15      	ldr	r3, [pc, #84]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	3b01      	subs	r3, #1
 800149a:	4a14      	ldr	r2, [pc, #80]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 800149c:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 break;
 800149e:	e016      	b.n	80014ce <HAL_GPIO_EXTI_Callback+0x572>
		 	 	 	 		 	 if(right_previous==2){right_count++;}
 80014a0:	4b11      	ldr	r3, [pc, #68]	; (80014e8 <HAL_GPIO_EXTI_Callback+0x58c>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	2b02      	cmp	r3, #2
 80014a6:	d104      	bne.n	80014b2 <HAL_GPIO_EXTI_Callback+0x556>
 80014a8:	4b10      	ldr	r3, [pc, #64]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	3301      	adds	r3, #1
 80014ae:	4a0f      	ldr	r2, [pc, #60]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 80014b0:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 if(right_previous==1) {right_count--;}
 80014b2:	4b0d      	ldr	r3, [pc, #52]	; (80014e8 <HAL_GPIO_EXTI_Callback+0x58c>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	2b01      	cmp	r3, #1
 80014b8:	d10b      	bne.n	80014d2 <HAL_GPIO_EXTI_Callback+0x576>
 80014ba:	4b0c      	ldr	r3, [pc, #48]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	3b01      	subs	r3, #1
 80014c0:	4a0a      	ldr	r2, [pc, #40]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 80014c2:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 break;
 80014c4:	e005      	b.n	80014d2 <HAL_GPIO_EXTI_Callback+0x576>
								 break;
 80014c6:	bf00      	nop
 80014c8:	e004      	b.n	80014d4 <HAL_GPIO_EXTI_Callback+0x578>
		 	 	 	 		 	 break;
 80014ca:	bf00      	nop
 80014cc:	e002      	b.n	80014d4 <HAL_GPIO_EXTI_Callback+0x578>
		 	 	 	 		 	 break;
 80014ce:	bf00      	nop
 80014d0:	e000      	b.n	80014d4 <HAL_GPIO_EXTI_Callback+0x578>
		 	 	 	 		 	 break;
 80014d2:	bf00      	nop
		 right_previous=state3;
 80014d4:	4b06      	ldr	r3, [pc, #24]	; (80014f0 <HAL_GPIO_EXTI_Callback+0x594>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	461a      	mov	r2, r3
 80014da:	4b03      	ldr	r3, [pc, #12]	; (80014e8 <HAL_GPIO_EXTI_Callback+0x58c>)
 80014dc:	601a      	str	r2, [r3, #0]
}
 80014de:	bf00      	nop
 80014e0:	3708      	adds	r7, #8
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	20001734 	.word	0x20001734
 80014ec:	200016f8 	.word	0x200016f8
 80014f0:	20000233 	.word	0x20000233
 80014f4:	00000000 	.word	0x00000000

080014f8 <HAL_TIM_PeriodElapsedCallback>:




void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014f8:	b5b0      	push	{r4, r5, r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
	cnt++;
 8001500:	4b61      	ldr	r3, [pc, #388]	; (8001688 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	3301      	adds	r3, #1
 8001506:	4a60      	ldr	r2, [pc, #384]	; (8001688 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001508:	6013      	str	r3, [r2, #0]
	if(cnt==(1000*SAMPLE_TIME)) //1 cnt = 0.001s, default:100 = 0.1s
 800150a:	4b5f      	ldr	r3, [pc, #380]	; (8001688 <HAL_TIM_PeriodElapsedCallback+0x190>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	2b64      	cmp	r3, #100	; 0x64
 8001510:	f040 80ab 	bne.w	800166a <HAL_TIM_PeriodElapsedCallback+0x172>
	{

		rads_left_velocity  = left_count*2*PI/(5376*0.001*cnt);
 8001514:	4b5d      	ldr	r3, [pc, #372]	; (800168c <HAL_TIM_PeriodElapsedCallback+0x194>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	005b      	lsls	r3, r3, #1
 800151a:	4618      	mov	r0, r3
 800151c:	f7ff f80a 	bl	8000534 <__aeabi_i2d>
 8001520:	a355      	add	r3, pc, #340	; (adr r3, 8001678 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8001522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001526:	f7ff f86f 	bl	8000608 <__aeabi_dmul>
 800152a:	4602      	mov	r2, r0
 800152c:	460b      	mov	r3, r1
 800152e:	4614      	mov	r4, r2
 8001530:	461d      	mov	r5, r3
 8001532:	4b55      	ldr	r3, [pc, #340]	; (8001688 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4618      	mov	r0, r3
 8001538:	f7fe fffc 	bl	8000534 <__aeabi_i2d>
 800153c:	a350      	add	r3, pc, #320	; (adr r3, 8001680 <HAL_TIM_PeriodElapsedCallback+0x188>)
 800153e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001542:	f7ff f861 	bl	8000608 <__aeabi_dmul>
 8001546:	4602      	mov	r2, r0
 8001548:	460b      	mov	r3, r1
 800154a:	4620      	mov	r0, r4
 800154c:	4629      	mov	r1, r5
 800154e:	f7ff f985 	bl	800085c <__aeabi_ddiv>
 8001552:	4602      	mov	r2, r0
 8001554:	460b      	mov	r3, r1
 8001556:	4610      	mov	r0, r2
 8001558:	4619      	mov	r1, r3
 800155a:	f7ff fb2d 	bl	8000bb8 <__aeabi_d2f>
 800155e:	4603      	mov	r3, r0
 8001560:	4a4b      	ldr	r2, [pc, #300]	; (8001690 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8001562:	6013      	str	r3, [r2, #0]
		rpm_left_velocity   = left_count*60/(5376*0.001*cnt);
 8001564:	4b49      	ldr	r3, [pc, #292]	; (800168c <HAL_TIM_PeriodElapsedCallback+0x194>)
 8001566:	681a      	ldr	r2, [r3, #0]
 8001568:	4613      	mov	r3, r2
 800156a:	011b      	lsls	r3, r3, #4
 800156c:	1a9b      	subs	r3, r3, r2
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	4618      	mov	r0, r3
 8001572:	f7fe ffdf 	bl	8000534 <__aeabi_i2d>
 8001576:	4604      	mov	r4, r0
 8001578:	460d      	mov	r5, r1
 800157a:	4b43      	ldr	r3, [pc, #268]	; (8001688 <HAL_TIM_PeriodElapsedCallback+0x190>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4618      	mov	r0, r3
 8001580:	f7fe ffd8 	bl	8000534 <__aeabi_i2d>
 8001584:	a33e      	add	r3, pc, #248	; (adr r3, 8001680 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8001586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800158a:	f7ff f83d 	bl	8000608 <__aeabi_dmul>
 800158e:	4602      	mov	r2, r0
 8001590:	460b      	mov	r3, r1
 8001592:	4620      	mov	r0, r4
 8001594:	4629      	mov	r1, r5
 8001596:	f7ff f961 	bl	800085c <__aeabi_ddiv>
 800159a:	4602      	mov	r2, r0
 800159c:	460b      	mov	r3, r1
 800159e:	4610      	mov	r0, r2
 80015a0:	4619      	mov	r1, r3
 80015a2:	f7ff fb09 	bl	8000bb8 <__aeabi_d2f>
 80015a6:	4603      	mov	r3, r0
 80015a8:	4a3a      	ldr	r2, [pc, #232]	; (8001694 <HAL_TIM_PeriodElapsedCallback+0x19c>)
 80015aa:	6013      	str	r3, [r2, #0]

		rads_right_velocity = right_count*2*PI/(5376*0.001*cnt);
 80015ac:	4b3a      	ldr	r3, [pc, #232]	; (8001698 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	005b      	lsls	r3, r3, #1
 80015b2:	4618      	mov	r0, r3
 80015b4:	f7fe ffbe 	bl	8000534 <__aeabi_i2d>
 80015b8:	a32f      	add	r3, pc, #188	; (adr r3, 8001678 <HAL_TIM_PeriodElapsedCallback+0x180>)
 80015ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015be:	f7ff f823 	bl	8000608 <__aeabi_dmul>
 80015c2:	4602      	mov	r2, r0
 80015c4:	460b      	mov	r3, r1
 80015c6:	4614      	mov	r4, r2
 80015c8:	461d      	mov	r5, r3
 80015ca:	4b2f      	ldr	r3, [pc, #188]	; (8001688 <HAL_TIM_PeriodElapsedCallback+0x190>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7fe ffb0 	bl	8000534 <__aeabi_i2d>
 80015d4:	a32a      	add	r3, pc, #168	; (adr r3, 8001680 <HAL_TIM_PeriodElapsedCallback+0x188>)
 80015d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015da:	f7ff f815 	bl	8000608 <__aeabi_dmul>
 80015de:	4602      	mov	r2, r0
 80015e0:	460b      	mov	r3, r1
 80015e2:	4620      	mov	r0, r4
 80015e4:	4629      	mov	r1, r5
 80015e6:	f7ff f939 	bl	800085c <__aeabi_ddiv>
 80015ea:	4602      	mov	r2, r0
 80015ec:	460b      	mov	r3, r1
 80015ee:	4610      	mov	r0, r2
 80015f0:	4619      	mov	r1, r3
 80015f2:	f7ff fae1 	bl	8000bb8 <__aeabi_d2f>
 80015f6:	4603      	mov	r3, r0
 80015f8:	4a28      	ldr	r2, [pc, #160]	; (800169c <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 80015fa:	6013      	str	r3, [r2, #0]
		rpm_right_velocity  = right_count*60/(5376*0.001*cnt);
 80015fc:	4b26      	ldr	r3, [pc, #152]	; (8001698 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 80015fe:	681a      	ldr	r2, [r3, #0]
 8001600:	4613      	mov	r3, r2
 8001602:	011b      	lsls	r3, r3, #4
 8001604:	1a9b      	subs	r3, r3, r2
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	4618      	mov	r0, r3
 800160a:	f7fe ff93 	bl	8000534 <__aeabi_i2d>
 800160e:	4604      	mov	r4, r0
 8001610:	460d      	mov	r5, r1
 8001612:	4b1d      	ldr	r3, [pc, #116]	; (8001688 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4618      	mov	r0, r3
 8001618:	f7fe ff8c 	bl	8000534 <__aeabi_i2d>
 800161c:	a318      	add	r3, pc, #96	; (adr r3, 8001680 <HAL_TIM_PeriodElapsedCallback+0x188>)
 800161e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001622:	f7fe fff1 	bl	8000608 <__aeabi_dmul>
 8001626:	4602      	mov	r2, r0
 8001628:	460b      	mov	r3, r1
 800162a:	4620      	mov	r0, r4
 800162c:	4629      	mov	r1, r5
 800162e:	f7ff f915 	bl	800085c <__aeabi_ddiv>
 8001632:	4602      	mov	r2, r0
 8001634:	460b      	mov	r3, r1
 8001636:	4610      	mov	r0, r2
 8001638:	4619      	mov	r1, r3
 800163a:	f7ff fabd 	bl	8000bb8 <__aeabi_d2f>
 800163e:	4603      	mov	r3, r0
 8001640:	4a17      	ldr	r2, [pc, #92]	; (80016a0 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8001642:	6013      	str	r3, [r2, #0]

//		pos=previous_pos+right_count*360/5376;
//		previous_pos=pos;
		printf("%0.5f\n",rpm_right_velocity);
 8001644:	4b16      	ldr	r3, [pc, #88]	; (80016a0 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4618      	mov	r0, r3
 800164a:	f7fe ff85 	bl	8000558 <__aeabi_f2d>
 800164e:	4602      	mov	r2, r0
 8001650:	460b      	mov	r3, r1
 8001652:	4814      	ldr	r0, [pc, #80]	; (80016a4 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8001654:	f00e fb04 	bl	800fc60 <iprintf>
		left_count=0;
 8001658:	4b0c      	ldr	r3, [pc, #48]	; (800168c <HAL_TIM_PeriodElapsedCallback+0x194>)
 800165a:	2200      	movs	r2, #0
 800165c:	601a      	str	r2, [r3, #0]
		right_count=0;
 800165e:	4b0e      	ldr	r3, [pc, #56]	; (8001698 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001660:	2200      	movs	r2, #0
 8001662:	601a      	str	r2, [r3, #0]
		cnt=0;
 8001664:	4b08      	ldr	r3, [pc, #32]	; (8001688 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001666:	2200      	movs	r2, #0
 8001668:	601a      	str	r2, [r3, #0]
	}
}
 800166a:	bf00      	nop
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bdb0      	pop	{r4, r5, r7, pc}
 8001672:	bf00      	nop
 8001674:	f3af 8000 	nop.w
 8001678:	54442d18 	.word	0x54442d18
 800167c:	400921fb 	.word	0x400921fb
 8001680:	24dd2f1b 	.word	0x24dd2f1b
 8001684:	40158106 	.word	0x40158106
 8001688:	20001704 	.word	0x20001704
 800168c:	20001740 	.word	0x20001740
 8001690:	2000172c 	.word	0x2000172c
 8001694:	20001724 	.word	0x20001724
 8001698:	200016f8 	.word	0x200016f8
 800169c:	20001718 	.word	0x20001718
 80016a0:	2000173c 	.word	0x2000173c
 80016a4:	08011c88 	.word	0x08011c88

080016a8 <PID>:
float CurrentError;
void PID(float *SetPoint, float* ControlledVariable,float* PidOutput)
{
 80016a8:	b5b0      	push	{r4, r5, r7, lr}
 80016aa:	b08a      	sub	sp, #40	; 0x28
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	60f8      	str	r0, [r7, #12]
 80016b0:	60b9      	str	r1, [r7, #8]
 80016b2:	607a      	str	r2, [r7, #4]
	// PWM mode has the range from 0 to 400.
	float HighLimit=400,ManipulatedVariable,ManipulatedVariableHat,uk,ui;
 80016b4:	4b6e      	ldr	r3, [pc, #440]	; (8001870 <PID+0x1c8>)
 80016b6:	623b      	str	r3, [r7, #32]
	static float previous_ui;

	// Calculate the error
	CurrentError=*SetPoint-fabs(*ControlledVariable);
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	ed93 7a00 	vldr	s14, [r3]
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	edd3 7a00 	vldr	s15, [r3]
 80016c4:	eef0 7ae7 	vabs.f32	s15, s15
 80016c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016cc:	4b69      	ldr	r3, [pc, #420]	; (8001874 <PID+0x1cc>)
 80016ce:	edc3 7a00 	vstr	s15, [r3]

	// Proportion
	uk=Kp*CurrentError;
 80016d2:	4b68      	ldr	r3, [pc, #416]	; (8001874 <PID+0x1cc>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4618      	mov	r0, r3
 80016d8:	f7fe ff3e 	bl	8000558 <__aeabi_f2d>
 80016dc:	a35c      	add	r3, pc, #368	; (adr r3, 8001850 <PID+0x1a8>)
 80016de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016e2:	f7fe ff91 	bl	8000608 <__aeabi_dmul>
 80016e6:	4602      	mov	r2, r0
 80016e8:	460b      	mov	r3, r1
 80016ea:	4610      	mov	r0, r2
 80016ec:	4619      	mov	r1, r3
 80016ee:	f7ff fa63 	bl	8000bb8 <__aeabi_d2f>
 80016f2:	4603      	mov	r3, r0
 80016f4:	61fb      	str	r3, [r7, #28]

	// Integration
	ui=previous_ui+Ki*CurrentError*SAMPLE_TIME;
 80016f6:	4b60      	ldr	r3, [pc, #384]	; (8001878 <PID+0x1d0>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7fe ff2c 	bl	8000558 <__aeabi_f2d>
 8001700:	4604      	mov	r4, r0
 8001702:	460d      	mov	r5, r1
 8001704:	4b5b      	ldr	r3, [pc, #364]	; (8001874 <PID+0x1cc>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4618      	mov	r0, r3
 800170a:	f7fe ff25 	bl	8000558 <__aeabi_f2d>
 800170e:	a352      	add	r3, pc, #328	; (adr r3, 8001858 <PID+0x1b0>)
 8001710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001714:	f7fe ff78 	bl	8000608 <__aeabi_dmul>
 8001718:	4602      	mov	r2, r0
 800171a:	460b      	mov	r3, r1
 800171c:	4610      	mov	r0, r2
 800171e:	4619      	mov	r1, r3
 8001720:	a34f      	add	r3, pc, #316	; (adr r3, 8001860 <PID+0x1b8>)
 8001722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001726:	f7fe ff6f 	bl	8000608 <__aeabi_dmul>
 800172a:	4602      	mov	r2, r0
 800172c:	460b      	mov	r3, r1
 800172e:	4620      	mov	r0, r4
 8001730:	4629      	mov	r1, r5
 8001732:	f7fe fdb3 	bl	800029c <__adddf3>
 8001736:	4602      	mov	r2, r0
 8001738:	460b      	mov	r3, r1
 800173a:	4610      	mov	r0, r2
 800173c:	4619      	mov	r1, r3
 800173e:	f7ff fa3b 	bl	8000bb8 <__aeabi_d2f>
 8001742:	4603      	mov	r3, r0
 8001744:	627b      	str	r3, [r7, #36]	; 0x24
	ManipulatedVariable=ui+uk;
 8001746:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800174a:	edd7 7a07 	vldr	s15, [r7, #28]
 800174e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001752:	edc7 7a06 	vstr	s15, [r7, #24]

	if(ManipulatedVariable<HighLimit)
 8001756:	ed97 7a06 	vldr	s14, [r7, #24]
 800175a:	edd7 7a08 	vldr	s15, [r7, #32]
 800175e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001766:	d508      	bpl.n	800177a <PID+0xd2>
	{
		ManipulatedVariableHat=ManipulatedVariable;
 8001768:	69bb      	ldr	r3, [r7, #24]
 800176a:	617b      	str	r3, [r7, #20]
		ResetError=0;
 800176c:	4b43      	ldr	r3, [pc, #268]	; (800187c <PID+0x1d4>)
 800176e:	f04f 0200 	mov.w	r2, #0
 8001772:	601a      	str	r2, [r3, #0]
		*PidOutput=ManipulatedVariable;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	69ba      	ldr	r2, [r7, #24]
 8001778:	601a      	str	r2, [r3, #0]
	}
	if(ManipulatedVariable>HighLimit)
 800177a:	ed97 7a06 	vldr	s14, [r7, #24]
 800177e:	edd7 7a08 	vldr	s15, [r7, #32]
 8001782:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800178a:	dd59      	ble.n	8001840 <PID+0x198>
	{
		ManipulatedVariableHat=HighLimit;
 800178c:	6a3b      	ldr	r3, [r7, #32]
 800178e:	617b      	str	r3, [r7, #20]
		ResetError=ManipulatedVariableHat-ManipulatedVariable;
 8001790:	ed97 7a05 	vldr	s14, [r7, #20]
 8001794:	edd7 7a06 	vldr	s15, [r7, #24]
 8001798:	ee77 7a67 	vsub.f32	s15, s14, s15
 800179c:	4b37      	ldr	r3, [pc, #220]	; (800187c <PID+0x1d4>)
 800179e:	edc3 7a00 	vstr	s15, [r3]
		AntiWindupError=Ki*CurrentError+ResetError*Kb;
 80017a2:	4b34      	ldr	r3, [pc, #208]	; (8001874 <PID+0x1cc>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4618      	mov	r0, r3
 80017a8:	f7fe fed6 	bl	8000558 <__aeabi_f2d>
 80017ac:	a32a      	add	r3, pc, #168	; (adr r3, 8001858 <PID+0x1b0>)
 80017ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017b2:	f7fe ff29 	bl	8000608 <__aeabi_dmul>
 80017b6:	4602      	mov	r2, r0
 80017b8:	460b      	mov	r3, r1
 80017ba:	4614      	mov	r4, r2
 80017bc:	461d      	mov	r5, r3
 80017be:	4b2f      	ldr	r3, [pc, #188]	; (800187c <PID+0x1d4>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7fe fec8 	bl	8000558 <__aeabi_f2d>
 80017c8:	a327      	add	r3, pc, #156	; (adr r3, 8001868 <PID+0x1c0>)
 80017ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ce:	f7fe ff1b 	bl	8000608 <__aeabi_dmul>
 80017d2:	4602      	mov	r2, r0
 80017d4:	460b      	mov	r3, r1
 80017d6:	4620      	mov	r0, r4
 80017d8:	4629      	mov	r1, r5
 80017da:	f7fe fd5f 	bl	800029c <__adddf3>
 80017de:	4602      	mov	r2, r0
 80017e0:	460b      	mov	r3, r1
 80017e2:	4610      	mov	r0, r2
 80017e4:	4619      	mov	r1, r3
 80017e6:	f7ff f9e7 	bl	8000bb8 <__aeabi_d2f>
 80017ea:	4603      	mov	r3, r0
 80017ec:	4a24      	ldr	r2, [pc, #144]	; (8001880 <PID+0x1d8>)
 80017ee:	6013      	str	r3, [r2, #0]
		ui=previous_ui+AntiWindupError*SAMPLE_TIME;
 80017f0:	4b21      	ldr	r3, [pc, #132]	; (8001878 <PID+0x1d0>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7fe feaf 	bl	8000558 <__aeabi_f2d>
 80017fa:	4604      	mov	r4, r0
 80017fc:	460d      	mov	r5, r1
 80017fe:	4b20      	ldr	r3, [pc, #128]	; (8001880 <PID+0x1d8>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4618      	mov	r0, r3
 8001804:	f7fe fea8 	bl	8000558 <__aeabi_f2d>
 8001808:	a315      	add	r3, pc, #84	; (adr r3, 8001860 <PID+0x1b8>)
 800180a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800180e:	f7fe fefb 	bl	8000608 <__aeabi_dmul>
 8001812:	4602      	mov	r2, r0
 8001814:	460b      	mov	r3, r1
 8001816:	4620      	mov	r0, r4
 8001818:	4629      	mov	r1, r5
 800181a:	f7fe fd3f 	bl	800029c <__adddf3>
 800181e:	4602      	mov	r2, r0
 8001820:	460b      	mov	r3, r1
 8001822:	4610      	mov	r0, r2
 8001824:	4619      	mov	r1, r3
 8001826:	f7ff f9c7 	bl	8000bb8 <__aeabi_d2f>
 800182a:	4603      	mov	r3, r0
 800182c:	627b      	str	r3, [r7, #36]	; 0x24
		*PidOutput=uk+ui;
 800182e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001832:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001836:	ee77 7a27 	vadd.f32	s15, s14, s15
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	edc3 7a00 	vstr	s15, [r3]
	}
	previous_ui=ui;
 8001840:	4a0d      	ldr	r2, [pc, #52]	; (8001878 <PID+0x1d0>)
 8001842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001844:	6013      	str	r3, [r2, #0]

}
 8001846:	bf00      	nop
 8001848:	3728      	adds	r7, #40	; 0x28
 800184a:	46bd      	mov	sp, r7
 800184c:	bdb0      	pop	{r4, r5, r7, pc}
 800184e:	bf00      	nop
 8001850:	3b645a1d 	.word	0x3b645a1d
 8001854:	3fcd4fdf 	.word	0x3fcd4fdf
 8001858:	9999999a 	.word	0x9999999a
 800185c:	402e9999 	.word	0x402e9999
 8001860:	9999999a 	.word	0x9999999a
 8001864:	3fb99999 	.word	0x3fb99999
 8001868:	fdf3b646 	.word	0xfdf3b646
 800186c:	403638d4 	.word	0x403638d4
 8001870:	43c80000 	.word	0x43c80000
 8001874:	20001728 	.word	0x20001728
 8001878:	20000234 	.word	0x20000234
 800187c:	20001738 	.word	0x20001738
 8001880:	20001710 	.word	0x20001710

08001884 <ReadEncoder>:

void ReadEncoder()
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
	void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin);
}
 8001888:	bf00      	nop
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr

08001892 <ComputeVelocity>:

void ComputeVelocity()
{
 8001892:	b480      	push	{r7}
 8001894:	af00      	add	r7, sp, #0
	void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim);
}
 8001896:	bf00      	nop
 8001898:	46bd      	mov	sp, r7
 800189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189e:	4770      	bx	lr

080018a0 <SubcribeVelocityFromRos>:

void SubcribeVelocityFromRos(const double linear_velocity,const double angular_velocity,float *left_velocity,float *right_velocity)
{
 80018a0:	b5b0      	push	{r4, r5, r7, lr}
 80018a2:	b086      	sub	sp, #24
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	ed87 0b04 	vstr	d0, [r7, #16]
 80018aa:	ed87 1b02 	vstr	d1, [r7, #8]
 80018ae:	6078      	str	r0, [r7, #4]
 80018b0:	6039      	str	r1, [r7, #0]

	// Calculate vel of each wheel
	*left_velocity  = ((2*(linear_velocity)-(angular_velocity)*WHEEL_SEPARATION))/2;  // unit: m/s
 80018b2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80018b6:	4602      	mov	r2, r0
 80018b8:	460b      	mov	r3, r1
 80018ba:	f7fe fcef 	bl	800029c <__adddf3>
 80018be:	4602      	mov	r2, r0
 80018c0:	460b      	mov	r3, r1
 80018c2:	4614      	mov	r4, r2
 80018c4:	461d      	mov	r5, r3
 80018c6:	a367      	add	r3, pc, #412	; (adr r3, 8001a64 <SubcribeVelocityFromRos+0x1c4>)
 80018c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018cc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80018d0:	f7fe fe9a 	bl	8000608 <__aeabi_dmul>
 80018d4:	4602      	mov	r2, r0
 80018d6:	460b      	mov	r3, r1
 80018d8:	4620      	mov	r0, r4
 80018da:	4629      	mov	r1, r5
 80018dc:	f7fe fcdc 	bl	8000298 <__aeabi_dsub>
 80018e0:	4602      	mov	r2, r0
 80018e2:	460b      	mov	r3, r1
 80018e4:	4610      	mov	r0, r2
 80018e6:	4619      	mov	r1, r3
 80018e8:	f04f 0200 	mov.w	r2, #0
 80018ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80018f0:	f7fe ffb4 	bl	800085c <__aeabi_ddiv>
 80018f4:	4602      	mov	r2, r0
 80018f6:	460b      	mov	r3, r1
 80018f8:	4610      	mov	r0, r2
 80018fa:	4619      	mov	r1, r3
 80018fc:	f7ff f95c 	bl	8000bb8 <__aeabi_d2f>
 8001900:	4602      	mov	r2, r0
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	601a      	str	r2, [r3, #0]
	*right_velocity = ((2*(linear_velocity)+(angular_velocity)*WHEEL_SEPARATION))/2;
 8001906:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800190a:	4602      	mov	r2, r0
 800190c:	460b      	mov	r3, r1
 800190e:	f7fe fcc5 	bl	800029c <__adddf3>
 8001912:	4602      	mov	r2, r0
 8001914:	460b      	mov	r3, r1
 8001916:	4614      	mov	r4, r2
 8001918:	461d      	mov	r5, r3
 800191a:	a352      	add	r3, pc, #328	; (adr r3, 8001a64 <SubcribeVelocityFromRos+0x1c4>)
 800191c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001920:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001924:	f7fe fe70 	bl	8000608 <__aeabi_dmul>
 8001928:	4602      	mov	r2, r0
 800192a:	460b      	mov	r3, r1
 800192c:	4620      	mov	r0, r4
 800192e:	4629      	mov	r1, r5
 8001930:	f7fe fcb4 	bl	800029c <__adddf3>
 8001934:	4602      	mov	r2, r0
 8001936:	460b      	mov	r3, r1
 8001938:	4610      	mov	r0, r2
 800193a:	4619      	mov	r1, r3
 800193c:	f04f 0200 	mov.w	r2, #0
 8001940:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001944:	f7fe ff8a 	bl	800085c <__aeabi_ddiv>
 8001948:	4602      	mov	r2, r0
 800194a:	460b      	mov	r3, r1
 800194c:	4610      	mov	r0, r2
 800194e:	4619      	mov	r1, r3
 8001950:	f7ff f932 	bl	8000bb8 <__aeabi_d2f>
 8001954:	4602      	mov	r2, r0
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	601a      	str	r2, [r3, #0]

	//v=omega.r => omega=v/r (rad/s)
	*left_velocity  = (*left_velocity)/WHEEL_RADIUS;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4618      	mov	r0, r3
 8001960:	f7fe fdfa 	bl	8000558 <__aeabi_f2d>
 8001964:	a341      	add	r3, pc, #260	; (adr r3, 8001a6c <SubcribeVelocityFromRos+0x1cc>)
 8001966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800196a:	f7fe ff77 	bl	800085c <__aeabi_ddiv>
 800196e:	4602      	mov	r2, r0
 8001970:	460b      	mov	r3, r1
 8001972:	4610      	mov	r0, r2
 8001974:	4619      	mov	r1, r3
 8001976:	f7ff f91f 	bl	8000bb8 <__aeabi_d2f>
 800197a:	4602      	mov	r2, r0
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	601a      	str	r2, [r3, #0]
	*right_velocity = (*right_velocity)/WHEEL_RADIUS;
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4618      	mov	r0, r3
 8001986:	f7fe fde7 	bl	8000558 <__aeabi_f2d>
 800198a:	a338      	add	r3, pc, #224	; (adr r3, 8001a6c <SubcribeVelocityFromRos+0x1cc>)
 800198c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001990:	f7fe ff64 	bl	800085c <__aeabi_ddiv>
 8001994:	4602      	mov	r2, r0
 8001996:	460b      	mov	r3, r1
 8001998:	4610      	mov	r0, r2
 800199a:	4619      	mov	r1, r3
 800199c:	f7ff f90c 	bl	8000bb8 <__aeabi_d2f>
 80019a0:	4602      	mov	r2, r0
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	601a      	str	r2, [r3, #0]

	// convert to RPM
	*left_velocity  = ((*left_velocity)*60)/(2*PI);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	edd3 7a00 	vldr	s15, [r3]
 80019ac:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8001a58 <SubcribeVelocityFromRos+0x1b8>
 80019b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019b4:	ee17 0a90 	vmov	r0, s15
 80019b8:	f7fe fdce 	bl	8000558 <__aeabi_f2d>
 80019bc:	a324      	add	r3, pc, #144	; (adr r3, 8001a50 <SubcribeVelocityFromRos+0x1b0>)
 80019be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019c2:	f7fe ff4b 	bl	800085c <__aeabi_ddiv>
 80019c6:	4602      	mov	r2, r0
 80019c8:	460b      	mov	r3, r1
 80019ca:	4610      	mov	r0, r2
 80019cc:	4619      	mov	r1, r3
 80019ce:	f7ff f8f3 	bl	8000bb8 <__aeabi_d2f>
 80019d2:	4602      	mov	r2, r0
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	601a      	str	r2, [r3, #0]
	*right_velocity = ((*right_velocity)*60)/(2*PI);
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	edd3 7a00 	vldr	s15, [r3]
 80019de:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8001a58 <SubcribeVelocityFromRos+0x1b8>
 80019e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019e6:	ee17 0a90 	vmov	r0, s15
 80019ea:	f7fe fdb5 	bl	8000558 <__aeabi_f2d>
 80019ee:	a318      	add	r3, pc, #96	; (adr r3, 8001a50 <SubcribeVelocityFromRos+0x1b0>)
 80019f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019f4:	f7fe ff32 	bl	800085c <__aeabi_ddiv>
 80019f8:	4602      	mov	r2, r0
 80019fa:	460b      	mov	r3, r1
 80019fc:	4610      	mov	r0, r2
 80019fe:	4619      	mov	r1, r3
 8001a00:	f7ff f8da 	bl	8000bb8 <__aeabi_d2f>
 8001a04:	4602      	mov	r2, r0
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	601a      	str	r2, [r3, #0]

	// Determine the direction with the sign of value corresponding
	// (0,1): clockwise, (1,0): counter clockwise.

	if((left_velocity>0)&&(right_velocity>0))
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d018      	beq.n	8001a42 <SubcribeVelocityFromRos+0x1a2>
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d015      	beq.n	8001a42 <SubcribeVelocityFromRos+0x1a2>
	{
		  // IN1,IN2 pin    (motor A)
		  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_1,GPIO_PIN_SET);
 8001a16:	2201      	movs	r2, #1
 8001a18:	2102      	movs	r1, #2
 8001a1a:	4810      	ldr	r0, [pc, #64]	; (8001a5c <SubcribeVelocityFromRos+0x1bc>)
 8001a1c:	f004 fe1e 	bl	800665c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_2,GPIO_PIN_RESET);
 8001a20:	2200      	movs	r2, #0
 8001a22:	2104      	movs	r1, #4
 8001a24:	480d      	ldr	r0, [pc, #52]	; (8001a5c <SubcribeVelocityFromRos+0x1bc>)
 8001a26:	f004 fe19 	bl	800665c <HAL_GPIO_WritePin>

		  // IN3,IN4 pin	(motor B)
		  HAL_GPIO_WritePin(GPIOE,GPIO_PIN_8,GPIO_PIN_RESET);
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a30:	480b      	ldr	r0, [pc, #44]	; (8001a60 <SubcribeVelocityFromRos+0x1c0>)
 8001a32:	f004 fe13 	bl	800665c <HAL_GPIO_WritePin>
	          HAL_GPIO_WritePin(GPIOE,GPIO_PIN_9,GPIO_PIN_SET);
 8001a36:	2201      	movs	r2, #1
 8001a38:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a3c:	4808      	ldr	r0, [pc, #32]	; (8001a60 <SubcribeVelocityFromRos+0x1c0>)
 8001a3e:	f004 fe0d 	bl	800665c <HAL_GPIO_WritePin>
		  // IN3,IN4 pin	(motor B)
		  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_1,GPIO_PIN_RESET);
		  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_2,GPIO_PIN_SET);
	}

}
 8001a42:	bf00      	nop
 8001a44:	3718      	adds	r7, #24
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bdb0      	pop	{r4, r5, r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	f3af 8000 	nop.w
 8001a50:	54442d18 	.word	0x54442d18
 8001a54:	401921fb 	.word	0x401921fb
 8001a58:	42700000 	.word	0x42700000
 8001a5c:	40020400 	.word	0x40020400
 8001a60:	40021000 	.word	0x40021000
 8001a64:	33333333 	.word	0x33333333
 8001a68:	3fd33333 	.word	0x3fd33333
 8001a6c:	9999999a 	.word	0x9999999a
 8001a70:	3fa99999 	.word	0x3fa99999

08001a74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a78:	f003 feaa 	bl	80057d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a7c:	f000 f846 	bl	8001b0c <_Z18SystemClock_Configv>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001a80:	f000 f8b6 	bl	8001bf0 <_Z24PeriphCommonClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a84:	f000 fb04 	bl	8002090 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8001a88:	f000 fada 	bl	8002040 <_ZL11MX_DMA_Initv>
  MX_I2C1_Init();
 8001a8c:	f000 f8d6 	bl	8001c3c <_ZL12MX_I2C1_Initv>
  MX_I2S2_Init();
 8001a90:	f000 f908 	bl	8001ca4 <_ZL12MX_I2S2_Initv>
  MX_I2S3_Init();
 8001a94:	f000 f93a 	bl	8001d0c <_ZL12MX_I2S3_Initv>
  MX_SPI1_Init();
 8001a98:	f000 f96c 	bl	8001d74 <_ZL12MX_SPI1_Initv>
  MX_USB_HOST_Init();
 8001a9c:	f00c fffc 	bl	800ea98 <MX_USB_HOST_Init>
  MX_TIM3_Init();
 8001aa0:	f000 fa00 	bl	8001ea4 <_ZL12MX_TIM3_Initv>
  MX_TIM2_Init();
 8001aa4:	f000 f9a2 	bl	8001dec <_ZL12MX_TIM2_Initv>
  MX_USART1_UART_Init();
 8001aa8:	f000 fa9c 	bl	8001fe4 <_ZL19MX_USART1_UART_Initv>
  /* USER CODE BEGIN 2 */
  setup();
 8001aac:	f002 fb10 	bl	80040d0 <setup>
  HAL_TIM_Base_Start_IT(&htim2);
 8001ab0:	4812      	ldr	r0, [pc, #72]	; (8001afc <main+0x88>)
 8001ab2:	f007 fecd 	bl	8009850 <HAL_TIM_Base_Start_IT>

  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);
 8001ab6:	2100      	movs	r1, #0
 8001ab8:	4811      	ldr	r0, [pc, #68]	; (8001b00 <main+0x8c>)
 8001aba:	f007 ff85 	bl	80099c8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_3);
 8001abe:	2108      	movs	r1, #8
 8001ac0:	480f      	ldr	r0, [pc, #60]	; (8001b00 <main+0x8c>)
 8001ac2:	f007 ff81 	bl	80099c8 <HAL_TIM_PWM_Start>


  // IN1,IN2 pin   (motor A)
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_1,GPIO_PIN_RESET);
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	2102      	movs	r1, #2
 8001aca:	480e      	ldr	r0, [pc, #56]	; (8001b04 <main+0x90>)
 8001acc:	f004 fdc6 	bl	800665c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_2,GPIO_PIN_SET);
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	2104      	movs	r1, #4
 8001ad4:	480b      	ldr	r0, [pc, #44]	; (8001b04 <main+0x90>)
 8001ad6:	f004 fdc1 	bl	800665c <HAL_GPIO_WritePin>

  // IN3,IN4 pin	(motor B)
	  HAL_GPIO_WritePin(GPIOE,GPIO_PIN_8,GPIO_PIN_RESET);    // (0,1): < 0: forward. (1,0): >0 : reverse.
 8001ada:	2200      	movs	r2, #0
 8001adc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ae0:	4809      	ldr	r0, [pc, #36]	; (8001b08 <main+0x94>)
 8001ae2:	f004 fdbb 	bl	800665c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE,GPIO_PIN_9,GPIO_PIN_SET);
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001aec:	4806      	ldr	r0, [pc, #24]	; (8001b08 <main+0x94>)
 8001aee:	f004 fdb5 	bl	800665c <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8001af2:	f00c fff7 	bl	800eae4 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    loop();
 8001af6:	f002 fb01 	bl	80040fc <loop>
    MX_USB_HOST_Process();
 8001afa:	e7fa      	b.n	8001af2 <main+0x7e>
 8001afc:	20000374 	.word	0x20000374
 8001b00:	200003bc 	.word	0x200003bc
 8001b04:	40020400 	.word	0x40020400
 8001b08:	40021000 	.word	0x40021000

08001b0c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b094      	sub	sp, #80	; 0x50
 8001b10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b12:	f107 0320 	add.w	r3, r7, #32
 8001b16:	2230      	movs	r2, #48	; 0x30
 8001b18:	2100      	movs	r1, #0
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f00d fb4e 	bl	800f1bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b20:	f107 030c 	add.w	r3, r7, #12
 8001b24:	2200      	movs	r2, #0
 8001b26:	601a      	str	r2, [r3, #0]
 8001b28:	605a      	str	r2, [r3, #4]
 8001b2a:	609a      	str	r2, [r3, #8]
 8001b2c:	60da      	str	r2, [r3, #12]
 8001b2e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b30:	2300      	movs	r3, #0
 8001b32:	60bb      	str	r3, [r7, #8]
 8001b34:	4b2c      	ldr	r3, [pc, #176]	; (8001be8 <_Z18SystemClock_Configv+0xdc>)
 8001b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b38:	4a2b      	ldr	r2, [pc, #172]	; (8001be8 <_Z18SystemClock_Configv+0xdc>)
 8001b3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b3e:	6413      	str	r3, [r2, #64]	; 0x40
 8001b40:	4b29      	ldr	r3, [pc, #164]	; (8001be8 <_Z18SystemClock_Configv+0xdc>)
 8001b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b48:	60bb      	str	r3, [r7, #8]
 8001b4a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	607b      	str	r3, [r7, #4]
 8001b50:	4b26      	ldr	r3, [pc, #152]	; (8001bec <_Z18SystemClock_Configv+0xe0>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a25      	ldr	r2, [pc, #148]	; (8001bec <_Z18SystemClock_Configv+0xe0>)
 8001b56:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001b5a:	6013      	str	r3, [r2, #0]
 8001b5c:	4b23      	ldr	r3, [pc, #140]	; (8001bec <_Z18SystemClock_Configv+0xe0>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001b64:	607b      	str	r3, [r7, #4]
 8001b66:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b6c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b70:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b72:	2302      	movs	r3, #2
 8001b74:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b76:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001b7a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001b7c:	2304      	movs	r3, #4
 8001b7e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001b80:	23c0      	movs	r3, #192	; 0xc0
 8001b82:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001b84:	2304      	movs	r3, #4
 8001b86:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001b88:	2308      	movs	r3, #8
 8001b8a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b8c:	f107 0320 	add.w	r3, r7, #32
 8001b90:	4618      	mov	r0, r3
 8001b92:	f006 ff9d 	bl	8008ad0 <HAL_RCC_OscConfig>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	bf14      	ite	ne
 8001b9c:	2301      	movne	r3, #1
 8001b9e:	2300      	moveq	r3, #0
 8001ba0:	b2db      	uxtb	r3, r3
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <_Z18SystemClock_Configv+0x9e>
  {
    Error_Handler();
 8001ba6:	f000 fb97 	bl	80022d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001baa:	230f      	movs	r3, #15
 8001bac:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bae:	2302      	movs	r3, #2
 8001bb0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001bb6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001bba:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001bc0:	f107 030c 	add.w	r3, r7, #12
 8001bc4:	2103      	movs	r1, #3
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f007 f9fa 	bl	8008fc0 <HAL_RCC_ClockConfig>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	bf14      	ite	ne
 8001bd2:	2301      	movne	r3, #1
 8001bd4:	2300      	moveq	r3, #0
 8001bd6:	b2db      	uxtb	r3, r3
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d001      	beq.n	8001be0 <_Z18SystemClock_Configv+0xd4>
  {
    Error_Handler();
 8001bdc:	f000 fb7c 	bl	80022d8 <Error_Handler>
  }
}
 8001be0:	bf00      	nop
 8001be2:	3750      	adds	r7, #80	; 0x50
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	40023800 	.word	0x40023800
 8001bec:	40007000 	.word	0x40007000

08001bf0 <_Z24PeriphCommonClock_Configv>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b086      	sub	sp, #24
 8001bf4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001bf6:	463b      	mov	r3, r7
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	605a      	str	r2, [r3, #4]
 8001bfe:	609a      	str	r2, [r3, #8]
 8001c00:	60da      	str	r2, [r3, #12]
 8001c02:	611a      	str	r2, [r3, #16]
 8001c04:	615a      	str	r2, [r3, #20]

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001c06:	2301      	movs	r3, #1
 8001c08:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 8001c0a:	23c8      	movs	r3, #200	; 0xc8
 8001c0c:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 8001c0e:	2305      	movs	r3, #5
 8001c10:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001c12:	2302      	movs	r3, #2
 8001c14:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c16:	463b      	mov	r3, r7
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f007 fbf1 	bl	8009400 <HAL_RCCEx_PeriphCLKConfig>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	bf14      	ite	ne
 8001c24:	2301      	movne	r3, #1
 8001c26:	2300      	moveq	r3, #0
 8001c28:	b2db      	uxtb	r3, r3
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d001      	beq.n	8001c32 <_Z24PeriphCommonClock_Configv+0x42>
  {
    Error_Handler();
 8001c2e:	f000 fb53 	bl	80022d8 <Error_Handler>
  }
}
 8001c32:	bf00      	nop
 8001c34:	3718      	adds	r7, #24
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
	...

08001c3c <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001c40:	4b15      	ldr	r3, [pc, #84]	; (8001c98 <_ZL12MX_I2C1_Initv+0x5c>)
 8001c42:	4a16      	ldr	r2, [pc, #88]	; (8001c9c <_ZL12MX_I2C1_Initv+0x60>)
 8001c44:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001c46:	4b14      	ldr	r3, [pc, #80]	; (8001c98 <_ZL12MX_I2C1_Initv+0x5c>)
 8001c48:	4a15      	ldr	r2, [pc, #84]	; (8001ca0 <_ZL12MX_I2C1_Initv+0x64>)
 8001c4a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c4c:	4b12      	ldr	r3, [pc, #72]	; (8001c98 <_ZL12MX_I2C1_Initv+0x5c>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001c52:	4b11      	ldr	r3, [pc, #68]	; (8001c98 <_ZL12MX_I2C1_Initv+0x5c>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c58:	4b0f      	ldr	r3, [pc, #60]	; (8001c98 <_ZL12MX_I2C1_Initv+0x5c>)
 8001c5a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c5e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c60:	4b0d      	ldr	r3, [pc, #52]	; (8001c98 <_ZL12MX_I2C1_Initv+0x5c>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001c66:	4b0c      	ldr	r3, [pc, #48]	; (8001c98 <_ZL12MX_I2C1_Initv+0x5c>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c6c:	4b0a      	ldr	r3, [pc, #40]	; (8001c98 <_ZL12MX_I2C1_Initv+0x5c>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c72:	4b09      	ldr	r3, [pc, #36]	; (8001c98 <_ZL12MX_I2C1_Initv+0x5c>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001c78:	4807      	ldr	r0, [pc, #28]	; (8001c98 <_ZL12MX_I2C1_Initv+0x5c>)
 8001c7a:	f006 f945 	bl	8007f08 <HAL_I2C_Init>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	bf14      	ite	ne
 8001c84:	2301      	movne	r3, #1
 8001c86:	2300      	moveq	r3, #0
 8001c88:	b2db      	uxtb	r3, r3
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d001      	beq.n	8001c92 <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 8001c8e:	f000 fb23 	bl	80022d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c92:	bf00      	nop
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	20000238 	.word	0x20000238
 8001c9c:	40005400 	.word	0x40005400
 8001ca0:	000186a0 	.word	0x000186a0

08001ca4 <_ZL12MX_I2S2_Initv>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8001ca8:	4b15      	ldr	r3, [pc, #84]	; (8001d00 <_ZL12MX_I2S2_Initv+0x5c>)
 8001caa:	4a16      	ldr	r2, [pc, #88]	; (8001d04 <_ZL12MX_I2S2_Initv+0x60>)
 8001cac:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8001cae:	4b14      	ldr	r3, [pc, #80]	; (8001d00 <_ZL12MX_I2S2_Initv+0x5c>)
 8001cb0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001cb4:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8001cb6:	4b12      	ldr	r3, [pc, #72]	; (8001d00 <_ZL12MX_I2S2_Initv+0x5c>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001cbc:	4b10      	ldr	r3, [pc, #64]	; (8001d00 <_ZL12MX_I2S2_Initv+0x5c>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8001cc2:	4b0f      	ldr	r3, [pc, #60]	; (8001d00 <_ZL12MX_I2S2_Initv+0x5c>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8001cc8:	4b0d      	ldr	r3, [pc, #52]	; (8001d00 <_ZL12MX_I2S2_Initv+0x5c>)
 8001cca:	4a0f      	ldr	r2, [pc, #60]	; (8001d08 <_ZL12MX_I2S2_Initv+0x64>)
 8001ccc:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8001cce:	4b0c      	ldr	r3, [pc, #48]	; (8001d00 <_ZL12MX_I2S2_Initv+0x5c>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8001cd4:	4b0a      	ldr	r3, [pc, #40]	; (8001d00 <_ZL12MX_I2S2_Initv+0x5c>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 8001cda:	4b09      	ldr	r3, [pc, #36]	; (8001d00 <_ZL12MX_I2S2_Initv+0x5c>)
 8001cdc:	2201      	movs	r2, #1
 8001cde:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8001ce0:	4807      	ldr	r0, [pc, #28]	; (8001d00 <_ZL12MX_I2S2_Initv+0x5c>)
 8001ce2:	f006 fa55 	bl	8008190 <HAL_I2S_Init>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	bf14      	ite	ne
 8001cec:	2301      	movne	r3, #1
 8001cee:	2300      	moveq	r3, #0
 8001cf0:	b2db      	uxtb	r3, r3
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <_ZL12MX_I2S2_Initv+0x56>
  {
    Error_Handler();
 8001cf6:	f000 faef 	bl	80022d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8001cfa:	bf00      	nop
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	2000028c 	.word	0x2000028c
 8001d04:	40003800 	.word	0x40003800
 8001d08:	00017700 	.word	0x00017700

08001d0c <_ZL12MX_I2S3_Initv>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001d10:	4b15      	ldr	r3, [pc, #84]	; (8001d68 <_ZL12MX_I2S3_Initv+0x5c>)
 8001d12:	4a16      	ldr	r2, [pc, #88]	; (8001d6c <_ZL12MX_I2S3_Initv+0x60>)
 8001d14:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001d16:	4b14      	ldr	r3, [pc, #80]	; (8001d68 <_ZL12MX_I2S3_Initv+0x5c>)
 8001d18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d1c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001d1e:	4b12      	ldr	r3, [pc, #72]	; (8001d68 <_ZL12MX_I2S3_Initv+0x5c>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001d24:	4b10      	ldr	r3, [pc, #64]	; (8001d68 <_ZL12MX_I2S3_Initv+0x5c>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001d2a:	4b0f      	ldr	r3, [pc, #60]	; (8001d68 <_ZL12MX_I2S3_Initv+0x5c>)
 8001d2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d30:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8001d32:	4b0d      	ldr	r3, [pc, #52]	; (8001d68 <_ZL12MX_I2S3_Initv+0x5c>)
 8001d34:	4a0e      	ldr	r2, [pc, #56]	; (8001d70 <_ZL12MX_I2S3_Initv+0x64>)
 8001d36:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001d38:	4b0b      	ldr	r3, [pc, #44]	; (8001d68 <_ZL12MX_I2S3_Initv+0x5c>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001d3e:	4b0a      	ldr	r3, [pc, #40]	; (8001d68 <_ZL12MX_I2S3_Initv+0x5c>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001d44:	4b08      	ldr	r3, [pc, #32]	; (8001d68 <_ZL12MX_I2S3_Initv+0x5c>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001d4a:	4807      	ldr	r0, [pc, #28]	; (8001d68 <_ZL12MX_I2S3_Initv+0x5c>)
 8001d4c:	f006 fa20 	bl	8008190 <HAL_I2S_Init>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	bf14      	ite	ne
 8001d56:	2301      	movne	r3, #1
 8001d58:	2300      	moveq	r3, #0
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <_ZL12MX_I2S3_Initv+0x58>
  {
    Error_Handler();
 8001d60:	f000 faba 	bl	80022d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001d64:	bf00      	nop
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	200002d4 	.word	0x200002d4
 8001d6c:	40003c00 	.word	0x40003c00
 8001d70:	00017700 	.word	0x00017700

08001d74 <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001d78:	4b1a      	ldr	r3, [pc, #104]	; (8001de4 <_ZL12MX_SPI1_Initv+0x70>)
 8001d7a:	4a1b      	ldr	r2, [pc, #108]	; (8001de8 <_ZL12MX_SPI1_Initv+0x74>)
 8001d7c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001d7e:	4b19      	ldr	r3, [pc, #100]	; (8001de4 <_ZL12MX_SPI1_Initv+0x70>)
 8001d80:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d84:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001d86:	4b17      	ldr	r3, [pc, #92]	; (8001de4 <_ZL12MX_SPI1_Initv+0x70>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d8c:	4b15      	ldr	r3, [pc, #84]	; (8001de4 <_ZL12MX_SPI1_Initv+0x70>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d92:	4b14      	ldr	r3, [pc, #80]	; (8001de4 <_ZL12MX_SPI1_Initv+0x70>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d98:	4b12      	ldr	r3, [pc, #72]	; (8001de4 <_ZL12MX_SPI1_Initv+0x70>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001d9e:	4b11      	ldr	r3, [pc, #68]	; (8001de4 <_ZL12MX_SPI1_Initv+0x70>)
 8001da0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001da4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001da6:	4b0f      	ldr	r3, [pc, #60]	; (8001de4 <_ZL12MX_SPI1_Initv+0x70>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001dac:	4b0d      	ldr	r3, [pc, #52]	; (8001de4 <_ZL12MX_SPI1_Initv+0x70>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001db2:	4b0c      	ldr	r3, [pc, #48]	; (8001de4 <_ZL12MX_SPI1_Initv+0x70>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001db8:	4b0a      	ldr	r3, [pc, #40]	; (8001de4 <_ZL12MX_SPI1_Initv+0x70>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001dbe:	4b09      	ldr	r3, [pc, #36]	; (8001de4 <_ZL12MX_SPI1_Initv+0x70>)
 8001dc0:	220a      	movs	r2, #10
 8001dc2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001dc4:	4807      	ldr	r0, [pc, #28]	; (8001de4 <_ZL12MX_SPI1_Initv+0x70>)
 8001dc6:	f007 fc6b 	bl	80096a0 <HAL_SPI_Init>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	bf14      	ite	ne
 8001dd0:	2301      	movne	r3, #1
 8001dd2:	2300      	moveq	r3, #0
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d001      	beq.n	8001dde <_ZL12MX_SPI1_Initv+0x6a>
  {
    Error_Handler();
 8001dda:	f000 fa7d 	bl	80022d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001dde:	bf00      	nop
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	2000031c 	.word	0x2000031c
 8001de8:	40013000 	.word	0x40013000

08001dec <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b086      	sub	sp, #24
 8001df0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001df2:	f107 0308 	add.w	r3, r7, #8
 8001df6:	2200      	movs	r2, #0
 8001df8:	601a      	str	r2, [r3, #0]
 8001dfa:	605a      	str	r2, [r3, #4]
 8001dfc:	609a      	str	r2, [r3, #8]
 8001dfe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e00:	463b      	mov	r3, r7
 8001e02:	2200      	movs	r2, #0
 8001e04:	601a      	str	r2, [r3, #0]
 8001e06:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e08:	4b25      	ldr	r3, [pc, #148]	; (8001ea0 <_ZL12MX_TIM2_Initv+0xb4>)
 8001e0a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e0e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 47;
 8001e10:	4b23      	ldr	r3, [pc, #140]	; (8001ea0 <_ZL12MX_TIM2_Initv+0xb4>)
 8001e12:	222f      	movs	r2, #47	; 0x2f
 8001e14:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e16:	4b22      	ldr	r3, [pc, #136]	; (8001ea0 <_ZL12MX_TIM2_Initv+0xb4>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8001e1c:	4b20      	ldr	r3, [pc, #128]	; (8001ea0 <_ZL12MX_TIM2_Initv+0xb4>)
 8001e1e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001e22:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e24:	4b1e      	ldr	r3, [pc, #120]	; (8001ea0 <_ZL12MX_TIM2_Initv+0xb4>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e2a:	4b1d      	ldr	r3, [pc, #116]	; (8001ea0 <_ZL12MX_TIM2_Initv+0xb4>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e30:	481b      	ldr	r0, [pc, #108]	; (8001ea0 <_ZL12MX_TIM2_Initv+0xb4>)
 8001e32:	f007 fcbe 	bl	80097b2 <HAL_TIM_Base_Init>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	bf14      	ite	ne
 8001e3c:	2301      	movne	r3, #1
 8001e3e:	2300      	moveq	r3, #0
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d001      	beq.n	8001e4a <_ZL12MX_TIM2_Initv+0x5e>
  {
    Error_Handler();
 8001e46:	f000 fa47 	bl	80022d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e4a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e4e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e50:	f107 0308 	add.w	r3, r7, #8
 8001e54:	4619      	mov	r1, r3
 8001e56:	4812      	ldr	r0, [pc, #72]	; (8001ea0 <_ZL12MX_TIM2_Initv+0xb4>)
 8001e58:	f008 f830 	bl	8009ebc <HAL_TIM_ConfigClockSource>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	bf14      	ite	ne
 8001e62:	2301      	movne	r3, #1
 8001e64:	2300      	moveq	r3, #0
 8001e66:	b2db      	uxtb	r3, r3
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d001      	beq.n	8001e70 <_ZL12MX_TIM2_Initv+0x84>
  {
    Error_Handler();
 8001e6c:	f000 fa34 	bl	80022d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e70:	2300      	movs	r3, #0
 8001e72:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e74:	2300      	movs	r3, #0
 8001e76:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e78:	463b      	mov	r3, r7
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	4808      	ldr	r0, [pc, #32]	; (8001ea0 <_ZL12MX_TIM2_Initv+0xb4>)
 8001e7e:	f008 fbd9 	bl	800a634 <HAL_TIMEx_MasterConfigSynchronization>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	bf14      	ite	ne
 8001e88:	2301      	movne	r3, #1
 8001e8a:	2300      	moveq	r3, #0
 8001e8c:	b2db      	uxtb	r3, r3
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <_ZL12MX_TIM2_Initv+0xaa>
  {
    Error_Handler();
 8001e92:	f000 fa21 	bl	80022d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001e96:	bf00      	nop
 8001e98:	3718      	adds	r7, #24
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	20000374 	.word	0x20000374

08001ea4 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b08e      	sub	sp, #56	; 0x38
 8001ea8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001eaa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001eae:	2200      	movs	r2, #0
 8001eb0:	601a      	str	r2, [r3, #0]
 8001eb2:	605a      	str	r2, [r3, #4]
 8001eb4:	609a      	str	r2, [r3, #8]
 8001eb6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eb8:	f107 0320 	add.w	r3, r7, #32
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	601a      	str	r2, [r3, #0]
 8001ec0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ec2:	1d3b      	adds	r3, r7, #4
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	601a      	str	r2, [r3, #0]
 8001ec8:	605a      	str	r2, [r3, #4]
 8001eca:	609a      	str	r2, [r3, #8]
 8001ecc:	60da      	str	r2, [r3, #12]
 8001ece:	611a      	str	r2, [r3, #16]
 8001ed0:	615a      	str	r2, [r3, #20]
 8001ed2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ed4:	4b41      	ldr	r3, [pc, #260]	; (8001fdc <_ZL12MX_TIM3_Initv+0x138>)
 8001ed6:	4a42      	ldr	r2, [pc, #264]	; (8001fe0 <_ZL12MX_TIM3_Initv+0x13c>)
 8001ed8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 11;
 8001eda:	4b40      	ldr	r3, [pc, #256]	; (8001fdc <_ZL12MX_TIM3_Initv+0x138>)
 8001edc:	220b      	movs	r2, #11
 8001ede:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ee0:	4b3e      	ldr	r3, [pc, #248]	; (8001fdc <_ZL12MX_TIM3_Initv+0x138>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 400;
 8001ee6:	4b3d      	ldr	r3, [pc, #244]	; (8001fdc <_ZL12MX_TIM3_Initv+0x138>)
 8001ee8:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001eec:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eee:	4b3b      	ldr	r3, [pc, #236]	; (8001fdc <_ZL12MX_TIM3_Initv+0x138>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ef4:	4b39      	ldr	r3, [pc, #228]	; (8001fdc <_ZL12MX_TIM3_Initv+0x138>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001efa:	4838      	ldr	r0, [pc, #224]	; (8001fdc <_ZL12MX_TIM3_Initv+0x138>)
 8001efc:	f007 fc59 	bl	80097b2 <HAL_TIM_Base_Init>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	bf14      	ite	ne
 8001f06:	2301      	movne	r3, #1
 8001f08:	2300      	moveq	r3, #0
 8001f0a:	b2db      	uxtb	r3, r3
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <_ZL12MX_TIM3_Initv+0x70>
  {
    Error_Handler();
 8001f10:	f000 f9e2 	bl	80022d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f18:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001f1a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f1e:	4619      	mov	r1, r3
 8001f20:	482e      	ldr	r0, [pc, #184]	; (8001fdc <_ZL12MX_TIM3_Initv+0x138>)
 8001f22:	f007 ffcb 	bl	8009ebc <HAL_TIM_ConfigClockSource>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	bf14      	ite	ne
 8001f2c:	2301      	movne	r3, #1
 8001f2e:	2300      	moveq	r3, #0
 8001f30:	b2db      	uxtb	r3, r3
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <_ZL12MX_TIM3_Initv+0x96>
  {
    Error_Handler();
 8001f36:	f000 f9cf 	bl	80022d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001f3a:	4828      	ldr	r0, [pc, #160]	; (8001fdc <_ZL12MX_TIM3_Initv+0x138>)
 8001f3c:	f007 fcea 	bl	8009914 <HAL_TIM_PWM_Init>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	bf14      	ite	ne
 8001f46:	2301      	movne	r3, #1
 8001f48:	2300      	moveq	r3, #0
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <_ZL12MX_TIM3_Initv+0xb0>
  {
    Error_Handler();
 8001f50:	f000 f9c2 	bl	80022d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f54:	2300      	movs	r3, #0
 8001f56:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f5c:	f107 0320 	add.w	r3, r7, #32
 8001f60:	4619      	mov	r1, r3
 8001f62:	481e      	ldr	r0, [pc, #120]	; (8001fdc <_ZL12MX_TIM3_Initv+0x138>)
 8001f64:	f008 fb66 	bl	800a634 <HAL_TIMEx_MasterConfigSynchronization>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	bf14      	ite	ne
 8001f6e:	2301      	movne	r3, #1
 8001f70:	2300      	moveq	r3, #0
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d001      	beq.n	8001f7c <_ZL12MX_TIM3_Initv+0xd8>
  {
    Error_Handler();
 8001f78:	f000 f9ae 	bl	80022d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f7c:	2360      	movs	r3, #96	; 0x60
 8001f7e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001f80:	2300      	movs	r3, #0
 8001f82:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f84:	2300      	movs	r3, #0
 8001f86:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f8c:	1d3b      	adds	r3, r7, #4
 8001f8e:	2200      	movs	r2, #0
 8001f90:	4619      	mov	r1, r3
 8001f92:	4812      	ldr	r0, [pc, #72]	; (8001fdc <_ZL12MX_TIM3_Initv+0x138>)
 8001f94:	f007 fed0 	bl	8009d38 <HAL_TIM_PWM_ConfigChannel>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	bf14      	ite	ne
 8001f9e:	2301      	movne	r3, #1
 8001fa0:	2300      	moveq	r3, #0
 8001fa2:	b2db      	uxtb	r3, r3
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d001      	beq.n	8001fac <_ZL12MX_TIM3_Initv+0x108>
  {
    Error_Handler();
 8001fa8:	f000 f996 	bl	80022d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001fac:	1d3b      	adds	r3, r7, #4
 8001fae:	2208      	movs	r2, #8
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	480a      	ldr	r0, [pc, #40]	; (8001fdc <_ZL12MX_TIM3_Initv+0x138>)
 8001fb4:	f007 fec0 	bl	8009d38 <HAL_TIM_PWM_ConfigChannel>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	bf14      	ite	ne
 8001fbe:	2301      	movne	r3, #1
 8001fc0:	2300      	moveq	r3, #0
 8001fc2:	b2db      	uxtb	r3, r3
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d001      	beq.n	8001fcc <_ZL12MX_TIM3_Initv+0x128>
  {
    Error_Handler();
 8001fc8:	f000 f986 	bl	80022d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001fcc:	4803      	ldr	r0, [pc, #12]	; (8001fdc <_ZL12MX_TIM3_Initv+0x138>)
 8001fce:	f003 f923 	bl	8005218 <HAL_TIM_MspPostInit>

}
 8001fd2:	bf00      	nop
 8001fd4:	3738      	adds	r7, #56	; 0x38
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	200003bc 	.word	0x200003bc
 8001fe0:	40000400 	.word	0x40000400

08001fe4 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001fe8:	4b13      	ldr	r3, [pc, #76]	; (8002038 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001fea:	4a14      	ldr	r2, [pc, #80]	; (800203c <_ZL19MX_USART1_UART_Initv+0x58>)
 8001fec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 8001fee:	4b12      	ldr	r3, [pc, #72]	; (8002038 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001ff0:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8001ff4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ff6:	4b10      	ldr	r3, [pc, #64]	; (8002038 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ffc:	4b0e      	ldr	r3, [pc, #56]	; (8002038 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002002:	4b0d      	ldr	r3, [pc, #52]	; (8002038 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002004:	2200      	movs	r2, #0
 8002006:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002008:	4b0b      	ldr	r3, [pc, #44]	; (8002038 <_ZL19MX_USART1_UART_Initv+0x54>)
 800200a:	220c      	movs	r2, #12
 800200c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800200e:	4b0a      	ldr	r3, [pc, #40]	; (8002038 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002010:	2200      	movs	r2, #0
 8002012:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002014:	4b08      	ldr	r3, [pc, #32]	; (8002038 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002016:	2200      	movs	r2, #0
 8002018:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800201a:	4807      	ldr	r0, [pc, #28]	; (8002038 <_ZL19MX_USART1_UART_Initv+0x54>)
 800201c:	f008 fb8c 	bl	800a738 <HAL_UART_Init>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	bf14      	ite	ne
 8002026:	2301      	movne	r3, #1
 8002028:	2300      	moveq	r3, #0
 800202a:	b2db      	uxtb	r3, r3
 800202c:	2b00      	cmp	r3, #0
 800202e:	d001      	beq.n	8002034 <_ZL19MX_USART1_UART_Initv+0x50>
  {
    Error_Handler();
 8002030:	f000 f952 	bl	80022d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002034:	bf00      	nop
 8002036:	bd80      	pop	{r7, pc}
 8002038:	20000404 	.word	0x20000404
 800203c:	40011000 	.word	0x40011000

08002040 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b082      	sub	sp, #8
 8002044:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002046:	2300      	movs	r3, #0
 8002048:	607b      	str	r3, [r7, #4]
 800204a:	4b10      	ldr	r3, [pc, #64]	; (800208c <_ZL11MX_DMA_Initv+0x4c>)
 800204c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204e:	4a0f      	ldr	r2, [pc, #60]	; (800208c <_ZL11MX_DMA_Initv+0x4c>)
 8002050:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002054:	6313      	str	r3, [r2, #48]	; 0x30
 8002056:	4b0d      	ldr	r3, [pc, #52]	; (800208c <_ZL11MX_DMA_Initv+0x4c>)
 8002058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800205a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800205e:	607b      	str	r3, [r7, #4]
 8002060:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8002062:	2200      	movs	r2, #0
 8002064:	2100      	movs	r1, #0
 8002066:	203a      	movs	r0, #58	; 0x3a
 8002068:	f003 fd23 	bl	8005ab2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800206c:	203a      	movs	r0, #58	; 0x3a
 800206e:	f003 fd3c 	bl	8005aea <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8002072:	2200      	movs	r2, #0
 8002074:	2100      	movs	r1, #0
 8002076:	2046      	movs	r0, #70	; 0x46
 8002078:	f003 fd1b 	bl	8005ab2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800207c:	2046      	movs	r0, #70	; 0x46
 800207e:	f003 fd34 	bl	8005aea <HAL_NVIC_EnableIRQ>

}
 8002082:	bf00      	nop
 8002084:	3708      	adds	r7, #8
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	40023800 	.word	0x40023800

08002090 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b08c      	sub	sp, #48	; 0x30
 8002094:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002096:	f107 031c 	add.w	r3, r7, #28
 800209a:	2200      	movs	r2, #0
 800209c:	601a      	str	r2, [r3, #0]
 800209e:	605a      	str	r2, [r3, #4]
 80020a0:	609a      	str	r2, [r3, #8]
 80020a2:	60da      	str	r2, [r3, #12]
 80020a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80020a6:	2300      	movs	r3, #0
 80020a8:	61bb      	str	r3, [r7, #24]
 80020aa:	4b85      	ldr	r3, [pc, #532]	; (80022c0 <_ZL12MX_GPIO_Initv+0x230>)
 80020ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ae:	4a84      	ldr	r2, [pc, #528]	; (80022c0 <_ZL12MX_GPIO_Initv+0x230>)
 80020b0:	f043 0310 	orr.w	r3, r3, #16
 80020b4:	6313      	str	r3, [r2, #48]	; 0x30
 80020b6:	4b82      	ldr	r3, [pc, #520]	; (80022c0 <_ZL12MX_GPIO_Initv+0x230>)
 80020b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ba:	f003 0310 	and.w	r3, r3, #16
 80020be:	61bb      	str	r3, [r7, #24]
 80020c0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020c2:	2300      	movs	r3, #0
 80020c4:	617b      	str	r3, [r7, #20]
 80020c6:	4b7e      	ldr	r3, [pc, #504]	; (80022c0 <_ZL12MX_GPIO_Initv+0x230>)
 80020c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ca:	4a7d      	ldr	r2, [pc, #500]	; (80022c0 <_ZL12MX_GPIO_Initv+0x230>)
 80020cc:	f043 0304 	orr.w	r3, r3, #4
 80020d0:	6313      	str	r3, [r2, #48]	; 0x30
 80020d2:	4b7b      	ldr	r3, [pc, #492]	; (80022c0 <_ZL12MX_GPIO_Initv+0x230>)
 80020d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d6:	f003 0304 	and.w	r3, r3, #4
 80020da:	617b      	str	r3, [r7, #20]
 80020dc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80020de:	2300      	movs	r3, #0
 80020e0:	613b      	str	r3, [r7, #16]
 80020e2:	4b77      	ldr	r3, [pc, #476]	; (80022c0 <_ZL12MX_GPIO_Initv+0x230>)
 80020e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e6:	4a76      	ldr	r2, [pc, #472]	; (80022c0 <_ZL12MX_GPIO_Initv+0x230>)
 80020e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020ec:	6313      	str	r3, [r2, #48]	; 0x30
 80020ee:	4b74      	ldr	r3, [pc, #464]	; (80022c0 <_ZL12MX_GPIO_Initv+0x230>)
 80020f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020f6:	613b      	str	r3, [r7, #16]
 80020f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020fa:	2300      	movs	r3, #0
 80020fc:	60fb      	str	r3, [r7, #12]
 80020fe:	4b70      	ldr	r3, [pc, #448]	; (80022c0 <_ZL12MX_GPIO_Initv+0x230>)
 8002100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002102:	4a6f      	ldr	r2, [pc, #444]	; (80022c0 <_ZL12MX_GPIO_Initv+0x230>)
 8002104:	f043 0301 	orr.w	r3, r3, #1
 8002108:	6313      	str	r3, [r2, #48]	; 0x30
 800210a:	4b6d      	ldr	r3, [pc, #436]	; (80022c0 <_ZL12MX_GPIO_Initv+0x230>)
 800210c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210e:	f003 0301 	and.w	r3, r3, #1
 8002112:	60fb      	str	r3, [r7, #12]
 8002114:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002116:	2300      	movs	r3, #0
 8002118:	60bb      	str	r3, [r7, #8]
 800211a:	4b69      	ldr	r3, [pc, #420]	; (80022c0 <_ZL12MX_GPIO_Initv+0x230>)
 800211c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211e:	4a68      	ldr	r2, [pc, #416]	; (80022c0 <_ZL12MX_GPIO_Initv+0x230>)
 8002120:	f043 0302 	orr.w	r3, r3, #2
 8002124:	6313      	str	r3, [r2, #48]	; 0x30
 8002126:	4b66      	ldr	r3, [pc, #408]	; (80022c0 <_ZL12MX_GPIO_Initv+0x230>)
 8002128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212a:	f003 0302 	and.w	r3, r3, #2
 800212e:	60bb      	str	r3, [r7, #8]
 8002130:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002132:	2300      	movs	r3, #0
 8002134:	607b      	str	r3, [r7, #4]
 8002136:	4b62      	ldr	r3, [pc, #392]	; (80022c0 <_ZL12MX_GPIO_Initv+0x230>)
 8002138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213a:	4a61      	ldr	r2, [pc, #388]	; (80022c0 <_ZL12MX_GPIO_Initv+0x230>)
 800213c:	f043 0308 	orr.w	r3, r3, #8
 8002140:	6313      	str	r3, [r2, #48]	; 0x30
 8002142:	4b5f      	ldr	r3, [pc, #380]	; (80022c0 <_ZL12MX_GPIO_Initv+0x230>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002146:	f003 0308 	and.w	r3, r3, #8
 800214a:	607b      	str	r3, [r7, #4]
 800214c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|IN3_Pin|IN4_Pin, GPIO_PIN_RESET);
 800214e:	2200      	movs	r2, #0
 8002150:	f44f 7142 	mov.w	r1, #776	; 0x308
 8002154:	485b      	ldr	r0, [pc, #364]	; (80022c4 <_ZL12MX_GPIO_Initv+0x234>)
 8002156:	f004 fa81 	bl	800665c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800215a:	2201      	movs	r2, #1
 800215c:	2101      	movs	r1, #1
 800215e:	485a      	ldr	r0, [pc, #360]	; (80022c8 <_ZL12MX_GPIO_Initv+0x238>)
 8002160:	f004 fa7c 	bl	800665c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, IN1_Pin|IN2_Pin, GPIO_PIN_RESET);
 8002164:	2200      	movs	r2, #0
 8002166:	2106      	movs	r1, #6
 8002168:	4858      	ldr	r0, [pc, #352]	; (80022cc <_ZL12MX_GPIO_Initv+0x23c>)
 800216a:	f004 fa77 	bl	800665c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800216e:	2200      	movs	r2, #0
 8002170:	f24f 0110 	movw	r1, #61456	; 0xf010
 8002174:	4856      	ldr	r0, [pc, #344]	; (80022d0 <_ZL12MX_GPIO_Initv+0x240>)
 8002176:	f004 fa71 	bl	800665c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : DATA_Ready_Pin */
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 800217a:	2304      	movs	r3, #4
 800217c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800217e:	2300      	movs	r3, #0
 8002180:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002182:	2300      	movs	r3, #0
 8002184:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 8002186:	f107 031c 	add.w	r3, r7, #28
 800218a:	4619      	mov	r1, r3
 800218c:	484d      	ldr	r0, [pc, #308]	; (80022c4 <_ZL12MX_GPIO_Initv+0x234>)
 800218e:	f004 f8c9 	bl	8006324 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin IN3_Pin IN4_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|IN3_Pin|IN4_Pin;
 8002192:	f44f 7342 	mov.w	r3, #776	; 0x308
 8002196:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002198:	2301      	movs	r3, #1
 800219a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800219c:	2300      	movs	r3, #0
 800219e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021a0:	2300      	movs	r3, #0
 80021a2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021a4:	f107 031c 	add.w	r3, r7, #28
 80021a8:	4619      	mov	r1, r3
 80021aa:	4846      	ldr	r0, [pc, #280]	; (80022c4 <_ZL12MX_GPIO_Initv+0x234>)
 80021ac:	f004 f8ba 	bl	8006324 <HAL_GPIO_Init>

  /*Configure GPIO pins : INT1_Pin INT2_Pin MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin|MEMS_INT2_Pin;
 80021b0:	2332      	movs	r3, #50	; 0x32
 80021b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80021b4:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80021b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ba:	2300      	movs	r3, #0
 80021bc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021be:	f107 031c 	add.w	r3, r7, #28
 80021c2:	4619      	mov	r1, r3
 80021c4:	483f      	ldr	r0, [pc, #252]	; (80022c4 <_ZL12MX_GPIO_Initv+0x234>)
 80021c6:	f004 f8ad 	bl	8006324 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80021ca:	2301      	movs	r3, #1
 80021cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021ce:	2301      	movs	r3, #1
 80021d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d2:	2300      	movs	r3, #0
 80021d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d6:	2300      	movs	r3, #0
 80021d8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80021da:	f107 031c 	add.w	r3, r7, #28
 80021de:	4619      	mov	r1, r3
 80021e0:	4839      	ldr	r0, [pc, #228]	; (80022c8 <_ZL12MX_GPIO_Initv+0x238>)
 80021e2:	f004 f89f 	bl	8006324 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80021e6:	2301      	movs	r3, #1
 80021e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80021ea:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80021ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f0:	2300      	movs	r3, #0
 80021f2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021f4:	f107 031c 	add.w	r3, r7, #28
 80021f8:	4619      	mov	r1, r3
 80021fa:	4836      	ldr	r0, [pc, #216]	; (80022d4 <_ZL12MX_GPIO_Initv+0x244>)
 80021fc:	f004 f892 	bl	8006324 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN1_Pin IN2_Pin */
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin;
 8002200:	2306      	movs	r3, #6
 8002202:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002204:	2301      	movs	r3, #1
 8002206:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002208:	2300      	movs	r3, #0
 800220a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800220c:	2300      	movs	r3, #0
 800220e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002210:	f107 031c 	add.w	r3, r7, #28
 8002214:	4619      	mov	r1, r3
 8002216:	482d      	ldr	r0, [pc, #180]	; (80022cc <_ZL12MX_GPIO_Initv+0x23c>)
 8002218:	f004 f884 	bl	8006324 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEFT_ENCODER_A_Pin LEFT_ENCODER_B_Pin RIGHT_ENCODER_A_Pin RIGHT_ENCODER_B_Pin */
  GPIO_InitStruct.Pin = LEFT_ENCODER_A_Pin|LEFT_ENCODER_B_Pin|RIGHT_ENCODER_A_Pin|RIGHT_ENCODER_B_Pin;
 800221c:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8002220:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002222:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8002226:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002228:	2300      	movs	r3, #0
 800222a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800222c:	f107 031c 	add.w	r3, r7, #28
 8002230:	4619      	mov	r1, r3
 8002232:	4824      	ldr	r0, [pc, #144]	; (80022c4 <_ZL12MX_GPIO_Initv+0x234>)
 8002234:	f004 f876 	bl	8006324 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002238:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800223c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800223e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002242:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002244:	2300      	movs	r3, #0
 8002246:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002248:	f107 031c 	add.w	r3, r7, #28
 800224c:	4619      	mov	r1, r3
 800224e:	481f      	ldr	r0, [pc, #124]	; (80022cc <_ZL12MX_GPIO_Initv+0x23c>)
 8002250:	f004 f868 	bl	8006324 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002254:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002258:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800225a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800225e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002260:	2300      	movs	r3, #0
 8002262:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002264:	f107 031c 	add.w	r3, r7, #28
 8002268:	4619      	mov	r1, r3
 800226a:	4819      	ldr	r0, [pc, #100]	; (80022d0 <_ZL12MX_GPIO_Initv+0x240>)
 800226c:	f004 f85a 	bl	8006324 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8002270:	f24f 0310 	movw	r3, #61456	; 0xf010
 8002274:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002276:	2301      	movs	r3, #1
 8002278:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227a:	2300      	movs	r3, #0
 800227c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800227e:	2300      	movs	r3, #0
 8002280:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002282:	f107 031c 	add.w	r3, r7, #28
 8002286:	4619      	mov	r1, r3
 8002288:	4811      	ldr	r0, [pc, #68]	; (80022d0 <_ZL12MX_GPIO_Initv+0x240>)
 800228a:	f004 f84b 	bl	8006324 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800228e:	2320      	movs	r3, #32
 8002290:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002292:	2300      	movs	r3, #0
 8002294:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002296:	2300      	movs	r3, #0
 8002298:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800229a:	f107 031c 	add.w	r3, r7, #28
 800229e:	4619      	mov	r1, r3
 80022a0:	480b      	ldr	r0, [pc, #44]	; (80022d0 <_ZL12MX_GPIO_Initv+0x240>)
 80022a2:	f004 f83f 	bl	8006324 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80022a6:	2200      	movs	r2, #0
 80022a8:	2100      	movs	r1, #0
 80022aa:	2028      	movs	r0, #40	; 0x28
 80022ac:	f003 fc01 	bl	8005ab2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80022b0:	2028      	movs	r0, #40	; 0x28
 80022b2:	f003 fc1a 	bl	8005aea <HAL_NVIC_EnableIRQ>

}
 80022b6:	bf00      	nop
 80022b8:	3730      	adds	r7, #48	; 0x30
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	40023800 	.word	0x40023800
 80022c4:	40021000 	.word	0x40021000
 80022c8:	40020800 	.word	0x40020800
 80022cc:	40020400 	.word	0x40020400
 80022d0:	40020c00 	.word	0x40020c00
 80022d4:	40020000 	.word	0x40020000

080022d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022d8:	b480      	push	{r7}
 80022da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022dc:	b672      	cpsid	i
}
 80022de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022e0:	e7fe      	b.n	80022e0 <Error_Handler+0x8>

080022e2 <_ZSt4fabsf>:
  using ::fabs;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  fabs(float __x)
  { return __builtin_fabsf(__x); }
 80022e2:	b480      	push	{r7}
 80022e4:	b083      	sub	sp, #12
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	ed87 0a01 	vstr	s0, [r7, #4]
 80022ec:	edd7 7a01 	vldr	s15, [r7, #4]
 80022f0:	eef0 7ae7 	vabs.f32	s15, s15
 80022f4:	eeb0 0a67 	vmov.f32	s0, s15
 80022f8:	370c      	adds	r7, #12
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr

08002302 <_ZSt5roundf>:
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr float
  round(float __x)
  { return __builtin_roundf(__x); }
 8002302:	b580      	push	{r7, lr}
 8002304:	b082      	sub	sp, #8
 8002306:	af00      	add	r7, sp, #0
 8002308:	ed87 0a01 	vstr	s0, [r7, #4]
 800230c:	ed97 0a01 	vldr	s0, [r7, #4]
 8002310:	f00c fee0 	bl	800f0d4 <roundf>
 8002314:	eef0 7a40 	vmov.f32	s15, s0
 8002318:	eeb0 0a67 	vmov.f32	s0, s15
 800231c:	3708      	adds	r7, #8
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}

08002322 <_ZN3ros4TimeC1Ev>:
class Time
{
public:
  uint32_t sec, nsec;

  Time() : sec(0), nsec(0) {}
 8002322:	b480      	push	{r7}
 8002324:	b083      	sub	sp, #12
 8002326:	af00      	add	r7, sp, #0
 8002328:	6078      	str	r0, [r7, #4]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2200      	movs	r2, #0
 800232e:	601a      	str	r2, [r3, #0]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2200      	movs	r2, #0
 8002334:	605a      	str	r2, [r3, #4]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	4618      	mov	r0, r3
 800233a:	370c      	adds	r7, #12
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr

08002344 <_ZN3ros3MsgC1Ev>:

namespace ros
{

/* Base Message Type */
class Msg
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	4a04      	ldr	r2, [pc, #16]	; (8002360 <_ZN3ros3MsgC1Ev+0x1c>)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	601a      	str	r2, [r3, #0]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	4618      	mov	r0, r3
 8002356:	370c      	adds	r7, #12
 8002358:	46bd      	mov	sp, r7
 800235a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235e:	4770      	bx	lr
 8002360:	08011f80 	.word	0x08011f80

08002364 <_ZN8std_msgs4TimeC1Ev>:
  {
    public:
      typedef ros::Time _data_type;
      _data_type data;

    Time():
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
      data()
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	4618      	mov	r0, r3
 8002370:	f7ff ffe8 	bl	8002344 <_ZN3ros3MsgC1Ev>
 8002374:	4a06      	ldr	r2, [pc, #24]	; (8002390 <_ZN8std_msgs4TimeC1Ev+0x2c>)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	601a      	str	r2, [r3, #0]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	3304      	adds	r3, #4
 800237e:	4618      	mov	r0, r3
 8002380:	f7ff ffcf 	bl	8002322 <_ZN3ros4TimeC1Ev>
    {
    }
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	4618      	mov	r0, r3
 8002388:	3708      	adds	r7, #8
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	08011f68 	.word	0x08011f68

08002394 <_ZNK8std_msgs4Time9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8002394:	b480      	push	{r7}
 8002396:	b085      	sub	sp, #20
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
 800239c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800239e:	2300      	movs	r3, #0
 80023a0:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.sec >> (8 * 0)) & 0xFF;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6859      	ldr	r1, [r3, #4]
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	683a      	ldr	r2, [r7, #0]
 80023aa:	4413      	add	r3, r2
 80023ac:	b2ca      	uxtb	r2, r1
 80023ae:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.sec >> (8 * 1)) & 0xFF;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	0a19      	lsrs	r1, r3, #8
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	3301      	adds	r3, #1
 80023ba:	683a      	ldr	r2, [r7, #0]
 80023bc:	4413      	add	r3, r2
 80023be:	b2ca      	uxtb	r2, r1
 80023c0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.sec >> (8 * 2)) & 0xFF;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	0c19      	lsrs	r1, r3, #16
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	3302      	adds	r3, #2
 80023cc:	683a      	ldr	r2, [r7, #0]
 80023ce:	4413      	add	r3, r2
 80023d0:	b2ca      	uxtb	r2, r1
 80023d2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.sec >> (8 * 3)) & 0xFF;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	0e19      	lsrs	r1, r3, #24
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	3303      	adds	r3, #3
 80023de:	683a      	ldr	r2, [r7, #0]
 80023e0:	4413      	add	r3, r2
 80023e2:	b2ca      	uxtb	r2, r1
 80023e4:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.sec);
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	3304      	adds	r3, #4
 80023ea:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.nsec >> (8 * 0)) & 0xFF;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6899      	ldr	r1, [r3, #8]
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	683a      	ldr	r2, [r7, #0]
 80023f4:	4413      	add	r3, r2
 80023f6:	b2ca      	uxtb	r2, r1
 80023f8:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.nsec >> (8 * 1)) & 0xFF;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	0a19      	lsrs	r1, r3, #8
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	3301      	adds	r3, #1
 8002404:	683a      	ldr	r2, [r7, #0]
 8002406:	4413      	add	r3, r2
 8002408:	b2ca      	uxtb	r2, r1
 800240a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.nsec >> (8 * 2)) & 0xFF;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	0c19      	lsrs	r1, r3, #16
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	3302      	adds	r3, #2
 8002416:	683a      	ldr	r2, [r7, #0]
 8002418:	4413      	add	r3, r2
 800241a:	b2ca      	uxtb	r2, r1
 800241c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.nsec >> (8 * 3)) & 0xFF;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	689b      	ldr	r3, [r3, #8]
 8002422:	0e19      	lsrs	r1, r3, #24
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	3303      	adds	r3, #3
 8002428:	683a      	ldr	r2, [r7, #0]
 800242a:	4413      	add	r3, r2
 800242c:	b2ca      	uxtb	r2, r1
 800242e:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.nsec);
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	3304      	adds	r3, #4
 8002434:	60fb      	str	r3, [r7, #12]
      return offset;
 8002436:	68fb      	ldr	r3, [r7, #12]
    }
 8002438:	4618      	mov	r0, r3
 800243a:	3714      	adds	r7, #20
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr

08002444 <_ZN8std_msgs4Time11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8002444:	b480      	push	{r7}
 8002446:	b085      	sub	sp, #20
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
 800244c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800244e:	2300      	movs	r3, #0
 8002450:	60fb      	str	r3, [r7, #12]
      this->data.sec =  ((uint32_t) (*(inbuffer + offset)));
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	683a      	ldr	r2, [r7, #0]
 8002456:	4413      	add	r3, r2
 8002458:	781b      	ldrb	r3, [r3, #0]
 800245a:	461a      	mov	r2, r3
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	685a      	ldr	r2, [r3, #4]
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	3301      	adds	r3, #1
 8002468:	6839      	ldr	r1, [r7, #0]
 800246a:	440b      	add	r3, r1
 800246c:	781b      	ldrb	r3, [r3, #0]
 800246e:	021b      	lsls	r3, r3, #8
 8002470:	431a      	orrs	r2, r3
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	685a      	ldr	r2, [r3, #4]
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	3302      	adds	r3, #2
 800247e:	6839      	ldr	r1, [r7, #0]
 8002480:	440b      	add	r3, r1
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	041b      	lsls	r3, r3, #16
 8002486:	431a      	orrs	r2, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	685a      	ldr	r2, [r3, #4]
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	3303      	adds	r3, #3
 8002494:	6839      	ldr	r1, [r7, #0]
 8002496:	440b      	add	r3, r1
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	061b      	lsls	r3, r3, #24
 800249c:	431a      	orrs	r2, r3
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->data.sec);
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	3304      	adds	r3, #4
 80024a6:	60fb      	str	r3, [r7, #12]
      this->data.nsec =  ((uint32_t) (*(inbuffer + offset)));
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	683a      	ldr	r2, [r7, #0]
 80024ac:	4413      	add	r3, r2
 80024ae:	781b      	ldrb	r3, [r3, #0]
 80024b0:	461a      	mov	r2, r3
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	689a      	ldr	r2, [r3, #8]
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	3301      	adds	r3, #1
 80024be:	6839      	ldr	r1, [r7, #0]
 80024c0:	440b      	add	r3, r1
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	021b      	lsls	r3, r3, #8
 80024c6:	431a      	orrs	r2, r3
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	689a      	ldr	r2, [r3, #8]
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	3302      	adds	r3, #2
 80024d4:	6839      	ldr	r1, [r7, #0]
 80024d6:	440b      	add	r3, r1
 80024d8:	781b      	ldrb	r3, [r3, #0]
 80024da:	041b      	lsls	r3, r3, #16
 80024dc:	431a      	orrs	r2, r3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	689a      	ldr	r2, [r3, #8]
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	3303      	adds	r3, #3
 80024ea:	6839      	ldr	r1, [r7, #0]
 80024ec:	440b      	add	r3, r1
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	061b      	lsls	r3, r3, #24
 80024f2:	431a      	orrs	r2, r3
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->data.nsec);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	3304      	adds	r3, #4
 80024fc:	60fb      	str	r3, [r7, #12]
     return offset;
 80024fe:	68fb      	ldr	r3, [r7, #12]
    }
 8002500:	4618      	mov	r0, r3
 8002502:	3714      	adds	r7, #20
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr

0800250c <_ZN8std_msgs4Time7getTypeEv>:

    virtual const char * getType() override { return "std_msgs/Time"; };
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
 8002514:	4b03      	ldr	r3, [pc, #12]	; (8002524 <_ZN8std_msgs4Time7getTypeEv+0x18>)
 8002516:	4618      	mov	r0, r3
 8002518:	370c      	adds	r7, #12
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	08011c90 	.word	0x08011c90

08002528 <_ZN8std_msgs4Time6getMD5Ev>:
    virtual const char * getMD5() override { return "cd7166c74c552c311fbcc2fe5a7bc289"; };
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
 8002530:	4b03      	ldr	r3, [pc, #12]	; (8002540 <_ZN8std_msgs4Time6getMD5Ev+0x18>)
 8002532:	4618      	mov	r0, r3
 8002534:	370c      	adds	r7, #12
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	08011ca0 	.word	0x08011ca0

08002544 <_ZN14rosserial_msgs9TopicInfoC1Ev>:
      enum { ID_PARAMETER_REQUEST = 6 };
      enum { ID_LOG = 7 };
      enum { ID_TIME = 10 };
      enum { ID_TX_STOP = 11 };

    TopicInfo():
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
      topic_id(0),
      topic_name(""),
      message_type(""),
      md5sum(""),
      buffer_size(0)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	4618      	mov	r0, r3
 8002550:	f7ff fef8 	bl	8002344 <_ZN3ros3MsgC1Ev>
 8002554:	4a0b      	ldr	r2, [pc, #44]	; (8002584 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x40>)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	601a      	str	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2200      	movs	r2, #0
 800255e:	809a      	strh	r2, [r3, #4]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	4a09      	ldr	r2, [pc, #36]	; (8002588 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8002564:	609a      	str	r2, [r3, #8]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	4a07      	ldr	r2, [pc, #28]	; (8002588 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 800256a:	60da      	str	r2, [r3, #12]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	4a06      	ldr	r2, [pc, #24]	; (8002588 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8002570:	611a      	str	r2, [r3, #16]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2200      	movs	r2, #0
 8002576:	615a      	str	r2, [r3, #20]
    {
    }
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	4618      	mov	r0, r3
 800257c:	3708      	adds	r7, #8
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	08011f50 	.word	0x08011f50
 8002588:	08011cc4 	.word	0x08011cc4

0800258c <_ZNK14rosserial_msgs9TopicInfo9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 800258c:	b580      	push	{r7, lr}
 800258e:	b088      	sub	sp, #32
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002596:	2300      	movs	r3, #0
 8002598:	61fb      	str	r3, [r7, #28]
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	8899      	ldrh	r1, [r3, #4]
 800259e:	69fb      	ldr	r3, [r7, #28]
 80025a0:	683a      	ldr	r2, [r7, #0]
 80025a2:	4413      	add	r3, r2
 80025a4:	b2ca      	uxtb	r2, r1
 80025a6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	889b      	ldrh	r3, [r3, #4]
 80025ac:	0a1b      	lsrs	r3, r3, #8
 80025ae:	b299      	uxth	r1, r3
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	3301      	adds	r3, #1
 80025b4:	683a      	ldr	r2, [r7, #0]
 80025b6:	4413      	add	r3, r2
 80025b8:	b2ca      	uxtb	r2, r1
 80025ba:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->topic_id);
 80025bc:	69fb      	ldr	r3, [r7, #28]
 80025be:	3302      	adds	r3, #2
 80025c0:	61fb      	str	r3, [r7, #28]
      uint32_t length_topic_name = strlen(this->topic_name);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	4618      	mov	r0, r3
 80025c8:	f7fd fe0a 	bl	80001e0 <strlen>
 80025cc:	61b8      	str	r0, [r7, #24]
      varToArr(outbuffer + offset, length_topic_name);
 80025ce:	69fb      	ldr	r3, [r7, #28]
 80025d0:	683a      	ldr	r2, [r7, #0]
 80025d2:	4413      	add	r3, r2
 80025d4:	69b9      	ldr	r1, [r7, #24]
 80025d6:	4618      	mov	r0, r3
 80025d8:	f001 fe08 	bl	80041ec <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80025dc:	69fb      	ldr	r3, [r7, #28]
 80025de:	3304      	adds	r3, #4
 80025e0:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
 80025e2:	69fb      	ldr	r3, [r7, #28]
 80025e4:	683a      	ldr	r2, [r7, #0]
 80025e6:	18d0      	adds	r0, r2, r3
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	69ba      	ldr	r2, [r7, #24]
 80025ee:	4619      	mov	r1, r3
 80025f0:	f00c fdd6 	bl	800f1a0 <memcpy>
      offset += length_topic_name;
 80025f4:	69fa      	ldr	r2, [r7, #28]
 80025f6:	69bb      	ldr	r3, [r7, #24]
 80025f8:	4413      	add	r3, r2
 80025fa:	61fb      	str	r3, [r7, #28]
      uint32_t length_message_type = strlen(this->message_type);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	4618      	mov	r0, r3
 8002602:	f7fd fded 	bl	80001e0 <strlen>
 8002606:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_message_type);
 8002608:	69fb      	ldr	r3, [r7, #28]
 800260a:	683a      	ldr	r2, [r7, #0]
 800260c:	4413      	add	r3, r2
 800260e:	6979      	ldr	r1, [r7, #20]
 8002610:	4618      	mov	r0, r3
 8002612:	f001 fdeb 	bl	80041ec <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	3304      	adds	r3, #4
 800261a:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->message_type, length_message_type);
 800261c:	69fb      	ldr	r3, [r7, #28]
 800261e:	683a      	ldr	r2, [r7, #0]
 8002620:	18d0      	adds	r0, r2, r3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	68db      	ldr	r3, [r3, #12]
 8002626:	697a      	ldr	r2, [r7, #20]
 8002628:	4619      	mov	r1, r3
 800262a:	f00c fdb9 	bl	800f1a0 <memcpy>
      offset += length_message_type;
 800262e:	69fa      	ldr	r2, [r7, #28]
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	4413      	add	r3, r2
 8002634:	61fb      	str	r3, [r7, #28]
      uint32_t length_md5sum = strlen(this->md5sum);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	691b      	ldr	r3, [r3, #16]
 800263a:	4618      	mov	r0, r3
 800263c:	f7fd fdd0 	bl	80001e0 <strlen>
 8002640:	6138      	str	r0, [r7, #16]
      varToArr(outbuffer + offset, length_md5sum);
 8002642:	69fb      	ldr	r3, [r7, #28]
 8002644:	683a      	ldr	r2, [r7, #0]
 8002646:	4413      	add	r3, r2
 8002648:	6939      	ldr	r1, [r7, #16]
 800264a:	4618      	mov	r0, r3
 800264c:	f001 fdce 	bl	80041ec <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8002650:	69fb      	ldr	r3, [r7, #28]
 8002652:	3304      	adds	r3, #4
 8002654:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
 8002656:	69fb      	ldr	r3, [r7, #28]
 8002658:	683a      	ldr	r2, [r7, #0]
 800265a:	18d0      	adds	r0, r2, r3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	691b      	ldr	r3, [r3, #16]
 8002660:	693a      	ldr	r2, [r7, #16]
 8002662:	4619      	mov	r1, r3
 8002664:	f00c fd9c 	bl	800f1a0 <memcpy>
      offset += length_md5sum;
 8002668:	69fa      	ldr	r2, [r7, #28]
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	4413      	add	r3, r2
 800266e:	61fb      	str	r3, [r7, #28]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	695b      	ldr	r3, [r3, #20]
 8002674:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
 8002676:	68f9      	ldr	r1, [r7, #12]
 8002678:	69fb      	ldr	r3, [r7, #28]
 800267a:	683a      	ldr	r2, [r7, #0]
 800267c:	4413      	add	r3, r2
 800267e:	b2ca      	uxtb	r2, r1
 8002680:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	0a19      	lsrs	r1, r3, #8
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	3301      	adds	r3, #1
 800268a:	683a      	ldr	r2, [r7, #0]
 800268c:	4413      	add	r3, r2
 800268e:	b2ca      	uxtb	r2, r1
 8002690:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	0c19      	lsrs	r1, r3, #16
 8002696:	69fb      	ldr	r3, [r7, #28]
 8002698:	3302      	adds	r3, #2
 800269a:	683a      	ldr	r2, [r7, #0]
 800269c:	4413      	add	r3, r2
 800269e:	b2ca      	uxtb	r2, r1
 80026a0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	0e19      	lsrs	r1, r3, #24
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	3303      	adds	r3, #3
 80026aa:	683a      	ldr	r2, [r7, #0]
 80026ac:	4413      	add	r3, r2
 80026ae:	b2ca      	uxtb	r2, r1
 80026b0:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->buffer_size);
 80026b2:	69fb      	ldr	r3, [r7, #28]
 80026b4:	3304      	adds	r3, #4
 80026b6:	61fb      	str	r3, [r7, #28]
      return offset;
 80026b8:	69fb      	ldr	r3, [r7, #28]
    }
 80026ba:	4618      	mov	r0, r3
 80026bc:	3720      	adds	r7, #32
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}

080026c2 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 80026c2:	b580      	push	{r7, lr}
 80026c4:	b08a      	sub	sp, #40	; 0x28
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	6078      	str	r0, [r7, #4]
 80026ca:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80026cc:	2300      	movs	r3, #0
 80026ce:	61bb      	str	r3, [r7, #24]
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
 80026d0:	69bb      	ldr	r3, [r7, #24]
 80026d2:	683a      	ldr	r2, [r7, #0]
 80026d4:	4413      	add	r3, r2
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	b29a      	uxth	r2, r3
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	809a      	strh	r2, [r3, #4]
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	889b      	ldrh	r3, [r3, #4]
 80026e2:	b21a      	sxth	r2, r3
 80026e4:	69bb      	ldr	r3, [r7, #24]
 80026e6:	3301      	adds	r3, #1
 80026e8:	6839      	ldr	r1, [r7, #0]
 80026ea:	440b      	add	r3, r1
 80026ec:	781b      	ldrb	r3, [r3, #0]
 80026ee:	021b      	lsls	r3, r3, #8
 80026f0:	b21b      	sxth	r3, r3
 80026f2:	4313      	orrs	r3, r2
 80026f4:	b21b      	sxth	r3, r3
 80026f6:	b29a      	uxth	r2, r3
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	809a      	strh	r2, [r3, #4]
      offset += sizeof(this->topic_id);
 80026fc:	69bb      	ldr	r3, [r7, #24]
 80026fe:	3302      	adds	r3, #2
 8002700:	61bb      	str	r3, [r7, #24]
      uint32_t length_topic_name;
      arrToVar(length_topic_name, (inbuffer + offset));
 8002702:	69bb      	ldr	r3, [r7, #24]
 8002704:	683a      	ldr	r2, [r7, #0]
 8002706:	441a      	add	r2, r3
 8002708:	f107 0314 	add.w	r3, r7, #20
 800270c:	4611      	mov	r1, r2
 800270e:	4618      	mov	r0, r3
 8002710:	f001 fd8a 	bl	8004228 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002714:	69bb      	ldr	r3, [r7, #24]
 8002716:	3304      	adds	r3, #4
 8002718:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 800271a:	69bb      	ldr	r3, [r7, #24]
 800271c:	627b      	str	r3, [r7, #36]	; 0x24
 800271e:	69ba      	ldr	r2, [r7, #24]
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	4413      	add	r3, r2
 8002724:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002726:	429a      	cmp	r2, r3
 8002728:	d20c      	bcs.n	8002744 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x82>
          inbuffer[k-1]=inbuffer[k];
 800272a:	683a      	ldr	r2, [r7, #0]
 800272c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800272e:	441a      	add	r2, r3
 8002730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002732:	3b01      	subs	r3, #1
 8002734:	6839      	ldr	r1, [r7, #0]
 8002736:	440b      	add	r3, r1
 8002738:	7812      	ldrb	r2, [r2, #0]
 800273a:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 800273c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800273e:	3301      	adds	r3, #1
 8002740:	627b      	str	r3, [r7, #36]	; 0x24
 8002742:	e7ec      	b.n	800271e <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x5c>
      }
      inbuffer[offset+length_topic_name-1]=0;
 8002744:	69ba      	ldr	r2, [r7, #24]
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	4413      	add	r3, r2
 800274a:	3b01      	subs	r3, #1
 800274c:	683a      	ldr	r2, [r7, #0]
 800274e:	4413      	add	r3, r2
 8002750:	2200      	movs	r2, #0
 8002752:	701a      	strb	r2, [r3, #0]
      this->topic_name = (char *)(inbuffer + offset-1);
 8002754:	69bb      	ldr	r3, [r7, #24]
 8002756:	3b01      	subs	r3, #1
 8002758:	683a      	ldr	r2, [r7, #0]
 800275a:	441a      	add	r2, r3
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	609a      	str	r2, [r3, #8]
      offset += length_topic_name;
 8002760:	69ba      	ldr	r2, [r7, #24]
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	4413      	add	r3, r2
 8002766:	61bb      	str	r3, [r7, #24]
      uint32_t length_message_type;
      arrToVar(length_message_type, (inbuffer + offset));
 8002768:	69bb      	ldr	r3, [r7, #24]
 800276a:	683a      	ldr	r2, [r7, #0]
 800276c:	441a      	add	r2, r3
 800276e:	f107 0310 	add.w	r3, r7, #16
 8002772:	4611      	mov	r1, r2
 8002774:	4618      	mov	r0, r3
 8002776:	f001 fd57 	bl	8004228 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 800277a:	69bb      	ldr	r3, [r7, #24]
 800277c:	3304      	adds	r3, #4
 800277e:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 8002780:	69bb      	ldr	r3, [r7, #24]
 8002782:	623b      	str	r3, [r7, #32]
 8002784:	69ba      	ldr	r2, [r7, #24]
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	4413      	add	r3, r2
 800278a:	6a3a      	ldr	r2, [r7, #32]
 800278c:	429a      	cmp	r2, r3
 800278e:	d20c      	bcs.n	80027aa <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xe8>
          inbuffer[k-1]=inbuffer[k];
 8002790:	683a      	ldr	r2, [r7, #0]
 8002792:	6a3b      	ldr	r3, [r7, #32]
 8002794:	441a      	add	r2, r3
 8002796:	6a3b      	ldr	r3, [r7, #32]
 8002798:	3b01      	subs	r3, #1
 800279a:	6839      	ldr	r1, [r7, #0]
 800279c:	440b      	add	r3, r1
 800279e:	7812      	ldrb	r2, [r2, #0]
 80027a0:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 80027a2:	6a3b      	ldr	r3, [r7, #32]
 80027a4:	3301      	adds	r3, #1
 80027a6:	623b      	str	r3, [r7, #32]
 80027a8:	e7ec      	b.n	8002784 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xc2>
      }
      inbuffer[offset+length_message_type-1]=0;
 80027aa:	69ba      	ldr	r2, [r7, #24]
 80027ac:	693b      	ldr	r3, [r7, #16]
 80027ae:	4413      	add	r3, r2
 80027b0:	3b01      	subs	r3, #1
 80027b2:	683a      	ldr	r2, [r7, #0]
 80027b4:	4413      	add	r3, r2
 80027b6:	2200      	movs	r2, #0
 80027b8:	701a      	strb	r2, [r3, #0]
      this->message_type = (char *)(inbuffer + offset-1);
 80027ba:	69bb      	ldr	r3, [r7, #24]
 80027bc:	3b01      	subs	r3, #1
 80027be:	683a      	ldr	r2, [r7, #0]
 80027c0:	441a      	add	r2, r3
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	60da      	str	r2, [r3, #12]
      offset += length_message_type;
 80027c6:	69ba      	ldr	r2, [r7, #24]
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	4413      	add	r3, r2
 80027cc:	61bb      	str	r3, [r7, #24]
      uint32_t length_md5sum;
      arrToVar(length_md5sum, (inbuffer + offset));
 80027ce:	69bb      	ldr	r3, [r7, #24]
 80027d0:	683a      	ldr	r2, [r7, #0]
 80027d2:	441a      	add	r2, r3
 80027d4:	f107 030c 	add.w	r3, r7, #12
 80027d8:	4611      	mov	r1, r2
 80027da:	4618      	mov	r0, r3
 80027dc:	f001 fd24 	bl	8004228 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80027e0:	69bb      	ldr	r3, [r7, #24]
 80027e2:	3304      	adds	r3, #4
 80027e4:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 80027e6:	69bb      	ldr	r3, [r7, #24]
 80027e8:	61fb      	str	r3, [r7, #28]
 80027ea:	69ba      	ldr	r2, [r7, #24]
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	4413      	add	r3, r2
 80027f0:	69fa      	ldr	r2, [r7, #28]
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d20c      	bcs.n	8002810 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x14e>
          inbuffer[k-1]=inbuffer[k];
 80027f6:	683a      	ldr	r2, [r7, #0]
 80027f8:	69fb      	ldr	r3, [r7, #28]
 80027fa:	441a      	add	r2, r3
 80027fc:	69fb      	ldr	r3, [r7, #28]
 80027fe:	3b01      	subs	r3, #1
 8002800:	6839      	ldr	r1, [r7, #0]
 8002802:	440b      	add	r3, r1
 8002804:	7812      	ldrb	r2, [r2, #0]
 8002806:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8002808:	69fb      	ldr	r3, [r7, #28]
 800280a:	3301      	adds	r3, #1
 800280c:	61fb      	str	r3, [r7, #28]
 800280e:	e7ec      	b.n	80027ea <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x128>
      }
      inbuffer[offset+length_md5sum-1]=0;
 8002810:	69ba      	ldr	r2, [r7, #24]
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	4413      	add	r3, r2
 8002816:	3b01      	subs	r3, #1
 8002818:	683a      	ldr	r2, [r7, #0]
 800281a:	4413      	add	r3, r2
 800281c:	2200      	movs	r2, #0
 800281e:	701a      	strb	r2, [r3, #0]
      this->md5sum = (char *)(inbuffer + offset-1);
 8002820:	69bb      	ldr	r3, [r7, #24]
 8002822:	3b01      	subs	r3, #1
 8002824:	683a      	ldr	r2, [r7, #0]
 8002826:	441a      	add	r2, r3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	611a      	str	r2, [r3, #16]
      offset += length_md5sum;
 800282c:	69ba      	ldr	r2, [r7, #24]
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	4413      	add	r3, r2
 8002832:	61bb      	str	r3, [r7, #24]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.base = 0;
 8002834:	2300      	movs	r3, #0
 8002836:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	69ba      	ldr	r2, [r7, #24]
 800283c:	6839      	ldr	r1, [r7, #0]
 800283e:	440a      	add	r2, r1
 8002840:	7812      	ldrb	r2, [r2, #0]
 8002842:	4313      	orrs	r3, r2
 8002844:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002846:	68ba      	ldr	r2, [r7, #8]
 8002848:	69bb      	ldr	r3, [r7, #24]
 800284a:	3301      	adds	r3, #1
 800284c:	6839      	ldr	r1, [r7, #0]
 800284e:	440b      	add	r3, r1
 8002850:	781b      	ldrb	r3, [r3, #0]
 8002852:	021b      	lsls	r3, r3, #8
 8002854:	4313      	orrs	r3, r2
 8002856:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002858:	68ba      	ldr	r2, [r7, #8]
 800285a:	69bb      	ldr	r3, [r7, #24]
 800285c:	3302      	adds	r3, #2
 800285e:	6839      	ldr	r1, [r7, #0]
 8002860:	440b      	add	r3, r1
 8002862:	781b      	ldrb	r3, [r3, #0]
 8002864:	041b      	lsls	r3, r3, #16
 8002866:	4313      	orrs	r3, r2
 8002868:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800286a:	68ba      	ldr	r2, [r7, #8]
 800286c:	69bb      	ldr	r3, [r7, #24]
 800286e:	3303      	adds	r3, #3
 8002870:	6839      	ldr	r1, [r7, #0]
 8002872:	440b      	add	r3, r1
 8002874:	781b      	ldrb	r3, [r3, #0]
 8002876:	061b      	lsls	r3, r3, #24
 8002878:	4313      	orrs	r3, r2
 800287a:	60bb      	str	r3, [r7, #8]
      this->buffer_size = u_buffer_size.real;
 800287c:	68ba      	ldr	r2, [r7, #8]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->buffer_size);
 8002882:	69bb      	ldr	r3, [r7, #24]
 8002884:	3304      	adds	r3, #4
 8002886:	61bb      	str	r3, [r7, #24]
     return offset;
 8002888:	69bb      	ldr	r3, [r7, #24]
    }
 800288a:	4618      	mov	r0, r3
 800288c:	3728      	adds	r7, #40	; 0x28
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
	...

08002894 <_ZN14rosserial_msgs9TopicInfo7getTypeEv>:

    virtual const char * getType() override { return "rosserial_msgs/TopicInfo"; };
 8002894:	b480      	push	{r7}
 8002896:	b083      	sub	sp, #12
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
 800289c:	4b03      	ldr	r3, [pc, #12]	; (80028ac <_ZN14rosserial_msgs9TopicInfo7getTypeEv+0x18>)
 800289e:	4618      	mov	r0, r3
 80028a0:	370c      	adds	r7, #12
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop
 80028ac:	08011cc8 	.word	0x08011cc8

080028b0 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev>:
    virtual const char * getMD5() override { return "0ad51f88fc44892f8c10684077646005"; };
 80028b0:	b480      	push	{r7}
 80028b2:	b083      	sub	sp, #12
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	4b03      	ldr	r3, [pc, #12]	; (80028c8 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev+0x18>)
 80028ba:	4618      	mov	r0, r3
 80028bc:	370c      	adds	r7, #12
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
 80028c6:	bf00      	nop
 80028c8:	08011ce4 	.word	0x08011ce4

080028cc <_ZN14rosserial_msgs3LogC1Ev>:
      enum { INFO = 1 };
      enum { WARN = 2 };
      enum { ERROR = 3 };
      enum { FATAL = 4 };

    Log():
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b082      	sub	sp, #8
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
      level(0),
      msg("")
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7ff fd34 	bl	8002344 <_ZN3ros3MsgC1Ev>
 80028dc:	4a06      	ldr	r2, [pc, #24]	; (80028f8 <_ZN14rosserial_msgs3LogC1Ev+0x2c>)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	601a      	str	r2, [r3, #0]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2200      	movs	r2, #0
 80028e6:	711a      	strb	r2, [r3, #4]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	4a04      	ldr	r2, [pc, #16]	; (80028fc <_ZN14rosserial_msgs3LogC1Ev+0x30>)
 80028ec:	609a      	str	r2, [r3, #8]
    {
    }
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	4618      	mov	r0, r3
 80028f2:	3708      	adds	r7, #8
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	08011f38 	.word	0x08011f38
 80028fc:	08011cc4 	.word	0x08011cc4

08002900 <_ZNK14rosserial_msgs3Log9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8002900:	b580      	push	{r7, lr}
 8002902:	b084      	sub	sp, #16
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800290a:	2300      	movs	r3, #0
 800290c:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	683a      	ldr	r2, [r7, #0]
 8002912:	4413      	add	r3, r2
 8002914:	687a      	ldr	r2, [r7, #4]
 8002916:	7912      	ldrb	r2, [r2, #4]
 8002918:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->level);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	3301      	adds	r3, #1
 800291e:	60fb      	str	r3, [r7, #12]
      uint32_t length_msg = strlen(this->msg);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	4618      	mov	r0, r3
 8002926:	f7fd fc5b 	bl	80001e0 <strlen>
 800292a:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_msg);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	683a      	ldr	r2, [r7, #0]
 8002930:	4413      	add	r3, r2
 8002932:	68b9      	ldr	r1, [r7, #8]
 8002934:	4618      	mov	r0, r3
 8002936:	f001 fc59 	bl	80041ec <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	3304      	adds	r3, #4
 800293e:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->msg, length_msg);
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	683a      	ldr	r2, [r7, #0]
 8002944:	18d0      	adds	r0, r2, r3
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	68ba      	ldr	r2, [r7, #8]
 800294c:	4619      	mov	r1, r3
 800294e:	f00c fc27 	bl	800f1a0 <memcpy>
      offset += length_msg;
 8002952:	68fa      	ldr	r2, [r7, #12]
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	4413      	add	r3, r2
 8002958:	60fb      	str	r3, [r7, #12]
      return offset;
 800295a:	68fb      	ldr	r3, [r7, #12]
    }
 800295c:	4618      	mov	r0, r3
 800295e:	3710      	adds	r7, #16
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}

08002964 <_ZN14rosserial_msgs3Log11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8002964:	b580      	push	{r7, lr}
 8002966:	b086      	sub	sp, #24
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
 800296c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800296e:	2300      	movs	r3, #0
 8002970:	613b      	str	r3, [r7, #16]
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	683a      	ldr	r2, [r7, #0]
 8002976:	4413      	add	r3, r2
 8002978:	781a      	ldrb	r2, [r3, #0]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->level);
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	3301      	adds	r3, #1
 8002982:	613b      	str	r3, [r7, #16]
      uint32_t length_msg;
      arrToVar(length_msg, (inbuffer + offset));
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	683a      	ldr	r2, [r7, #0]
 8002988:	441a      	add	r2, r3
 800298a:	f107 030c 	add.w	r3, r7, #12
 800298e:	4611      	mov	r1, r2
 8002990:	4618      	mov	r0, r3
 8002992:	f001 fc49 	bl	8004228 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	3304      	adds	r3, #4
 800299a:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	617b      	str	r3, [r7, #20]
 80029a0:	693a      	ldr	r2, [r7, #16]
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	4413      	add	r3, r2
 80029a6:	697a      	ldr	r2, [r7, #20]
 80029a8:	429a      	cmp	r2, r3
 80029aa:	d20c      	bcs.n	80029c6 <_ZN14rosserial_msgs3Log11deserializeEPh+0x62>
          inbuffer[k-1]=inbuffer[k];
 80029ac:	683a      	ldr	r2, [r7, #0]
 80029ae:	697b      	ldr	r3, [r7, #20]
 80029b0:	441a      	add	r2, r3
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	3b01      	subs	r3, #1
 80029b6:	6839      	ldr	r1, [r7, #0]
 80029b8:	440b      	add	r3, r1
 80029ba:	7812      	ldrb	r2, [r2, #0]
 80029bc:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	3301      	adds	r3, #1
 80029c2:	617b      	str	r3, [r7, #20]
 80029c4:	e7ec      	b.n	80029a0 <_ZN14rosserial_msgs3Log11deserializeEPh+0x3c>
      }
      inbuffer[offset+length_msg-1]=0;
 80029c6:	693a      	ldr	r2, [r7, #16]
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	4413      	add	r3, r2
 80029cc:	3b01      	subs	r3, #1
 80029ce:	683a      	ldr	r2, [r7, #0]
 80029d0:	4413      	add	r3, r2
 80029d2:	2200      	movs	r2, #0
 80029d4:	701a      	strb	r2, [r3, #0]
      this->msg = (char *)(inbuffer + offset-1);
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	3b01      	subs	r3, #1
 80029da:	683a      	ldr	r2, [r7, #0]
 80029dc:	441a      	add	r2, r3
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	609a      	str	r2, [r3, #8]
      offset += length_msg;
 80029e2:	693a      	ldr	r2, [r7, #16]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	4413      	add	r3, r2
 80029e8:	613b      	str	r3, [r7, #16]
     return offset;
 80029ea:	693b      	ldr	r3, [r7, #16]
    }
 80029ec:	4618      	mov	r0, r3
 80029ee:	3718      	adds	r7, #24
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}

080029f4 <_ZN14rosserial_msgs3Log7getTypeEv>:

    virtual const char * getType() override { return "rosserial_msgs/Log"; };
 80029f4:	b480      	push	{r7}
 80029f6:	b083      	sub	sp, #12
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
 80029fc:	4b03      	ldr	r3, [pc, #12]	; (8002a0c <_ZN14rosserial_msgs3Log7getTypeEv+0x18>)
 80029fe:	4618      	mov	r0, r3
 8002a00:	370c      	adds	r7, #12
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	08011d08 	.word	0x08011d08

08002a10 <_ZN14rosserial_msgs3Log6getMD5Ev>:
    virtual const char * getMD5() override { return "11abd731c25933261cd6183bd12d6295"; };
 8002a10:	b480      	push	{r7}
 8002a12:	b083      	sub	sp, #12
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	4b03      	ldr	r3, [pc, #12]	; (8002a28 <_ZN14rosserial_msgs3Log6getMD5Ev+0x18>)
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	370c      	adds	r7, #12
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a24:	4770      	bx	lr
 8002a26:	bf00      	nop
 8002a28:	08011d1c 	.word	0x08011d1c

08002a2c <_ZN14rosserial_msgs20RequestParamResponseC1Ev>:
      uint32_t strings_length;
      typedef char* _strings_type;
      _strings_type st_strings;
      _strings_type * strings;

    RequestParamResponse():
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
      ints_length(0), st_ints(), ints(nullptr),
      floats_length(0), st_floats(), floats(nullptr),
      strings_length(0), st_strings(), strings(nullptr)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	4618      	mov	r0, r3
 8002a38:	f7ff fc84 	bl	8002344 <_ZN3ros3MsgC1Ev>
 8002a3c:	4a11      	ldr	r2, [pc, #68]	; (8002a84 <_ZN14rosserial_msgs20RequestParamResponseC1Ev+0x58>)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	601a      	str	r2, [r3, #0]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2200      	movs	r2, #0
 8002a46:	605a      	str	r2, [r3, #4]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	609a      	str	r2, [r3, #8]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2200      	movs	r2, #0
 8002a52:	60da      	str	r2, [r3, #12]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2200      	movs	r2, #0
 8002a58:	611a      	str	r2, [r3, #16]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	f04f 0200 	mov.w	r2, #0
 8002a60:	615a      	str	r2, [r3, #20]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2200      	movs	r2, #0
 8002a66:	619a      	str	r2, [r3, #24]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	61da      	str	r2, [r3, #28]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2200      	movs	r2, #0
 8002a72:	621a      	str	r2, [r3, #32]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2200      	movs	r2, #0
 8002a78:	625a      	str	r2, [r3, #36]	; 0x24
    {
    }
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	3708      	adds	r7, #8
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	08011f20 	.word	0x08011f20

08002a88 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b08a      	sub	sp, #40	; 0x28
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
 8002a90:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002a92:	2300      	movs	r3, #0
 8002a94:	627b      	str	r3, [r7, #36]	; 0x24
      *(outbuffer + offset + 0) = (this->ints_length >> (8 * 0)) & 0xFF;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6859      	ldr	r1, [r3, #4]
 8002a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a9c:	683a      	ldr	r2, [r7, #0]
 8002a9e:	4413      	add	r3, r2
 8002aa0:	b2ca      	uxtb	r2, r1
 8002aa2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->ints_length >> (8 * 1)) & 0xFF;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	0a19      	lsrs	r1, r3, #8
 8002aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aac:	3301      	adds	r3, #1
 8002aae:	683a      	ldr	r2, [r7, #0]
 8002ab0:	4413      	add	r3, r2
 8002ab2:	b2ca      	uxtb	r2, r1
 8002ab4:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->ints_length >> (8 * 2)) & 0xFF;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	0c19      	lsrs	r1, r3, #16
 8002abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002abe:	3302      	adds	r3, #2
 8002ac0:	683a      	ldr	r2, [r7, #0]
 8002ac2:	4413      	add	r3, r2
 8002ac4:	b2ca      	uxtb	r2, r1
 8002ac6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->ints_length >> (8 * 3)) & 0xFF;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	0e19      	lsrs	r1, r3, #24
 8002ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ad0:	3303      	adds	r3, #3
 8002ad2:	683a      	ldr	r2, [r7, #0]
 8002ad4:	4413      	add	r3, r2
 8002ad6:	b2ca      	uxtb	r2, r1
 8002ad8:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints_length);
 8002ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002adc:	3304      	adds	r3, #4
 8002ade:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	623b      	str	r3, [r7, #32]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	6a3a      	ldr	r2, [r7, #32]
 8002aea:	429a      	cmp	r2, r3
 8002aec:	d22b      	bcs.n	8002b46 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0xbe>
      union {
        int32_t real;
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	68da      	ldr	r2, [r3, #12]
 8002af2:	6a3b      	ldr	r3, [r7, #32]
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	4413      	add	r3, r2
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	613b      	str	r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
 8002afc:	6939      	ldr	r1, [r7, #16]
 8002afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b00:	683a      	ldr	r2, [r7, #0]
 8002b02:	4413      	add	r3, r2
 8002b04:	b2ca      	uxtb	r2, r1
 8002b06:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	0a19      	lsrs	r1, r3, #8
 8002b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b0e:	3301      	adds	r3, #1
 8002b10:	683a      	ldr	r2, [r7, #0]
 8002b12:	4413      	add	r3, r2
 8002b14:	b2ca      	uxtb	r2, r1
 8002b16:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	0c19      	lsrs	r1, r3, #16
 8002b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b1e:	3302      	adds	r3, #2
 8002b20:	683a      	ldr	r2, [r7, #0]
 8002b22:	4413      	add	r3, r2
 8002b24:	b2ca      	uxtb	r2, r1
 8002b26:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	0e19      	lsrs	r1, r3, #24
 8002b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b2e:	3303      	adds	r3, #3
 8002b30:	683a      	ldr	r2, [r7, #0]
 8002b32:	4413      	add	r3, r2
 8002b34:	b2ca      	uxtb	r2, r1
 8002b36:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints[i]);
 8002b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b3a:	3304      	adds	r3, #4
 8002b3c:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8002b3e:	6a3b      	ldr	r3, [r7, #32]
 8002b40:	3301      	adds	r3, #1
 8002b42:	623b      	str	r3, [r7, #32]
 8002b44:	e7ce      	b.n	8002ae4 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x5c>
      }
      *(outbuffer + offset + 0) = (this->floats_length >> (8 * 0)) & 0xFF;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6919      	ldr	r1, [r3, #16]
 8002b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b4c:	683a      	ldr	r2, [r7, #0]
 8002b4e:	4413      	add	r3, r2
 8002b50:	b2ca      	uxtb	r2, r1
 8002b52:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->floats_length >> (8 * 1)) & 0xFF;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	691b      	ldr	r3, [r3, #16]
 8002b58:	0a19      	lsrs	r1, r3, #8
 8002b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b5c:	3301      	adds	r3, #1
 8002b5e:	683a      	ldr	r2, [r7, #0]
 8002b60:	4413      	add	r3, r2
 8002b62:	b2ca      	uxtb	r2, r1
 8002b64:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->floats_length >> (8 * 2)) & 0xFF;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	691b      	ldr	r3, [r3, #16]
 8002b6a:	0c19      	lsrs	r1, r3, #16
 8002b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b6e:	3302      	adds	r3, #2
 8002b70:	683a      	ldr	r2, [r7, #0]
 8002b72:	4413      	add	r3, r2
 8002b74:	b2ca      	uxtb	r2, r1
 8002b76:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->floats_length >> (8 * 3)) & 0xFF;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	691b      	ldr	r3, [r3, #16]
 8002b7c:	0e19      	lsrs	r1, r3, #24
 8002b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b80:	3303      	adds	r3, #3
 8002b82:	683a      	ldr	r2, [r7, #0]
 8002b84:	4413      	add	r3, r2
 8002b86:	b2ca      	uxtb	r2, r1
 8002b88:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats_length);
 8002b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b8c:	3304      	adds	r3, #4
 8002b8e:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8002b90:	2300      	movs	r3, #0
 8002b92:	61fb      	str	r3, [r7, #28]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	691b      	ldr	r3, [r3, #16]
 8002b98:	69fa      	ldr	r2, [r7, #28]
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d22b      	bcs.n	8002bf6 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x16e>
      union {
        float real;
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	699a      	ldr	r2, [r3, #24]
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	009b      	lsls	r3, r3, #2
 8002ba6:	4413      	add	r3, r2
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
 8002bac:	68f9      	ldr	r1, [r7, #12]
 8002bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb0:	683a      	ldr	r2, [r7, #0]
 8002bb2:	4413      	add	r3, r2
 8002bb4:	b2ca      	uxtb	r2, r1
 8002bb6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	0a19      	lsrs	r1, r3, #8
 8002bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bbe:	3301      	adds	r3, #1
 8002bc0:	683a      	ldr	r2, [r7, #0]
 8002bc2:	4413      	add	r3, r2
 8002bc4:	b2ca      	uxtb	r2, r1
 8002bc6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	0c19      	lsrs	r1, r3, #16
 8002bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bce:	3302      	adds	r3, #2
 8002bd0:	683a      	ldr	r2, [r7, #0]
 8002bd2:	4413      	add	r3, r2
 8002bd4:	b2ca      	uxtb	r2, r1
 8002bd6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	0e19      	lsrs	r1, r3, #24
 8002bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bde:	3303      	adds	r3, #3
 8002be0:	683a      	ldr	r2, [r7, #0]
 8002be2:	4413      	add	r3, r2
 8002be4:	b2ca      	uxtb	r2, r1
 8002be6:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats[i]);
 8002be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bea:	3304      	adds	r3, #4
 8002bec:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8002bee:	69fb      	ldr	r3, [r7, #28]
 8002bf0:	3301      	adds	r3, #1
 8002bf2:	61fb      	str	r3, [r7, #28]
 8002bf4:	e7ce      	b.n	8002b94 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x10c>
      }
      *(outbuffer + offset + 0) = (this->strings_length >> (8 * 0)) & 0xFF;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	69d9      	ldr	r1, [r3, #28]
 8002bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bfc:	683a      	ldr	r2, [r7, #0]
 8002bfe:	4413      	add	r3, r2
 8002c00:	b2ca      	uxtb	r2, r1
 8002c02:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->strings_length >> (8 * 1)) & 0xFF;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	69db      	ldr	r3, [r3, #28]
 8002c08:	0a19      	lsrs	r1, r3, #8
 8002c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c0c:	3301      	adds	r3, #1
 8002c0e:	683a      	ldr	r2, [r7, #0]
 8002c10:	4413      	add	r3, r2
 8002c12:	b2ca      	uxtb	r2, r1
 8002c14:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->strings_length >> (8 * 2)) & 0xFF;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	69db      	ldr	r3, [r3, #28]
 8002c1a:	0c19      	lsrs	r1, r3, #16
 8002c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c1e:	3302      	adds	r3, #2
 8002c20:	683a      	ldr	r2, [r7, #0]
 8002c22:	4413      	add	r3, r2
 8002c24:	b2ca      	uxtb	r2, r1
 8002c26:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->strings_length >> (8 * 3)) & 0xFF;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	69db      	ldr	r3, [r3, #28]
 8002c2c:	0e19      	lsrs	r1, r3, #24
 8002c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c30:	3303      	adds	r3, #3
 8002c32:	683a      	ldr	r2, [r7, #0]
 8002c34:	4413      	add	r3, r2
 8002c36:	b2ca      	uxtb	r2, r1
 8002c38:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->strings_length);
 8002c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c3c:	3304      	adds	r3, #4
 8002c3e:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 8002c40:	2300      	movs	r3, #0
 8002c42:	61bb      	str	r3, [r7, #24]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	69db      	ldr	r3, [r3, #28]
 8002c48:	69ba      	ldr	r2, [r7, #24]
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	d228      	bcs.n	8002ca0 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x218>
      uint32_t length_stringsi = strlen(this->strings[i]);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c52:	69bb      	ldr	r3, [r7, #24]
 8002c54:	009b      	lsls	r3, r3, #2
 8002c56:	4413      	add	r3, r2
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f7fd fac0 	bl	80001e0 <strlen>
 8002c60:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_stringsi);
 8002c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c64:	683a      	ldr	r2, [r7, #0]
 8002c66:	4413      	add	r3, r2
 8002c68:	6979      	ldr	r1, [r7, #20]
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f001 fabe 	bl	80041ec <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8002c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c72:	3304      	adds	r3, #4
 8002c74:	627b      	str	r3, [r7, #36]	; 0x24
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
 8002c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c78:	683a      	ldr	r2, [r7, #0]
 8002c7a:	18d0      	adds	r0, r2, r3
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	4413      	add	r3, r2
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	697a      	ldr	r2, [r7, #20]
 8002c8a:	4619      	mov	r1, r3
 8002c8c:	f00c fa88 	bl	800f1a0 <memcpy>
      offset += length_stringsi;
 8002c90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	4413      	add	r3, r2
 8002c96:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 8002c98:	69bb      	ldr	r3, [r7, #24]
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	61bb      	str	r3, [r7, #24]
 8002c9e:	e7d1      	b.n	8002c44 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x1bc>
      }
      return offset;
 8002ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3728      	adds	r7, #40	; 0x28
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}

08002caa <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8002caa:	b580      	push	{r7, lr}
 8002cac:	b08e      	sub	sp, #56	; 0x38
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	6078      	str	r0, [r7, #4]
 8002cb2:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	637b      	str	r3, [r7, #52]	; 0x34
      uint32_t ints_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8002cb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cba:	683a      	ldr	r2, [r7, #0]
 8002cbc:	4413      	add	r3, r2
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8002cc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cc4:	3301      	adds	r3, #1
 8002cc6:	683a      	ldr	r2, [r7, #0]
 8002cc8:	4413      	add	r3, r2
 8002cca:	781b      	ldrb	r3, [r3, #0]
 8002ccc:	021b      	lsls	r3, r3, #8
 8002cce:	6a3a      	ldr	r2, [r7, #32]
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8002cd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cd6:	3302      	adds	r3, #2
 8002cd8:	683a      	ldr	r2, [r7, #0]
 8002cda:	4413      	add	r3, r2
 8002cdc:	781b      	ldrb	r3, [r3, #0]
 8002cde:	041b      	lsls	r3, r3, #16
 8002ce0:	6a3a      	ldr	r2, [r7, #32]
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8002ce6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ce8:	3303      	adds	r3, #3
 8002cea:	683a      	ldr	r2, [r7, #0]
 8002cec:	4413      	add	r3, r2
 8002cee:	781b      	ldrb	r3, [r3, #0]
 8002cf0:	061b      	lsls	r3, r3, #24
 8002cf2:	6a3a      	ldr	r2, [r7, #32]
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	623b      	str	r3, [r7, #32]
      offset += sizeof(this->ints_length);
 8002cf8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cfa:	3304      	adds	r3, #4
 8002cfc:	637b      	str	r3, [r7, #52]	; 0x34
      if(ints_lengthT > ints_length)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	6a3a      	ldr	r2, [r7, #32]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d90a      	bls.n	8002d1e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x74>
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	68da      	ldr	r2, [r3, #12]
 8002d0c:	6a3b      	ldr	r3, [r7, #32]
 8002d0e:	009b      	lsls	r3, r3, #2
 8002d10:	4619      	mov	r1, r3
 8002d12:	4610      	mov	r0, r2
 8002d14:	f00c ffbc 	bl	800fc90 <realloc>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	60da      	str	r2, [r3, #12]
      ints_length = ints_lengthT;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6a3a      	ldr	r2, [r7, #32]
 8002d22:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < ints_length; i++){
 8002d24:	2300      	movs	r3, #0
 8002d26:	633b      	str	r3, [r7, #48]	; 0x30
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d236      	bcs.n	8002da0 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xf6>
      union {
        int32_t real;
        uint32_t base;
      } u_st_ints;
      u_st_ints.base = 0;
 8002d32:	2300      	movs	r3, #0
 8002d34:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002d3a:	6839      	ldr	r1, [r7, #0]
 8002d3c:	440a      	add	r2, r1
 8002d3e:	7812      	ldrb	r2, [r2, #0]
 8002d40:	4313      	orrs	r3, r2
 8002d42:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002d44:	697a      	ldr	r2, [r7, #20]
 8002d46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d48:	3301      	adds	r3, #1
 8002d4a:	6839      	ldr	r1, [r7, #0]
 8002d4c:	440b      	add	r3, r1
 8002d4e:	781b      	ldrb	r3, [r3, #0]
 8002d50:	021b      	lsls	r3, r3, #8
 8002d52:	4313      	orrs	r3, r2
 8002d54:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002d56:	697a      	ldr	r2, [r7, #20]
 8002d58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d5a:	3302      	adds	r3, #2
 8002d5c:	6839      	ldr	r1, [r7, #0]
 8002d5e:	440b      	add	r3, r1
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	041b      	lsls	r3, r3, #16
 8002d64:	4313      	orrs	r3, r2
 8002d66:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002d68:	697a      	ldr	r2, [r7, #20]
 8002d6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d6c:	3303      	adds	r3, #3
 8002d6e:	6839      	ldr	r1, [r7, #0]
 8002d70:	440b      	add	r3, r1
 8002d72:	781b      	ldrb	r3, [r3, #0]
 8002d74:	061b      	lsls	r3, r3, #24
 8002d76:	4313      	orrs	r3, r2
 8002d78:	617b      	str	r3, [r7, #20]
      this->st_ints = u_st_ints.real;
 8002d7a:	697a      	ldr	r2, [r7, #20]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->st_ints);
 8002d80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d82:	3304      	adds	r3, #4
 8002d84:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	68da      	ldr	r2, [r3, #12]
 8002d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d8c:	009b      	lsls	r3, r3, #2
 8002d8e:	4413      	add	r3, r2
 8002d90:	687a      	ldr	r2, [r7, #4]
 8002d92:	3208      	adds	r2, #8
 8002d94:	6812      	ldr	r2, [r2, #0]
 8002d96:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < ints_length; i++){
 8002d98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d9a:	3301      	adds	r3, #1
 8002d9c:	633b      	str	r3, [r7, #48]	; 0x30
 8002d9e:	e7c3      	b.n	8002d28 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x7e>
      }
      uint32_t floats_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8002da0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002da2:	683a      	ldr	r2, [r7, #0]
 8002da4:	4413      	add	r3, r2
 8002da6:	781b      	ldrb	r3, [r3, #0]
 8002da8:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8002daa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dac:	3301      	adds	r3, #1
 8002dae:	683a      	ldr	r2, [r7, #0]
 8002db0:	4413      	add	r3, r2
 8002db2:	781b      	ldrb	r3, [r3, #0]
 8002db4:	021b      	lsls	r3, r3, #8
 8002db6:	69fa      	ldr	r2, [r7, #28]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8002dbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dbe:	3302      	adds	r3, #2
 8002dc0:	683a      	ldr	r2, [r7, #0]
 8002dc2:	4413      	add	r3, r2
 8002dc4:	781b      	ldrb	r3, [r3, #0]
 8002dc6:	041b      	lsls	r3, r3, #16
 8002dc8:	69fa      	ldr	r2, [r7, #28]
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8002dce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dd0:	3303      	adds	r3, #3
 8002dd2:	683a      	ldr	r2, [r7, #0]
 8002dd4:	4413      	add	r3, r2
 8002dd6:	781b      	ldrb	r3, [r3, #0]
 8002dd8:	061b      	lsls	r3, r3, #24
 8002dda:	69fa      	ldr	r2, [r7, #28]
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	61fb      	str	r3, [r7, #28]
      offset += sizeof(this->floats_length);
 8002de0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002de2:	3304      	adds	r3, #4
 8002de4:	637b      	str	r3, [r7, #52]	; 0x34
      if(floats_lengthT > floats_length)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	691b      	ldr	r3, [r3, #16]
 8002dea:	69fa      	ldr	r2, [r7, #28]
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d90a      	bls.n	8002e06 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x15c>
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	699a      	ldr	r2, [r3, #24]
 8002df4:	69fb      	ldr	r3, [r7, #28]
 8002df6:	009b      	lsls	r3, r3, #2
 8002df8:	4619      	mov	r1, r3
 8002dfa:	4610      	mov	r0, r2
 8002dfc:	f00c ff48 	bl	800fc90 <realloc>
 8002e00:	4602      	mov	r2, r0
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	619a      	str	r2, [r3, #24]
      floats_length = floats_lengthT;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	69fa      	ldr	r2, [r7, #28]
 8002e0a:	611a      	str	r2, [r3, #16]
      for( uint32_t i = 0; i < floats_length; i++){
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	691b      	ldr	r3, [r3, #16]
 8002e14:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d236      	bcs.n	8002e88 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x1de>
      union {
        float real;
        uint32_t base;
      } u_st_floats;
      u_st_floats.base = 0;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002e22:	6839      	ldr	r1, [r7, #0]
 8002e24:	440a      	add	r2, r1
 8002e26:	7812      	ldrb	r2, [r2, #0]
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002e2c:	693a      	ldr	r2, [r7, #16]
 8002e2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e30:	3301      	adds	r3, #1
 8002e32:	6839      	ldr	r1, [r7, #0]
 8002e34:	440b      	add	r3, r1
 8002e36:	781b      	ldrb	r3, [r3, #0]
 8002e38:	021b      	lsls	r3, r3, #8
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002e3e:	693a      	ldr	r2, [r7, #16]
 8002e40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e42:	3302      	adds	r3, #2
 8002e44:	6839      	ldr	r1, [r7, #0]
 8002e46:	440b      	add	r3, r1
 8002e48:	781b      	ldrb	r3, [r3, #0]
 8002e4a:	041b      	lsls	r3, r3, #16
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002e50:	693a      	ldr	r2, [r7, #16]
 8002e52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e54:	3303      	adds	r3, #3
 8002e56:	6839      	ldr	r1, [r7, #0]
 8002e58:	440b      	add	r3, r1
 8002e5a:	781b      	ldrb	r3, [r3, #0]
 8002e5c:	061b      	lsls	r3, r3, #24
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	613b      	str	r3, [r7, #16]
      this->st_floats = u_st_floats.real;
 8002e62:	693a      	ldr	r2, [r7, #16]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->st_floats);
 8002e68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e6a:	3304      	adds	r3, #4
 8002e6c:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	699a      	ldr	r2, [r3, #24]
 8002e72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e74:	009b      	lsls	r3, r3, #2
 8002e76:	4413      	add	r3, r2
 8002e78:	687a      	ldr	r2, [r7, #4]
 8002e7a:	3214      	adds	r2, #20
 8002e7c:	6812      	ldr	r2, [r2, #0]
 8002e7e:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < floats_length; i++){
 8002e80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e82:	3301      	adds	r3, #1
 8002e84:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e86:	e7c3      	b.n	8002e10 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x166>
      }
      uint32_t strings_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8002e88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e8a:	683a      	ldr	r2, [r7, #0]
 8002e8c:	4413      	add	r3, r2
 8002e8e:	781b      	ldrb	r3, [r3, #0]
 8002e90:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8002e92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e94:	3301      	adds	r3, #1
 8002e96:	683a      	ldr	r2, [r7, #0]
 8002e98:	4413      	add	r3, r2
 8002e9a:	781b      	ldrb	r3, [r3, #0]
 8002e9c:	021b      	lsls	r3, r3, #8
 8002e9e:	69ba      	ldr	r2, [r7, #24]
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8002ea4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ea6:	3302      	adds	r3, #2
 8002ea8:	683a      	ldr	r2, [r7, #0]
 8002eaa:	4413      	add	r3, r2
 8002eac:	781b      	ldrb	r3, [r3, #0]
 8002eae:	041b      	lsls	r3, r3, #16
 8002eb0:	69ba      	ldr	r2, [r7, #24]
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8002eb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002eb8:	3303      	adds	r3, #3
 8002eba:	683a      	ldr	r2, [r7, #0]
 8002ebc:	4413      	add	r3, r2
 8002ebe:	781b      	ldrb	r3, [r3, #0]
 8002ec0:	061b      	lsls	r3, r3, #24
 8002ec2:	69ba      	ldr	r2, [r7, #24]
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	61bb      	str	r3, [r7, #24]
      offset += sizeof(this->strings_length);
 8002ec8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002eca:	3304      	adds	r3, #4
 8002ecc:	637b      	str	r3, [r7, #52]	; 0x34
      if(strings_lengthT > strings_length)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	69db      	ldr	r3, [r3, #28]
 8002ed2:	69ba      	ldr	r2, [r7, #24]
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d90a      	bls.n	8002eee <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x244>
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002edc:	69bb      	ldr	r3, [r7, #24]
 8002ede:	009b      	lsls	r3, r3, #2
 8002ee0:	4619      	mov	r1, r3
 8002ee2:	4610      	mov	r0, r2
 8002ee4:	f00c fed4 	bl	800fc90 <realloc>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	625a      	str	r2, [r3, #36]	; 0x24
      strings_length = strings_lengthT;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	69ba      	ldr	r2, [r7, #24]
 8002ef2:	61da      	str	r2, [r3, #28]
      for( uint32_t i = 0; i < strings_length; i++){
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	69db      	ldr	r3, [r3, #28]
 8002efc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002efe:	429a      	cmp	r2, r3
 8002f00:	d23f      	bcs.n	8002f82 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x2d8>
      uint32_t length_st_strings;
      arrToVar(length_st_strings, (inbuffer + offset));
 8002f02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f04:	683a      	ldr	r2, [r7, #0]
 8002f06:	441a      	add	r2, r3
 8002f08:	f107 030c 	add.w	r3, r7, #12
 8002f0c:	4611      	mov	r1, r2
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f001 f98a 	bl	8004228 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002f14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f16:	3304      	adds	r3, #4
 8002f18:	637b      	str	r3, [r7, #52]	; 0x34
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8002f1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f1c:	627b      	str	r3, [r7, #36]	; 0x24
 8002f1e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	4413      	add	r3, r2
 8002f24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f26:	429a      	cmp	r2, r3
 8002f28:	d20c      	bcs.n	8002f44 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x29a>
          inbuffer[k-1]=inbuffer[k];
 8002f2a:	683a      	ldr	r2, [r7, #0]
 8002f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f2e:	441a      	add	r2, r3
 8002f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f32:	3b01      	subs	r3, #1
 8002f34:	6839      	ldr	r1, [r7, #0]
 8002f36:	440b      	add	r3, r1
 8002f38:	7812      	ldrb	r2, [r2, #0]
 8002f3a:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8002f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f3e:	3301      	adds	r3, #1
 8002f40:	627b      	str	r3, [r7, #36]	; 0x24
 8002f42:	e7ec      	b.n	8002f1e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x274>
      }
      inbuffer[offset+length_st_strings-1]=0;
 8002f44:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	4413      	add	r3, r2
 8002f4a:	3b01      	subs	r3, #1
 8002f4c:	683a      	ldr	r2, [r7, #0]
 8002f4e:	4413      	add	r3, r2
 8002f50:	2200      	movs	r2, #0
 8002f52:	701a      	strb	r2, [r3, #0]
      this->st_strings = (char *)(inbuffer + offset-1);
 8002f54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f56:	3b01      	subs	r3, #1
 8002f58:	683a      	ldr	r2, [r7, #0]
 8002f5a:	441a      	add	r2, r3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	621a      	str	r2, [r3, #32]
      offset += length_st_strings;
 8002f60:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	4413      	add	r3, r2
 8002f66:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	4413      	add	r3, r2
 8002f72:	687a      	ldr	r2, [r7, #4]
 8002f74:	3220      	adds	r2, #32
 8002f76:	6812      	ldr	r2, [r2, #0]
 8002f78:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < strings_length; i++){
 8002f7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f7c:	3301      	adds	r3, #1
 8002f7e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f80:	e7ba      	b.n	8002ef8 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x24e>
      }
     return offset;
 8002f82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 8002f84:	4618      	mov	r0, r3
 8002f86:	3738      	adds	r7, #56	; 0x38
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}

08002f8c <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv>:

    virtual const char * getType() override { return REQUESTPARAM; };
 8002f8c:	b480      	push	{r7}
 8002f8e:	b083      	sub	sp, #12
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
 8002f94:	4b03      	ldr	r3, [pc, #12]	; (8002fa4 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv+0x18>)
 8002f96:	4618      	mov	r0, r3
 8002f98:	370c      	adds	r7, #12
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr
 8002fa2:	bf00      	nop
 8002fa4:	08011e5c 	.word	0x08011e5c

08002fa8 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev>:
    virtual const char * getMD5() override { return "9f0e98bda65981986ddf53afa7a40e49"; };
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
 8002fb0:	4b03      	ldr	r3, [pc, #12]	; (8002fc0 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev+0x18>)
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	370c      	adds	r7, #12
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr
 8002fbe:	bf00      	nop
 8002fc0:	08011d40 	.word	0x08011d40

08002fc4 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>:

/* Generic Publisher */
class Publisher
{
public:
  Publisher(const char * topic_name, Msg * msg, int endpoint = rosserial_msgs::TopicInfo::ID_PUBLISHER) :
 8002fc4:	b480      	push	{r7}
 8002fc6:	b085      	sub	sp, #20
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	60f8      	str	r0, [r7, #12]
 8002fcc:	60b9      	str	r1, [r7, #8]
 8002fce:	607a      	str	r2, [r7, #4]
 8002fd0:	603b      	str	r3, [r7, #0]
    topic_(topic_name),
    msg_(msg),
    endpoint_(endpoint) {};
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	68ba      	ldr	r2, [r7, #8]
 8002fd6:	601a      	str	r2, [r3, #0]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	605a      	str	r2, [r3, #4]
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	683a      	ldr	r2, [r7, #0]
 8002fe2:	611a      	str	r2, [r3, #16]
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3714      	adds	r7, #20
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr

08002ff2 <_ZN3ros9Publisher7publishEPKNS_3MsgE>:

  int publish(const Msg * msg)
 8002ff2:	b580      	push	{r7, lr}
 8002ff4:	b082      	sub	sp, #8
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	6078      	str	r0, [r7, #4]
 8002ffa:	6039      	str	r1, [r7, #0]
  {
    return nh_->publish(id_, msg);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	68d8      	ldr	r0, [r3, #12]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	687a      	ldr	r2, [r7, #4]
 800300a:	6891      	ldr	r1, [r2, #8]
 800300c:	683a      	ldr	r2, [r7, #0]
 800300e:	4798      	blx	r3
 8003010:	4603      	mov	r3, r0
  };
 8003012:	4618      	mov	r0, r3
 8003014:	3708      	adds	r7, #8
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}

0800301a <_ZN3ros9Publisher15getEndpointTypeEv>:
  int getEndpointType()
 800301a:	b480      	push	{r7}
 800301c:	b083      	sub	sp, #12
 800301e:	af00      	add	r7, sp, #0
 8003020:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	691b      	ldr	r3, [r3, #16]
  }
 8003026:	4618      	mov	r0, r3
 8003028:	370c      	adds	r7, #12
 800302a:	46bd      	mov	sp, r7
 800302c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003030:	4770      	bx	lr

08003032 <_ZN13STM32Hardware10getRdmaIndEv>:
    UART_HandleTypeDef *huart;

    const static uint16_t rbuflen = 1024;
    uint8_t rbuf[rbuflen];
    uint32_t rind;
    inline uint32_t getRdmaInd(void){ return (rbuflen - __HAL_DMA_GET_COUNTER(huart->hdmarx)) & (rbuflen - 1); }
 8003032:	b480      	push	{r7}
 8003034:	b083      	sub	sp, #12
 8003036:	af00      	add	r7, sp, #0
 8003038:	6078      	str	r0, [r7, #4]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8003048:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800304c:	4618      	mov	r0, r3
 800304e:	370c      	adds	r7, #12
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr

08003058 <_ZN13STM32HardwareC1Ev>:
    const static uint16_t tbuflen = 1024;
    uint8_t tbuf[tbuflen];
    uint32_t twind, tfind;

  public:
    STM32Hardware():
 8003058:	b480      	push	{r7}
 800305a:	b083      	sub	sp, #12
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
      huart(&huart1), rind(0), twind(0), tfind(0){
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	4a0a      	ldr	r2, [pc, #40]	; (800308c <_ZN13STM32HardwareC1Ev+0x34>)
 8003064:	601a      	str	r2, [r3, #0]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2200      	movs	r2, #0
 800306a:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2200      	movs	r2, #0
 8003072:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2200      	movs	r2, #0
 800307a:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
    }
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	4618      	mov	r0, r3
 8003082:	370c      	adds	r7, #12
 8003084:	46bd      	mov	sp, r7
 8003086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308a:	4770      	bx	lr
 800308c:	20000404 	.word	0x20000404

08003090 <_ZN13STM32Hardware4initEv>:

    STM32Hardware(UART_HandleTypeDef *huart_):
      huart(huart_), rind(0), twind(0), tfind(0){
    }
  
    void init(){
 8003090:	b580      	push	{r7, lr}
 8003092:	b082      	sub	sp, #8
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
      reset_rbuf();
 8003098:	6878      	ldr	r0, [r7, #4]
 800309a:	f000 f804 	bl	80030a6 <_ZN13STM32Hardware10reset_rbufEv>
    }
 800309e:	bf00      	nop
 80030a0:	3708      	adds	r7, #8
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}

080030a6 <_ZN13STM32Hardware10reset_rbufEv>:

    void reset_rbuf(void){
 80030a6:	b580      	push	{r7, lr}
 80030a8:	b082      	sub	sp, #8
 80030aa:	af00      	add	r7, sp, #0
 80030ac:	6078      	str	r0, [r7, #4]
      HAL_UART_Receive_DMA(huart, rbuf, rbuflen);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6818      	ldr	r0, [r3, #0]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	3304      	adds	r3, #4
 80030b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80030ba:	4619      	mov	r1, r3
 80030bc:	f007 fc08 	bl	800a8d0 <HAL_UART_Receive_DMA>
    }
 80030c0:	bf00      	nop
 80030c2:	3708      	adds	r7, #8
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}

080030c8 <_ZN13STM32Hardware4readEv>:

    int read(){
 80030c8:	b590      	push	{r4, r7, lr}
 80030ca:	b085      	sub	sp, #20
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
      int c = -1;
 80030d0:	f04f 33ff 	mov.w	r3, #4294967295
 80030d4:	60fb      	str	r3, [r7, #12]
      if(rind != getRdmaInd()){
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	f8d3 4404 	ldr.w	r4, [r3, #1028]	; 0x404
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	f7ff ffa8 	bl	8003032 <_ZN13STM32Hardware10getRdmaIndEv>
 80030e2:	4603      	mov	r3, r0
 80030e4:	429c      	cmp	r4, r3
 80030e6:	bf14      	ite	ne
 80030e8:	2301      	movne	r3, #1
 80030ea:	2300      	moveq	r3, #0
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d012      	beq.n	8003118 <_ZN13STM32Hardware4readEv+0x50>
        c = rbuf[rind++];
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80030f8:	1c59      	adds	r1, r3, #1
 80030fa:	687a      	ldr	r2, [r7, #4]
 80030fc:	f8c2 1404 	str.w	r1, [r2, #1028]	; 0x404
 8003100:	687a      	ldr	r2, [r7, #4]
 8003102:	4413      	add	r3, r2
 8003104:	791b      	ldrb	r3, [r3, #4]
 8003106:	60fb      	str	r3, [r7, #12]
        rind &= rbuflen - 1;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800310e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
      }
      return c;
 8003118:	68fb      	ldr	r3, [r7, #12]
    }
 800311a:	4618      	mov	r0, r3
 800311c:	3714      	adds	r7, #20
 800311e:	46bd      	mov	sp, r7
 8003120:	bd90      	pop	{r4, r7, pc}
	...

08003124 <_ZN13STM32Hardware5flushEv>:

    void flush(void){
 8003124:	b580      	push	{r7, lr}
 8003126:	b084      	sub	sp, #16
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
      static bool mutex = false;

      if((huart->gState == HAL_UART_STATE_READY) && !mutex){
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003134:	b2db      	uxtb	r3, r3
 8003136:	2b20      	cmp	r3, #32
 8003138:	d108      	bne.n	800314c <_ZN13STM32Hardware5flushEv+0x28>
 800313a:	4b28      	ldr	r3, [pc, #160]	; (80031dc <_ZN13STM32Hardware5flushEv+0xb8>)
 800313c:	781b      	ldrb	r3, [r3, #0]
 800313e:	f083 0301 	eor.w	r3, r3, #1
 8003142:	b2db      	uxtb	r3, r3
 8003144:	2b00      	cmp	r3, #0
 8003146:	d001      	beq.n	800314c <_ZN13STM32Hardware5flushEv+0x28>
 8003148:	2301      	movs	r3, #1
 800314a:	e000      	b.n	800314e <_ZN13STM32Hardware5flushEv+0x2a>
 800314c:	2300      	movs	r3, #0
 800314e:	2b00      	cmp	r3, #0
 8003150:	d03f      	beq.n	80031d2 <_ZN13STM32Hardware5flushEv+0xae>
        mutex = true;
 8003152:	4b22      	ldr	r3, [pc, #136]	; (80031dc <_ZN13STM32Hardware5flushEv+0xb8>)
 8003154:	2201      	movs	r2, #1
 8003156:	701a      	strb	r2, [r3, #0]

        if(twind != tfind){
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	f8d3 2808 	ldr.w	r2, [r3, #2056]	; 0x808
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 8003164:	429a      	cmp	r2, r3
 8003166:	d031      	beq.n	80031cc <_ZN13STM32Hardware5flushEv+0xa8>
          uint16_t len = tfind < twind ? twind - tfind : tbuflen - tfind;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	f8d3 280c 	ldr.w	r2, [r3, #2060]	; 0x80c
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8003174:	429a      	cmp	r2, r3
 8003176:	d20a      	bcs.n	800318e <_ZN13STM32Hardware5flushEv+0x6a>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 800317e:	b29a      	uxth	r2, r3
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 8003186:	b29b      	uxth	r3, r3
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	b29b      	uxth	r3, r3
 800318c:	e006      	b.n	800319c <_ZN13STM32Hardware5flushEv+0x78>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 8003194:	b29b      	uxth	r3, r3
 8003196:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 800319a:	b29b      	uxth	r3, r3
 800319c:	81fb      	strh	r3, [r7, #14]
          HAL_UART_Transmit_DMA(huart, &(tbuf[tfind]), len);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6818      	ldr	r0, [r3, #0]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 80031a8:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80031ac:	687a      	ldr	r2, [r7, #4]
 80031ae:	4413      	add	r3, r2
 80031b0:	89fa      	ldrh	r2, [r7, #14]
 80031b2:	4619      	mov	r1, r3
 80031b4:	f007 fb0e 	bl	800a7d4 <HAL_UART_Transmit_DMA>
          tfind = (tfind + len) & (tbuflen - 1);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	f8d3 280c 	ldr.w	r2, [r3, #2060]	; 0x80c
 80031be:	89fb      	ldrh	r3, [r7, #14]
 80031c0:	4413      	add	r3, r2
 80031c2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
        }
        mutex = false;
 80031cc:	4b03      	ldr	r3, [pc, #12]	; (80031dc <_ZN13STM32Hardware5flushEv+0xb8>)
 80031ce:	2200      	movs	r2, #0
 80031d0:	701a      	strb	r2, [r3, #0]
      }
    }
 80031d2:	bf00      	nop
 80031d4:	3710      	adds	r7, #16
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	20000508 	.word	0x20000508

080031e0 <_ZN13STM32Hardware5writeEPhi>:

    void write(uint8_t* data, int length){
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b086      	sub	sp, #24
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	60f8      	str	r0, [r7, #12]
 80031e8:	60b9      	str	r1, [r7, #8]
 80031ea:	607a      	str	r2, [r7, #4]
      uint16_t n = length;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	b29b      	uxth	r3, r3
 80031f0:	827b      	strh	r3, [r7, #18]
      n = n <= tbuflen ? n : tbuflen;
 80031f2:	8a7b      	ldrh	r3, [r7, #18]
 80031f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031f8:	d803      	bhi.n	8003202 <_ZN13STM32Hardware5writeEPhi+0x22>
 80031fa:	f107 0312 	add.w	r3, r7, #18
 80031fe:	881b      	ldrh	r3, [r3, #0]
 8003200:	e001      	b.n	8003206 <_ZN13STM32Hardware5writeEPhi+0x26>
 8003202:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003206:	827b      	strh	r3, [r7, #18]

      int n_tail = n <= tbuflen - twind ? n : tbuflen - twind;
 8003208:	8a7b      	ldrh	r3, [r7, #18]
 800320a:	461a      	mov	r2, r3
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8003212:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8003216:	4293      	cmp	r3, r2
 8003218:	bf28      	it	cs
 800321a:	4613      	movcs	r3, r2
 800321c:	617b      	str	r3, [r7, #20]
      memcpy(&(tbuf[twind]), data, n_tail);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8003224:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8003228:	68fa      	ldr	r2, [r7, #12]
 800322a:	4413      	add	r3, r2
 800322c:	697a      	ldr	r2, [r7, #20]
 800322e:	68b9      	ldr	r1, [r7, #8]
 8003230:	4618      	mov	r0, r3
 8003232:	f00b ffb5 	bl	800f1a0 <memcpy>
      twind = (twind + n) & (tbuflen - 1);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 800323c:	8a7a      	ldrh	r2, [r7, #18]
 800323e:	4413      	add	r3, r2
 8003240:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808

      if(n != n_tail){
 800324a:	8a7b      	ldrh	r3, [r7, #18]
 800324c:	461a      	mov	r2, r3
 800324e:	697b      	ldr	r3, [r7, #20]
 8003250:	4293      	cmp	r3, r2
 8003252:	d00c      	beq.n	800326e <_ZN13STM32Hardware5writeEPhi+0x8e>
        memcpy(tbuf, &(data[n_tail]), n - n_tail);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	f503 6081 	add.w	r0, r3, #1032	; 0x408
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	68ba      	ldr	r2, [r7, #8]
 800325e:	18d1      	adds	r1, r2, r3
 8003260:	8a7b      	ldrh	r3, [r7, #18]
 8003262:	461a      	mov	r2, r3
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	1ad3      	subs	r3, r2, r3
 8003268:	461a      	mov	r2, r3
 800326a:	f00b ff99 	bl	800f1a0 <memcpy>
      }

      flush();
 800326e:	68f8      	ldr	r0, [r7, #12]
 8003270:	f7ff ff58 	bl	8003124 <_ZN13STM32Hardware5flushEv>
    }
 8003274:	bf00      	nop
 8003276:	3718      	adds	r7, #24
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}

0800327c <_ZN13STM32Hardware4timeEv>:

    unsigned long time(){ return HAL_GetTick();; }
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
 8003284:	f002 fb0a 	bl	800589c <HAL_GetTick>
 8003288:	4603      	mov	r3, r0
 800328a:	4618      	mov	r0, r3
 800328c:	3708      	adds	r7, #8
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
	...

08003294 <_ZN13geometry_msgs7Vector3C1Ev>:
      typedef double _y_type;
      _y_type y;
      typedef double _z_type;
      _z_type z;

    Vector3():
 8003294:	b580      	push	{r7, lr}
 8003296:	b082      	sub	sp, #8
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
      x(0),
      y(0),
      z(0)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	4618      	mov	r0, r3
 80032a0:	f7ff f850 	bl	8002344 <_ZN3ros3MsgC1Ev>
 80032a4:	4a0e      	ldr	r2, [pc, #56]	; (80032e0 <_ZN13geometry_msgs7Vector3C1Ev+0x4c>)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	601a      	str	r2, [r3, #0]
 80032aa:	6879      	ldr	r1, [r7, #4]
 80032ac:	f04f 0200 	mov.w	r2, #0
 80032b0:	f04f 0300 	mov.w	r3, #0
 80032b4:	e9c1 2302 	strd	r2, r3, [r1, #8]
 80032b8:	6879      	ldr	r1, [r7, #4]
 80032ba:	f04f 0200 	mov.w	r2, #0
 80032be:	f04f 0300 	mov.w	r3, #0
 80032c2:	e9c1 2304 	strd	r2, r3, [r1, #16]
 80032c6:	6879      	ldr	r1, [r7, #4]
 80032c8:	f04f 0200 	mov.w	r2, #0
 80032cc:	f04f 0300 	mov.w	r3, #0
 80032d0:	e9c1 2306 	strd	r2, r3, [r1, #24]
    {
    }
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4618      	mov	r0, r3
 80032d8:	3708      	adds	r7, #8
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	bf00      	nop
 80032e0:	08011edc 	.word	0x08011edc

080032e4 <_ZNK13geometry_msgs7Vector39serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 80032e4:	b480      	push	{r7}
 80032e6:	b08b      	sub	sp, #44	; 0x2c
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
 80032ec:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80032ee:	2300      	movs	r3, #0
 80032f0:	627b      	str	r3, [r7, #36]	; 0x24
      union {
        double real;
        uint64_t base;
      } u_x;
      u_x.real = this->x;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80032f8:	e9c7 2306 	strd	r2, r3, [r7, #24]
      *(outbuffer + offset + 0) = (u_x.base >> (8 * 0)) & 0xFF;
 80032fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003300:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003302:	6838      	ldr	r0, [r7, #0]
 8003304:	4401      	add	r1, r0
 8003306:	b2d3      	uxtb	r3, r2
 8003308:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_x.base >> (8 * 1)) & 0xFF;
 800330a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800330e:	f04f 0200 	mov.w	r2, #0
 8003312:	f04f 0300 	mov.w	r3, #0
 8003316:	0a02      	lsrs	r2, r0, #8
 8003318:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800331c:	0a0b      	lsrs	r3, r1, #8
 800331e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003320:	3101      	adds	r1, #1
 8003322:	6838      	ldr	r0, [r7, #0]
 8003324:	4401      	add	r1, r0
 8003326:	b2d3      	uxtb	r3, r2
 8003328:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_x.base >> (8 * 2)) & 0xFF;
 800332a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800332e:	f04f 0200 	mov.w	r2, #0
 8003332:	f04f 0300 	mov.w	r3, #0
 8003336:	0c02      	lsrs	r2, r0, #16
 8003338:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800333c:	0c0b      	lsrs	r3, r1, #16
 800333e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003340:	3102      	adds	r1, #2
 8003342:	6838      	ldr	r0, [r7, #0]
 8003344:	4401      	add	r1, r0
 8003346:	b2d3      	uxtb	r3, r2
 8003348:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_x.base >> (8 * 3)) & 0xFF;
 800334a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800334e:	f04f 0200 	mov.w	r2, #0
 8003352:	f04f 0300 	mov.w	r3, #0
 8003356:	0e02      	lsrs	r2, r0, #24
 8003358:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800335c:	0e0b      	lsrs	r3, r1, #24
 800335e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003360:	3103      	adds	r1, #3
 8003362:	6838      	ldr	r0, [r7, #0]
 8003364:	4401      	add	r1, r0
 8003366:	b2d3      	uxtb	r3, r2
 8003368:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_x.base >> (8 * 4)) & 0xFF;
 800336a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800336e:	f04f 0200 	mov.w	r2, #0
 8003372:	f04f 0300 	mov.w	r3, #0
 8003376:	000a      	movs	r2, r1
 8003378:	2300      	movs	r3, #0
 800337a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800337c:	3104      	adds	r1, #4
 800337e:	6838      	ldr	r0, [r7, #0]
 8003380:	4401      	add	r1, r0
 8003382:	b2d3      	uxtb	r3, r2
 8003384:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_x.base >> (8 * 5)) & 0xFF;
 8003386:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800338a:	f04f 0200 	mov.w	r2, #0
 800338e:	f04f 0300 	mov.w	r3, #0
 8003392:	0a0a      	lsrs	r2, r1, #8
 8003394:	2300      	movs	r3, #0
 8003396:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003398:	3105      	adds	r1, #5
 800339a:	6838      	ldr	r0, [r7, #0]
 800339c:	4401      	add	r1, r0
 800339e:	b2d3      	uxtb	r3, r2
 80033a0:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_x.base >> (8 * 6)) & 0xFF;
 80033a2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80033a6:	f04f 0200 	mov.w	r2, #0
 80033aa:	f04f 0300 	mov.w	r3, #0
 80033ae:	0c0a      	lsrs	r2, r1, #16
 80033b0:	2300      	movs	r3, #0
 80033b2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80033b4:	3106      	adds	r1, #6
 80033b6:	6838      	ldr	r0, [r7, #0]
 80033b8:	4401      	add	r1, r0
 80033ba:	b2d3      	uxtb	r3, r2
 80033bc:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_x.base >> (8 * 7)) & 0xFF;
 80033be:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80033c2:	f04f 0200 	mov.w	r2, #0
 80033c6:	f04f 0300 	mov.w	r3, #0
 80033ca:	0e0a      	lsrs	r2, r1, #24
 80033cc:	2300      	movs	r3, #0
 80033ce:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80033d0:	3107      	adds	r1, #7
 80033d2:	6838      	ldr	r0, [r7, #0]
 80033d4:	4401      	add	r1, r0
 80033d6:	b2d3      	uxtb	r3, r2
 80033d8:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->x);
 80033da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033dc:	3308      	adds	r3, #8
 80033de:	627b      	str	r3, [r7, #36]	; 0x24
      union {
        double real;
        uint64_t base;
      } u_y;
      u_y.real = this->y;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80033e6:	e9c7 2304 	strd	r2, r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_y.base >> (8 * 0)) & 0xFF;
 80033ea:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80033ee:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80033f0:	6838      	ldr	r0, [r7, #0]
 80033f2:	4401      	add	r1, r0
 80033f4:	b2d3      	uxtb	r3, r2
 80033f6:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_y.base >> (8 * 1)) & 0xFF;
 80033f8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80033fc:	f04f 0200 	mov.w	r2, #0
 8003400:	f04f 0300 	mov.w	r3, #0
 8003404:	0a02      	lsrs	r2, r0, #8
 8003406:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800340a:	0a0b      	lsrs	r3, r1, #8
 800340c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800340e:	3101      	adds	r1, #1
 8003410:	6838      	ldr	r0, [r7, #0]
 8003412:	4401      	add	r1, r0
 8003414:	b2d3      	uxtb	r3, r2
 8003416:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_y.base >> (8 * 2)) & 0xFF;
 8003418:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800341c:	f04f 0200 	mov.w	r2, #0
 8003420:	f04f 0300 	mov.w	r3, #0
 8003424:	0c02      	lsrs	r2, r0, #16
 8003426:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800342a:	0c0b      	lsrs	r3, r1, #16
 800342c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800342e:	3102      	adds	r1, #2
 8003430:	6838      	ldr	r0, [r7, #0]
 8003432:	4401      	add	r1, r0
 8003434:	b2d3      	uxtb	r3, r2
 8003436:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_y.base >> (8 * 3)) & 0xFF;
 8003438:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800343c:	f04f 0200 	mov.w	r2, #0
 8003440:	f04f 0300 	mov.w	r3, #0
 8003444:	0e02      	lsrs	r2, r0, #24
 8003446:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800344a:	0e0b      	lsrs	r3, r1, #24
 800344c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800344e:	3103      	adds	r1, #3
 8003450:	6838      	ldr	r0, [r7, #0]
 8003452:	4401      	add	r1, r0
 8003454:	b2d3      	uxtb	r3, r2
 8003456:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_y.base >> (8 * 4)) & 0xFF;
 8003458:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800345c:	f04f 0200 	mov.w	r2, #0
 8003460:	f04f 0300 	mov.w	r3, #0
 8003464:	000a      	movs	r2, r1
 8003466:	2300      	movs	r3, #0
 8003468:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800346a:	3104      	adds	r1, #4
 800346c:	6838      	ldr	r0, [r7, #0]
 800346e:	4401      	add	r1, r0
 8003470:	b2d3      	uxtb	r3, r2
 8003472:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_y.base >> (8 * 5)) & 0xFF;
 8003474:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003478:	f04f 0200 	mov.w	r2, #0
 800347c:	f04f 0300 	mov.w	r3, #0
 8003480:	0a0a      	lsrs	r2, r1, #8
 8003482:	2300      	movs	r3, #0
 8003484:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003486:	3105      	adds	r1, #5
 8003488:	6838      	ldr	r0, [r7, #0]
 800348a:	4401      	add	r1, r0
 800348c:	b2d3      	uxtb	r3, r2
 800348e:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_y.base >> (8 * 6)) & 0xFF;
 8003490:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003494:	f04f 0200 	mov.w	r2, #0
 8003498:	f04f 0300 	mov.w	r3, #0
 800349c:	0c0a      	lsrs	r2, r1, #16
 800349e:	2300      	movs	r3, #0
 80034a0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80034a2:	3106      	adds	r1, #6
 80034a4:	6838      	ldr	r0, [r7, #0]
 80034a6:	4401      	add	r1, r0
 80034a8:	b2d3      	uxtb	r3, r2
 80034aa:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_y.base >> (8 * 7)) & 0xFF;
 80034ac:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80034b0:	f04f 0200 	mov.w	r2, #0
 80034b4:	f04f 0300 	mov.w	r3, #0
 80034b8:	0e0a      	lsrs	r2, r1, #24
 80034ba:	2300      	movs	r3, #0
 80034bc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80034be:	3107      	adds	r1, #7
 80034c0:	6838      	ldr	r0, [r7, #0]
 80034c2:	4401      	add	r1, r0
 80034c4:	b2d3      	uxtb	r3, r2
 80034c6:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->y);
 80034c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ca:	3308      	adds	r3, #8
 80034cc:	627b      	str	r3, [r7, #36]	; 0x24
      union {
        double real;
        uint64_t base;
      } u_z;
      u_z.real = this->z;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80034d4:	e9c7 2302 	strd	r2, r3, [r7, #8]
      *(outbuffer + offset + 0) = (u_z.base >> (8 * 0)) & 0xFF;
 80034d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80034dc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80034de:	6838      	ldr	r0, [r7, #0]
 80034e0:	4401      	add	r1, r0
 80034e2:	b2d3      	uxtb	r3, r2
 80034e4:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_z.base >> (8 * 1)) & 0xFF;
 80034e6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80034ea:	f04f 0200 	mov.w	r2, #0
 80034ee:	f04f 0300 	mov.w	r3, #0
 80034f2:	0a02      	lsrs	r2, r0, #8
 80034f4:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80034f8:	0a0b      	lsrs	r3, r1, #8
 80034fa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80034fc:	3101      	adds	r1, #1
 80034fe:	6838      	ldr	r0, [r7, #0]
 8003500:	4401      	add	r1, r0
 8003502:	b2d3      	uxtb	r3, r2
 8003504:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_z.base >> (8 * 2)) & 0xFF;
 8003506:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800350a:	f04f 0200 	mov.w	r2, #0
 800350e:	f04f 0300 	mov.w	r3, #0
 8003512:	0c02      	lsrs	r2, r0, #16
 8003514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8003518:	0c0b      	lsrs	r3, r1, #16
 800351a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800351c:	3102      	adds	r1, #2
 800351e:	6838      	ldr	r0, [r7, #0]
 8003520:	4401      	add	r1, r0
 8003522:	b2d3      	uxtb	r3, r2
 8003524:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_z.base >> (8 * 3)) & 0xFF;
 8003526:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800352a:	f04f 0200 	mov.w	r2, #0
 800352e:	f04f 0300 	mov.w	r3, #0
 8003532:	0e02      	lsrs	r2, r0, #24
 8003534:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003538:	0e0b      	lsrs	r3, r1, #24
 800353a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800353c:	3103      	adds	r1, #3
 800353e:	6838      	ldr	r0, [r7, #0]
 8003540:	4401      	add	r1, r0
 8003542:	b2d3      	uxtb	r3, r2
 8003544:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_z.base >> (8 * 4)) & 0xFF;
 8003546:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800354a:	f04f 0200 	mov.w	r2, #0
 800354e:	f04f 0300 	mov.w	r3, #0
 8003552:	000a      	movs	r2, r1
 8003554:	2300      	movs	r3, #0
 8003556:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003558:	3104      	adds	r1, #4
 800355a:	6838      	ldr	r0, [r7, #0]
 800355c:	4401      	add	r1, r0
 800355e:	b2d3      	uxtb	r3, r2
 8003560:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_z.base >> (8 * 5)) & 0xFF;
 8003562:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003566:	f04f 0200 	mov.w	r2, #0
 800356a:	f04f 0300 	mov.w	r3, #0
 800356e:	0a0a      	lsrs	r2, r1, #8
 8003570:	2300      	movs	r3, #0
 8003572:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003574:	3105      	adds	r1, #5
 8003576:	6838      	ldr	r0, [r7, #0]
 8003578:	4401      	add	r1, r0
 800357a:	b2d3      	uxtb	r3, r2
 800357c:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_z.base >> (8 * 6)) & 0xFF;
 800357e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003582:	f04f 0200 	mov.w	r2, #0
 8003586:	f04f 0300 	mov.w	r3, #0
 800358a:	0c0a      	lsrs	r2, r1, #16
 800358c:	2300      	movs	r3, #0
 800358e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003590:	3106      	adds	r1, #6
 8003592:	6838      	ldr	r0, [r7, #0]
 8003594:	4401      	add	r1, r0
 8003596:	b2d3      	uxtb	r3, r2
 8003598:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_z.base >> (8 * 7)) & 0xFF;
 800359a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800359e:	f04f 0200 	mov.w	r2, #0
 80035a2:	f04f 0300 	mov.w	r3, #0
 80035a6:	0e0a      	lsrs	r2, r1, #24
 80035a8:	2300      	movs	r3, #0
 80035aa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80035ac:	3107      	adds	r1, #7
 80035ae:	6838      	ldr	r0, [r7, #0]
 80035b0:	4401      	add	r1, r0
 80035b2:	b2d3      	uxtb	r3, r2
 80035b4:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->z);
 80035b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b8:	3308      	adds	r3, #8
 80035ba:	627b      	str	r3, [r7, #36]	; 0x24
      return offset;
 80035bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 80035be:	4618      	mov	r0, r3
 80035c0:	372c      	adds	r7, #44	; 0x2c
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr

080035ca <_ZN13geometry_msgs7Vector311deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 80035ca:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80035ce:	b0eb      	sub	sp, #428	; 0x1ac
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	f8c7 0184 	str.w	r0, [r7, #388]	; 0x184
 80035d6:	f8c7 1180 	str.w	r1, [r7, #384]	; 0x180
    {
      int offset = 0;
 80035da:	2300      	movs	r3, #0
 80035dc:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
      union {
        double real;
        uint64_t base;
      } u_x;
      u_x.base = 0;
 80035e0:	f04f 0200 	mov.w	r2, #0
 80035e4:	f04f 0300 	mov.w	r3, #0
 80035e8:	e9c7 2366 	strd	r2, r3, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 80035ec:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 80035f0:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 80035f4:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80035f8:	4413      	add	r3, r2
 80035fa:	781b      	ldrb	r3, [r3, #0]
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	2200      	movs	r2, #0
 8003600:	461c      	mov	r4, r3
 8003602:	4615      	mov	r5, r2
 8003604:	ea40 0804 	orr.w	r8, r0, r4
 8003608:	ea41 0905 	orr.w	r9, r1, r5
 800360c:	e9c7 8966 	strd	r8, r9, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8003610:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8003614:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003618:	1c5a      	adds	r2, r3, #1
 800361a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800361e:	4413      	add	r3, r2
 8003620:	781b      	ldrb	r3, [r3, #0]
 8003622:	b2db      	uxtb	r3, r3
 8003624:	2200      	movs	r2, #0
 8003626:	469a      	mov	sl, r3
 8003628:	4693      	mov	fp, r2
 800362a:	f04f 0200 	mov.w	r2, #0
 800362e:	f04f 0300 	mov.w	r3, #0
 8003632:	ea4f 230b 	mov.w	r3, fp, lsl #8
 8003636:	ea43 631a 	orr.w	r3, r3, sl, lsr #24
 800363a:	ea4f 220a 	mov.w	r2, sl, lsl #8
 800363e:	ea40 0402 	orr.w	r4, r0, r2
 8003642:	f8c7 4178 	str.w	r4, [r7, #376]	; 0x178
 8003646:	430b      	orrs	r3, r1
 8003648:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800364c:	e9d7 345e 	ldrd	r3, r4, [r7, #376]	; 0x178
 8003650:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8003654:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8003658:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800365c:	1c9a      	adds	r2, r3, #2
 800365e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003662:	4413      	add	r3, r2
 8003664:	781b      	ldrb	r3, [r3, #0]
 8003666:	b2db      	uxtb	r3, r3
 8003668:	2200      	movs	r2, #0
 800366a:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 800366e:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
 8003672:	f04f 0200 	mov.w	r2, #0
 8003676:	f04f 0300 	mov.w	r3, #0
 800367a:	e9d7 895c 	ldrd	r8, r9, [r7, #368]	; 0x170
 800367e:	464c      	mov	r4, r9
 8003680:	0423      	lsls	r3, r4, #16
 8003682:	4644      	mov	r4, r8
 8003684:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 8003688:	4644      	mov	r4, r8
 800368a:	0422      	lsls	r2, r4, #16
 800368c:	ea40 0402 	orr.w	r4, r0, r2
 8003690:	f8c7 4168 	str.w	r4, [r7, #360]	; 0x168
 8003694:	430b      	orrs	r3, r1
 8003696:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 800369a:	e9d7 345a 	ldrd	r3, r4, [r7, #360]	; 0x168
 800369e:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80036a2:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 80036a6:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80036aa:	1cda      	adds	r2, r3, #3
 80036ac:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80036b0:	4413      	add	r3, r2
 80036b2:	781b      	ldrb	r3, [r3, #0]
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	2200      	movs	r2, #0
 80036b8:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 80036bc:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 80036c0:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 80036c4:	4623      	mov	r3, r4
 80036c6:	0a1b      	lsrs	r3, r3, #8
 80036c8:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 80036cc:	4623      	mov	r3, r4
 80036ce:	061b      	lsls	r3, r3, #24
 80036d0:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80036d4:	e9d7 4556 	ldrd	r4, r5, [r7, #344]	; 0x158
 80036d8:	4623      	mov	r3, r4
 80036da:	4303      	orrs	r3, r0
 80036dc:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80036e0:	462b      	mov	r3, r5
 80036e2:	430b      	orrs	r3, r1
 80036e4:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80036e8:	e9d7 3454 	ldrd	r3, r4, [r7, #336]	; 0x150
 80036ec:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 80036f0:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 80036f4:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80036f8:	1d1a      	adds	r2, r3, #4
 80036fa:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80036fe:	4413      	add	r3, r2
 8003700:	781b      	ldrb	r3, [r3, #0]
 8003702:	b2db      	uxtb	r3, r3
 8003704:	2200      	movs	r2, #0
 8003706:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 800370a:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 800370e:	f04f 0200 	mov.w	r2, #0
 8003712:	f04f 0300 	mov.w	r3, #0
 8003716:	f8d7 4148 	ldr.w	r4, [r7, #328]	; 0x148
 800371a:	0023      	movs	r3, r4
 800371c:	2200      	movs	r2, #0
 800371e:	ea40 0402 	orr.w	r4, r0, r2
 8003722:	f8c7 4140 	str.w	r4, [r7, #320]	; 0x140
 8003726:	430b      	orrs	r3, r1
 8003728:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 800372c:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8003730:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 8003734:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8003738:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800373c:	1d5a      	adds	r2, r3, #5
 800373e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003742:	4413      	add	r3, r2
 8003744:	781b      	ldrb	r3, [r3, #0]
 8003746:	b2db      	uxtb	r3, r3
 8003748:	2200      	movs	r2, #0
 800374a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 800374e:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 8003752:	f04f 0200 	mov.w	r2, #0
 8003756:	f04f 0300 	mov.w	r3, #0
 800375a:	f8d7 4138 	ldr.w	r4, [r7, #312]	; 0x138
 800375e:	0223      	lsls	r3, r4, #8
 8003760:	2200      	movs	r2, #0
 8003762:	ea40 0402 	orr.w	r4, r0, r2
 8003766:	f8c7 4130 	str.w	r4, [r7, #304]	; 0x130
 800376a:	430b      	orrs	r3, r1
 800376c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 8003770:	e9d7 344c 	ldrd	r3, r4, [r7, #304]	; 0x130
 8003774:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 8003778:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 800377c:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003780:	1d9a      	adds	r2, r3, #6
 8003782:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003786:	4413      	add	r3, r2
 8003788:	781b      	ldrb	r3, [r3, #0]
 800378a:	b2db      	uxtb	r3, r3
 800378c:	2200      	movs	r2, #0
 800378e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8003792:	f8c7 212c 	str.w	r2, [r7, #300]	; 0x12c
 8003796:	f04f 0200 	mov.w	r2, #0
 800379a:	f04f 0300 	mov.w	r3, #0
 800379e:	f8d7 4128 	ldr.w	r4, [r7, #296]	; 0x128
 80037a2:	0423      	lsls	r3, r4, #16
 80037a4:	2200      	movs	r2, #0
 80037a6:	ea40 0402 	orr.w	r4, r0, r2
 80037aa:	f8c7 4120 	str.w	r4, [r7, #288]	; 0x120
 80037ae:	430b      	orrs	r3, r1
 80037b0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80037b4:	e9d7 3448 	ldrd	r3, r4, [r7, #288]	; 0x120
 80037b8:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 80037bc:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 80037c0:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80037c4:	1dda      	adds	r2, r3, #7
 80037c6:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80037ca:	4413      	add	r3, r2
 80037cc:	781b      	ldrb	r3, [r3, #0]
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	2200      	movs	r2, #0
 80037d2:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80037d6:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80037da:	f04f 0200 	mov.w	r2, #0
 80037de:	f04f 0300 	mov.w	r3, #0
 80037e2:	f8d7 4118 	ldr.w	r4, [r7, #280]	; 0x118
 80037e6:	0623      	lsls	r3, r4, #24
 80037e8:	2200      	movs	r2, #0
 80037ea:	ea40 0402 	orr.w	r4, r0, r2
 80037ee:	f8c7 4110 	str.w	r4, [r7, #272]	; 0x110
 80037f2:	430b      	orrs	r3, r1
 80037f4:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80037f8:	e9d7 3444 	ldrd	r3, r4, [r7, #272]	; 0x110
 80037fc:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      this->x = u_x.real;
 8003800:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8003804:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8003808:	e9c3 0102 	strd	r0, r1, [r3, #8]
      offset += sizeof(this->x);
 800380c:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003810:	3308      	adds	r3, #8
 8003812:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
      union {
        double real;
        uint64_t base;
      } u_y;
      u_y.base = 0;
 8003816:	f04f 0200 	mov.w	r2, #0
 800381a:	f04f 0300 	mov.w	r3, #0
 800381e:	e9c7 2364 	strd	r2, r3, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8003822:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8003826:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 800382a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800382e:	4413      	add	r3, r2
 8003830:	781b      	ldrb	r3, [r3, #0]
 8003832:	b2db      	uxtb	r3, r3
 8003834:	2200      	movs	r2, #0
 8003836:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800383a:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 800383e:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 8003842:	4623      	mov	r3, r4
 8003844:	4303      	orrs	r3, r0
 8003846:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800384a:	462b      	mov	r3, r5
 800384c:	430b      	orrs	r3, r1
 800384e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8003852:	e9d7 3440 	ldrd	r3, r4, [r7, #256]	; 0x100
 8003856:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800385a:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 800385e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003862:	1c5a      	adds	r2, r3, #1
 8003864:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003868:	4413      	add	r3, r2
 800386a:	781b      	ldrb	r3, [r3, #0]
 800386c:	b2db      	uxtb	r3, r3
 800386e:	2200      	movs	r2, #0
 8003870:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8003874:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 8003878:	f04f 0200 	mov.w	r2, #0
 800387c:	f04f 0300 	mov.w	r3, #0
 8003880:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	; 0xf8
 8003884:	464c      	mov	r4, r9
 8003886:	0223      	lsls	r3, r4, #8
 8003888:	4644      	mov	r4, r8
 800388a:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800388e:	4644      	mov	r4, r8
 8003890:	0222      	lsls	r2, r4, #8
 8003892:	ea40 0402 	orr.w	r4, r0, r2
 8003896:	f8c7 40f0 	str.w	r4, [r7, #240]	; 0xf0
 800389a:	430b      	orrs	r3, r1
 800389c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80038a0:	e9d7 343c 	ldrd	r3, r4, [r7, #240]	; 0xf0
 80038a4:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80038a8:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 80038ac:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80038b0:	1c9a      	adds	r2, r3, #2
 80038b2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80038b6:	4413      	add	r3, r2
 80038b8:	781b      	ldrb	r3, [r3, #0]
 80038ba:	b2db      	uxtb	r3, r3
 80038bc:	2200      	movs	r2, #0
 80038be:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80038c2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80038c6:	f04f 0200 	mov.w	r2, #0
 80038ca:	f04f 0300 	mov.w	r3, #0
 80038ce:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 80038d2:	464c      	mov	r4, r9
 80038d4:	0423      	lsls	r3, r4, #16
 80038d6:	4644      	mov	r4, r8
 80038d8:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 80038dc:	4644      	mov	r4, r8
 80038de:	0422      	lsls	r2, r4, #16
 80038e0:	ea40 0402 	orr.w	r4, r0, r2
 80038e4:	f8c7 40e0 	str.w	r4, [r7, #224]	; 0xe0
 80038e8:	430b      	orrs	r3, r1
 80038ea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80038ee:	e9d7 3438 	ldrd	r3, r4, [r7, #224]	; 0xe0
 80038f2:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80038f6:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 80038fa:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80038fe:	1cda      	adds	r2, r3, #3
 8003900:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003904:	4413      	add	r3, r2
 8003906:	781b      	ldrb	r3, [r3, #0]
 8003908:	b2db      	uxtb	r3, r3
 800390a:	2200      	movs	r2, #0
 800390c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003910:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003914:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 8003918:	4623      	mov	r3, r4
 800391a:	0a1b      	lsrs	r3, r3, #8
 800391c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8003920:	4623      	mov	r3, r4
 8003922:	061b      	lsls	r3, r3, #24
 8003924:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003928:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 800392c:	4623      	mov	r3, r4
 800392e:	4303      	orrs	r3, r0
 8003930:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003934:	462b      	mov	r3, r5
 8003936:	430b      	orrs	r3, r1
 8003938:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800393c:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	; 0xc8
 8003940:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 8003944:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8003948:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800394c:	1d1a      	adds	r2, r3, #4
 800394e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003952:	4413      	add	r3, r2
 8003954:	781b      	ldrb	r3, [r3, #0]
 8003956:	b2db      	uxtb	r3, r3
 8003958:	2200      	movs	r2, #0
 800395a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800395e:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003962:	f04f 0200 	mov.w	r2, #0
 8003966:	f04f 0300 	mov.w	r3, #0
 800396a:	f8d7 40c0 	ldr.w	r4, [r7, #192]	; 0xc0
 800396e:	0023      	movs	r3, r4
 8003970:	2200      	movs	r2, #0
 8003972:	ea40 0402 	orr.w	r4, r0, r2
 8003976:	f8c7 40b8 	str.w	r4, [r7, #184]	; 0xb8
 800397a:	430b      	orrs	r3, r1
 800397c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8003980:	e9d7 342e 	ldrd	r3, r4, [r7, #184]	; 0xb8
 8003984:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 8003988:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 800398c:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003990:	1d5a      	adds	r2, r3, #5
 8003992:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003996:	4413      	add	r3, r2
 8003998:	781b      	ldrb	r3, [r3, #0]
 800399a:	b2db      	uxtb	r3, r3
 800399c:	2200      	movs	r2, #0
 800399e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80039a2:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 80039a6:	f04f 0200 	mov.w	r2, #0
 80039aa:	f04f 0300 	mov.w	r3, #0
 80039ae:	f8d7 40b0 	ldr.w	r4, [r7, #176]	; 0xb0
 80039b2:	0223      	lsls	r3, r4, #8
 80039b4:	2200      	movs	r2, #0
 80039b6:	ea40 0402 	orr.w	r4, r0, r2
 80039ba:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 80039be:	430b      	orrs	r3, r1
 80039c0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80039c4:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 80039c8:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 80039cc:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 80039d0:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80039d4:	1d9a      	adds	r2, r3, #6
 80039d6:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80039da:	4413      	add	r3, r2
 80039dc:	781b      	ldrb	r3, [r3, #0]
 80039de:	b2db      	uxtb	r3, r3
 80039e0:	2200      	movs	r2, #0
 80039e2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80039e6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80039ea:	f04f 0200 	mov.w	r2, #0
 80039ee:	f04f 0300 	mov.w	r3, #0
 80039f2:	f8d7 40a0 	ldr.w	r4, [r7, #160]	; 0xa0
 80039f6:	0423      	lsls	r3, r4, #16
 80039f8:	2200      	movs	r2, #0
 80039fa:	ea40 0402 	orr.w	r4, r0, r2
 80039fe:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 8003a02:	430b      	orrs	r3, r1
 8003a04:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003a08:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 8003a0c:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 8003a10:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8003a14:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003a18:	1dda      	adds	r2, r3, #7
 8003a1a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003a1e:	4413      	add	r3, r2
 8003a20:	781b      	ldrb	r3, [r3, #0]
 8003a22:	b2db      	uxtb	r3, r3
 8003a24:	2200      	movs	r2, #0
 8003a26:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003a2a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003a2e:	f04f 0200 	mov.w	r2, #0
 8003a32:	f04f 0300 	mov.w	r3, #0
 8003a36:	f8d7 4090 	ldr.w	r4, [r7, #144]	; 0x90
 8003a3a:	0623      	lsls	r3, r4, #24
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	ea40 0402 	orr.w	r4, r0, r2
 8003a42:	f8c7 4088 	str.w	r4, [r7, #136]	; 0x88
 8003a46:	430b      	orrs	r3, r1
 8003a48:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8003a4c:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 8003a50:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      this->y = u_y.real;
 8003a54:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8003a58:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8003a5c:	e9c3 0104 	strd	r0, r1, [r3, #16]
      offset += sizeof(this->y);
 8003a60:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003a64:	3308      	adds	r3, #8
 8003a66:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
      union {
        double real;
        uint64_t base;
      } u_z;
      u_z.base = 0;
 8003a6a:	f04f 0200 	mov.w	r2, #0
 8003a6e:	f04f 0300 	mov.w	r3, #0
 8003a72:	e9c7 2362 	strd	r2, r3, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8003a76:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8003a7a:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 8003a7e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003a82:	4413      	add	r3, r2
 8003a84:	781b      	ldrb	r3, [r3, #0]
 8003a86:	b2db      	uxtb	r3, r3
 8003a88:	2200      	movs	r2, #0
 8003a8a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003a8e:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003a92:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 8003a96:	4623      	mov	r3, r4
 8003a98:	4303      	orrs	r3, r0
 8003a9a:	67bb      	str	r3, [r7, #120]	; 0x78
 8003a9c:	462b      	mov	r3, r5
 8003a9e:	430b      	orrs	r3, r1
 8003aa0:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003aa2:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8003aa6:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8003aaa:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8003aae:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003ab2:	1c5a      	adds	r2, r3, #1
 8003ab4:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003ab8:	4413      	add	r3, r2
 8003aba:	781b      	ldrb	r3, [r3, #0]
 8003abc:	b2db      	uxtb	r3, r3
 8003abe:	2200      	movs	r2, #0
 8003ac0:	673b      	str	r3, [r7, #112]	; 0x70
 8003ac2:	677a      	str	r2, [r7, #116]	; 0x74
 8003ac4:	f04f 0200 	mov.w	r2, #0
 8003ac8:	f04f 0300 	mov.w	r3, #0
 8003acc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003ad0:	464c      	mov	r4, r9
 8003ad2:	0223      	lsls	r3, r4, #8
 8003ad4:	4644      	mov	r4, r8
 8003ad6:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003ada:	4644      	mov	r4, r8
 8003adc:	0222      	lsls	r2, r4, #8
 8003ade:	ea40 0402 	orr.w	r4, r0, r2
 8003ae2:	66bc      	str	r4, [r7, #104]	; 0x68
 8003ae4:	430b      	orrs	r3, r1
 8003ae6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003ae8:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 8003aec:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8003af0:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8003af4:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003af8:	1c9a      	adds	r2, r3, #2
 8003afa:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003afe:	4413      	add	r3, r2
 8003b00:	781b      	ldrb	r3, [r3, #0]
 8003b02:	b2db      	uxtb	r3, r3
 8003b04:	2200      	movs	r2, #0
 8003b06:	663b      	str	r3, [r7, #96]	; 0x60
 8003b08:	667a      	str	r2, [r7, #100]	; 0x64
 8003b0a:	f04f 0200 	mov.w	r2, #0
 8003b0e:	f04f 0300 	mov.w	r3, #0
 8003b12:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003b16:	464c      	mov	r4, r9
 8003b18:	0423      	lsls	r3, r4, #16
 8003b1a:	4644      	mov	r4, r8
 8003b1c:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 8003b20:	4644      	mov	r4, r8
 8003b22:	0422      	lsls	r2, r4, #16
 8003b24:	ea40 0402 	orr.w	r4, r0, r2
 8003b28:	65bc      	str	r4, [r7, #88]	; 0x58
 8003b2a:	430b      	orrs	r3, r1
 8003b2c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003b2e:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 8003b32:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8003b36:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8003b3a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003b3e:	1cda      	adds	r2, r3, #3
 8003b40:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003b44:	4413      	add	r3, r2
 8003b46:	781b      	ldrb	r3, [r3, #0]
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	653b      	str	r3, [r7, #80]	; 0x50
 8003b4e:	657a      	str	r2, [r7, #84]	; 0x54
 8003b50:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8003b54:	4623      	mov	r3, r4
 8003b56:	0a1b      	lsrs	r3, r3, #8
 8003b58:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003b5a:	4623      	mov	r3, r4
 8003b5c:	061b      	lsls	r3, r3, #24
 8003b5e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003b60:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8003b64:	4623      	mov	r3, r4
 8003b66:	4303      	orrs	r3, r0
 8003b68:	643b      	str	r3, [r7, #64]	; 0x40
 8003b6a:	462b      	mov	r3, r5
 8003b6c:	430b      	orrs	r3, r1
 8003b6e:	647b      	str	r3, [r7, #68]	; 0x44
 8003b70:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8003b74:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 8003b78:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8003b7c:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003b80:	1d1a      	adds	r2, r3, #4
 8003b82:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003b86:	4413      	add	r3, r2
 8003b88:	781b      	ldrb	r3, [r3, #0]
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003b90:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003b92:	f04f 0200 	mov.w	r2, #0
 8003b96:	f04f 0300 	mov.w	r3, #0
 8003b9a:	6bbc      	ldr	r4, [r7, #56]	; 0x38
 8003b9c:	0023      	movs	r3, r4
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	ea40 0402 	orr.w	r4, r0, r2
 8003ba4:	633c      	str	r4, [r7, #48]	; 0x30
 8003ba6:	430b      	orrs	r3, r1
 8003ba8:	637b      	str	r3, [r7, #52]	; 0x34
 8003baa:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8003bae:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 8003bb2:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8003bb6:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003bba:	1d5a      	adds	r2, r3, #5
 8003bbc:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003bc0:	4413      	add	r3, r2
 8003bc2:	781b      	ldrb	r3, [r3, #0]
 8003bc4:	b2db      	uxtb	r3, r3
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	62bb      	str	r3, [r7, #40]	; 0x28
 8003bca:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003bcc:	f04f 0200 	mov.w	r2, #0
 8003bd0:	f04f 0300 	mov.w	r3, #0
 8003bd4:	6abc      	ldr	r4, [r7, #40]	; 0x28
 8003bd6:	0223      	lsls	r3, r4, #8
 8003bd8:	2200      	movs	r2, #0
 8003bda:	ea40 0402 	orr.w	r4, r0, r2
 8003bde:	623c      	str	r4, [r7, #32]
 8003be0:	430b      	orrs	r3, r1
 8003be2:	627b      	str	r3, [r7, #36]	; 0x24
 8003be4:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8003be8:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 8003bec:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8003bf0:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003bf4:	3306      	adds	r3, #6
 8003bf6:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 8003bfa:	4413      	add	r3, r2
 8003bfc:	781b      	ldrb	r3, [r3, #0]
 8003bfe:	b2db      	uxtb	r3, r3
 8003c00:	2200      	movs	r2, #0
 8003c02:	61bb      	str	r3, [r7, #24]
 8003c04:	61fa      	str	r2, [r7, #28]
 8003c06:	f04f 0200 	mov.w	r2, #0
 8003c0a:	f04f 0300 	mov.w	r3, #0
 8003c0e:	69bc      	ldr	r4, [r7, #24]
 8003c10:	0423      	lsls	r3, r4, #16
 8003c12:	2200      	movs	r2, #0
 8003c14:	ea40 0402 	orr.w	r4, r0, r2
 8003c18:	613c      	str	r4, [r7, #16]
 8003c1a:	430b      	orrs	r3, r1
 8003c1c:	617b      	str	r3, [r7, #20]
 8003c1e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8003c22:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 8003c26:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8003c2a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003c2e:	3307      	adds	r3, #7
 8003c30:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 8003c34:	4413      	add	r3, r2
 8003c36:	781b      	ldrb	r3, [r3, #0]
 8003c38:	b2db      	uxtb	r3, r3
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	60bb      	str	r3, [r7, #8]
 8003c3e:	60fa      	str	r2, [r7, #12]
 8003c40:	f04f 0200 	mov.w	r2, #0
 8003c44:	f04f 0300 	mov.w	r3, #0
 8003c48:	68bc      	ldr	r4, [r7, #8]
 8003c4a:	0623      	lsls	r3, r4, #24
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	ea40 0402 	orr.w	r4, r0, r2
 8003c52:	603c      	str	r4, [r7, #0]
 8003c54:	430b      	orrs	r3, r1
 8003c56:	607b      	str	r3, [r7, #4]
 8003c58:	e9d7 3400 	ldrd	r3, r4, [r7]
 8003c5c:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      this->z = u_z.real;
 8003c60:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 8003c64:	f8d7 1184 	ldr.w	r1, [r7, #388]	; 0x184
 8003c68:	e9c1 2306 	strd	r2, r3, [r1, #24]
      offset += sizeof(this->z);
 8003c6c:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003c70:	3308      	adds	r3, #8
 8003c72:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
     return offset;
 8003c76:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
    }
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f507 77d6 	add.w	r7, r7, #428	; 0x1ac
 8003c80:	46bd      	mov	sp, r7
 8003c82:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8003c86:	4770      	bx	lr

08003c88 <_ZN13geometry_msgs7Vector37getTypeEv>:

    virtual const char * getType() override { return "geometry_msgs/Vector3"; };
 8003c88:	b480      	push	{r7}
 8003c8a:	b083      	sub	sp, #12
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
 8003c90:	4b03      	ldr	r3, [pc, #12]	; (8003ca0 <_ZN13geometry_msgs7Vector37getTypeEv+0x18>)
 8003c92:	4618      	mov	r0, r3
 8003c94:	370c      	adds	r7, #12
 8003c96:	46bd      	mov	sp, r7
 8003c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9c:	4770      	bx	lr
 8003c9e:	bf00      	nop
 8003ca0:	08011d64 	.word	0x08011d64

08003ca4 <_ZN13geometry_msgs7Vector36getMD5Ev>:
    virtual const char * getMD5() override { return "4a842b65f413084dc2b10fb484ea7f17"; };
 8003ca4:	b480      	push	{r7}
 8003ca6:	b083      	sub	sp, #12
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
 8003cac:	4b03      	ldr	r3, [pc, #12]	; (8003cbc <_ZN13geometry_msgs7Vector36getMD5Ev+0x18>)
 8003cae:	4618      	mov	r0, r3
 8003cb0:	370c      	adds	r7, #12
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb8:	4770      	bx	lr
 8003cba:	bf00      	nop
 8003cbc:	08011d7c 	.word	0x08011d7c

08003cc0 <_ZN8std_msgs6StringC1Ev>:
  {
    public:
      typedef const char* _data_type;
      _data_type data;

    String():
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b082      	sub	sp, #8
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
      data("")
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f7fe fb3a 	bl	8002344 <_ZN3ros3MsgC1Ev>
 8003cd0:	4a05      	ldr	r2, [pc, #20]	; (8003ce8 <_ZN8std_msgs6StringC1Ev+0x28>)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	601a      	str	r2, [r3, #0]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	4a04      	ldr	r2, [pc, #16]	; (8003cec <_ZN8std_msgs6StringC1Ev+0x2c>)
 8003cda:	605a      	str	r2, [r3, #4]
    {
    }
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3708      	adds	r7, #8
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}
 8003ce6:	bf00      	nop
 8003ce8:	08011ec4 	.word	0x08011ec4
 8003cec:	08011cc4 	.word	0x08011cc4

08003cf0 <_ZNK8std_msgs6String9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b084      	sub	sp, #16
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
 8003cf8:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	60fb      	str	r3, [r7, #12]
      uint32_t length_data = strlen(this->data);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	4618      	mov	r0, r3
 8003d04:	f7fc fa6c 	bl	80001e0 <strlen>
 8003d08:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_data);
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	683a      	ldr	r2, [r7, #0]
 8003d0e:	4413      	add	r3, r2
 8003d10:	68b9      	ldr	r1, [r7, #8]
 8003d12:	4618      	mov	r0, r3
 8003d14:	f000 fa6a 	bl	80041ec <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	3304      	adds	r3, #4
 8003d1c:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->data, length_data);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	683a      	ldr	r2, [r7, #0]
 8003d22:	18d0      	adds	r0, r2, r3
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	68ba      	ldr	r2, [r7, #8]
 8003d2a:	4619      	mov	r1, r3
 8003d2c:	f00b fa38 	bl	800f1a0 <memcpy>
      offset += length_data;
 8003d30:	68fa      	ldr	r2, [r7, #12]
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	4413      	add	r3, r2
 8003d36:	60fb      	str	r3, [r7, #12]
      return offset;
 8003d38:	68fb      	ldr	r3, [r7, #12]
    }
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	3710      	adds	r7, #16
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}

08003d42 <_ZN8std_msgs6String11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8003d42:	b580      	push	{r7, lr}
 8003d44:	b086      	sub	sp, #24
 8003d46:	af00      	add	r7, sp, #0
 8003d48:	6078      	str	r0, [r7, #4]
 8003d4a:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	613b      	str	r3, [r7, #16]
      uint32_t length_data;
      arrToVar(length_data, (inbuffer + offset));
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	683a      	ldr	r2, [r7, #0]
 8003d54:	441a      	add	r2, r3
 8003d56:	f107 030c 	add.w	r3, r7, #12
 8003d5a:	4611      	mov	r1, r2
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	f000 fa63 	bl	8004228 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	3304      	adds	r3, #4
 8003d66:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_data; ++k){
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	617b      	str	r3, [r7, #20]
 8003d6c:	693a      	ldr	r2, [r7, #16]
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	4413      	add	r3, r2
 8003d72:	697a      	ldr	r2, [r7, #20]
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d20c      	bcs.n	8003d92 <_ZN8std_msgs6String11deserializeEPh+0x50>
          inbuffer[k-1]=inbuffer[k];
 8003d78:	683a      	ldr	r2, [r7, #0]
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	441a      	add	r2, r3
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	3b01      	subs	r3, #1
 8003d82:	6839      	ldr	r1, [r7, #0]
 8003d84:	440b      	add	r3, r1
 8003d86:	7812      	ldrb	r2, [r2, #0]
 8003d88:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_data; ++k){
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	3301      	adds	r3, #1
 8003d8e:	617b      	str	r3, [r7, #20]
 8003d90:	e7ec      	b.n	8003d6c <_ZN8std_msgs6String11deserializeEPh+0x2a>
      }
      inbuffer[offset+length_data-1]=0;
 8003d92:	693a      	ldr	r2, [r7, #16]
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	4413      	add	r3, r2
 8003d98:	3b01      	subs	r3, #1
 8003d9a:	683a      	ldr	r2, [r7, #0]
 8003d9c:	4413      	add	r3, r2
 8003d9e:	2200      	movs	r2, #0
 8003da0:	701a      	strb	r2, [r3, #0]
      this->data = (char *)(inbuffer + offset-1);
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	3b01      	subs	r3, #1
 8003da6:	683a      	ldr	r2, [r7, #0]
 8003da8:	441a      	add	r2, r3
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	605a      	str	r2, [r3, #4]
      offset += length_data;
 8003dae:	693a      	ldr	r2, [r7, #16]
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	4413      	add	r3, r2
 8003db4:	613b      	str	r3, [r7, #16]
     return offset;
 8003db6:	693b      	ldr	r3, [r7, #16]
    }
 8003db8:	4618      	mov	r0, r3
 8003dba:	3718      	adds	r7, #24
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}

08003dc0 <_ZN8std_msgs6String7getTypeEv>:

    virtual const char * getType() override { return "std_msgs/String"; };
 8003dc0:	b480      	push	{r7}
 8003dc2:	b083      	sub	sp, #12
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
 8003dc8:	4b03      	ldr	r3, [pc, #12]	; (8003dd8 <_ZN8std_msgs6String7getTypeEv+0x18>)
 8003dca:	4618      	mov	r0, r3
 8003dcc:	370c      	adds	r7, #12
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd4:	4770      	bx	lr
 8003dd6:	bf00      	nop
 8003dd8:	08011da0 	.word	0x08011da0

08003ddc <_ZN8std_msgs6String6getMD5Ev>:
    virtual const char * getMD5() override { return "992ce8a1687cec8c8bd883ec73ca41d1"; };
 8003ddc:	b480      	push	{r7}
 8003dde:	b083      	sub	sp, #12
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
 8003de4:	4b03      	ldr	r3, [pc, #12]	; (8003df4 <_ZN8std_msgs6String6getMD5Ev+0x18>)
 8003de6:	4618      	mov	r0, r3
 8003de8:	370c      	adds	r7, #12
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr
 8003df2:	bf00      	nop
 8003df4:	08011db0 	.word	0x08011db0

08003df8 <_ZN13geometry_msgs5TwistC1Ev>:
      typedef geometry_msgs::Vector3 _linear_type;
      _linear_type linear;
      typedef geometry_msgs::Vector3 _angular_type;
      _angular_type angular;

    Twist():
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b082      	sub	sp, #8
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
      linear(),
      angular()
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	4618      	mov	r0, r3
 8003e04:	f7fe fa9e 	bl	8002344 <_ZN3ros3MsgC1Ev>
 8003e08:	4a08      	ldr	r2, [pc, #32]	; (8003e2c <_ZN13geometry_msgs5TwistC1Ev+0x34>)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	601a      	str	r2, [r3, #0]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	3308      	adds	r3, #8
 8003e12:	4618      	mov	r0, r3
 8003e14:	f7ff fa3e 	bl	8003294 <_ZN13geometry_msgs7Vector3C1Ev>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	3328      	adds	r3, #40	; 0x28
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f7ff fa39 	bl	8003294 <_ZN13geometry_msgs7Vector3C1Ev>
    {
    }
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	4618      	mov	r0, r3
 8003e26:	3708      	adds	r7, #8
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}
 8003e2c:	08011eac 	.word	0x08011eac

08003e30 <_ZNK13geometry_msgs5Twist9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b084      	sub	sp, #16
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
 8003e38:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	60fb      	str	r3, [r7, #12]
      offset += this->linear.serialize(outbuffer + offset);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	f103 0008 	add.w	r0, r3, #8
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	683a      	ldr	r2, [r7, #0]
 8003e48:	4413      	add	r3, r2
 8003e4a:	4619      	mov	r1, r3
 8003e4c:	f7ff fa4a 	bl	80032e4 <_ZNK13geometry_msgs7Vector39serializeEPh>
 8003e50:	4602      	mov	r2, r0
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	4413      	add	r3, r2
 8003e56:	60fb      	str	r3, [r7, #12]
      offset += this->angular.serialize(outbuffer + offset);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	f103 0028 	add.w	r0, r3, #40	; 0x28
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	683a      	ldr	r2, [r7, #0]
 8003e62:	4413      	add	r3, r2
 8003e64:	4619      	mov	r1, r3
 8003e66:	f7ff fa3d 	bl	80032e4 <_ZNK13geometry_msgs7Vector39serializeEPh>
 8003e6a:	4602      	mov	r2, r0
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	4413      	add	r3, r2
 8003e70:	60fb      	str	r3, [r7, #12]
      return offset;
 8003e72:	68fb      	ldr	r3, [r7, #12]
    }
 8003e74:	4618      	mov	r0, r3
 8003e76:	3710      	adds	r7, #16
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}

08003e7c <_ZN13geometry_msgs5Twist11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b084      	sub	sp, #16
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
 8003e84:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003e86:	2300      	movs	r3, #0
 8003e88:	60fb      	str	r3, [r7, #12]
      offset += this->linear.deserialize(inbuffer + offset);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	f103 0008 	add.w	r0, r3, #8
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	683a      	ldr	r2, [r7, #0]
 8003e94:	4413      	add	r3, r2
 8003e96:	4619      	mov	r1, r3
 8003e98:	f7ff fb97 	bl	80035ca <_ZN13geometry_msgs7Vector311deserializeEPh>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	4413      	add	r3, r2
 8003ea2:	60fb      	str	r3, [r7, #12]
      offset += this->angular.deserialize(inbuffer + offset);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	f103 0028 	add.w	r0, r3, #40	; 0x28
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	683a      	ldr	r2, [r7, #0]
 8003eae:	4413      	add	r3, r2
 8003eb0:	4619      	mov	r1, r3
 8003eb2:	f7ff fb8a 	bl	80035ca <_ZN13geometry_msgs7Vector311deserializeEPh>
 8003eb6:	4602      	mov	r2, r0
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	4413      	add	r3, r2
 8003ebc:	60fb      	str	r3, [r7, #12]
     return offset;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
    }
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	3710      	adds	r7, #16
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bd80      	pop	{r7, pc}

08003ec8 <_ZN13geometry_msgs5Twist7getTypeEv>:

    virtual const char * getType() override { return "geometry_msgs/Twist"; };
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
 8003ed0:	4b03      	ldr	r3, [pc, #12]	; (8003ee0 <_ZN13geometry_msgs5Twist7getTypeEv+0x18>)
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	370c      	adds	r7, #12
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003edc:	4770      	bx	lr
 8003ede:	bf00      	nop
 8003ee0:	08011dd4 	.word	0x08011dd4

08003ee4 <_ZN13geometry_msgs5Twist6getMD5Ev>:
    virtual const char * getMD5() override { return "9f195f881246fdfa2798d1d3eebca84a"; };
 8003ee4:	b480      	push	{r7}
 8003ee6:	b083      	sub	sp, #12
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
 8003eec:	4b03      	ldr	r3, [pc, #12]	; (8003efc <_ZN13geometry_msgs5Twist6getMD5Ev+0x18>)
 8003eee:	4618      	mov	r0, r3
 8003ef0:	370c      	adds	r7, #12
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef8:	4770      	bx	lr
 8003efa:	bf00      	nop
 8003efc:	08011de8 	.word	0x08011de8

08003f00 <_ZN3ros15NodeHandleBase_C1Ev>:
#include "ros/msg.h"

namespace ros
{

class NodeHandleBase_
 8003f00:	b480      	push	{r7}
 8003f02:	b083      	sub	sp, #12
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
 8003f08:	4a04      	ldr	r2, [pc, #16]	; (8003f1c <_ZN3ros15NodeHandleBase_C1Ev+0x1c>)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	601a      	str	r2, [r3, #0]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	4618      	mov	r0, r3
 8003f12:	370c      	adds	r7, #12
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr
 8003f1c:	08011f0c 	.word	0x08011f0c

08003f20 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev>:
template<class Hardware,
         int MAX_SUBSCRIBERS = 25,
         int MAX_PUBLISHERS = 25,
         int INPUT_SIZE = 1024,
         int OUTPUT_SIZE = 1024>
class NodeHandle_ : public NodeHandleBase_
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b082      	sub	sp, #8
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f7ff ffe8 	bl	8003f00 <_ZN3ros15NodeHandleBase_C1Ev>
 8003f30:	4a45      	ldr	r2, [pc, #276]	; (8004048 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev+0x128>)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	601a      	str	r2, [r3, #0]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	3304      	adds	r3, #4
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f7ff f88c 	bl	8003058 <_ZN13STM32HardwareC1Ev>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2200      	movs	r2, #0
 8003f44:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	f8c3 2818 	str.w	r2, [r3, #2072]	; 0x818
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2200      	movs	r2, #0
 8003f54:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	f8c3 2820 	str.w	r2, [r3, #2080]	; 0x820
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	f603 0324 	addw	r3, r3, #2084	; 0x824
 8003f66:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003f6a:	2100      	movs	r1, #0
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	f00b f925 	bl	800f1bc <memset>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	f603 4324 	addw	r3, r3, #3108	; 0xc24
 8003f78:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003f7c:	2100      	movs	r1, #0
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f00b f91c 	bl	800f1bc <memset>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f8a:	3324      	adds	r3, #36	; 0x24
 8003f8c:	2264      	movs	r2, #100	; 0x64
 8003f8e:	2100      	movs	r1, #0
 8003f90:	4618      	mov	r0, r3
 8003f92:	f00b f913 	bl	800f1bc <memset>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f9c:	3388      	adds	r3, #136	; 0x88
 8003f9e:	2264      	movs	r2, #100	; 0x64
 8003fa0:	2100      	movs	r1, #0
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f00b f90a 	bl	800f1bc <memset>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003fae:	461a      	mov	r2, r3
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003fbc:	461a      	mov	r2, r3
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003fca:	461a      	mov	r2, r3
 8003fcc:	2300      	movs	r3, #0
 8003fce:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003fd8:	461a      	mov	r2, r3
 8003fda:	2300      	movs	r3, #0
 8003fdc:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003fe6:	461a      	mov	r2, r3
 8003fe8:	2300      	movs	r3, #0
 8003fea:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004000:	461a      	mov	r2, r3
 8004002:	2300      	movs	r3, #0
 8004004:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800400e:	461a      	mov	r2, r3
 8004010:	2300      	movs	r3, #0
 8004012:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800401c:	461a      	mov	r2, r3
 800401e:	2300      	movs	r3, #0
 8004020:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800402a:	2200      	movs	r2, #0
 800402c:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8004036:	3314      	adds	r3, #20
 8004038:	4618      	mov	r0, r3
 800403a:	f7fe fcf7 	bl	8002a2c <_ZN14rosserial_msgs20RequestParamResponseC1Ev>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	4618      	mov	r0, r3
 8004042:	3708      	adds	r7, #8
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}
 8004048:	08011e98 	.word	0x08011e98

0800404c <_Z23commandVelocityCallbackRKN13geometry_msgs5TwistE>:
extern float rpm_left_velocity,rpm_right_velocity;
extern TIM_HandleTypeDef htim2;
extern TIM_HandleTypeDef htim3;

void commandVelocityCallback(const geometry_msgs::Twist& cmd_vel_msg)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b082      	sub	sp, #8
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
	SubcribeVelocityFromRos(cmd_vel_msg.linear.x,cmd_vel_msg.angular.z,&left_vel,&right_vel);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	ed93 7b04 	vldr	d7, [r3, #16]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	ed93 6b10 	vldr	d6, [r3, #64]	; 0x40
 8004060:	4907      	ldr	r1, [pc, #28]	; (8004080 <_Z23commandVelocityCallbackRKN13geometry_msgs5TwistE+0x34>)
 8004062:	4808      	ldr	r0, [pc, #32]	; (8004084 <_Z23commandVelocityCallbackRKN13geometry_msgs5TwistE+0x38>)
 8004064:	eeb0 1a46 	vmov.f32	s2, s12
 8004068:	eef0 1a66 	vmov.f32	s3, s13
 800406c:	eeb0 0a47 	vmov.f32	s0, s14
 8004070:	eef0 0a67 	vmov.f32	s1, s15
 8004074:	f7fd fc14 	bl	80018a0 <SubcribeVelocityFromRos>
}
 8004078:	bf00      	nop
 800407a:	3708      	adds	r7, #8
 800407c:	46bd      	mov	sp, r7
 800407e:	bd80      	pop	{r7, pc}
 8004080:	200016d4 	.word	0x200016d4
 8004084:	200016d0 	.word	0x200016d0

08004088 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8004088:	b580      	push	{r7, lr}
 800408a:	b082      	sub	sp, #8
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  nh.getHardware()->flush();
 8004090:	4805      	ldr	r0, [pc, #20]	; (80040a8 <HAL_UART_TxCpltCallback+0x20>)
 8004092:	f000 f923 	bl	80042dc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE11getHardwareEv>
 8004096:	4603      	mov	r3, r0
 8004098:	4618      	mov	r0, r3
 800409a:	f7ff f843 	bl	8003124 <_ZN13STM32Hardware5flushEv>
}
 800409e:	bf00      	nop
 80040a0:	3708      	adds	r7, #8
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}
 80040a6:	bf00      	nop
 80040a8:	2000050c 	.word	0x2000050c

080040ac <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b082      	sub	sp, #8
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  nh.getHardware()->reset_rbuf();
 80040b4:	4805      	ldr	r0, [pc, #20]	; (80040cc <HAL_UART_RxCpltCallback+0x20>)
 80040b6:	f000 f911 	bl	80042dc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE11getHardwareEv>
 80040ba:	4603      	mov	r3, r0
 80040bc:	4618      	mov	r0, r3
 80040be:	f7fe fff2 	bl	80030a6 <_ZN13STM32Hardware10reset_rbufEv>
}
 80040c2:	bf00      	nop
 80040c4:	3708      	adds	r7, #8
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop
 80040cc:	2000050c 	.word	0x2000050c

080040d0 <setup>:

void setup(void)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	af00      	add	r7, sp, #0
  nh.initNode();
 80040d4:	4806      	ldr	r0, [pc, #24]	; (80040f0 <setup+0x20>)
 80040d6:	f000 f90d 	bl	80042f4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8initNodeEv>
  nh.advertise(chatter);
 80040da:	4906      	ldr	r1, [pc, #24]	; (80040f4 <setup+0x24>)
 80040dc:	4804      	ldr	r0, [pc, #16]	; (80040f0 <setup+0x20>)
 80040de:	f000 f932 	bl	8004346 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9advertiseERNS_9PublisherE>
  nh.subscribe(cmd_vel_sub);
 80040e2:	4905      	ldr	r1, [pc, #20]	; (80040f8 <setup+0x28>)
 80040e4:	4802      	ldr	r0, [pc, #8]	; (80040f0 <setup+0x20>)
 80040e6:	f000 f95e 	bl	80043a6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9subscribeERNS_11Subscriber_E>


}
 80040ea:	bf00      	nop
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	2000050c 	.word	0x2000050c
 80040f4:	20001650 	.word	0x20001650
 80040f8:	20001668 	.word	0x20001668

080040fc <loop>:

void loop(void)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	af00      	add	r7, sp, #0

  HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_15);
 8004100:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004104:	482d      	ldr	r0, [pc, #180]	; (80041bc <loop+0xc0>)
 8004106:	f002 fac2 	bl	800668e <HAL_GPIO_TogglePin>
  HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_14);
 800410a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800410e:	482b      	ldr	r0, [pc, #172]	; (80041bc <loop+0xc0>)
 8004110:	f002 fabd 	bl	800668e <HAL_GPIO_TogglePin>
  HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_13);
 8004114:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004118:	4828      	ldr	r0, [pc, #160]	; (80041bc <loop+0xc0>)
 800411a:	f002 fab8 	bl	800668e <HAL_GPIO_TogglePin>
  HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_12);
 800411e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004122:	4826      	ldr	r0, [pc, #152]	; (80041bc <loop+0xc0>)
 8004124:	f002 fab3 	bl	800668e <HAL_GPIO_TogglePin>

  ReadEncoder();
 8004128:	f7fd fbac 	bl	8001884 <ReadEncoder>
  ComputeVelocity();
 800412c:	f7fd fbb1 	bl	8001892 <ComputeVelocity>

  PID(&left_vel,&rpm_left_velocity,&LeftPidOut);
 8004130:	4a23      	ldr	r2, [pc, #140]	; (80041c0 <loop+0xc4>)
 8004132:	4924      	ldr	r1, [pc, #144]	; (80041c4 <loop+0xc8>)
 8004134:	4824      	ldr	r0, [pc, #144]	; (80041c8 <loop+0xcc>)
 8004136:	f7fd fab7 	bl	80016a8 <PID>
    PID(&right_vel,&rpm_right_velocity,&RightPidOut);
 800413a:	4a24      	ldr	r2, [pc, #144]	; (80041cc <loop+0xd0>)
 800413c:	4924      	ldr	r1, [pc, #144]	; (80041d0 <loop+0xd4>)
 800413e:	4825      	ldr	r0, [pc, #148]	; (80041d4 <loop+0xd8>)
 8004140:	f7fd fab2 	bl	80016a8 <PID>
  HAL_Delay(1000*SAMPLE_TIME);
 8004144:	2064      	movs	r0, #100	; 0x64
 8004146:	f001 fbb5 	bl	80058b4 <HAL_Delay>
	  __HAL_TIM_SetCompare(&htim3,TIM_CHANNEL_3,fabs(round(LeftPidOut)));
 800414a:	4b1d      	ldr	r3, [pc, #116]	; (80041c0 <loop+0xc4>)
 800414c:	edd3 7a00 	vldr	s15, [r3]
 8004150:	eeb0 0a67 	vmov.f32	s0, s15
 8004154:	f7fe f8d5 	bl	8002302 <_ZSt5roundf>
 8004158:	eef0 7a40 	vmov.f32	s15, s0
 800415c:	eeb0 0a67 	vmov.f32	s0, s15
 8004160:	f7fe f8bf 	bl	80022e2 <_ZSt4fabsf>
 8004164:	eef0 7a40 	vmov.f32	s15, s0
 8004168:	4b1b      	ldr	r3, [pc, #108]	; (80041d8 <loop+0xdc>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004170:	ee17 2a90 	vmov	r2, s15
 8004174:	63da      	str	r2, [r3, #60]	; 0x3c
	  __HAL_TIM_SetCompare(&htim3,TIM_CHANNEL_1,fabs(round(RightPidOut)));
 8004176:	4b15      	ldr	r3, [pc, #84]	; (80041cc <loop+0xd0>)
 8004178:	edd3 7a00 	vldr	s15, [r3]
 800417c:	eeb0 0a67 	vmov.f32	s0, s15
 8004180:	f7fe f8bf 	bl	8002302 <_ZSt5roundf>
 8004184:	eef0 7a40 	vmov.f32	s15, s0
 8004188:	eeb0 0a67 	vmov.f32	s0, s15
 800418c:	f7fe f8a9 	bl	80022e2 <_ZSt4fabsf>
 8004190:	eef0 7a40 	vmov.f32	s15, s0
 8004194:	4b10      	ldr	r3, [pc, #64]	; (80041d8 <loop+0xdc>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800419c:	ee17 2a90 	vmov	r2, s15
 80041a0:	635a      	str	r2, [r3, #52]	; 0x34

//
  str_msg.data = hello;
 80041a2:	4b0e      	ldr	r3, [pc, #56]	; (80041dc <loop+0xe0>)
 80041a4:	4a0e      	ldr	r2, [pc, #56]	; (80041e0 <loop+0xe4>)
 80041a6:	605a      	str	r2, [r3, #4]
  chatter.publish(&str_msg);
 80041a8:	490c      	ldr	r1, [pc, #48]	; (80041dc <loop+0xe0>)
 80041aa:	480e      	ldr	r0, [pc, #56]	; (80041e4 <loop+0xe8>)
 80041ac:	f7fe ff21 	bl	8002ff2 <_ZN3ros9Publisher7publishEPKNS_3MsgE>
  nh.spinOnce();
 80041b0:	480d      	ldr	r0, [pc, #52]	; (80041e8 <loop+0xec>)
 80041b2:	f000 f923 	bl	80043fc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv>
//
//  HAL_Delay(100);
}
 80041b6:	bf00      	nop
 80041b8:	bd80      	pop	{r7, pc}
 80041ba:	bf00      	nop
 80041bc:	40020c00 	.word	0x40020c00
 80041c0:	200016c8 	.word	0x200016c8
 80041c4:	20001724 	.word	0x20001724
 80041c8:	200016d0 	.word	0x200016d0
 80041cc:	200016cc 	.word	0x200016cc
 80041d0:	2000173c 	.word	0x2000173c
 80041d4:	200016d4 	.word	0x200016d4
 80041d8:	200003bc 	.word	0x200003bc
 80041dc:	20001648 	.word	0x20001648
 80041e0:	20000000 	.word	0x20000000
 80041e4:	20001650 	.word	0x20001650
 80041e8:	2000050c 	.word	0x2000050c

080041ec <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>:
    return 8;
  }

  // Copy data from variable into a byte array
  template<typename A, typename V>
  static void varToArr(A arr, const V var)
 80041ec:	b480      	push	{r7}
 80041ee:	b085      	sub	sp, #20
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
 80041f4:	6039      	str	r1, [r7, #0]
  {
    for (size_t i = 0; i < sizeof(V); i++)
 80041f6:	2300      	movs	r3, #0
 80041f8:	60fb      	str	r3, [r7, #12]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2b03      	cmp	r3, #3
 80041fe:	d80d      	bhi.n	800421c <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x30>
      arr[i] = (var >> (8 * i));
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	00db      	lsls	r3, r3, #3
 8004204:	683a      	ldr	r2, [r7, #0]
 8004206:	fa22 f103 	lsr.w	r1, r2, r3
 800420a:	687a      	ldr	r2, [r7, #4]
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	4413      	add	r3, r2
 8004210:	b2ca      	uxtb	r2, r1
 8004212:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	3301      	adds	r3, #1
 8004218:	60fb      	str	r3, [r7, #12]
 800421a:	e7ee      	b.n	80041fa <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0xe>
  }
 800421c:	bf00      	nop
 800421e:	3714      	adds	r7, #20
 8004220:	46bd      	mov	sp, r7
 8004222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004226:	4770      	bx	lr

08004228 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>:

  // Copy data from a byte array into variable
  template<typename V, typename A>
  static void arrToVar(V& var, const A arr)
 8004228:	b480      	push	{r7}
 800422a:	b085      	sub	sp, #20
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
 8004230:	6039      	str	r1, [r7, #0]
  {
    var = 0;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2200      	movs	r2, #0
 8004236:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8004238:	2300      	movs	r3, #0
 800423a:	60fb      	str	r3, [r7, #12]
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	2b03      	cmp	r3, #3
 8004240:	d811      	bhi.n	8004266 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x3e>
      var |= (arr[i] << (8 * i));
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	6839      	ldr	r1, [r7, #0]
 8004248:	68fa      	ldr	r2, [r7, #12]
 800424a:	440a      	add	r2, r1
 800424c:	7812      	ldrb	r2, [r2, #0]
 800424e:	4611      	mov	r1, r2
 8004250:	68fa      	ldr	r2, [r7, #12]
 8004252:	00d2      	lsls	r2, r2, #3
 8004254:	fa01 f202 	lsl.w	r2, r1, r2
 8004258:	431a      	orrs	r2, r3
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	3301      	adds	r3, #1
 8004262:	60fb      	str	r3, [r7, #12]
 8004264:	e7ea      	b.n	800423c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x14>
  }
 8004266:	bf00      	nop
 8004268:	3714      	adds	r7, #20
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr
	...

08004274 <_ZN3ros11Subscriber_C1Ev>:

namespace ros
{

/* Base class for objects subscribers. */
class Subscriber_
 8004274:	b480      	push	{r7}
 8004276:	b083      	sub	sp, #12
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
 800427c:	4a04      	ldr	r2, [pc, #16]	; (8004290 <_ZN3ros11Subscriber_C1Ev+0x1c>)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	601a      	str	r2, [r3, #0]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	4618      	mov	r0, r3
 8004286:	370c      	adds	r7, #12
 8004288:	46bd      	mov	sp, r7
 800428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428e:	4770      	bx	lr
 8004290:	08011ef4 	.word	0x08011ef4

08004294 <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvEC1EPKcPFvRKS2_Ei>:
{
public:
  typedef void(*CallbackT)(const MsgT&);
  MsgT msg;

  Subscriber(const char * topic_name, CallbackT cb, int endpoint = rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
 8004294:	b580      	push	{r7, lr}
 8004296:	b084      	sub	sp, #16
 8004298:	af00      	add	r7, sp, #0
 800429a:	60f8      	str	r0, [r7, #12]
 800429c:	60b9      	str	r1, [r7, #8]
 800429e:	607a      	str	r2, [r7, #4]
 80042a0:	603b      	str	r3, [r7, #0]
    cb_(cb),
    endpoint_(endpoint)
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	4618      	mov	r0, r3
 80042a6:	f7ff ffe5 	bl	8004274 <_ZN3ros11Subscriber_C1Ev>
 80042aa:	4a0b      	ldr	r2, [pc, #44]	; (80042d8 <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvEC1EPKcPFvRKS2_Ei+0x44>)
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	601a      	str	r2, [r3, #0]
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	3310      	adds	r3, #16
 80042b4:	4618      	mov	r0, r3
 80042b6:	f7ff fd9f 	bl	8003df8 <_ZN13geometry_msgs5TwistC1Ev>
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	687a      	ldr	r2, [r7, #4]
 80042be:	659a      	str	r2, [r3, #88]	; 0x58
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	683a      	ldr	r2, [r7, #0]
 80042c4:	65da      	str	r2, [r3, #92]	; 0x5c
  {
    topic_ = topic_name;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	68ba      	ldr	r2, [r7, #8]
 80042ca:	609a      	str	r2, [r3, #8]
  };
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	4618      	mov	r0, r3
 80042d0:	3710      	adds	r7, #16
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	bf00      	nop
 80042d8:	08011e80 	.word	0x08011e80

080042dc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE11getHardwareEv>:

  /*
   * Setup Functions
   */
public:
  Hardware* getHardware()
 80042dc:	b480      	push	{r7}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  {
    return &hardware_;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	3304      	adds	r3, #4
  }
 80042e8:	4618      	mov	r0, r3
 80042ea:	370c      	adds	r7, #12
 80042ec:	46bd      	mov	sp, r7
 80042ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f2:	4770      	bx	lr

080042f4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8initNodeEv>:

  /* Start serial, initialize buffers */
  void initNode()
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b082      	sub	sp, #8
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  {
    hardware_.init();
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	3304      	adds	r3, #4
 8004300:	4618      	mov	r0, r3
 8004302:	f7fe fec5 	bl	8003090 <_ZN13STM32Hardware4initEv>
    mode_ = 0;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800430c:	461a      	mov	r2, r3
 800430e:	2300      	movs	r3, #0
 8004310:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
    bytes_ = 0;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800431a:	461a      	mov	r2, r3
 800431c:	2300      	movs	r3, #0
 800431e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
    index_ = 0;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004328:	461a      	mov	r2, r3
 800432a:	2300      	movs	r3, #0
 800432c:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8
    topic_ = 0;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004336:	461a      	mov	r2, r3
 8004338:	2300      	movs	r3, #0
 800433a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
  };
 800433e:	bf00      	nop
 8004340:	3708      	adds	r7, #8
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}

08004346 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9advertiseERNS_9PublisherE>:
  /********************************************************************
   * Topic Management
   */

  /* Register a new publisher */
  bool advertise(Publisher & p)
 8004346:	b480      	push	{r7}
 8004348:	b085      	sub	sp, #20
 800434a:	af00      	add	r7, sp, #0
 800434c:	6078      	str	r0, [r7, #4]
 800434e:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8004350:	2300      	movs	r3, #0
 8004352:	60fb      	str	r3, [r7, #12]
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2b18      	cmp	r3, #24
 8004358:	dc1e      	bgt.n	8004398 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9advertiseERNS_9PublisherE+0x52>
    {
      if (publishers[i] == 0) // empty slot
 800435a:	687a      	ldr	r2, [r7, #4]
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004362:	009b      	lsls	r3, r3, #2
 8004364:	4413      	add	r3, r2
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d111      	bne.n	8004390 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9advertiseERNS_9PublisherE+0x4a>
      {
        publishers[i] = &p;
 800436c:	687a      	ldr	r2, [r7, #4]
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004374:	009b      	lsls	r3, r3, #2
 8004376:	4413      	add	r3, r2
 8004378:	683a      	ldr	r2, [r7, #0]
 800437a:	605a      	str	r2, [r3, #4]
        p.id_ = i + 100 + MAX_SUBSCRIBERS;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	f103 027d 	add.w	r2, r3, #125	; 0x7d
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	609a      	str	r2, [r3, #8]
        p.nh_ = this;
 8004386:	687a      	ldr	r2, [r7, #4]
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	60da      	str	r2, [r3, #12]
        return true;
 800438c:	2301      	movs	r3, #1
 800438e:	e004      	b.n	800439a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9advertiseERNS_9PublisherE+0x54>
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	3301      	adds	r3, #1
 8004394:	60fb      	str	r3, [r7, #12]
 8004396:	e7dd      	b.n	8004354 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9advertiseERNS_9PublisherE+0xe>
      }
    }
    return false;
 8004398:	2300      	movs	r3, #0
  }
 800439a:	4618      	mov	r0, r3
 800439c:	3714      	adds	r7, #20
 800439e:	46bd      	mov	sp, r7
 80043a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a4:	4770      	bx	lr

080043a6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9subscribeERNS_11Subscriber_E>:

  /* Register a new subscriber */
  bool subscribe(Subscriber_& s)
 80043a6:	b480      	push	{r7}
 80043a8:	b085      	sub	sp, #20
 80043aa:	af00      	add	r7, sp, #0
 80043ac:	6078      	str	r0, [r7, #4]
 80043ae:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 80043b0:	2300      	movs	r3, #0
 80043b2:	60fb      	str	r3, [r7, #12]
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2b18      	cmp	r3, #24
 80043b8:	dc19      	bgt.n	80043ee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9subscribeERNS_11Subscriber_E+0x48>
    {
      if (subscribers[i] == 0) // empty slot
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	68fa      	ldr	r2, [r7, #12]
 80043be:	f202 4222 	addw	r2, r2, #1058	; 0x422
 80043c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d10d      	bne.n	80043e6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9subscribeERNS_11Subscriber_E+0x40>
      {
        subscribers[i] = &s;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	68fa      	ldr	r2, [r7, #12]
 80043ce:	f202 4222 	addw	r2, r2, #1058	; 0x422
 80043d2:	6839      	ldr	r1, [r7, #0]
 80043d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        s.id_ = i + 100;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f103 0264 	add.w	r2, r3, #100	; 0x64
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	605a      	str	r2, [r3, #4]
        return true;
 80043e2:	2301      	movs	r3, #1
 80043e4:	e004      	b.n	80043f0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9subscribeERNS_11Subscriber_E+0x4a>
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	3301      	adds	r3, #1
 80043ea:	60fb      	str	r3, [r7, #12]
 80043ec:	e7e2      	b.n	80043b4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9subscribeERNS_11Subscriber_E+0xe>
      }
    }
    return false;
 80043ee:	2300      	movs	r3, #0
  }
 80043f0:	4618      	mov	r0, r3
 80043f2:	3714      	adds	r7, #20
 80043f4:	46bd      	mov	sp, r7
 80043f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fa:	4770      	bx	lr

080043fc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv>:
  virtual int spinOnce() override
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b084      	sub	sp, #16
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
    uint32_t c_time = hardware_.time();
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	3304      	adds	r3, #4
 8004408:	4618      	mov	r0, r3
 800440a:	f7fe ff37 	bl	800327c <_ZN13STM32Hardware4timeEv>
 800440e:	60f8      	str	r0, [r7, #12]
    if ((c_time - last_sync_receive_time) > (SYNC_SECONDS * 2200))
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004416:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800441a:	68fa      	ldr	r2, [r7, #12]
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	f642 22f8 	movw	r2, #11000	; 0x2af8
 8004422:	4293      	cmp	r3, r2
 8004424:	d905      	bls.n	8004432 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x36>
      configured_ = false;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800442c:	2200      	movs	r2, #0
 800442e:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
    if (mode_ != MODE_FIRST_FF)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004438:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800443c:	2b00      	cmp	r3, #0
 800443e:	d00e      	beq.n	800445e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
      if (c_time > last_msg_timeout_time)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004446:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800444a:	68fa      	ldr	r2, [r7, #12]
 800444c:	429a      	cmp	r2, r3
 800444e:	d906      	bls.n	800445e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
        mode_ = MODE_FIRST_FF;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004456:	461a      	mov	r2, r3
 8004458:	2300      	movs	r3, #0
 800445a:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
      if (spin_timeout_ > 0)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
 8004464:	2b00      	cmp	r3, #0
 8004466:	d014      	beq.n	8004492 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x96>
        if ((hardware_.time() - c_time) > spin_timeout_)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	3304      	adds	r3, #4
 800446c:	4618      	mov	r0, r3
 800446e:	f7fe ff05 	bl	800327c <_ZN13STM32Hardware4timeEv>
 8004472:	4602      	mov	r2, r0
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	1ad2      	subs	r2, r2, r3
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
 800447e:	429a      	cmp	r2, r3
 8004480:	bf8c      	ite	hi
 8004482:	2301      	movhi	r3, #1
 8004484:	2300      	movls	r3, #0
 8004486:	b2db      	uxtb	r3, r3
 8004488:	2b00      	cmp	r3, #0
 800448a:	d002      	beq.n	8004492 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x96>
          return SPIN_TIMEOUT;
 800448c:	f06f 0301 	mvn.w	r3, #1
 8004490:	e221      	b.n	80048d6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4da>
      int data = hardware_.read();
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	3304      	adds	r3, #4
 8004496:	4618      	mov	r0, r3
 8004498:	f7fe fe16 	bl	80030c8 <_ZN13STM32Hardware4readEv>
 800449c:	60b8      	str	r0, [r7, #8]
      if (data < 0)
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	f2c0 81fa 	blt.w	800489a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x49e>
      checksum_ += data;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80044ac:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	4413      	add	r3, r2
 80044b4:	687a      	ldr	r2, [r7, #4]
 80044b6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80044ba:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
      if (mode_ == MODE_MESSAGE)          /* message data being recieved */
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80044c4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80044c8:	2b07      	cmp	r3, #7
 80044ca:	d12b      	bne.n	8004524 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x128>
        message_in[index_++] = data;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80044d2:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 80044d6:	1c5a      	adds	r2, r3, #1
 80044d8:	6879      	ldr	r1, [r7, #4]
 80044da:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 80044de:	f8c1 20f8 	str.w	r2, [r1, #248]	; 0xf8
 80044e2:	68ba      	ldr	r2, [r7, #8]
 80044e4:	b2d1      	uxtb	r1, r2
 80044e6:	687a      	ldr	r2, [r7, #4]
 80044e8:	4413      	add	r3, r2
 80044ea:	460a      	mov	r2, r1
 80044ec:	f883 2824 	strb.w	r2, [r3, #2084]	; 0x824
        bytes_--;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80044f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80044fa:	3b01      	subs	r3, #1
 80044fc:	687a      	ldr	r2, [r7, #4]
 80044fe:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004502:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        if (bytes_ == 0)                 /* is message complete? if so, checksum */
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800450c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004510:	2b00      	cmp	r3, #0
 8004512:	d1a4      	bne.n	800445e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
          mode_ = MODE_MSG_CHECKSUM;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800451a:	461a      	mov	r2, r3
 800451c:	2308      	movs	r3, #8
 800451e:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8004522:	e79c      	b.n	800445e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
      else if (mode_ == MODE_FIRST_FF)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800452a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800452e:	2b00      	cmp	r3, #0
 8004530:	d130      	bne.n	8004594 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x198>
        if (data == 0xff)
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	2bff      	cmp	r3, #255	; 0xff
 8004536:	d112      	bne.n	800455e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x162>
          mode_++;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800453e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8004542:	3301      	adds	r3, #1
 8004544:	687a      	ldr	r2, [r7, #4]
 8004546:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800454a:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
          last_msg_timeout_time = c_time + SERIAL_MSG_TIMEOUT;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	3314      	adds	r3, #20
 8004552:	687a      	ldr	r2, [r7, #4]
 8004554:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004558:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
 800455c:	e77f      	b.n	800445e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
        else if (hardware_.time() - c_time > (SYNC_SECONDS * 1000))
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	3304      	adds	r3, #4
 8004562:	4618      	mov	r0, r3
 8004564:	f7fe fe8a 	bl	800327c <_ZN13STM32Hardware4timeEv>
 8004568:	4602      	mov	r2, r0
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	1ad3      	subs	r3, r2, r3
 800456e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004572:	4293      	cmp	r3, r2
 8004574:	bf8c      	ite	hi
 8004576:	2301      	movhi	r3, #1
 8004578:	2300      	movls	r3, #0
 800457a:	b2db      	uxtb	r3, r3
 800457c:	2b00      	cmp	r3, #0
 800457e:	f43f af6e 	beq.w	800445e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
          configured_ = false;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004588:	2200      	movs	r2, #0
 800458a:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
          return SPIN_TIMEOUT;
 800458e:	f06f 0301 	mvn.w	r3, #1
 8004592:	e1a0      	b.n	80048d6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4da>
      else if (mode_ == MODE_PROTOCOL_VER)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800459a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d121      	bne.n	80045e6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x1ea>
        if (data == PROTOCOL_VER)
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	2bfe      	cmp	r3, #254	; 0xfe
 80045a6:	d10b      	bne.n	80045c0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x1c4>
          mode_++;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80045ae:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80045b2:	3301      	adds	r3, #1
 80045b4:	687a      	ldr	r2, [r7, #4]
 80045b6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80045ba:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 80045be:	e74e      	b.n	800445e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
          mode_ = MODE_FIRST_FF;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80045c6:	461a      	mov	r2, r3
 80045c8:	2300      	movs	r3, #0
 80045ca:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
          if (configured_ == false)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80045d4:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
 80045d8:	2b00      	cmp	r3, #0
 80045da:	f47f af40 	bne.w	800445e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
            requestSyncTime();  /* send a msg back showing our protocol version */
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f000 f97d 	bl	80048de <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15requestSyncTimeEv>
 80045e4:	e73b      	b.n	800445e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
      else if (mode_ == MODE_SIZE_L)      /* bottom half of message size */
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80045ec:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80045f0:	2b02      	cmp	r3, #2
 80045f2:	d120      	bne.n	8004636 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x23a>
        bytes_ = data;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80045fa:	461a      	mov	r2, r3
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        index_ = 0;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004608:	461a      	mov	r2, r3
 800460a:	2300      	movs	r3, #0
 800460c:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8
        mode_++;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004616:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800461a:	3301      	adds	r3, #1
 800461c:	687a      	ldr	r2, [r7, #4]
 800461e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004622:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
        checksum_ = data;               /* first byte for calculating size checksum */
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800462c:	461a      	mov	r2, r3
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
 8004634:	e713      	b.n	800445e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
      else if (mode_ == MODE_SIZE_H)      /* top half of message size */
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800463c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8004640:	2b03      	cmp	r3, #3
 8004642:	d118      	bne.n	8004676 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x27a>
        bytes_ += data << 8;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800464a:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	021b      	lsls	r3, r3, #8
 8004652:	4413      	add	r3, r2
 8004654:	687a      	ldr	r2, [r7, #4]
 8004656:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800465a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        mode_++;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004664:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8004668:	3301      	adds	r3, #1
 800466a:	687a      	ldr	r2, [r7, #4]
 800466c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004670:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8004674:	e6f3      	b.n	800445e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
      else if (mode_ == MODE_SIZE_CHECKSUM)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800467c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8004680:	2b04      	cmp	r3, #4
 8004682:	d11f      	bne.n	80046c4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x2c8>
        if ((checksum_ % 256) == 255)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800468a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800468e:	425a      	negs	r2, r3
 8004690:	b2db      	uxtb	r3, r3
 8004692:	b2d2      	uxtb	r2, r2
 8004694:	bf58      	it	pl
 8004696:	4253      	negpl	r3, r2
 8004698:	2bff      	cmp	r3, #255	; 0xff
 800469a:	d10b      	bne.n	80046b4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x2b8>
          mode_++;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046a2:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80046a6:	3301      	adds	r3, #1
 80046a8:	687a      	ldr	r2, [r7, #4]
 80046aa:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80046ae:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 80046b2:	e6d4      	b.n	800445e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
          mode_ = MODE_FIRST_FF;          /* Abandon the frame if the msg len is wrong */
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046ba:	461a      	mov	r2, r3
 80046bc:	2300      	movs	r3, #0
 80046be:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 80046c2:	e6cc      	b.n	800445e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
      else if (mode_ == MODE_TOPIC_L)     /* bottom half of topic id */
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046ca:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80046ce:	2b05      	cmp	r3, #5
 80046d0:	d119      	bne.n	8004706 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x30a>
        topic_ = data;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046d8:	461a      	mov	r2, r3
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
        mode_++;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046e6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80046ea:	3301      	adds	r3, #1
 80046ec:	687a      	ldr	r2, [r7, #4]
 80046ee:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80046f2:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
        checksum_ = data;               /* first byte included in checksum */
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046fc:	461a      	mov	r2, r3
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
 8004704:	e6ab      	b.n	800445e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
      else if (mode_ == MODE_TOPIC_H)     /* top half of topic id */
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800470c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8004710:	2b06      	cmp	r3, #6
 8004712:	d123      	bne.n	800475c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x360>
        topic_ += data << 8;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800471a:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	021b      	lsls	r3, r3, #8
 8004722:	4413      	add	r3, r2
 8004724:	687a      	ldr	r2, [r7, #4]
 8004726:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800472a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
        mode_ = MODE_MESSAGE;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004734:	461a      	mov	r2, r3
 8004736:	2307      	movs	r3, #7
 8004738:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
        if (bytes_ == 0)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004742:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004746:	2b00      	cmp	r3, #0
 8004748:	f47f ae89 	bne.w	800445e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
          mode_ = MODE_MSG_CHECKSUM;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004752:	461a      	mov	r2, r3
 8004754:	2308      	movs	r3, #8
 8004756:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 800475a:	e680      	b.n	800445e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
      else if (mode_ == MODE_MSG_CHECKSUM)    /* do checksum */
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004762:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8004766:	2b08      	cmp	r3, #8
 8004768:	f47f ae79 	bne.w	800445e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
        mode_ = MODE_FIRST_FF;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004772:	461a      	mov	r2, r3
 8004774:	2300      	movs	r3, #0
 8004776:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
        if ((checksum_ % 256) == 255)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004780:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8004784:	425a      	negs	r2, r3
 8004786:	b2db      	uxtb	r3, r3
 8004788:	b2d2      	uxtb	r2, r2
 800478a:	bf58      	it	pl
 800478c:	4253      	negpl	r3, r2
 800478e:	2bff      	cmp	r3, #255	; 0xff
 8004790:	f47f ae65 	bne.w	800445e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
          if (topic_ == TopicInfo::ID_PUBLISHER)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800479a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d116      	bne.n	80047d0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x3d4>
            requestSyncTime();
 80047a2:	6878      	ldr	r0, [r7, #4]
 80047a4:	f000 f89b 	bl	80048de <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15requestSyncTimeEv>
            negotiateTopics();
 80047a8:	6878      	ldr	r0, [r7, #4]
 80047aa:	f000 f8b6 	bl	800491a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv>
            last_sync_time = c_time;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80047b4:	461a      	mov	r2, r3
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
            last_sync_receive_time = c_time;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80047c2:	461a      	mov	r2, r3
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
            return SPIN_ERR;
 80047ca:	f04f 33ff 	mov.w	r3, #4294967295
 80047ce:	e082      	b.n	80048d6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4da>
          else if (topic_ == TopicInfo::ID_TIME)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80047d6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80047da:	2b0a      	cmp	r3, #10
 80047dc:	d107      	bne.n	80047ee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x3f2>
            syncTime(message_in);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	f603 0324 	addw	r3, r3, #2084	; 0x824
 80047e4:	4619      	mov	r1, r3
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f000 f978 	bl	8004adc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8syncTimeEPh>
 80047ec:	e637      	b.n	800445e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
          else if (topic_ == TopicInfo::ID_PARAMETER_REQUEST)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80047f4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80047f8:	2b06      	cmp	r3, #6
 80047fa:	d111      	bne.n	8004820 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x424>
            req_param_resp.deserialize(message_in);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8004802:	3314      	adds	r3, #20
 8004804:	687a      	ldr	r2, [r7, #4]
 8004806:	f602 0224 	addw	r2, r2, #2084	; 0x824
 800480a:	4611      	mov	r1, r2
 800480c:	4618      	mov	r0, r3
 800480e:	f7fe fa4c 	bl	8002caa <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>
            param_received = true;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004818:	2201      	movs	r2, #1
 800481a:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
 800481e:	e61e      	b.n	800445e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
          else if (topic_ == TopicInfo::ID_TX_STOP)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004826:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800482a:	2b0b      	cmp	r3, #11
 800482c:	d106      	bne.n	800483c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x440>
            configured_ = false;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004834:	2200      	movs	r2, #0
 8004836:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
 800483a:	e610      	b.n	800445e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
            if (subscribers[topic_ - 100])
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004842:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004846:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8004850:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004854:	2b00      	cmp	r3, #0
 8004856:	f43f ae02 	beq.w	800445e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
              subscribers[topic_ - 100]->callback(message_in);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004860:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004864:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	f202 4222 	addw	r2, r2, #1058	; 0x422
 800486e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004878:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800487c:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8004886:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	687a      	ldr	r2, [r7, #4]
 8004890:	f602 0224 	addw	r2, r2, #2084	; 0x824
 8004894:	4611      	mov	r1, r2
 8004896:	4798      	blx	r3
    while (true)
 8004898:	e5e1      	b.n	800445e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
        break;
 800489a:	bf00      	nop
    if (configured_ && ((c_time - last_sync_time) > (SYNC_SECONDS * 500)))
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80048a2:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d014      	beq.n	80048d4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4d8>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80048b0:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 80048b4:	68fa      	ldr	r2, [r7, #12]
 80048b6:	1ad3      	subs	r3, r2, r3
 80048b8:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80048bc:	4293      	cmp	r3, r2
 80048be:	d909      	bls.n	80048d4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4d8>
      requestSyncTime();
 80048c0:	6878      	ldr	r0, [r7, #4]
 80048c2:	f000 f80c 	bl	80048de <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15requestSyncTimeEv>
      last_sync_time = c_time;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80048cc:	461a      	mov	r2, r3
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
    return SPIN_OK;
 80048d4:	2300      	movs	r3, #0
  }
 80048d6:	4618      	mov	r0, r3
 80048d8:	3710      	adds	r7, #16
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}

080048de <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15requestSyncTimeEv>:
  void requestSyncTime()
 80048de:	b580      	push	{r7, lr}
 80048e0:	b086      	sub	sp, #24
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	6078      	str	r0, [r7, #4]
    std_msgs::Time t;
 80048e6:	f107 030c 	add.w	r3, r7, #12
 80048ea:	4618      	mov	r0, r3
 80048ec:	f7fd fd3a 	bl	8002364 <_ZN8std_msgs4TimeC1Ev>
    publish(TopicInfo::ID_TIME, &t);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f107 020c 	add.w	r2, r7, #12
 80048fa:	210a      	movs	r1, #10
 80048fc:	6878      	ldr	r0, [r7, #4]
 80048fe:	4798      	blx	r3
    rt_time = hardware_.time();
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	3304      	adds	r3, #4
 8004904:	4618      	mov	r0, r3
 8004906:	f7fe fcb9 	bl	800327c <_ZN13STM32Hardware4timeEv>
 800490a:	4602      	mov	r2, r0
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814
  }
 8004912:	bf00      	nop
 8004914:	3718      	adds	r7, #24
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}

0800491a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv>:
    bool v = advertise(srv.pub);
    bool w = subscribe(srv);
    return v && w;
  }

  void negotiateTopics()
 800491a:	b590      	push	{r4, r7, lr}
 800491c:	b08b      	sub	sp, #44	; 0x2c
 800491e:	af00      	add	r7, sp, #0
 8004920:	6078      	str	r0, [r7, #4]
  {
    rosserial_msgs::TopicInfo ti;
 8004922:	f107 030c 	add.w	r3, r7, #12
 8004926:	4618      	mov	r0, r3
 8004928:	f7fd fe0c 	bl	8002544 <_ZN14rosserial_msgs9TopicInfoC1Ev>
    int i;
    for (i = 0; i < MAX_PUBLISHERS; i++)
 800492c:	2300      	movs	r3, #0
 800492e:	627b      	str	r3, [r7, #36]	; 0x24
 8004930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004932:	2b18      	cmp	r3, #24
 8004934:	dc63      	bgt.n	80049fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv+0xe4>
    {
      if (publishers[i] != 0) // non-empty slot
 8004936:	687a      	ldr	r2, [r7, #4]
 8004938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800493a:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	4413      	add	r3, r2
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d056      	beq.n	80049f6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv+0xdc>
      {
        ti.topic_id = publishers[i]->id_;
 8004948:	687a      	ldr	r2, [r7, #4]
 800494a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800494c:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004950:	009b      	lsls	r3, r3, #2
 8004952:	4413      	add	r3, r2
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	689b      	ldr	r3, [r3, #8]
 8004958:	b29b      	uxth	r3, r3
 800495a:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) publishers[i]->topic_;
 800495c:	687a      	ldr	r2, [r7, #4]
 800495e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004960:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004964:	009b      	lsls	r3, r3, #2
 8004966:	4413      	add	r3, r2
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) publishers[i]->msg_->getType();
 800496e:	687a      	ldr	r2, [r7, #4]
 8004970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004972:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004976:	009b      	lsls	r3, r3, #2
 8004978:	4413      	add	r3, r2
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	6859      	ldr	r1, [r3, #4]
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004982:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004986:	009b      	lsls	r3, r3, #2
 8004988:	4413      	add	r3, r2
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	3308      	adds	r3, #8
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4608      	mov	r0, r1
 8004996:	4798      	blx	r3
 8004998:	4603      	mov	r3, r0
 800499a:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 800499c:	687a      	ldr	r2, [r7, #4]
 800499e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049a0:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80049a4:	009b      	lsls	r3, r3, #2
 80049a6:	4413      	add	r3, r2
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	6859      	ldr	r1, [r3, #4]
 80049ac:	687a      	ldr	r2, [r7, #4]
 80049ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049b0:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80049b4:	009b      	lsls	r3, r3, #2
 80049b6:	4413      	add	r3, r2
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	330c      	adds	r3, #12
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4608      	mov	r0, r1
 80049c4:	4798      	blx	r3
 80049c6:	4603      	mov	r3, r0
 80049c8:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = OUTPUT_SIZE;
 80049ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80049ce:	623b      	str	r3, [r7, #32]
        publish(publishers[i]->getEndpointType(), &ti);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	681c      	ldr	r4, [r3, #0]
 80049d6:	687a      	ldr	r2, [r7, #4]
 80049d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049da:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80049de:	009b      	lsls	r3, r3, #2
 80049e0:	4413      	add	r3, r2
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	4618      	mov	r0, r3
 80049e6:	f7fe fb18 	bl	800301a <_ZN3ros9Publisher15getEndpointTypeEv>
 80049ea:	4601      	mov	r1, r0
 80049ec:	f107 030c 	add.w	r3, r7, #12
 80049f0:	461a      	mov	r2, r3
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	47a0      	blx	r4
    for (i = 0; i < MAX_PUBLISHERS; i++)
 80049f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049f8:	3301      	adds	r3, #1
 80049fa:	627b      	str	r3, [r7, #36]	; 0x24
 80049fc:	e798      	b.n	8004930 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv+0x16>
      }
    }
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 80049fe:	2300      	movs	r3, #0
 8004a00:	627b      	str	r3, [r7, #36]	; 0x24
 8004a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a04:	2b18      	cmp	r3, #24
 8004a06:	dc5f      	bgt.n	8004ac8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv+0x1ae>
    {
      if (subscribers[i] != 0) // non-empty slot
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a0c:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8004a10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d053      	beq.n	8004ac0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv+0x1a6>
      {
        ti.topic_id = subscribers[i]->id_;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a1c:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8004a20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	b29b      	uxth	r3, r3
 8004a28:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) subscribers[i]->topic_;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a2e:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8004a32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) subscribers[i]->getMsgType();
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a3e:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8004a42:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a4a:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8004a4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	3308      	adds	r3, #8
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4608      	mov	r0, r1
 8004a5a:	4798      	blx	r3
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) subscribers[i]->getMsgMD5();
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a64:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8004a68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a70:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8004a74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	330c      	adds	r3, #12
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4608      	mov	r0, r1
 8004a80:	4798      	blx	r3
 8004a82:	4603      	mov	r3, r0
 8004a84:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = INPUT_SIZE;
 8004a86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a8a:	623b      	str	r3, [r7, #32]
        publish(subscribers[i]->getEndpointType(), &ti);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	681c      	ldr	r4, [r3, #0]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a96:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8004a9a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004aa2:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8004aa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	3304      	adds	r3, #4
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4608      	mov	r0, r1
 8004ab2:	4798      	blx	r3
 8004ab4:	4601      	mov	r1, r0
 8004ab6:	f107 030c 	add.w	r3, r7, #12
 8004aba:	461a      	mov	r2, r3
 8004abc:	6878      	ldr	r0, [r7, #4]
 8004abe:	47a0      	blx	r4
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8004ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ac2:	3301      	adds	r3, #1
 8004ac4:	627b      	str	r3, [r7, #36]	; 0x24
 8004ac6:	e79c      	b.n	8004a02 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv+0xe8>
      }
    }
    configured_ = true;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004ace:	2201      	movs	r2, #1
 8004ad0:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
  }
 8004ad4:	bf00      	nop
 8004ad6:	372c      	adds	r7, #44	; 0x2c
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bd90      	pop	{r4, r7, pc}

08004adc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8syncTimeEPh>:
  void syncTime(uint8_t * data)
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b086      	sub	sp, #24
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
 8004ae4:	6039      	str	r1, [r7, #0]
    std_msgs::Time t;
 8004ae6:	f107 0308 	add.w	r3, r7, #8
 8004aea:	4618      	mov	r0, r3
 8004aec:	f7fd fc3a 	bl	8002364 <_ZN8std_msgs4TimeC1Ev>
    uint32_t offset = hardware_.time() - rt_time;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	3304      	adds	r3, #4
 8004af4:	4618      	mov	r0, r3
 8004af6:	f7fe fbc1 	bl	800327c <_ZN13STM32Hardware4timeEv>
 8004afa:	4602      	mov	r2, r0
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
 8004b02:	1ad3      	subs	r3, r2, r3
 8004b04:	617b      	str	r3, [r7, #20]
    t.deserialize(data);
 8004b06:	f107 0308 	add.w	r3, r7, #8
 8004b0a:	6839      	ldr	r1, [r7, #0]
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	f7fd fc99 	bl	8002444 <_ZN8std_msgs4Time11deserializeEPh>
    t.data.sec += offset / 1000;
 8004b12:	68fa      	ldr	r2, [r7, #12]
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	4916      	ldr	r1, [pc, #88]	; (8004b70 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8syncTimeEPh+0x94>)
 8004b18:	fba1 1303 	umull	r1, r3, r1, r3
 8004b1c:	099b      	lsrs	r3, r3, #6
 8004b1e:	4413      	add	r3, r2
 8004b20:	60fb      	str	r3, [r7, #12]
    t.data.nsec += (offset % 1000) * 1000000UL;
 8004b22:	6939      	ldr	r1, [r7, #16]
 8004b24:	697a      	ldr	r2, [r7, #20]
 8004b26:	4b12      	ldr	r3, [pc, #72]	; (8004b70 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8syncTimeEPh+0x94>)
 8004b28:	fba3 0302 	umull	r0, r3, r3, r2
 8004b2c:	099b      	lsrs	r3, r3, #6
 8004b2e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004b32:	fb00 f303 	mul.w	r3, r0, r3
 8004b36:	1ad3      	subs	r3, r2, r3
 8004b38:	4a0e      	ldr	r2, [pc, #56]	; (8004b74 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8syncTimeEPh+0x98>)
 8004b3a:	fb02 f303 	mul.w	r3, r2, r3
 8004b3e:	440b      	add	r3, r1
 8004b40:	613b      	str	r3, [r7, #16]
    this->setNow(t.data);
 8004b42:	f107 0308 	add.w	r3, r7, #8
 8004b46:	3304      	adds	r3, #4
 8004b48:	4619      	mov	r1, r3
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f000 f8aa 	bl	8004ca4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE6setNowERKNS_4TimeE>
    last_sync_receive_time = hardware_.time();
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	3304      	adds	r3, #4
 8004b54:	4618      	mov	r0, r3
 8004b56:	f7fe fb91 	bl	800327c <_ZN13STM32Hardware4timeEv>
 8004b5a:	4602      	mov	r2, r0
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b62:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  }
 8004b66:	bf00      	nop
 8004b68:	3718      	adds	r7, #24
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bd80      	pop	{r7, pc}
 8004b6e:	bf00      	nop
 8004b70:	10624dd3 	.word	0x10624dd3
 8004b74:	000f4240 	.word	0x000f4240

08004b78 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE>:

  virtual int publish(int id, const Msg * msg) override
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b088      	sub	sp, #32
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	60f8      	str	r0, [r7, #12]
 8004b80:	60b9      	str	r1, [r7, #8]
 8004b82:	607a      	str	r2, [r7, #4]
  {
    if (id >= 100 && !configured_)
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	2b63      	cmp	r3, #99	; 0x63
 8004b88:	dd0b      	ble.n	8004ba2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x2a>
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b90:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
 8004b94:	f083 0301 	eor.w	r3, r3, #1
 8004b98:	b2db      	uxtb	r3, r3
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d001      	beq.n	8004ba2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x2a>
      return 0;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	e079      	b.n	8004c96 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x11e>

    /* serialize message */
    int l = msg->serialize(message_out + 7);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	68fa      	ldr	r2, [r7, #12]
 8004baa:	f602 4224 	addw	r2, r2, #3108	; 0xc24
 8004bae:	3207      	adds	r2, #7
 8004bb0:	4611      	mov	r1, r2
 8004bb2:	6878      	ldr	r0, [r7, #4]
 8004bb4:	4798      	blx	r3
 8004bb6:	6178      	str	r0, [r7, #20]

    /* setup the header */
    message_out[0] = 0xff;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	22ff      	movs	r2, #255	; 0xff
 8004bbc:	f883 2c24 	strb.w	r2, [r3, #3108]	; 0xc24
    message_out[1] = PROTOCOL_VER;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	22fe      	movs	r2, #254	; 0xfe
 8004bc4:	f883 2c25 	strb.w	r2, [r3, #3109]	; 0xc25
    message_out[2] = (uint8_t)((uint16_t)l & 255);
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	b2da      	uxtb	r2, r3
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f883 2c26 	strb.w	r2, [r3, #3110]	; 0xc26
    message_out[3] = (uint8_t)((uint16_t)l >> 8);
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	b29b      	uxth	r3, r3
 8004bd6:	0a1b      	lsrs	r3, r3, #8
 8004bd8:	b29b      	uxth	r3, r3
 8004bda:	b2da      	uxtb	r2, r3
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	f883 2c27 	strb.w	r2, [r3, #3111]	; 0xc27
    message_out[4] = 255 - ((message_out[2] + message_out[3]) % 256);
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	f893 2c26 	ldrb.w	r2, [r3, #3110]	; 0xc26
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	f893 3c27 	ldrb.w	r3, [r3, #3111]	; 0xc27
 8004bee:	4413      	add	r3, r2
 8004bf0:	b2db      	uxtb	r3, r3
 8004bf2:	43db      	mvns	r3, r3
 8004bf4:	b2da      	uxtb	r2, r3
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	f883 2c28 	strb.w	r2, [r3, #3112]	; 0xc28
    message_out[5] = (uint8_t)((int16_t)id & 255);
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	b2da      	uxtb	r2, r3
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f883 2c29 	strb.w	r2, [r3, #3113]	; 0xc29
    message_out[6] = (uint8_t)((int16_t)id >> 8);
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	b21b      	sxth	r3, r3
 8004c0a:	121b      	asrs	r3, r3, #8
 8004c0c:	b21b      	sxth	r3, r3
 8004c0e:	b2da      	uxtb	r2, r3
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	f883 2c2a 	strb.w	r2, [r3, #3114]	; 0xc2a

    /* calculate checksum */
    int chk = 0;
 8004c16:	2300      	movs	r3, #0
 8004c18:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8004c1a:	2305      	movs	r3, #5
 8004c1c:	61bb      	str	r3, [r7, #24]
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	3306      	adds	r3, #6
 8004c22:	69ba      	ldr	r2, [r7, #24]
 8004c24:	429a      	cmp	r2, r3
 8004c26:	dc0d      	bgt.n	8004c44 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0xcc>
      chk += message_out[i];
 8004c28:	68fa      	ldr	r2, [r7, #12]
 8004c2a:	69bb      	ldr	r3, [r7, #24]
 8004c2c:	4413      	add	r3, r2
 8004c2e:	f603 4324 	addw	r3, r3, #3108	; 0xc24
 8004c32:	781b      	ldrb	r3, [r3, #0]
 8004c34:	461a      	mov	r2, r3
 8004c36:	69fb      	ldr	r3, [r7, #28]
 8004c38:	4413      	add	r3, r2
 8004c3a:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8004c3c:	69bb      	ldr	r3, [r7, #24]
 8004c3e:	3301      	adds	r3, #1
 8004c40:	61bb      	str	r3, [r7, #24]
 8004c42:	e7ec      	b.n	8004c1e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0xa6>
    l += 7;
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	3307      	adds	r3, #7
 8004c48:	617b      	str	r3, [r7, #20]
    message_out[l++] = 255 - (chk % 256);
 8004c4a:	69fb      	ldr	r3, [r7, #28]
 8004c4c:	425a      	negs	r2, r3
 8004c4e:	b2db      	uxtb	r3, r3
 8004c50:	b2d2      	uxtb	r2, r2
 8004c52:	bf58      	it	pl
 8004c54:	4253      	negpl	r3, r2
 8004c56:	b2da      	uxtb	r2, r3
 8004c58:	697b      	ldr	r3, [r7, #20]
 8004c5a:	1c59      	adds	r1, r3, #1
 8004c5c:	6179      	str	r1, [r7, #20]
 8004c5e:	43d2      	mvns	r2, r2
 8004c60:	b2d1      	uxtb	r1, r2
 8004c62:	68fa      	ldr	r2, [r7, #12]
 8004c64:	4413      	add	r3, r2
 8004c66:	460a      	mov	r2, r1
 8004c68:	f883 2c24 	strb.w	r2, [r3, #3108]	; 0xc24

    if (l <= OUTPUT_SIZE)
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c72:	dc0a      	bgt.n	8004c8a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x112>
    {
      hardware_.write(message_out, l);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	1d18      	adds	r0, r3, #4
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	f603 4324 	addw	r3, r3, #3108	; 0xc24
 8004c7e:	697a      	ldr	r2, [r7, #20]
 8004c80:	4619      	mov	r1, r3
 8004c82:	f7fe faad 	bl	80031e0 <_ZN13STM32Hardware5writeEPhi>
      return l;
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	e005      	b.n	8004c96 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x11e>
    }
    else
    {
      logerror("Message from device dropped: message larger than buffer.");
 8004c8a:	4905      	ldr	r1, [pc, #20]	; (8004ca0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x128>)
 8004c8c:	68f8      	ldr	r0, [r7, #12]
 8004c8e:	f000 f849 	bl	8004d24 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8logerrorEPKc>
      return -1;
 8004c92:	f04f 33ff 	mov.w	r3, #4294967295
    }
  }
 8004c96:	4618      	mov	r0, r3
 8004c98:	3720      	adds	r7, #32
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bd80      	pop	{r7, pc}
 8004c9e:	bf00      	nop
 8004ca0:	08011e0c 	.word	0x08011e0c

08004ca4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE6setNowERKNS_4TimeE>:
  void setNow(const Time & new_now)
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b084      	sub	sp, #16
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
 8004cac:	6039      	str	r1, [r7, #0]
    uint32_t ms = hardware_.time();
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	3304      	adds	r3, #4
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	f7fe fae2 	bl	800327c <_ZN13STM32Hardware4timeEv>
 8004cb8:	60f8      	str	r0, [r7, #12]
    sec_offset = new_now.sec - ms / 1000 - 1;
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	4915      	ldr	r1, [pc, #84]	; (8004d18 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE6setNowERKNS_4TimeE+0x74>)
 8004cc2:	fba1 1303 	umull	r1, r3, r1, r3
 8004cc6:	099b      	lsrs	r3, r3, #6
 8004cc8:	1ad3      	subs	r3, r2, r3
 8004cca:	1e5a      	subs	r2, r3, #1
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	f8c3 2818 	str.w	r2, [r3, #2072]	; 0x818
    nsec_offset = new_now.nsec - (ms % 1000) * 1000000UL + 1000000000UL;
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	6859      	ldr	r1, [r3, #4]
 8004cd6:	68fa      	ldr	r2, [r7, #12]
 8004cd8:	4b0f      	ldr	r3, [pc, #60]	; (8004d18 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE6setNowERKNS_4TimeE+0x74>)
 8004cda:	fba3 0302 	umull	r0, r3, r3, r2
 8004cde:	099b      	lsrs	r3, r3, #6
 8004ce0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004ce4:	fb00 f303 	mul.w	r3, r0, r3
 8004ce8:	1ad3      	subs	r3, r2, r3
 8004cea:	4a0c      	ldr	r2, [pc, #48]	; (8004d1c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE6setNowERKNS_4TimeE+0x78>)
 8004cec:	fb02 f303 	mul.w	r3, r2, r3
 8004cf0:	1aca      	subs	r2, r1, r3
 8004cf2:	4b0b      	ldr	r3, [pc, #44]	; (8004d20 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE6setNowERKNS_4TimeE+0x7c>)
 8004cf4:	4413      	add	r3, r2
 8004cf6:	687a      	ldr	r2, [r7, #4]
 8004cf8:	f8c2 381c 	str.w	r3, [r2, #2076]	; 0x81c
    normalizeSecNSec(sec_offset, nsec_offset);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	f603 0218 	addw	r2, r3, #2072	; 0x818
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	f603 031c 	addw	r3, r3, #2076	; 0x81c
 8004d08:	4619      	mov	r1, r3
 8004d0a:	4610      	mov	r0, r2
 8004d0c:	f000 fd0a 	bl	8005724 <_ZN3ros16normalizeSecNSecERmS0_>
  }
 8004d10:	bf00      	nop
 8004d12:	3710      	adds	r7, #16
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd80      	pop	{r7, pc}
 8004d18:	10624dd3 	.word	0x10624dd3
 8004d1c:	000f4240 	.word	0x000f4240
 8004d20:	3b9aca00 	.word	0x3b9aca00

08004d24 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8logerrorEPKc>:
  }
  void logwarn(const char *msg)
  {
    log(rosserial_msgs::Log::WARN, msg);
  }
  void logerror(const char*msg)
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b082      	sub	sp, #8
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
 8004d2c:	6039      	str	r1, [r7, #0]
  {
    log(rosserial_msgs::Log::ERROR, msg);
 8004d2e:	683a      	ldr	r2, [r7, #0]
 8004d30:	2103      	movs	r1, #3
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f000 f804 	bl	8004d40 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE3logEcPKc>
  }
 8004d38:	bf00      	nop
 8004d3a:	3708      	adds	r7, #8
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}

08004d40 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE3logEcPKc>:
  void log(char byte, const char * msg)
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b088      	sub	sp, #32
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	60f8      	str	r0, [r7, #12]
 8004d48:	460b      	mov	r3, r1
 8004d4a:	607a      	str	r2, [r7, #4]
 8004d4c:	72fb      	strb	r3, [r7, #11]
    rosserial_msgs::Log l;
 8004d4e:	f107 0314 	add.w	r3, r7, #20
 8004d52:	4618      	mov	r0, r3
 8004d54:	f7fd fdba 	bl	80028cc <_ZN14rosserial_msgs3LogC1Ev>
    l.level = byte;
 8004d58:	7afb      	ldrb	r3, [r7, #11]
 8004d5a:	763b      	strb	r3, [r7, #24]
    l.msg = (char*)msg;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	61fb      	str	r3, [r7, #28]
    publish(rosserial_msgs::TopicInfo::ID_LOG, &l);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f107 0214 	add.w	r2, r7, #20
 8004d6a:	2107      	movs	r1, #7
 8004d6c:	68f8      	ldr	r0, [r7, #12]
 8004d6e:	4798      	blx	r3
  }
 8004d70:	bf00      	nop
 8004d72:	3720      	adds	r7, #32
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}

08004d78 <_Z41__static_initialization_and_destruction_0ii>:
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b082      	sub	sp, #8
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
 8004d80:	6039      	str	r1, [r7, #0]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2b01      	cmp	r3, #1
 8004d86:	d116      	bne.n	8004db6 <_Z41__static_initialization_and_destruction_0ii+0x3e>
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d111      	bne.n	8004db6 <_Z41__static_initialization_and_destruction_0ii+0x3e>
ros::NodeHandle nh;
 8004d92:	480b      	ldr	r0, [pc, #44]	; (8004dc0 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 8004d94:	f7ff f8c4 	bl	8003f20 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev>
std_msgs::String str_msg;
 8004d98:	480a      	ldr	r0, [pc, #40]	; (8004dc4 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8004d9a:	f7fe ff91 	bl	8003cc0 <_ZN8std_msgs6StringC1Ev>
ros::Publisher chatter("chatter", &str_msg);
 8004d9e:	2300      	movs	r3, #0
 8004da0:	4a08      	ldr	r2, [pc, #32]	; (8004dc4 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8004da2:	4909      	ldr	r1, [pc, #36]	; (8004dc8 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8004da4:	4809      	ldr	r0, [pc, #36]	; (8004dcc <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8004da6:	f7fe f90d 	bl	8002fc4 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Subscriber<geometry_msgs::Twist> cmd_vel_sub("cmd_vel", commandVelocityCallback);
 8004daa:	2301      	movs	r3, #1
 8004dac:	4a08      	ldr	r2, [pc, #32]	; (8004dd0 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 8004dae:	4909      	ldr	r1, [pc, #36]	; (8004dd4 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8004db0:	4809      	ldr	r0, [pc, #36]	; (8004dd8 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 8004db2:	f7ff fa6f 	bl	8004294 <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvEC1EPKcPFvRKS2_Ei>
}
 8004db6:	bf00      	nop
 8004db8:	3708      	adds	r7, #8
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}
 8004dbe:	bf00      	nop
 8004dc0:	2000050c 	.word	0x2000050c
 8004dc4:	20001648 	.word	0x20001648
 8004dc8:	08011e48 	.word	0x08011e48
 8004dcc:	20001650 	.word	0x20001650
 8004dd0:	0800404d 	.word	0x0800404d
 8004dd4:	08011e50 	.word	0x08011e50
 8004dd8:	20001668 	.word	0x20001668

08004ddc <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvE8callbackEPh>:

  virtual void callback(unsigned char* data) override
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b082      	sub	sp, #8
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
 8004de4:	6039      	str	r1, [r7, #0]
  {
    msg.deserialize(data);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	3310      	adds	r3, #16
 8004dea:	6839      	ldr	r1, [r7, #0]
 8004dec:	4618      	mov	r0, r3
 8004dee:	f7ff f845 	bl	8003e7c <_ZN13geometry_msgs5Twist11deserializeEPh>
    this->cb_(msg);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004df6:	687a      	ldr	r2, [r7, #4]
 8004df8:	3210      	adds	r2, #16
 8004dfa:	4610      	mov	r0, r2
 8004dfc:	4798      	blx	r3
  }
 8004dfe:	bf00      	nop
 8004e00:	3708      	adds	r7, #8
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd80      	pop	{r7, pc}

08004e06 <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvE15getEndpointTypeEv>:
  }
  virtual const char * getMsgMD5() override
  {
    return this->msg.getMD5();
  }
  virtual int getEndpointType() override
 8004e06:	b480      	push	{r7}
 8004e08:	b083      	sub	sp, #12
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
  }
 8004e12:	4618      	mov	r0, r3
 8004e14:	370c      	adds	r7, #12
 8004e16:	46bd      	mov	sp, r7
 8004e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1c:	4770      	bx	lr

08004e1e <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvE10getMsgTypeEv>:
  virtual const char * getMsgType() override
 8004e1e:	b580      	push	{r7, lr}
 8004e20:	b082      	sub	sp, #8
 8004e22:	af00      	add	r7, sp, #0
 8004e24:	6078      	str	r0, [r7, #4]
    return this->msg.getType();
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	3310      	adds	r3, #16
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	f7ff f84c 	bl	8003ec8 <_ZN13geometry_msgs5Twist7getTypeEv>
 8004e30:	4603      	mov	r3, r0
  }
 8004e32:	4618      	mov	r0, r3
 8004e34:	3708      	adds	r7, #8
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}

08004e3a <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvE9getMsgMD5Ev>:
  virtual const char * getMsgMD5() override
 8004e3a:	b580      	push	{r7, lr}
 8004e3c:	b082      	sub	sp, #8
 8004e3e:	af00      	add	r7, sp, #0
 8004e40:	6078      	str	r0, [r7, #4]
    return this->msg.getMD5();
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	3310      	adds	r3, #16
 8004e46:	4618      	mov	r0, r3
 8004e48:	f7ff f84c 	bl	8003ee4 <_ZN13geometry_msgs5Twist6getMD5Ev>
 8004e4c:	4603      	mov	r3, r0
  }
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3708      	adds	r7, #8
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}

08004e56 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9connectedEv>:
  virtual bool connected() override
 8004e56:	b480      	push	{r7}
 8004e58:	b083      	sub	sp, #12
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	6078      	str	r0, [r7, #4]
    return configured_;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e64:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
  };
 8004e68:	4618      	mov	r0, r3
 8004e6a:	370c      	adds	r7, #12
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e72:	4770      	bx	lr

08004e74 <_GLOBAL__sub_I_nh>:
 8004e74:	b580      	push	{r7, lr}
 8004e76:	af00      	add	r7, sp, #0
 8004e78:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004e7c:	2001      	movs	r0, #1
 8004e7e:	f7ff ff7b 	bl	8004d78 <_Z41__static_initialization_and_destruction_0ii>
 8004e82:	bd80      	pop	{r7, pc}

08004e84 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b082      	sub	sp, #8
 8004e88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	607b      	str	r3, [r7, #4]
 8004e8e:	4b10      	ldr	r3, [pc, #64]	; (8004ed0 <HAL_MspInit+0x4c>)
 8004e90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e92:	4a0f      	ldr	r2, [pc, #60]	; (8004ed0 <HAL_MspInit+0x4c>)
 8004e94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e98:	6453      	str	r3, [r2, #68]	; 0x44
 8004e9a:	4b0d      	ldr	r3, [pc, #52]	; (8004ed0 <HAL_MspInit+0x4c>)
 8004e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ea2:	607b      	str	r3, [r7, #4]
 8004ea4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	603b      	str	r3, [r7, #0]
 8004eaa:	4b09      	ldr	r3, [pc, #36]	; (8004ed0 <HAL_MspInit+0x4c>)
 8004eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eae:	4a08      	ldr	r2, [pc, #32]	; (8004ed0 <HAL_MspInit+0x4c>)
 8004eb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004eb4:	6413      	str	r3, [r2, #64]	; 0x40
 8004eb6:	4b06      	ldr	r3, [pc, #24]	; (8004ed0 <HAL_MspInit+0x4c>)
 8004eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ebe:	603b      	str	r3, [r7, #0]
 8004ec0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004ec2:	2007      	movs	r0, #7
 8004ec4:	f000 fdea 	bl	8005a9c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004ec8:	bf00      	nop
 8004eca:	3708      	adds	r7, #8
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}
 8004ed0:	40023800 	.word	0x40023800

08004ed4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b08a      	sub	sp, #40	; 0x28
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004edc:	f107 0314 	add.w	r3, r7, #20
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	601a      	str	r2, [r3, #0]
 8004ee4:	605a      	str	r2, [r3, #4]
 8004ee6:	609a      	str	r2, [r3, #8]
 8004ee8:	60da      	str	r2, [r3, #12]
 8004eea:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a19      	ldr	r2, [pc, #100]	; (8004f58 <HAL_I2C_MspInit+0x84>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d12c      	bne.n	8004f50 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	613b      	str	r3, [r7, #16]
 8004efa:	4b18      	ldr	r3, [pc, #96]	; (8004f5c <HAL_I2C_MspInit+0x88>)
 8004efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004efe:	4a17      	ldr	r2, [pc, #92]	; (8004f5c <HAL_I2C_MspInit+0x88>)
 8004f00:	f043 0302 	orr.w	r3, r3, #2
 8004f04:	6313      	str	r3, [r2, #48]	; 0x30
 8004f06:	4b15      	ldr	r3, [pc, #84]	; (8004f5c <HAL_I2C_MspInit+0x88>)
 8004f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f0a:	f003 0302 	and.w	r3, r3, #2
 8004f0e:	613b      	str	r3, [r7, #16]
 8004f10:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8004f12:	f44f 7310 	mov.w	r3, #576	; 0x240
 8004f16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004f18:	2312      	movs	r3, #18
 8004f1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f20:	2300      	movs	r3, #0
 8004f22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004f24:	2304      	movs	r3, #4
 8004f26:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f28:	f107 0314 	add.w	r3, r7, #20
 8004f2c:	4619      	mov	r1, r3
 8004f2e:	480c      	ldr	r0, [pc, #48]	; (8004f60 <HAL_I2C_MspInit+0x8c>)
 8004f30:	f001 f9f8 	bl	8006324 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004f34:	2300      	movs	r3, #0
 8004f36:	60fb      	str	r3, [r7, #12]
 8004f38:	4b08      	ldr	r3, [pc, #32]	; (8004f5c <HAL_I2C_MspInit+0x88>)
 8004f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f3c:	4a07      	ldr	r2, [pc, #28]	; (8004f5c <HAL_I2C_MspInit+0x88>)
 8004f3e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004f42:	6413      	str	r3, [r2, #64]	; 0x40
 8004f44:	4b05      	ldr	r3, [pc, #20]	; (8004f5c <HAL_I2C_MspInit+0x88>)
 8004f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f4c:	60fb      	str	r3, [r7, #12]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004f50:	bf00      	nop
 8004f52:	3728      	adds	r7, #40	; 0x28
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd80      	pop	{r7, pc}
 8004f58:	40005400 	.word	0x40005400
 8004f5c:	40023800 	.word	0x40023800
 8004f60:	40020400 	.word	0x40020400

08004f64 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b08e      	sub	sp, #56	; 0x38
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004f70:	2200      	movs	r2, #0
 8004f72:	601a      	str	r2, [r3, #0]
 8004f74:	605a      	str	r2, [r3, #4]
 8004f76:	609a      	str	r2, [r3, #8]
 8004f78:	60da      	str	r2, [r3, #12]
 8004f7a:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a59      	ldr	r2, [pc, #356]	; (80050e8 <HAL_I2S_MspInit+0x184>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d15b      	bne.n	800503e <HAL_I2S_MspInit+0xda>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004f86:	2300      	movs	r3, #0
 8004f88:	623b      	str	r3, [r7, #32]
 8004f8a:	4b58      	ldr	r3, [pc, #352]	; (80050ec <HAL_I2S_MspInit+0x188>)
 8004f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f8e:	4a57      	ldr	r2, [pc, #348]	; (80050ec <HAL_I2S_MspInit+0x188>)
 8004f90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f94:	6413      	str	r3, [r2, #64]	; 0x40
 8004f96:	4b55      	ldr	r3, [pc, #340]	; (80050ec <HAL_I2S_MspInit+0x188>)
 8004f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f9e:	623b      	str	r3, [r7, #32]
 8004fa0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	61fb      	str	r3, [r7, #28]
 8004fa6:	4b51      	ldr	r3, [pc, #324]	; (80050ec <HAL_I2S_MspInit+0x188>)
 8004fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004faa:	4a50      	ldr	r2, [pc, #320]	; (80050ec <HAL_I2S_MspInit+0x188>)
 8004fac:	f043 0304 	orr.w	r3, r3, #4
 8004fb0:	6313      	str	r3, [r2, #48]	; 0x30
 8004fb2:	4b4e      	ldr	r3, [pc, #312]	; (80050ec <HAL_I2S_MspInit+0x188>)
 8004fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fb6:	f003 0304 	and.w	r3, r3, #4
 8004fba:	61fb      	str	r3, [r7, #28]
 8004fbc:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	61bb      	str	r3, [r7, #24]
 8004fc2:	4b4a      	ldr	r3, [pc, #296]	; (80050ec <HAL_I2S_MspInit+0x188>)
 8004fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fc6:	4a49      	ldr	r2, [pc, #292]	; (80050ec <HAL_I2S_MspInit+0x188>)
 8004fc8:	f043 0302 	orr.w	r3, r3, #2
 8004fcc:	6313      	str	r3, [r2, #48]	; 0x30
 8004fce:	4b47      	ldr	r3, [pc, #284]	; (80050ec <HAL_I2S_MspInit+0x188>)
 8004fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fd2:	f003 0302 	and.w	r3, r3, #2
 8004fd6:	61bb      	str	r3, [r7, #24]
 8004fd8:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> I2S2_ext_SD
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004fda:	2304      	movs	r3, #4
 8004fdc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fde:	2302      	movs	r3, #2
 8004fe0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 8004fea:	2306      	movs	r3, #6
 8004fec:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004fee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004ff2:	4619      	mov	r1, r3
 8004ff4:	483e      	ldr	r0, [pc, #248]	; (80050f0 <HAL_I2S_MspInit+0x18c>)
 8004ff6:	f001 f995 	bl	8006324 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8004ffa:	2308      	movs	r3, #8
 8004ffc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ffe:	2302      	movs	r3, #2
 8005000:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005002:	2300      	movs	r3, #0
 8005004:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005006:	2300      	movs	r3, #0
 8005008:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800500a:	2305      	movs	r3, #5
 800500c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800500e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005012:	4619      	mov	r1, r3
 8005014:	4836      	ldr	r0, [pc, #216]	; (80050f0 <HAL_I2S_MspInit+0x18c>)
 8005016:	f001 f985 	bl	8006324 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 800501a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800501e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005020:	2302      	movs	r3, #2
 8005022:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005024:	2300      	movs	r3, #0
 8005026:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005028:	2300      	movs	r3, #0
 800502a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800502c:	2305      	movs	r3, #5
 800502e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005030:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005034:	4619      	mov	r1, r3
 8005036:	482f      	ldr	r0, [pc, #188]	; (80050f4 <HAL_I2S_MspInit+0x190>)
 8005038:	f001 f974 	bl	8006324 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800503c:	e04f      	b.n	80050de <HAL_I2S_MspInit+0x17a>
  else if(hi2s->Instance==SPI3)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	4a2d      	ldr	r2, [pc, #180]	; (80050f8 <HAL_I2S_MspInit+0x194>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d14a      	bne.n	80050de <HAL_I2S_MspInit+0x17a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005048:	2300      	movs	r3, #0
 800504a:	617b      	str	r3, [r7, #20]
 800504c:	4b27      	ldr	r3, [pc, #156]	; (80050ec <HAL_I2S_MspInit+0x188>)
 800504e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005050:	4a26      	ldr	r2, [pc, #152]	; (80050ec <HAL_I2S_MspInit+0x188>)
 8005052:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005056:	6413      	str	r3, [r2, #64]	; 0x40
 8005058:	4b24      	ldr	r3, [pc, #144]	; (80050ec <HAL_I2S_MspInit+0x188>)
 800505a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800505c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005060:	617b      	str	r3, [r7, #20]
 8005062:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005064:	2300      	movs	r3, #0
 8005066:	613b      	str	r3, [r7, #16]
 8005068:	4b20      	ldr	r3, [pc, #128]	; (80050ec <HAL_I2S_MspInit+0x188>)
 800506a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800506c:	4a1f      	ldr	r2, [pc, #124]	; (80050ec <HAL_I2S_MspInit+0x188>)
 800506e:	f043 0301 	orr.w	r3, r3, #1
 8005072:	6313      	str	r3, [r2, #48]	; 0x30
 8005074:	4b1d      	ldr	r3, [pc, #116]	; (80050ec <HAL_I2S_MspInit+0x188>)
 8005076:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005078:	f003 0301 	and.w	r3, r3, #1
 800507c:	613b      	str	r3, [r7, #16]
 800507e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005080:	2300      	movs	r3, #0
 8005082:	60fb      	str	r3, [r7, #12]
 8005084:	4b19      	ldr	r3, [pc, #100]	; (80050ec <HAL_I2S_MspInit+0x188>)
 8005086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005088:	4a18      	ldr	r2, [pc, #96]	; (80050ec <HAL_I2S_MspInit+0x188>)
 800508a:	f043 0304 	orr.w	r3, r3, #4
 800508e:	6313      	str	r3, [r2, #48]	; 0x30
 8005090:	4b16      	ldr	r3, [pc, #88]	; (80050ec <HAL_I2S_MspInit+0x188>)
 8005092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005094:	f003 0304 	and.w	r3, r3, #4
 8005098:	60fb      	str	r3, [r7, #12]
 800509a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800509c:	2310      	movs	r3, #16
 800509e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050a0:	2302      	movs	r3, #2
 80050a2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050a4:	2300      	movs	r3, #0
 80050a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80050a8:	2300      	movs	r3, #0
 80050aa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80050ac:	2306      	movs	r3, #6
 80050ae:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80050b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80050b4:	4619      	mov	r1, r3
 80050b6:	4811      	ldr	r0, [pc, #68]	; (80050fc <HAL_I2S_MspInit+0x198>)
 80050b8:	f001 f934 	bl	8006324 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80050bc:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80050c0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050c2:	2302      	movs	r3, #2
 80050c4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050c6:	2300      	movs	r3, #0
 80050c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80050ca:	2300      	movs	r3, #0
 80050cc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80050ce:	2306      	movs	r3, #6
 80050d0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80050d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80050d6:	4619      	mov	r1, r3
 80050d8:	4805      	ldr	r0, [pc, #20]	; (80050f0 <HAL_I2S_MspInit+0x18c>)
 80050da:	f001 f923 	bl	8006324 <HAL_GPIO_Init>
}
 80050de:	bf00      	nop
 80050e0:	3738      	adds	r7, #56	; 0x38
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bd80      	pop	{r7, pc}
 80050e6:	bf00      	nop
 80050e8:	40003800 	.word	0x40003800
 80050ec:	40023800 	.word	0x40023800
 80050f0:	40020800 	.word	0x40020800
 80050f4:	40020400 	.word	0x40020400
 80050f8:	40003c00 	.word	0x40003c00
 80050fc:	40020000 	.word	0x40020000

08005100 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b08a      	sub	sp, #40	; 0x28
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005108:	f107 0314 	add.w	r3, r7, #20
 800510c:	2200      	movs	r2, #0
 800510e:	601a      	str	r2, [r3, #0]
 8005110:	605a      	str	r2, [r3, #4]
 8005112:	609a      	str	r2, [r3, #8]
 8005114:	60da      	str	r2, [r3, #12]
 8005116:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a19      	ldr	r2, [pc, #100]	; (8005184 <HAL_SPI_MspInit+0x84>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d12b      	bne.n	800517a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005122:	2300      	movs	r3, #0
 8005124:	613b      	str	r3, [r7, #16]
 8005126:	4b18      	ldr	r3, [pc, #96]	; (8005188 <HAL_SPI_MspInit+0x88>)
 8005128:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800512a:	4a17      	ldr	r2, [pc, #92]	; (8005188 <HAL_SPI_MspInit+0x88>)
 800512c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005130:	6453      	str	r3, [r2, #68]	; 0x44
 8005132:	4b15      	ldr	r3, [pc, #84]	; (8005188 <HAL_SPI_MspInit+0x88>)
 8005134:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005136:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800513a:	613b      	str	r3, [r7, #16]
 800513c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800513e:	2300      	movs	r3, #0
 8005140:	60fb      	str	r3, [r7, #12]
 8005142:	4b11      	ldr	r3, [pc, #68]	; (8005188 <HAL_SPI_MspInit+0x88>)
 8005144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005146:	4a10      	ldr	r2, [pc, #64]	; (8005188 <HAL_SPI_MspInit+0x88>)
 8005148:	f043 0301 	orr.w	r3, r3, #1
 800514c:	6313      	str	r3, [r2, #48]	; 0x30
 800514e:	4b0e      	ldr	r3, [pc, #56]	; (8005188 <HAL_SPI_MspInit+0x88>)
 8005150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005152:	f003 0301 	and.w	r3, r3, #1
 8005156:	60fb      	str	r3, [r7, #12]
 8005158:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800515a:	23e0      	movs	r3, #224	; 0xe0
 800515c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800515e:	2302      	movs	r3, #2
 8005160:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005162:	2300      	movs	r3, #0
 8005164:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005166:	2303      	movs	r3, #3
 8005168:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800516a:	2305      	movs	r3, #5
 800516c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800516e:	f107 0314 	add.w	r3, r7, #20
 8005172:	4619      	mov	r1, r3
 8005174:	4805      	ldr	r0, [pc, #20]	; (800518c <HAL_SPI_MspInit+0x8c>)
 8005176:	f001 f8d5 	bl	8006324 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800517a:	bf00      	nop
 800517c:	3728      	adds	r7, #40	; 0x28
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}
 8005182:	bf00      	nop
 8005184:	40013000 	.word	0x40013000
 8005188:	40023800 	.word	0x40023800
 800518c:	40020000 	.word	0x40020000

08005190 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b084      	sub	sp, #16
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051a0:	d116      	bne.n	80051d0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80051a2:	2300      	movs	r3, #0
 80051a4:	60fb      	str	r3, [r7, #12]
 80051a6:	4b1a      	ldr	r3, [pc, #104]	; (8005210 <HAL_TIM_Base_MspInit+0x80>)
 80051a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051aa:	4a19      	ldr	r2, [pc, #100]	; (8005210 <HAL_TIM_Base_MspInit+0x80>)
 80051ac:	f043 0301 	orr.w	r3, r3, #1
 80051b0:	6413      	str	r3, [r2, #64]	; 0x40
 80051b2:	4b17      	ldr	r3, [pc, #92]	; (8005210 <HAL_TIM_Base_MspInit+0x80>)
 80051b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051b6:	f003 0301 	and.w	r3, r3, #1
 80051ba:	60fb      	str	r3, [r7, #12]
 80051bc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 2);
 80051be:	2202      	movs	r2, #2
 80051c0:	2100      	movs	r1, #0
 80051c2:	201c      	movs	r0, #28
 80051c4:	f000 fc75 	bl	8005ab2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80051c8:	201c      	movs	r0, #28
 80051ca:	f000 fc8e 	bl	8005aea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80051ce:	e01a      	b.n	8005206 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM3)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a0f      	ldr	r2, [pc, #60]	; (8005214 <HAL_TIM_Base_MspInit+0x84>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d115      	bne.n	8005206 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80051da:	2300      	movs	r3, #0
 80051dc:	60bb      	str	r3, [r7, #8]
 80051de:	4b0c      	ldr	r3, [pc, #48]	; (8005210 <HAL_TIM_Base_MspInit+0x80>)
 80051e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e2:	4a0b      	ldr	r2, [pc, #44]	; (8005210 <HAL_TIM_Base_MspInit+0x80>)
 80051e4:	f043 0302 	orr.w	r3, r3, #2
 80051e8:	6413      	str	r3, [r2, #64]	; 0x40
 80051ea:	4b09      	ldr	r3, [pc, #36]	; (8005210 <HAL_TIM_Base_MspInit+0x80>)
 80051ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ee:	f003 0302 	and.w	r3, r3, #2
 80051f2:	60bb      	str	r3, [r7, #8]
 80051f4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 3);
 80051f6:	2203      	movs	r2, #3
 80051f8:	2100      	movs	r1, #0
 80051fa:	201d      	movs	r0, #29
 80051fc:	f000 fc59 	bl	8005ab2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005200:	201d      	movs	r0, #29
 8005202:	f000 fc72 	bl	8005aea <HAL_NVIC_EnableIRQ>
}
 8005206:	bf00      	nop
 8005208:	3710      	adds	r7, #16
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}
 800520e:	bf00      	nop
 8005210:	40023800 	.word	0x40023800
 8005214:	40000400 	.word	0x40000400

08005218 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b08a      	sub	sp, #40	; 0x28
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005220:	f107 0314 	add.w	r3, r7, #20
 8005224:	2200      	movs	r2, #0
 8005226:	601a      	str	r2, [r3, #0]
 8005228:	605a      	str	r2, [r3, #4]
 800522a:	609a      	str	r2, [r3, #8]
 800522c:	60da      	str	r2, [r3, #12]
 800522e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a21      	ldr	r2, [pc, #132]	; (80052bc <HAL_TIM_MspPostInit+0xa4>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d13b      	bne.n	80052b2 <HAL_TIM_MspPostInit+0x9a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800523a:	2300      	movs	r3, #0
 800523c:	613b      	str	r3, [r7, #16]
 800523e:	4b20      	ldr	r3, [pc, #128]	; (80052c0 <HAL_TIM_MspPostInit+0xa8>)
 8005240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005242:	4a1f      	ldr	r2, [pc, #124]	; (80052c0 <HAL_TIM_MspPostInit+0xa8>)
 8005244:	f043 0302 	orr.w	r3, r3, #2
 8005248:	6313      	str	r3, [r2, #48]	; 0x30
 800524a:	4b1d      	ldr	r3, [pc, #116]	; (80052c0 <HAL_TIM_MspPostInit+0xa8>)
 800524c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800524e:	f003 0302 	and.w	r3, r3, #2
 8005252:	613b      	str	r3, [r7, #16]
 8005254:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005256:	2300      	movs	r3, #0
 8005258:	60fb      	str	r3, [r7, #12]
 800525a:	4b19      	ldr	r3, [pc, #100]	; (80052c0 <HAL_TIM_MspPostInit+0xa8>)
 800525c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800525e:	4a18      	ldr	r2, [pc, #96]	; (80052c0 <HAL_TIM_MspPostInit+0xa8>)
 8005260:	f043 0304 	orr.w	r3, r3, #4
 8005264:	6313      	str	r3, [r2, #48]	; 0x30
 8005266:	4b16      	ldr	r3, [pc, #88]	; (80052c0 <HAL_TIM_MspPostInit+0xa8>)
 8005268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800526a:	f003 0304 	and.w	r3, r3, #4
 800526e:	60fb      	str	r3, [r7, #12]
 8005270:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005272:	2301      	movs	r3, #1
 8005274:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005276:	2302      	movs	r3, #2
 8005278:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800527a:	2300      	movs	r3, #0
 800527c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800527e:	2300      	movs	r3, #0
 8005280:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005282:	2302      	movs	r3, #2
 8005284:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005286:	f107 0314 	add.w	r3, r7, #20
 800528a:	4619      	mov	r1, r3
 800528c:	480d      	ldr	r0, [pc, #52]	; (80052c4 <HAL_TIM_MspPostInit+0xac>)
 800528e:	f001 f849 	bl	8006324 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8005292:	2340      	movs	r3, #64	; 0x40
 8005294:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005296:	2302      	movs	r3, #2
 8005298:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800529a:	2300      	movs	r3, #0
 800529c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800529e:	2300      	movs	r3, #0
 80052a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80052a2:	2302      	movs	r3, #2
 80052a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80052a6:	f107 0314 	add.w	r3, r7, #20
 80052aa:	4619      	mov	r1, r3
 80052ac:	4806      	ldr	r0, [pc, #24]	; (80052c8 <HAL_TIM_MspPostInit+0xb0>)
 80052ae:	f001 f839 	bl	8006324 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80052b2:	bf00      	nop
 80052b4:	3728      	adds	r7, #40	; 0x28
 80052b6:	46bd      	mov	sp, r7
 80052b8:	bd80      	pop	{r7, pc}
 80052ba:	bf00      	nop
 80052bc:	40000400 	.word	0x40000400
 80052c0:	40023800 	.word	0x40023800
 80052c4:	40020400 	.word	0x40020400
 80052c8:	40020800 	.word	0x40020800

080052cc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b08a      	sub	sp, #40	; 0x28
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052d4:	f107 0314 	add.w	r3, r7, #20
 80052d8:	2200      	movs	r2, #0
 80052da:	601a      	str	r2, [r3, #0]
 80052dc:	605a      	str	r2, [r3, #4]
 80052de:	609a      	str	r2, [r3, #8]
 80052e0:	60da      	str	r2, [r3, #12]
 80052e2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4a5b      	ldr	r2, [pc, #364]	; (8005458 <HAL_UART_MspInit+0x18c>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	f040 80af 	bne.w	800544e <HAL_UART_MspInit+0x182>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80052f0:	2300      	movs	r3, #0
 80052f2:	613b      	str	r3, [r7, #16]
 80052f4:	4b59      	ldr	r3, [pc, #356]	; (800545c <HAL_UART_MspInit+0x190>)
 80052f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052f8:	4a58      	ldr	r2, [pc, #352]	; (800545c <HAL_UART_MspInit+0x190>)
 80052fa:	f043 0310 	orr.w	r3, r3, #16
 80052fe:	6453      	str	r3, [r2, #68]	; 0x44
 8005300:	4b56      	ldr	r3, [pc, #344]	; (800545c <HAL_UART_MspInit+0x190>)
 8005302:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005304:	f003 0310 	and.w	r3, r3, #16
 8005308:	613b      	str	r3, [r7, #16]
 800530a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800530c:	2300      	movs	r3, #0
 800530e:	60fb      	str	r3, [r7, #12]
 8005310:	4b52      	ldr	r3, [pc, #328]	; (800545c <HAL_UART_MspInit+0x190>)
 8005312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005314:	4a51      	ldr	r2, [pc, #324]	; (800545c <HAL_UART_MspInit+0x190>)
 8005316:	f043 0301 	orr.w	r3, r3, #1
 800531a:	6313      	str	r3, [r2, #48]	; 0x30
 800531c:	4b4f      	ldr	r3, [pc, #316]	; (800545c <HAL_UART_MspInit+0x190>)
 800531e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005320:	f003 0301 	and.w	r3, r3, #1
 8005324:	60fb      	str	r3, [r7, #12]
 8005326:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005328:	2300      	movs	r3, #0
 800532a:	60bb      	str	r3, [r7, #8]
 800532c:	4b4b      	ldr	r3, [pc, #300]	; (800545c <HAL_UART_MspInit+0x190>)
 800532e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005330:	4a4a      	ldr	r2, [pc, #296]	; (800545c <HAL_UART_MspInit+0x190>)
 8005332:	f043 0302 	orr.w	r3, r3, #2
 8005336:	6313      	str	r3, [r2, #48]	; 0x30
 8005338:	4b48      	ldr	r3, [pc, #288]	; (800545c <HAL_UART_MspInit+0x190>)
 800533a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800533c:	f003 0302 	and.w	r3, r3, #2
 8005340:	60bb      	str	r3, [r7, #8]
 8005342:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA15     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8005344:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005348:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800534a:	2302      	movs	r3, #2
 800534c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800534e:	2300      	movs	r3, #0
 8005350:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005352:	2303      	movs	r3, #3
 8005354:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005356:	2307      	movs	r3, #7
 8005358:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800535a:	f107 0314 	add.w	r3, r7, #20
 800535e:	4619      	mov	r1, r3
 8005360:	483f      	ldr	r0, [pc, #252]	; (8005460 <HAL_UART_MspInit+0x194>)
 8005362:	f000 ffdf 	bl	8006324 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8005366:	2380      	movs	r3, #128	; 0x80
 8005368:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800536a:	2302      	movs	r3, #2
 800536c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800536e:	2300      	movs	r3, #0
 8005370:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005372:	2303      	movs	r3, #3
 8005374:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005376:	2307      	movs	r3, #7
 8005378:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800537a:	f107 0314 	add.w	r3, r7, #20
 800537e:	4619      	mov	r1, r3
 8005380:	4838      	ldr	r0, [pc, #224]	; (8005464 <HAL_UART_MspInit+0x198>)
 8005382:	f000 ffcf 	bl	8006324 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8005386:	4b38      	ldr	r3, [pc, #224]	; (8005468 <HAL_UART_MspInit+0x19c>)
 8005388:	4a38      	ldr	r2, [pc, #224]	; (800546c <HAL_UART_MspInit+0x1a0>)
 800538a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800538c:	4b36      	ldr	r3, [pc, #216]	; (8005468 <HAL_UART_MspInit+0x19c>)
 800538e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005392:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005394:	4b34      	ldr	r3, [pc, #208]	; (8005468 <HAL_UART_MspInit+0x19c>)
 8005396:	2200      	movs	r2, #0
 8005398:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800539a:	4b33      	ldr	r3, [pc, #204]	; (8005468 <HAL_UART_MspInit+0x19c>)
 800539c:	2200      	movs	r2, #0
 800539e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80053a0:	4b31      	ldr	r3, [pc, #196]	; (8005468 <HAL_UART_MspInit+0x19c>)
 80053a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80053a6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80053a8:	4b2f      	ldr	r3, [pc, #188]	; (8005468 <HAL_UART_MspInit+0x19c>)
 80053aa:	2200      	movs	r2, #0
 80053ac:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80053ae:	4b2e      	ldr	r3, [pc, #184]	; (8005468 <HAL_UART_MspInit+0x19c>)
 80053b0:	2200      	movs	r2, #0
 80053b2:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80053b4:	4b2c      	ldr	r3, [pc, #176]	; (8005468 <HAL_UART_MspInit+0x19c>)
 80053b6:	2200      	movs	r2, #0
 80053b8:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80053ba:	4b2b      	ldr	r3, [pc, #172]	; (8005468 <HAL_UART_MspInit+0x19c>)
 80053bc:	2200      	movs	r2, #0
 80053be:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80053c0:	4b29      	ldr	r3, [pc, #164]	; (8005468 <HAL_UART_MspInit+0x19c>)
 80053c2:	2200      	movs	r2, #0
 80053c4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80053c6:	4828      	ldr	r0, [pc, #160]	; (8005468 <HAL_UART_MspInit+0x19c>)
 80053c8:	f000 fbaa 	bl	8005b20 <HAL_DMA_Init>
 80053cc:	4603      	mov	r3, r0
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d001      	beq.n	80053d6 <HAL_UART_MspInit+0x10a>
    {
      Error_Handler();
 80053d2:	f7fc ff81 	bl	80022d8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	4a23      	ldr	r2, [pc, #140]	; (8005468 <HAL_UART_MspInit+0x19c>)
 80053da:	639a      	str	r2, [r3, #56]	; 0x38
 80053dc:	4a22      	ldr	r2, [pc, #136]	; (8005468 <HAL_UART_MspInit+0x19c>)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80053e2:	4b23      	ldr	r3, [pc, #140]	; (8005470 <HAL_UART_MspInit+0x1a4>)
 80053e4:	4a23      	ldr	r2, [pc, #140]	; (8005474 <HAL_UART_MspInit+0x1a8>)
 80053e6:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80053e8:	4b21      	ldr	r3, [pc, #132]	; (8005470 <HAL_UART_MspInit+0x1a4>)
 80053ea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80053ee:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80053f0:	4b1f      	ldr	r3, [pc, #124]	; (8005470 <HAL_UART_MspInit+0x1a4>)
 80053f2:	2240      	movs	r2, #64	; 0x40
 80053f4:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80053f6:	4b1e      	ldr	r3, [pc, #120]	; (8005470 <HAL_UART_MspInit+0x1a4>)
 80053f8:	2200      	movs	r2, #0
 80053fa:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80053fc:	4b1c      	ldr	r3, [pc, #112]	; (8005470 <HAL_UART_MspInit+0x1a4>)
 80053fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005402:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005404:	4b1a      	ldr	r3, [pc, #104]	; (8005470 <HAL_UART_MspInit+0x1a4>)
 8005406:	2200      	movs	r2, #0
 8005408:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800540a:	4b19      	ldr	r3, [pc, #100]	; (8005470 <HAL_UART_MspInit+0x1a4>)
 800540c:	2200      	movs	r2, #0
 800540e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8005410:	4b17      	ldr	r3, [pc, #92]	; (8005470 <HAL_UART_MspInit+0x1a4>)
 8005412:	2200      	movs	r2, #0
 8005414:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005416:	4b16      	ldr	r3, [pc, #88]	; (8005470 <HAL_UART_MspInit+0x1a4>)
 8005418:	2200      	movs	r2, #0
 800541a:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800541c:	4b14      	ldr	r3, [pc, #80]	; (8005470 <HAL_UART_MspInit+0x1a4>)
 800541e:	2200      	movs	r2, #0
 8005420:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8005422:	4813      	ldr	r0, [pc, #76]	; (8005470 <HAL_UART_MspInit+0x1a4>)
 8005424:	f000 fb7c 	bl	8005b20 <HAL_DMA_Init>
 8005428:	4603      	mov	r3, r0
 800542a:	2b00      	cmp	r3, #0
 800542c:	d001      	beq.n	8005432 <HAL_UART_MspInit+0x166>
    {
      Error_Handler();
 800542e:	f7fc ff53 	bl	80022d8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	4a0e      	ldr	r2, [pc, #56]	; (8005470 <HAL_UART_MspInit+0x1a4>)
 8005436:	635a      	str	r2, [r3, #52]	; 0x34
 8005438:	4a0d      	ldr	r2, [pc, #52]	; (8005470 <HAL_UART_MspInit+0x1a4>)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800543e:	2200      	movs	r2, #0
 8005440:	2100      	movs	r1, #0
 8005442:	2025      	movs	r0, #37	; 0x25
 8005444:	f000 fb35 	bl	8005ab2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005448:	2025      	movs	r0, #37	; 0x25
 800544a:	f000 fb4e 	bl	8005aea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800544e:	bf00      	nop
 8005450:	3728      	adds	r7, #40	; 0x28
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}
 8005456:	bf00      	nop
 8005458:	40011000 	.word	0x40011000
 800545c:	40023800 	.word	0x40023800
 8005460:	40020000 	.word	0x40020000
 8005464:	40020400 	.word	0x40020400
 8005468:	20000448 	.word	0x20000448
 800546c:	40026440 	.word	0x40026440
 8005470:	200004a8 	.word	0x200004a8
 8005474:	400264b8 	.word	0x400264b8

08005478 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005478:	b480      	push	{r7}
 800547a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800547c:	e7fe      	b.n	800547c <NMI_Handler+0x4>

0800547e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800547e:	b480      	push	{r7}
 8005480:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005482:	e7fe      	b.n	8005482 <HardFault_Handler+0x4>

08005484 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005484:	b480      	push	{r7}
 8005486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005488:	e7fe      	b.n	8005488 <MemManage_Handler+0x4>

0800548a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800548a:	b480      	push	{r7}
 800548c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800548e:	e7fe      	b.n	800548e <BusFault_Handler+0x4>

08005490 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005490:	b480      	push	{r7}
 8005492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005494:	e7fe      	b.n	8005494 <UsageFault_Handler+0x4>

08005496 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005496:	b480      	push	{r7}
 8005498:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800549a:	bf00      	nop
 800549c:	46bd      	mov	sp, r7
 800549e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a2:	4770      	bx	lr

080054a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80054a4:	b480      	push	{r7}
 80054a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80054a8:	bf00      	nop
 80054aa:	46bd      	mov	sp, r7
 80054ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b0:	4770      	bx	lr

080054b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80054b2:	b480      	push	{r7}
 80054b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80054b6:	bf00      	nop
 80054b8:	46bd      	mov	sp, r7
 80054ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054be:	4770      	bx	lr

080054c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80054c4:	f000 f9d6 	bl	8005874 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80054c8:	bf00      	nop
 80054ca:	bd80      	pop	{r7, pc}

080054cc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80054d0:	4802      	ldr	r0, [pc, #8]	; (80054dc <TIM2_IRQHandler+0x10>)
 80054d2:	f004 fb29 	bl	8009b28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80054d6:	bf00      	nop
 80054d8:	bd80      	pop	{r7, pc}
 80054da:	bf00      	nop
 80054dc:	20000374 	.word	0x20000374

080054e0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80054e4:	4802      	ldr	r0, [pc, #8]	; (80054f0 <TIM3_IRQHandler+0x10>)
 80054e6:	f004 fb1f 	bl	8009b28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80054ea:	bf00      	nop
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	bf00      	nop
 80054f0:	200003bc 	.word	0x200003bc

080054f4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80054f8:	4802      	ldr	r0, [pc, #8]	; (8005504 <USART1_IRQHandler+0x10>)
 80054fa:	f005 fa19 	bl	800a930 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80054fe:	bf00      	nop
 8005500:	bd80      	pop	{r7, pc}
 8005502:	bf00      	nop
 8005504:	20000404 	.word	0x20000404

08005508 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LEFT_ENCODER_A_Pin);
 800550c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8005510:	f001 f8d8 	bl	80066c4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LEFT_ENCODER_B_Pin);
 8005514:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005518:	f001 f8d4 	bl	80066c4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(RIGHT_ENCODER_A_Pin);
 800551c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8005520:	f001 f8d0 	bl	80066c4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(RIGHT_ENCODER_B_Pin);
 8005524:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005528:	f001 f8cc 	bl	80066c4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800552c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8005530:	f001 f8c8 	bl	80066c4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8005534:	bf00      	nop
 8005536:	bd80      	pop	{r7, pc}

08005538 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800553c:	4802      	ldr	r0, [pc, #8]	; (8005548 <DMA2_Stream2_IRQHandler+0x10>)
 800553e:	f000 fc87 	bl	8005e50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8005542:	bf00      	nop
 8005544:	bd80      	pop	{r7, pc}
 8005546:	bf00      	nop
 8005548:	20000448 	.word	0x20000448

0800554c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8005550:	4802      	ldr	r0, [pc, #8]	; (800555c <OTG_FS_IRQHandler+0x10>)
 8005552:	f001 fb39 	bl	8006bc8 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8005556:	bf00      	nop
 8005558:	bd80      	pop	{r7, pc}
 800555a:	bf00      	nop
 800555c:	20001b20 	.word	0x20001b20

08005560 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8005564:	4802      	ldr	r0, [pc, #8]	; (8005570 <DMA2_Stream7_IRQHandler+0x10>)
 8005566:	f000 fc73 	bl	8005e50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800556a:	bf00      	nop
 800556c:	bd80      	pop	{r7, pc}
 800556e:	bf00      	nop
 8005570:	200004a8 	.word	0x200004a8

08005574 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005574:	b480      	push	{r7}
 8005576:	af00      	add	r7, sp, #0
	return 1;
 8005578:	2301      	movs	r3, #1
}
 800557a:	4618      	mov	r0, r3
 800557c:	46bd      	mov	sp, r7
 800557e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005582:	4770      	bx	lr

08005584 <_kill>:

int _kill(int pid, int sig)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b082      	sub	sp, #8
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
 800558c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800558e:	f009 fdcd 	bl	800f12c <__errno>
 8005592:	4603      	mov	r3, r0
 8005594:	2216      	movs	r2, #22
 8005596:	601a      	str	r2, [r3, #0]
	return -1;
 8005598:	f04f 33ff 	mov.w	r3, #4294967295
}
 800559c:	4618      	mov	r0, r3
 800559e:	3708      	adds	r7, #8
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}

080055a4 <_exit>:

void _exit (int status)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b082      	sub	sp, #8
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80055ac:	f04f 31ff 	mov.w	r1, #4294967295
 80055b0:	6878      	ldr	r0, [r7, #4]
 80055b2:	f7ff ffe7 	bl	8005584 <_kill>
	while (1) {}		/* Make sure we hang here */
 80055b6:	e7fe      	b.n	80055b6 <_exit+0x12>

080055b8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b086      	sub	sp, #24
 80055bc:	af00      	add	r7, sp, #0
 80055be:	60f8      	str	r0, [r7, #12]
 80055c0:	60b9      	str	r1, [r7, #8]
 80055c2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80055c4:	2300      	movs	r3, #0
 80055c6:	617b      	str	r3, [r7, #20]
 80055c8:	e00a      	b.n	80055e0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80055ca:	f3af 8000 	nop.w
 80055ce:	4601      	mov	r1, r0
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	1c5a      	adds	r2, r3, #1
 80055d4:	60ba      	str	r2, [r7, #8]
 80055d6:	b2ca      	uxtb	r2, r1
 80055d8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80055da:	697b      	ldr	r3, [r7, #20]
 80055dc:	3301      	adds	r3, #1
 80055de:	617b      	str	r3, [r7, #20]
 80055e0:	697a      	ldr	r2, [r7, #20]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	429a      	cmp	r2, r3
 80055e6:	dbf0      	blt.n	80055ca <_read+0x12>
	}

return len;
 80055e8:	687b      	ldr	r3, [r7, #4]
}
 80055ea:	4618      	mov	r0, r3
 80055ec:	3718      	adds	r7, #24
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bd80      	pop	{r7, pc}

080055f2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80055f2:	b580      	push	{r7, lr}
 80055f4:	b086      	sub	sp, #24
 80055f6:	af00      	add	r7, sp, #0
 80055f8:	60f8      	str	r0, [r7, #12]
 80055fa:	60b9      	str	r1, [r7, #8]
 80055fc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80055fe:	2300      	movs	r3, #0
 8005600:	617b      	str	r3, [r7, #20]
 8005602:	e009      	b.n	8005618 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005604:	68bb      	ldr	r3, [r7, #8]
 8005606:	1c5a      	adds	r2, r3, #1
 8005608:	60ba      	str	r2, [r7, #8]
 800560a:	781b      	ldrb	r3, [r3, #0]
 800560c:	4618      	mov	r0, r3
 800560e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	3301      	adds	r3, #1
 8005616:	617b      	str	r3, [r7, #20]
 8005618:	697a      	ldr	r2, [r7, #20]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	429a      	cmp	r2, r3
 800561e:	dbf1      	blt.n	8005604 <_write+0x12>
	}
	return len;
 8005620:	687b      	ldr	r3, [r7, #4]
}
 8005622:	4618      	mov	r0, r3
 8005624:	3718      	adds	r7, #24
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}

0800562a <_close>:

int _close(int file)
{
 800562a:	b480      	push	{r7}
 800562c:	b083      	sub	sp, #12
 800562e:	af00      	add	r7, sp, #0
 8005630:	6078      	str	r0, [r7, #4]
	return -1;
 8005632:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005636:	4618      	mov	r0, r3
 8005638:	370c      	adds	r7, #12
 800563a:	46bd      	mov	sp, r7
 800563c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005640:	4770      	bx	lr

08005642 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005642:	b480      	push	{r7}
 8005644:	b083      	sub	sp, #12
 8005646:	af00      	add	r7, sp, #0
 8005648:	6078      	str	r0, [r7, #4]
 800564a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005652:	605a      	str	r2, [r3, #4]
	return 0;
 8005654:	2300      	movs	r3, #0
}
 8005656:	4618      	mov	r0, r3
 8005658:	370c      	adds	r7, #12
 800565a:	46bd      	mov	sp, r7
 800565c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005660:	4770      	bx	lr

08005662 <_isatty>:

int _isatty(int file)
{
 8005662:	b480      	push	{r7}
 8005664:	b083      	sub	sp, #12
 8005666:	af00      	add	r7, sp, #0
 8005668:	6078      	str	r0, [r7, #4]
	return 1;
 800566a:	2301      	movs	r3, #1
}
 800566c:	4618      	mov	r0, r3
 800566e:	370c      	adds	r7, #12
 8005670:	46bd      	mov	sp, r7
 8005672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005676:	4770      	bx	lr

08005678 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005678:	b480      	push	{r7}
 800567a:	b085      	sub	sp, #20
 800567c:	af00      	add	r7, sp, #0
 800567e:	60f8      	str	r0, [r7, #12]
 8005680:	60b9      	str	r1, [r7, #8]
 8005682:	607a      	str	r2, [r7, #4]
	return 0;
 8005684:	2300      	movs	r3, #0
}
 8005686:	4618      	mov	r0, r3
 8005688:	3714      	adds	r7, #20
 800568a:	46bd      	mov	sp, r7
 800568c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005690:	4770      	bx	lr
	...

08005694 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b086      	sub	sp, #24
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800569c:	4a14      	ldr	r2, [pc, #80]	; (80056f0 <_sbrk+0x5c>)
 800569e:	4b15      	ldr	r3, [pc, #84]	; (80056f4 <_sbrk+0x60>)
 80056a0:	1ad3      	subs	r3, r2, r3
 80056a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80056a8:	4b13      	ldr	r3, [pc, #76]	; (80056f8 <_sbrk+0x64>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d102      	bne.n	80056b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80056b0:	4b11      	ldr	r3, [pc, #68]	; (80056f8 <_sbrk+0x64>)
 80056b2:	4a12      	ldr	r2, [pc, #72]	; (80056fc <_sbrk+0x68>)
 80056b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80056b6:	4b10      	ldr	r3, [pc, #64]	; (80056f8 <_sbrk+0x64>)
 80056b8:	681a      	ldr	r2, [r3, #0]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	4413      	add	r3, r2
 80056be:	693a      	ldr	r2, [r7, #16]
 80056c0:	429a      	cmp	r2, r3
 80056c2:	d207      	bcs.n	80056d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80056c4:	f009 fd32 	bl	800f12c <__errno>
 80056c8:	4603      	mov	r3, r0
 80056ca:	220c      	movs	r2, #12
 80056cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80056ce:	f04f 33ff 	mov.w	r3, #4294967295
 80056d2:	e009      	b.n	80056e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80056d4:	4b08      	ldr	r3, [pc, #32]	; (80056f8 <_sbrk+0x64>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80056da:	4b07      	ldr	r3, [pc, #28]	; (80056f8 <_sbrk+0x64>)
 80056dc:	681a      	ldr	r2, [r3, #0]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	4413      	add	r3, r2
 80056e2:	4a05      	ldr	r2, [pc, #20]	; (80056f8 <_sbrk+0x64>)
 80056e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80056e6:	68fb      	ldr	r3, [r7, #12]
}
 80056e8:	4618      	mov	r0, r3
 80056ea:	3718      	adds	r7, #24
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bd80      	pop	{r7, pc}
 80056f0:	20020000 	.word	0x20020000
 80056f4:	00000400 	.word	0x00000400
 80056f8:	200016d8 	.word	0x200016d8
 80056fc:	20001e28 	.word	0x20001e28

08005700 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005700:	b480      	push	{r7}
 8005702:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005704:	4b06      	ldr	r3, [pc, #24]	; (8005720 <SystemInit+0x20>)
 8005706:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800570a:	4a05      	ldr	r2, [pc, #20]	; (8005720 <SystemInit+0x20>)
 800570c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005710:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005714:	bf00      	nop
 8005716:	46bd      	mov	sp, r7
 8005718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571c:	4770      	bx	lr
 800571e:	bf00      	nop
 8005720:	e000ed00 	.word	0xe000ed00

08005724 <_ZN3ros16normalizeSecNSecERmS0_>:
#include "ros/time.h"

namespace ros
{
void normalizeSecNSec(uint32_t& sec, uint32_t& nsec)
{
 8005724:	b480      	push	{r7}
 8005726:	b085      	sub	sp, #20
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
 800572c:	6039      	str	r1, [r7, #0]
  uint32_t nsec_part = nsec % 1000000000UL;
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	0a5a      	lsrs	r2, r3, #9
 8005734:	490f      	ldr	r1, [pc, #60]	; (8005774 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 8005736:	fba1 1202 	umull	r1, r2, r1, r2
 800573a:	09d2      	lsrs	r2, r2, #7
 800573c:	490e      	ldr	r1, [pc, #56]	; (8005778 <_ZN3ros16normalizeSecNSecERmS0_+0x54>)
 800573e:	fb01 f202 	mul.w	r2, r1, r2
 8005742:	1a9b      	subs	r3, r3, r2
 8005744:	60fb      	str	r3, [r7, #12]
  uint32_t sec_part = nsec / 1000000000UL;
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	0a5b      	lsrs	r3, r3, #9
 800574c:	4a09      	ldr	r2, [pc, #36]	; (8005774 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 800574e:	fba2 2303 	umull	r2, r3, r2, r3
 8005752:	09db      	lsrs	r3, r3, #7
 8005754:	60bb      	str	r3, [r7, #8]
  sec += sec_part;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681a      	ldr	r2, [r3, #0]
 800575a:	68bb      	ldr	r3, [r7, #8]
 800575c:	441a      	add	r2, r3
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	601a      	str	r2, [r3, #0]
  nsec = nsec_part;
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	68fa      	ldr	r2, [r7, #12]
 8005766:	601a      	str	r2, [r3, #0]
}
 8005768:	bf00      	nop
 800576a:	3714      	adds	r7, #20
 800576c:	46bd      	mov	sp, r7
 800576e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005772:	4770      	bx	lr
 8005774:	00044b83 	.word	0x00044b83
 8005778:	3b9aca00 	.word	0x3b9aca00

0800577c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800577c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80057b4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005780:	480d      	ldr	r0, [pc, #52]	; (80057b8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8005782:	490e      	ldr	r1, [pc, #56]	; (80057bc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8005784:	4a0e      	ldr	r2, [pc, #56]	; (80057c0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8005786:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005788:	e002      	b.n	8005790 <LoopCopyDataInit>

0800578a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800578a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800578c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800578e:	3304      	adds	r3, #4

08005790 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005790:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005792:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005794:	d3f9      	bcc.n	800578a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005796:	4a0b      	ldr	r2, [pc, #44]	; (80057c4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8005798:	4c0b      	ldr	r4, [pc, #44]	; (80057c8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800579a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800579c:	e001      	b.n	80057a2 <LoopFillZerobss>

0800579e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800579e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80057a0:	3204      	adds	r2, #4

080057a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80057a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80057a4:	d3fb      	bcc.n	800579e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80057a6:	f7ff ffab 	bl	8005700 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80057aa:	f009 fcc5 	bl	800f138 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80057ae:	f7fc f961 	bl	8001a74 <main>
  bx  lr    
 80057b2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80057b4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80057b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80057bc:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 80057c0:	080123a0 	.word	0x080123a0
  ldr r2, =_sbss
 80057c4:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 80057c8:	20001e24 	.word	0x20001e24

080057cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80057cc:	e7fe      	b.n	80057cc <ADC_IRQHandler>
	...

080057d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80057d4:	4b0e      	ldr	r3, [pc, #56]	; (8005810 <HAL_Init+0x40>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a0d      	ldr	r2, [pc, #52]	; (8005810 <HAL_Init+0x40>)
 80057da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80057de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80057e0:	4b0b      	ldr	r3, [pc, #44]	; (8005810 <HAL_Init+0x40>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a0a      	ldr	r2, [pc, #40]	; (8005810 <HAL_Init+0x40>)
 80057e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80057ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80057ec:	4b08      	ldr	r3, [pc, #32]	; (8005810 <HAL_Init+0x40>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a07      	ldr	r2, [pc, #28]	; (8005810 <HAL_Init+0x40>)
 80057f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80057f8:	2003      	movs	r0, #3
 80057fa:	f000 f94f 	bl	8005a9c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80057fe:	2000      	movs	r0, #0
 8005800:	f000 f808 	bl	8005814 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005804:	f7ff fb3e 	bl	8004e84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005808:	2300      	movs	r3, #0
}
 800580a:	4618      	mov	r0, r3
 800580c:	bd80      	pop	{r7, pc}
 800580e:	bf00      	nop
 8005810:	40023c00 	.word	0x40023c00

08005814 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b082      	sub	sp, #8
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800581c:	4b12      	ldr	r3, [pc, #72]	; (8005868 <HAL_InitTick+0x54>)
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	4b12      	ldr	r3, [pc, #72]	; (800586c <HAL_InitTick+0x58>)
 8005822:	781b      	ldrb	r3, [r3, #0]
 8005824:	4619      	mov	r1, r3
 8005826:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800582a:	fbb3 f3f1 	udiv	r3, r3, r1
 800582e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005832:	4618      	mov	r0, r3
 8005834:	f000 f967 	bl	8005b06 <HAL_SYSTICK_Config>
 8005838:	4603      	mov	r3, r0
 800583a:	2b00      	cmp	r3, #0
 800583c:	d001      	beq.n	8005842 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800583e:	2301      	movs	r3, #1
 8005840:	e00e      	b.n	8005860 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2b0f      	cmp	r3, #15
 8005846:	d80a      	bhi.n	800585e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005848:	2200      	movs	r2, #0
 800584a:	6879      	ldr	r1, [r7, #4]
 800584c:	f04f 30ff 	mov.w	r0, #4294967295
 8005850:	f000 f92f 	bl	8005ab2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005854:	4a06      	ldr	r2, [pc, #24]	; (8005870 <HAL_InitTick+0x5c>)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800585a:	2300      	movs	r3, #0
 800585c:	e000      	b.n	8005860 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800585e:	2301      	movs	r3, #1
}
 8005860:	4618      	mov	r0, r3
 8005862:	3708      	adds	r7, #8
 8005864:	46bd      	mov	sp, r7
 8005866:	bd80      	pop	{r7, pc}
 8005868:	20000010 	.word	0x20000010
 800586c:	20000018 	.word	0x20000018
 8005870:	20000014 	.word	0x20000014

08005874 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005874:	b480      	push	{r7}
 8005876:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005878:	4b06      	ldr	r3, [pc, #24]	; (8005894 <HAL_IncTick+0x20>)
 800587a:	781b      	ldrb	r3, [r3, #0]
 800587c:	461a      	mov	r2, r3
 800587e:	4b06      	ldr	r3, [pc, #24]	; (8005898 <HAL_IncTick+0x24>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4413      	add	r3, r2
 8005884:	4a04      	ldr	r2, [pc, #16]	; (8005898 <HAL_IncTick+0x24>)
 8005886:	6013      	str	r3, [r2, #0]
}
 8005888:	bf00      	nop
 800588a:	46bd      	mov	sp, r7
 800588c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005890:	4770      	bx	lr
 8005892:	bf00      	nop
 8005894:	20000018 	.word	0x20000018
 8005898:	20001744 	.word	0x20001744

0800589c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800589c:	b480      	push	{r7}
 800589e:	af00      	add	r7, sp, #0
  return uwTick;
 80058a0:	4b03      	ldr	r3, [pc, #12]	; (80058b0 <HAL_GetTick+0x14>)
 80058a2:	681b      	ldr	r3, [r3, #0]
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	46bd      	mov	sp, r7
 80058a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ac:	4770      	bx	lr
 80058ae:	bf00      	nop
 80058b0:	20001744 	.word	0x20001744

080058b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b084      	sub	sp, #16
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80058bc:	f7ff ffee 	bl	800589c <HAL_GetTick>
 80058c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058cc:	d005      	beq.n	80058da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80058ce:	4b0a      	ldr	r3, [pc, #40]	; (80058f8 <HAL_Delay+0x44>)
 80058d0:	781b      	ldrb	r3, [r3, #0]
 80058d2:	461a      	mov	r2, r3
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	4413      	add	r3, r2
 80058d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80058da:	bf00      	nop
 80058dc:	f7ff ffde 	bl	800589c <HAL_GetTick>
 80058e0:	4602      	mov	r2, r0
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	1ad3      	subs	r3, r2, r3
 80058e6:	68fa      	ldr	r2, [r7, #12]
 80058e8:	429a      	cmp	r2, r3
 80058ea:	d8f7      	bhi.n	80058dc <HAL_Delay+0x28>
  {
  }
}
 80058ec:	bf00      	nop
 80058ee:	bf00      	nop
 80058f0:	3710      	adds	r7, #16
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}
 80058f6:	bf00      	nop
 80058f8:	20000018 	.word	0x20000018

080058fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80058fc:	b480      	push	{r7}
 80058fe:	b085      	sub	sp, #20
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	f003 0307 	and.w	r3, r3, #7
 800590a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800590c:	4b0c      	ldr	r3, [pc, #48]	; (8005940 <__NVIC_SetPriorityGrouping+0x44>)
 800590e:	68db      	ldr	r3, [r3, #12]
 8005910:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005912:	68ba      	ldr	r2, [r7, #8]
 8005914:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005918:	4013      	ands	r3, r2
 800591a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005924:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005928:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800592c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800592e:	4a04      	ldr	r2, [pc, #16]	; (8005940 <__NVIC_SetPriorityGrouping+0x44>)
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	60d3      	str	r3, [r2, #12]
}
 8005934:	bf00      	nop
 8005936:	3714      	adds	r7, #20
 8005938:	46bd      	mov	sp, r7
 800593a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593e:	4770      	bx	lr
 8005940:	e000ed00 	.word	0xe000ed00

08005944 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005944:	b480      	push	{r7}
 8005946:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005948:	4b04      	ldr	r3, [pc, #16]	; (800595c <__NVIC_GetPriorityGrouping+0x18>)
 800594a:	68db      	ldr	r3, [r3, #12]
 800594c:	0a1b      	lsrs	r3, r3, #8
 800594e:	f003 0307 	and.w	r3, r3, #7
}
 8005952:	4618      	mov	r0, r3
 8005954:	46bd      	mov	sp, r7
 8005956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595a:	4770      	bx	lr
 800595c:	e000ed00 	.word	0xe000ed00

08005960 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005960:	b480      	push	{r7}
 8005962:	b083      	sub	sp, #12
 8005964:	af00      	add	r7, sp, #0
 8005966:	4603      	mov	r3, r0
 8005968:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800596a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800596e:	2b00      	cmp	r3, #0
 8005970:	db0b      	blt.n	800598a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005972:	79fb      	ldrb	r3, [r7, #7]
 8005974:	f003 021f 	and.w	r2, r3, #31
 8005978:	4907      	ldr	r1, [pc, #28]	; (8005998 <__NVIC_EnableIRQ+0x38>)
 800597a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800597e:	095b      	lsrs	r3, r3, #5
 8005980:	2001      	movs	r0, #1
 8005982:	fa00 f202 	lsl.w	r2, r0, r2
 8005986:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800598a:	bf00      	nop
 800598c:	370c      	adds	r7, #12
 800598e:	46bd      	mov	sp, r7
 8005990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005994:	4770      	bx	lr
 8005996:	bf00      	nop
 8005998:	e000e100 	.word	0xe000e100

0800599c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800599c:	b480      	push	{r7}
 800599e:	b083      	sub	sp, #12
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	4603      	mov	r3, r0
 80059a4:	6039      	str	r1, [r7, #0]
 80059a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80059a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	db0a      	blt.n	80059c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	b2da      	uxtb	r2, r3
 80059b4:	490c      	ldr	r1, [pc, #48]	; (80059e8 <__NVIC_SetPriority+0x4c>)
 80059b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059ba:	0112      	lsls	r2, r2, #4
 80059bc:	b2d2      	uxtb	r2, r2
 80059be:	440b      	add	r3, r1
 80059c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80059c4:	e00a      	b.n	80059dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	b2da      	uxtb	r2, r3
 80059ca:	4908      	ldr	r1, [pc, #32]	; (80059ec <__NVIC_SetPriority+0x50>)
 80059cc:	79fb      	ldrb	r3, [r7, #7]
 80059ce:	f003 030f 	and.w	r3, r3, #15
 80059d2:	3b04      	subs	r3, #4
 80059d4:	0112      	lsls	r2, r2, #4
 80059d6:	b2d2      	uxtb	r2, r2
 80059d8:	440b      	add	r3, r1
 80059da:	761a      	strb	r2, [r3, #24]
}
 80059dc:	bf00      	nop
 80059de:	370c      	adds	r7, #12
 80059e0:	46bd      	mov	sp, r7
 80059e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e6:	4770      	bx	lr
 80059e8:	e000e100 	.word	0xe000e100
 80059ec:	e000ed00 	.word	0xe000ed00

080059f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b089      	sub	sp, #36	; 0x24
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	60f8      	str	r0, [r7, #12]
 80059f8:	60b9      	str	r1, [r7, #8]
 80059fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	f003 0307 	and.w	r3, r3, #7
 8005a02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005a04:	69fb      	ldr	r3, [r7, #28]
 8005a06:	f1c3 0307 	rsb	r3, r3, #7
 8005a0a:	2b04      	cmp	r3, #4
 8005a0c:	bf28      	it	cs
 8005a0e:	2304      	movcs	r3, #4
 8005a10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005a12:	69fb      	ldr	r3, [r7, #28]
 8005a14:	3304      	adds	r3, #4
 8005a16:	2b06      	cmp	r3, #6
 8005a18:	d902      	bls.n	8005a20 <NVIC_EncodePriority+0x30>
 8005a1a:	69fb      	ldr	r3, [r7, #28]
 8005a1c:	3b03      	subs	r3, #3
 8005a1e:	e000      	b.n	8005a22 <NVIC_EncodePriority+0x32>
 8005a20:	2300      	movs	r3, #0
 8005a22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005a24:	f04f 32ff 	mov.w	r2, #4294967295
 8005a28:	69bb      	ldr	r3, [r7, #24]
 8005a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a2e:	43da      	mvns	r2, r3
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	401a      	ands	r2, r3
 8005a34:	697b      	ldr	r3, [r7, #20]
 8005a36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005a38:	f04f 31ff 	mov.w	r1, #4294967295
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	fa01 f303 	lsl.w	r3, r1, r3
 8005a42:	43d9      	mvns	r1, r3
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005a48:	4313      	orrs	r3, r2
         );
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3724      	adds	r7, #36	; 0x24
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a54:	4770      	bx	lr
	...

08005a58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b082      	sub	sp, #8
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	3b01      	subs	r3, #1
 8005a64:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005a68:	d301      	bcc.n	8005a6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	e00f      	b.n	8005a8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005a6e:	4a0a      	ldr	r2, [pc, #40]	; (8005a98 <SysTick_Config+0x40>)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	3b01      	subs	r3, #1
 8005a74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005a76:	210f      	movs	r1, #15
 8005a78:	f04f 30ff 	mov.w	r0, #4294967295
 8005a7c:	f7ff ff8e 	bl	800599c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005a80:	4b05      	ldr	r3, [pc, #20]	; (8005a98 <SysTick_Config+0x40>)
 8005a82:	2200      	movs	r2, #0
 8005a84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005a86:	4b04      	ldr	r3, [pc, #16]	; (8005a98 <SysTick_Config+0x40>)
 8005a88:	2207      	movs	r2, #7
 8005a8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005a8c:	2300      	movs	r3, #0
}
 8005a8e:	4618      	mov	r0, r3
 8005a90:	3708      	adds	r7, #8
 8005a92:	46bd      	mov	sp, r7
 8005a94:	bd80      	pop	{r7, pc}
 8005a96:	bf00      	nop
 8005a98:	e000e010 	.word	0xe000e010

08005a9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b082      	sub	sp, #8
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	f7ff ff29 	bl	80058fc <__NVIC_SetPriorityGrouping>
}
 8005aaa:	bf00      	nop
 8005aac:	3708      	adds	r7, #8
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd80      	pop	{r7, pc}

08005ab2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005ab2:	b580      	push	{r7, lr}
 8005ab4:	b086      	sub	sp, #24
 8005ab6:	af00      	add	r7, sp, #0
 8005ab8:	4603      	mov	r3, r0
 8005aba:	60b9      	str	r1, [r7, #8]
 8005abc:	607a      	str	r2, [r7, #4]
 8005abe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005ac4:	f7ff ff3e 	bl	8005944 <__NVIC_GetPriorityGrouping>
 8005ac8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005aca:	687a      	ldr	r2, [r7, #4]
 8005acc:	68b9      	ldr	r1, [r7, #8]
 8005ace:	6978      	ldr	r0, [r7, #20]
 8005ad0:	f7ff ff8e 	bl	80059f0 <NVIC_EncodePriority>
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005ada:	4611      	mov	r1, r2
 8005adc:	4618      	mov	r0, r3
 8005ade:	f7ff ff5d 	bl	800599c <__NVIC_SetPriority>
}
 8005ae2:	bf00      	nop
 8005ae4:	3718      	adds	r7, #24
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	bd80      	pop	{r7, pc}

08005aea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005aea:	b580      	push	{r7, lr}
 8005aec:	b082      	sub	sp, #8
 8005aee:	af00      	add	r7, sp, #0
 8005af0:	4603      	mov	r3, r0
 8005af2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005af4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005af8:	4618      	mov	r0, r3
 8005afa:	f7ff ff31 	bl	8005960 <__NVIC_EnableIRQ>
}
 8005afe:	bf00      	nop
 8005b00:	3708      	adds	r7, #8
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}

08005b06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005b06:	b580      	push	{r7, lr}
 8005b08:	b082      	sub	sp, #8
 8005b0a:	af00      	add	r7, sp, #0
 8005b0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005b0e:	6878      	ldr	r0, [r7, #4]
 8005b10:	f7ff ffa2 	bl	8005a58 <SysTick_Config>
 8005b14:	4603      	mov	r3, r0
}
 8005b16:	4618      	mov	r0, r3
 8005b18:	3708      	adds	r7, #8
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bd80      	pop	{r7, pc}
	...

08005b20 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b086      	sub	sp, #24
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005b28:	2300      	movs	r3, #0
 8005b2a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005b2c:	f7ff feb6 	bl	800589c <HAL_GetTick>
 8005b30:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d101      	bne.n	8005b3c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	e099      	b.n	8005c70 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2202      	movs	r2, #2
 8005b40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2200      	movs	r2, #0
 8005b48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	681a      	ldr	r2, [r3, #0]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f022 0201 	bic.w	r2, r2, #1
 8005b5a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005b5c:	e00f      	b.n	8005b7e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005b5e:	f7ff fe9d 	bl	800589c <HAL_GetTick>
 8005b62:	4602      	mov	r2, r0
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	1ad3      	subs	r3, r2, r3
 8005b68:	2b05      	cmp	r3, #5
 8005b6a:	d908      	bls.n	8005b7e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2220      	movs	r2, #32
 8005b70:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2203      	movs	r2, #3
 8005b76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005b7a:	2303      	movs	r3, #3
 8005b7c:	e078      	b.n	8005c70 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f003 0301 	and.w	r3, r3, #1
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d1e8      	bne.n	8005b5e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005b94:	697a      	ldr	r2, [r7, #20]
 8005b96:	4b38      	ldr	r3, [pc, #224]	; (8005c78 <HAL_DMA_Init+0x158>)
 8005b98:	4013      	ands	r3, r2
 8005b9a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	685a      	ldr	r2, [r3, #4]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	689b      	ldr	r3, [r3, #8]
 8005ba4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005baa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	691b      	ldr	r3, [r3, #16]
 8005bb0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005bb6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	699b      	ldr	r3, [r3, #24]
 8005bbc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005bc2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6a1b      	ldr	r3, [r3, #32]
 8005bc8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005bca:	697a      	ldr	r2, [r7, #20]
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bd4:	2b04      	cmp	r3, #4
 8005bd6:	d107      	bne.n	8005be8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005be0:	4313      	orrs	r3, r2
 8005be2:	697a      	ldr	r2, [r7, #20]
 8005be4:	4313      	orrs	r3, r2
 8005be6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	697a      	ldr	r2, [r7, #20]
 8005bee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	695b      	ldr	r3, [r3, #20]
 8005bf6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	f023 0307 	bic.w	r3, r3, #7
 8005bfe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c04:	697a      	ldr	r2, [r7, #20]
 8005c06:	4313      	orrs	r3, r2
 8005c08:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c0e:	2b04      	cmp	r3, #4
 8005c10:	d117      	bne.n	8005c42 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c16:	697a      	ldr	r2, [r7, #20]
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d00e      	beq.n	8005c42 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005c24:	6878      	ldr	r0, [r7, #4]
 8005c26:	f000 fb01 	bl	800622c <DMA_CheckFifoParam>
 8005c2a:	4603      	mov	r3, r0
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d008      	beq.n	8005c42 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2240      	movs	r2, #64	; 0x40
 8005c34:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2201      	movs	r2, #1
 8005c3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005c3e:	2301      	movs	r3, #1
 8005c40:	e016      	b.n	8005c70 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	697a      	ldr	r2, [r7, #20]
 8005c48:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f000 fab8 	bl	80061c0 <DMA_CalcBaseAndBitshift>
 8005c50:	4603      	mov	r3, r0
 8005c52:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c58:	223f      	movs	r2, #63	; 0x3f
 8005c5a:	409a      	lsls	r2, r3
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2200      	movs	r2, #0
 8005c64:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2201      	movs	r2, #1
 8005c6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005c6e:	2300      	movs	r3, #0
}
 8005c70:	4618      	mov	r0, r3
 8005c72:	3718      	adds	r7, #24
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}
 8005c78:	f010803f 	.word	0xf010803f

08005c7c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b086      	sub	sp, #24
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	60f8      	str	r0, [r7, #12]
 8005c84:	60b9      	str	r1, [r7, #8]
 8005c86:	607a      	str	r2, [r7, #4]
 8005c88:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c92:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005c9a:	2b01      	cmp	r3, #1
 8005c9c:	d101      	bne.n	8005ca2 <HAL_DMA_Start_IT+0x26>
 8005c9e:	2302      	movs	r3, #2
 8005ca0:	e040      	b.n	8005d24 <HAL_DMA_Start_IT+0xa8>
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	2201      	movs	r2, #1
 8005ca6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005cb0:	b2db      	uxtb	r3, r3
 8005cb2:	2b01      	cmp	r3, #1
 8005cb4:	d12f      	bne.n	8005d16 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2202      	movs	r2, #2
 8005cba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	687a      	ldr	r2, [r7, #4]
 8005cc8:	68b9      	ldr	r1, [r7, #8]
 8005cca:	68f8      	ldr	r0, [r7, #12]
 8005ccc:	f000 fa4a 	bl	8006164 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cd4:	223f      	movs	r2, #63	; 0x3f
 8005cd6:	409a      	lsls	r2, r3
 8005cd8:	693b      	ldr	r3, [r7, #16]
 8005cda:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	681a      	ldr	r2, [r3, #0]
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f042 0216 	orr.w	r2, r2, #22
 8005cea:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d007      	beq.n	8005d04 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	681a      	ldr	r2, [r3, #0]
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f042 0208 	orr.w	r2, r2, #8
 8005d02:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f042 0201 	orr.w	r2, r2, #1
 8005d12:	601a      	str	r2, [r3, #0]
 8005d14:	e005      	b.n	8005d22 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	2200      	movs	r2, #0
 8005d1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005d1e:	2302      	movs	r3, #2
 8005d20:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005d22:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d24:	4618      	mov	r0, r3
 8005d26:	3718      	adds	r7, #24
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	bd80      	pop	{r7, pc}

08005d2c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b084      	sub	sp, #16
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d38:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005d3a:	f7ff fdaf 	bl	800589c <HAL_GetTick>
 8005d3e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005d46:	b2db      	uxtb	r3, r3
 8005d48:	2b02      	cmp	r3, #2
 8005d4a:	d008      	beq.n	8005d5e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2280      	movs	r2, #128	; 0x80
 8005d50:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2200      	movs	r2, #0
 8005d56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	e052      	b.n	8005e04 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	681a      	ldr	r2, [r3, #0]
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f022 0216 	bic.w	r2, r2, #22
 8005d6c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	695a      	ldr	r2, [r3, #20]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005d7c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d103      	bne.n	8005d8e <HAL_DMA_Abort+0x62>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d007      	beq.n	8005d9e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	681a      	ldr	r2, [r3, #0]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f022 0208 	bic.w	r2, r2, #8
 8005d9c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	681a      	ldr	r2, [r3, #0]
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f022 0201 	bic.w	r2, r2, #1
 8005dac:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005dae:	e013      	b.n	8005dd8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005db0:	f7ff fd74 	bl	800589c <HAL_GetTick>
 8005db4:	4602      	mov	r2, r0
 8005db6:	68bb      	ldr	r3, [r7, #8]
 8005db8:	1ad3      	subs	r3, r2, r3
 8005dba:	2b05      	cmp	r3, #5
 8005dbc:	d90c      	bls.n	8005dd8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2220      	movs	r2, #32
 8005dc2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2203      	movs	r2, #3
 8005dc8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005dd4:	2303      	movs	r3, #3
 8005dd6:	e015      	b.n	8005e04 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f003 0301 	and.w	r3, r3, #1
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d1e4      	bne.n	8005db0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005dea:	223f      	movs	r2, #63	; 0x3f
 8005dec:	409a      	lsls	r2, r3
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2201      	movs	r2, #1
 8005df6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005e02:	2300      	movs	r3, #0
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	3710      	adds	r7, #16
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bd80      	pop	{r7, pc}

08005e0c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	b083      	sub	sp, #12
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005e1a:	b2db      	uxtb	r3, r3
 8005e1c:	2b02      	cmp	r3, #2
 8005e1e:	d004      	beq.n	8005e2a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2280      	movs	r2, #128	; 0x80
 8005e24:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005e26:	2301      	movs	r3, #1
 8005e28:	e00c      	b.n	8005e44 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2205      	movs	r2, #5
 8005e2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	681a      	ldr	r2, [r3, #0]
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f022 0201 	bic.w	r2, r2, #1
 8005e40:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005e42:	2300      	movs	r3, #0
}
 8005e44:	4618      	mov	r0, r3
 8005e46:	370c      	adds	r7, #12
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4e:	4770      	bx	lr

08005e50 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b086      	sub	sp, #24
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005e58:	2300      	movs	r3, #0
 8005e5a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005e5c:	4b8e      	ldr	r3, [pc, #568]	; (8006098 <HAL_DMA_IRQHandler+0x248>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a8e      	ldr	r2, [pc, #568]	; (800609c <HAL_DMA_IRQHandler+0x24c>)
 8005e62:	fba2 2303 	umull	r2, r3, r2, r3
 8005e66:	0a9b      	lsrs	r3, r3, #10
 8005e68:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e6e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005e70:	693b      	ldr	r3, [r7, #16]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e7a:	2208      	movs	r2, #8
 8005e7c:	409a      	lsls	r2, r3
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	4013      	ands	r3, r2
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d01a      	beq.n	8005ebc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f003 0304 	and.w	r3, r3, #4
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d013      	beq.n	8005ebc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	681a      	ldr	r2, [r3, #0]
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f022 0204 	bic.w	r2, r2, #4
 8005ea2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ea8:	2208      	movs	r2, #8
 8005eaa:	409a      	lsls	r2, r3
 8005eac:	693b      	ldr	r3, [r7, #16]
 8005eae:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005eb4:	f043 0201 	orr.w	r2, r3, #1
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ec0:	2201      	movs	r2, #1
 8005ec2:	409a      	lsls	r2, r3
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	4013      	ands	r3, r2
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d012      	beq.n	8005ef2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	695b      	ldr	r3, [r3, #20]
 8005ed2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d00b      	beq.n	8005ef2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ede:	2201      	movs	r2, #1
 8005ee0:	409a      	lsls	r2, r3
 8005ee2:	693b      	ldr	r3, [r7, #16]
 8005ee4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005eea:	f043 0202 	orr.w	r2, r3, #2
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ef6:	2204      	movs	r2, #4
 8005ef8:	409a      	lsls	r2, r3
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	4013      	ands	r3, r2
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d012      	beq.n	8005f28 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f003 0302 	and.w	r3, r3, #2
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d00b      	beq.n	8005f28 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f14:	2204      	movs	r2, #4
 8005f16:	409a      	lsls	r2, r3
 8005f18:	693b      	ldr	r3, [r7, #16]
 8005f1a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f20:	f043 0204 	orr.w	r2, r3, #4
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f2c:	2210      	movs	r2, #16
 8005f2e:	409a      	lsls	r2, r3
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	4013      	ands	r3, r2
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d043      	beq.n	8005fc0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f003 0308 	and.w	r3, r3, #8
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d03c      	beq.n	8005fc0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f4a:	2210      	movs	r2, #16
 8005f4c:	409a      	lsls	r2, r3
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d018      	beq.n	8005f92 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d108      	bne.n	8005f80 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d024      	beq.n	8005fc0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f7a:	6878      	ldr	r0, [r7, #4]
 8005f7c:	4798      	blx	r3
 8005f7e:	e01f      	b.n	8005fc0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d01b      	beq.n	8005fc0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f8c:	6878      	ldr	r0, [r7, #4]
 8005f8e:	4798      	blx	r3
 8005f90:	e016      	b.n	8005fc0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d107      	bne.n	8005fb0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	681a      	ldr	r2, [r3, #0]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f022 0208 	bic.w	r2, r2, #8
 8005fae:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d003      	beq.n	8005fc0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fbc:	6878      	ldr	r0, [r7, #4]
 8005fbe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fc4:	2220      	movs	r2, #32
 8005fc6:	409a      	lsls	r2, r3
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	4013      	ands	r3, r2
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	f000 808f 	beq.w	80060f0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f003 0310 	and.w	r3, r3, #16
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	f000 8087 	beq.w	80060f0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fe6:	2220      	movs	r2, #32
 8005fe8:	409a      	lsls	r2, r3
 8005fea:	693b      	ldr	r3, [r7, #16]
 8005fec:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005ff4:	b2db      	uxtb	r3, r3
 8005ff6:	2b05      	cmp	r3, #5
 8005ff8:	d136      	bne.n	8006068 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	681a      	ldr	r2, [r3, #0]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f022 0216 	bic.w	r2, r2, #22
 8006008:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	695a      	ldr	r2, [r3, #20]
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006018:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800601e:	2b00      	cmp	r3, #0
 8006020:	d103      	bne.n	800602a <HAL_DMA_IRQHandler+0x1da>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006026:	2b00      	cmp	r3, #0
 8006028:	d007      	beq.n	800603a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	681a      	ldr	r2, [r3, #0]
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f022 0208 	bic.w	r2, r2, #8
 8006038:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800603e:	223f      	movs	r2, #63	; 0x3f
 8006040:	409a      	lsls	r2, r3
 8006042:	693b      	ldr	r3, [r7, #16]
 8006044:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2201      	movs	r2, #1
 800604a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2200      	movs	r2, #0
 8006052:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800605a:	2b00      	cmp	r3, #0
 800605c:	d07e      	beq.n	800615c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006062:	6878      	ldr	r0, [r7, #4]
 8006064:	4798      	blx	r3
        }
        return;
 8006066:	e079      	b.n	800615c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006072:	2b00      	cmp	r3, #0
 8006074:	d01d      	beq.n	80060b2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006080:	2b00      	cmp	r3, #0
 8006082:	d10d      	bne.n	80060a0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006088:	2b00      	cmp	r3, #0
 800608a:	d031      	beq.n	80060f0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006090:	6878      	ldr	r0, [r7, #4]
 8006092:	4798      	blx	r3
 8006094:	e02c      	b.n	80060f0 <HAL_DMA_IRQHandler+0x2a0>
 8006096:	bf00      	nop
 8006098:	20000010 	.word	0x20000010
 800609c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d023      	beq.n	80060f0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060ac:	6878      	ldr	r0, [r7, #4]
 80060ae:	4798      	blx	r3
 80060b0:	e01e      	b.n	80060f0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d10f      	bne.n	80060e0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	681a      	ldr	r2, [r3, #0]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f022 0210 	bic.w	r2, r2, #16
 80060ce:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2201      	movs	r2, #1
 80060d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2200      	movs	r2, #0
 80060dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d003      	beq.n	80060f0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060ec:	6878      	ldr	r0, [r7, #4]
 80060ee:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d032      	beq.n	800615e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060fc:	f003 0301 	and.w	r3, r3, #1
 8006100:	2b00      	cmp	r3, #0
 8006102:	d022      	beq.n	800614a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2205      	movs	r2, #5
 8006108:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	681a      	ldr	r2, [r3, #0]
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f022 0201 	bic.w	r2, r2, #1
 800611a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	3301      	adds	r3, #1
 8006120:	60bb      	str	r3, [r7, #8]
 8006122:	697a      	ldr	r2, [r7, #20]
 8006124:	429a      	cmp	r2, r3
 8006126:	d307      	bcc.n	8006138 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f003 0301 	and.w	r3, r3, #1
 8006132:	2b00      	cmp	r3, #0
 8006134:	d1f2      	bne.n	800611c <HAL_DMA_IRQHandler+0x2cc>
 8006136:	e000      	b.n	800613a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006138:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2201      	movs	r2, #1
 800613e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2200      	movs	r2, #0
 8006146:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800614e:	2b00      	cmp	r3, #0
 8006150:	d005      	beq.n	800615e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	4798      	blx	r3
 800615a:	e000      	b.n	800615e <HAL_DMA_IRQHandler+0x30e>
        return;
 800615c:	bf00      	nop
    }
  }
}
 800615e:	3718      	adds	r7, #24
 8006160:	46bd      	mov	sp, r7
 8006162:	bd80      	pop	{r7, pc}

08006164 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006164:	b480      	push	{r7}
 8006166:	b085      	sub	sp, #20
 8006168:	af00      	add	r7, sp, #0
 800616a:	60f8      	str	r0, [r7, #12]
 800616c:	60b9      	str	r1, [r7, #8]
 800616e:	607a      	str	r2, [r7, #4]
 8006170:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	681a      	ldr	r2, [r3, #0]
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006180:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	683a      	ldr	r2, [r7, #0]
 8006188:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	689b      	ldr	r3, [r3, #8]
 800618e:	2b40      	cmp	r3, #64	; 0x40
 8006190:	d108      	bne.n	80061a4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	687a      	ldr	r2, [r7, #4]
 8006198:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	68ba      	ldr	r2, [r7, #8]
 80061a0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80061a2:	e007      	b.n	80061b4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	68ba      	ldr	r2, [r7, #8]
 80061aa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	687a      	ldr	r2, [r7, #4]
 80061b2:	60da      	str	r2, [r3, #12]
}
 80061b4:	bf00      	nop
 80061b6:	3714      	adds	r7, #20
 80061b8:	46bd      	mov	sp, r7
 80061ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061be:	4770      	bx	lr

080061c0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b085      	sub	sp, #20
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	b2db      	uxtb	r3, r3
 80061ce:	3b10      	subs	r3, #16
 80061d0:	4a14      	ldr	r2, [pc, #80]	; (8006224 <DMA_CalcBaseAndBitshift+0x64>)
 80061d2:	fba2 2303 	umull	r2, r3, r2, r3
 80061d6:	091b      	lsrs	r3, r3, #4
 80061d8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80061da:	4a13      	ldr	r2, [pc, #76]	; (8006228 <DMA_CalcBaseAndBitshift+0x68>)
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	4413      	add	r3, r2
 80061e0:	781b      	ldrb	r3, [r3, #0]
 80061e2:	461a      	mov	r2, r3
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	2b03      	cmp	r3, #3
 80061ec:	d909      	bls.n	8006202 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80061f6:	f023 0303 	bic.w	r3, r3, #3
 80061fa:	1d1a      	adds	r2, r3, #4
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	659a      	str	r2, [r3, #88]	; 0x58
 8006200:	e007      	b.n	8006212 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800620a:	f023 0303 	bic.w	r3, r3, #3
 800620e:	687a      	ldr	r2, [r7, #4]
 8006210:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006216:	4618      	mov	r0, r3
 8006218:	3714      	adds	r7, #20
 800621a:	46bd      	mov	sp, r7
 800621c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006220:	4770      	bx	lr
 8006222:	bf00      	nop
 8006224:	aaaaaaab 	.word	0xaaaaaaab
 8006228:	08011fa8 	.word	0x08011fa8

0800622c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800622c:	b480      	push	{r7}
 800622e:	b085      	sub	sp, #20
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006234:	2300      	movs	r3, #0
 8006236:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800623c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	699b      	ldr	r3, [r3, #24]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d11f      	bne.n	8006286 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	2b03      	cmp	r3, #3
 800624a:	d856      	bhi.n	80062fa <DMA_CheckFifoParam+0xce>
 800624c:	a201      	add	r2, pc, #4	; (adr r2, 8006254 <DMA_CheckFifoParam+0x28>)
 800624e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006252:	bf00      	nop
 8006254:	08006265 	.word	0x08006265
 8006258:	08006277 	.word	0x08006277
 800625c:	08006265 	.word	0x08006265
 8006260:	080062fb 	.word	0x080062fb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006268:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800626c:	2b00      	cmp	r3, #0
 800626e:	d046      	beq.n	80062fe <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006270:	2301      	movs	r3, #1
 8006272:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006274:	e043      	b.n	80062fe <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800627a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800627e:	d140      	bne.n	8006302 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006280:	2301      	movs	r3, #1
 8006282:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006284:	e03d      	b.n	8006302 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	699b      	ldr	r3, [r3, #24]
 800628a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800628e:	d121      	bne.n	80062d4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006290:	68bb      	ldr	r3, [r7, #8]
 8006292:	2b03      	cmp	r3, #3
 8006294:	d837      	bhi.n	8006306 <DMA_CheckFifoParam+0xda>
 8006296:	a201      	add	r2, pc, #4	; (adr r2, 800629c <DMA_CheckFifoParam+0x70>)
 8006298:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800629c:	080062ad 	.word	0x080062ad
 80062a0:	080062b3 	.word	0x080062b3
 80062a4:	080062ad 	.word	0x080062ad
 80062a8:	080062c5 	.word	0x080062c5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80062ac:	2301      	movs	r3, #1
 80062ae:	73fb      	strb	r3, [r7, #15]
      break;
 80062b0:	e030      	b.n	8006314 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062b6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d025      	beq.n	800630a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80062be:	2301      	movs	r3, #1
 80062c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80062c2:	e022      	b.n	800630a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062c8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80062cc:	d11f      	bne.n	800630e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80062ce:	2301      	movs	r3, #1
 80062d0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80062d2:	e01c      	b.n	800630e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	2b02      	cmp	r3, #2
 80062d8:	d903      	bls.n	80062e2 <DMA_CheckFifoParam+0xb6>
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	2b03      	cmp	r3, #3
 80062de:	d003      	beq.n	80062e8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80062e0:	e018      	b.n	8006314 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80062e2:	2301      	movs	r3, #1
 80062e4:	73fb      	strb	r3, [r7, #15]
      break;
 80062e6:	e015      	b.n	8006314 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062ec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d00e      	beq.n	8006312 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80062f4:	2301      	movs	r3, #1
 80062f6:	73fb      	strb	r3, [r7, #15]
      break;
 80062f8:	e00b      	b.n	8006312 <DMA_CheckFifoParam+0xe6>
      break;
 80062fa:	bf00      	nop
 80062fc:	e00a      	b.n	8006314 <DMA_CheckFifoParam+0xe8>
      break;
 80062fe:	bf00      	nop
 8006300:	e008      	b.n	8006314 <DMA_CheckFifoParam+0xe8>
      break;
 8006302:	bf00      	nop
 8006304:	e006      	b.n	8006314 <DMA_CheckFifoParam+0xe8>
      break;
 8006306:	bf00      	nop
 8006308:	e004      	b.n	8006314 <DMA_CheckFifoParam+0xe8>
      break;
 800630a:	bf00      	nop
 800630c:	e002      	b.n	8006314 <DMA_CheckFifoParam+0xe8>
      break;   
 800630e:	bf00      	nop
 8006310:	e000      	b.n	8006314 <DMA_CheckFifoParam+0xe8>
      break;
 8006312:	bf00      	nop
    }
  } 
  
  return status; 
 8006314:	7bfb      	ldrb	r3, [r7, #15]
}
 8006316:	4618      	mov	r0, r3
 8006318:	3714      	adds	r7, #20
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr
 8006322:	bf00      	nop

08006324 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006324:	b480      	push	{r7}
 8006326:	b089      	sub	sp, #36	; 0x24
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
 800632c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800632e:	2300      	movs	r3, #0
 8006330:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006332:	2300      	movs	r3, #0
 8006334:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006336:	2300      	movs	r3, #0
 8006338:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800633a:	2300      	movs	r3, #0
 800633c:	61fb      	str	r3, [r7, #28]
 800633e:	e159      	b.n	80065f4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006340:	2201      	movs	r2, #1
 8006342:	69fb      	ldr	r3, [r7, #28]
 8006344:	fa02 f303 	lsl.w	r3, r2, r3
 8006348:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	697a      	ldr	r2, [r7, #20]
 8006350:	4013      	ands	r3, r2
 8006352:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006354:	693a      	ldr	r2, [r7, #16]
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	429a      	cmp	r2, r3
 800635a:	f040 8148 	bne.w	80065ee <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	f003 0303 	and.w	r3, r3, #3
 8006366:	2b01      	cmp	r3, #1
 8006368:	d005      	beq.n	8006376 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006372:	2b02      	cmp	r3, #2
 8006374:	d130      	bne.n	80063d8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	689b      	ldr	r3, [r3, #8]
 800637a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800637c:	69fb      	ldr	r3, [r7, #28]
 800637e:	005b      	lsls	r3, r3, #1
 8006380:	2203      	movs	r2, #3
 8006382:	fa02 f303 	lsl.w	r3, r2, r3
 8006386:	43db      	mvns	r3, r3
 8006388:	69ba      	ldr	r2, [r7, #24]
 800638a:	4013      	ands	r3, r2
 800638c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	68da      	ldr	r2, [r3, #12]
 8006392:	69fb      	ldr	r3, [r7, #28]
 8006394:	005b      	lsls	r3, r3, #1
 8006396:	fa02 f303 	lsl.w	r3, r2, r3
 800639a:	69ba      	ldr	r2, [r7, #24]
 800639c:	4313      	orrs	r3, r2
 800639e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	69ba      	ldr	r2, [r7, #24]
 80063a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	685b      	ldr	r3, [r3, #4]
 80063aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80063ac:	2201      	movs	r2, #1
 80063ae:	69fb      	ldr	r3, [r7, #28]
 80063b0:	fa02 f303 	lsl.w	r3, r2, r3
 80063b4:	43db      	mvns	r3, r3
 80063b6:	69ba      	ldr	r2, [r7, #24]
 80063b8:	4013      	ands	r3, r2
 80063ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	685b      	ldr	r3, [r3, #4]
 80063c0:	091b      	lsrs	r3, r3, #4
 80063c2:	f003 0201 	and.w	r2, r3, #1
 80063c6:	69fb      	ldr	r3, [r7, #28]
 80063c8:	fa02 f303 	lsl.w	r3, r2, r3
 80063cc:	69ba      	ldr	r2, [r7, #24]
 80063ce:	4313      	orrs	r3, r2
 80063d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	69ba      	ldr	r2, [r7, #24]
 80063d6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	685b      	ldr	r3, [r3, #4]
 80063dc:	f003 0303 	and.w	r3, r3, #3
 80063e0:	2b03      	cmp	r3, #3
 80063e2:	d017      	beq.n	8006414 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	68db      	ldr	r3, [r3, #12]
 80063e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80063ea:	69fb      	ldr	r3, [r7, #28]
 80063ec:	005b      	lsls	r3, r3, #1
 80063ee:	2203      	movs	r2, #3
 80063f0:	fa02 f303 	lsl.w	r3, r2, r3
 80063f4:	43db      	mvns	r3, r3
 80063f6:	69ba      	ldr	r2, [r7, #24]
 80063f8:	4013      	ands	r3, r2
 80063fa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	689a      	ldr	r2, [r3, #8]
 8006400:	69fb      	ldr	r3, [r7, #28]
 8006402:	005b      	lsls	r3, r3, #1
 8006404:	fa02 f303 	lsl.w	r3, r2, r3
 8006408:	69ba      	ldr	r2, [r7, #24]
 800640a:	4313      	orrs	r3, r2
 800640c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	69ba      	ldr	r2, [r7, #24]
 8006412:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	685b      	ldr	r3, [r3, #4]
 8006418:	f003 0303 	and.w	r3, r3, #3
 800641c:	2b02      	cmp	r3, #2
 800641e:	d123      	bne.n	8006468 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006420:	69fb      	ldr	r3, [r7, #28]
 8006422:	08da      	lsrs	r2, r3, #3
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	3208      	adds	r2, #8
 8006428:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800642c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800642e:	69fb      	ldr	r3, [r7, #28]
 8006430:	f003 0307 	and.w	r3, r3, #7
 8006434:	009b      	lsls	r3, r3, #2
 8006436:	220f      	movs	r2, #15
 8006438:	fa02 f303 	lsl.w	r3, r2, r3
 800643c:	43db      	mvns	r3, r3
 800643e:	69ba      	ldr	r2, [r7, #24]
 8006440:	4013      	ands	r3, r2
 8006442:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	691a      	ldr	r2, [r3, #16]
 8006448:	69fb      	ldr	r3, [r7, #28]
 800644a:	f003 0307 	and.w	r3, r3, #7
 800644e:	009b      	lsls	r3, r3, #2
 8006450:	fa02 f303 	lsl.w	r3, r2, r3
 8006454:	69ba      	ldr	r2, [r7, #24]
 8006456:	4313      	orrs	r3, r2
 8006458:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800645a:	69fb      	ldr	r3, [r7, #28]
 800645c:	08da      	lsrs	r2, r3, #3
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	3208      	adds	r2, #8
 8006462:	69b9      	ldr	r1, [r7, #24]
 8006464:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800646e:	69fb      	ldr	r3, [r7, #28]
 8006470:	005b      	lsls	r3, r3, #1
 8006472:	2203      	movs	r2, #3
 8006474:	fa02 f303 	lsl.w	r3, r2, r3
 8006478:	43db      	mvns	r3, r3
 800647a:	69ba      	ldr	r2, [r7, #24]
 800647c:	4013      	ands	r3, r2
 800647e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	f003 0203 	and.w	r2, r3, #3
 8006488:	69fb      	ldr	r3, [r7, #28]
 800648a:	005b      	lsls	r3, r3, #1
 800648c:	fa02 f303 	lsl.w	r3, r2, r3
 8006490:	69ba      	ldr	r2, [r7, #24]
 8006492:	4313      	orrs	r3, r2
 8006494:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	69ba      	ldr	r2, [r7, #24]
 800649a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	685b      	ldr	r3, [r3, #4]
 80064a0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	f000 80a2 	beq.w	80065ee <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80064aa:	2300      	movs	r3, #0
 80064ac:	60fb      	str	r3, [r7, #12]
 80064ae:	4b57      	ldr	r3, [pc, #348]	; (800660c <HAL_GPIO_Init+0x2e8>)
 80064b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064b2:	4a56      	ldr	r2, [pc, #344]	; (800660c <HAL_GPIO_Init+0x2e8>)
 80064b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80064b8:	6453      	str	r3, [r2, #68]	; 0x44
 80064ba:	4b54      	ldr	r3, [pc, #336]	; (800660c <HAL_GPIO_Init+0x2e8>)
 80064bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80064c2:	60fb      	str	r3, [r7, #12]
 80064c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80064c6:	4a52      	ldr	r2, [pc, #328]	; (8006610 <HAL_GPIO_Init+0x2ec>)
 80064c8:	69fb      	ldr	r3, [r7, #28]
 80064ca:	089b      	lsrs	r3, r3, #2
 80064cc:	3302      	adds	r3, #2
 80064ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80064d4:	69fb      	ldr	r3, [r7, #28]
 80064d6:	f003 0303 	and.w	r3, r3, #3
 80064da:	009b      	lsls	r3, r3, #2
 80064dc:	220f      	movs	r2, #15
 80064de:	fa02 f303 	lsl.w	r3, r2, r3
 80064e2:	43db      	mvns	r3, r3
 80064e4:	69ba      	ldr	r2, [r7, #24]
 80064e6:	4013      	ands	r3, r2
 80064e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	4a49      	ldr	r2, [pc, #292]	; (8006614 <HAL_GPIO_Init+0x2f0>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d019      	beq.n	8006526 <HAL_GPIO_Init+0x202>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	4a48      	ldr	r2, [pc, #288]	; (8006618 <HAL_GPIO_Init+0x2f4>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d013      	beq.n	8006522 <HAL_GPIO_Init+0x1fe>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	4a47      	ldr	r2, [pc, #284]	; (800661c <HAL_GPIO_Init+0x2f8>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d00d      	beq.n	800651e <HAL_GPIO_Init+0x1fa>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	4a46      	ldr	r2, [pc, #280]	; (8006620 <HAL_GPIO_Init+0x2fc>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d007      	beq.n	800651a <HAL_GPIO_Init+0x1f6>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	4a45      	ldr	r2, [pc, #276]	; (8006624 <HAL_GPIO_Init+0x300>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d101      	bne.n	8006516 <HAL_GPIO_Init+0x1f2>
 8006512:	2304      	movs	r3, #4
 8006514:	e008      	b.n	8006528 <HAL_GPIO_Init+0x204>
 8006516:	2307      	movs	r3, #7
 8006518:	e006      	b.n	8006528 <HAL_GPIO_Init+0x204>
 800651a:	2303      	movs	r3, #3
 800651c:	e004      	b.n	8006528 <HAL_GPIO_Init+0x204>
 800651e:	2302      	movs	r3, #2
 8006520:	e002      	b.n	8006528 <HAL_GPIO_Init+0x204>
 8006522:	2301      	movs	r3, #1
 8006524:	e000      	b.n	8006528 <HAL_GPIO_Init+0x204>
 8006526:	2300      	movs	r3, #0
 8006528:	69fa      	ldr	r2, [r7, #28]
 800652a:	f002 0203 	and.w	r2, r2, #3
 800652e:	0092      	lsls	r2, r2, #2
 8006530:	4093      	lsls	r3, r2
 8006532:	69ba      	ldr	r2, [r7, #24]
 8006534:	4313      	orrs	r3, r2
 8006536:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006538:	4935      	ldr	r1, [pc, #212]	; (8006610 <HAL_GPIO_Init+0x2ec>)
 800653a:	69fb      	ldr	r3, [r7, #28]
 800653c:	089b      	lsrs	r3, r3, #2
 800653e:	3302      	adds	r3, #2
 8006540:	69ba      	ldr	r2, [r7, #24]
 8006542:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006546:	4b38      	ldr	r3, [pc, #224]	; (8006628 <HAL_GPIO_Init+0x304>)
 8006548:	689b      	ldr	r3, [r3, #8]
 800654a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800654c:	693b      	ldr	r3, [r7, #16]
 800654e:	43db      	mvns	r3, r3
 8006550:	69ba      	ldr	r2, [r7, #24]
 8006552:	4013      	ands	r3, r2
 8006554:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800655e:	2b00      	cmp	r3, #0
 8006560:	d003      	beq.n	800656a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8006562:	69ba      	ldr	r2, [r7, #24]
 8006564:	693b      	ldr	r3, [r7, #16]
 8006566:	4313      	orrs	r3, r2
 8006568:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800656a:	4a2f      	ldr	r2, [pc, #188]	; (8006628 <HAL_GPIO_Init+0x304>)
 800656c:	69bb      	ldr	r3, [r7, #24]
 800656e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006570:	4b2d      	ldr	r3, [pc, #180]	; (8006628 <HAL_GPIO_Init+0x304>)
 8006572:	68db      	ldr	r3, [r3, #12]
 8006574:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006576:	693b      	ldr	r3, [r7, #16]
 8006578:	43db      	mvns	r3, r3
 800657a:	69ba      	ldr	r2, [r7, #24]
 800657c:	4013      	ands	r3, r2
 800657e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	685b      	ldr	r3, [r3, #4]
 8006584:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006588:	2b00      	cmp	r3, #0
 800658a:	d003      	beq.n	8006594 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800658c:	69ba      	ldr	r2, [r7, #24]
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	4313      	orrs	r3, r2
 8006592:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006594:	4a24      	ldr	r2, [pc, #144]	; (8006628 <HAL_GPIO_Init+0x304>)
 8006596:	69bb      	ldr	r3, [r7, #24]
 8006598:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800659a:	4b23      	ldr	r3, [pc, #140]	; (8006628 <HAL_GPIO_Init+0x304>)
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80065a0:	693b      	ldr	r3, [r7, #16]
 80065a2:	43db      	mvns	r3, r3
 80065a4:	69ba      	ldr	r2, [r7, #24]
 80065a6:	4013      	ands	r3, r2
 80065a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	685b      	ldr	r3, [r3, #4]
 80065ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d003      	beq.n	80065be <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80065b6:	69ba      	ldr	r2, [r7, #24]
 80065b8:	693b      	ldr	r3, [r7, #16]
 80065ba:	4313      	orrs	r3, r2
 80065bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80065be:	4a1a      	ldr	r2, [pc, #104]	; (8006628 <HAL_GPIO_Init+0x304>)
 80065c0:	69bb      	ldr	r3, [r7, #24]
 80065c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80065c4:	4b18      	ldr	r3, [pc, #96]	; (8006628 <HAL_GPIO_Init+0x304>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80065ca:	693b      	ldr	r3, [r7, #16]
 80065cc:	43db      	mvns	r3, r3
 80065ce:	69ba      	ldr	r2, [r7, #24]
 80065d0:	4013      	ands	r3, r2
 80065d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d003      	beq.n	80065e8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80065e0:	69ba      	ldr	r2, [r7, #24]
 80065e2:	693b      	ldr	r3, [r7, #16]
 80065e4:	4313      	orrs	r3, r2
 80065e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80065e8:	4a0f      	ldr	r2, [pc, #60]	; (8006628 <HAL_GPIO_Init+0x304>)
 80065ea:	69bb      	ldr	r3, [r7, #24]
 80065ec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80065ee:	69fb      	ldr	r3, [r7, #28]
 80065f0:	3301      	adds	r3, #1
 80065f2:	61fb      	str	r3, [r7, #28]
 80065f4:	69fb      	ldr	r3, [r7, #28]
 80065f6:	2b0f      	cmp	r3, #15
 80065f8:	f67f aea2 	bls.w	8006340 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80065fc:	bf00      	nop
 80065fe:	bf00      	nop
 8006600:	3724      	adds	r7, #36	; 0x24
 8006602:	46bd      	mov	sp, r7
 8006604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006608:	4770      	bx	lr
 800660a:	bf00      	nop
 800660c:	40023800 	.word	0x40023800
 8006610:	40013800 	.word	0x40013800
 8006614:	40020000 	.word	0x40020000
 8006618:	40020400 	.word	0x40020400
 800661c:	40020800 	.word	0x40020800
 8006620:	40020c00 	.word	0x40020c00
 8006624:	40021000 	.word	0x40021000
 8006628:	40013c00 	.word	0x40013c00

0800662c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800662c:	b480      	push	{r7}
 800662e:	b085      	sub	sp, #20
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
 8006634:	460b      	mov	r3, r1
 8006636:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	691a      	ldr	r2, [r3, #16]
 800663c:	887b      	ldrh	r3, [r7, #2]
 800663e:	4013      	ands	r3, r2
 8006640:	2b00      	cmp	r3, #0
 8006642:	d002      	beq.n	800664a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006644:	2301      	movs	r3, #1
 8006646:	73fb      	strb	r3, [r7, #15]
 8006648:	e001      	b.n	800664e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800664a:	2300      	movs	r3, #0
 800664c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800664e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006650:	4618      	mov	r0, r3
 8006652:	3714      	adds	r7, #20
 8006654:	46bd      	mov	sp, r7
 8006656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665a:	4770      	bx	lr

0800665c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800665c:	b480      	push	{r7}
 800665e:	b083      	sub	sp, #12
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
 8006664:	460b      	mov	r3, r1
 8006666:	807b      	strh	r3, [r7, #2]
 8006668:	4613      	mov	r3, r2
 800666a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800666c:	787b      	ldrb	r3, [r7, #1]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d003      	beq.n	800667a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006672:	887a      	ldrh	r2, [r7, #2]
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006678:	e003      	b.n	8006682 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800667a:	887b      	ldrh	r3, [r7, #2]
 800667c:	041a      	lsls	r2, r3, #16
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	619a      	str	r2, [r3, #24]
}
 8006682:	bf00      	nop
 8006684:	370c      	adds	r7, #12
 8006686:	46bd      	mov	sp, r7
 8006688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668c:	4770      	bx	lr

0800668e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800668e:	b480      	push	{r7}
 8006690:	b085      	sub	sp, #20
 8006692:	af00      	add	r7, sp, #0
 8006694:	6078      	str	r0, [r7, #4]
 8006696:	460b      	mov	r3, r1
 8006698:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	695b      	ldr	r3, [r3, #20]
 800669e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80066a0:	887a      	ldrh	r2, [r7, #2]
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	4013      	ands	r3, r2
 80066a6:	041a      	lsls	r2, r3, #16
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	43d9      	mvns	r1, r3
 80066ac:	887b      	ldrh	r3, [r7, #2]
 80066ae:	400b      	ands	r3, r1
 80066b0:	431a      	orrs	r2, r3
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	619a      	str	r2, [r3, #24]
}
 80066b6:	bf00      	nop
 80066b8:	3714      	adds	r7, #20
 80066ba:	46bd      	mov	sp, r7
 80066bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c0:	4770      	bx	lr
	...

080066c4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b082      	sub	sp, #8
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	4603      	mov	r3, r0
 80066cc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80066ce:	4b08      	ldr	r3, [pc, #32]	; (80066f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80066d0:	695a      	ldr	r2, [r3, #20]
 80066d2:	88fb      	ldrh	r3, [r7, #6]
 80066d4:	4013      	ands	r3, r2
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d006      	beq.n	80066e8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80066da:	4a05      	ldr	r2, [pc, #20]	; (80066f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80066dc:	88fb      	ldrh	r3, [r7, #6]
 80066de:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80066e0:	88fb      	ldrh	r3, [r7, #6]
 80066e2:	4618      	mov	r0, r3
 80066e4:	f7fa fc3a 	bl	8000f5c <HAL_GPIO_EXTI_Callback>
  }
}
 80066e8:	bf00      	nop
 80066ea:	3708      	adds	r7, #8
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bd80      	pop	{r7, pc}
 80066f0:	40013c00 	.word	0x40013c00

080066f4 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80066f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80066f6:	b08f      	sub	sp, #60	; 0x3c
 80066f8:	af0a      	add	r7, sp, #40	; 0x28
 80066fa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d101      	bne.n	8006706 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8006702:	2301      	movs	r3, #1
 8006704:	e054      	b.n	80067b0 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8006712:	b2db      	uxtb	r3, r3
 8006714:	2b00      	cmp	r3, #0
 8006716:	d106      	bne.n	8006726 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2200      	movs	r2, #0
 800671c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8006720:	6878      	ldr	r0, [r7, #4]
 8006722:	f008 fa17 	bl	800eb54 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2203      	movs	r2, #3
 800672a:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006732:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006736:	2b00      	cmp	r3, #0
 8006738:	d102      	bne.n	8006740 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2200      	movs	r2, #0
 800673e:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	4618      	mov	r0, r3
 8006746:	f005 fa45 	bl	800bbd4 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	603b      	str	r3, [r7, #0]
 8006750:	687e      	ldr	r6, [r7, #4]
 8006752:	466d      	mov	r5, sp
 8006754:	f106 0410 	add.w	r4, r6, #16
 8006758:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800675a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800675c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800675e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006760:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006764:	e885 0003 	stmia.w	r5, {r0, r1}
 8006768:	1d33      	adds	r3, r6, #4
 800676a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800676c:	6838      	ldr	r0, [r7, #0]
 800676e:	f005 f9bf 	bl	800baf0 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	2101      	movs	r1, #1
 8006778:	4618      	mov	r0, r3
 800677a:	f005 fa3c 	bl	800bbf6 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	603b      	str	r3, [r7, #0]
 8006784:	687e      	ldr	r6, [r7, #4]
 8006786:	466d      	mov	r5, sp
 8006788:	f106 0410 	add.w	r4, r6, #16
 800678c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800678e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006790:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006792:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006794:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006798:	e885 0003 	stmia.w	r5, {r0, r1}
 800679c:	1d33      	adds	r3, r6, #4
 800679e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80067a0:	6838      	ldr	r0, [r7, #0]
 80067a2:	f005 fbc5 	bl	800bf30 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2201      	movs	r2, #1
 80067aa:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 80067ae:	2300      	movs	r3, #0
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	3714      	adds	r7, #20
 80067b4:	46bd      	mov	sp, r7
 80067b6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080067b8 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 80067b8:	b590      	push	{r4, r7, lr}
 80067ba:	b089      	sub	sp, #36	; 0x24
 80067bc:	af04      	add	r7, sp, #16
 80067be:	6078      	str	r0, [r7, #4]
 80067c0:	4608      	mov	r0, r1
 80067c2:	4611      	mov	r1, r2
 80067c4:	461a      	mov	r2, r3
 80067c6:	4603      	mov	r3, r0
 80067c8:	70fb      	strb	r3, [r7, #3]
 80067ca:	460b      	mov	r3, r1
 80067cc:	70bb      	strb	r3, [r7, #2]
 80067ce:	4613      	mov	r3, r2
 80067d0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80067d8:	2b01      	cmp	r3, #1
 80067da:	d101      	bne.n	80067e0 <HAL_HCD_HC_Init+0x28>
 80067dc:	2302      	movs	r3, #2
 80067de:	e076      	b.n	80068ce <HAL_HCD_HC_Init+0x116>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2201      	movs	r2, #1
 80067e4:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 80067e8:	78fb      	ldrb	r3, [r7, #3]
 80067ea:	687a      	ldr	r2, [r7, #4]
 80067ec:	212c      	movs	r1, #44	; 0x2c
 80067ee:	fb01 f303 	mul.w	r3, r1, r3
 80067f2:	4413      	add	r3, r2
 80067f4:	333d      	adds	r3, #61	; 0x3d
 80067f6:	2200      	movs	r2, #0
 80067f8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80067fa:	78fb      	ldrb	r3, [r7, #3]
 80067fc:	687a      	ldr	r2, [r7, #4]
 80067fe:	212c      	movs	r1, #44	; 0x2c
 8006800:	fb01 f303 	mul.w	r3, r1, r3
 8006804:	4413      	add	r3, r2
 8006806:	3338      	adds	r3, #56	; 0x38
 8006808:	787a      	ldrb	r2, [r7, #1]
 800680a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 800680c:	78fb      	ldrb	r3, [r7, #3]
 800680e:	687a      	ldr	r2, [r7, #4]
 8006810:	212c      	movs	r1, #44	; 0x2c
 8006812:	fb01 f303 	mul.w	r3, r1, r3
 8006816:	4413      	add	r3, r2
 8006818:	3340      	adds	r3, #64	; 0x40
 800681a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800681c:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800681e:	78fb      	ldrb	r3, [r7, #3]
 8006820:	687a      	ldr	r2, [r7, #4]
 8006822:	212c      	movs	r1, #44	; 0x2c
 8006824:	fb01 f303 	mul.w	r3, r1, r3
 8006828:	4413      	add	r3, r2
 800682a:	3339      	adds	r3, #57	; 0x39
 800682c:	78fa      	ldrb	r2, [r7, #3]
 800682e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8006830:	78fb      	ldrb	r3, [r7, #3]
 8006832:	687a      	ldr	r2, [r7, #4]
 8006834:	212c      	movs	r1, #44	; 0x2c
 8006836:	fb01 f303 	mul.w	r3, r1, r3
 800683a:	4413      	add	r3, r2
 800683c:	333f      	adds	r3, #63	; 0x3f
 800683e:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8006842:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8006844:	78fb      	ldrb	r3, [r7, #3]
 8006846:	78ba      	ldrb	r2, [r7, #2]
 8006848:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800684c:	b2d0      	uxtb	r0, r2
 800684e:	687a      	ldr	r2, [r7, #4]
 8006850:	212c      	movs	r1, #44	; 0x2c
 8006852:	fb01 f303 	mul.w	r3, r1, r3
 8006856:	4413      	add	r3, r2
 8006858:	333a      	adds	r3, #58	; 0x3a
 800685a:	4602      	mov	r2, r0
 800685c:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 800685e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006862:	2b00      	cmp	r3, #0
 8006864:	da09      	bge.n	800687a <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8006866:	78fb      	ldrb	r3, [r7, #3]
 8006868:	687a      	ldr	r2, [r7, #4]
 800686a:	212c      	movs	r1, #44	; 0x2c
 800686c:	fb01 f303 	mul.w	r3, r1, r3
 8006870:	4413      	add	r3, r2
 8006872:	333b      	adds	r3, #59	; 0x3b
 8006874:	2201      	movs	r2, #1
 8006876:	701a      	strb	r2, [r3, #0]
 8006878:	e008      	b.n	800688c <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800687a:	78fb      	ldrb	r3, [r7, #3]
 800687c:	687a      	ldr	r2, [r7, #4]
 800687e:	212c      	movs	r1, #44	; 0x2c
 8006880:	fb01 f303 	mul.w	r3, r1, r3
 8006884:	4413      	add	r3, r2
 8006886:	333b      	adds	r3, #59	; 0x3b
 8006888:	2200      	movs	r2, #0
 800688a:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 800688c:	78fb      	ldrb	r3, [r7, #3]
 800688e:	687a      	ldr	r2, [r7, #4]
 8006890:	212c      	movs	r1, #44	; 0x2c
 8006892:	fb01 f303 	mul.w	r3, r1, r3
 8006896:	4413      	add	r3, r2
 8006898:	333c      	adds	r3, #60	; 0x3c
 800689a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800689e:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6818      	ldr	r0, [r3, #0]
 80068a4:	787c      	ldrb	r4, [r7, #1]
 80068a6:	78ba      	ldrb	r2, [r7, #2]
 80068a8:	78f9      	ldrb	r1, [r7, #3]
 80068aa:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80068ac:	9302      	str	r3, [sp, #8]
 80068ae:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80068b2:	9301      	str	r3, [sp, #4]
 80068b4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80068b8:	9300      	str	r3, [sp, #0]
 80068ba:	4623      	mov	r3, r4
 80068bc:	f005 fcbe 	bl	800c23c <USB_HC_Init>
 80068c0:	4603      	mov	r3, r0
 80068c2:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2200      	movs	r2, #0
 80068c8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80068cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80068ce:	4618      	mov	r0, r3
 80068d0:	3714      	adds	r7, #20
 80068d2:	46bd      	mov	sp, r7
 80068d4:	bd90      	pop	{r4, r7, pc}

080068d6 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80068d6:	b580      	push	{r7, lr}
 80068d8:	b084      	sub	sp, #16
 80068da:	af00      	add	r7, sp, #0
 80068dc:	6078      	str	r0, [r7, #4]
 80068de:	460b      	mov	r3, r1
 80068e0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80068e2:	2300      	movs	r3, #0
 80068e4:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80068ec:	2b01      	cmp	r3, #1
 80068ee:	d101      	bne.n	80068f4 <HAL_HCD_HC_Halt+0x1e>
 80068f0:	2302      	movs	r3, #2
 80068f2:	e00f      	b.n	8006914 <HAL_HCD_HC_Halt+0x3e>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2201      	movs	r2, #1
 80068f8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	78fa      	ldrb	r2, [r7, #3]
 8006902:	4611      	mov	r1, r2
 8006904:	4618      	mov	r0, r3
 8006906:	f005 ff0e 	bl	800c726 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	2200      	movs	r2, #0
 800690e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8006912:	7bfb      	ldrb	r3, [r7, #15]
}
 8006914:	4618      	mov	r0, r3
 8006916:	3710      	adds	r7, #16
 8006918:	46bd      	mov	sp, r7
 800691a:	bd80      	pop	{r7, pc}

0800691c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b082      	sub	sp, #8
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
 8006924:	4608      	mov	r0, r1
 8006926:	4611      	mov	r1, r2
 8006928:	461a      	mov	r2, r3
 800692a:	4603      	mov	r3, r0
 800692c:	70fb      	strb	r3, [r7, #3]
 800692e:	460b      	mov	r3, r1
 8006930:	70bb      	strb	r3, [r7, #2]
 8006932:	4613      	mov	r3, r2
 8006934:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8006936:	78fb      	ldrb	r3, [r7, #3]
 8006938:	687a      	ldr	r2, [r7, #4]
 800693a:	212c      	movs	r1, #44	; 0x2c
 800693c:	fb01 f303 	mul.w	r3, r1, r3
 8006940:	4413      	add	r3, r2
 8006942:	333b      	adds	r3, #59	; 0x3b
 8006944:	78ba      	ldrb	r2, [r7, #2]
 8006946:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8006948:	78fb      	ldrb	r3, [r7, #3]
 800694a:	687a      	ldr	r2, [r7, #4]
 800694c:	212c      	movs	r1, #44	; 0x2c
 800694e:	fb01 f303 	mul.w	r3, r1, r3
 8006952:	4413      	add	r3, r2
 8006954:	333f      	adds	r3, #63	; 0x3f
 8006956:	787a      	ldrb	r2, [r7, #1]
 8006958:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800695a:	7c3b      	ldrb	r3, [r7, #16]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d112      	bne.n	8006986 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8006960:	78fb      	ldrb	r3, [r7, #3]
 8006962:	687a      	ldr	r2, [r7, #4]
 8006964:	212c      	movs	r1, #44	; 0x2c
 8006966:	fb01 f303 	mul.w	r3, r1, r3
 800696a:	4413      	add	r3, r2
 800696c:	3342      	adds	r3, #66	; 0x42
 800696e:	2203      	movs	r2, #3
 8006970:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8006972:	78fb      	ldrb	r3, [r7, #3]
 8006974:	687a      	ldr	r2, [r7, #4]
 8006976:	212c      	movs	r1, #44	; 0x2c
 8006978:	fb01 f303 	mul.w	r3, r1, r3
 800697c:	4413      	add	r3, r2
 800697e:	333d      	adds	r3, #61	; 0x3d
 8006980:	7f3a      	ldrb	r2, [r7, #28]
 8006982:	701a      	strb	r2, [r3, #0]
 8006984:	e008      	b.n	8006998 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006986:	78fb      	ldrb	r3, [r7, #3]
 8006988:	687a      	ldr	r2, [r7, #4]
 800698a:	212c      	movs	r1, #44	; 0x2c
 800698c:	fb01 f303 	mul.w	r3, r1, r3
 8006990:	4413      	add	r3, r2
 8006992:	3342      	adds	r3, #66	; 0x42
 8006994:	2202      	movs	r2, #2
 8006996:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8006998:	787b      	ldrb	r3, [r7, #1]
 800699a:	2b03      	cmp	r3, #3
 800699c:	f200 80c6 	bhi.w	8006b2c <HAL_HCD_HC_SubmitRequest+0x210>
 80069a0:	a201      	add	r2, pc, #4	; (adr r2, 80069a8 <HAL_HCD_HC_SubmitRequest+0x8c>)
 80069a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069a6:	bf00      	nop
 80069a8:	080069b9 	.word	0x080069b9
 80069ac:	08006b19 	.word	0x08006b19
 80069b0:	08006a1d 	.word	0x08006a1d
 80069b4:	08006a9b 	.word	0x08006a9b
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 80069b8:	7c3b      	ldrb	r3, [r7, #16]
 80069ba:	2b01      	cmp	r3, #1
 80069bc:	f040 80b8 	bne.w	8006b30 <HAL_HCD_HC_SubmitRequest+0x214>
 80069c0:	78bb      	ldrb	r3, [r7, #2]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	f040 80b4 	bne.w	8006b30 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 80069c8:	8b3b      	ldrh	r3, [r7, #24]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d108      	bne.n	80069e0 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 80069ce:	78fb      	ldrb	r3, [r7, #3]
 80069d0:	687a      	ldr	r2, [r7, #4]
 80069d2:	212c      	movs	r1, #44	; 0x2c
 80069d4:	fb01 f303 	mul.w	r3, r1, r3
 80069d8:	4413      	add	r3, r2
 80069da:	3355      	adds	r3, #85	; 0x55
 80069dc:	2201      	movs	r2, #1
 80069de:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80069e0:	78fb      	ldrb	r3, [r7, #3]
 80069e2:	687a      	ldr	r2, [r7, #4]
 80069e4:	212c      	movs	r1, #44	; 0x2c
 80069e6:	fb01 f303 	mul.w	r3, r1, r3
 80069ea:	4413      	add	r3, r2
 80069ec:	3355      	adds	r3, #85	; 0x55
 80069ee:	781b      	ldrb	r3, [r3, #0]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d109      	bne.n	8006a08 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80069f4:	78fb      	ldrb	r3, [r7, #3]
 80069f6:	687a      	ldr	r2, [r7, #4]
 80069f8:	212c      	movs	r1, #44	; 0x2c
 80069fa:	fb01 f303 	mul.w	r3, r1, r3
 80069fe:	4413      	add	r3, r2
 8006a00:	3342      	adds	r3, #66	; 0x42
 8006a02:	2200      	movs	r2, #0
 8006a04:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8006a06:	e093      	b.n	8006b30 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006a08:	78fb      	ldrb	r3, [r7, #3]
 8006a0a:	687a      	ldr	r2, [r7, #4]
 8006a0c:	212c      	movs	r1, #44	; 0x2c
 8006a0e:	fb01 f303 	mul.w	r3, r1, r3
 8006a12:	4413      	add	r3, r2
 8006a14:	3342      	adds	r3, #66	; 0x42
 8006a16:	2202      	movs	r2, #2
 8006a18:	701a      	strb	r2, [r3, #0]
      break;
 8006a1a:	e089      	b.n	8006b30 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8006a1c:	78bb      	ldrb	r3, [r7, #2]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d11d      	bne.n	8006a5e <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8006a22:	78fb      	ldrb	r3, [r7, #3]
 8006a24:	687a      	ldr	r2, [r7, #4]
 8006a26:	212c      	movs	r1, #44	; 0x2c
 8006a28:	fb01 f303 	mul.w	r3, r1, r3
 8006a2c:	4413      	add	r3, r2
 8006a2e:	3355      	adds	r3, #85	; 0x55
 8006a30:	781b      	ldrb	r3, [r3, #0]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d109      	bne.n	8006a4a <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006a36:	78fb      	ldrb	r3, [r7, #3]
 8006a38:	687a      	ldr	r2, [r7, #4]
 8006a3a:	212c      	movs	r1, #44	; 0x2c
 8006a3c:	fb01 f303 	mul.w	r3, r1, r3
 8006a40:	4413      	add	r3, r2
 8006a42:	3342      	adds	r3, #66	; 0x42
 8006a44:	2200      	movs	r2, #0
 8006a46:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8006a48:	e073      	b.n	8006b32 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006a4a:	78fb      	ldrb	r3, [r7, #3]
 8006a4c:	687a      	ldr	r2, [r7, #4]
 8006a4e:	212c      	movs	r1, #44	; 0x2c
 8006a50:	fb01 f303 	mul.w	r3, r1, r3
 8006a54:	4413      	add	r3, r2
 8006a56:	3342      	adds	r3, #66	; 0x42
 8006a58:	2202      	movs	r2, #2
 8006a5a:	701a      	strb	r2, [r3, #0]
      break;
 8006a5c:	e069      	b.n	8006b32 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8006a5e:	78fb      	ldrb	r3, [r7, #3]
 8006a60:	687a      	ldr	r2, [r7, #4]
 8006a62:	212c      	movs	r1, #44	; 0x2c
 8006a64:	fb01 f303 	mul.w	r3, r1, r3
 8006a68:	4413      	add	r3, r2
 8006a6a:	3354      	adds	r3, #84	; 0x54
 8006a6c:	781b      	ldrb	r3, [r3, #0]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d109      	bne.n	8006a86 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006a72:	78fb      	ldrb	r3, [r7, #3]
 8006a74:	687a      	ldr	r2, [r7, #4]
 8006a76:	212c      	movs	r1, #44	; 0x2c
 8006a78:	fb01 f303 	mul.w	r3, r1, r3
 8006a7c:	4413      	add	r3, r2
 8006a7e:	3342      	adds	r3, #66	; 0x42
 8006a80:	2200      	movs	r2, #0
 8006a82:	701a      	strb	r2, [r3, #0]
      break;
 8006a84:	e055      	b.n	8006b32 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006a86:	78fb      	ldrb	r3, [r7, #3]
 8006a88:	687a      	ldr	r2, [r7, #4]
 8006a8a:	212c      	movs	r1, #44	; 0x2c
 8006a8c:	fb01 f303 	mul.w	r3, r1, r3
 8006a90:	4413      	add	r3, r2
 8006a92:	3342      	adds	r3, #66	; 0x42
 8006a94:	2202      	movs	r2, #2
 8006a96:	701a      	strb	r2, [r3, #0]
      break;
 8006a98:	e04b      	b.n	8006b32 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8006a9a:	78bb      	ldrb	r3, [r7, #2]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d11d      	bne.n	8006adc <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8006aa0:	78fb      	ldrb	r3, [r7, #3]
 8006aa2:	687a      	ldr	r2, [r7, #4]
 8006aa4:	212c      	movs	r1, #44	; 0x2c
 8006aa6:	fb01 f303 	mul.w	r3, r1, r3
 8006aaa:	4413      	add	r3, r2
 8006aac:	3355      	adds	r3, #85	; 0x55
 8006aae:	781b      	ldrb	r3, [r3, #0]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d109      	bne.n	8006ac8 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006ab4:	78fb      	ldrb	r3, [r7, #3]
 8006ab6:	687a      	ldr	r2, [r7, #4]
 8006ab8:	212c      	movs	r1, #44	; 0x2c
 8006aba:	fb01 f303 	mul.w	r3, r1, r3
 8006abe:	4413      	add	r3, r2
 8006ac0:	3342      	adds	r3, #66	; 0x42
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8006ac6:	e034      	b.n	8006b32 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006ac8:	78fb      	ldrb	r3, [r7, #3]
 8006aca:	687a      	ldr	r2, [r7, #4]
 8006acc:	212c      	movs	r1, #44	; 0x2c
 8006ace:	fb01 f303 	mul.w	r3, r1, r3
 8006ad2:	4413      	add	r3, r2
 8006ad4:	3342      	adds	r3, #66	; 0x42
 8006ad6:	2202      	movs	r2, #2
 8006ad8:	701a      	strb	r2, [r3, #0]
      break;
 8006ada:	e02a      	b.n	8006b32 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8006adc:	78fb      	ldrb	r3, [r7, #3]
 8006ade:	687a      	ldr	r2, [r7, #4]
 8006ae0:	212c      	movs	r1, #44	; 0x2c
 8006ae2:	fb01 f303 	mul.w	r3, r1, r3
 8006ae6:	4413      	add	r3, r2
 8006ae8:	3354      	adds	r3, #84	; 0x54
 8006aea:	781b      	ldrb	r3, [r3, #0]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d109      	bne.n	8006b04 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006af0:	78fb      	ldrb	r3, [r7, #3]
 8006af2:	687a      	ldr	r2, [r7, #4]
 8006af4:	212c      	movs	r1, #44	; 0x2c
 8006af6:	fb01 f303 	mul.w	r3, r1, r3
 8006afa:	4413      	add	r3, r2
 8006afc:	3342      	adds	r3, #66	; 0x42
 8006afe:	2200      	movs	r2, #0
 8006b00:	701a      	strb	r2, [r3, #0]
      break;
 8006b02:	e016      	b.n	8006b32 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006b04:	78fb      	ldrb	r3, [r7, #3]
 8006b06:	687a      	ldr	r2, [r7, #4]
 8006b08:	212c      	movs	r1, #44	; 0x2c
 8006b0a:	fb01 f303 	mul.w	r3, r1, r3
 8006b0e:	4413      	add	r3, r2
 8006b10:	3342      	adds	r3, #66	; 0x42
 8006b12:	2202      	movs	r2, #2
 8006b14:	701a      	strb	r2, [r3, #0]
      break;
 8006b16:	e00c      	b.n	8006b32 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006b18:	78fb      	ldrb	r3, [r7, #3]
 8006b1a:	687a      	ldr	r2, [r7, #4]
 8006b1c:	212c      	movs	r1, #44	; 0x2c
 8006b1e:	fb01 f303 	mul.w	r3, r1, r3
 8006b22:	4413      	add	r3, r2
 8006b24:	3342      	adds	r3, #66	; 0x42
 8006b26:	2200      	movs	r2, #0
 8006b28:	701a      	strb	r2, [r3, #0]
      break;
 8006b2a:	e002      	b.n	8006b32 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8006b2c:	bf00      	nop
 8006b2e:	e000      	b.n	8006b32 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8006b30:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8006b32:	78fb      	ldrb	r3, [r7, #3]
 8006b34:	687a      	ldr	r2, [r7, #4]
 8006b36:	212c      	movs	r1, #44	; 0x2c
 8006b38:	fb01 f303 	mul.w	r3, r1, r3
 8006b3c:	4413      	add	r3, r2
 8006b3e:	3344      	adds	r3, #68	; 0x44
 8006b40:	697a      	ldr	r2, [r7, #20]
 8006b42:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8006b44:	78fb      	ldrb	r3, [r7, #3]
 8006b46:	8b3a      	ldrh	r2, [r7, #24]
 8006b48:	6879      	ldr	r1, [r7, #4]
 8006b4a:	202c      	movs	r0, #44	; 0x2c
 8006b4c:	fb00 f303 	mul.w	r3, r0, r3
 8006b50:	440b      	add	r3, r1
 8006b52:	334c      	adds	r3, #76	; 0x4c
 8006b54:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8006b56:	78fb      	ldrb	r3, [r7, #3]
 8006b58:	687a      	ldr	r2, [r7, #4]
 8006b5a:	212c      	movs	r1, #44	; 0x2c
 8006b5c:	fb01 f303 	mul.w	r3, r1, r3
 8006b60:	4413      	add	r3, r2
 8006b62:	3360      	adds	r3, #96	; 0x60
 8006b64:	2200      	movs	r2, #0
 8006b66:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8006b68:	78fb      	ldrb	r3, [r7, #3]
 8006b6a:	687a      	ldr	r2, [r7, #4]
 8006b6c:	212c      	movs	r1, #44	; 0x2c
 8006b6e:	fb01 f303 	mul.w	r3, r1, r3
 8006b72:	4413      	add	r3, r2
 8006b74:	3350      	adds	r3, #80	; 0x50
 8006b76:	2200      	movs	r2, #0
 8006b78:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8006b7a:	78fb      	ldrb	r3, [r7, #3]
 8006b7c:	687a      	ldr	r2, [r7, #4]
 8006b7e:	212c      	movs	r1, #44	; 0x2c
 8006b80:	fb01 f303 	mul.w	r3, r1, r3
 8006b84:	4413      	add	r3, r2
 8006b86:	3339      	adds	r3, #57	; 0x39
 8006b88:	78fa      	ldrb	r2, [r7, #3]
 8006b8a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8006b8c:	78fb      	ldrb	r3, [r7, #3]
 8006b8e:	687a      	ldr	r2, [r7, #4]
 8006b90:	212c      	movs	r1, #44	; 0x2c
 8006b92:	fb01 f303 	mul.w	r3, r1, r3
 8006b96:	4413      	add	r3, r2
 8006b98:	3361      	adds	r3, #97	; 0x61
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6818      	ldr	r0, [r3, #0]
 8006ba2:	78fb      	ldrb	r3, [r7, #3]
 8006ba4:	222c      	movs	r2, #44	; 0x2c
 8006ba6:	fb02 f303 	mul.w	r3, r2, r3
 8006baa:	3338      	adds	r3, #56	; 0x38
 8006bac:	687a      	ldr	r2, [r7, #4]
 8006bae:	18d1      	adds	r1, r2, r3
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	691b      	ldr	r3, [r3, #16]
 8006bb4:	b2db      	uxtb	r3, r3
 8006bb6:	461a      	mov	r2, r3
 8006bb8:	f005 fc62 	bl	800c480 <USB_HC_StartXfer>
 8006bbc:	4603      	mov	r3, r0
}
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	3708      	adds	r7, #8
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	bd80      	pop	{r7, pc}
 8006bc6:	bf00      	nop

08006bc8 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b086      	sub	sp, #24
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bd6:	693b      	ldr	r3, [r7, #16]
 8006bd8:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	4618      	mov	r0, r3
 8006be0:	f005 f963 	bl	800beaa <USB_GetMode>
 8006be4:	4603      	mov	r3, r0
 8006be6:	2b01      	cmp	r3, #1
 8006be8:	f040 80f6 	bne.w	8006dd8 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	f005 f947 	bl	800be84 <USB_ReadInterrupts>
 8006bf6:	4603      	mov	r3, r0
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	f000 80ec 	beq.w	8006dd6 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	4618      	mov	r0, r3
 8006c04:	f005 f93e 	bl	800be84 <USB_ReadInterrupts>
 8006c08:	4603      	mov	r3, r0
 8006c0a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006c0e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006c12:	d104      	bne.n	8006c1e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8006c1c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	4618      	mov	r0, r3
 8006c24:	f005 f92e 	bl	800be84 <USB_ReadInterrupts>
 8006c28:	4603      	mov	r3, r0
 8006c2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006c2e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006c32:	d104      	bne.n	8006c3e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006c3c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	4618      	mov	r0, r3
 8006c44:	f005 f91e 	bl	800be84 <USB_ReadInterrupts>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006c4e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006c52:	d104      	bne.n	8006c5e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8006c5c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	4618      	mov	r0, r3
 8006c64:	f005 f90e 	bl	800be84 <USB_ReadInterrupts>
 8006c68:	4603      	mov	r3, r0
 8006c6a:	f003 0302 	and.w	r3, r3, #2
 8006c6e:	2b02      	cmp	r3, #2
 8006c70:	d103      	bne.n	8006c7a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	2202      	movs	r2, #2
 8006c78:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	4618      	mov	r0, r3
 8006c80:	f005 f900 	bl	800be84 <USB_ReadInterrupts>
 8006c84:	4603      	mov	r3, r0
 8006c86:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006c8a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006c8e:	d11c      	bne.n	8006cca <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8006c98:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f003 0301 	and.w	r3, r3, #1
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d10f      	bne.n	8006cca <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8006caa:	2110      	movs	r1, #16
 8006cac:	6938      	ldr	r0, [r7, #16]
 8006cae:	f004 ffef 	bl	800bc90 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8006cb2:	6938      	ldr	r0, [r7, #16]
 8006cb4:	f005 f820 	bl	800bcf8 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	2101      	movs	r1, #1
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	f005 f9f6 	bl	800c0b0 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8006cc4:	6878      	ldr	r0, [r7, #4]
 8006cc6:	f007 ffc3 	bl	800ec50 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4618      	mov	r0, r3
 8006cd0:	f005 f8d8 	bl	800be84 <USB_ReadInterrupts>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006cda:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006cde:	d102      	bne.n	8006ce6 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8006ce0:	6878      	ldr	r0, [r7, #4]
 8006ce2:	f001 f89e 	bl	8007e22 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	4618      	mov	r0, r3
 8006cec:	f005 f8ca 	bl	800be84 <USB_ReadInterrupts>
 8006cf0:	4603      	mov	r3, r0
 8006cf2:	f003 0308 	and.w	r3, r3, #8
 8006cf6:	2b08      	cmp	r3, #8
 8006cf8:	d106      	bne.n	8006d08 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8006cfa:	6878      	ldr	r0, [r7, #4]
 8006cfc:	f007 ff8c 	bl	800ec18 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	2208      	movs	r2, #8
 8006d06:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	f005 f8b9 	bl	800be84 <USB_ReadInterrupts>
 8006d12:	4603      	mov	r3, r0
 8006d14:	f003 0310 	and.w	r3, r3, #16
 8006d18:	2b10      	cmp	r3, #16
 8006d1a:	d101      	bne.n	8006d20 <HAL_HCD_IRQHandler+0x158>
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	e000      	b.n	8006d22 <HAL_HCD_IRQHandler+0x15a>
 8006d20:	2300      	movs	r3, #0
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d012      	beq.n	8006d4c <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	699a      	ldr	r2, [r3, #24]
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f022 0210 	bic.w	r2, r2, #16
 8006d34:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8006d36:	6878      	ldr	r0, [r7, #4]
 8006d38:	f000 ffa1 	bl	8007c7e <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	699a      	ldr	r2, [r3, #24]
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f042 0210 	orr.w	r2, r2, #16
 8006d4a:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	4618      	mov	r0, r3
 8006d52:	f005 f897 	bl	800be84 <USB_ReadInterrupts>
 8006d56:	4603      	mov	r3, r0
 8006d58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d5c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006d60:	d13a      	bne.n	8006dd8 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	4618      	mov	r0, r3
 8006d68:	f005 fccc 	bl	800c704 <USB_HC_ReadInterrupt>
 8006d6c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8006d6e:	2300      	movs	r3, #0
 8006d70:	617b      	str	r3, [r7, #20]
 8006d72:	e025      	b.n	8006dc0 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8006d74:	697b      	ldr	r3, [r7, #20]
 8006d76:	f003 030f 	and.w	r3, r3, #15
 8006d7a:	68ba      	ldr	r2, [r7, #8]
 8006d7c:	fa22 f303 	lsr.w	r3, r2, r3
 8006d80:	f003 0301 	and.w	r3, r3, #1
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d018      	beq.n	8006dba <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8006d88:	697b      	ldr	r3, [r7, #20]
 8006d8a:	015a      	lsls	r2, r3, #5
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	4413      	add	r3, r2
 8006d90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006d9a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d9e:	d106      	bne.n	8006dae <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	b2db      	uxtb	r3, r3
 8006da4:	4619      	mov	r1, r3
 8006da6:	6878      	ldr	r0, [r7, #4]
 8006da8:	f000 f8ab 	bl	8006f02 <HCD_HC_IN_IRQHandler>
 8006dac:	e005      	b.n	8006dba <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8006dae:	697b      	ldr	r3, [r7, #20]
 8006db0:	b2db      	uxtb	r3, r3
 8006db2:	4619      	mov	r1, r3
 8006db4:	6878      	ldr	r0, [r7, #4]
 8006db6:	f000 fbf9 	bl	80075ac <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8006dba:	697b      	ldr	r3, [r7, #20]
 8006dbc:	3301      	adds	r3, #1
 8006dbe:	617b      	str	r3, [r7, #20]
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	689b      	ldr	r3, [r3, #8]
 8006dc4:	697a      	ldr	r2, [r7, #20]
 8006dc6:	429a      	cmp	r2, r3
 8006dc8:	d3d4      	bcc.n	8006d74 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006dd2:	615a      	str	r2, [r3, #20]
 8006dd4:	e000      	b.n	8006dd8 <HAL_HCD_IRQHandler+0x210>
      return;
 8006dd6:	bf00      	nop
    }
  }
}
 8006dd8:	3718      	adds	r7, #24
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	bd80      	pop	{r7, pc}

08006dde <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8006dde:	b580      	push	{r7, lr}
 8006de0:	b082      	sub	sp, #8
 8006de2:	af00      	add	r7, sp, #0
 8006de4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8006dec:	2b01      	cmp	r3, #1
 8006dee:	d101      	bne.n	8006df4 <HAL_HCD_Start+0x16>
 8006df0:	2302      	movs	r3, #2
 8006df2:	e013      	b.n	8006e1c <HAL_HCD_Start+0x3e>
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2201      	movs	r2, #1
 8006df8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	2101      	movs	r1, #1
 8006e02:	4618      	mov	r0, r3
 8006e04:	f005 f9b8 	bl	800c178 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	f004 fed0 	bl	800bbb2 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2200      	movs	r2, #0
 8006e16:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8006e1a:	2300      	movs	r3, #0
}
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	3708      	adds	r7, #8
 8006e20:	46bd      	mov	sp, r7
 8006e22:	bd80      	pop	{r7, pc}

08006e24 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b082      	sub	sp, #8
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8006e32:	2b01      	cmp	r3, #1
 8006e34:	d101      	bne.n	8006e3a <HAL_HCD_Stop+0x16>
 8006e36:	2302      	movs	r3, #2
 8006e38:	e00d      	b.n	8006e56 <HAL_HCD_Stop+0x32>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2201      	movs	r2, #1
 8006e3e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	4618      	mov	r0, r3
 8006e48:	f005 fda6 	bl	800c998 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8006e54:	2300      	movs	r3, #0
}
 8006e56:	4618      	mov	r0, r3
 8006e58:	3708      	adds	r7, #8
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	bd80      	pop	{r7, pc}

08006e5e <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8006e5e:	b580      	push	{r7, lr}
 8006e60:	b082      	sub	sp, #8
 8006e62:	af00      	add	r7, sp, #0
 8006e64:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	f005 f95a 	bl	800c124 <USB_ResetPort>
 8006e70:	4603      	mov	r3, r0
}
 8006e72:	4618      	mov	r0, r3
 8006e74:	3708      	adds	r7, #8
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bd80      	pop	{r7, pc}

08006e7a <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8006e7a:	b480      	push	{r7}
 8006e7c:	b083      	sub	sp, #12
 8006e7e:	af00      	add	r7, sp, #0
 8006e80:	6078      	str	r0, [r7, #4]
 8006e82:	460b      	mov	r3, r1
 8006e84:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8006e86:	78fb      	ldrb	r3, [r7, #3]
 8006e88:	687a      	ldr	r2, [r7, #4]
 8006e8a:	212c      	movs	r1, #44	; 0x2c
 8006e8c:	fb01 f303 	mul.w	r3, r1, r3
 8006e90:	4413      	add	r3, r2
 8006e92:	3360      	adds	r3, #96	; 0x60
 8006e94:	781b      	ldrb	r3, [r3, #0]
}
 8006e96:	4618      	mov	r0, r3
 8006e98:	370c      	adds	r7, #12
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea0:	4770      	bx	lr

08006ea2 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8006ea2:	b480      	push	{r7}
 8006ea4:	b083      	sub	sp, #12
 8006ea6:	af00      	add	r7, sp, #0
 8006ea8:	6078      	str	r0, [r7, #4]
 8006eaa:	460b      	mov	r3, r1
 8006eac:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8006eae:	78fb      	ldrb	r3, [r7, #3]
 8006eb0:	687a      	ldr	r2, [r7, #4]
 8006eb2:	212c      	movs	r1, #44	; 0x2c
 8006eb4:	fb01 f303 	mul.w	r3, r1, r3
 8006eb8:	4413      	add	r3, r2
 8006eba:	3350      	adds	r3, #80	; 0x50
 8006ebc:	681b      	ldr	r3, [r3, #0]
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	370c      	adds	r7, #12
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec8:	4770      	bx	lr

08006eca <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8006eca:	b580      	push	{r7, lr}
 8006ecc:	b082      	sub	sp, #8
 8006ece:	af00      	add	r7, sp, #0
 8006ed0:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	f005 f99e 	bl	800c218 <USB_GetCurrentFrame>
 8006edc:	4603      	mov	r3, r0
}
 8006ede:	4618      	mov	r0, r3
 8006ee0:	3708      	adds	r7, #8
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}

08006ee6 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8006ee6:	b580      	push	{r7, lr}
 8006ee8:	b082      	sub	sp, #8
 8006eea:	af00      	add	r7, sp, #0
 8006eec:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	f005 f979 	bl	800c1ea <USB_GetHostSpeed>
 8006ef8:	4603      	mov	r3, r0
}
 8006efa:	4618      	mov	r0, r3
 8006efc:	3708      	adds	r7, #8
 8006efe:	46bd      	mov	sp, r7
 8006f00:	bd80      	pop	{r7, pc}

08006f02 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8006f02:	b580      	push	{r7, lr}
 8006f04:	b086      	sub	sp, #24
 8006f06:	af00      	add	r7, sp, #0
 8006f08:	6078      	str	r0, [r7, #4]
 8006f0a:	460b      	mov	r3, r1
 8006f0c:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f14:	697b      	ldr	r3, [r7, #20]
 8006f16:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8006f18:	78fb      	ldrb	r3, [r7, #3]
 8006f1a:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	015a      	lsls	r2, r3, #5
 8006f20:	693b      	ldr	r3, [r7, #16]
 8006f22:	4413      	add	r3, r2
 8006f24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f28:	689b      	ldr	r3, [r3, #8]
 8006f2a:	f003 0304 	and.w	r3, r3, #4
 8006f2e:	2b04      	cmp	r3, #4
 8006f30:	d11a      	bne.n	8006f68 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	015a      	lsls	r2, r3, #5
 8006f36:	693b      	ldr	r3, [r7, #16]
 8006f38:	4413      	add	r3, r2
 8006f3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f3e:	461a      	mov	r2, r3
 8006f40:	2304      	movs	r3, #4
 8006f42:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8006f44:	687a      	ldr	r2, [r7, #4]
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	212c      	movs	r1, #44	; 0x2c
 8006f4a:	fb01 f303 	mul.w	r3, r1, r3
 8006f4e:	4413      	add	r3, r2
 8006f50:	3361      	adds	r3, #97	; 0x61
 8006f52:	2206      	movs	r2, #6
 8006f54:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	68fa      	ldr	r2, [r7, #12]
 8006f5c:	b2d2      	uxtb	r2, r2
 8006f5e:	4611      	mov	r1, r2
 8006f60:	4618      	mov	r0, r3
 8006f62:	f005 fbe0 	bl	800c726 <USB_HC_Halt>
 8006f66:	e0af      	b.n	80070c8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	015a      	lsls	r2, r3, #5
 8006f6c:	693b      	ldr	r3, [r7, #16]
 8006f6e:	4413      	add	r3, r2
 8006f70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f74:	689b      	ldr	r3, [r3, #8]
 8006f76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f7a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f7e:	d11b      	bne.n	8006fb8 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	015a      	lsls	r2, r3, #5
 8006f84:	693b      	ldr	r3, [r7, #16]
 8006f86:	4413      	add	r3, r2
 8006f88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f8c:	461a      	mov	r2, r3
 8006f8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006f92:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8006f94:	687a      	ldr	r2, [r7, #4]
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	212c      	movs	r1, #44	; 0x2c
 8006f9a:	fb01 f303 	mul.w	r3, r1, r3
 8006f9e:	4413      	add	r3, r2
 8006fa0:	3361      	adds	r3, #97	; 0x61
 8006fa2:	2207      	movs	r2, #7
 8006fa4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	68fa      	ldr	r2, [r7, #12]
 8006fac:	b2d2      	uxtb	r2, r2
 8006fae:	4611      	mov	r1, r2
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	f005 fbb8 	bl	800c726 <USB_HC_Halt>
 8006fb6:	e087      	b.n	80070c8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	015a      	lsls	r2, r3, #5
 8006fbc:	693b      	ldr	r3, [r7, #16]
 8006fbe:	4413      	add	r3, r2
 8006fc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006fc4:	689b      	ldr	r3, [r3, #8]
 8006fc6:	f003 0320 	and.w	r3, r3, #32
 8006fca:	2b20      	cmp	r3, #32
 8006fcc:	d109      	bne.n	8006fe2 <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	015a      	lsls	r2, r3, #5
 8006fd2:	693b      	ldr	r3, [r7, #16]
 8006fd4:	4413      	add	r3, r2
 8006fd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006fda:	461a      	mov	r2, r3
 8006fdc:	2320      	movs	r3, #32
 8006fde:	6093      	str	r3, [r2, #8]
 8006fe0:	e072      	b.n	80070c8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	015a      	lsls	r2, r3, #5
 8006fe6:	693b      	ldr	r3, [r7, #16]
 8006fe8:	4413      	add	r3, r2
 8006fea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006fee:	689b      	ldr	r3, [r3, #8]
 8006ff0:	f003 0308 	and.w	r3, r3, #8
 8006ff4:	2b08      	cmp	r3, #8
 8006ff6:	d11a      	bne.n	800702e <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	015a      	lsls	r2, r3, #5
 8006ffc:	693b      	ldr	r3, [r7, #16]
 8006ffe:	4413      	add	r3, r2
 8007000:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007004:	461a      	mov	r2, r3
 8007006:	2308      	movs	r3, #8
 8007008:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 800700a:	687a      	ldr	r2, [r7, #4]
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	212c      	movs	r1, #44	; 0x2c
 8007010:	fb01 f303 	mul.w	r3, r1, r3
 8007014:	4413      	add	r3, r2
 8007016:	3361      	adds	r3, #97	; 0x61
 8007018:	2205      	movs	r2, #5
 800701a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	68fa      	ldr	r2, [r7, #12]
 8007022:	b2d2      	uxtb	r2, r2
 8007024:	4611      	mov	r1, r2
 8007026:	4618      	mov	r0, r3
 8007028:	f005 fb7d 	bl	800c726 <USB_HC_Halt>
 800702c:	e04c      	b.n	80070c8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	015a      	lsls	r2, r3, #5
 8007032:	693b      	ldr	r3, [r7, #16]
 8007034:	4413      	add	r3, r2
 8007036:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800703a:	689b      	ldr	r3, [r3, #8]
 800703c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007040:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007044:	d11b      	bne.n	800707e <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	015a      	lsls	r2, r3, #5
 800704a:	693b      	ldr	r3, [r7, #16]
 800704c:	4413      	add	r3, r2
 800704e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007052:	461a      	mov	r2, r3
 8007054:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007058:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800705a:	687a      	ldr	r2, [r7, #4]
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	212c      	movs	r1, #44	; 0x2c
 8007060:	fb01 f303 	mul.w	r3, r1, r3
 8007064:	4413      	add	r3, r2
 8007066:	3361      	adds	r3, #97	; 0x61
 8007068:	2208      	movs	r2, #8
 800706a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	68fa      	ldr	r2, [r7, #12]
 8007072:	b2d2      	uxtb	r2, r2
 8007074:	4611      	mov	r1, r2
 8007076:	4618      	mov	r0, r3
 8007078:	f005 fb55 	bl	800c726 <USB_HC_Halt>
 800707c:	e024      	b.n	80070c8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	015a      	lsls	r2, r3, #5
 8007082:	693b      	ldr	r3, [r7, #16]
 8007084:	4413      	add	r3, r2
 8007086:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800708a:	689b      	ldr	r3, [r3, #8]
 800708c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007090:	2b80      	cmp	r3, #128	; 0x80
 8007092:	d119      	bne.n	80070c8 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	015a      	lsls	r2, r3, #5
 8007098:	693b      	ldr	r3, [r7, #16]
 800709a:	4413      	add	r3, r2
 800709c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80070a0:	461a      	mov	r2, r3
 80070a2:	2380      	movs	r3, #128	; 0x80
 80070a4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80070a6:	687a      	ldr	r2, [r7, #4]
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	212c      	movs	r1, #44	; 0x2c
 80070ac:	fb01 f303 	mul.w	r3, r1, r3
 80070b0:	4413      	add	r3, r2
 80070b2:	3361      	adds	r3, #97	; 0x61
 80070b4:	2206      	movs	r2, #6
 80070b6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	68fa      	ldr	r2, [r7, #12]
 80070be:	b2d2      	uxtb	r2, r2
 80070c0:	4611      	mov	r1, r2
 80070c2:	4618      	mov	r0, r3
 80070c4:	f005 fb2f 	bl	800c726 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	015a      	lsls	r2, r3, #5
 80070cc:	693b      	ldr	r3, [r7, #16]
 80070ce:	4413      	add	r3, r2
 80070d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80070d4:	689b      	ldr	r3, [r3, #8]
 80070d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80070da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070de:	d112      	bne.n	8007106 <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	68fa      	ldr	r2, [r7, #12]
 80070e6:	b2d2      	uxtb	r2, r2
 80070e8:	4611      	mov	r1, r2
 80070ea:	4618      	mov	r0, r3
 80070ec:	f005 fb1b 	bl	800c726 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	015a      	lsls	r2, r3, #5
 80070f4:	693b      	ldr	r3, [r7, #16]
 80070f6:	4413      	add	r3, r2
 80070f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80070fc:	461a      	mov	r2, r3
 80070fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007102:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8007104:	e24e      	b.n	80075a4 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	015a      	lsls	r2, r3, #5
 800710a:	693b      	ldr	r3, [r7, #16]
 800710c:	4413      	add	r3, r2
 800710e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007112:	689b      	ldr	r3, [r3, #8]
 8007114:	f003 0301 	and.w	r3, r3, #1
 8007118:	2b01      	cmp	r3, #1
 800711a:	f040 80df 	bne.w	80072dc <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	691b      	ldr	r3, [r3, #16]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d019      	beq.n	800715a <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8007126:	687a      	ldr	r2, [r7, #4]
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	212c      	movs	r1, #44	; 0x2c
 800712c:	fb01 f303 	mul.w	r3, r1, r3
 8007130:	4413      	add	r3, r2
 8007132:	3348      	adds	r3, #72	; 0x48
 8007134:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	0159      	lsls	r1, r3, #5
 800713a:	693b      	ldr	r3, [r7, #16]
 800713c:	440b      	add	r3, r1
 800713e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007142:	691b      	ldr	r3, [r3, #16]
 8007144:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8007148:	1ad2      	subs	r2, r2, r3
 800714a:	6879      	ldr	r1, [r7, #4]
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	202c      	movs	r0, #44	; 0x2c
 8007150:	fb00 f303 	mul.w	r3, r0, r3
 8007154:	440b      	add	r3, r1
 8007156:	3350      	adds	r3, #80	; 0x50
 8007158:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 800715a:	687a      	ldr	r2, [r7, #4]
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	212c      	movs	r1, #44	; 0x2c
 8007160:	fb01 f303 	mul.w	r3, r1, r3
 8007164:	4413      	add	r3, r2
 8007166:	3361      	adds	r3, #97	; 0x61
 8007168:	2201      	movs	r2, #1
 800716a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800716c:	687a      	ldr	r2, [r7, #4]
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	212c      	movs	r1, #44	; 0x2c
 8007172:	fb01 f303 	mul.w	r3, r1, r3
 8007176:	4413      	add	r3, r2
 8007178:	335c      	adds	r3, #92	; 0x5c
 800717a:	2200      	movs	r2, #0
 800717c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	015a      	lsls	r2, r3, #5
 8007182:	693b      	ldr	r3, [r7, #16]
 8007184:	4413      	add	r3, r2
 8007186:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800718a:	461a      	mov	r2, r3
 800718c:	2301      	movs	r3, #1
 800718e:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8007190:	687a      	ldr	r2, [r7, #4]
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	212c      	movs	r1, #44	; 0x2c
 8007196:	fb01 f303 	mul.w	r3, r1, r3
 800719a:	4413      	add	r3, r2
 800719c:	333f      	adds	r3, #63	; 0x3f
 800719e:	781b      	ldrb	r3, [r3, #0]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d009      	beq.n	80071b8 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80071a4:	687a      	ldr	r2, [r7, #4]
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	212c      	movs	r1, #44	; 0x2c
 80071aa:	fb01 f303 	mul.w	r3, r1, r3
 80071ae:	4413      	add	r3, r2
 80071b0:	333f      	adds	r3, #63	; 0x3f
 80071b2:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80071b4:	2b02      	cmp	r3, #2
 80071b6:	d111      	bne.n	80071dc <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	68fa      	ldr	r2, [r7, #12]
 80071be:	b2d2      	uxtb	r2, r2
 80071c0:	4611      	mov	r1, r2
 80071c2:	4618      	mov	r0, r3
 80071c4:	f005 faaf 	bl	800c726 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	015a      	lsls	r2, r3, #5
 80071cc:	693b      	ldr	r3, [r7, #16]
 80071ce:	4413      	add	r3, r2
 80071d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80071d4:	461a      	mov	r2, r3
 80071d6:	2310      	movs	r3, #16
 80071d8:	6093      	str	r3, [r2, #8]
 80071da:	e03a      	b.n	8007252 <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 80071dc:	687a      	ldr	r2, [r7, #4]
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	212c      	movs	r1, #44	; 0x2c
 80071e2:	fb01 f303 	mul.w	r3, r1, r3
 80071e6:	4413      	add	r3, r2
 80071e8:	333f      	adds	r3, #63	; 0x3f
 80071ea:	781b      	ldrb	r3, [r3, #0]
 80071ec:	2b03      	cmp	r3, #3
 80071ee:	d009      	beq.n	8007204 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 80071f0:	687a      	ldr	r2, [r7, #4]
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	212c      	movs	r1, #44	; 0x2c
 80071f6:	fb01 f303 	mul.w	r3, r1, r3
 80071fa:	4413      	add	r3, r2
 80071fc:	333f      	adds	r3, #63	; 0x3f
 80071fe:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8007200:	2b01      	cmp	r3, #1
 8007202:	d126      	bne.n	8007252 <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	015a      	lsls	r2, r3, #5
 8007208:	693b      	ldr	r3, [r7, #16]
 800720a:	4413      	add	r3, r2
 800720c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	68fa      	ldr	r2, [r7, #12]
 8007214:	0151      	lsls	r1, r2, #5
 8007216:	693a      	ldr	r2, [r7, #16]
 8007218:	440a      	add	r2, r1
 800721a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800721e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007222:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8007224:	687a      	ldr	r2, [r7, #4]
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	212c      	movs	r1, #44	; 0x2c
 800722a:	fb01 f303 	mul.w	r3, r1, r3
 800722e:	4413      	add	r3, r2
 8007230:	3360      	adds	r3, #96	; 0x60
 8007232:	2201      	movs	r2, #1
 8007234:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	b2d9      	uxtb	r1, r3
 800723a:	687a      	ldr	r2, [r7, #4]
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	202c      	movs	r0, #44	; 0x2c
 8007240:	fb00 f303 	mul.w	r3, r0, r3
 8007244:	4413      	add	r3, r2
 8007246:	3360      	adds	r3, #96	; 0x60
 8007248:	781b      	ldrb	r3, [r3, #0]
 800724a:	461a      	mov	r2, r3
 800724c:	6878      	ldr	r0, [r7, #4]
 800724e:	f007 fd0d 	bl	800ec6c <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	691b      	ldr	r3, [r3, #16]
 8007256:	2b01      	cmp	r3, #1
 8007258:	d12b      	bne.n	80072b2 <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 800725a:	687a      	ldr	r2, [r7, #4]
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	212c      	movs	r1, #44	; 0x2c
 8007260:	fb01 f303 	mul.w	r3, r1, r3
 8007264:	4413      	add	r3, r2
 8007266:	3348      	adds	r3, #72	; 0x48
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	6879      	ldr	r1, [r7, #4]
 800726c:	68fa      	ldr	r2, [r7, #12]
 800726e:	202c      	movs	r0, #44	; 0x2c
 8007270:	fb00 f202 	mul.w	r2, r0, r2
 8007274:	440a      	add	r2, r1
 8007276:	3240      	adds	r2, #64	; 0x40
 8007278:	8812      	ldrh	r2, [r2, #0]
 800727a:	fbb3 f3f2 	udiv	r3, r3, r2
 800727e:	f003 0301 	and.w	r3, r3, #1
 8007282:	2b00      	cmp	r3, #0
 8007284:	f000 818e 	beq.w	80075a4 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8007288:	687a      	ldr	r2, [r7, #4]
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	212c      	movs	r1, #44	; 0x2c
 800728e:	fb01 f303 	mul.w	r3, r1, r3
 8007292:	4413      	add	r3, r2
 8007294:	3354      	adds	r3, #84	; 0x54
 8007296:	781b      	ldrb	r3, [r3, #0]
 8007298:	f083 0301 	eor.w	r3, r3, #1
 800729c:	b2d8      	uxtb	r0, r3
 800729e:	687a      	ldr	r2, [r7, #4]
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	212c      	movs	r1, #44	; 0x2c
 80072a4:	fb01 f303 	mul.w	r3, r1, r3
 80072a8:	4413      	add	r3, r2
 80072aa:	3354      	adds	r3, #84	; 0x54
 80072ac:	4602      	mov	r2, r0
 80072ae:	701a      	strb	r2, [r3, #0]
}
 80072b0:	e178      	b.n	80075a4 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80072b2:	687a      	ldr	r2, [r7, #4]
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	212c      	movs	r1, #44	; 0x2c
 80072b8:	fb01 f303 	mul.w	r3, r1, r3
 80072bc:	4413      	add	r3, r2
 80072be:	3354      	adds	r3, #84	; 0x54
 80072c0:	781b      	ldrb	r3, [r3, #0]
 80072c2:	f083 0301 	eor.w	r3, r3, #1
 80072c6:	b2d8      	uxtb	r0, r3
 80072c8:	687a      	ldr	r2, [r7, #4]
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	212c      	movs	r1, #44	; 0x2c
 80072ce:	fb01 f303 	mul.w	r3, r1, r3
 80072d2:	4413      	add	r3, r2
 80072d4:	3354      	adds	r3, #84	; 0x54
 80072d6:	4602      	mov	r2, r0
 80072d8:	701a      	strb	r2, [r3, #0]
}
 80072da:	e163      	b.n	80075a4 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	015a      	lsls	r2, r3, #5
 80072e0:	693b      	ldr	r3, [r7, #16]
 80072e2:	4413      	add	r3, r2
 80072e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80072e8:	689b      	ldr	r3, [r3, #8]
 80072ea:	f003 0302 	and.w	r3, r3, #2
 80072ee:	2b02      	cmp	r3, #2
 80072f0:	f040 80f6 	bne.w	80074e0 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80072f4:	687a      	ldr	r2, [r7, #4]
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	212c      	movs	r1, #44	; 0x2c
 80072fa:	fb01 f303 	mul.w	r3, r1, r3
 80072fe:	4413      	add	r3, r2
 8007300:	3361      	adds	r3, #97	; 0x61
 8007302:	781b      	ldrb	r3, [r3, #0]
 8007304:	2b01      	cmp	r3, #1
 8007306:	d109      	bne.n	800731c <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8007308:	687a      	ldr	r2, [r7, #4]
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	212c      	movs	r1, #44	; 0x2c
 800730e:	fb01 f303 	mul.w	r3, r1, r3
 8007312:	4413      	add	r3, r2
 8007314:	3360      	adds	r3, #96	; 0x60
 8007316:	2201      	movs	r2, #1
 8007318:	701a      	strb	r2, [r3, #0]
 800731a:	e0c9      	b.n	80074b0 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800731c:	687a      	ldr	r2, [r7, #4]
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	212c      	movs	r1, #44	; 0x2c
 8007322:	fb01 f303 	mul.w	r3, r1, r3
 8007326:	4413      	add	r3, r2
 8007328:	3361      	adds	r3, #97	; 0x61
 800732a:	781b      	ldrb	r3, [r3, #0]
 800732c:	2b05      	cmp	r3, #5
 800732e:	d109      	bne.n	8007344 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8007330:	687a      	ldr	r2, [r7, #4]
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	212c      	movs	r1, #44	; 0x2c
 8007336:	fb01 f303 	mul.w	r3, r1, r3
 800733a:	4413      	add	r3, r2
 800733c:	3360      	adds	r3, #96	; 0x60
 800733e:	2205      	movs	r2, #5
 8007340:	701a      	strb	r2, [r3, #0]
 8007342:	e0b5      	b.n	80074b0 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8007344:	687a      	ldr	r2, [r7, #4]
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	212c      	movs	r1, #44	; 0x2c
 800734a:	fb01 f303 	mul.w	r3, r1, r3
 800734e:	4413      	add	r3, r2
 8007350:	3361      	adds	r3, #97	; 0x61
 8007352:	781b      	ldrb	r3, [r3, #0]
 8007354:	2b06      	cmp	r3, #6
 8007356:	d009      	beq.n	800736c <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8007358:	687a      	ldr	r2, [r7, #4]
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	212c      	movs	r1, #44	; 0x2c
 800735e:	fb01 f303 	mul.w	r3, r1, r3
 8007362:	4413      	add	r3, r2
 8007364:	3361      	adds	r3, #97	; 0x61
 8007366:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8007368:	2b08      	cmp	r3, #8
 800736a:	d150      	bne.n	800740e <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 800736c:	687a      	ldr	r2, [r7, #4]
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	212c      	movs	r1, #44	; 0x2c
 8007372:	fb01 f303 	mul.w	r3, r1, r3
 8007376:	4413      	add	r3, r2
 8007378:	335c      	adds	r3, #92	; 0x5c
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	1c5a      	adds	r2, r3, #1
 800737e:	6879      	ldr	r1, [r7, #4]
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	202c      	movs	r0, #44	; 0x2c
 8007384:	fb00 f303 	mul.w	r3, r0, r3
 8007388:	440b      	add	r3, r1
 800738a:	335c      	adds	r3, #92	; 0x5c
 800738c:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800738e:	687a      	ldr	r2, [r7, #4]
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	212c      	movs	r1, #44	; 0x2c
 8007394:	fb01 f303 	mul.w	r3, r1, r3
 8007398:	4413      	add	r3, r2
 800739a:	335c      	adds	r3, #92	; 0x5c
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	2b02      	cmp	r3, #2
 80073a0:	d912      	bls.n	80073c8 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80073a2:	687a      	ldr	r2, [r7, #4]
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	212c      	movs	r1, #44	; 0x2c
 80073a8:	fb01 f303 	mul.w	r3, r1, r3
 80073ac:	4413      	add	r3, r2
 80073ae:	335c      	adds	r3, #92	; 0x5c
 80073b0:	2200      	movs	r2, #0
 80073b2:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80073b4:	687a      	ldr	r2, [r7, #4]
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	212c      	movs	r1, #44	; 0x2c
 80073ba:	fb01 f303 	mul.w	r3, r1, r3
 80073be:	4413      	add	r3, r2
 80073c0:	3360      	adds	r3, #96	; 0x60
 80073c2:	2204      	movs	r2, #4
 80073c4:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80073c6:	e073      	b.n	80074b0 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80073c8:	687a      	ldr	r2, [r7, #4]
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	212c      	movs	r1, #44	; 0x2c
 80073ce:	fb01 f303 	mul.w	r3, r1, r3
 80073d2:	4413      	add	r3, r2
 80073d4:	3360      	adds	r3, #96	; 0x60
 80073d6:	2202      	movs	r2, #2
 80073d8:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	015a      	lsls	r2, r3, #5
 80073de:	693b      	ldr	r3, [r7, #16]
 80073e0:	4413      	add	r3, r2
 80073e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80073f0:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80073f8:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	015a      	lsls	r2, r3, #5
 80073fe:	693b      	ldr	r3, [r7, #16]
 8007400:	4413      	add	r3, r2
 8007402:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007406:	461a      	mov	r2, r3
 8007408:	68bb      	ldr	r3, [r7, #8]
 800740a:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800740c:	e050      	b.n	80074b0 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800740e:	687a      	ldr	r2, [r7, #4]
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	212c      	movs	r1, #44	; 0x2c
 8007414:	fb01 f303 	mul.w	r3, r1, r3
 8007418:	4413      	add	r3, r2
 800741a:	3361      	adds	r3, #97	; 0x61
 800741c:	781b      	ldrb	r3, [r3, #0]
 800741e:	2b03      	cmp	r3, #3
 8007420:	d122      	bne.n	8007468 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8007422:	687a      	ldr	r2, [r7, #4]
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	212c      	movs	r1, #44	; 0x2c
 8007428:	fb01 f303 	mul.w	r3, r1, r3
 800742c:	4413      	add	r3, r2
 800742e:	3360      	adds	r3, #96	; 0x60
 8007430:	2202      	movs	r2, #2
 8007432:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	015a      	lsls	r2, r3, #5
 8007438:	693b      	ldr	r3, [r7, #16]
 800743a:	4413      	add	r3, r2
 800743c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007444:	68bb      	ldr	r3, [r7, #8]
 8007446:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800744a:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 800744c:	68bb      	ldr	r3, [r7, #8]
 800744e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007452:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	015a      	lsls	r2, r3, #5
 8007458:	693b      	ldr	r3, [r7, #16]
 800745a:	4413      	add	r3, r2
 800745c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007460:	461a      	mov	r2, r3
 8007462:	68bb      	ldr	r3, [r7, #8]
 8007464:	6013      	str	r3, [r2, #0]
 8007466:	e023      	b.n	80074b0 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8007468:	687a      	ldr	r2, [r7, #4]
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	212c      	movs	r1, #44	; 0x2c
 800746e:	fb01 f303 	mul.w	r3, r1, r3
 8007472:	4413      	add	r3, r2
 8007474:	3361      	adds	r3, #97	; 0x61
 8007476:	781b      	ldrb	r3, [r3, #0]
 8007478:	2b07      	cmp	r3, #7
 800747a:	d119      	bne.n	80074b0 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 800747c:	687a      	ldr	r2, [r7, #4]
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	212c      	movs	r1, #44	; 0x2c
 8007482:	fb01 f303 	mul.w	r3, r1, r3
 8007486:	4413      	add	r3, r2
 8007488:	335c      	adds	r3, #92	; 0x5c
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	1c5a      	adds	r2, r3, #1
 800748e:	6879      	ldr	r1, [r7, #4]
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	202c      	movs	r0, #44	; 0x2c
 8007494:	fb00 f303 	mul.w	r3, r0, r3
 8007498:	440b      	add	r3, r1
 800749a:	335c      	adds	r3, #92	; 0x5c
 800749c:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 800749e:	687a      	ldr	r2, [r7, #4]
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	212c      	movs	r1, #44	; 0x2c
 80074a4:	fb01 f303 	mul.w	r3, r1, r3
 80074a8:	4413      	add	r3, r2
 80074aa:	3360      	adds	r3, #96	; 0x60
 80074ac:	2204      	movs	r2, #4
 80074ae:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	015a      	lsls	r2, r3, #5
 80074b4:	693b      	ldr	r3, [r7, #16]
 80074b6:	4413      	add	r3, r2
 80074b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80074bc:	461a      	mov	r2, r3
 80074be:	2302      	movs	r3, #2
 80074c0:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	b2d9      	uxtb	r1, r3
 80074c6:	687a      	ldr	r2, [r7, #4]
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	202c      	movs	r0, #44	; 0x2c
 80074cc:	fb00 f303 	mul.w	r3, r0, r3
 80074d0:	4413      	add	r3, r2
 80074d2:	3360      	adds	r3, #96	; 0x60
 80074d4:	781b      	ldrb	r3, [r3, #0]
 80074d6:	461a      	mov	r2, r3
 80074d8:	6878      	ldr	r0, [r7, #4]
 80074da:	f007 fbc7 	bl	800ec6c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80074de:	e061      	b.n	80075a4 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	015a      	lsls	r2, r3, #5
 80074e4:	693b      	ldr	r3, [r7, #16]
 80074e6:	4413      	add	r3, r2
 80074e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80074ec:	689b      	ldr	r3, [r3, #8]
 80074ee:	f003 0310 	and.w	r3, r3, #16
 80074f2:	2b10      	cmp	r3, #16
 80074f4:	d156      	bne.n	80075a4 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80074f6:	687a      	ldr	r2, [r7, #4]
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	212c      	movs	r1, #44	; 0x2c
 80074fc:	fb01 f303 	mul.w	r3, r1, r3
 8007500:	4413      	add	r3, r2
 8007502:	333f      	adds	r3, #63	; 0x3f
 8007504:	781b      	ldrb	r3, [r3, #0]
 8007506:	2b03      	cmp	r3, #3
 8007508:	d111      	bne.n	800752e <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800750a:	687a      	ldr	r2, [r7, #4]
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	212c      	movs	r1, #44	; 0x2c
 8007510:	fb01 f303 	mul.w	r3, r1, r3
 8007514:	4413      	add	r3, r2
 8007516:	335c      	adds	r3, #92	; 0x5c
 8007518:	2200      	movs	r2, #0
 800751a:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	68fa      	ldr	r2, [r7, #12]
 8007522:	b2d2      	uxtb	r2, r2
 8007524:	4611      	mov	r1, r2
 8007526:	4618      	mov	r0, r3
 8007528:	f005 f8fd 	bl	800c726 <USB_HC_Halt>
 800752c:	e031      	b.n	8007592 <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800752e:	687a      	ldr	r2, [r7, #4]
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	212c      	movs	r1, #44	; 0x2c
 8007534:	fb01 f303 	mul.w	r3, r1, r3
 8007538:	4413      	add	r3, r2
 800753a:	333f      	adds	r3, #63	; 0x3f
 800753c:	781b      	ldrb	r3, [r3, #0]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d009      	beq.n	8007556 <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8007542:	687a      	ldr	r2, [r7, #4]
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	212c      	movs	r1, #44	; 0x2c
 8007548:	fb01 f303 	mul.w	r3, r1, r3
 800754c:	4413      	add	r3, r2
 800754e:	333f      	adds	r3, #63	; 0x3f
 8007550:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8007552:	2b02      	cmp	r3, #2
 8007554:	d11d      	bne.n	8007592 <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8007556:	687a      	ldr	r2, [r7, #4]
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	212c      	movs	r1, #44	; 0x2c
 800755c:	fb01 f303 	mul.w	r3, r1, r3
 8007560:	4413      	add	r3, r2
 8007562:	335c      	adds	r3, #92	; 0x5c
 8007564:	2200      	movs	r2, #0
 8007566:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	691b      	ldr	r3, [r3, #16]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d110      	bne.n	8007592 <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8007570:	687a      	ldr	r2, [r7, #4]
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	212c      	movs	r1, #44	; 0x2c
 8007576:	fb01 f303 	mul.w	r3, r1, r3
 800757a:	4413      	add	r3, r2
 800757c:	3361      	adds	r3, #97	; 0x61
 800757e:	2203      	movs	r2, #3
 8007580:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	68fa      	ldr	r2, [r7, #12]
 8007588:	b2d2      	uxtb	r2, r2
 800758a:	4611      	mov	r1, r2
 800758c:	4618      	mov	r0, r3
 800758e:	f005 f8ca 	bl	800c726 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	015a      	lsls	r2, r3, #5
 8007596:	693b      	ldr	r3, [r7, #16]
 8007598:	4413      	add	r3, r2
 800759a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800759e:	461a      	mov	r2, r3
 80075a0:	2310      	movs	r3, #16
 80075a2:	6093      	str	r3, [r2, #8]
}
 80075a4:	bf00      	nop
 80075a6:	3718      	adds	r7, #24
 80075a8:	46bd      	mov	sp, r7
 80075aa:	bd80      	pop	{r7, pc}

080075ac <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b088      	sub	sp, #32
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
 80075b4:	460b      	mov	r3, r1
 80075b6:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075be:	69fb      	ldr	r3, [r7, #28]
 80075c0:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 80075c2:	78fb      	ldrb	r3, [r7, #3]
 80075c4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80075c6:	697b      	ldr	r3, [r7, #20]
 80075c8:	015a      	lsls	r2, r3, #5
 80075ca:	69bb      	ldr	r3, [r7, #24]
 80075cc:	4413      	add	r3, r2
 80075ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075d2:	689b      	ldr	r3, [r3, #8]
 80075d4:	f003 0304 	and.w	r3, r3, #4
 80075d8:	2b04      	cmp	r3, #4
 80075da:	d11a      	bne.n	8007612 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80075dc:	697b      	ldr	r3, [r7, #20]
 80075de:	015a      	lsls	r2, r3, #5
 80075e0:	69bb      	ldr	r3, [r7, #24]
 80075e2:	4413      	add	r3, r2
 80075e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075e8:	461a      	mov	r2, r3
 80075ea:	2304      	movs	r3, #4
 80075ec:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80075ee:	687a      	ldr	r2, [r7, #4]
 80075f0:	697b      	ldr	r3, [r7, #20]
 80075f2:	212c      	movs	r1, #44	; 0x2c
 80075f4:	fb01 f303 	mul.w	r3, r1, r3
 80075f8:	4413      	add	r3, r2
 80075fa:	3361      	adds	r3, #97	; 0x61
 80075fc:	2206      	movs	r2, #6
 80075fe:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	697a      	ldr	r2, [r7, #20]
 8007606:	b2d2      	uxtb	r2, r2
 8007608:	4611      	mov	r1, r2
 800760a:	4618      	mov	r0, r3
 800760c:	f005 f88b 	bl	800c726 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8007610:	e331      	b.n	8007c76 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8007612:	697b      	ldr	r3, [r7, #20]
 8007614:	015a      	lsls	r2, r3, #5
 8007616:	69bb      	ldr	r3, [r7, #24]
 8007618:	4413      	add	r3, r2
 800761a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800761e:	689b      	ldr	r3, [r3, #8]
 8007620:	f003 0320 	and.w	r3, r3, #32
 8007624:	2b20      	cmp	r3, #32
 8007626:	d12e      	bne.n	8007686 <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8007628:	697b      	ldr	r3, [r7, #20]
 800762a:	015a      	lsls	r2, r3, #5
 800762c:	69bb      	ldr	r3, [r7, #24]
 800762e:	4413      	add	r3, r2
 8007630:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007634:	461a      	mov	r2, r3
 8007636:	2320      	movs	r3, #32
 8007638:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 800763a:	687a      	ldr	r2, [r7, #4]
 800763c:	697b      	ldr	r3, [r7, #20]
 800763e:	212c      	movs	r1, #44	; 0x2c
 8007640:	fb01 f303 	mul.w	r3, r1, r3
 8007644:	4413      	add	r3, r2
 8007646:	333d      	adds	r3, #61	; 0x3d
 8007648:	781b      	ldrb	r3, [r3, #0]
 800764a:	2b01      	cmp	r3, #1
 800764c:	f040 8313 	bne.w	8007c76 <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8007650:	687a      	ldr	r2, [r7, #4]
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	212c      	movs	r1, #44	; 0x2c
 8007656:	fb01 f303 	mul.w	r3, r1, r3
 800765a:	4413      	add	r3, r2
 800765c:	333d      	adds	r3, #61	; 0x3d
 800765e:	2200      	movs	r2, #0
 8007660:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8007662:	687a      	ldr	r2, [r7, #4]
 8007664:	697b      	ldr	r3, [r7, #20]
 8007666:	212c      	movs	r1, #44	; 0x2c
 8007668:	fb01 f303 	mul.w	r3, r1, r3
 800766c:	4413      	add	r3, r2
 800766e:	3360      	adds	r3, #96	; 0x60
 8007670:	2202      	movs	r2, #2
 8007672:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	697a      	ldr	r2, [r7, #20]
 800767a:	b2d2      	uxtb	r2, r2
 800767c:	4611      	mov	r1, r2
 800767e:	4618      	mov	r0, r3
 8007680:	f005 f851 	bl	800c726 <USB_HC_Halt>
}
 8007684:	e2f7      	b.n	8007c76 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8007686:	697b      	ldr	r3, [r7, #20]
 8007688:	015a      	lsls	r2, r3, #5
 800768a:	69bb      	ldr	r3, [r7, #24]
 800768c:	4413      	add	r3, r2
 800768e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007692:	689b      	ldr	r3, [r3, #8]
 8007694:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007698:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800769c:	d112      	bne.n	80076c4 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800769e:	697b      	ldr	r3, [r7, #20]
 80076a0:	015a      	lsls	r2, r3, #5
 80076a2:	69bb      	ldr	r3, [r7, #24]
 80076a4:	4413      	add	r3, r2
 80076a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80076aa:	461a      	mov	r2, r3
 80076ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80076b0:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	697a      	ldr	r2, [r7, #20]
 80076b8:	b2d2      	uxtb	r2, r2
 80076ba:	4611      	mov	r1, r2
 80076bc:	4618      	mov	r0, r3
 80076be:	f005 f832 	bl	800c726 <USB_HC_Halt>
}
 80076c2:	e2d8      	b.n	8007c76 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80076c4:	697b      	ldr	r3, [r7, #20]
 80076c6:	015a      	lsls	r2, r3, #5
 80076c8:	69bb      	ldr	r3, [r7, #24]
 80076ca:	4413      	add	r3, r2
 80076cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80076d0:	689b      	ldr	r3, [r3, #8]
 80076d2:	f003 0301 	and.w	r3, r3, #1
 80076d6:	2b01      	cmp	r3, #1
 80076d8:	d140      	bne.n	800775c <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80076da:	687a      	ldr	r2, [r7, #4]
 80076dc:	697b      	ldr	r3, [r7, #20]
 80076de:	212c      	movs	r1, #44	; 0x2c
 80076e0:	fb01 f303 	mul.w	r3, r1, r3
 80076e4:	4413      	add	r3, r2
 80076e6:	335c      	adds	r3, #92	; 0x5c
 80076e8:	2200      	movs	r2, #0
 80076ea:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80076ec:	697b      	ldr	r3, [r7, #20]
 80076ee:	015a      	lsls	r2, r3, #5
 80076f0:	69bb      	ldr	r3, [r7, #24]
 80076f2:	4413      	add	r3, r2
 80076f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80076f8:	689b      	ldr	r3, [r3, #8]
 80076fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076fe:	2b40      	cmp	r3, #64	; 0x40
 8007700:	d111      	bne.n	8007726 <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 8007702:	687a      	ldr	r2, [r7, #4]
 8007704:	697b      	ldr	r3, [r7, #20]
 8007706:	212c      	movs	r1, #44	; 0x2c
 8007708:	fb01 f303 	mul.w	r3, r1, r3
 800770c:	4413      	add	r3, r2
 800770e:	333d      	adds	r3, #61	; 0x3d
 8007710:	2201      	movs	r2, #1
 8007712:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8007714:	697b      	ldr	r3, [r7, #20]
 8007716:	015a      	lsls	r2, r3, #5
 8007718:	69bb      	ldr	r3, [r7, #24]
 800771a:	4413      	add	r3, r2
 800771c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007720:	461a      	mov	r2, r3
 8007722:	2340      	movs	r3, #64	; 0x40
 8007724:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8007726:	697b      	ldr	r3, [r7, #20]
 8007728:	015a      	lsls	r2, r3, #5
 800772a:	69bb      	ldr	r3, [r7, #24]
 800772c:	4413      	add	r3, r2
 800772e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007732:	461a      	mov	r2, r3
 8007734:	2301      	movs	r3, #1
 8007736:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8007738:	687a      	ldr	r2, [r7, #4]
 800773a:	697b      	ldr	r3, [r7, #20]
 800773c:	212c      	movs	r1, #44	; 0x2c
 800773e:	fb01 f303 	mul.w	r3, r1, r3
 8007742:	4413      	add	r3, r2
 8007744:	3361      	adds	r3, #97	; 0x61
 8007746:	2201      	movs	r2, #1
 8007748:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	697a      	ldr	r2, [r7, #20]
 8007750:	b2d2      	uxtb	r2, r2
 8007752:	4611      	mov	r1, r2
 8007754:	4618      	mov	r0, r3
 8007756:	f004 ffe6 	bl	800c726 <USB_HC_Halt>
}
 800775a:	e28c      	b.n	8007c76 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800775c:	697b      	ldr	r3, [r7, #20]
 800775e:	015a      	lsls	r2, r3, #5
 8007760:	69bb      	ldr	r3, [r7, #24]
 8007762:	4413      	add	r3, r2
 8007764:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007768:	689b      	ldr	r3, [r3, #8]
 800776a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800776e:	2b40      	cmp	r3, #64	; 0x40
 8007770:	d12c      	bne.n	80077cc <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8007772:	687a      	ldr	r2, [r7, #4]
 8007774:	697b      	ldr	r3, [r7, #20]
 8007776:	212c      	movs	r1, #44	; 0x2c
 8007778:	fb01 f303 	mul.w	r3, r1, r3
 800777c:	4413      	add	r3, r2
 800777e:	3361      	adds	r3, #97	; 0x61
 8007780:	2204      	movs	r2, #4
 8007782:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8007784:	687a      	ldr	r2, [r7, #4]
 8007786:	697b      	ldr	r3, [r7, #20]
 8007788:	212c      	movs	r1, #44	; 0x2c
 800778a:	fb01 f303 	mul.w	r3, r1, r3
 800778e:	4413      	add	r3, r2
 8007790:	333d      	adds	r3, #61	; 0x3d
 8007792:	2201      	movs	r2, #1
 8007794:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8007796:	687a      	ldr	r2, [r7, #4]
 8007798:	697b      	ldr	r3, [r7, #20]
 800779a:	212c      	movs	r1, #44	; 0x2c
 800779c:	fb01 f303 	mul.w	r3, r1, r3
 80077a0:	4413      	add	r3, r2
 80077a2:	335c      	adds	r3, #92	; 0x5c
 80077a4:	2200      	movs	r2, #0
 80077a6:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	697a      	ldr	r2, [r7, #20]
 80077ae:	b2d2      	uxtb	r2, r2
 80077b0:	4611      	mov	r1, r2
 80077b2:	4618      	mov	r0, r3
 80077b4:	f004 ffb7 	bl	800c726 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80077b8:	697b      	ldr	r3, [r7, #20]
 80077ba:	015a      	lsls	r2, r3, #5
 80077bc:	69bb      	ldr	r3, [r7, #24]
 80077be:	4413      	add	r3, r2
 80077c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80077c4:	461a      	mov	r2, r3
 80077c6:	2340      	movs	r3, #64	; 0x40
 80077c8:	6093      	str	r3, [r2, #8]
}
 80077ca:	e254      	b.n	8007c76 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80077cc:	697b      	ldr	r3, [r7, #20]
 80077ce:	015a      	lsls	r2, r3, #5
 80077d0:	69bb      	ldr	r3, [r7, #24]
 80077d2:	4413      	add	r3, r2
 80077d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80077d8:	689b      	ldr	r3, [r3, #8]
 80077da:	f003 0308 	and.w	r3, r3, #8
 80077de:	2b08      	cmp	r3, #8
 80077e0:	d11a      	bne.n	8007818 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	015a      	lsls	r2, r3, #5
 80077e6:	69bb      	ldr	r3, [r7, #24]
 80077e8:	4413      	add	r3, r2
 80077ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80077ee:	461a      	mov	r2, r3
 80077f0:	2308      	movs	r3, #8
 80077f2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 80077f4:	687a      	ldr	r2, [r7, #4]
 80077f6:	697b      	ldr	r3, [r7, #20]
 80077f8:	212c      	movs	r1, #44	; 0x2c
 80077fa:	fb01 f303 	mul.w	r3, r1, r3
 80077fe:	4413      	add	r3, r2
 8007800:	3361      	adds	r3, #97	; 0x61
 8007802:	2205      	movs	r2, #5
 8007804:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	697a      	ldr	r2, [r7, #20]
 800780c:	b2d2      	uxtb	r2, r2
 800780e:	4611      	mov	r1, r2
 8007810:	4618      	mov	r0, r3
 8007812:	f004 ff88 	bl	800c726 <USB_HC_Halt>
}
 8007816:	e22e      	b.n	8007c76 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8007818:	697b      	ldr	r3, [r7, #20]
 800781a:	015a      	lsls	r2, r3, #5
 800781c:	69bb      	ldr	r3, [r7, #24]
 800781e:	4413      	add	r3, r2
 8007820:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007824:	689b      	ldr	r3, [r3, #8]
 8007826:	f003 0310 	and.w	r3, r3, #16
 800782a:	2b10      	cmp	r3, #16
 800782c:	d140      	bne.n	80078b0 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800782e:	687a      	ldr	r2, [r7, #4]
 8007830:	697b      	ldr	r3, [r7, #20]
 8007832:	212c      	movs	r1, #44	; 0x2c
 8007834:	fb01 f303 	mul.w	r3, r1, r3
 8007838:	4413      	add	r3, r2
 800783a:	335c      	adds	r3, #92	; 0x5c
 800783c:	2200      	movs	r2, #0
 800783e:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8007840:	687a      	ldr	r2, [r7, #4]
 8007842:	697b      	ldr	r3, [r7, #20]
 8007844:	212c      	movs	r1, #44	; 0x2c
 8007846:	fb01 f303 	mul.w	r3, r1, r3
 800784a:	4413      	add	r3, r2
 800784c:	3361      	adds	r3, #97	; 0x61
 800784e:	2203      	movs	r2, #3
 8007850:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8007852:	687a      	ldr	r2, [r7, #4]
 8007854:	697b      	ldr	r3, [r7, #20]
 8007856:	212c      	movs	r1, #44	; 0x2c
 8007858:	fb01 f303 	mul.w	r3, r1, r3
 800785c:	4413      	add	r3, r2
 800785e:	333d      	adds	r3, #61	; 0x3d
 8007860:	781b      	ldrb	r3, [r3, #0]
 8007862:	2b00      	cmp	r3, #0
 8007864:	d112      	bne.n	800788c <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8007866:	687a      	ldr	r2, [r7, #4]
 8007868:	697b      	ldr	r3, [r7, #20]
 800786a:	212c      	movs	r1, #44	; 0x2c
 800786c:	fb01 f303 	mul.w	r3, r1, r3
 8007870:	4413      	add	r3, r2
 8007872:	333c      	adds	r3, #60	; 0x3c
 8007874:	781b      	ldrb	r3, [r3, #0]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d108      	bne.n	800788c <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 800787a:	687a      	ldr	r2, [r7, #4]
 800787c:	697b      	ldr	r3, [r7, #20]
 800787e:	212c      	movs	r1, #44	; 0x2c
 8007880:	fb01 f303 	mul.w	r3, r1, r3
 8007884:	4413      	add	r3, r2
 8007886:	333d      	adds	r3, #61	; 0x3d
 8007888:	2201      	movs	r2, #1
 800788a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	697a      	ldr	r2, [r7, #20]
 8007892:	b2d2      	uxtb	r2, r2
 8007894:	4611      	mov	r1, r2
 8007896:	4618      	mov	r0, r3
 8007898:	f004 ff45 	bl	800c726 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800789c:	697b      	ldr	r3, [r7, #20]
 800789e:	015a      	lsls	r2, r3, #5
 80078a0:	69bb      	ldr	r3, [r7, #24]
 80078a2:	4413      	add	r3, r2
 80078a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80078a8:	461a      	mov	r2, r3
 80078aa:	2310      	movs	r3, #16
 80078ac:	6093      	str	r3, [r2, #8]
}
 80078ae:	e1e2      	b.n	8007c76 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80078b0:	697b      	ldr	r3, [r7, #20]
 80078b2:	015a      	lsls	r2, r3, #5
 80078b4:	69bb      	ldr	r3, [r7, #24]
 80078b6:	4413      	add	r3, r2
 80078b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80078bc:	689b      	ldr	r3, [r3, #8]
 80078be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078c2:	2b80      	cmp	r3, #128	; 0x80
 80078c4:	d164      	bne.n	8007990 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	691b      	ldr	r3, [r3, #16]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d111      	bne.n	80078f2 <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 80078ce:	687a      	ldr	r2, [r7, #4]
 80078d0:	697b      	ldr	r3, [r7, #20]
 80078d2:	212c      	movs	r1, #44	; 0x2c
 80078d4:	fb01 f303 	mul.w	r3, r1, r3
 80078d8:	4413      	add	r3, r2
 80078da:	3361      	adds	r3, #97	; 0x61
 80078dc:	2206      	movs	r2, #6
 80078de:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	697a      	ldr	r2, [r7, #20]
 80078e6:	b2d2      	uxtb	r2, r2
 80078e8:	4611      	mov	r1, r2
 80078ea:	4618      	mov	r0, r3
 80078ec:	f004 ff1b 	bl	800c726 <USB_HC_Halt>
 80078f0:	e044      	b.n	800797c <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 80078f2:	687a      	ldr	r2, [r7, #4]
 80078f4:	697b      	ldr	r3, [r7, #20]
 80078f6:	212c      	movs	r1, #44	; 0x2c
 80078f8:	fb01 f303 	mul.w	r3, r1, r3
 80078fc:	4413      	add	r3, r2
 80078fe:	335c      	adds	r3, #92	; 0x5c
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	1c5a      	adds	r2, r3, #1
 8007904:	6879      	ldr	r1, [r7, #4]
 8007906:	697b      	ldr	r3, [r7, #20]
 8007908:	202c      	movs	r0, #44	; 0x2c
 800790a:	fb00 f303 	mul.w	r3, r0, r3
 800790e:	440b      	add	r3, r1
 8007910:	335c      	adds	r3, #92	; 0x5c
 8007912:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8007914:	687a      	ldr	r2, [r7, #4]
 8007916:	697b      	ldr	r3, [r7, #20]
 8007918:	212c      	movs	r1, #44	; 0x2c
 800791a:	fb01 f303 	mul.w	r3, r1, r3
 800791e:	4413      	add	r3, r2
 8007920:	335c      	adds	r3, #92	; 0x5c
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	2b02      	cmp	r3, #2
 8007926:	d920      	bls.n	800796a <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8007928:	687a      	ldr	r2, [r7, #4]
 800792a:	697b      	ldr	r3, [r7, #20]
 800792c:	212c      	movs	r1, #44	; 0x2c
 800792e:	fb01 f303 	mul.w	r3, r1, r3
 8007932:	4413      	add	r3, r2
 8007934:	335c      	adds	r3, #92	; 0x5c
 8007936:	2200      	movs	r2, #0
 8007938:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800793a:	687a      	ldr	r2, [r7, #4]
 800793c:	697b      	ldr	r3, [r7, #20]
 800793e:	212c      	movs	r1, #44	; 0x2c
 8007940:	fb01 f303 	mul.w	r3, r1, r3
 8007944:	4413      	add	r3, r2
 8007946:	3360      	adds	r3, #96	; 0x60
 8007948:	2204      	movs	r2, #4
 800794a:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800794c:	697b      	ldr	r3, [r7, #20]
 800794e:	b2d9      	uxtb	r1, r3
 8007950:	687a      	ldr	r2, [r7, #4]
 8007952:	697b      	ldr	r3, [r7, #20]
 8007954:	202c      	movs	r0, #44	; 0x2c
 8007956:	fb00 f303 	mul.w	r3, r0, r3
 800795a:	4413      	add	r3, r2
 800795c:	3360      	adds	r3, #96	; 0x60
 800795e:	781b      	ldrb	r3, [r3, #0]
 8007960:	461a      	mov	r2, r3
 8007962:	6878      	ldr	r0, [r7, #4]
 8007964:	f007 f982 	bl	800ec6c <HAL_HCD_HC_NotifyURBChange_Callback>
 8007968:	e008      	b.n	800797c <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800796a:	687a      	ldr	r2, [r7, #4]
 800796c:	697b      	ldr	r3, [r7, #20]
 800796e:	212c      	movs	r1, #44	; 0x2c
 8007970:	fb01 f303 	mul.w	r3, r1, r3
 8007974:	4413      	add	r3, r2
 8007976:	3360      	adds	r3, #96	; 0x60
 8007978:	2202      	movs	r2, #2
 800797a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800797c:	697b      	ldr	r3, [r7, #20]
 800797e:	015a      	lsls	r2, r3, #5
 8007980:	69bb      	ldr	r3, [r7, #24]
 8007982:	4413      	add	r3, r2
 8007984:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007988:	461a      	mov	r2, r3
 800798a:	2380      	movs	r3, #128	; 0x80
 800798c:	6093      	str	r3, [r2, #8]
}
 800798e:	e172      	b.n	8007c76 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8007990:	697b      	ldr	r3, [r7, #20]
 8007992:	015a      	lsls	r2, r3, #5
 8007994:	69bb      	ldr	r3, [r7, #24]
 8007996:	4413      	add	r3, r2
 8007998:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800799c:	689b      	ldr	r3, [r3, #8]
 800799e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80079a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079a6:	d11b      	bne.n	80079e0 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80079a8:	687a      	ldr	r2, [r7, #4]
 80079aa:	697b      	ldr	r3, [r7, #20]
 80079ac:	212c      	movs	r1, #44	; 0x2c
 80079ae:	fb01 f303 	mul.w	r3, r1, r3
 80079b2:	4413      	add	r3, r2
 80079b4:	3361      	adds	r3, #97	; 0x61
 80079b6:	2208      	movs	r2, #8
 80079b8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	697a      	ldr	r2, [r7, #20]
 80079c0:	b2d2      	uxtb	r2, r2
 80079c2:	4611      	mov	r1, r2
 80079c4:	4618      	mov	r0, r3
 80079c6:	f004 feae 	bl	800c726 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	015a      	lsls	r2, r3, #5
 80079ce:	69bb      	ldr	r3, [r7, #24]
 80079d0:	4413      	add	r3, r2
 80079d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80079d6:	461a      	mov	r2, r3
 80079d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80079dc:	6093      	str	r3, [r2, #8]
}
 80079de:	e14a      	b.n	8007c76 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80079e0:	697b      	ldr	r3, [r7, #20]
 80079e2:	015a      	lsls	r2, r3, #5
 80079e4:	69bb      	ldr	r3, [r7, #24]
 80079e6:	4413      	add	r3, r2
 80079e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80079ec:	689b      	ldr	r3, [r3, #8]
 80079ee:	f003 0302 	and.w	r3, r3, #2
 80079f2:	2b02      	cmp	r3, #2
 80079f4:	f040 813f 	bne.w	8007c76 <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80079f8:	687a      	ldr	r2, [r7, #4]
 80079fa:	697b      	ldr	r3, [r7, #20]
 80079fc:	212c      	movs	r1, #44	; 0x2c
 80079fe:	fb01 f303 	mul.w	r3, r1, r3
 8007a02:	4413      	add	r3, r2
 8007a04:	3361      	adds	r3, #97	; 0x61
 8007a06:	781b      	ldrb	r3, [r3, #0]
 8007a08:	2b01      	cmp	r3, #1
 8007a0a:	d17d      	bne.n	8007b08 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8007a0c:	687a      	ldr	r2, [r7, #4]
 8007a0e:	697b      	ldr	r3, [r7, #20]
 8007a10:	212c      	movs	r1, #44	; 0x2c
 8007a12:	fb01 f303 	mul.w	r3, r1, r3
 8007a16:	4413      	add	r3, r2
 8007a18:	3360      	adds	r3, #96	; 0x60
 8007a1a:	2201      	movs	r2, #1
 8007a1c:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8007a1e:	687a      	ldr	r2, [r7, #4]
 8007a20:	697b      	ldr	r3, [r7, #20]
 8007a22:	212c      	movs	r1, #44	; 0x2c
 8007a24:	fb01 f303 	mul.w	r3, r1, r3
 8007a28:	4413      	add	r3, r2
 8007a2a:	333f      	adds	r3, #63	; 0x3f
 8007a2c:	781b      	ldrb	r3, [r3, #0]
 8007a2e:	2b02      	cmp	r3, #2
 8007a30:	d00a      	beq.n	8007a48 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8007a32:	687a      	ldr	r2, [r7, #4]
 8007a34:	697b      	ldr	r3, [r7, #20]
 8007a36:	212c      	movs	r1, #44	; 0x2c
 8007a38:	fb01 f303 	mul.w	r3, r1, r3
 8007a3c:	4413      	add	r3, r2
 8007a3e:	333f      	adds	r3, #63	; 0x3f
 8007a40:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8007a42:	2b03      	cmp	r3, #3
 8007a44:	f040 8100 	bne.w	8007c48 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	691b      	ldr	r3, [r3, #16]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d113      	bne.n	8007a78 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8007a50:	687a      	ldr	r2, [r7, #4]
 8007a52:	697b      	ldr	r3, [r7, #20]
 8007a54:	212c      	movs	r1, #44	; 0x2c
 8007a56:	fb01 f303 	mul.w	r3, r1, r3
 8007a5a:	4413      	add	r3, r2
 8007a5c:	3355      	adds	r3, #85	; 0x55
 8007a5e:	781b      	ldrb	r3, [r3, #0]
 8007a60:	f083 0301 	eor.w	r3, r3, #1
 8007a64:	b2d8      	uxtb	r0, r3
 8007a66:	687a      	ldr	r2, [r7, #4]
 8007a68:	697b      	ldr	r3, [r7, #20]
 8007a6a:	212c      	movs	r1, #44	; 0x2c
 8007a6c:	fb01 f303 	mul.w	r3, r1, r3
 8007a70:	4413      	add	r3, r2
 8007a72:	3355      	adds	r3, #85	; 0x55
 8007a74:	4602      	mov	r2, r0
 8007a76:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	691b      	ldr	r3, [r3, #16]
 8007a7c:	2b01      	cmp	r3, #1
 8007a7e:	f040 80e3 	bne.w	8007c48 <HCD_HC_OUT_IRQHandler+0x69c>
 8007a82:	687a      	ldr	r2, [r7, #4]
 8007a84:	697b      	ldr	r3, [r7, #20]
 8007a86:	212c      	movs	r1, #44	; 0x2c
 8007a88:	fb01 f303 	mul.w	r3, r1, r3
 8007a8c:	4413      	add	r3, r2
 8007a8e:	334c      	adds	r3, #76	; 0x4c
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	f000 80d8 	beq.w	8007c48 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8007a98:	687a      	ldr	r2, [r7, #4]
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	212c      	movs	r1, #44	; 0x2c
 8007a9e:	fb01 f303 	mul.w	r3, r1, r3
 8007aa2:	4413      	add	r3, r2
 8007aa4:	334c      	adds	r3, #76	; 0x4c
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	6879      	ldr	r1, [r7, #4]
 8007aaa:	697a      	ldr	r2, [r7, #20]
 8007aac:	202c      	movs	r0, #44	; 0x2c
 8007aae:	fb00 f202 	mul.w	r2, r0, r2
 8007ab2:	440a      	add	r2, r1
 8007ab4:	3240      	adds	r2, #64	; 0x40
 8007ab6:	8812      	ldrh	r2, [r2, #0]
 8007ab8:	4413      	add	r3, r2
 8007aba:	3b01      	subs	r3, #1
 8007abc:	6879      	ldr	r1, [r7, #4]
 8007abe:	697a      	ldr	r2, [r7, #20]
 8007ac0:	202c      	movs	r0, #44	; 0x2c
 8007ac2:	fb00 f202 	mul.w	r2, r0, r2
 8007ac6:	440a      	add	r2, r1
 8007ac8:	3240      	adds	r2, #64	; 0x40
 8007aca:	8812      	ldrh	r2, [r2, #0]
 8007acc:	fbb3 f3f2 	udiv	r3, r3, r2
 8007ad0:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	f003 0301 	and.w	r3, r3, #1
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	f000 80b5 	beq.w	8007c48 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8007ade:	687a      	ldr	r2, [r7, #4]
 8007ae0:	697b      	ldr	r3, [r7, #20]
 8007ae2:	212c      	movs	r1, #44	; 0x2c
 8007ae4:	fb01 f303 	mul.w	r3, r1, r3
 8007ae8:	4413      	add	r3, r2
 8007aea:	3355      	adds	r3, #85	; 0x55
 8007aec:	781b      	ldrb	r3, [r3, #0]
 8007aee:	f083 0301 	eor.w	r3, r3, #1
 8007af2:	b2d8      	uxtb	r0, r3
 8007af4:	687a      	ldr	r2, [r7, #4]
 8007af6:	697b      	ldr	r3, [r7, #20]
 8007af8:	212c      	movs	r1, #44	; 0x2c
 8007afa:	fb01 f303 	mul.w	r3, r1, r3
 8007afe:	4413      	add	r3, r2
 8007b00:	3355      	adds	r3, #85	; 0x55
 8007b02:	4602      	mov	r2, r0
 8007b04:	701a      	strb	r2, [r3, #0]
 8007b06:	e09f      	b.n	8007c48 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8007b08:	687a      	ldr	r2, [r7, #4]
 8007b0a:	697b      	ldr	r3, [r7, #20]
 8007b0c:	212c      	movs	r1, #44	; 0x2c
 8007b0e:	fb01 f303 	mul.w	r3, r1, r3
 8007b12:	4413      	add	r3, r2
 8007b14:	3361      	adds	r3, #97	; 0x61
 8007b16:	781b      	ldrb	r3, [r3, #0]
 8007b18:	2b03      	cmp	r3, #3
 8007b1a:	d109      	bne.n	8007b30 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8007b1c:	687a      	ldr	r2, [r7, #4]
 8007b1e:	697b      	ldr	r3, [r7, #20]
 8007b20:	212c      	movs	r1, #44	; 0x2c
 8007b22:	fb01 f303 	mul.w	r3, r1, r3
 8007b26:	4413      	add	r3, r2
 8007b28:	3360      	adds	r3, #96	; 0x60
 8007b2a:	2202      	movs	r2, #2
 8007b2c:	701a      	strb	r2, [r3, #0]
 8007b2e:	e08b      	b.n	8007c48 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8007b30:	687a      	ldr	r2, [r7, #4]
 8007b32:	697b      	ldr	r3, [r7, #20]
 8007b34:	212c      	movs	r1, #44	; 0x2c
 8007b36:	fb01 f303 	mul.w	r3, r1, r3
 8007b3a:	4413      	add	r3, r2
 8007b3c:	3361      	adds	r3, #97	; 0x61
 8007b3e:	781b      	ldrb	r3, [r3, #0]
 8007b40:	2b04      	cmp	r3, #4
 8007b42:	d109      	bne.n	8007b58 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8007b44:	687a      	ldr	r2, [r7, #4]
 8007b46:	697b      	ldr	r3, [r7, #20]
 8007b48:	212c      	movs	r1, #44	; 0x2c
 8007b4a:	fb01 f303 	mul.w	r3, r1, r3
 8007b4e:	4413      	add	r3, r2
 8007b50:	3360      	adds	r3, #96	; 0x60
 8007b52:	2202      	movs	r2, #2
 8007b54:	701a      	strb	r2, [r3, #0]
 8007b56:	e077      	b.n	8007c48 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8007b58:	687a      	ldr	r2, [r7, #4]
 8007b5a:	697b      	ldr	r3, [r7, #20]
 8007b5c:	212c      	movs	r1, #44	; 0x2c
 8007b5e:	fb01 f303 	mul.w	r3, r1, r3
 8007b62:	4413      	add	r3, r2
 8007b64:	3361      	adds	r3, #97	; 0x61
 8007b66:	781b      	ldrb	r3, [r3, #0]
 8007b68:	2b05      	cmp	r3, #5
 8007b6a:	d109      	bne.n	8007b80 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8007b6c:	687a      	ldr	r2, [r7, #4]
 8007b6e:	697b      	ldr	r3, [r7, #20]
 8007b70:	212c      	movs	r1, #44	; 0x2c
 8007b72:	fb01 f303 	mul.w	r3, r1, r3
 8007b76:	4413      	add	r3, r2
 8007b78:	3360      	adds	r3, #96	; 0x60
 8007b7a:	2205      	movs	r2, #5
 8007b7c:	701a      	strb	r2, [r3, #0]
 8007b7e:	e063      	b.n	8007c48 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8007b80:	687a      	ldr	r2, [r7, #4]
 8007b82:	697b      	ldr	r3, [r7, #20]
 8007b84:	212c      	movs	r1, #44	; 0x2c
 8007b86:	fb01 f303 	mul.w	r3, r1, r3
 8007b8a:	4413      	add	r3, r2
 8007b8c:	3361      	adds	r3, #97	; 0x61
 8007b8e:	781b      	ldrb	r3, [r3, #0]
 8007b90:	2b06      	cmp	r3, #6
 8007b92:	d009      	beq.n	8007ba8 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8007b94:	687a      	ldr	r2, [r7, #4]
 8007b96:	697b      	ldr	r3, [r7, #20]
 8007b98:	212c      	movs	r1, #44	; 0x2c
 8007b9a:	fb01 f303 	mul.w	r3, r1, r3
 8007b9e:	4413      	add	r3, r2
 8007ba0:	3361      	adds	r3, #97	; 0x61
 8007ba2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8007ba4:	2b08      	cmp	r3, #8
 8007ba6:	d14f      	bne.n	8007c48 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8007ba8:	687a      	ldr	r2, [r7, #4]
 8007baa:	697b      	ldr	r3, [r7, #20]
 8007bac:	212c      	movs	r1, #44	; 0x2c
 8007bae:	fb01 f303 	mul.w	r3, r1, r3
 8007bb2:	4413      	add	r3, r2
 8007bb4:	335c      	adds	r3, #92	; 0x5c
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	1c5a      	adds	r2, r3, #1
 8007bba:	6879      	ldr	r1, [r7, #4]
 8007bbc:	697b      	ldr	r3, [r7, #20]
 8007bbe:	202c      	movs	r0, #44	; 0x2c
 8007bc0:	fb00 f303 	mul.w	r3, r0, r3
 8007bc4:	440b      	add	r3, r1
 8007bc6:	335c      	adds	r3, #92	; 0x5c
 8007bc8:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8007bca:	687a      	ldr	r2, [r7, #4]
 8007bcc:	697b      	ldr	r3, [r7, #20]
 8007bce:	212c      	movs	r1, #44	; 0x2c
 8007bd0:	fb01 f303 	mul.w	r3, r1, r3
 8007bd4:	4413      	add	r3, r2
 8007bd6:	335c      	adds	r3, #92	; 0x5c
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	2b02      	cmp	r3, #2
 8007bdc:	d912      	bls.n	8007c04 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8007bde:	687a      	ldr	r2, [r7, #4]
 8007be0:	697b      	ldr	r3, [r7, #20]
 8007be2:	212c      	movs	r1, #44	; 0x2c
 8007be4:	fb01 f303 	mul.w	r3, r1, r3
 8007be8:	4413      	add	r3, r2
 8007bea:	335c      	adds	r3, #92	; 0x5c
 8007bec:	2200      	movs	r2, #0
 8007bee:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8007bf0:	687a      	ldr	r2, [r7, #4]
 8007bf2:	697b      	ldr	r3, [r7, #20]
 8007bf4:	212c      	movs	r1, #44	; 0x2c
 8007bf6:	fb01 f303 	mul.w	r3, r1, r3
 8007bfa:	4413      	add	r3, r2
 8007bfc:	3360      	adds	r3, #96	; 0x60
 8007bfe:	2204      	movs	r2, #4
 8007c00:	701a      	strb	r2, [r3, #0]
 8007c02:	e021      	b.n	8007c48 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8007c04:	687a      	ldr	r2, [r7, #4]
 8007c06:	697b      	ldr	r3, [r7, #20]
 8007c08:	212c      	movs	r1, #44	; 0x2c
 8007c0a:	fb01 f303 	mul.w	r3, r1, r3
 8007c0e:	4413      	add	r3, r2
 8007c10:	3360      	adds	r3, #96	; 0x60
 8007c12:	2202      	movs	r2, #2
 8007c14:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007c16:	697b      	ldr	r3, [r7, #20]
 8007c18:	015a      	lsls	r2, r3, #5
 8007c1a:	69bb      	ldr	r3, [r7, #24]
 8007c1c:	4413      	add	r3, r2
 8007c1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007c26:	693b      	ldr	r3, [r7, #16]
 8007c28:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007c2c:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007c2e:	693b      	ldr	r3, [r7, #16]
 8007c30:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007c34:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007c36:	697b      	ldr	r3, [r7, #20]
 8007c38:	015a      	lsls	r2, r3, #5
 8007c3a:	69bb      	ldr	r3, [r7, #24]
 8007c3c:	4413      	add	r3, r2
 8007c3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c42:	461a      	mov	r2, r3
 8007c44:	693b      	ldr	r3, [r7, #16]
 8007c46:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8007c48:	697b      	ldr	r3, [r7, #20]
 8007c4a:	015a      	lsls	r2, r3, #5
 8007c4c:	69bb      	ldr	r3, [r7, #24]
 8007c4e:	4413      	add	r3, r2
 8007c50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c54:	461a      	mov	r2, r3
 8007c56:	2302      	movs	r3, #2
 8007c58:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8007c5a:	697b      	ldr	r3, [r7, #20]
 8007c5c:	b2d9      	uxtb	r1, r3
 8007c5e:	687a      	ldr	r2, [r7, #4]
 8007c60:	697b      	ldr	r3, [r7, #20]
 8007c62:	202c      	movs	r0, #44	; 0x2c
 8007c64:	fb00 f303 	mul.w	r3, r0, r3
 8007c68:	4413      	add	r3, r2
 8007c6a:	3360      	adds	r3, #96	; 0x60
 8007c6c:	781b      	ldrb	r3, [r3, #0]
 8007c6e:	461a      	mov	r2, r3
 8007c70:	6878      	ldr	r0, [r7, #4]
 8007c72:	f006 fffb 	bl	800ec6c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8007c76:	bf00      	nop
 8007c78:	3720      	adds	r7, #32
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	bd80      	pop	{r7, pc}

08007c7e <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007c7e:	b580      	push	{r7, lr}
 8007c80:	b08a      	sub	sp, #40	; 0x28
 8007c82:	af00      	add	r7, sp, #0
 8007c84:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c8e:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	6a1b      	ldr	r3, [r3, #32]
 8007c96:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8007c98:	69fb      	ldr	r3, [r7, #28]
 8007c9a:	f003 030f 	and.w	r3, r3, #15
 8007c9e:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8007ca0:	69fb      	ldr	r3, [r7, #28]
 8007ca2:	0c5b      	lsrs	r3, r3, #17
 8007ca4:	f003 030f 	and.w	r3, r3, #15
 8007ca8:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007caa:	69fb      	ldr	r3, [r7, #28]
 8007cac:	091b      	lsrs	r3, r3, #4
 8007cae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007cb2:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	2b02      	cmp	r3, #2
 8007cb8:	d004      	beq.n	8007cc4 <HCD_RXQLVL_IRQHandler+0x46>
 8007cba:	697b      	ldr	r3, [r7, #20]
 8007cbc:	2b05      	cmp	r3, #5
 8007cbe:	f000 80a9 	beq.w	8007e14 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8007cc2:	e0aa      	b.n	8007e1a <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8007cc4:	693b      	ldr	r3, [r7, #16]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	f000 80a6 	beq.w	8007e18 <HCD_RXQLVL_IRQHandler+0x19a>
 8007ccc:	687a      	ldr	r2, [r7, #4]
 8007cce:	69bb      	ldr	r3, [r7, #24]
 8007cd0:	212c      	movs	r1, #44	; 0x2c
 8007cd2:	fb01 f303 	mul.w	r3, r1, r3
 8007cd6:	4413      	add	r3, r2
 8007cd8:	3344      	adds	r3, #68	; 0x44
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	f000 809b 	beq.w	8007e18 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8007ce2:	687a      	ldr	r2, [r7, #4]
 8007ce4:	69bb      	ldr	r3, [r7, #24]
 8007ce6:	212c      	movs	r1, #44	; 0x2c
 8007ce8:	fb01 f303 	mul.w	r3, r1, r3
 8007cec:	4413      	add	r3, r2
 8007cee:	3350      	adds	r3, #80	; 0x50
 8007cf0:	681a      	ldr	r2, [r3, #0]
 8007cf2:	693b      	ldr	r3, [r7, #16]
 8007cf4:	441a      	add	r2, r3
 8007cf6:	6879      	ldr	r1, [r7, #4]
 8007cf8:	69bb      	ldr	r3, [r7, #24]
 8007cfa:	202c      	movs	r0, #44	; 0x2c
 8007cfc:	fb00 f303 	mul.w	r3, r0, r3
 8007d00:	440b      	add	r3, r1
 8007d02:	334c      	adds	r3, #76	; 0x4c
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	429a      	cmp	r2, r3
 8007d08:	d87a      	bhi.n	8007e00 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6818      	ldr	r0, [r3, #0]
 8007d0e:	687a      	ldr	r2, [r7, #4]
 8007d10:	69bb      	ldr	r3, [r7, #24]
 8007d12:	212c      	movs	r1, #44	; 0x2c
 8007d14:	fb01 f303 	mul.w	r3, r1, r3
 8007d18:	4413      	add	r3, r2
 8007d1a:	3344      	adds	r3, #68	; 0x44
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	693a      	ldr	r2, [r7, #16]
 8007d20:	b292      	uxth	r2, r2
 8007d22:	4619      	mov	r1, r3
 8007d24:	f004 f856 	bl	800bdd4 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8007d28:	687a      	ldr	r2, [r7, #4]
 8007d2a:	69bb      	ldr	r3, [r7, #24]
 8007d2c:	212c      	movs	r1, #44	; 0x2c
 8007d2e:	fb01 f303 	mul.w	r3, r1, r3
 8007d32:	4413      	add	r3, r2
 8007d34:	3344      	adds	r3, #68	; 0x44
 8007d36:	681a      	ldr	r2, [r3, #0]
 8007d38:	693b      	ldr	r3, [r7, #16]
 8007d3a:	441a      	add	r2, r3
 8007d3c:	6879      	ldr	r1, [r7, #4]
 8007d3e:	69bb      	ldr	r3, [r7, #24]
 8007d40:	202c      	movs	r0, #44	; 0x2c
 8007d42:	fb00 f303 	mul.w	r3, r0, r3
 8007d46:	440b      	add	r3, r1
 8007d48:	3344      	adds	r3, #68	; 0x44
 8007d4a:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8007d4c:	687a      	ldr	r2, [r7, #4]
 8007d4e:	69bb      	ldr	r3, [r7, #24]
 8007d50:	212c      	movs	r1, #44	; 0x2c
 8007d52:	fb01 f303 	mul.w	r3, r1, r3
 8007d56:	4413      	add	r3, r2
 8007d58:	3350      	adds	r3, #80	; 0x50
 8007d5a:	681a      	ldr	r2, [r3, #0]
 8007d5c:	693b      	ldr	r3, [r7, #16]
 8007d5e:	441a      	add	r2, r3
 8007d60:	6879      	ldr	r1, [r7, #4]
 8007d62:	69bb      	ldr	r3, [r7, #24]
 8007d64:	202c      	movs	r0, #44	; 0x2c
 8007d66:	fb00 f303 	mul.w	r3, r0, r3
 8007d6a:	440b      	add	r3, r1
 8007d6c:	3350      	adds	r3, #80	; 0x50
 8007d6e:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8007d70:	69bb      	ldr	r3, [r7, #24]
 8007d72:	015a      	lsls	r2, r3, #5
 8007d74:	6a3b      	ldr	r3, [r7, #32]
 8007d76:	4413      	add	r3, r2
 8007d78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d7c:	691b      	ldr	r3, [r3, #16]
 8007d7e:	0cdb      	lsrs	r3, r3, #19
 8007d80:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007d84:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8007d86:	687a      	ldr	r2, [r7, #4]
 8007d88:	69bb      	ldr	r3, [r7, #24]
 8007d8a:	212c      	movs	r1, #44	; 0x2c
 8007d8c:	fb01 f303 	mul.w	r3, r1, r3
 8007d90:	4413      	add	r3, r2
 8007d92:	3340      	adds	r3, #64	; 0x40
 8007d94:	881b      	ldrh	r3, [r3, #0]
 8007d96:	461a      	mov	r2, r3
 8007d98:	693b      	ldr	r3, [r7, #16]
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	d13c      	bne.n	8007e18 <HCD_RXQLVL_IRQHandler+0x19a>
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d039      	beq.n	8007e18 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007da4:	69bb      	ldr	r3, [r7, #24]
 8007da6:	015a      	lsls	r2, r3, #5
 8007da8:	6a3b      	ldr	r3, [r7, #32]
 8007daa:	4413      	add	r3, r2
 8007dac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007dba:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007dbc:	68bb      	ldr	r3, [r7, #8]
 8007dbe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007dc2:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007dc4:	69bb      	ldr	r3, [r7, #24]
 8007dc6:	015a      	lsls	r2, r3, #5
 8007dc8:	6a3b      	ldr	r3, [r7, #32]
 8007dca:	4413      	add	r3, r2
 8007dcc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007dd0:	461a      	mov	r2, r3
 8007dd2:	68bb      	ldr	r3, [r7, #8]
 8007dd4:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8007dd6:	687a      	ldr	r2, [r7, #4]
 8007dd8:	69bb      	ldr	r3, [r7, #24]
 8007dda:	212c      	movs	r1, #44	; 0x2c
 8007ddc:	fb01 f303 	mul.w	r3, r1, r3
 8007de0:	4413      	add	r3, r2
 8007de2:	3354      	adds	r3, #84	; 0x54
 8007de4:	781b      	ldrb	r3, [r3, #0]
 8007de6:	f083 0301 	eor.w	r3, r3, #1
 8007dea:	b2d8      	uxtb	r0, r3
 8007dec:	687a      	ldr	r2, [r7, #4]
 8007dee:	69bb      	ldr	r3, [r7, #24]
 8007df0:	212c      	movs	r1, #44	; 0x2c
 8007df2:	fb01 f303 	mul.w	r3, r1, r3
 8007df6:	4413      	add	r3, r2
 8007df8:	3354      	adds	r3, #84	; 0x54
 8007dfa:	4602      	mov	r2, r0
 8007dfc:	701a      	strb	r2, [r3, #0]
      break;
 8007dfe:	e00b      	b.n	8007e18 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8007e00:	687a      	ldr	r2, [r7, #4]
 8007e02:	69bb      	ldr	r3, [r7, #24]
 8007e04:	212c      	movs	r1, #44	; 0x2c
 8007e06:	fb01 f303 	mul.w	r3, r1, r3
 8007e0a:	4413      	add	r3, r2
 8007e0c:	3360      	adds	r3, #96	; 0x60
 8007e0e:	2204      	movs	r2, #4
 8007e10:	701a      	strb	r2, [r3, #0]
      break;
 8007e12:	e001      	b.n	8007e18 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8007e14:	bf00      	nop
 8007e16:	e000      	b.n	8007e1a <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8007e18:	bf00      	nop
  }
}
 8007e1a:	bf00      	nop
 8007e1c:	3728      	adds	r7, #40	; 0x28
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	bd80      	pop	{r7, pc}

08007e22 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007e22:	b580      	push	{r7, lr}
 8007e24:	b086      	sub	sp, #24
 8007e26:	af00      	add	r7, sp, #0
 8007e28:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e30:	697b      	ldr	r3, [r7, #20]
 8007e32:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8007e34:	693b      	ldr	r3, [r7, #16]
 8007e36:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8007e3e:	693b      	ldr	r3, [r7, #16]
 8007e40:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8007e48:	68bb      	ldr	r3, [r7, #8]
 8007e4a:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8007e4e:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	f003 0302 	and.w	r3, r3, #2
 8007e56:	2b02      	cmp	r3, #2
 8007e58:	d10b      	bne.n	8007e72 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	f003 0301 	and.w	r3, r3, #1
 8007e60:	2b01      	cmp	r3, #1
 8007e62:	d102      	bne.n	8007e6a <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8007e64:	6878      	ldr	r0, [r7, #4]
 8007e66:	f006 fee5 	bl	800ec34 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8007e6a:	68bb      	ldr	r3, [r7, #8]
 8007e6c:	f043 0302 	orr.w	r3, r3, #2
 8007e70:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	f003 0308 	and.w	r3, r3, #8
 8007e78:	2b08      	cmp	r3, #8
 8007e7a:	d132      	bne.n	8007ee2 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8007e7c:	68bb      	ldr	r3, [r7, #8]
 8007e7e:	f043 0308 	orr.w	r3, r3, #8
 8007e82:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	f003 0304 	and.w	r3, r3, #4
 8007e8a:	2b04      	cmp	r3, #4
 8007e8c:	d126      	bne.n	8007edc <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	699b      	ldr	r3, [r3, #24]
 8007e92:	2b02      	cmp	r3, #2
 8007e94:	d113      	bne.n	8007ebe <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8007e9c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007ea0:	d106      	bne.n	8007eb0 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	2102      	movs	r1, #2
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	f004 f901 	bl	800c0b0 <USB_InitFSLSPClkSel>
 8007eae:	e011      	b.n	8007ed4 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	2101      	movs	r1, #1
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	f004 f8fa 	bl	800c0b0 <USB_InitFSLSPClkSel>
 8007ebc:	e00a      	b.n	8007ed4 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	68db      	ldr	r3, [r3, #12]
 8007ec2:	2b01      	cmp	r3, #1
 8007ec4:	d106      	bne.n	8007ed4 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8007ec6:	693b      	ldr	r3, [r7, #16]
 8007ec8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007ecc:	461a      	mov	r2, r3
 8007ece:	f64e 2360 	movw	r3, #60000	; 0xea60
 8007ed2:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8007ed4:	6878      	ldr	r0, [r7, #4]
 8007ed6:	f006 fed7 	bl	800ec88 <HAL_HCD_PortEnabled_Callback>
 8007eda:	e002      	b.n	8007ee2 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8007edc:	6878      	ldr	r0, [r7, #4]
 8007ede:	f006 fee1 	bl	800eca4 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	f003 0320 	and.w	r3, r3, #32
 8007ee8:	2b20      	cmp	r3, #32
 8007eea:	d103      	bne.n	8007ef4 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	f043 0320 	orr.w	r3, r3, #32
 8007ef2:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8007ef4:	693b      	ldr	r3, [r7, #16]
 8007ef6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007efa:	461a      	mov	r2, r3
 8007efc:	68bb      	ldr	r3, [r7, #8]
 8007efe:	6013      	str	r3, [r2, #0]
}
 8007f00:	bf00      	nop
 8007f02:	3718      	adds	r7, #24
 8007f04:	46bd      	mov	sp, r7
 8007f06:	bd80      	pop	{r7, pc}

08007f08 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b084      	sub	sp, #16
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d101      	bne.n	8007f1a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007f16:	2301      	movs	r3, #1
 8007f18:	e12b      	b.n	8008172 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f20:	b2db      	uxtb	r3, r3
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d106      	bne.n	8007f34 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	f7fc ffd0 	bl	8004ed4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2224      	movs	r2, #36	; 0x24
 8007f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	681a      	ldr	r2, [r3, #0]
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f022 0201 	bic.w	r2, r2, #1
 8007f4a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	681a      	ldr	r2, [r3, #0]
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007f5a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	681a      	ldr	r2, [r3, #0]
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007f6a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007f6c:	f001 fa20 	bl	80093b0 <HAL_RCC_GetPCLK1Freq>
 8007f70:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	685b      	ldr	r3, [r3, #4]
 8007f76:	4a81      	ldr	r2, [pc, #516]	; (800817c <HAL_I2C_Init+0x274>)
 8007f78:	4293      	cmp	r3, r2
 8007f7a:	d807      	bhi.n	8007f8c <HAL_I2C_Init+0x84>
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	4a80      	ldr	r2, [pc, #512]	; (8008180 <HAL_I2C_Init+0x278>)
 8007f80:	4293      	cmp	r3, r2
 8007f82:	bf94      	ite	ls
 8007f84:	2301      	movls	r3, #1
 8007f86:	2300      	movhi	r3, #0
 8007f88:	b2db      	uxtb	r3, r3
 8007f8a:	e006      	b.n	8007f9a <HAL_I2C_Init+0x92>
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	4a7d      	ldr	r2, [pc, #500]	; (8008184 <HAL_I2C_Init+0x27c>)
 8007f90:	4293      	cmp	r3, r2
 8007f92:	bf94      	ite	ls
 8007f94:	2301      	movls	r3, #1
 8007f96:	2300      	movhi	r3, #0
 8007f98:	b2db      	uxtb	r3, r3
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d001      	beq.n	8007fa2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007f9e:	2301      	movs	r3, #1
 8007fa0:	e0e7      	b.n	8008172 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	4a78      	ldr	r2, [pc, #480]	; (8008188 <HAL_I2C_Init+0x280>)
 8007fa6:	fba2 2303 	umull	r2, r3, r2, r3
 8007faa:	0c9b      	lsrs	r3, r3, #18
 8007fac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	685b      	ldr	r3, [r3, #4]
 8007fb4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	68ba      	ldr	r2, [r7, #8]
 8007fbe:	430a      	orrs	r2, r1
 8007fc0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	6a1b      	ldr	r3, [r3, #32]
 8007fc8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	685b      	ldr	r3, [r3, #4]
 8007fd0:	4a6a      	ldr	r2, [pc, #424]	; (800817c <HAL_I2C_Init+0x274>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d802      	bhi.n	8007fdc <HAL_I2C_Init+0xd4>
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	3301      	adds	r3, #1
 8007fda:	e009      	b.n	8007ff0 <HAL_I2C_Init+0xe8>
 8007fdc:	68bb      	ldr	r3, [r7, #8]
 8007fde:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8007fe2:	fb02 f303 	mul.w	r3, r2, r3
 8007fe6:	4a69      	ldr	r2, [pc, #420]	; (800818c <HAL_I2C_Init+0x284>)
 8007fe8:	fba2 2303 	umull	r2, r3, r2, r3
 8007fec:	099b      	lsrs	r3, r3, #6
 8007fee:	3301      	adds	r3, #1
 8007ff0:	687a      	ldr	r2, [r7, #4]
 8007ff2:	6812      	ldr	r2, [r2, #0]
 8007ff4:	430b      	orrs	r3, r1
 8007ff6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	69db      	ldr	r3, [r3, #28]
 8007ffe:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8008002:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	685b      	ldr	r3, [r3, #4]
 800800a:	495c      	ldr	r1, [pc, #368]	; (800817c <HAL_I2C_Init+0x274>)
 800800c:	428b      	cmp	r3, r1
 800800e:	d819      	bhi.n	8008044 <HAL_I2C_Init+0x13c>
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	1e59      	subs	r1, r3, #1
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	685b      	ldr	r3, [r3, #4]
 8008018:	005b      	lsls	r3, r3, #1
 800801a:	fbb1 f3f3 	udiv	r3, r1, r3
 800801e:	1c59      	adds	r1, r3, #1
 8008020:	f640 73fc 	movw	r3, #4092	; 0xffc
 8008024:	400b      	ands	r3, r1
 8008026:	2b00      	cmp	r3, #0
 8008028:	d00a      	beq.n	8008040 <HAL_I2C_Init+0x138>
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	1e59      	subs	r1, r3, #1
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	685b      	ldr	r3, [r3, #4]
 8008032:	005b      	lsls	r3, r3, #1
 8008034:	fbb1 f3f3 	udiv	r3, r1, r3
 8008038:	3301      	adds	r3, #1
 800803a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800803e:	e051      	b.n	80080e4 <HAL_I2C_Init+0x1dc>
 8008040:	2304      	movs	r3, #4
 8008042:	e04f      	b.n	80080e4 <HAL_I2C_Init+0x1dc>
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	689b      	ldr	r3, [r3, #8]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d111      	bne.n	8008070 <HAL_I2C_Init+0x168>
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	1e58      	subs	r0, r3, #1
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	6859      	ldr	r1, [r3, #4]
 8008054:	460b      	mov	r3, r1
 8008056:	005b      	lsls	r3, r3, #1
 8008058:	440b      	add	r3, r1
 800805a:	fbb0 f3f3 	udiv	r3, r0, r3
 800805e:	3301      	adds	r3, #1
 8008060:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008064:	2b00      	cmp	r3, #0
 8008066:	bf0c      	ite	eq
 8008068:	2301      	moveq	r3, #1
 800806a:	2300      	movne	r3, #0
 800806c:	b2db      	uxtb	r3, r3
 800806e:	e012      	b.n	8008096 <HAL_I2C_Init+0x18e>
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	1e58      	subs	r0, r3, #1
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	6859      	ldr	r1, [r3, #4]
 8008078:	460b      	mov	r3, r1
 800807a:	009b      	lsls	r3, r3, #2
 800807c:	440b      	add	r3, r1
 800807e:	0099      	lsls	r1, r3, #2
 8008080:	440b      	add	r3, r1
 8008082:	fbb0 f3f3 	udiv	r3, r0, r3
 8008086:	3301      	adds	r3, #1
 8008088:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800808c:	2b00      	cmp	r3, #0
 800808e:	bf0c      	ite	eq
 8008090:	2301      	moveq	r3, #1
 8008092:	2300      	movne	r3, #0
 8008094:	b2db      	uxtb	r3, r3
 8008096:	2b00      	cmp	r3, #0
 8008098:	d001      	beq.n	800809e <HAL_I2C_Init+0x196>
 800809a:	2301      	movs	r3, #1
 800809c:	e022      	b.n	80080e4 <HAL_I2C_Init+0x1dc>
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	689b      	ldr	r3, [r3, #8]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d10e      	bne.n	80080c4 <HAL_I2C_Init+0x1bc>
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	1e58      	subs	r0, r3, #1
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6859      	ldr	r1, [r3, #4]
 80080ae:	460b      	mov	r3, r1
 80080b0:	005b      	lsls	r3, r3, #1
 80080b2:	440b      	add	r3, r1
 80080b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80080b8:	3301      	adds	r3, #1
 80080ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80080be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80080c2:	e00f      	b.n	80080e4 <HAL_I2C_Init+0x1dc>
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	1e58      	subs	r0, r3, #1
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	6859      	ldr	r1, [r3, #4]
 80080cc:	460b      	mov	r3, r1
 80080ce:	009b      	lsls	r3, r3, #2
 80080d0:	440b      	add	r3, r1
 80080d2:	0099      	lsls	r1, r3, #2
 80080d4:	440b      	add	r3, r1
 80080d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80080da:	3301      	adds	r3, #1
 80080dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80080e0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80080e4:	6879      	ldr	r1, [r7, #4]
 80080e6:	6809      	ldr	r1, [r1, #0]
 80080e8:	4313      	orrs	r3, r2
 80080ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	69da      	ldr	r2, [r3, #28]
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6a1b      	ldr	r3, [r3, #32]
 80080fe:	431a      	orrs	r2, r3
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	430a      	orrs	r2, r1
 8008106:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	689b      	ldr	r3, [r3, #8]
 800810e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8008112:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008116:	687a      	ldr	r2, [r7, #4]
 8008118:	6911      	ldr	r1, [r2, #16]
 800811a:	687a      	ldr	r2, [r7, #4]
 800811c:	68d2      	ldr	r2, [r2, #12]
 800811e:	4311      	orrs	r1, r2
 8008120:	687a      	ldr	r2, [r7, #4]
 8008122:	6812      	ldr	r2, [r2, #0]
 8008124:	430b      	orrs	r3, r1
 8008126:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	68db      	ldr	r3, [r3, #12]
 800812e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	695a      	ldr	r2, [r3, #20]
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	699b      	ldr	r3, [r3, #24]
 800813a:	431a      	orrs	r2, r3
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	430a      	orrs	r2, r1
 8008142:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	681a      	ldr	r2, [r3, #0]
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	f042 0201 	orr.w	r2, r2, #1
 8008152:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2200      	movs	r2, #0
 8008158:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	2220      	movs	r2, #32
 800815e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2200      	movs	r2, #0
 8008166:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2200      	movs	r2, #0
 800816c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008170:	2300      	movs	r3, #0
}
 8008172:	4618      	mov	r0, r3
 8008174:	3710      	adds	r7, #16
 8008176:	46bd      	mov	sp, r7
 8008178:	bd80      	pop	{r7, pc}
 800817a:	bf00      	nop
 800817c:	000186a0 	.word	0x000186a0
 8008180:	001e847f 	.word	0x001e847f
 8008184:	003d08ff 	.word	0x003d08ff
 8008188:	431bde83 	.word	0x431bde83
 800818c:	10624dd3 	.word	0x10624dd3

08008190 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b088      	sub	sp, #32
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d101      	bne.n	80081a2 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800819e:	2301      	movs	r3, #1
 80081a0:	e128      	b.n	80083f4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80081a8:	b2db      	uxtb	r3, r3
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d109      	bne.n	80081c2 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2200      	movs	r2, #0
 80081b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	4a90      	ldr	r2, [pc, #576]	; (80083fc <HAL_I2S_Init+0x26c>)
 80081ba:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80081bc:	6878      	ldr	r0, [r7, #4]
 80081be:	f7fc fed1 	bl	8004f64 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2202      	movs	r2, #2
 80081c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	69db      	ldr	r3, [r3, #28]
 80081d0:	687a      	ldr	r2, [r7, #4]
 80081d2:	6812      	ldr	r2, [r2, #0]
 80081d4:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80081d8:	f023 030f 	bic.w	r3, r3, #15
 80081dc:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	2202      	movs	r2, #2
 80081e4:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	695b      	ldr	r3, [r3, #20]
 80081ea:	2b02      	cmp	r3, #2
 80081ec:	d060      	beq.n	80082b0 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	68db      	ldr	r3, [r3, #12]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d102      	bne.n	80081fc <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80081f6:	2310      	movs	r3, #16
 80081f8:	617b      	str	r3, [r7, #20]
 80081fa:	e001      	b.n	8008200 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80081fc:	2320      	movs	r3, #32
 80081fe:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	689b      	ldr	r3, [r3, #8]
 8008204:	2b20      	cmp	r3, #32
 8008206:	d802      	bhi.n	800820e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8008208:	697b      	ldr	r3, [r7, #20]
 800820a:	005b      	lsls	r3, r3, #1
 800820c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800820e:	2001      	movs	r0, #1
 8008210:	f001 f9e6 	bl	80095e0 <HAL_RCCEx_GetPeriphCLKFreq>
 8008214:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	691b      	ldr	r3, [r3, #16]
 800821a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800821e:	d125      	bne.n	800826c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	68db      	ldr	r3, [r3, #12]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d010      	beq.n	800824a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8008228:	697b      	ldr	r3, [r7, #20]
 800822a:	009b      	lsls	r3, r3, #2
 800822c:	68fa      	ldr	r2, [r7, #12]
 800822e:	fbb2 f2f3 	udiv	r2, r2, r3
 8008232:	4613      	mov	r3, r2
 8008234:	009b      	lsls	r3, r3, #2
 8008236:	4413      	add	r3, r2
 8008238:	005b      	lsls	r3, r3, #1
 800823a:	461a      	mov	r2, r3
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	695b      	ldr	r3, [r3, #20]
 8008240:	fbb2 f3f3 	udiv	r3, r2, r3
 8008244:	3305      	adds	r3, #5
 8008246:	613b      	str	r3, [r7, #16]
 8008248:	e01f      	b.n	800828a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800824a:	697b      	ldr	r3, [r7, #20]
 800824c:	00db      	lsls	r3, r3, #3
 800824e:	68fa      	ldr	r2, [r7, #12]
 8008250:	fbb2 f2f3 	udiv	r2, r2, r3
 8008254:	4613      	mov	r3, r2
 8008256:	009b      	lsls	r3, r3, #2
 8008258:	4413      	add	r3, r2
 800825a:	005b      	lsls	r3, r3, #1
 800825c:	461a      	mov	r2, r3
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	695b      	ldr	r3, [r3, #20]
 8008262:	fbb2 f3f3 	udiv	r3, r2, r3
 8008266:	3305      	adds	r3, #5
 8008268:	613b      	str	r3, [r7, #16]
 800826a:	e00e      	b.n	800828a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800826c:	68fa      	ldr	r2, [r7, #12]
 800826e:	697b      	ldr	r3, [r7, #20]
 8008270:	fbb2 f2f3 	udiv	r2, r2, r3
 8008274:	4613      	mov	r3, r2
 8008276:	009b      	lsls	r3, r3, #2
 8008278:	4413      	add	r3, r2
 800827a:	005b      	lsls	r3, r3, #1
 800827c:	461a      	mov	r2, r3
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	695b      	ldr	r3, [r3, #20]
 8008282:	fbb2 f3f3 	udiv	r3, r2, r3
 8008286:	3305      	adds	r3, #5
 8008288:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800828a:	693b      	ldr	r3, [r7, #16]
 800828c:	4a5c      	ldr	r2, [pc, #368]	; (8008400 <HAL_I2S_Init+0x270>)
 800828e:	fba2 2303 	umull	r2, r3, r2, r3
 8008292:	08db      	lsrs	r3, r3, #3
 8008294:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8008296:	693b      	ldr	r3, [r7, #16]
 8008298:	f003 0301 	and.w	r3, r3, #1
 800829c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800829e:	693a      	ldr	r2, [r7, #16]
 80082a0:	69bb      	ldr	r3, [r7, #24]
 80082a2:	1ad3      	subs	r3, r2, r3
 80082a4:	085b      	lsrs	r3, r3, #1
 80082a6:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80082a8:	69bb      	ldr	r3, [r7, #24]
 80082aa:	021b      	lsls	r3, r3, #8
 80082ac:	61bb      	str	r3, [r7, #24]
 80082ae:	e003      	b.n	80082b8 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80082b0:	2302      	movs	r3, #2
 80082b2:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80082b4:	2300      	movs	r3, #0
 80082b6:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80082b8:	69fb      	ldr	r3, [r7, #28]
 80082ba:	2b01      	cmp	r3, #1
 80082bc:	d902      	bls.n	80082c4 <HAL_I2S_Init+0x134>
 80082be:	69fb      	ldr	r3, [r7, #28]
 80082c0:	2bff      	cmp	r3, #255	; 0xff
 80082c2:	d907      	bls.n	80082d4 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082c8:	f043 0210 	orr.w	r2, r3, #16
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80082d0:	2301      	movs	r3, #1
 80082d2:	e08f      	b.n	80083f4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	691a      	ldr	r2, [r3, #16]
 80082d8:	69bb      	ldr	r3, [r7, #24]
 80082da:	ea42 0103 	orr.w	r1, r2, r3
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	69fa      	ldr	r2, [r7, #28]
 80082e4:	430a      	orrs	r2, r1
 80082e6:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	69db      	ldr	r3, [r3, #28]
 80082ee:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80082f2:	f023 030f 	bic.w	r3, r3, #15
 80082f6:	687a      	ldr	r2, [r7, #4]
 80082f8:	6851      	ldr	r1, [r2, #4]
 80082fa:	687a      	ldr	r2, [r7, #4]
 80082fc:	6892      	ldr	r2, [r2, #8]
 80082fe:	4311      	orrs	r1, r2
 8008300:	687a      	ldr	r2, [r7, #4]
 8008302:	68d2      	ldr	r2, [r2, #12]
 8008304:	4311      	orrs	r1, r2
 8008306:	687a      	ldr	r2, [r7, #4]
 8008308:	6992      	ldr	r2, [r2, #24]
 800830a:	430a      	orrs	r2, r1
 800830c:	431a      	orrs	r2, r3
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008316:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	6a1b      	ldr	r3, [r3, #32]
 800831c:	2b01      	cmp	r3, #1
 800831e:	d161      	bne.n	80083e4 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	4a38      	ldr	r2, [pc, #224]	; (8008404 <HAL_I2S_Init+0x274>)
 8008324:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	4a37      	ldr	r2, [pc, #220]	; (8008408 <HAL_I2S_Init+0x278>)
 800832c:	4293      	cmp	r3, r2
 800832e:	d101      	bne.n	8008334 <HAL_I2S_Init+0x1a4>
 8008330:	4b36      	ldr	r3, [pc, #216]	; (800840c <HAL_I2S_Init+0x27c>)
 8008332:	e001      	b.n	8008338 <HAL_I2S_Init+0x1a8>
 8008334:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008338:	69db      	ldr	r3, [r3, #28]
 800833a:	687a      	ldr	r2, [r7, #4]
 800833c:	6812      	ldr	r2, [r2, #0]
 800833e:	4932      	ldr	r1, [pc, #200]	; (8008408 <HAL_I2S_Init+0x278>)
 8008340:	428a      	cmp	r2, r1
 8008342:	d101      	bne.n	8008348 <HAL_I2S_Init+0x1b8>
 8008344:	4a31      	ldr	r2, [pc, #196]	; (800840c <HAL_I2S_Init+0x27c>)
 8008346:	e001      	b.n	800834c <HAL_I2S_Init+0x1bc>
 8008348:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800834c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8008350:	f023 030f 	bic.w	r3, r3, #15
 8008354:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	4a2b      	ldr	r2, [pc, #172]	; (8008408 <HAL_I2S_Init+0x278>)
 800835c:	4293      	cmp	r3, r2
 800835e:	d101      	bne.n	8008364 <HAL_I2S_Init+0x1d4>
 8008360:	4b2a      	ldr	r3, [pc, #168]	; (800840c <HAL_I2S_Init+0x27c>)
 8008362:	e001      	b.n	8008368 <HAL_I2S_Init+0x1d8>
 8008364:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008368:	2202      	movs	r2, #2
 800836a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	4a25      	ldr	r2, [pc, #148]	; (8008408 <HAL_I2S_Init+0x278>)
 8008372:	4293      	cmp	r3, r2
 8008374:	d101      	bne.n	800837a <HAL_I2S_Init+0x1ea>
 8008376:	4b25      	ldr	r3, [pc, #148]	; (800840c <HAL_I2S_Init+0x27c>)
 8008378:	e001      	b.n	800837e <HAL_I2S_Init+0x1ee>
 800837a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800837e:	69db      	ldr	r3, [r3, #28]
 8008380:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	685b      	ldr	r3, [r3, #4]
 8008386:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800838a:	d003      	beq.n	8008394 <HAL_I2S_Init+0x204>
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	685b      	ldr	r3, [r3, #4]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d103      	bne.n	800839c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8008394:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008398:	613b      	str	r3, [r7, #16]
 800839a:	e001      	b.n	80083a0 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800839c:	2300      	movs	r3, #0
 800839e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80083a0:	693b      	ldr	r3, [r7, #16]
 80083a2:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	689b      	ldr	r3, [r3, #8]
 80083a8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80083aa:	4313      	orrs	r3, r2
 80083ac:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	68db      	ldr	r3, [r3, #12]
 80083b2:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80083b4:	4313      	orrs	r3, r2
 80083b6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	699b      	ldr	r3, [r3, #24]
 80083bc:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80083be:	4313      	orrs	r3, r2
 80083c0:	b29a      	uxth	r2, r3
 80083c2:	897b      	ldrh	r3, [r7, #10]
 80083c4:	4313      	orrs	r3, r2
 80083c6:	b29b      	uxth	r3, r3
 80083c8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80083cc:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	4a0d      	ldr	r2, [pc, #52]	; (8008408 <HAL_I2S_Init+0x278>)
 80083d4:	4293      	cmp	r3, r2
 80083d6:	d101      	bne.n	80083dc <HAL_I2S_Init+0x24c>
 80083d8:	4b0c      	ldr	r3, [pc, #48]	; (800840c <HAL_I2S_Init+0x27c>)
 80083da:	e001      	b.n	80083e0 <HAL_I2S_Init+0x250>
 80083dc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80083e0:	897a      	ldrh	r2, [r7, #10]
 80083e2:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	2200      	movs	r2, #0
 80083e8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	2201      	movs	r2, #1
 80083ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80083f2:	2300      	movs	r3, #0
}
 80083f4:	4618      	mov	r0, r3
 80083f6:	3720      	adds	r7, #32
 80083f8:	46bd      	mov	sp, r7
 80083fa:	bd80      	pop	{r7, pc}
 80083fc:	08008507 	.word	0x08008507
 8008400:	cccccccd 	.word	0xcccccccd
 8008404:	0800861d 	.word	0x0800861d
 8008408:	40003800 	.word	0x40003800
 800840c:	40003400 	.word	0x40003400

08008410 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8008410:	b480      	push	{r7}
 8008412:	b083      	sub	sp, #12
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8008418:	bf00      	nop
 800841a:	370c      	adds	r7, #12
 800841c:	46bd      	mov	sp, r7
 800841e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008422:	4770      	bx	lr

08008424 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8008424:	b480      	push	{r7}
 8008426:	b083      	sub	sp, #12
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800842c:	bf00      	nop
 800842e:	370c      	adds	r7, #12
 8008430:	46bd      	mov	sp, r7
 8008432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008436:	4770      	bx	lr

08008438 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8008438:	b480      	push	{r7}
 800843a:	b083      	sub	sp, #12
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8008440:	bf00      	nop
 8008442:	370c      	adds	r7, #12
 8008444:	46bd      	mov	sp, r7
 8008446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844a:	4770      	bx	lr

0800844c <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b082      	sub	sp, #8
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008458:	881a      	ldrh	r2, [r3, #0]
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008464:	1c9a      	adds	r2, r3, #2
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800846e:	b29b      	uxth	r3, r3
 8008470:	3b01      	subs	r3, #1
 8008472:	b29a      	uxth	r2, r3
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800847c:	b29b      	uxth	r3, r3
 800847e:	2b00      	cmp	r3, #0
 8008480:	d10e      	bne.n	80084a0 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	685a      	ldr	r2, [r3, #4]
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008490:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2201      	movs	r2, #1
 8008496:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	f7ff ffb8 	bl	8008410 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80084a0:	bf00      	nop
 80084a2:	3708      	adds	r7, #8
 80084a4:	46bd      	mov	sp, r7
 80084a6:	bd80      	pop	{r7, pc}

080084a8 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b082      	sub	sp, #8
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	68da      	ldr	r2, [r3, #12]
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084ba:	b292      	uxth	r2, r2
 80084bc:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084c2:	1c9a      	adds	r2, r3, #2
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80084cc:	b29b      	uxth	r3, r3
 80084ce:	3b01      	subs	r3, #1
 80084d0:	b29a      	uxth	r2, r3
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80084da:	b29b      	uxth	r3, r3
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d10e      	bne.n	80084fe <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	685a      	ldr	r2, [r3, #4]
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80084ee:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2201      	movs	r2, #1
 80084f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80084f8:	6878      	ldr	r0, [r7, #4]
 80084fa:	f7ff ff93 	bl	8008424 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80084fe:	bf00      	nop
 8008500:	3708      	adds	r7, #8
 8008502:	46bd      	mov	sp, r7
 8008504:	bd80      	pop	{r7, pc}

08008506 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8008506:	b580      	push	{r7, lr}
 8008508:	b086      	sub	sp, #24
 800850a:	af00      	add	r7, sp, #0
 800850c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	689b      	ldr	r3, [r3, #8]
 8008514:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800851c:	b2db      	uxtb	r3, r3
 800851e:	2b04      	cmp	r3, #4
 8008520:	d13a      	bne.n	8008598 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8008522:	697b      	ldr	r3, [r7, #20]
 8008524:	f003 0301 	and.w	r3, r3, #1
 8008528:	2b01      	cmp	r3, #1
 800852a:	d109      	bne.n	8008540 <I2S_IRQHandler+0x3a>
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	685b      	ldr	r3, [r3, #4]
 8008532:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008536:	2b40      	cmp	r3, #64	; 0x40
 8008538:	d102      	bne.n	8008540 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800853a:	6878      	ldr	r0, [r7, #4]
 800853c:	f7ff ffb4 	bl	80084a8 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8008540:	697b      	ldr	r3, [r7, #20]
 8008542:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008546:	2b40      	cmp	r3, #64	; 0x40
 8008548:	d126      	bne.n	8008598 <I2S_IRQHandler+0x92>
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	685b      	ldr	r3, [r3, #4]
 8008550:	f003 0320 	and.w	r3, r3, #32
 8008554:	2b20      	cmp	r3, #32
 8008556:	d11f      	bne.n	8008598 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	685a      	ldr	r2, [r3, #4]
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008566:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8008568:	2300      	movs	r3, #0
 800856a:	613b      	str	r3, [r7, #16]
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	68db      	ldr	r3, [r3, #12]
 8008572:	613b      	str	r3, [r7, #16]
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	689b      	ldr	r3, [r3, #8]
 800857a:	613b      	str	r3, [r7, #16]
 800857c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	2201      	movs	r2, #1
 8008582:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800858a:	f043 0202 	orr.w	r2, r3, #2
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008592:	6878      	ldr	r0, [r7, #4]
 8008594:	f7ff ff50 	bl	8008438 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800859e:	b2db      	uxtb	r3, r3
 80085a0:	2b03      	cmp	r3, #3
 80085a2:	d136      	bne.n	8008612 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80085a4:	697b      	ldr	r3, [r7, #20]
 80085a6:	f003 0302 	and.w	r3, r3, #2
 80085aa:	2b02      	cmp	r3, #2
 80085ac:	d109      	bne.n	80085c2 <I2S_IRQHandler+0xbc>
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	685b      	ldr	r3, [r3, #4]
 80085b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085b8:	2b80      	cmp	r3, #128	; 0x80
 80085ba:	d102      	bne.n	80085c2 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80085bc:	6878      	ldr	r0, [r7, #4]
 80085be:	f7ff ff45 	bl	800844c <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80085c2:	697b      	ldr	r3, [r7, #20]
 80085c4:	f003 0308 	and.w	r3, r3, #8
 80085c8:	2b08      	cmp	r3, #8
 80085ca:	d122      	bne.n	8008612 <I2S_IRQHandler+0x10c>
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	685b      	ldr	r3, [r3, #4]
 80085d2:	f003 0320 	and.w	r3, r3, #32
 80085d6:	2b20      	cmp	r3, #32
 80085d8:	d11b      	bne.n	8008612 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	685a      	ldr	r2, [r3, #4]
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80085e8:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80085ea:	2300      	movs	r3, #0
 80085ec:	60fb      	str	r3, [r7, #12]
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	689b      	ldr	r3, [r3, #8]
 80085f4:	60fb      	str	r3, [r7, #12]
 80085f6:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2201      	movs	r2, #1
 80085fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008604:	f043 0204 	orr.w	r2, r3, #4
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800860c:	6878      	ldr	r0, [r7, #4]
 800860e:	f7ff ff13 	bl	8008438 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008612:	bf00      	nop
 8008614:	3718      	adds	r7, #24
 8008616:	46bd      	mov	sp, r7
 8008618:	bd80      	pop	{r7, pc}
	...

0800861c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800861c:	b580      	push	{r7, lr}
 800861e:	b088      	sub	sp, #32
 8008620:	af00      	add	r7, sp, #0
 8008622:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	689b      	ldr	r3, [r3, #8]
 800862a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	4a92      	ldr	r2, [pc, #584]	; (800887c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8008632:	4293      	cmp	r3, r2
 8008634:	d101      	bne.n	800863a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8008636:	4b92      	ldr	r3, [pc, #584]	; (8008880 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8008638:	e001      	b.n	800863e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800863a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800863e:	689b      	ldr	r3, [r3, #8]
 8008640:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	685b      	ldr	r3, [r3, #4]
 8008648:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	4a8b      	ldr	r2, [pc, #556]	; (800887c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8008650:	4293      	cmp	r3, r2
 8008652:	d101      	bne.n	8008658 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8008654:	4b8a      	ldr	r3, [pc, #552]	; (8008880 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8008656:	e001      	b.n	800865c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8008658:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800865c:	685b      	ldr	r3, [r3, #4]
 800865e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	685b      	ldr	r3, [r3, #4]
 8008664:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008668:	d004      	beq.n	8008674 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	2b00      	cmp	r3, #0
 8008670:	f040 8099 	bne.w	80087a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8008674:	69fb      	ldr	r3, [r7, #28]
 8008676:	f003 0302 	and.w	r3, r3, #2
 800867a:	2b02      	cmp	r3, #2
 800867c:	d107      	bne.n	800868e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800867e:	697b      	ldr	r3, [r7, #20]
 8008680:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008684:	2b00      	cmp	r3, #0
 8008686:	d002      	beq.n	800868e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8008688:	6878      	ldr	r0, [r7, #4]
 800868a:	f000 f925 	bl	80088d8 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800868e:	69bb      	ldr	r3, [r7, #24]
 8008690:	f003 0301 	and.w	r3, r3, #1
 8008694:	2b01      	cmp	r3, #1
 8008696:	d107      	bne.n	80086a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8008698:	693b      	ldr	r3, [r7, #16]
 800869a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d002      	beq.n	80086a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80086a2:	6878      	ldr	r0, [r7, #4]
 80086a4:	f000 f9c8 	bl	8008a38 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80086a8:	69bb      	ldr	r3, [r7, #24]
 80086aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086ae:	2b40      	cmp	r3, #64	; 0x40
 80086b0:	d13a      	bne.n	8008728 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80086b2:	693b      	ldr	r3, [r7, #16]
 80086b4:	f003 0320 	and.w	r3, r3, #32
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d035      	beq.n	8008728 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	4a6e      	ldr	r2, [pc, #440]	; (800887c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80086c2:	4293      	cmp	r3, r2
 80086c4:	d101      	bne.n	80086ca <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80086c6:	4b6e      	ldr	r3, [pc, #440]	; (8008880 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80086c8:	e001      	b.n	80086ce <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80086ca:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80086ce:	685a      	ldr	r2, [r3, #4]
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	4969      	ldr	r1, [pc, #420]	; (800887c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80086d6:	428b      	cmp	r3, r1
 80086d8:	d101      	bne.n	80086de <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80086da:	4b69      	ldr	r3, [pc, #420]	; (8008880 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80086dc:	e001      	b.n	80086e2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80086de:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80086e2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80086e6:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	685a      	ldr	r2, [r3, #4]
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80086f6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80086f8:	2300      	movs	r3, #0
 80086fa:	60fb      	str	r3, [r7, #12]
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	68db      	ldr	r3, [r3, #12]
 8008702:	60fb      	str	r3, [r7, #12]
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	689b      	ldr	r3, [r3, #8]
 800870a:	60fb      	str	r3, [r7, #12]
 800870c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2201      	movs	r2, #1
 8008712:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800871a:	f043 0202 	orr.w	r2, r3, #2
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008722:	6878      	ldr	r0, [r7, #4]
 8008724:	f7ff fe88 	bl	8008438 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008728:	69fb      	ldr	r3, [r7, #28]
 800872a:	f003 0308 	and.w	r3, r3, #8
 800872e:	2b08      	cmp	r3, #8
 8008730:	f040 80c3 	bne.w	80088ba <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8008734:	697b      	ldr	r3, [r7, #20]
 8008736:	f003 0320 	and.w	r3, r3, #32
 800873a:	2b00      	cmp	r3, #0
 800873c:	f000 80bd 	beq.w	80088ba <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	685a      	ldr	r2, [r3, #4]
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800874e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	4a49      	ldr	r2, [pc, #292]	; (800887c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8008756:	4293      	cmp	r3, r2
 8008758:	d101      	bne.n	800875e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800875a:	4b49      	ldr	r3, [pc, #292]	; (8008880 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800875c:	e001      	b.n	8008762 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800875e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008762:	685a      	ldr	r2, [r3, #4]
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	4944      	ldr	r1, [pc, #272]	; (800887c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800876a:	428b      	cmp	r3, r1
 800876c:	d101      	bne.n	8008772 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800876e:	4b44      	ldr	r3, [pc, #272]	; (8008880 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8008770:	e001      	b.n	8008776 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8008772:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008776:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800877a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800877c:	2300      	movs	r3, #0
 800877e:	60bb      	str	r3, [r7, #8]
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	689b      	ldr	r3, [r3, #8]
 8008786:	60bb      	str	r3, [r7, #8]
 8008788:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	2201      	movs	r2, #1
 800878e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008796:	f043 0204 	orr.w	r2, r3, #4
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800879e:	6878      	ldr	r0, [r7, #4]
 80087a0:	f7ff fe4a 	bl	8008438 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80087a4:	e089      	b.n	80088ba <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80087a6:	69bb      	ldr	r3, [r7, #24]
 80087a8:	f003 0302 	and.w	r3, r3, #2
 80087ac:	2b02      	cmp	r3, #2
 80087ae:	d107      	bne.n	80087c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80087b0:	693b      	ldr	r3, [r7, #16]
 80087b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d002      	beq.n	80087c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80087ba:	6878      	ldr	r0, [r7, #4]
 80087bc:	f000 f8be 	bl	800893c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80087c0:	69fb      	ldr	r3, [r7, #28]
 80087c2:	f003 0301 	and.w	r3, r3, #1
 80087c6:	2b01      	cmp	r3, #1
 80087c8:	d107      	bne.n	80087da <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80087ca:	697b      	ldr	r3, [r7, #20]
 80087cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d002      	beq.n	80087da <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80087d4:	6878      	ldr	r0, [r7, #4]
 80087d6:	f000 f8fd 	bl	80089d4 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80087da:	69fb      	ldr	r3, [r7, #28]
 80087dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087e0:	2b40      	cmp	r3, #64	; 0x40
 80087e2:	d12f      	bne.n	8008844 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80087e4:	697b      	ldr	r3, [r7, #20]
 80087e6:	f003 0320 	and.w	r3, r3, #32
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d02a      	beq.n	8008844 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	685a      	ldr	r2, [r3, #4]
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80087fc:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	4a1e      	ldr	r2, [pc, #120]	; (800887c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8008804:	4293      	cmp	r3, r2
 8008806:	d101      	bne.n	800880c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8008808:	4b1d      	ldr	r3, [pc, #116]	; (8008880 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800880a:	e001      	b.n	8008810 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800880c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008810:	685a      	ldr	r2, [r3, #4]
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	4919      	ldr	r1, [pc, #100]	; (800887c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8008818:	428b      	cmp	r3, r1
 800881a:	d101      	bne.n	8008820 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800881c:	4b18      	ldr	r3, [pc, #96]	; (8008880 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800881e:	e001      	b.n	8008824 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8008820:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008824:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008828:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	2201      	movs	r2, #1
 800882e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008836:	f043 0202 	orr.w	r2, r3, #2
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	f7ff fdfa 	bl	8008438 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8008844:	69bb      	ldr	r3, [r7, #24]
 8008846:	f003 0308 	and.w	r3, r3, #8
 800884a:	2b08      	cmp	r3, #8
 800884c:	d136      	bne.n	80088bc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800884e:	693b      	ldr	r3, [r7, #16]
 8008850:	f003 0320 	and.w	r3, r3, #32
 8008854:	2b00      	cmp	r3, #0
 8008856:	d031      	beq.n	80088bc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	4a07      	ldr	r2, [pc, #28]	; (800887c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800885e:	4293      	cmp	r3, r2
 8008860:	d101      	bne.n	8008866 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8008862:	4b07      	ldr	r3, [pc, #28]	; (8008880 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8008864:	e001      	b.n	800886a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8008866:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800886a:	685a      	ldr	r2, [r3, #4]
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	4902      	ldr	r1, [pc, #8]	; (800887c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8008872:	428b      	cmp	r3, r1
 8008874:	d106      	bne.n	8008884 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8008876:	4b02      	ldr	r3, [pc, #8]	; (8008880 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8008878:	e006      	b.n	8008888 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800887a:	bf00      	nop
 800887c:	40003800 	.word	0x40003800
 8008880:	40003400 	.word	0x40003400
 8008884:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008888:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800888c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	685a      	ldr	r2, [r3, #4]
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800889c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2201      	movs	r2, #1
 80088a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088aa:	f043 0204 	orr.w	r2, r3, #4
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80088b2:	6878      	ldr	r0, [r7, #4]
 80088b4:	f7ff fdc0 	bl	8008438 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80088b8:	e000      	b.n	80088bc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80088ba:	bf00      	nop
}
 80088bc:	bf00      	nop
 80088be:	3720      	adds	r7, #32
 80088c0:	46bd      	mov	sp, r7
 80088c2:	bd80      	pop	{r7, pc}

080088c4 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80088c4:	b480      	push	{r7}
 80088c6:	b083      	sub	sp, #12
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80088cc:	bf00      	nop
 80088ce:	370c      	adds	r7, #12
 80088d0:	46bd      	mov	sp, r7
 80088d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d6:	4770      	bx	lr

080088d8 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b082      	sub	sp, #8
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088e4:	1c99      	adds	r1, r3, #2
 80088e6:	687a      	ldr	r2, [r7, #4]
 80088e8:	6251      	str	r1, [r2, #36]	; 0x24
 80088ea:	881a      	ldrh	r2, [r3, #0]
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80088f6:	b29b      	uxth	r3, r3
 80088f8:	3b01      	subs	r3, #1
 80088fa:	b29a      	uxth	r2, r3
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008904:	b29b      	uxth	r3, r3
 8008906:	2b00      	cmp	r3, #0
 8008908:	d113      	bne.n	8008932 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	685a      	ldr	r2, [r3, #4]
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008918:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800891e:	b29b      	uxth	r3, r3
 8008920:	2b00      	cmp	r3, #0
 8008922:	d106      	bne.n	8008932 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	2201      	movs	r2, #1
 8008928:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800892c:	6878      	ldr	r0, [r7, #4]
 800892e:	f7ff ffc9 	bl	80088c4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008932:	bf00      	nop
 8008934:	3708      	adds	r7, #8
 8008936:	46bd      	mov	sp, r7
 8008938:	bd80      	pop	{r7, pc}
	...

0800893c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800893c:	b580      	push	{r7, lr}
 800893e:	b082      	sub	sp, #8
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008948:	1c99      	adds	r1, r3, #2
 800894a:	687a      	ldr	r2, [r7, #4]
 800894c:	6251      	str	r1, [r2, #36]	; 0x24
 800894e:	8819      	ldrh	r1, [r3, #0]
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	4a1d      	ldr	r2, [pc, #116]	; (80089cc <I2SEx_TxISR_I2SExt+0x90>)
 8008956:	4293      	cmp	r3, r2
 8008958:	d101      	bne.n	800895e <I2SEx_TxISR_I2SExt+0x22>
 800895a:	4b1d      	ldr	r3, [pc, #116]	; (80089d0 <I2SEx_TxISR_I2SExt+0x94>)
 800895c:	e001      	b.n	8008962 <I2SEx_TxISR_I2SExt+0x26>
 800895e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008962:	460a      	mov	r2, r1
 8008964:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800896a:	b29b      	uxth	r3, r3
 800896c:	3b01      	subs	r3, #1
 800896e:	b29a      	uxth	r2, r3
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008978:	b29b      	uxth	r3, r3
 800897a:	2b00      	cmp	r3, #0
 800897c:	d121      	bne.n	80089c2 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	4a12      	ldr	r2, [pc, #72]	; (80089cc <I2SEx_TxISR_I2SExt+0x90>)
 8008984:	4293      	cmp	r3, r2
 8008986:	d101      	bne.n	800898c <I2SEx_TxISR_I2SExt+0x50>
 8008988:	4b11      	ldr	r3, [pc, #68]	; (80089d0 <I2SEx_TxISR_I2SExt+0x94>)
 800898a:	e001      	b.n	8008990 <I2SEx_TxISR_I2SExt+0x54>
 800898c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008990:	685a      	ldr	r2, [r3, #4]
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	490d      	ldr	r1, [pc, #52]	; (80089cc <I2SEx_TxISR_I2SExt+0x90>)
 8008998:	428b      	cmp	r3, r1
 800899a:	d101      	bne.n	80089a0 <I2SEx_TxISR_I2SExt+0x64>
 800899c:	4b0c      	ldr	r3, [pc, #48]	; (80089d0 <I2SEx_TxISR_I2SExt+0x94>)
 800899e:	e001      	b.n	80089a4 <I2SEx_TxISR_I2SExt+0x68>
 80089a0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80089a4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80089a8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80089ae:	b29b      	uxth	r3, r3
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d106      	bne.n	80089c2 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	2201      	movs	r2, #1
 80089b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80089bc:	6878      	ldr	r0, [r7, #4]
 80089be:	f7ff ff81 	bl	80088c4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80089c2:	bf00      	nop
 80089c4:	3708      	adds	r7, #8
 80089c6:	46bd      	mov	sp, r7
 80089c8:	bd80      	pop	{r7, pc}
 80089ca:	bf00      	nop
 80089cc:	40003800 	.word	0x40003800
 80089d0:	40003400 	.word	0x40003400

080089d4 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b082      	sub	sp, #8
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	68d8      	ldr	r0, [r3, #12]
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089e6:	1c99      	adds	r1, r3, #2
 80089e8:	687a      	ldr	r2, [r7, #4]
 80089ea:	62d1      	str	r1, [r2, #44]	; 0x2c
 80089ec:	b282      	uxth	r2, r0
 80089ee:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80089f4:	b29b      	uxth	r3, r3
 80089f6:	3b01      	subs	r3, #1
 80089f8:	b29a      	uxth	r2, r3
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008a02:	b29b      	uxth	r3, r3
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d113      	bne.n	8008a30 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	685a      	ldr	r2, [r3, #4]
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008a16:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a1c:	b29b      	uxth	r3, r3
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d106      	bne.n	8008a30 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	2201      	movs	r2, #1
 8008a26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8008a2a:	6878      	ldr	r0, [r7, #4]
 8008a2c:	f7ff ff4a 	bl	80088c4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008a30:	bf00      	nop
 8008a32:	3708      	adds	r7, #8
 8008a34:	46bd      	mov	sp, r7
 8008a36:	bd80      	pop	{r7, pc}

08008a38 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8008a38:	b580      	push	{r7, lr}
 8008a3a:	b082      	sub	sp, #8
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	4a20      	ldr	r2, [pc, #128]	; (8008ac8 <I2SEx_RxISR_I2SExt+0x90>)
 8008a46:	4293      	cmp	r3, r2
 8008a48:	d101      	bne.n	8008a4e <I2SEx_RxISR_I2SExt+0x16>
 8008a4a:	4b20      	ldr	r3, [pc, #128]	; (8008acc <I2SEx_RxISR_I2SExt+0x94>)
 8008a4c:	e001      	b.n	8008a52 <I2SEx_RxISR_I2SExt+0x1a>
 8008a4e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008a52:	68d8      	ldr	r0, [r3, #12]
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a58:	1c99      	adds	r1, r3, #2
 8008a5a:	687a      	ldr	r2, [r7, #4]
 8008a5c:	62d1      	str	r1, [r2, #44]	; 0x2c
 8008a5e:	b282      	uxth	r2, r0
 8008a60:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008a66:	b29b      	uxth	r3, r3
 8008a68:	3b01      	subs	r3, #1
 8008a6a:	b29a      	uxth	r2, r3
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008a74:	b29b      	uxth	r3, r3
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d121      	bne.n	8008abe <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	4a12      	ldr	r2, [pc, #72]	; (8008ac8 <I2SEx_RxISR_I2SExt+0x90>)
 8008a80:	4293      	cmp	r3, r2
 8008a82:	d101      	bne.n	8008a88 <I2SEx_RxISR_I2SExt+0x50>
 8008a84:	4b11      	ldr	r3, [pc, #68]	; (8008acc <I2SEx_RxISR_I2SExt+0x94>)
 8008a86:	e001      	b.n	8008a8c <I2SEx_RxISR_I2SExt+0x54>
 8008a88:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008a8c:	685a      	ldr	r2, [r3, #4]
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	490d      	ldr	r1, [pc, #52]	; (8008ac8 <I2SEx_RxISR_I2SExt+0x90>)
 8008a94:	428b      	cmp	r3, r1
 8008a96:	d101      	bne.n	8008a9c <I2SEx_RxISR_I2SExt+0x64>
 8008a98:	4b0c      	ldr	r3, [pc, #48]	; (8008acc <I2SEx_RxISR_I2SExt+0x94>)
 8008a9a:	e001      	b.n	8008aa0 <I2SEx_RxISR_I2SExt+0x68>
 8008a9c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008aa0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008aa4:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008aaa:	b29b      	uxth	r3, r3
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d106      	bne.n	8008abe <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2201      	movs	r2, #1
 8008ab4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8008ab8:	6878      	ldr	r0, [r7, #4]
 8008aba:	f7ff ff03 	bl	80088c4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008abe:	bf00      	nop
 8008ac0:	3708      	adds	r7, #8
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	bd80      	pop	{r7, pc}
 8008ac6:	bf00      	nop
 8008ac8:	40003800 	.word	0x40003800
 8008acc:	40003400 	.word	0x40003400

08008ad0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	b086      	sub	sp, #24
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d101      	bne.n	8008ae2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008ade:	2301      	movs	r3, #1
 8008ae0:	e267      	b.n	8008fb2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f003 0301 	and.w	r3, r3, #1
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d075      	beq.n	8008bda <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008aee:	4b88      	ldr	r3, [pc, #544]	; (8008d10 <HAL_RCC_OscConfig+0x240>)
 8008af0:	689b      	ldr	r3, [r3, #8]
 8008af2:	f003 030c 	and.w	r3, r3, #12
 8008af6:	2b04      	cmp	r3, #4
 8008af8:	d00c      	beq.n	8008b14 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008afa:	4b85      	ldr	r3, [pc, #532]	; (8008d10 <HAL_RCC_OscConfig+0x240>)
 8008afc:	689b      	ldr	r3, [r3, #8]
 8008afe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008b02:	2b08      	cmp	r3, #8
 8008b04:	d112      	bne.n	8008b2c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008b06:	4b82      	ldr	r3, [pc, #520]	; (8008d10 <HAL_RCC_OscConfig+0x240>)
 8008b08:	685b      	ldr	r3, [r3, #4]
 8008b0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008b0e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008b12:	d10b      	bne.n	8008b2c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008b14:	4b7e      	ldr	r3, [pc, #504]	; (8008d10 <HAL_RCC_OscConfig+0x240>)
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d05b      	beq.n	8008bd8 <HAL_RCC_OscConfig+0x108>
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	685b      	ldr	r3, [r3, #4]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d157      	bne.n	8008bd8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008b28:	2301      	movs	r3, #1
 8008b2a:	e242      	b.n	8008fb2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	685b      	ldr	r3, [r3, #4]
 8008b30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008b34:	d106      	bne.n	8008b44 <HAL_RCC_OscConfig+0x74>
 8008b36:	4b76      	ldr	r3, [pc, #472]	; (8008d10 <HAL_RCC_OscConfig+0x240>)
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	4a75      	ldr	r2, [pc, #468]	; (8008d10 <HAL_RCC_OscConfig+0x240>)
 8008b3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008b40:	6013      	str	r3, [r2, #0]
 8008b42:	e01d      	b.n	8008b80 <HAL_RCC_OscConfig+0xb0>
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	685b      	ldr	r3, [r3, #4]
 8008b48:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008b4c:	d10c      	bne.n	8008b68 <HAL_RCC_OscConfig+0x98>
 8008b4e:	4b70      	ldr	r3, [pc, #448]	; (8008d10 <HAL_RCC_OscConfig+0x240>)
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	4a6f      	ldr	r2, [pc, #444]	; (8008d10 <HAL_RCC_OscConfig+0x240>)
 8008b54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008b58:	6013      	str	r3, [r2, #0]
 8008b5a:	4b6d      	ldr	r3, [pc, #436]	; (8008d10 <HAL_RCC_OscConfig+0x240>)
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	4a6c      	ldr	r2, [pc, #432]	; (8008d10 <HAL_RCC_OscConfig+0x240>)
 8008b60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008b64:	6013      	str	r3, [r2, #0]
 8008b66:	e00b      	b.n	8008b80 <HAL_RCC_OscConfig+0xb0>
 8008b68:	4b69      	ldr	r3, [pc, #420]	; (8008d10 <HAL_RCC_OscConfig+0x240>)
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	4a68      	ldr	r2, [pc, #416]	; (8008d10 <HAL_RCC_OscConfig+0x240>)
 8008b6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008b72:	6013      	str	r3, [r2, #0]
 8008b74:	4b66      	ldr	r3, [pc, #408]	; (8008d10 <HAL_RCC_OscConfig+0x240>)
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	4a65      	ldr	r2, [pc, #404]	; (8008d10 <HAL_RCC_OscConfig+0x240>)
 8008b7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008b7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	685b      	ldr	r3, [r3, #4]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d013      	beq.n	8008bb0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008b88:	f7fc fe88 	bl	800589c <HAL_GetTick>
 8008b8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008b8e:	e008      	b.n	8008ba2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008b90:	f7fc fe84 	bl	800589c <HAL_GetTick>
 8008b94:	4602      	mov	r2, r0
 8008b96:	693b      	ldr	r3, [r7, #16]
 8008b98:	1ad3      	subs	r3, r2, r3
 8008b9a:	2b64      	cmp	r3, #100	; 0x64
 8008b9c:	d901      	bls.n	8008ba2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008b9e:	2303      	movs	r3, #3
 8008ba0:	e207      	b.n	8008fb2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008ba2:	4b5b      	ldr	r3, [pc, #364]	; (8008d10 <HAL_RCC_OscConfig+0x240>)
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d0f0      	beq.n	8008b90 <HAL_RCC_OscConfig+0xc0>
 8008bae:	e014      	b.n	8008bda <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008bb0:	f7fc fe74 	bl	800589c <HAL_GetTick>
 8008bb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008bb6:	e008      	b.n	8008bca <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008bb8:	f7fc fe70 	bl	800589c <HAL_GetTick>
 8008bbc:	4602      	mov	r2, r0
 8008bbe:	693b      	ldr	r3, [r7, #16]
 8008bc0:	1ad3      	subs	r3, r2, r3
 8008bc2:	2b64      	cmp	r3, #100	; 0x64
 8008bc4:	d901      	bls.n	8008bca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008bc6:	2303      	movs	r3, #3
 8008bc8:	e1f3      	b.n	8008fb2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008bca:	4b51      	ldr	r3, [pc, #324]	; (8008d10 <HAL_RCC_OscConfig+0x240>)
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d1f0      	bne.n	8008bb8 <HAL_RCC_OscConfig+0xe8>
 8008bd6:	e000      	b.n	8008bda <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008bd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	f003 0302 	and.w	r3, r3, #2
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d063      	beq.n	8008cae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008be6:	4b4a      	ldr	r3, [pc, #296]	; (8008d10 <HAL_RCC_OscConfig+0x240>)
 8008be8:	689b      	ldr	r3, [r3, #8]
 8008bea:	f003 030c 	and.w	r3, r3, #12
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d00b      	beq.n	8008c0a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008bf2:	4b47      	ldr	r3, [pc, #284]	; (8008d10 <HAL_RCC_OscConfig+0x240>)
 8008bf4:	689b      	ldr	r3, [r3, #8]
 8008bf6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008bfa:	2b08      	cmp	r3, #8
 8008bfc:	d11c      	bne.n	8008c38 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008bfe:	4b44      	ldr	r3, [pc, #272]	; (8008d10 <HAL_RCC_OscConfig+0x240>)
 8008c00:	685b      	ldr	r3, [r3, #4]
 8008c02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d116      	bne.n	8008c38 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008c0a:	4b41      	ldr	r3, [pc, #260]	; (8008d10 <HAL_RCC_OscConfig+0x240>)
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	f003 0302 	and.w	r3, r3, #2
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d005      	beq.n	8008c22 <HAL_RCC_OscConfig+0x152>
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	68db      	ldr	r3, [r3, #12]
 8008c1a:	2b01      	cmp	r3, #1
 8008c1c:	d001      	beq.n	8008c22 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008c1e:	2301      	movs	r3, #1
 8008c20:	e1c7      	b.n	8008fb2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008c22:	4b3b      	ldr	r3, [pc, #236]	; (8008d10 <HAL_RCC_OscConfig+0x240>)
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	691b      	ldr	r3, [r3, #16]
 8008c2e:	00db      	lsls	r3, r3, #3
 8008c30:	4937      	ldr	r1, [pc, #220]	; (8008d10 <HAL_RCC_OscConfig+0x240>)
 8008c32:	4313      	orrs	r3, r2
 8008c34:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008c36:	e03a      	b.n	8008cae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	68db      	ldr	r3, [r3, #12]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d020      	beq.n	8008c82 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008c40:	4b34      	ldr	r3, [pc, #208]	; (8008d14 <HAL_RCC_OscConfig+0x244>)
 8008c42:	2201      	movs	r2, #1
 8008c44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c46:	f7fc fe29 	bl	800589c <HAL_GetTick>
 8008c4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008c4c:	e008      	b.n	8008c60 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008c4e:	f7fc fe25 	bl	800589c <HAL_GetTick>
 8008c52:	4602      	mov	r2, r0
 8008c54:	693b      	ldr	r3, [r7, #16]
 8008c56:	1ad3      	subs	r3, r2, r3
 8008c58:	2b02      	cmp	r3, #2
 8008c5a:	d901      	bls.n	8008c60 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008c5c:	2303      	movs	r3, #3
 8008c5e:	e1a8      	b.n	8008fb2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008c60:	4b2b      	ldr	r3, [pc, #172]	; (8008d10 <HAL_RCC_OscConfig+0x240>)
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	f003 0302 	and.w	r3, r3, #2
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d0f0      	beq.n	8008c4e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008c6c:	4b28      	ldr	r3, [pc, #160]	; (8008d10 <HAL_RCC_OscConfig+0x240>)
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	691b      	ldr	r3, [r3, #16]
 8008c78:	00db      	lsls	r3, r3, #3
 8008c7a:	4925      	ldr	r1, [pc, #148]	; (8008d10 <HAL_RCC_OscConfig+0x240>)
 8008c7c:	4313      	orrs	r3, r2
 8008c7e:	600b      	str	r3, [r1, #0]
 8008c80:	e015      	b.n	8008cae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008c82:	4b24      	ldr	r3, [pc, #144]	; (8008d14 <HAL_RCC_OscConfig+0x244>)
 8008c84:	2200      	movs	r2, #0
 8008c86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c88:	f7fc fe08 	bl	800589c <HAL_GetTick>
 8008c8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008c8e:	e008      	b.n	8008ca2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008c90:	f7fc fe04 	bl	800589c <HAL_GetTick>
 8008c94:	4602      	mov	r2, r0
 8008c96:	693b      	ldr	r3, [r7, #16]
 8008c98:	1ad3      	subs	r3, r2, r3
 8008c9a:	2b02      	cmp	r3, #2
 8008c9c:	d901      	bls.n	8008ca2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008c9e:	2303      	movs	r3, #3
 8008ca0:	e187      	b.n	8008fb2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008ca2:	4b1b      	ldr	r3, [pc, #108]	; (8008d10 <HAL_RCC_OscConfig+0x240>)
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	f003 0302 	and.w	r3, r3, #2
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d1f0      	bne.n	8008c90 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	f003 0308 	and.w	r3, r3, #8
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d036      	beq.n	8008d28 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	695b      	ldr	r3, [r3, #20]
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d016      	beq.n	8008cf0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008cc2:	4b15      	ldr	r3, [pc, #84]	; (8008d18 <HAL_RCC_OscConfig+0x248>)
 8008cc4:	2201      	movs	r2, #1
 8008cc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008cc8:	f7fc fde8 	bl	800589c <HAL_GetTick>
 8008ccc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008cce:	e008      	b.n	8008ce2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008cd0:	f7fc fde4 	bl	800589c <HAL_GetTick>
 8008cd4:	4602      	mov	r2, r0
 8008cd6:	693b      	ldr	r3, [r7, #16]
 8008cd8:	1ad3      	subs	r3, r2, r3
 8008cda:	2b02      	cmp	r3, #2
 8008cdc:	d901      	bls.n	8008ce2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008cde:	2303      	movs	r3, #3
 8008ce0:	e167      	b.n	8008fb2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008ce2:	4b0b      	ldr	r3, [pc, #44]	; (8008d10 <HAL_RCC_OscConfig+0x240>)
 8008ce4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008ce6:	f003 0302 	and.w	r3, r3, #2
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d0f0      	beq.n	8008cd0 <HAL_RCC_OscConfig+0x200>
 8008cee:	e01b      	b.n	8008d28 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008cf0:	4b09      	ldr	r3, [pc, #36]	; (8008d18 <HAL_RCC_OscConfig+0x248>)
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008cf6:	f7fc fdd1 	bl	800589c <HAL_GetTick>
 8008cfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008cfc:	e00e      	b.n	8008d1c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008cfe:	f7fc fdcd 	bl	800589c <HAL_GetTick>
 8008d02:	4602      	mov	r2, r0
 8008d04:	693b      	ldr	r3, [r7, #16]
 8008d06:	1ad3      	subs	r3, r2, r3
 8008d08:	2b02      	cmp	r3, #2
 8008d0a:	d907      	bls.n	8008d1c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008d0c:	2303      	movs	r3, #3
 8008d0e:	e150      	b.n	8008fb2 <HAL_RCC_OscConfig+0x4e2>
 8008d10:	40023800 	.word	0x40023800
 8008d14:	42470000 	.word	0x42470000
 8008d18:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008d1c:	4b88      	ldr	r3, [pc, #544]	; (8008f40 <HAL_RCC_OscConfig+0x470>)
 8008d1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008d20:	f003 0302 	and.w	r3, r3, #2
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d1ea      	bne.n	8008cfe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	f003 0304 	and.w	r3, r3, #4
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	f000 8097 	beq.w	8008e64 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008d36:	2300      	movs	r3, #0
 8008d38:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008d3a:	4b81      	ldr	r3, [pc, #516]	; (8008f40 <HAL_RCC_OscConfig+0x470>)
 8008d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d10f      	bne.n	8008d66 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008d46:	2300      	movs	r3, #0
 8008d48:	60bb      	str	r3, [r7, #8]
 8008d4a:	4b7d      	ldr	r3, [pc, #500]	; (8008f40 <HAL_RCC_OscConfig+0x470>)
 8008d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d4e:	4a7c      	ldr	r2, [pc, #496]	; (8008f40 <HAL_RCC_OscConfig+0x470>)
 8008d50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008d54:	6413      	str	r3, [r2, #64]	; 0x40
 8008d56:	4b7a      	ldr	r3, [pc, #488]	; (8008f40 <HAL_RCC_OscConfig+0x470>)
 8008d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008d5e:	60bb      	str	r3, [r7, #8]
 8008d60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008d62:	2301      	movs	r3, #1
 8008d64:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008d66:	4b77      	ldr	r3, [pc, #476]	; (8008f44 <HAL_RCC_OscConfig+0x474>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d118      	bne.n	8008da4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008d72:	4b74      	ldr	r3, [pc, #464]	; (8008f44 <HAL_RCC_OscConfig+0x474>)
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	4a73      	ldr	r2, [pc, #460]	; (8008f44 <HAL_RCC_OscConfig+0x474>)
 8008d78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008d7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008d7e:	f7fc fd8d 	bl	800589c <HAL_GetTick>
 8008d82:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008d84:	e008      	b.n	8008d98 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008d86:	f7fc fd89 	bl	800589c <HAL_GetTick>
 8008d8a:	4602      	mov	r2, r0
 8008d8c:	693b      	ldr	r3, [r7, #16]
 8008d8e:	1ad3      	subs	r3, r2, r3
 8008d90:	2b02      	cmp	r3, #2
 8008d92:	d901      	bls.n	8008d98 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8008d94:	2303      	movs	r3, #3
 8008d96:	e10c      	b.n	8008fb2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008d98:	4b6a      	ldr	r3, [pc, #424]	; (8008f44 <HAL_RCC_OscConfig+0x474>)
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d0f0      	beq.n	8008d86 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	689b      	ldr	r3, [r3, #8]
 8008da8:	2b01      	cmp	r3, #1
 8008daa:	d106      	bne.n	8008dba <HAL_RCC_OscConfig+0x2ea>
 8008dac:	4b64      	ldr	r3, [pc, #400]	; (8008f40 <HAL_RCC_OscConfig+0x470>)
 8008dae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008db0:	4a63      	ldr	r2, [pc, #396]	; (8008f40 <HAL_RCC_OscConfig+0x470>)
 8008db2:	f043 0301 	orr.w	r3, r3, #1
 8008db6:	6713      	str	r3, [r2, #112]	; 0x70
 8008db8:	e01c      	b.n	8008df4 <HAL_RCC_OscConfig+0x324>
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	689b      	ldr	r3, [r3, #8]
 8008dbe:	2b05      	cmp	r3, #5
 8008dc0:	d10c      	bne.n	8008ddc <HAL_RCC_OscConfig+0x30c>
 8008dc2:	4b5f      	ldr	r3, [pc, #380]	; (8008f40 <HAL_RCC_OscConfig+0x470>)
 8008dc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008dc6:	4a5e      	ldr	r2, [pc, #376]	; (8008f40 <HAL_RCC_OscConfig+0x470>)
 8008dc8:	f043 0304 	orr.w	r3, r3, #4
 8008dcc:	6713      	str	r3, [r2, #112]	; 0x70
 8008dce:	4b5c      	ldr	r3, [pc, #368]	; (8008f40 <HAL_RCC_OscConfig+0x470>)
 8008dd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008dd2:	4a5b      	ldr	r2, [pc, #364]	; (8008f40 <HAL_RCC_OscConfig+0x470>)
 8008dd4:	f043 0301 	orr.w	r3, r3, #1
 8008dd8:	6713      	str	r3, [r2, #112]	; 0x70
 8008dda:	e00b      	b.n	8008df4 <HAL_RCC_OscConfig+0x324>
 8008ddc:	4b58      	ldr	r3, [pc, #352]	; (8008f40 <HAL_RCC_OscConfig+0x470>)
 8008dde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008de0:	4a57      	ldr	r2, [pc, #348]	; (8008f40 <HAL_RCC_OscConfig+0x470>)
 8008de2:	f023 0301 	bic.w	r3, r3, #1
 8008de6:	6713      	str	r3, [r2, #112]	; 0x70
 8008de8:	4b55      	ldr	r3, [pc, #340]	; (8008f40 <HAL_RCC_OscConfig+0x470>)
 8008dea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008dec:	4a54      	ldr	r2, [pc, #336]	; (8008f40 <HAL_RCC_OscConfig+0x470>)
 8008dee:	f023 0304 	bic.w	r3, r3, #4
 8008df2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	689b      	ldr	r3, [r3, #8]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d015      	beq.n	8008e28 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008dfc:	f7fc fd4e 	bl	800589c <HAL_GetTick>
 8008e00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008e02:	e00a      	b.n	8008e1a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008e04:	f7fc fd4a 	bl	800589c <HAL_GetTick>
 8008e08:	4602      	mov	r2, r0
 8008e0a:	693b      	ldr	r3, [r7, #16]
 8008e0c:	1ad3      	subs	r3, r2, r3
 8008e0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008e12:	4293      	cmp	r3, r2
 8008e14:	d901      	bls.n	8008e1a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8008e16:	2303      	movs	r3, #3
 8008e18:	e0cb      	b.n	8008fb2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008e1a:	4b49      	ldr	r3, [pc, #292]	; (8008f40 <HAL_RCC_OscConfig+0x470>)
 8008e1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008e1e:	f003 0302 	and.w	r3, r3, #2
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d0ee      	beq.n	8008e04 <HAL_RCC_OscConfig+0x334>
 8008e26:	e014      	b.n	8008e52 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008e28:	f7fc fd38 	bl	800589c <HAL_GetTick>
 8008e2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008e2e:	e00a      	b.n	8008e46 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008e30:	f7fc fd34 	bl	800589c <HAL_GetTick>
 8008e34:	4602      	mov	r2, r0
 8008e36:	693b      	ldr	r3, [r7, #16]
 8008e38:	1ad3      	subs	r3, r2, r3
 8008e3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8008e3e:	4293      	cmp	r3, r2
 8008e40:	d901      	bls.n	8008e46 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8008e42:	2303      	movs	r3, #3
 8008e44:	e0b5      	b.n	8008fb2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008e46:	4b3e      	ldr	r3, [pc, #248]	; (8008f40 <HAL_RCC_OscConfig+0x470>)
 8008e48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008e4a:	f003 0302 	and.w	r3, r3, #2
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d1ee      	bne.n	8008e30 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008e52:	7dfb      	ldrb	r3, [r7, #23]
 8008e54:	2b01      	cmp	r3, #1
 8008e56:	d105      	bne.n	8008e64 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008e58:	4b39      	ldr	r3, [pc, #228]	; (8008f40 <HAL_RCC_OscConfig+0x470>)
 8008e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e5c:	4a38      	ldr	r2, [pc, #224]	; (8008f40 <HAL_RCC_OscConfig+0x470>)
 8008e5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008e62:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	699b      	ldr	r3, [r3, #24]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	f000 80a1 	beq.w	8008fb0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008e6e:	4b34      	ldr	r3, [pc, #208]	; (8008f40 <HAL_RCC_OscConfig+0x470>)
 8008e70:	689b      	ldr	r3, [r3, #8]
 8008e72:	f003 030c 	and.w	r3, r3, #12
 8008e76:	2b08      	cmp	r3, #8
 8008e78:	d05c      	beq.n	8008f34 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	699b      	ldr	r3, [r3, #24]
 8008e7e:	2b02      	cmp	r3, #2
 8008e80:	d141      	bne.n	8008f06 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008e82:	4b31      	ldr	r3, [pc, #196]	; (8008f48 <HAL_RCC_OscConfig+0x478>)
 8008e84:	2200      	movs	r2, #0
 8008e86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008e88:	f7fc fd08 	bl	800589c <HAL_GetTick>
 8008e8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008e8e:	e008      	b.n	8008ea2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008e90:	f7fc fd04 	bl	800589c <HAL_GetTick>
 8008e94:	4602      	mov	r2, r0
 8008e96:	693b      	ldr	r3, [r7, #16]
 8008e98:	1ad3      	subs	r3, r2, r3
 8008e9a:	2b02      	cmp	r3, #2
 8008e9c:	d901      	bls.n	8008ea2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8008e9e:	2303      	movs	r3, #3
 8008ea0:	e087      	b.n	8008fb2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008ea2:	4b27      	ldr	r3, [pc, #156]	; (8008f40 <HAL_RCC_OscConfig+0x470>)
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d1f0      	bne.n	8008e90 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	69da      	ldr	r2, [r3, #28]
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	6a1b      	ldr	r3, [r3, #32]
 8008eb6:	431a      	orrs	r2, r3
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ebc:	019b      	lsls	r3, r3, #6
 8008ebe:	431a      	orrs	r2, r3
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ec4:	085b      	lsrs	r3, r3, #1
 8008ec6:	3b01      	subs	r3, #1
 8008ec8:	041b      	lsls	r3, r3, #16
 8008eca:	431a      	orrs	r2, r3
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ed0:	061b      	lsls	r3, r3, #24
 8008ed2:	491b      	ldr	r1, [pc, #108]	; (8008f40 <HAL_RCC_OscConfig+0x470>)
 8008ed4:	4313      	orrs	r3, r2
 8008ed6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008ed8:	4b1b      	ldr	r3, [pc, #108]	; (8008f48 <HAL_RCC_OscConfig+0x478>)
 8008eda:	2201      	movs	r2, #1
 8008edc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008ede:	f7fc fcdd 	bl	800589c <HAL_GetTick>
 8008ee2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008ee4:	e008      	b.n	8008ef8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008ee6:	f7fc fcd9 	bl	800589c <HAL_GetTick>
 8008eea:	4602      	mov	r2, r0
 8008eec:	693b      	ldr	r3, [r7, #16]
 8008eee:	1ad3      	subs	r3, r2, r3
 8008ef0:	2b02      	cmp	r3, #2
 8008ef2:	d901      	bls.n	8008ef8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008ef4:	2303      	movs	r3, #3
 8008ef6:	e05c      	b.n	8008fb2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008ef8:	4b11      	ldr	r3, [pc, #68]	; (8008f40 <HAL_RCC_OscConfig+0x470>)
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d0f0      	beq.n	8008ee6 <HAL_RCC_OscConfig+0x416>
 8008f04:	e054      	b.n	8008fb0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008f06:	4b10      	ldr	r3, [pc, #64]	; (8008f48 <HAL_RCC_OscConfig+0x478>)
 8008f08:	2200      	movs	r2, #0
 8008f0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008f0c:	f7fc fcc6 	bl	800589c <HAL_GetTick>
 8008f10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008f12:	e008      	b.n	8008f26 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008f14:	f7fc fcc2 	bl	800589c <HAL_GetTick>
 8008f18:	4602      	mov	r2, r0
 8008f1a:	693b      	ldr	r3, [r7, #16]
 8008f1c:	1ad3      	subs	r3, r2, r3
 8008f1e:	2b02      	cmp	r3, #2
 8008f20:	d901      	bls.n	8008f26 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8008f22:	2303      	movs	r3, #3
 8008f24:	e045      	b.n	8008fb2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008f26:	4b06      	ldr	r3, [pc, #24]	; (8008f40 <HAL_RCC_OscConfig+0x470>)
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d1f0      	bne.n	8008f14 <HAL_RCC_OscConfig+0x444>
 8008f32:	e03d      	b.n	8008fb0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	699b      	ldr	r3, [r3, #24]
 8008f38:	2b01      	cmp	r3, #1
 8008f3a:	d107      	bne.n	8008f4c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008f3c:	2301      	movs	r3, #1
 8008f3e:	e038      	b.n	8008fb2 <HAL_RCC_OscConfig+0x4e2>
 8008f40:	40023800 	.word	0x40023800
 8008f44:	40007000 	.word	0x40007000
 8008f48:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008f4c:	4b1b      	ldr	r3, [pc, #108]	; (8008fbc <HAL_RCC_OscConfig+0x4ec>)
 8008f4e:	685b      	ldr	r3, [r3, #4]
 8008f50:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	699b      	ldr	r3, [r3, #24]
 8008f56:	2b01      	cmp	r3, #1
 8008f58:	d028      	beq.n	8008fac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008f64:	429a      	cmp	r2, r3
 8008f66:	d121      	bne.n	8008fac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008f72:	429a      	cmp	r2, r3
 8008f74:	d11a      	bne.n	8008fac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008f76:	68fa      	ldr	r2, [r7, #12]
 8008f78:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008f7c:	4013      	ands	r3, r2
 8008f7e:	687a      	ldr	r2, [r7, #4]
 8008f80:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008f82:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008f84:	4293      	cmp	r3, r2
 8008f86:	d111      	bne.n	8008fac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f92:	085b      	lsrs	r3, r3, #1
 8008f94:	3b01      	subs	r3, #1
 8008f96:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008f98:	429a      	cmp	r2, r3
 8008f9a:	d107      	bne.n	8008fac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fa6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008fa8:	429a      	cmp	r2, r3
 8008faa:	d001      	beq.n	8008fb0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8008fac:	2301      	movs	r3, #1
 8008fae:	e000      	b.n	8008fb2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8008fb0:	2300      	movs	r3, #0
}
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	3718      	adds	r7, #24
 8008fb6:	46bd      	mov	sp, r7
 8008fb8:	bd80      	pop	{r7, pc}
 8008fba:	bf00      	nop
 8008fbc:	40023800 	.word	0x40023800

08008fc0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	b084      	sub	sp, #16
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	6078      	str	r0, [r7, #4]
 8008fc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d101      	bne.n	8008fd4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008fd0:	2301      	movs	r3, #1
 8008fd2:	e0cc      	b.n	800916e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008fd4:	4b68      	ldr	r3, [pc, #416]	; (8009178 <HAL_RCC_ClockConfig+0x1b8>)
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	f003 0307 	and.w	r3, r3, #7
 8008fdc:	683a      	ldr	r2, [r7, #0]
 8008fde:	429a      	cmp	r2, r3
 8008fe0:	d90c      	bls.n	8008ffc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008fe2:	4b65      	ldr	r3, [pc, #404]	; (8009178 <HAL_RCC_ClockConfig+0x1b8>)
 8008fe4:	683a      	ldr	r2, [r7, #0]
 8008fe6:	b2d2      	uxtb	r2, r2
 8008fe8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008fea:	4b63      	ldr	r3, [pc, #396]	; (8009178 <HAL_RCC_ClockConfig+0x1b8>)
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	f003 0307 	and.w	r3, r3, #7
 8008ff2:	683a      	ldr	r2, [r7, #0]
 8008ff4:	429a      	cmp	r2, r3
 8008ff6:	d001      	beq.n	8008ffc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008ff8:	2301      	movs	r3, #1
 8008ffa:	e0b8      	b.n	800916e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	f003 0302 	and.w	r3, r3, #2
 8009004:	2b00      	cmp	r3, #0
 8009006:	d020      	beq.n	800904a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	f003 0304 	and.w	r3, r3, #4
 8009010:	2b00      	cmp	r3, #0
 8009012:	d005      	beq.n	8009020 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009014:	4b59      	ldr	r3, [pc, #356]	; (800917c <HAL_RCC_ClockConfig+0x1bc>)
 8009016:	689b      	ldr	r3, [r3, #8]
 8009018:	4a58      	ldr	r2, [pc, #352]	; (800917c <HAL_RCC_ClockConfig+0x1bc>)
 800901a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800901e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	f003 0308 	and.w	r3, r3, #8
 8009028:	2b00      	cmp	r3, #0
 800902a:	d005      	beq.n	8009038 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800902c:	4b53      	ldr	r3, [pc, #332]	; (800917c <HAL_RCC_ClockConfig+0x1bc>)
 800902e:	689b      	ldr	r3, [r3, #8]
 8009030:	4a52      	ldr	r2, [pc, #328]	; (800917c <HAL_RCC_ClockConfig+0x1bc>)
 8009032:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009036:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009038:	4b50      	ldr	r3, [pc, #320]	; (800917c <HAL_RCC_ClockConfig+0x1bc>)
 800903a:	689b      	ldr	r3, [r3, #8]
 800903c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	689b      	ldr	r3, [r3, #8]
 8009044:	494d      	ldr	r1, [pc, #308]	; (800917c <HAL_RCC_ClockConfig+0x1bc>)
 8009046:	4313      	orrs	r3, r2
 8009048:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	f003 0301 	and.w	r3, r3, #1
 8009052:	2b00      	cmp	r3, #0
 8009054:	d044      	beq.n	80090e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	685b      	ldr	r3, [r3, #4]
 800905a:	2b01      	cmp	r3, #1
 800905c:	d107      	bne.n	800906e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800905e:	4b47      	ldr	r3, [pc, #284]	; (800917c <HAL_RCC_ClockConfig+0x1bc>)
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009066:	2b00      	cmp	r3, #0
 8009068:	d119      	bne.n	800909e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800906a:	2301      	movs	r3, #1
 800906c:	e07f      	b.n	800916e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	685b      	ldr	r3, [r3, #4]
 8009072:	2b02      	cmp	r3, #2
 8009074:	d003      	beq.n	800907e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800907a:	2b03      	cmp	r3, #3
 800907c:	d107      	bne.n	800908e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800907e:	4b3f      	ldr	r3, [pc, #252]	; (800917c <HAL_RCC_ClockConfig+0x1bc>)
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009086:	2b00      	cmp	r3, #0
 8009088:	d109      	bne.n	800909e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800908a:	2301      	movs	r3, #1
 800908c:	e06f      	b.n	800916e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800908e:	4b3b      	ldr	r3, [pc, #236]	; (800917c <HAL_RCC_ClockConfig+0x1bc>)
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	f003 0302 	and.w	r3, r3, #2
 8009096:	2b00      	cmp	r3, #0
 8009098:	d101      	bne.n	800909e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800909a:	2301      	movs	r3, #1
 800909c:	e067      	b.n	800916e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800909e:	4b37      	ldr	r3, [pc, #220]	; (800917c <HAL_RCC_ClockConfig+0x1bc>)
 80090a0:	689b      	ldr	r3, [r3, #8]
 80090a2:	f023 0203 	bic.w	r2, r3, #3
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	685b      	ldr	r3, [r3, #4]
 80090aa:	4934      	ldr	r1, [pc, #208]	; (800917c <HAL_RCC_ClockConfig+0x1bc>)
 80090ac:	4313      	orrs	r3, r2
 80090ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80090b0:	f7fc fbf4 	bl	800589c <HAL_GetTick>
 80090b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80090b6:	e00a      	b.n	80090ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80090b8:	f7fc fbf0 	bl	800589c <HAL_GetTick>
 80090bc:	4602      	mov	r2, r0
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	1ad3      	subs	r3, r2, r3
 80090c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80090c6:	4293      	cmp	r3, r2
 80090c8:	d901      	bls.n	80090ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80090ca:	2303      	movs	r3, #3
 80090cc:	e04f      	b.n	800916e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80090ce:	4b2b      	ldr	r3, [pc, #172]	; (800917c <HAL_RCC_ClockConfig+0x1bc>)
 80090d0:	689b      	ldr	r3, [r3, #8]
 80090d2:	f003 020c 	and.w	r2, r3, #12
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	685b      	ldr	r3, [r3, #4]
 80090da:	009b      	lsls	r3, r3, #2
 80090dc:	429a      	cmp	r2, r3
 80090de:	d1eb      	bne.n	80090b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80090e0:	4b25      	ldr	r3, [pc, #148]	; (8009178 <HAL_RCC_ClockConfig+0x1b8>)
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	f003 0307 	and.w	r3, r3, #7
 80090e8:	683a      	ldr	r2, [r7, #0]
 80090ea:	429a      	cmp	r2, r3
 80090ec:	d20c      	bcs.n	8009108 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80090ee:	4b22      	ldr	r3, [pc, #136]	; (8009178 <HAL_RCC_ClockConfig+0x1b8>)
 80090f0:	683a      	ldr	r2, [r7, #0]
 80090f2:	b2d2      	uxtb	r2, r2
 80090f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80090f6:	4b20      	ldr	r3, [pc, #128]	; (8009178 <HAL_RCC_ClockConfig+0x1b8>)
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	f003 0307 	and.w	r3, r3, #7
 80090fe:	683a      	ldr	r2, [r7, #0]
 8009100:	429a      	cmp	r2, r3
 8009102:	d001      	beq.n	8009108 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009104:	2301      	movs	r3, #1
 8009106:	e032      	b.n	800916e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	f003 0304 	and.w	r3, r3, #4
 8009110:	2b00      	cmp	r3, #0
 8009112:	d008      	beq.n	8009126 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009114:	4b19      	ldr	r3, [pc, #100]	; (800917c <HAL_RCC_ClockConfig+0x1bc>)
 8009116:	689b      	ldr	r3, [r3, #8]
 8009118:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	68db      	ldr	r3, [r3, #12]
 8009120:	4916      	ldr	r1, [pc, #88]	; (800917c <HAL_RCC_ClockConfig+0x1bc>)
 8009122:	4313      	orrs	r3, r2
 8009124:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	f003 0308 	and.w	r3, r3, #8
 800912e:	2b00      	cmp	r3, #0
 8009130:	d009      	beq.n	8009146 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009132:	4b12      	ldr	r3, [pc, #72]	; (800917c <HAL_RCC_ClockConfig+0x1bc>)
 8009134:	689b      	ldr	r3, [r3, #8]
 8009136:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	691b      	ldr	r3, [r3, #16]
 800913e:	00db      	lsls	r3, r3, #3
 8009140:	490e      	ldr	r1, [pc, #56]	; (800917c <HAL_RCC_ClockConfig+0x1bc>)
 8009142:	4313      	orrs	r3, r2
 8009144:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8009146:	f000 f821 	bl	800918c <HAL_RCC_GetSysClockFreq>
 800914a:	4602      	mov	r2, r0
 800914c:	4b0b      	ldr	r3, [pc, #44]	; (800917c <HAL_RCC_ClockConfig+0x1bc>)
 800914e:	689b      	ldr	r3, [r3, #8]
 8009150:	091b      	lsrs	r3, r3, #4
 8009152:	f003 030f 	and.w	r3, r3, #15
 8009156:	490a      	ldr	r1, [pc, #40]	; (8009180 <HAL_RCC_ClockConfig+0x1c0>)
 8009158:	5ccb      	ldrb	r3, [r1, r3]
 800915a:	fa22 f303 	lsr.w	r3, r2, r3
 800915e:	4a09      	ldr	r2, [pc, #36]	; (8009184 <HAL_RCC_ClockConfig+0x1c4>)
 8009160:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009162:	4b09      	ldr	r3, [pc, #36]	; (8009188 <HAL_RCC_ClockConfig+0x1c8>)
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	4618      	mov	r0, r3
 8009168:	f7fc fb54 	bl	8005814 <HAL_InitTick>

  return HAL_OK;
 800916c:	2300      	movs	r3, #0
}
 800916e:	4618      	mov	r0, r3
 8009170:	3710      	adds	r7, #16
 8009172:	46bd      	mov	sp, r7
 8009174:	bd80      	pop	{r7, pc}
 8009176:	bf00      	nop
 8009178:	40023c00 	.word	0x40023c00
 800917c:	40023800 	.word	0x40023800
 8009180:	08011f90 	.word	0x08011f90
 8009184:	20000010 	.word	0x20000010
 8009188:	20000014 	.word	0x20000014

0800918c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800918c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009190:	b094      	sub	sp, #80	; 0x50
 8009192:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8009194:	2300      	movs	r3, #0
 8009196:	647b      	str	r3, [r7, #68]	; 0x44
 8009198:	2300      	movs	r3, #0
 800919a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800919c:	2300      	movs	r3, #0
 800919e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80091a0:	2300      	movs	r3, #0
 80091a2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80091a4:	4b79      	ldr	r3, [pc, #484]	; (800938c <HAL_RCC_GetSysClockFreq+0x200>)
 80091a6:	689b      	ldr	r3, [r3, #8]
 80091a8:	f003 030c 	and.w	r3, r3, #12
 80091ac:	2b08      	cmp	r3, #8
 80091ae:	d00d      	beq.n	80091cc <HAL_RCC_GetSysClockFreq+0x40>
 80091b0:	2b08      	cmp	r3, #8
 80091b2:	f200 80e1 	bhi.w	8009378 <HAL_RCC_GetSysClockFreq+0x1ec>
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d002      	beq.n	80091c0 <HAL_RCC_GetSysClockFreq+0x34>
 80091ba:	2b04      	cmp	r3, #4
 80091bc:	d003      	beq.n	80091c6 <HAL_RCC_GetSysClockFreq+0x3a>
 80091be:	e0db      	b.n	8009378 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80091c0:	4b73      	ldr	r3, [pc, #460]	; (8009390 <HAL_RCC_GetSysClockFreq+0x204>)
 80091c2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80091c4:	e0db      	b.n	800937e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80091c6:	4b73      	ldr	r3, [pc, #460]	; (8009394 <HAL_RCC_GetSysClockFreq+0x208>)
 80091c8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80091ca:	e0d8      	b.n	800937e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80091cc:	4b6f      	ldr	r3, [pc, #444]	; (800938c <HAL_RCC_GetSysClockFreq+0x200>)
 80091ce:	685b      	ldr	r3, [r3, #4]
 80091d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80091d4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80091d6:	4b6d      	ldr	r3, [pc, #436]	; (800938c <HAL_RCC_GetSysClockFreq+0x200>)
 80091d8:	685b      	ldr	r3, [r3, #4]
 80091da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d063      	beq.n	80092aa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80091e2:	4b6a      	ldr	r3, [pc, #424]	; (800938c <HAL_RCC_GetSysClockFreq+0x200>)
 80091e4:	685b      	ldr	r3, [r3, #4]
 80091e6:	099b      	lsrs	r3, r3, #6
 80091e8:	2200      	movs	r2, #0
 80091ea:	63bb      	str	r3, [r7, #56]	; 0x38
 80091ec:	63fa      	str	r2, [r7, #60]	; 0x3c
 80091ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091f4:	633b      	str	r3, [r7, #48]	; 0x30
 80091f6:	2300      	movs	r3, #0
 80091f8:	637b      	str	r3, [r7, #52]	; 0x34
 80091fa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80091fe:	4622      	mov	r2, r4
 8009200:	462b      	mov	r3, r5
 8009202:	f04f 0000 	mov.w	r0, #0
 8009206:	f04f 0100 	mov.w	r1, #0
 800920a:	0159      	lsls	r1, r3, #5
 800920c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009210:	0150      	lsls	r0, r2, #5
 8009212:	4602      	mov	r2, r0
 8009214:	460b      	mov	r3, r1
 8009216:	4621      	mov	r1, r4
 8009218:	1a51      	subs	r1, r2, r1
 800921a:	6139      	str	r1, [r7, #16]
 800921c:	4629      	mov	r1, r5
 800921e:	eb63 0301 	sbc.w	r3, r3, r1
 8009222:	617b      	str	r3, [r7, #20]
 8009224:	f04f 0200 	mov.w	r2, #0
 8009228:	f04f 0300 	mov.w	r3, #0
 800922c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009230:	4659      	mov	r1, fp
 8009232:	018b      	lsls	r3, r1, #6
 8009234:	4651      	mov	r1, sl
 8009236:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800923a:	4651      	mov	r1, sl
 800923c:	018a      	lsls	r2, r1, #6
 800923e:	4651      	mov	r1, sl
 8009240:	ebb2 0801 	subs.w	r8, r2, r1
 8009244:	4659      	mov	r1, fp
 8009246:	eb63 0901 	sbc.w	r9, r3, r1
 800924a:	f04f 0200 	mov.w	r2, #0
 800924e:	f04f 0300 	mov.w	r3, #0
 8009252:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009256:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800925a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800925e:	4690      	mov	r8, r2
 8009260:	4699      	mov	r9, r3
 8009262:	4623      	mov	r3, r4
 8009264:	eb18 0303 	adds.w	r3, r8, r3
 8009268:	60bb      	str	r3, [r7, #8]
 800926a:	462b      	mov	r3, r5
 800926c:	eb49 0303 	adc.w	r3, r9, r3
 8009270:	60fb      	str	r3, [r7, #12]
 8009272:	f04f 0200 	mov.w	r2, #0
 8009276:	f04f 0300 	mov.w	r3, #0
 800927a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800927e:	4629      	mov	r1, r5
 8009280:	024b      	lsls	r3, r1, #9
 8009282:	4621      	mov	r1, r4
 8009284:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8009288:	4621      	mov	r1, r4
 800928a:	024a      	lsls	r2, r1, #9
 800928c:	4610      	mov	r0, r2
 800928e:	4619      	mov	r1, r3
 8009290:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009292:	2200      	movs	r2, #0
 8009294:	62bb      	str	r3, [r7, #40]	; 0x28
 8009296:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009298:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800929c:	f7f7 fcdc 	bl	8000c58 <__aeabi_uldivmod>
 80092a0:	4602      	mov	r2, r0
 80092a2:	460b      	mov	r3, r1
 80092a4:	4613      	mov	r3, r2
 80092a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80092a8:	e058      	b.n	800935c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80092aa:	4b38      	ldr	r3, [pc, #224]	; (800938c <HAL_RCC_GetSysClockFreq+0x200>)
 80092ac:	685b      	ldr	r3, [r3, #4]
 80092ae:	099b      	lsrs	r3, r3, #6
 80092b0:	2200      	movs	r2, #0
 80092b2:	4618      	mov	r0, r3
 80092b4:	4611      	mov	r1, r2
 80092b6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80092ba:	623b      	str	r3, [r7, #32]
 80092bc:	2300      	movs	r3, #0
 80092be:	627b      	str	r3, [r7, #36]	; 0x24
 80092c0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80092c4:	4642      	mov	r2, r8
 80092c6:	464b      	mov	r3, r9
 80092c8:	f04f 0000 	mov.w	r0, #0
 80092cc:	f04f 0100 	mov.w	r1, #0
 80092d0:	0159      	lsls	r1, r3, #5
 80092d2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80092d6:	0150      	lsls	r0, r2, #5
 80092d8:	4602      	mov	r2, r0
 80092da:	460b      	mov	r3, r1
 80092dc:	4641      	mov	r1, r8
 80092de:	ebb2 0a01 	subs.w	sl, r2, r1
 80092e2:	4649      	mov	r1, r9
 80092e4:	eb63 0b01 	sbc.w	fp, r3, r1
 80092e8:	f04f 0200 	mov.w	r2, #0
 80092ec:	f04f 0300 	mov.w	r3, #0
 80092f0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80092f4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80092f8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80092fc:	ebb2 040a 	subs.w	r4, r2, sl
 8009300:	eb63 050b 	sbc.w	r5, r3, fp
 8009304:	f04f 0200 	mov.w	r2, #0
 8009308:	f04f 0300 	mov.w	r3, #0
 800930c:	00eb      	lsls	r3, r5, #3
 800930e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009312:	00e2      	lsls	r2, r4, #3
 8009314:	4614      	mov	r4, r2
 8009316:	461d      	mov	r5, r3
 8009318:	4643      	mov	r3, r8
 800931a:	18e3      	adds	r3, r4, r3
 800931c:	603b      	str	r3, [r7, #0]
 800931e:	464b      	mov	r3, r9
 8009320:	eb45 0303 	adc.w	r3, r5, r3
 8009324:	607b      	str	r3, [r7, #4]
 8009326:	f04f 0200 	mov.w	r2, #0
 800932a:	f04f 0300 	mov.w	r3, #0
 800932e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8009332:	4629      	mov	r1, r5
 8009334:	028b      	lsls	r3, r1, #10
 8009336:	4621      	mov	r1, r4
 8009338:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800933c:	4621      	mov	r1, r4
 800933e:	028a      	lsls	r2, r1, #10
 8009340:	4610      	mov	r0, r2
 8009342:	4619      	mov	r1, r3
 8009344:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009346:	2200      	movs	r2, #0
 8009348:	61bb      	str	r3, [r7, #24]
 800934a:	61fa      	str	r2, [r7, #28]
 800934c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009350:	f7f7 fc82 	bl	8000c58 <__aeabi_uldivmod>
 8009354:	4602      	mov	r2, r0
 8009356:	460b      	mov	r3, r1
 8009358:	4613      	mov	r3, r2
 800935a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800935c:	4b0b      	ldr	r3, [pc, #44]	; (800938c <HAL_RCC_GetSysClockFreq+0x200>)
 800935e:	685b      	ldr	r3, [r3, #4]
 8009360:	0c1b      	lsrs	r3, r3, #16
 8009362:	f003 0303 	and.w	r3, r3, #3
 8009366:	3301      	adds	r3, #1
 8009368:	005b      	lsls	r3, r3, #1
 800936a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800936c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800936e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009370:	fbb2 f3f3 	udiv	r3, r2, r3
 8009374:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8009376:	e002      	b.n	800937e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009378:	4b05      	ldr	r3, [pc, #20]	; (8009390 <HAL_RCC_GetSysClockFreq+0x204>)
 800937a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800937c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800937e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8009380:	4618      	mov	r0, r3
 8009382:	3750      	adds	r7, #80	; 0x50
 8009384:	46bd      	mov	sp, r7
 8009386:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800938a:	bf00      	nop
 800938c:	40023800 	.word	0x40023800
 8009390:	00f42400 	.word	0x00f42400
 8009394:	007a1200 	.word	0x007a1200

08009398 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009398:	b480      	push	{r7}
 800939a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800939c:	4b03      	ldr	r3, [pc, #12]	; (80093ac <HAL_RCC_GetHCLKFreq+0x14>)
 800939e:	681b      	ldr	r3, [r3, #0]
}
 80093a0:	4618      	mov	r0, r3
 80093a2:	46bd      	mov	sp, r7
 80093a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a8:	4770      	bx	lr
 80093aa:	bf00      	nop
 80093ac:	20000010 	.word	0x20000010

080093b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80093b4:	f7ff fff0 	bl	8009398 <HAL_RCC_GetHCLKFreq>
 80093b8:	4602      	mov	r2, r0
 80093ba:	4b05      	ldr	r3, [pc, #20]	; (80093d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80093bc:	689b      	ldr	r3, [r3, #8]
 80093be:	0a9b      	lsrs	r3, r3, #10
 80093c0:	f003 0307 	and.w	r3, r3, #7
 80093c4:	4903      	ldr	r1, [pc, #12]	; (80093d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80093c6:	5ccb      	ldrb	r3, [r1, r3]
 80093c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80093cc:	4618      	mov	r0, r3
 80093ce:	bd80      	pop	{r7, pc}
 80093d0:	40023800 	.word	0x40023800
 80093d4:	08011fa0 	.word	0x08011fa0

080093d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80093d8:	b580      	push	{r7, lr}
 80093da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80093dc:	f7ff ffdc 	bl	8009398 <HAL_RCC_GetHCLKFreq>
 80093e0:	4602      	mov	r2, r0
 80093e2:	4b05      	ldr	r3, [pc, #20]	; (80093f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80093e4:	689b      	ldr	r3, [r3, #8]
 80093e6:	0b5b      	lsrs	r3, r3, #13
 80093e8:	f003 0307 	and.w	r3, r3, #7
 80093ec:	4903      	ldr	r1, [pc, #12]	; (80093fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80093ee:	5ccb      	ldrb	r3, [r1, r3]
 80093f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80093f4:	4618      	mov	r0, r3
 80093f6:	bd80      	pop	{r7, pc}
 80093f8:	40023800 	.word	0x40023800
 80093fc:	08011fa0 	.word	0x08011fa0

08009400 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009400:	b580      	push	{r7, lr}
 8009402:	b086      	sub	sp, #24
 8009404:	af00      	add	r7, sp, #0
 8009406:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009408:	2300      	movs	r3, #0
 800940a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800940c:	2300      	movs	r3, #0
 800940e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	f003 0301 	and.w	r3, r3, #1
 8009418:	2b00      	cmp	r3, #0
 800941a:	d105      	bne.n	8009428 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8009424:	2b00      	cmp	r3, #0
 8009426:	d038      	beq.n	800949a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8009428:	4b68      	ldr	r3, [pc, #416]	; (80095cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800942a:	2200      	movs	r2, #0
 800942c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800942e:	f7fc fa35 	bl	800589c <HAL_GetTick>
 8009432:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009434:	e008      	b.n	8009448 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8009436:	f7fc fa31 	bl	800589c <HAL_GetTick>
 800943a:	4602      	mov	r2, r0
 800943c:	697b      	ldr	r3, [r7, #20]
 800943e:	1ad3      	subs	r3, r2, r3
 8009440:	2b02      	cmp	r3, #2
 8009442:	d901      	bls.n	8009448 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009444:	2303      	movs	r3, #3
 8009446:	e0bd      	b.n	80095c4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009448:	4b61      	ldr	r3, [pc, #388]	; (80095d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009450:	2b00      	cmp	r3, #0
 8009452:	d1f0      	bne.n	8009436 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	685a      	ldr	r2, [r3, #4]
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	689b      	ldr	r3, [r3, #8]
 800945c:	019b      	lsls	r3, r3, #6
 800945e:	431a      	orrs	r2, r3
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	68db      	ldr	r3, [r3, #12]
 8009464:	071b      	lsls	r3, r3, #28
 8009466:	495a      	ldr	r1, [pc, #360]	; (80095d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009468:	4313      	orrs	r3, r2
 800946a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800946e:	4b57      	ldr	r3, [pc, #348]	; (80095cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8009470:	2201      	movs	r2, #1
 8009472:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009474:	f7fc fa12 	bl	800589c <HAL_GetTick>
 8009478:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800947a:	e008      	b.n	800948e <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800947c:	f7fc fa0e 	bl	800589c <HAL_GetTick>
 8009480:	4602      	mov	r2, r0
 8009482:	697b      	ldr	r3, [r7, #20]
 8009484:	1ad3      	subs	r3, r2, r3
 8009486:	2b02      	cmp	r3, #2
 8009488:	d901      	bls.n	800948e <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800948a:	2303      	movs	r3, #3
 800948c:	e09a      	b.n	80095c4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800948e:	4b50      	ldr	r3, [pc, #320]	; (80095d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009496:	2b00      	cmp	r3, #0
 8009498:	d0f0      	beq.n	800947c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	f003 0302 	and.w	r3, r3, #2
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	f000 8083 	beq.w	80095ae <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80094a8:	2300      	movs	r3, #0
 80094aa:	60fb      	str	r3, [r7, #12]
 80094ac:	4b48      	ldr	r3, [pc, #288]	; (80095d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80094ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094b0:	4a47      	ldr	r2, [pc, #284]	; (80095d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80094b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80094b6:	6413      	str	r3, [r2, #64]	; 0x40
 80094b8:	4b45      	ldr	r3, [pc, #276]	; (80095d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80094ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80094c0:	60fb      	str	r3, [r7, #12]
 80094c2:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80094c4:	4b43      	ldr	r3, [pc, #268]	; (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	4a42      	ldr	r2, [pc, #264]	; (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80094ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80094ce:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80094d0:	f7fc f9e4 	bl	800589c <HAL_GetTick>
 80094d4:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80094d6:	e008      	b.n	80094ea <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80094d8:	f7fc f9e0 	bl	800589c <HAL_GetTick>
 80094dc:	4602      	mov	r2, r0
 80094de:	697b      	ldr	r3, [r7, #20]
 80094e0:	1ad3      	subs	r3, r2, r3
 80094e2:	2b02      	cmp	r3, #2
 80094e4:	d901      	bls.n	80094ea <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 80094e6:	2303      	movs	r3, #3
 80094e8:	e06c      	b.n	80095c4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80094ea:	4b3a      	ldr	r3, [pc, #232]	; (80095d4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d0f0      	beq.n	80094d8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80094f6:	4b36      	ldr	r3, [pc, #216]	; (80095d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80094f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80094fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80094fe:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009500:	693b      	ldr	r3, [r7, #16]
 8009502:	2b00      	cmp	r3, #0
 8009504:	d02f      	beq.n	8009566 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	691b      	ldr	r3, [r3, #16]
 800950a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800950e:	693a      	ldr	r2, [r7, #16]
 8009510:	429a      	cmp	r2, r3
 8009512:	d028      	beq.n	8009566 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009514:	4b2e      	ldr	r3, [pc, #184]	; (80095d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009516:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009518:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800951c:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800951e:	4b2e      	ldr	r3, [pc, #184]	; (80095d8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8009520:	2201      	movs	r2, #1
 8009522:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009524:	4b2c      	ldr	r3, [pc, #176]	; (80095d8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8009526:	2200      	movs	r2, #0
 8009528:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800952a:	4a29      	ldr	r2, [pc, #164]	; (80095d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800952c:	693b      	ldr	r3, [r7, #16]
 800952e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8009530:	4b27      	ldr	r3, [pc, #156]	; (80095d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009532:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009534:	f003 0301 	and.w	r3, r3, #1
 8009538:	2b01      	cmp	r3, #1
 800953a:	d114      	bne.n	8009566 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800953c:	f7fc f9ae 	bl	800589c <HAL_GetTick>
 8009540:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009542:	e00a      	b.n	800955a <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009544:	f7fc f9aa 	bl	800589c <HAL_GetTick>
 8009548:	4602      	mov	r2, r0
 800954a:	697b      	ldr	r3, [r7, #20]
 800954c:	1ad3      	subs	r3, r2, r3
 800954e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009552:	4293      	cmp	r3, r2
 8009554:	d901      	bls.n	800955a <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8009556:	2303      	movs	r3, #3
 8009558:	e034      	b.n	80095c4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800955a:	4b1d      	ldr	r3, [pc, #116]	; (80095d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800955c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800955e:	f003 0302 	and.w	r3, r3, #2
 8009562:	2b00      	cmp	r3, #0
 8009564:	d0ee      	beq.n	8009544 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	691b      	ldr	r3, [r3, #16]
 800956a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800956e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009572:	d10d      	bne.n	8009590 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8009574:	4b16      	ldr	r3, [pc, #88]	; (80095d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009576:	689b      	ldr	r3, [r3, #8]
 8009578:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	691b      	ldr	r3, [r3, #16]
 8009580:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8009584:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009588:	4911      	ldr	r1, [pc, #68]	; (80095d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800958a:	4313      	orrs	r3, r2
 800958c:	608b      	str	r3, [r1, #8]
 800958e:	e005      	b.n	800959c <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8009590:	4b0f      	ldr	r3, [pc, #60]	; (80095d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009592:	689b      	ldr	r3, [r3, #8]
 8009594:	4a0e      	ldr	r2, [pc, #56]	; (80095d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009596:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800959a:	6093      	str	r3, [r2, #8]
 800959c:	4b0c      	ldr	r3, [pc, #48]	; (80095d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800959e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	691b      	ldr	r3, [r3, #16]
 80095a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80095a8:	4909      	ldr	r1, [pc, #36]	; (80095d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80095aa:	4313      	orrs	r3, r2
 80095ac:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	f003 0308 	and.w	r3, r3, #8
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d003      	beq.n	80095c2 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	7d1a      	ldrb	r2, [r3, #20]
 80095be:	4b07      	ldr	r3, [pc, #28]	; (80095dc <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 80095c0:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80095c2:	2300      	movs	r3, #0
}
 80095c4:	4618      	mov	r0, r3
 80095c6:	3718      	adds	r7, #24
 80095c8:	46bd      	mov	sp, r7
 80095ca:	bd80      	pop	{r7, pc}
 80095cc:	42470068 	.word	0x42470068
 80095d0:	40023800 	.word	0x40023800
 80095d4:	40007000 	.word	0x40007000
 80095d8:	42470e40 	.word	0x42470e40
 80095dc:	424711e0 	.word	0x424711e0

080095e0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80095e0:	b480      	push	{r7}
 80095e2:	b087      	sub	sp, #28
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80095e8:	2300      	movs	r3, #0
 80095ea:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80095ec:	2300      	movs	r3, #0
 80095ee:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80095f0:	2300      	movs	r3, #0
 80095f2:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80095f4:	2300      	movs	r3, #0
 80095f6:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	2b01      	cmp	r3, #1
 80095fc:	d140      	bne.n	8009680 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80095fe:	4b24      	ldr	r3, [pc, #144]	; (8009690 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8009600:	689b      	ldr	r3, [r3, #8]
 8009602:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009606:	60fb      	str	r3, [r7, #12]
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d005      	beq.n	800961a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	2b01      	cmp	r3, #1
 8009612:	d131      	bne.n	8009678 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8009614:	4b1f      	ldr	r3, [pc, #124]	; (8009694 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8009616:	617b      	str	r3, [r7, #20]
          break;
 8009618:	e031      	b.n	800967e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800961a:	4b1d      	ldr	r3, [pc, #116]	; (8009690 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800961c:	685b      	ldr	r3, [r3, #4]
 800961e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009622:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009626:	d109      	bne.n	800963c <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8009628:	4b19      	ldr	r3, [pc, #100]	; (8009690 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800962a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800962e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009632:	4a19      	ldr	r2, [pc, #100]	; (8009698 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8009634:	fbb2 f3f3 	udiv	r3, r2, r3
 8009638:	613b      	str	r3, [r7, #16]
 800963a:	e008      	b.n	800964e <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800963c:	4b14      	ldr	r3, [pc, #80]	; (8009690 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800963e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009642:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009646:	4a15      	ldr	r2, [pc, #84]	; (800969c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8009648:	fbb2 f3f3 	udiv	r3, r2, r3
 800964c:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800964e:	4b10      	ldr	r3, [pc, #64]	; (8009690 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8009650:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009654:	099b      	lsrs	r3, r3, #6
 8009656:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800965a:	693b      	ldr	r3, [r7, #16]
 800965c:	fb02 f303 	mul.w	r3, r2, r3
 8009660:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8009662:	4b0b      	ldr	r3, [pc, #44]	; (8009690 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8009664:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009668:	0f1b      	lsrs	r3, r3, #28
 800966a:	f003 0307 	and.w	r3, r3, #7
 800966e:	68ba      	ldr	r2, [r7, #8]
 8009670:	fbb2 f3f3 	udiv	r3, r2, r3
 8009674:	617b      	str	r3, [r7, #20]
          break;
 8009676:	e002      	b.n	800967e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8009678:	2300      	movs	r3, #0
 800967a:	617b      	str	r3, [r7, #20]
          break;
 800967c:	bf00      	nop
        }
      }
      break;
 800967e:	bf00      	nop
    }
  }
  return frequency;
 8009680:	697b      	ldr	r3, [r7, #20]
}
 8009682:	4618      	mov	r0, r3
 8009684:	371c      	adds	r7, #28
 8009686:	46bd      	mov	sp, r7
 8009688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968c:	4770      	bx	lr
 800968e:	bf00      	nop
 8009690:	40023800 	.word	0x40023800
 8009694:	00bb8000 	.word	0x00bb8000
 8009698:	007a1200 	.word	0x007a1200
 800969c:	00f42400 	.word	0x00f42400

080096a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	b082      	sub	sp, #8
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d101      	bne.n	80096b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80096ae:	2301      	movs	r3, #1
 80096b0:	e07b      	b.n	80097aa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d108      	bne.n	80096cc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	685b      	ldr	r3, [r3, #4]
 80096be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80096c2:	d009      	beq.n	80096d8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	2200      	movs	r2, #0
 80096c8:	61da      	str	r2, [r3, #28]
 80096ca:	e005      	b.n	80096d8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	2200      	movs	r2, #0
 80096d0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	2200      	movs	r2, #0
 80096d6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	2200      	movs	r2, #0
 80096dc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80096e4:	b2db      	uxtb	r3, r3
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d106      	bne.n	80096f8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	2200      	movs	r2, #0
 80096ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80096f2:	6878      	ldr	r0, [r7, #4]
 80096f4:	f7fb fd04 	bl	8005100 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	2202      	movs	r2, #2
 80096fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	681a      	ldr	r2, [r3, #0]
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800970e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	685b      	ldr	r3, [r3, #4]
 8009714:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	689b      	ldr	r3, [r3, #8]
 800971c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009720:	431a      	orrs	r2, r3
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	68db      	ldr	r3, [r3, #12]
 8009726:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800972a:	431a      	orrs	r2, r3
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	691b      	ldr	r3, [r3, #16]
 8009730:	f003 0302 	and.w	r3, r3, #2
 8009734:	431a      	orrs	r2, r3
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	695b      	ldr	r3, [r3, #20]
 800973a:	f003 0301 	and.w	r3, r3, #1
 800973e:	431a      	orrs	r2, r3
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	699b      	ldr	r3, [r3, #24]
 8009744:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009748:	431a      	orrs	r2, r3
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	69db      	ldr	r3, [r3, #28]
 800974e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009752:	431a      	orrs	r2, r3
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	6a1b      	ldr	r3, [r3, #32]
 8009758:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800975c:	ea42 0103 	orr.w	r1, r2, r3
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009764:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	430a      	orrs	r2, r1
 800976e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	699b      	ldr	r3, [r3, #24]
 8009774:	0c1b      	lsrs	r3, r3, #16
 8009776:	f003 0104 	and.w	r1, r3, #4
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800977e:	f003 0210 	and.w	r2, r3, #16
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	430a      	orrs	r2, r1
 8009788:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	69da      	ldr	r2, [r3, #28]
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009798:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	2200      	movs	r2, #0
 800979e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	2201      	movs	r2, #1
 80097a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80097a8:	2300      	movs	r3, #0
}
 80097aa:	4618      	mov	r0, r3
 80097ac:	3708      	adds	r7, #8
 80097ae:	46bd      	mov	sp, r7
 80097b0:	bd80      	pop	{r7, pc}

080097b2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80097b2:	b580      	push	{r7, lr}
 80097b4:	b082      	sub	sp, #8
 80097b6:	af00      	add	r7, sp, #0
 80097b8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d101      	bne.n	80097c4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80097c0:	2301      	movs	r3, #1
 80097c2:	e041      	b.n	8009848 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80097ca:	b2db      	uxtb	r3, r3
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d106      	bne.n	80097de <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	2200      	movs	r2, #0
 80097d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80097d8:	6878      	ldr	r0, [r7, #4]
 80097da:	f7fb fcd9 	bl	8005190 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	2202      	movs	r2, #2
 80097e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681a      	ldr	r2, [r3, #0]
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	3304      	adds	r3, #4
 80097ee:	4619      	mov	r1, r3
 80097f0:	4610      	mov	r0, r2
 80097f2:	f000 fc53 	bl	800a09c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	2201      	movs	r2, #1
 80097fa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	2201      	movs	r2, #1
 8009802:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	2201      	movs	r2, #1
 800980a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	2201      	movs	r2, #1
 8009812:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	2201      	movs	r2, #1
 800981a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	2201      	movs	r2, #1
 8009822:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	2201      	movs	r2, #1
 800982a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	2201      	movs	r2, #1
 8009832:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	2201      	movs	r2, #1
 800983a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	2201      	movs	r2, #1
 8009842:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009846:	2300      	movs	r3, #0
}
 8009848:	4618      	mov	r0, r3
 800984a:	3708      	adds	r7, #8
 800984c:	46bd      	mov	sp, r7
 800984e:	bd80      	pop	{r7, pc}

08009850 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009850:	b480      	push	{r7}
 8009852:	b085      	sub	sp, #20
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800985e:	b2db      	uxtb	r3, r3
 8009860:	2b01      	cmp	r3, #1
 8009862:	d001      	beq.n	8009868 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009864:	2301      	movs	r3, #1
 8009866:	e044      	b.n	80098f2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	2202      	movs	r2, #2
 800986c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	68da      	ldr	r2, [r3, #12]
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	f042 0201 	orr.w	r2, r2, #1
 800987e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	4a1e      	ldr	r2, [pc, #120]	; (8009900 <HAL_TIM_Base_Start_IT+0xb0>)
 8009886:	4293      	cmp	r3, r2
 8009888:	d018      	beq.n	80098bc <HAL_TIM_Base_Start_IT+0x6c>
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009892:	d013      	beq.n	80098bc <HAL_TIM_Base_Start_IT+0x6c>
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	4a1a      	ldr	r2, [pc, #104]	; (8009904 <HAL_TIM_Base_Start_IT+0xb4>)
 800989a:	4293      	cmp	r3, r2
 800989c:	d00e      	beq.n	80098bc <HAL_TIM_Base_Start_IT+0x6c>
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	4a19      	ldr	r2, [pc, #100]	; (8009908 <HAL_TIM_Base_Start_IT+0xb8>)
 80098a4:	4293      	cmp	r3, r2
 80098a6:	d009      	beq.n	80098bc <HAL_TIM_Base_Start_IT+0x6c>
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	4a17      	ldr	r2, [pc, #92]	; (800990c <HAL_TIM_Base_Start_IT+0xbc>)
 80098ae:	4293      	cmp	r3, r2
 80098b0:	d004      	beq.n	80098bc <HAL_TIM_Base_Start_IT+0x6c>
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	4a16      	ldr	r2, [pc, #88]	; (8009910 <HAL_TIM_Base_Start_IT+0xc0>)
 80098b8:	4293      	cmp	r3, r2
 80098ba:	d111      	bne.n	80098e0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	689b      	ldr	r3, [r3, #8]
 80098c2:	f003 0307 	and.w	r3, r3, #7
 80098c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	2b06      	cmp	r3, #6
 80098cc:	d010      	beq.n	80098f0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	681a      	ldr	r2, [r3, #0]
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	f042 0201 	orr.w	r2, r2, #1
 80098dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80098de:	e007      	b.n	80098f0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	681a      	ldr	r2, [r3, #0]
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	f042 0201 	orr.w	r2, r2, #1
 80098ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80098f0:	2300      	movs	r3, #0
}
 80098f2:	4618      	mov	r0, r3
 80098f4:	3714      	adds	r7, #20
 80098f6:	46bd      	mov	sp, r7
 80098f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fc:	4770      	bx	lr
 80098fe:	bf00      	nop
 8009900:	40010000 	.word	0x40010000
 8009904:	40000400 	.word	0x40000400
 8009908:	40000800 	.word	0x40000800
 800990c:	40000c00 	.word	0x40000c00
 8009910:	40014000 	.word	0x40014000

08009914 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009914:	b580      	push	{r7, lr}
 8009916:	b082      	sub	sp, #8
 8009918:	af00      	add	r7, sp, #0
 800991a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2b00      	cmp	r3, #0
 8009920:	d101      	bne.n	8009926 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009922:	2301      	movs	r3, #1
 8009924:	e041      	b.n	80099aa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800992c:	b2db      	uxtb	r3, r3
 800992e:	2b00      	cmp	r3, #0
 8009930:	d106      	bne.n	8009940 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	2200      	movs	r2, #0
 8009936:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800993a:	6878      	ldr	r0, [r7, #4]
 800993c:	f000 f839 	bl	80099b2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	2202      	movs	r2, #2
 8009944:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681a      	ldr	r2, [r3, #0]
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	3304      	adds	r3, #4
 8009950:	4619      	mov	r1, r3
 8009952:	4610      	mov	r0, r2
 8009954:	f000 fba2 	bl	800a09c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	2201      	movs	r2, #1
 800995c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	2201      	movs	r2, #1
 8009964:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	2201      	movs	r2, #1
 800996c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	2201      	movs	r2, #1
 8009974:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2201      	movs	r2, #1
 800997c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	2201      	movs	r2, #1
 8009984:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	2201      	movs	r2, #1
 800998c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	2201      	movs	r2, #1
 8009994:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	2201      	movs	r2, #1
 800999c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	2201      	movs	r2, #1
 80099a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80099a8:	2300      	movs	r3, #0
}
 80099aa:	4618      	mov	r0, r3
 80099ac:	3708      	adds	r7, #8
 80099ae:	46bd      	mov	sp, r7
 80099b0:	bd80      	pop	{r7, pc}

080099b2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80099b2:	b480      	push	{r7}
 80099b4:	b083      	sub	sp, #12
 80099b6:	af00      	add	r7, sp, #0
 80099b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80099ba:	bf00      	nop
 80099bc:	370c      	adds	r7, #12
 80099be:	46bd      	mov	sp, r7
 80099c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c4:	4770      	bx	lr
	...

080099c8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80099c8:	b580      	push	{r7, lr}
 80099ca:	b084      	sub	sp, #16
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	6078      	str	r0, [r7, #4]
 80099d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80099d2:	683b      	ldr	r3, [r7, #0]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d109      	bne.n	80099ec <HAL_TIM_PWM_Start+0x24>
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80099de:	b2db      	uxtb	r3, r3
 80099e0:	2b01      	cmp	r3, #1
 80099e2:	bf14      	ite	ne
 80099e4:	2301      	movne	r3, #1
 80099e6:	2300      	moveq	r3, #0
 80099e8:	b2db      	uxtb	r3, r3
 80099ea:	e022      	b.n	8009a32 <HAL_TIM_PWM_Start+0x6a>
 80099ec:	683b      	ldr	r3, [r7, #0]
 80099ee:	2b04      	cmp	r3, #4
 80099f0:	d109      	bne.n	8009a06 <HAL_TIM_PWM_Start+0x3e>
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80099f8:	b2db      	uxtb	r3, r3
 80099fa:	2b01      	cmp	r3, #1
 80099fc:	bf14      	ite	ne
 80099fe:	2301      	movne	r3, #1
 8009a00:	2300      	moveq	r3, #0
 8009a02:	b2db      	uxtb	r3, r3
 8009a04:	e015      	b.n	8009a32 <HAL_TIM_PWM_Start+0x6a>
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	2b08      	cmp	r3, #8
 8009a0a:	d109      	bne.n	8009a20 <HAL_TIM_PWM_Start+0x58>
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009a12:	b2db      	uxtb	r3, r3
 8009a14:	2b01      	cmp	r3, #1
 8009a16:	bf14      	ite	ne
 8009a18:	2301      	movne	r3, #1
 8009a1a:	2300      	moveq	r3, #0
 8009a1c:	b2db      	uxtb	r3, r3
 8009a1e:	e008      	b.n	8009a32 <HAL_TIM_PWM_Start+0x6a>
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009a26:	b2db      	uxtb	r3, r3
 8009a28:	2b01      	cmp	r3, #1
 8009a2a:	bf14      	ite	ne
 8009a2c:	2301      	movne	r3, #1
 8009a2e:	2300      	moveq	r3, #0
 8009a30:	b2db      	uxtb	r3, r3
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d001      	beq.n	8009a3a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8009a36:	2301      	movs	r3, #1
 8009a38:	e068      	b.n	8009b0c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009a3a:	683b      	ldr	r3, [r7, #0]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d104      	bne.n	8009a4a <HAL_TIM_PWM_Start+0x82>
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	2202      	movs	r2, #2
 8009a44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009a48:	e013      	b.n	8009a72 <HAL_TIM_PWM_Start+0xaa>
 8009a4a:	683b      	ldr	r3, [r7, #0]
 8009a4c:	2b04      	cmp	r3, #4
 8009a4e:	d104      	bne.n	8009a5a <HAL_TIM_PWM_Start+0x92>
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	2202      	movs	r2, #2
 8009a54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009a58:	e00b      	b.n	8009a72 <HAL_TIM_PWM_Start+0xaa>
 8009a5a:	683b      	ldr	r3, [r7, #0]
 8009a5c:	2b08      	cmp	r3, #8
 8009a5e:	d104      	bne.n	8009a6a <HAL_TIM_PWM_Start+0xa2>
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	2202      	movs	r2, #2
 8009a64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009a68:	e003      	b.n	8009a72 <HAL_TIM_PWM_Start+0xaa>
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	2202      	movs	r2, #2
 8009a6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	2201      	movs	r2, #1
 8009a78:	6839      	ldr	r1, [r7, #0]
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	f000 fdb4 	bl	800a5e8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	4a23      	ldr	r2, [pc, #140]	; (8009b14 <HAL_TIM_PWM_Start+0x14c>)
 8009a86:	4293      	cmp	r3, r2
 8009a88:	d107      	bne.n	8009a9a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009a98:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	4a1d      	ldr	r2, [pc, #116]	; (8009b14 <HAL_TIM_PWM_Start+0x14c>)
 8009aa0:	4293      	cmp	r3, r2
 8009aa2:	d018      	beq.n	8009ad6 <HAL_TIM_PWM_Start+0x10e>
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009aac:	d013      	beq.n	8009ad6 <HAL_TIM_PWM_Start+0x10e>
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	4a19      	ldr	r2, [pc, #100]	; (8009b18 <HAL_TIM_PWM_Start+0x150>)
 8009ab4:	4293      	cmp	r3, r2
 8009ab6:	d00e      	beq.n	8009ad6 <HAL_TIM_PWM_Start+0x10e>
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	4a17      	ldr	r2, [pc, #92]	; (8009b1c <HAL_TIM_PWM_Start+0x154>)
 8009abe:	4293      	cmp	r3, r2
 8009ac0:	d009      	beq.n	8009ad6 <HAL_TIM_PWM_Start+0x10e>
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	4a16      	ldr	r2, [pc, #88]	; (8009b20 <HAL_TIM_PWM_Start+0x158>)
 8009ac8:	4293      	cmp	r3, r2
 8009aca:	d004      	beq.n	8009ad6 <HAL_TIM_PWM_Start+0x10e>
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	4a14      	ldr	r2, [pc, #80]	; (8009b24 <HAL_TIM_PWM_Start+0x15c>)
 8009ad2:	4293      	cmp	r3, r2
 8009ad4:	d111      	bne.n	8009afa <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	689b      	ldr	r3, [r3, #8]
 8009adc:	f003 0307 	and.w	r3, r3, #7
 8009ae0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	2b06      	cmp	r3, #6
 8009ae6:	d010      	beq.n	8009b0a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	681a      	ldr	r2, [r3, #0]
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	f042 0201 	orr.w	r2, r2, #1
 8009af6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009af8:	e007      	b.n	8009b0a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	681a      	ldr	r2, [r3, #0]
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	f042 0201 	orr.w	r2, r2, #1
 8009b08:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009b0a:	2300      	movs	r3, #0
}
 8009b0c:	4618      	mov	r0, r3
 8009b0e:	3710      	adds	r7, #16
 8009b10:	46bd      	mov	sp, r7
 8009b12:	bd80      	pop	{r7, pc}
 8009b14:	40010000 	.word	0x40010000
 8009b18:	40000400 	.word	0x40000400
 8009b1c:	40000800 	.word	0x40000800
 8009b20:	40000c00 	.word	0x40000c00
 8009b24:	40014000 	.word	0x40014000

08009b28 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	b082      	sub	sp, #8
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	691b      	ldr	r3, [r3, #16]
 8009b36:	f003 0302 	and.w	r3, r3, #2
 8009b3a:	2b02      	cmp	r3, #2
 8009b3c:	d122      	bne.n	8009b84 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	68db      	ldr	r3, [r3, #12]
 8009b44:	f003 0302 	and.w	r3, r3, #2
 8009b48:	2b02      	cmp	r3, #2
 8009b4a:	d11b      	bne.n	8009b84 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	f06f 0202 	mvn.w	r2, #2
 8009b54:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	2201      	movs	r2, #1
 8009b5a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	699b      	ldr	r3, [r3, #24]
 8009b62:	f003 0303 	and.w	r3, r3, #3
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d003      	beq.n	8009b72 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009b6a:	6878      	ldr	r0, [r7, #4]
 8009b6c:	f000 fa77 	bl	800a05e <HAL_TIM_IC_CaptureCallback>
 8009b70:	e005      	b.n	8009b7e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009b72:	6878      	ldr	r0, [r7, #4]
 8009b74:	f000 fa69 	bl	800a04a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009b78:	6878      	ldr	r0, [r7, #4]
 8009b7a:	f000 fa7a 	bl	800a072 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	2200      	movs	r2, #0
 8009b82:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	691b      	ldr	r3, [r3, #16]
 8009b8a:	f003 0304 	and.w	r3, r3, #4
 8009b8e:	2b04      	cmp	r3, #4
 8009b90:	d122      	bne.n	8009bd8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	68db      	ldr	r3, [r3, #12]
 8009b98:	f003 0304 	and.w	r3, r3, #4
 8009b9c:	2b04      	cmp	r3, #4
 8009b9e:	d11b      	bne.n	8009bd8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	f06f 0204 	mvn.w	r2, #4
 8009ba8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	2202      	movs	r2, #2
 8009bae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	699b      	ldr	r3, [r3, #24]
 8009bb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d003      	beq.n	8009bc6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009bbe:	6878      	ldr	r0, [r7, #4]
 8009bc0:	f000 fa4d 	bl	800a05e <HAL_TIM_IC_CaptureCallback>
 8009bc4:	e005      	b.n	8009bd2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009bc6:	6878      	ldr	r0, [r7, #4]
 8009bc8:	f000 fa3f 	bl	800a04a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009bcc:	6878      	ldr	r0, [r7, #4]
 8009bce:	f000 fa50 	bl	800a072 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	2200      	movs	r2, #0
 8009bd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	691b      	ldr	r3, [r3, #16]
 8009bde:	f003 0308 	and.w	r3, r3, #8
 8009be2:	2b08      	cmp	r3, #8
 8009be4:	d122      	bne.n	8009c2c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	68db      	ldr	r3, [r3, #12]
 8009bec:	f003 0308 	and.w	r3, r3, #8
 8009bf0:	2b08      	cmp	r3, #8
 8009bf2:	d11b      	bne.n	8009c2c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	f06f 0208 	mvn.w	r2, #8
 8009bfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	2204      	movs	r2, #4
 8009c02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	69db      	ldr	r3, [r3, #28]
 8009c0a:	f003 0303 	and.w	r3, r3, #3
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d003      	beq.n	8009c1a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009c12:	6878      	ldr	r0, [r7, #4]
 8009c14:	f000 fa23 	bl	800a05e <HAL_TIM_IC_CaptureCallback>
 8009c18:	e005      	b.n	8009c26 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c1a:	6878      	ldr	r0, [r7, #4]
 8009c1c:	f000 fa15 	bl	800a04a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c20:	6878      	ldr	r0, [r7, #4]
 8009c22:	f000 fa26 	bl	800a072 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	2200      	movs	r2, #0
 8009c2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	691b      	ldr	r3, [r3, #16]
 8009c32:	f003 0310 	and.w	r3, r3, #16
 8009c36:	2b10      	cmp	r3, #16
 8009c38:	d122      	bne.n	8009c80 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	68db      	ldr	r3, [r3, #12]
 8009c40:	f003 0310 	and.w	r3, r3, #16
 8009c44:	2b10      	cmp	r3, #16
 8009c46:	d11b      	bne.n	8009c80 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	f06f 0210 	mvn.w	r2, #16
 8009c50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	2208      	movs	r2, #8
 8009c56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	69db      	ldr	r3, [r3, #28]
 8009c5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d003      	beq.n	8009c6e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009c66:	6878      	ldr	r0, [r7, #4]
 8009c68:	f000 f9f9 	bl	800a05e <HAL_TIM_IC_CaptureCallback>
 8009c6c:	e005      	b.n	8009c7a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c6e:	6878      	ldr	r0, [r7, #4]
 8009c70:	f000 f9eb 	bl	800a04a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c74:	6878      	ldr	r0, [r7, #4]
 8009c76:	f000 f9fc 	bl	800a072 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	691b      	ldr	r3, [r3, #16]
 8009c86:	f003 0301 	and.w	r3, r3, #1
 8009c8a:	2b01      	cmp	r3, #1
 8009c8c:	d10e      	bne.n	8009cac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	68db      	ldr	r3, [r3, #12]
 8009c94:	f003 0301 	and.w	r3, r3, #1
 8009c98:	2b01      	cmp	r3, #1
 8009c9a:	d107      	bne.n	8009cac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	f06f 0201 	mvn.w	r2, #1
 8009ca4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009ca6:	6878      	ldr	r0, [r7, #4]
 8009ca8:	f7f7 fc26 	bl	80014f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	691b      	ldr	r3, [r3, #16]
 8009cb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009cb6:	2b80      	cmp	r3, #128	; 0x80
 8009cb8:	d10e      	bne.n	8009cd8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	68db      	ldr	r3, [r3, #12]
 8009cc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009cc4:	2b80      	cmp	r3, #128	; 0x80
 8009cc6:	d107      	bne.n	8009cd8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009cd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009cd2:	6878      	ldr	r0, [r7, #4]
 8009cd4:	f000 fd26 	bl	800a724 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	691b      	ldr	r3, [r3, #16]
 8009cde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ce2:	2b40      	cmp	r3, #64	; 0x40
 8009ce4:	d10e      	bne.n	8009d04 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	68db      	ldr	r3, [r3, #12]
 8009cec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cf0:	2b40      	cmp	r3, #64	; 0x40
 8009cf2:	d107      	bne.n	8009d04 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009cfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009cfe:	6878      	ldr	r0, [r7, #4]
 8009d00:	f000 f9c1 	bl	800a086 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	691b      	ldr	r3, [r3, #16]
 8009d0a:	f003 0320 	and.w	r3, r3, #32
 8009d0e:	2b20      	cmp	r3, #32
 8009d10:	d10e      	bne.n	8009d30 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	68db      	ldr	r3, [r3, #12]
 8009d18:	f003 0320 	and.w	r3, r3, #32
 8009d1c:	2b20      	cmp	r3, #32
 8009d1e:	d107      	bne.n	8009d30 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	f06f 0220 	mvn.w	r2, #32
 8009d28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009d2a:	6878      	ldr	r0, [r7, #4]
 8009d2c:	f000 fcf0 	bl	800a710 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009d30:	bf00      	nop
 8009d32:	3708      	adds	r7, #8
 8009d34:	46bd      	mov	sp, r7
 8009d36:	bd80      	pop	{r7, pc}

08009d38 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b086      	sub	sp, #24
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	60f8      	str	r0, [r7, #12]
 8009d40:	60b9      	str	r1, [r7, #8]
 8009d42:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009d44:	2300      	movs	r3, #0
 8009d46:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009d4e:	2b01      	cmp	r3, #1
 8009d50:	d101      	bne.n	8009d56 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009d52:	2302      	movs	r3, #2
 8009d54:	e0ae      	b.n	8009eb4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	2201      	movs	r2, #1
 8009d5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	2b0c      	cmp	r3, #12
 8009d62:	f200 809f 	bhi.w	8009ea4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8009d66:	a201      	add	r2, pc, #4	; (adr r2, 8009d6c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d6c:	08009da1 	.word	0x08009da1
 8009d70:	08009ea5 	.word	0x08009ea5
 8009d74:	08009ea5 	.word	0x08009ea5
 8009d78:	08009ea5 	.word	0x08009ea5
 8009d7c:	08009de1 	.word	0x08009de1
 8009d80:	08009ea5 	.word	0x08009ea5
 8009d84:	08009ea5 	.word	0x08009ea5
 8009d88:	08009ea5 	.word	0x08009ea5
 8009d8c:	08009e23 	.word	0x08009e23
 8009d90:	08009ea5 	.word	0x08009ea5
 8009d94:	08009ea5 	.word	0x08009ea5
 8009d98:	08009ea5 	.word	0x08009ea5
 8009d9c:	08009e63 	.word	0x08009e63
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	68b9      	ldr	r1, [r7, #8]
 8009da6:	4618      	mov	r0, r3
 8009da8:	f000 f9f8 	bl	800a19c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	699a      	ldr	r2, [r3, #24]
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	f042 0208 	orr.w	r2, r2, #8
 8009dba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	699a      	ldr	r2, [r3, #24]
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	f022 0204 	bic.w	r2, r2, #4
 8009dca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	6999      	ldr	r1, [r3, #24]
 8009dd2:	68bb      	ldr	r3, [r7, #8]
 8009dd4:	691a      	ldr	r2, [r3, #16]
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	430a      	orrs	r2, r1
 8009ddc:	619a      	str	r2, [r3, #24]
      break;
 8009dde:	e064      	b.n	8009eaa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	68b9      	ldr	r1, [r7, #8]
 8009de6:	4618      	mov	r0, r3
 8009de8:	f000 fa3e 	bl	800a268 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	699a      	ldr	r2, [r3, #24]
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009dfa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	699a      	ldr	r2, [r3, #24]
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009e0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	6999      	ldr	r1, [r3, #24]
 8009e12:	68bb      	ldr	r3, [r7, #8]
 8009e14:	691b      	ldr	r3, [r3, #16]
 8009e16:	021a      	lsls	r2, r3, #8
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	430a      	orrs	r2, r1
 8009e1e:	619a      	str	r2, [r3, #24]
      break;
 8009e20:	e043      	b.n	8009eaa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	68b9      	ldr	r1, [r7, #8]
 8009e28:	4618      	mov	r0, r3
 8009e2a:	f000 fa89 	bl	800a340 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	69da      	ldr	r2, [r3, #28]
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	f042 0208 	orr.w	r2, r2, #8
 8009e3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	69da      	ldr	r2, [r3, #28]
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	f022 0204 	bic.w	r2, r2, #4
 8009e4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	69d9      	ldr	r1, [r3, #28]
 8009e54:	68bb      	ldr	r3, [r7, #8]
 8009e56:	691a      	ldr	r2, [r3, #16]
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	430a      	orrs	r2, r1
 8009e5e:	61da      	str	r2, [r3, #28]
      break;
 8009e60:	e023      	b.n	8009eaa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	68b9      	ldr	r1, [r7, #8]
 8009e68:	4618      	mov	r0, r3
 8009e6a:	f000 fad3 	bl	800a414 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	69da      	ldr	r2, [r3, #28]
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009e7c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	69da      	ldr	r2, [r3, #28]
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009e8c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	69d9      	ldr	r1, [r3, #28]
 8009e94:	68bb      	ldr	r3, [r7, #8]
 8009e96:	691b      	ldr	r3, [r3, #16]
 8009e98:	021a      	lsls	r2, r3, #8
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	430a      	orrs	r2, r1
 8009ea0:	61da      	str	r2, [r3, #28]
      break;
 8009ea2:	e002      	b.n	8009eaa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009ea4:	2301      	movs	r3, #1
 8009ea6:	75fb      	strb	r3, [r7, #23]
      break;
 8009ea8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	2200      	movs	r2, #0
 8009eae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009eb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	3718      	adds	r7, #24
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	bd80      	pop	{r7, pc}

08009ebc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009ebc:	b580      	push	{r7, lr}
 8009ebe:	b084      	sub	sp, #16
 8009ec0:	af00      	add	r7, sp, #0
 8009ec2:	6078      	str	r0, [r7, #4]
 8009ec4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009ec6:	2300      	movs	r3, #0
 8009ec8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009ed0:	2b01      	cmp	r3, #1
 8009ed2:	d101      	bne.n	8009ed8 <HAL_TIM_ConfigClockSource+0x1c>
 8009ed4:	2302      	movs	r3, #2
 8009ed6:	e0b4      	b.n	800a042 <HAL_TIM_ConfigClockSource+0x186>
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	2201      	movs	r2, #1
 8009edc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	2202      	movs	r2, #2
 8009ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	689b      	ldr	r3, [r3, #8]
 8009eee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009ef0:	68bb      	ldr	r3, [r7, #8]
 8009ef2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009ef6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009ef8:	68bb      	ldr	r3, [r7, #8]
 8009efa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009efe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	68ba      	ldr	r2, [r7, #8]
 8009f06:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009f08:	683b      	ldr	r3, [r7, #0]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009f10:	d03e      	beq.n	8009f90 <HAL_TIM_ConfigClockSource+0xd4>
 8009f12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009f16:	f200 8087 	bhi.w	800a028 <HAL_TIM_ConfigClockSource+0x16c>
 8009f1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f1e:	f000 8086 	beq.w	800a02e <HAL_TIM_ConfigClockSource+0x172>
 8009f22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f26:	d87f      	bhi.n	800a028 <HAL_TIM_ConfigClockSource+0x16c>
 8009f28:	2b70      	cmp	r3, #112	; 0x70
 8009f2a:	d01a      	beq.n	8009f62 <HAL_TIM_ConfigClockSource+0xa6>
 8009f2c:	2b70      	cmp	r3, #112	; 0x70
 8009f2e:	d87b      	bhi.n	800a028 <HAL_TIM_ConfigClockSource+0x16c>
 8009f30:	2b60      	cmp	r3, #96	; 0x60
 8009f32:	d050      	beq.n	8009fd6 <HAL_TIM_ConfigClockSource+0x11a>
 8009f34:	2b60      	cmp	r3, #96	; 0x60
 8009f36:	d877      	bhi.n	800a028 <HAL_TIM_ConfigClockSource+0x16c>
 8009f38:	2b50      	cmp	r3, #80	; 0x50
 8009f3a:	d03c      	beq.n	8009fb6 <HAL_TIM_ConfigClockSource+0xfa>
 8009f3c:	2b50      	cmp	r3, #80	; 0x50
 8009f3e:	d873      	bhi.n	800a028 <HAL_TIM_ConfigClockSource+0x16c>
 8009f40:	2b40      	cmp	r3, #64	; 0x40
 8009f42:	d058      	beq.n	8009ff6 <HAL_TIM_ConfigClockSource+0x13a>
 8009f44:	2b40      	cmp	r3, #64	; 0x40
 8009f46:	d86f      	bhi.n	800a028 <HAL_TIM_ConfigClockSource+0x16c>
 8009f48:	2b30      	cmp	r3, #48	; 0x30
 8009f4a:	d064      	beq.n	800a016 <HAL_TIM_ConfigClockSource+0x15a>
 8009f4c:	2b30      	cmp	r3, #48	; 0x30
 8009f4e:	d86b      	bhi.n	800a028 <HAL_TIM_ConfigClockSource+0x16c>
 8009f50:	2b20      	cmp	r3, #32
 8009f52:	d060      	beq.n	800a016 <HAL_TIM_ConfigClockSource+0x15a>
 8009f54:	2b20      	cmp	r3, #32
 8009f56:	d867      	bhi.n	800a028 <HAL_TIM_ConfigClockSource+0x16c>
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d05c      	beq.n	800a016 <HAL_TIM_ConfigClockSource+0x15a>
 8009f5c:	2b10      	cmp	r3, #16
 8009f5e:	d05a      	beq.n	800a016 <HAL_TIM_ConfigClockSource+0x15a>
 8009f60:	e062      	b.n	800a028 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	6818      	ldr	r0, [r3, #0]
 8009f66:	683b      	ldr	r3, [r7, #0]
 8009f68:	6899      	ldr	r1, [r3, #8]
 8009f6a:	683b      	ldr	r3, [r7, #0]
 8009f6c:	685a      	ldr	r2, [r3, #4]
 8009f6e:	683b      	ldr	r3, [r7, #0]
 8009f70:	68db      	ldr	r3, [r3, #12]
 8009f72:	f000 fb19 	bl	800a5a8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	689b      	ldr	r3, [r3, #8]
 8009f7c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009f7e:	68bb      	ldr	r3, [r7, #8]
 8009f80:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009f84:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	68ba      	ldr	r2, [r7, #8]
 8009f8c:	609a      	str	r2, [r3, #8]
      break;
 8009f8e:	e04f      	b.n	800a030 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	6818      	ldr	r0, [r3, #0]
 8009f94:	683b      	ldr	r3, [r7, #0]
 8009f96:	6899      	ldr	r1, [r3, #8]
 8009f98:	683b      	ldr	r3, [r7, #0]
 8009f9a:	685a      	ldr	r2, [r3, #4]
 8009f9c:	683b      	ldr	r3, [r7, #0]
 8009f9e:	68db      	ldr	r3, [r3, #12]
 8009fa0:	f000 fb02 	bl	800a5a8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	689a      	ldr	r2, [r3, #8]
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009fb2:	609a      	str	r2, [r3, #8]
      break;
 8009fb4:	e03c      	b.n	800a030 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	6818      	ldr	r0, [r3, #0]
 8009fba:	683b      	ldr	r3, [r7, #0]
 8009fbc:	6859      	ldr	r1, [r3, #4]
 8009fbe:	683b      	ldr	r3, [r7, #0]
 8009fc0:	68db      	ldr	r3, [r3, #12]
 8009fc2:	461a      	mov	r2, r3
 8009fc4:	f000 fa76 	bl	800a4b4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	2150      	movs	r1, #80	; 0x50
 8009fce:	4618      	mov	r0, r3
 8009fd0:	f000 facf 	bl	800a572 <TIM_ITRx_SetConfig>
      break;
 8009fd4:	e02c      	b.n	800a030 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	6818      	ldr	r0, [r3, #0]
 8009fda:	683b      	ldr	r3, [r7, #0]
 8009fdc:	6859      	ldr	r1, [r3, #4]
 8009fde:	683b      	ldr	r3, [r7, #0]
 8009fe0:	68db      	ldr	r3, [r3, #12]
 8009fe2:	461a      	mov	r2, r3
 8009fe4:	f000 fa95 	bl	800a512 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	2160      	movs	r1, #96	; 0x60
 8009fee:	4618      	mov	r0, r3
 8009ff0:	f000 fabf 	bl	800a572 <TIM_ITRx_SetConfig>
      break;
 8009ff4:	e01c      	b.n	800a030 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	6818      	ldr	r0, [r3, #0]
 8009ffa:	683b      	ldr	r3, [r7, #0]
 8009ffc:	6859      	ldr	r1, [r3, #4]
 8009ffe:	683b      	ldr	r3, [r7, #0]
 800a000:	68db      	ldr	r3, [r3, #12]
 800a002:	461a      	mov	r2, r3
 800a004:	f000 fa56 	bl	800a4b4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	2140      	movs	r1, #64	; 0x40
 800a00e:	4618      	mov	r0, r3
 800a010:	f000 faaf 	bl	800a572 <TIM_ITRx_SetConfig>
      break;
 800a014:	e00c      	b.n	800a030 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	681a      	ldr	r2, [r3, #0]
 800a01a:	683b      	ldr	r3, [r7, #0]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	4619      	mov	r1, r3
 800a020:	4610      	mov	r0, r2
 800a022:	f000 faa6 	bl	800a572 <TIM_ITRx_SetConfig>
      break;
 800a026:	e003      	b.n	800a030 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a028:	2301      	movs	r3, #1
 800a02a:	73fb      	strb	r3, [r7, #15]
      break;
 800a02c:	e000      	b.n	800a030 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a02e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	2201      	movs	r2, #1
 800a034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	2200      	movs	r2, #0
 800a03c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a040:	7bfb      	ldrb	r3, [r7, #15]
}
 800a042:	4618      	mov	r0, r3
 800a044:	3710      	adds	r7, #16
 800a046:	46bd      	mov	sp, r7
 800a048:	bd80      	pop	{r7, pc}

0800a04a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a04a:	b480      	push	{r7}
 800a04c:	b083      	sub	sp, #12
 800a04e:	af00      	add	r7, sp, #0
 800a050:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a052:	bf00      	nop
 800a054:	370c      	adds	r7, #12
 800a056:	46bd      	mov	sp, r7
 800a058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a05c:	4770      	bx	lr

0800a05e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a05e:	b480      	push	{r7}
 800a060:	b083      	sub	sp, #12
 800a062:	af00      	add	r7, sp, #0
 800a064:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a066:	bf00      	nop
 800a068:	370c      	adds	r7, #12
 800a06a:	46bd      	mov	sp, r7
 800a06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a070:	4770      	bx	lr

0800a072 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a072:	b480      	push	{r7}
 800a074:	b083      	sub	sp, #12
 800a076:	af00      	add	r7, sp, #0
 800a078:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a07a:	bf00      	nop
 800a07c:	370c      	adds	r7, #12
 800a07e:	46bd      	mov	sp, r7
 800a080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a084:	4770      	bx	lr

0800a086 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a086:	b480      	push	{r7}
 800a088:	b083      	sub	sp, #12
 800a08a:	af00      	add	r7, sp, #0
 800a08c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a08e:	bf00      	nop
 800a090:	370c      	adds	r7, #12
 800a092:	46bd      	mov	sp, r7
 800a094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a098:	4770      	bx	lr
	...

0800a09c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a09c:	b480      	push	{r7}
 800a09e:	b085      	sub	sp, #20
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
 800a0a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	4a34      	ldr	r2, [pc, #208]	; (800a180 <TIM_Base_SetConfig+0xe4>)
 800a0b0:	4293      	cmp	r3, r2
 800a0b2:	d00f      	beq.n	800a0d4 <TIM_Base_SetConfig+0x38>
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a0ba:	d00b      	beq.n	800a0d4 <TIM_Base_SetConfig+0x38>
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	4a31      	ldr	r2, [pc, #196]	; (800a184 <TIM_Base_SetConfig+0xe8>)
 800a0c0:	4293      	cmp	r3, r2
 800a0c2:	d007      	beq.n	800a0d4 <TIM_Base_SetConfig+0x38>
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	4a30      	ldr	r2, [pc, #192]	; (800a188 <TIM_Base_SetConfig+0xec>)
 800a0c8:	4293      	cmp	r3, r2
 800a0ca:	d003      	beq.n	800a0d4 <TIM_Base_SetConfig+0x38>
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	4a2f      	ldr	r2, [pc, #188]	; (800a18c <TIM_Base_SetConfig+0xf0>)
 800a0d0:	4293      	cmp	r3, r2
 800a0d2:	d108      	bne.n	800a0e6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a0da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a0dc:	683b      	ldr	r3, [r7, #0]
 800a0de:	685b      	ldr	r3, [r3, #4]
 800a0e0:	68fa      	ldr	r2, [r7, #12]
 800a0e2:	4313      	orrs	r3, r2
 800a0e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	4a25      	ldr	r2, [pc, #148]	; (800a180 <TIM_Base_SetConfig+0xe4>)
 800a0ea:	4293      	cmp	r3, r2
 800a0ec:	d01b      	beq.n	800a126 <TIM_Base_SetConfig+0x8a>
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a0f4:	d017      	beq.n	800a126 <TIM_Base_SetConfig+0x8a>
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	4a22      	ldr	r2, [pc, #136]	; (800a184 <TIM_Base_SetConfig+0xe8>)
 800a0fa:	4293      	cmp	r3, r2
 800a0fc:	d013      	beq.n	800a126 <TIM_Base_SetConfig+0x8a>
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	4a21      	ldr	r2, [pc, #132]	; (800a188 <TIM_Base_SetConfig+0xec>)
 800a102:	4293      	cmp	r3, r2
 800a104:	d00f      	beq.n	800a126 <TIM_Base_SetConfig+0x8a>
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	4a20      	ldr	r2, [pc, #128]	; (800a18c <TIM_Base_SetConfig+0xf0>)
 800a10a:	4293      	cmp	r3, r2
 800a10c:	d00b      	beq.n	800a126 <TIM_Base_SetConfig+0x8a>
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	4a1f      	ldr	r2, [pc, #124]	; (800a190 <TIM_Base_SetConfig+0xf4>)
 800a112:	4293      	cmp	r3, r2
 800a114:	d007      	beq.n	800a126 <TIM_Base_SetConfig+0x8a>
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	4a1e      	ldr	r2, [pc, #120]	; (800a194 <TIM_Base_SetConfig+0xf8>)
 800a11a:	4293      	cmp	r3, r2
 800a11c:	d003      	beq.n	800a126 <TIM_Base_SetConfig+0x8a>
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	4a1d      	ldr	r2, [pc, #116]	; (800a198 <TIM_Base_SetConfig+0xfc>)
 800a122:	4293      	cmp	r3, r2
 800a124:	d108      	bne.n	800a138 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a12c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a12e:	683b      	ldr	r3, [r7, #0]
 800a130:	68db      	ldr	r3, [r3, #12]
 800a132:	68fa      	ldr	r2, [r7, #12]
 800a134:	4313      	orrs	r3, r2
 800a136:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a13e:	683b      	ldr	r3, [r7, #0]
 800a140:	695b      	ldr	r3, [r3, #20]
 800a142:	4313      	orrs	r3, r2
 800a144:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	68fa      	ldr	r2, [r7, #12]
 800a14a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a14c:	683b      	ldr	r3, [r7, #0]
 800a14e:	689a      	ldr	r2, [r3, #8]
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a154:	683b      	ldr	r3, [r7, #0]
 800a156:	681a      	ldr	r2, [r3, #0]
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	4a08      	ldr	r2, [pc, #32]	; (800a180 <TIM_Base_SetConfig+0xe4>)
 800a160:	4293      	cmp	r3, r2
 800a162:	d103      	bne.n	800a16c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a164:	683b      	ldr	r3, [r7, #0]
 800a166:	691a      	ldr	r2, [r3, #16]
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	2201      	movs	r2, #1
 800a170:	615a      	str	r2, [r3, #20]
}
 800a172:	bf00      	nop
 800a174:	3714      	adds	r7, #20
 800a176:	46bd      	mov	sp, r7
 800a178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a17c:	4770      	bx	lr
 800a17e:	bf00      	nop
 800a180:	40010000 	.word	0x40010000
 800a184:	40000400 	.word	0x40000400
 800a188:	40000800 	.word	0x40000800
 800a18c:	40000c00 	.word	0x40000c00
 800a190:	40014000 	.word	0x40014000
 800a194:	40014400 	.word	0x40014400
 800a198:	40014800 	.word	0x40014800

0800a19c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a19c:	b480      	push	{r7}
 800a19e:	b087      	sub	sp, #28
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
 800a1a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	6a1b      	ldr	r3, [r3, #32]
 800a1aa:	f023 0201 	bic.w	r2, r3, #1
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	6a1b      	ldr	r3, [r3, #32]
 800a1b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	685b      	ldr	r3, [r3, #4]
 800a1bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	699b      	ldr	r3, [r3, #24]
 800a1c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a1ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	f023 0303 	bic.w	r3, r3, #3
 800a1d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a1d4:	683b      	ldr	r3, [r7, #0]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	68fa      	ldr	r2, [r7, #12]
 800a1da:	4313      	orrs	r3, r2
 800a1dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a1de:	697b      	ldr	r3, [r7, #20]
 800a1e0:	f023 0302 	bic.w	r3, r3, #2
 800a1e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a1e6:	683b      	ldr	r3, [r7, #0]
 800a1e8:	689b      	ldr	r3, [r3, #8]
 800a1ea:	697a      	ldr	r2, [r7, #20]
 800a1ec:	4313      	orrs	r3, r2
 800a1ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	4a1c      	ldr	r2, [pc, #112]	; (800a264 <TIM_OC1_SetConfig+0xc8>)
 800a1f4:	4293      	cmp	r3, r2
 800a1f6:	d10c      	bne.n	800a212 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a1f8:	697b      	ldr	r3, [r7, #20]
 800a1fa:	f023 0308 	bic.w	r3, r3, #8
 800a1fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a200:	683b      	ldr	r3, [r7, #0]
 800a202:	68db      	ldr	r3, [r3, #12]
 800a204:	697a      	ldr	r2, [r7, #20]
 800a206:	4313      	orrs	r3, r2
 800a208:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a20a:	697b      	ldr	r3, [r7, #20]
 800a20c:	f023 0304 	bic.w	r3, r3, #4
 800a210:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	4a13      	ldr	r2, [pc, #76]	; (800a264 <TIM_OC1_SetConfig+0xc8>)
 800a216:	4293      	cmp	r3, r2
 800a218:	d111      	bne.n	800a23e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a21a:	693b      	ldr	r3, [r7, #16]
 800a21c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a220:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a222:	693b      	ldr	r3, [r7, #16]
 800a224:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a228:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a22a:	683b      	ldr	r3, [r7, #0]
 800a22c:	695b      	ldr	r3, [r3, #20]
 800a22e:	693a      	ldr	r2, [r7, #16]
 800a230:	4313      	orrs	r3, r2
 800a232:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	699b      	ldr	r3, [r3, #24]
 800a238:	693a      	ldr	r2, [r7, #16]
 800a23a:	4313      	orrs	r3, r2
 800a23c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	693a      	ldr	r2, [r7, #16]
 800a242:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	68fa      	ldr	r2, [r7, #12]
 800a248:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a24a:	683b      	ldr	r3, [r7, #0]
 800a24c:	685a      	ldr	r2, [r3, #4]
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	697a      	ldr	r2, [r7, #20]
 800a256:	621a      	str	r2, [r3, #32]
}
 800a258:	bf00      	nop
 800a25a:	371c      	adds	r7, #28
 800a25c:	46bd      	mov	sp, r7
 800a25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a262:	4770      	bx	lr
 800a264:	40010000 	.word	0x40010000

0800a268 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a268:	b480      	push	{r7}
 800a26a:	b087      	sub	sp, #28
 800a26c:	af00      	add	r7, sp, #0
 800a26e:	6078      	str	r0, [r7, #4]
 800a270:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	6a1b      	ldr	r3, [r3, #32]
 800a276:	f023 0210 	bic.w	r2, r3, #16
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	6a1b      	ldr	r3, [r3, #32]
 800a282:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	685b      	ldr	r3, [r3, #4]
 800a288:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	699b      	ldr	r3, [r3, #24]
 800a28e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a296:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a29e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a2a0:	683b      	ldr	r3, [r7, #0]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	021b      	lsls	r3, r3, #8
 800a2a6:	68fa      	ldr	r2, [r7, #12]
 800a2a8:	4313      	orrs	r3, r2
 800a2aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a2ac:	697b      	ldr	r3, [r7, #20]
 800a2ae:	f023 0320 	bic.w	r3, r3, #32
 800a2b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a2b4:	683b      	ldr	r3, [r7, #0]
 800a2b6:	689b      	ldr	r3, [r3, #8]
 800a2b8:	011b      	lsls	r3, r3, #4
 800a2ba:	697a      	ldr	r2, [r7, #20]
 800a2bc:	4313      	orrs	r3, r2
 800a2be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	4a1e      	ldr	r2, [pc, #120]	; (800a33c <TIM_OC2_SetConfig+0xd4>)
 800a2c4:	4293      	cmp	r3, r2
 800a2c6:	d10d      	bne.n	800a2e4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a2c8:	697b      	ldr	r3, [r7, #20]
 800a2ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a2ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a2d0:	683b      	ldr	r3, [r7, #0]
 800a2d2:	68db      	ldr	r3, [r3, #12]
 800a2d4:	011b      	lsls	r3, r3, #4
 800a2d6:	697a      	ldr	r2, [r7, #20]
 800a2d8:	4313      	orrs	r3, r2
 800a2da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a2dc:	697b      	ldr	r3, [r7, #20]
 800a2de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a2e2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	4a15      	ldr	r2, [pc, #84]	; (800a33c <TIM_OC2_SetConfig+0xd4>)
 800a2e8:	4293      	cmp	r3, r2
 800a2ea:	d113      	bne.n	800a314 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a2ec:	693b      	ldr	r3, [r7, #16]
 800a2ee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a2f2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a2f4:	693b      	ldr	r3, [r7, #16]
 800a2f6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a2fa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a2fc:	683b      	ldr	r3, [r7, #0]
 800a2fe:	695b      	ldr	r3, [r3, #20]
 800a300:	009b      	lsls	r3, r3, #2
 800a302:	693a      	ldr	r2, [r7, #16]
 800a304:	4313      	orrs	r3, r2
 800a306:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	699b      	ldr	r3, [r3, #24]
 800a30c:	009b      	lsls	r3, r3, #2
 800a30e:	693a      	ldr	r2, [r7, #16]
 800a310:	4313      	orrs	r3, r2
 800a312:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	693a      	ldr	r2, [r7, #16]
 800a318:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	68fa      	ldr	r2, [r7, #12]
 800a31e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a320:	683b      	ldr	r3, [r7, #0]
 800a322:	685a      	ldr	r2, [r3, #4]
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	697a      	ldr	r2, [r7, #20]
 800a32c:	621a      	str	r2, [r3, #32]
}
 800a32e:	bf00      	nop
 800a330:	371c      	adds	r7, #28
 800a332:	46bd      	mov	sp, r7
 800a334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a338:	4770      	bx	lr
 800a33a:	bf00      	nop
 800a33c:	40010000 	.word	0x40010000

0800a340 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a340:	b480      	push	{r7}
 800a342:	b087      	sub	sp, #28
 800a344:	af00      	add	r7, sp, #0
 800a346:	6078      	str	r0, [r7, #4]
 800a348:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	6a1b      	ldr	r3, [r3, #32]
 800a34e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	6a1b      	ldr	r3, [r3, #32]
 800a35a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	685b      	ldr	r3, [r3, #4]
 800a360:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	69db      	ldr	r3, [r3, #28]
 800a366:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a36e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	f023 0303 	bic.w	r3, r3, #3
 800a376:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a378:	683b      	ldr	r3, [r7, #0]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	68fa      	ldr	r2, [r7, #12]
 800a37e:	4313      	orrs	r3, r2
 800a380:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a382:	697b      	ldr	r3, [r7, #20]
 800a384:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a388:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a38a:	683b      	ldr	r3, [r7, #0]
 800a38c:	689b      	ldr	r3, [r3, #8]
 800a38e:	021b      	lsls	r3, r3, #8
 800a390:	697a      	ldr	r2, [r7, #20]
 800a392:	4313      	orrs	r3, r2
 800a394:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	4a1d      	ldr	r2, [pc, #116]	; (800a410 <TIM_OC3_SetConfig+0xd0>)
 800a39a:	4293      	cmp	r3, r2
 800a39c:	d10d      	bne.n	800a3ba <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a39e:	697b      	ldr	r3, [r7, #20]
 800a3a0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a3a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a3a6:	683b      	ldr	r3, [r7, #0]
 800a3a8:	68db      	ldr	r3, [r3, #12]
 800a3aa:	021b      	lsls	r3, r3, #8
 800a3ac:	697a      	ldr	r2, [r7, #20]
 800a3ae:	4313      	orrs	r3, r2
 800a3b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a3b2:	697b      	ldr	r3, [r7, #20]
 800a3b4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a3b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	4a14      	ldr	r2, [pc, #80]	; (800a410 <TIM_OC3_SetConfig+0xd0>)
 800a3be:	4293      	cmp	r3, r2
 800a3c0:	d113      	bne.n	800a3ea <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a3c2:	693b      	ldr	r3, [r7, #16]
 800a3c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a3c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a3ca:	693b      	ldr	r3, [r7, #16]
 800a3cc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a3d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a3d2:	683b      	ldr	r3, [r7, #0]
 800a3d4:	695b      	ldr	r3, [r3, #20]
 800a3d6:	011b      	lsls	r3, r3, #4
 800a3d8:	693a      	ldr	r2, [r7, #16]
 800a3da:	4313      	orrs	r3, r2
 800a3dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a3de:	683b      	ldr	r3, [r7, #0]
 800a3e0:	699b      	ldr	r3, [r3, #24]
 800a3e2:	011b      	lsls	r3, r3, #4
 800a3e4:	693a      	ldr	r2, [r7, #16]
 800a3e6:	4313      	orrs	r3, r2
 800a3e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	693a      	ldr	r2, [r7, #16]
 800a3ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	68fa      	ldr	r2, [r7, #12]
 800a3f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a3f6:	683b      	ldr	r3, [r7, #0]
 800a3f8:	685a      	ldr	r2, [r3, #4]
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	697a      	ldr	r2, [r7, #20]
 800a402:	621a      	str	r2, [r3, #32]
}
 800a404:	bf00      	nop
 800a406:	371c      	adds	r7, #28
 800a408:	46bd      	mov	sp, r7
 800a40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a40e:	4770      	bx	lr
 800a410:	40010000 	.word	0x40010000

0800a414 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a414:	b480      	push	{r7}
 800a416:	b087      	sub	sp, #28
 800a418:	af00      	add	r7, sp, #0
 800a41a:	6078      	str	r0, [r7, #4]
 800a41c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	6a1b      	ldr	r3, [r3, #32]
 800a422:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	6a1b      	ldr	r3, [r3, #32]
 800a42e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	685b      	ldr	r3, [r3, #4]
 800a434:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	69db      	ldr	r3, [r3, #28]
 800a43a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a442:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a44a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a44c:	683b      	ldr	r3, [r7, #0]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	021b      	lsls	r3, r3, #8
 800a452:	68fa      	ldr	r2, [r7, #12]
 800a454:	4313      	orrs	r3, r2
 800a456:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a458:	693b      	ldr	r3, [r7, #16]
 800a45a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a45e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a460:	683b      	ldr	r3, [r7, #0]
 800a462:	689b      	ldr	r3, [r3, #8]
 800a464:	031b      	lsls	r3, r3, #12
 800a466:	693a      	ldr	r2, [r7, #16]
 800a468:	4313      	orrs	r3, r2
 800a46a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	4a10      	ldr	r2, [pc, #64]	; (800a4b0 <TIM_OC4_SetConfig+0x9c>)
 800a470:	4293      	cmp	r3, r2
 800a472:	d109      	bne.n	800a488 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a474:	697b      	ldr	r3, [r7, #20]
 800a476:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a47a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	695b      	ldr	r3, [r3, #20]
 800a480:	019b      	lsls	r3, r3, #6
 800a482:	697a      	ldr	r2, [r7, #20]
 800a484:	4313      	orrs	r3, r2
 800a486:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	697a      	ldr	r2, [r7, #20]
 800a48c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	68fa      	ldr	r2, [r7, #12]
 800a492:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a494:	683b      	ldr	r3, [r7, #0]
 800a496:	685a      	ldr	r2, [r3, #4]
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	693a      	ldr	r2, [r7, #16]
 800a4a0:	621a      	str	r2, [r3, #32]
}
 800a4a2:	bf00      	nop
 800a4a4:	371c      	adds	r7, #28
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ac:	4770      	bx	lr
 800a4ae:	bf00      	nop
 800a4b0:	40010000 	.word	0x40010000

0800a4b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a4b4:	b480      	push	{r7}
 800a4b6:	b087      	sub	sp, #28
 800a4b8:	af00      	add	r7, sp, #0
 800a4ba:	60f8      	str	r0, [r7, #12]
 800a4bc:	60b9      	str	r1, [r7, #8]
 800a4be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	6a1b      	ldr	r3, [r3, #32]
 800a4c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	6a1b      	ldr	r3, [r3, #32]
 800a4ca:	f023 0201 	bic.w	r2, r3, #1
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	699b      	ldr	r3, [r3, #24]
 800a4d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a4d8:	693b      	ldr	r3, [r7, #16]
 800a4da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a4de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	011b      	lsls	r3, r3, #4
 800a4e4:	693a      	ldr	r2, [r7, #16]
 800a4e6:	4313      	orrs	r3, r2
 800a4e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a4ea:	697b      	ldr	r3, [r7, #20]
 800a4ec:	f023 030a 	bic.w	r3, r3, #10
 800a4f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a4f2:	697a      	ldr	r2, [r7, #20]
 800a4f4:	68bb      	ldr	r3, [r7, #8]
 800a4f6:	4313      	orrs	r3, r2
 800a4f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	693a      	ldr	r2, [r7, #16]
 800a4fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	697a      	ldr	r2, [r7, #20]
 800a504:	621a      	str	r2, [r3, #32]
}
 800a506:	bf00      	nop
 800a508:	371c      	adds	r7, #28
 800a50a:	46bd      	mov	sp, r7
 800a50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a510:	4770      	bx	lr

0800a512 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a512:	b480      	push	{r7}
 800a514:	b087      	sub	sp, #28
 800a516:	af00      	add	r7, sp, #0
 800a518:	60f8      	str	r0, [r7, #12]
 800a51a:	60b9      	str	r1, [r7, #8]
 800a51c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	6a1b      	ldr	r3, [r3, #32]
 800a522:	f023 0210 	bic.w	r2, r3, #16
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	699b      	ldr	r3, [r3, #24]
 800a52e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	6a1b      	ldr	r3, [r3, #32]
 800a534:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a536:	697b      	ldr	r3, [r7, #20]
 800a538:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a53c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	031b      	lsls	r3, r3, #12
 800a542:	697a      	ldr	r2, [r7, #20]
 800a544:	4313      	orrs	r3, r2
 800a546:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a548:	693b      	ldr	r3, [r7, #16]
 800a54a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a54e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a550:	68bb      	ldr	r3, [r7, #8]
 800a552:	011b      	lsls	r3, r3, #4
 800a554:	693a      	ldr	r2, [r7, #16]
 800a556:	4313      	orrs	r3, r2
 800a558:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	697a      	ldr	r2, [r7, #20]
 800a55e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	693a      	ldr	r2, [r7, #16]
 800a564:	621a      	str	r2, [r3, #32]
}
 800a566:	bf00      	nop
 800a568:	371c      	adds	r7, #28
 800a56a:	46bd      	mov	sp, r7
 800a56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a570:	4770      	bx	lr

0800a572 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a572:	b480      	push	{r7}
 800a574:	b085      	sub	sp, #20
 800a576:	af00      	add	r7, sp, #0
 800a578:	6078      	str	r0, [r7, #4]
 800a57a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	689b      	ldr	r3, [r3, #8]
 800a580:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a588:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a58a:	683a      	ldr	r2, [r7, #0]
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	4313      	orrs	r3, r2
 800a590:	f043 0307 	orr.w	r3, r3, #7
 800a594:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	68fa      	ldr	r2, [r7, #12]
 800a59a:	609a      	str	r2, [r3, #8]
}
 800a59c:	bf00      	nop
 800a59e:	3714      	adds	r7, #20
 800a5a0:	46bd      	mov	sp, r7
 800a5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a6:	4770      	bx	lr

0800a5a8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a5a8:	b480      	push	{r7}
 800a5aa:	b087      	sub	sp, #28
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	60f8      	str	r0, [r7, #12]
 800a5b0:	60b9      	str	r1, [r7, #8]
 800a5b2:	607a      	str	r2, [r7, #4]
 800a5b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	689b      	ldr	r3, [r3, #8]
 800a5ba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a5bc:	697b      	ldr	r3, [r7, #20]
 800a5be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a5c2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a5c4:	683b      	ldr	r3, [r7, #0]
 800a5c6:	021a      	lsls	r2, r3, #8
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	431a      	orrs	r2, r3
 800a5cc:	68bb      	ldr	r3, [r7, #8]
 800a5ce:	4313      	orrs	r3, r2
 800a5d0:	697a      	ldr	r2, [r7, #20]
 800a5d2:	4313      	orrs	r3, r2
 800a5d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	697a      	ldr	r2, [r7, #20]
 800a5da:	609a      	str	r2, [r3, #8]
}
 800a5dc:	bf00      	nop
 800a5de:	371c      	adds	r7, #28
 800a5e0:	46bd      	mov	sp, r7
 800a5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e6:	4770      	bx	lr

0800a5e8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a5e8:	b480      	push	{r7}
 800a5ea:	b087      	sub	sp, #28
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	60f8      	str	r0, [r7, #12]
 800a5f0:	60b9      	str	r1, [r7, #8]
 800a5f2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a5f4:	68bb      	ldr	r3, [r7, #8]
 800a5f6:	f003 031f 	and.w	r3, r3, #31
 800a5fa:	2201      	movs	r2, #1
 800a5fc:	fa02 f303 	lsl.w	r3, r2, r3
 800a600:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	6a1a      	ldr	r2, [r3, #32]
 800a606:	697b      	ldr	r3, [r7, #20]
 800a608:	43db      	mvns	r3, r3
 800a60a:	401a      	ands	r2, r3
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	6a1a      	ldr	r2, [r3, #32]
 800a614:	68bb      	ldr	r3, [r7, #8]
 800a616:	f003 031f 	and.w	r3, r3, #31
 800a61a:	6879      	ldr	r1, [r7, #4]
 800a61c:	fa01 f303 	lsl.w	r3, r1, r3
 800a620:	431a      	orrs	r2, r3
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	621a      	str	r2, [r3, #32]
}
 800a626:	bf00      	nop
 800a628:	371c      	adds	r7, #28
 800a62a:	46bd      	mov	sp, r7
 800a62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a630:	4770      	bx	lr
	...

0800a634 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a634:	b480      	push	{r7}
 800a636:	b085      	sub	sp, #20
 800a638:	af00      	add	r7, sp, #0
 800a63a:	6078      	str	r0, [r7, #4]
 800a63c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a644:	2b01      	cmp	r3, #1
 800a646:	d101      	bne.n	800a64c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a648:	2302      	movs	r3, #2
 800a64a:	e050      	b.n	800a6ee <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	2201      	movs	r2, #1
 800a650:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	2202      	movs	r2, #2
 800a658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	685b      	ldr	r3, [r3, #4]
 800a662:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	689b      	ldr	r3, [r3, #8]
 800a66a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a672:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a674:	683b      	ldr	r3, [r7, #0]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	68fa      	ldr	r2, [r7, #12]
 800a67a:	4313      	orrs	r3, r2
 800a67c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	68fa      	ldr	r2, [r7, #12]
 800a684:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	4a1c      	ldr	r2, [pc, #112]	; (800a6fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800a68c:	4293      	cmp	r3, r2
 800a68e:	d018      	beq.n	800a6c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a698:	d013      	beq.n	800a6c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	4a18      	ldr	r2, [pc, #96]	; (800a700 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800a6a0:	4293      	cmp	r3, r2
 800a6a2:	d00e      	beq.n	800a6c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	4a16      	ldr	r2, [pc, #88]	; (800a704 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800a6aa:	4293      	cmp	r3, r2
 800a6ac:	d009      	beq.n	800a6c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	4a15      	ldr	r2, [pc, #84]	; (800a708 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800a6b4:	4293      	cmp	r3, r2
 800a6b6:	d004      	beq.n	800a6c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	4a13      	ldr	r2, [pc, #76]	; (800a70c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800a6be:	4293      	cmp	r3, r2
 800a6c0:	d10c      	bne.n	800a6dc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a6c2:	68bb      	ldr	r3, [r7, #8]
 800a6c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a6c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a6ca:	683b      	ldr	r3, [r7, #0]
 800a6cc:	685b      	ldr	r3, [r3, #4]
 800a6ce:	68ba      	ldr	r2, [r7, #8]
 800a6d0:	4313      	orrs	r3, r2
 800a6d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	68ba      	ldr	r2, [r7, #8]
 800a6da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	2201      	movs	r2, #1
 800a6e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	2200      	movs	r2, #0
 800a6e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a6ec:	2300      	movs	r3, #0
}
 800a6ee:	4618      	mov	r0, r3
 800a6f0:	3714      	adds	r7, #20
 800a6f2:	46bd      	mov	sp, r7
 800a6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f8:	4770      	bx	lr
 800a6fa:	bf00      	nop
 800a6fc:	40010000 	.word	0x40010000
 800a700:	40000400 	.word	0x40000400
 800a704:	40000800 	.word	0x40000800
 800a708:	40000c00 	.word	0x40000c00
 800a70c:	40014000 	.word	0x40014000

0800a710 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a710:	b480      	push	{r7}
 800a712:	b083      	sub	sp, #12
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a718:	bf00      	nop
 800a71a:	370c      	adds	r7, #12
 800a71c:	46bd      	mov	sp, r7
 800a71e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a722:	4770      	bx	lr

0800a724 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a724:	b480      	push	{r7}
 800a726:	b083      	sub	sp, #12
 800a728:	af00      	add	r7, sp, #0
 800a72a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a72c:	bf00      	nop
 800a72e:	370c      	adds	r7, #12
 800a730:	46bd      	mov	sp, r7
 800a732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a736:	4770      	bx	lr

0800a738 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a738:	b580      	push	{r7, lr}
 800a73a:	b082      	sub	sp, #8
 800a73c:	af00      	add	r7, sp, #0
 800a73e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	2b00      	cmp	r3, #0
 800a744:	d101      	bne.n	800a74a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a746:	2301      	movs	r3, #1
 800a748:	e03f      	b.n	800a7ca <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a750:	b2db      	uxtb	r3, r3
 800a752:	2b00      	cmp	r3, #0
 800a754:	d106      	bne.n	800a764 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	2200      	movs	r2, #0
 800a75a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a75e:	6878      	ldr	r0, [r7, #4]
 800a760:	f7fa fdb4 	bl	80052cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	2224      	movs	r2, #36	; 0x24
 800a768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	68da      	ldr	r2, [r3, #12]
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a77a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a77c:	6878      	ldr	r0, [r7, #4]
 800a77e:	f000 ff43 	bl	800b608 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	691a      	ldr	r2, [r3, #16]
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a790:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	695a      	ldr	r2, [r3, #20]
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a7a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	68da      	ldr	r2, [r3, #12]
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a7b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	2200      	movs	r2, #0
 800a7b6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	2220      	movs	r2, #32
 800a7bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	2220      	movs	r2, #32
 800a7c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800a7c8:	2300      	movs	r3, #0
}
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	3708      	adds	r7, #8
 800a7ce:	46bd      	mov	sp, r7
 800a7d0:	bd80      	pop	{r7, pc}
	...

0800a7d4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a7d4:	b580      	push	{r7, lr}
 800a7d6:	b08c      	sub	sp, #48	; 0x30
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	60f8      	str	r0, [r7, #12]
 800a7dc:	60b9      	str	r1, [r7, #8]
 800a7de:	4613      	mov	r3, r2
 800a7e0:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a7e8:	b2db      	uxtb	r3, r3
 800a7ea:	2b20      	cmp	r3, #32
 800a7ec:	d165      	bne.n	800a8ba <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800a7ee:	68bb      	ldr	r3, [r7, #8]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d002      	beq.n	800a7fa <HAL_UART_Transmit_DMA+0x26>
 800a7f4:	88fb      	ldrh	r3, [r7, #6]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d101      	bne.n	800a7fe <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800a7fa:	2301      	movs	r3, #1
 800a7fc:	e05e      	b.n	800a8bc <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a804:	2b01      	cmp	r3, #1
 800a806:	d101      	bne.n	800a80c <HAL_UART_Transmit_DMA+0x38>
 800a808:	2302      	movs	r3, #2
 800a80a:	e057      	b.n	800a8bc <HAL_UART_Transmit_DMA+0xe8>
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	2201      	movs	r2, #1
 800a810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800a814:	68ba      	ldr	r2, [r7, #8]
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	88fa      	ldrh	r2, [r7, #6]
 800a81e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	88fa      	ldrh	r2, [r7, #6]
 800a824:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	2200      	movs	r2, #0
 800a82a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	2221      	movs	r2, #33	; 0x21
 800a830:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a838:	4a22      	ldr	r2, [pc, #136]	; (800a8c4 <HAL_UART_Transmit_DMA+0xf0>)
 800a83a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a840:	4a21      	ldr	r2, [pc, #132]	; (800a8c8 <HAL_UART_Transmit_DMA+0xf4>)
 800a842:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a848:	4a20      	ldr	r2, [pc, #128]	; (800a8cc <HAL_UART_Transmit_DMA+0xf8>)
 800a84a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a850:	2200      	movs	r2, #0
 800a852:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800a854:	f107 0308 	add.w	r3, r7, #8
 800a858:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800a85e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a860:	6819      	ldr	r1, [r3, #0]
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	3304      	adds	r3, #4
 800a868:	461a      	mov	r2, r3
 800a86a:	88fb      	ldrh	r3, [r7, #6]
 800a86c:	f7fb fa06 	bl	8005c7c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a878:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	2200      	movs	r2, #0
 800a87e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	3314      	adds	r3, #20
 800a888:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a88a:	69bb      	ldr	r3, [r7, #24]
 800a88c:	e853 3f00 	ldrex	r3, [r3]
 800a890:	617b      	str	r3, [r7, #20]
   return(result);
 800a892:	697b      	ldr	r3, [r7, #20]
 800a894:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a898:	62bb      	str	r3, [r7, #40]	; 0x28
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	3314      	adds	r3, #20
 800a8a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a8a2:	627a      	str	r2, [r7, #36]	; 0x24
 800a8a4:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8a6:	6a39      	ldr	r1, [r7, #32]
 800a8a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a8aa:	e841 2300 	strex	r3, r2, [r1]
 800a8ae:	61fb      	str	r3, [r7, #28]
   return(result);
 800a8b0:	69fb      	ldr	r3, [r7, #28]
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d1e5      	bne.n	800a882 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800a8b6:	2300      	movs	r3, #0
 800a8b8:	e000      	b.n	800a8bc <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800a8ba:	2302      	movs	r3, #2
  }
}
 800a8bc:	4618      	mov	r0, r3
 800a8be:	3730      	adds	r7, #48	; 0x30
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	bd80      	pop	{r7, pc}
 800a8c4:	0800aea1 	.word	0x0800aea1
 800a8c8:	0800af3b 	.word	0x0800af3b
 800a8cc:	0800b0b3 	.word	0x0800b0b3

0800a8d0 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a8d0:	b580      	push	{r7, lr}
 800a8d2:	b084      	sub	sp, #16
 800a8d4:	af00      	add	r7, sp, #0
 800a8d6:	60f8      	str	r0, [r7, #12]
 800a8d8:	60b9      	str	r1, [r7, #8]
 800a8da:	4613      	mov	r3, r2
 800a8dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a8e4:	b2db      	uxtb	r3, r3
 800a8e6:	2b20      	cmp	r3, #32
 800a8e8:	d11d      	bne.n	800a926 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800a8ea:	68bb      	ldr	r3, [r7, #8]
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d002      	beq.n	800a8f6 <HAL_UART_Receive_DMA+0x26>
 800a8f0:	88fb      	ldrh	r3, [r7, #6]
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d101      	bne.n	800a8fa <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800a8f6:	2301      	movs	r3, #1
 800a8f8:	e016      	b.n	800a928 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a900:	2b01      	cmp	r3, #1
 800a902:	d101      	bne.n	800a908 <HAL_UART_Receive_DMA+0x38>
 800a904:	2302      	movs	r3, #2
 800a906:	e00f      	b.n	800a928 <HAL_UART_Receive_DMA+0x58>
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	2201      	movs	r2, #1
 800a90c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	2200      	movs	r2, #0
 800a914:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800a916:	88fb      	ldrh	r3, [r7, #6]
 800a918:	461a      	mov	r2, r3
 800a91a:	68b9      	ldr	r1, [r7, #8]
 800a91c:	68f8      	ldr	r0, [r7, #12]
 800a91e:	f000 fc13 	bl	800b148 <UART_Start_Receive_DMA>
 800a922:	4603      	mov	r3, r0
 800a924:	e000      	b.n	800a928 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800a926:	2302      	movs	r3, #2
  }
}
 800a928:	4618      	mov	r0, r3
 800a92a:	3710      	adds	r7, #16
 800a92c:	46bd      	mov	sp, r7
 800a92e:	bd80      	pop	{r7, pc}

0800a930 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a930:	b580      	push	{r7, lr}
 800a932:	b0ba      	sub	sp, #232	; 0xe8
 800a934:	af00      	add	r7, sp, #0
 800a936:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	68db      	ldr	r3, [r3, #12]
 800a948:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	695b      	ldr	r3, [r3, #20]
 800a952:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800a956:	2300      	movs	r3, #0
 800a958:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800a95c:	2300      	movs	r3, #0
 800a95e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a962:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a966:	f003 030f 	and.w	r3, r3, #15
 800a96a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800a96e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a972:	2b00      	cmp	r3, #0
 800a974:	d10f      	bne.n	800a996 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a976:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a97a:	f003 0320 	and.w	r3, r3, #32
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d009      	beq.n	800a996 <HAL_UART_IRQHandler+0x66>
 800a982:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a986:	f003 0320 	and.w	r3, r3, #32
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d003      	beq.n	800a996 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a98e:	6878      	ldr	r0, [r7, #4]
 800a990:	f000 fd7f 	bl	800b492 <UART_Receive_IT>
      return;
 800a994:	e256      	b.n	800ae44 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a996:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	f000 80de 	beq.w	800ab5c <HAL_UART_IRQHandler+0x22c>
 800a9a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a9a4:	f003 0301 	and.w	r3, r3, #1
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d106      	bne.n	800a9ba <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a9ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a9b0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	f000 80d1 	beq.w	800ab5c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a9ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a9be:	f003 0301 	and.w	r3, r3, #1
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d00b      	beq.n	800a9de <HAL_UART_IRQHandler+0xae>
 800a9c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a9ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d005      	beq.n	800a9de <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9d6:	f043 0201 	orr.w	r2, r3, #1
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a9de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a9e2:	f003 0304 	and.w	r3, r3, #4
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d00b      	beq.n	800aa02 <HAL_UART_IRQHandler+0xd2>
 800a9ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a9ee:	f003 0301 	and.w	r3, r3, #1
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d005      	beq.n	800aa02 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9fa:	f043 0202 	orr.w	r2, r3, #2
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800aa02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aa06:	f003 0302 	and.w	r3, r3, #2
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d00b      	beq.n	800aa26 <HAL_UART_IRQHandler+0xf6>
 800aa0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800aa12:	f003 0301 	and.w	r3, r3, #1
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d005      	beq.n	800aa26 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa1e:	f043 0204 	orr.w	r2, r3, #4
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800aa26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aa2a:	f003 0308 	and.w	r3, r3, #8
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d011      	beq.n	800aa56 <HAL_UART_IRQHandler+0x126>
 800aa32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aa36:	f003 0320 	and.w	r3, r3, #32
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d105      	bne.n	800aa4a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800aa3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800aa42:	f003 0301 	and.w	r3, r3, #1
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d005      	beq.n	800aa56 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa4e:	f043 0208 	orr.w	r2, r3, #8
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	f000 81ed 	beq.w	800ae3a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800aa60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aa64:	f003 0320 	and.w	r3, r3, #32
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d008      	beq.n	800aa7e <HAL_UART_IRQHandler+0x14e>
 800aa6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aa70:	f003 0320 	and.w	r3, r3, #32
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d002      	beq.n	800aa7e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800aa78:	6878      	ldr	r0, [r7, #4]
 800aa7a:	f000 fd0a 	bl	800b492 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	695b      	ldr	r3, [r3, #20]
 800aa84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa88:	2b40      	cmp	r3, #64	; 0x40
 800aa8a:	bf0c      	ite	eq
 800aa8c:	2301      	moveq	r3, #1
 800aa8e:	2300      	movne	r3, #0
 800aa90:	b2db      	uxtb	r3, r3
 800aa92:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa9a:	f003 0308 	and.w	r3, r3, #8
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d103      	bne.n	800aaaa <HAL_UART_IRQHandler+0x17a>
 800aaa2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d04f      	beq.n	800ab4a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800aaaa:	6878      	ldr	r0, [r7, #4]
 800aaac:	f000 fc12 	bl	800b2d4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	695b      	ldr	r3, [r3, #20]
 800aab6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aaba:	2b40      	cmp	r3, #64	; 0x40
 800aabc:	d141      	bne.n	800ab42 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	3314      	adds	r3, #20
 800aac4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aac8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800aacc:	e853 3f00 	ldrex	r3, [r3]
 800aad0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800aad4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800aad8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aadc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	3314      	adds	r3, #20
 800aae6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800aaea:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800aaee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaf2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800aaf6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800aafa:	e841 2300 	strex	r3, r2, [r1]
 800aafe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800ab02:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d1d9      	bne.n	800aabe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d013      	beq.n	800ab3a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab16:	4a7d      	ldr	r2, [pc, #500]	; (800ad0c <HAL_UART_IRQHandler+0x3dc>)
 800ab18:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab1e:	4618      	mov	r0, r3
 800ab20:	f7fb f974 	bl	8005e0c <HAL_DMA_Abort_IT>
 800ab24:	4603      	mov	r3, r0
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d016      	beq.n	800ab58 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ab30:	687a      	ldr	r2, [r7, #4]
 800ab32:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800ab34:	4610      	mov	r0, r2
 800ab36:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab38:	e00e      	b.n	800ab58 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ab3a:	6878      	ldr	r0, [r7, #4]
 800ab3c:	f000 f99a 	bl	800ae74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab40:	e00a      	b.n	800ab58 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ab42:	6878      	ldr	r0, [r7, #4]
 800ab44:	f000 f996 	bl	800ae74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab48:	e006      	b.n	800ab58 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ab4a:	6878      	ldr	r0, [r7, #4]
 800ab4c:	f000 f992 	bl	800ae74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	2200      	movs	r2, #0
 800ab54:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800ab56:	e170      	b.n	800ae3a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab58:	bf00      	nop
    return;
 800ab5a:	e16e      	b.n	800ae3a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab60:	2b01      	cmp	r3, #1
 800ab62:	f040 814a 	bne.w	800adfa <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800ab66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ab6a:	f003 0310 	and.w	r3, r3, #16
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	f000 8143 	beq.w	800adfa <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800ab74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ab78:	f003 0310 	and.w	r3, r3, #16
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	f000 813c 	beq.w	800adfa <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ab82:	2300      	movs	r3, #0
 800ab84:	60bb      	str	r3, [r7, #8]
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	60bb      	str	r3, [r7, #8]
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	685b      	ldr	r3, [r3, #4]
 800ab94:	60bb      	str	r3, [r7, #8]
 800ab96:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	695b      	ldr	r3, [r3, #20]
 800ab9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aba2:	2b40      	cmp	r3, #64	; 0x40
 800aba4:	f040 80b4 	bne.w	800ad10 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	685b      	ldr	r3, [r3, #4]
 800abb0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800abb4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800abb8:	2b00      	cmp	r3, #0
 800abba:	f000 8140 	beq.w	800ae3e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800abc2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800abc6:	429a      	cmp	r2, r3
 800abc8:	f080 8139 	bcs.w	800ae3e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800abd2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abd8:	69db      	ldr	r3, [r3, #28]
 800abda:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800abde:	f000 8088 	beq.w	800acf2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	330c      	adds	r3, #12
 800abe8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abec:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800abf0:	e853 3f00 	ldrex	r3, [r3]
 800abf4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800abf8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800abfc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ac00:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	330c      	adds	r3, #12
 800ac0a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800ac0e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800ac12:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac16:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800ac1a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800ac1e:	e841 2300 	strex	r3, r2, [r1]
 800ac22:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800ac26:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d1d9      	bne.n	800abe2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	3314      	adds	r3, #20
 800ac34:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac36:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ac38:	e853 3f00 	ldrex	r3, [r3]
 800ac3c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800ac3e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ac40:	f023 0301 	bic.w	r3, r3, #1
 800ac44:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	3314      	adds	r3, #20
 800ac4e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800ac52:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800ac56:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac58:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800ac5a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800ac5e:	e841 2300 	strex	r3, r2, [r1]
 800ac62:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800ac64:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d1e1      	bne.n	800ac2e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	3314      	adds	r3, #20
 800ac70:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac72:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ac74:	e853 3f00 	ldrex	r3, [r3]
 800ac78:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800ac7a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ac7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ac80:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	3314      	adds	r3, #20
 800ac8a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800ac8e:	66fa      	str	r2, [r7, #108]	; 0x6c
 800ac90:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac92:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800ac94:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800ac96:	e841 2300 	strex	r3, r2, [r1]
 800ac9a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800ac9c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d1e3      	bne.n	800ac6a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	2220      	movs	r2, #32
 800aca6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	2200      	movs	r2, #0
 800acae:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	330c      	adds	r3, #12
 800acb6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acb8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800acba:	e853 3f00 	ldrex	r3, [r3]
 800acbe:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800acc0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800acc2:	f023 0310 	bic.w	r3, r3, #16
 800acc6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	330c      	adds	r3, #12
 800acd0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800acd4:	65ba      	str	r2, [r7, #88]	; 0x58
 800acd6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acd8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800acda:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800acdc:	e841 2300 	strex	r3, r2, [r1]
 800ace0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800ace2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d1e3      	bne.n	800acb0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acec:	4618      	mov	r0, r3
 800acee:	f7fb f81d 	bl	8005d2c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800acfa:	b29b      	uxth	r3, r3
 800acfc:	1ad3      	subs	r3, r2, r3
 800acfe:	b29b      	uxth	r3, r3
 800ad00:	4619      	mov	r1, r3
 800ad02:	6878      	ldr	r0, [r7, #4]
 800ad04:	f000 f8c0 	bl	800ae88 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800ad08:	e099      	b.n	800ae3e <HAL_UART_IRQHandler+0x50e>
 800ad0a:	bf00      	nop
 800ad0c:	0800b39b 	.word	0x0800b39b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ad18:	b29b      	uxth	r3, r3
 800ad1a:	1ad3      	subs	r3, r2, r3
 800ad1c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ad24:	b29b      	uxth	r3, r3
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	f000 808b 	beq.w	800ae42 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800ad2c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	f000 8086 	beq.w	800ae42 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	330c      	adds	r3, #12
 800ad3c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad40:	e853 3f00 	ldrex	r3, [r3]
 800ad44:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800ad46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad48:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ad4c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	330c      	adds	r3, #12
 800ad56:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800ad5a:	647a      	str	r2, [r7, #68]	; 0x44
 800ad5c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad5e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ad60:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ad62:	e841 2300 	strex	r3, r2, [r1]
 800ad66:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800ad68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d1e3      	bne.n	800ad36 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	3314      	adds	r3, #20
 800ad74:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad78:	e853 3f00 	ldrex	r3, [r3]
 800ad7c:	623b      	str	r3, [r7, #32]
   return(result);
 800ad7e:	6a3b      	ldr	r3, [r7, #32]
 800ad80:	f023 0301 	bic.w	r3, r3, #1
 800ad84:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	3314      	adds	r3, #20
 800ad8e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800ad92:	633a      	str	r2, [r7, #48]	; 0x30
 800ad94:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad96:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ad98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ad9a:	e841 2300 	strex	r3, r2, [r1]
 800ad9e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ada0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d1e3      	bne.n	800ad6e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	2220      	movs	r2, #32
 800adaa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	2200      	movs	r2, #0
 800adb2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	330c      	adds	r3, #12
 800adba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adbc:	693b      	ldr	r3, [r7, #16]
 800adbe:	e853 3f00 	ldrex	r3, [r3]
 800adc2:	60fb      	str	r3, [r7, #12]
   return(result);
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	f023 0310 	bic.w	r3, r3, #16
 800adca:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	330c      	adds	r3, #12
 800add4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800add8:	61fa      	str	r2, [r7, #28]
 800adda:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800addc:	69b9      	ldr	r1, [r7, #24]
 800adde:	69fa      	ldr	r2, [r7, #28]
 800ade0:	e841 2300 	strex	r3, r2, [r1]
 800ade4:	617b      	str	r3, [r7, #20]
   return(result);
 800ade6:	697b      	ldr	r3, [r7, #20]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d1e3      	bne.n	800adb4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800adec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800adf0:	4619      	mov	r1, r3
 800adf2:	6878      	ldr	r0, [r7, #4]
 800adf4:	f000 f848 	bl	800ae88 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800adf8:	e023      	b.n	800ae42 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800adfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800adfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d009      	beq.n	800ae1a <HAL_UART_IRQHandler+0x4ea>
 800ae06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ae0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d003      	beq.n	800ae1a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800ae12:	6878      	ldr	r0, [r7, #4]
 800ae14:	f000 fad5 	bl	800b3c2 <UART_Transmit_IT>
    return;
 800ae18:	e014      	b.n	800ae44 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800ae1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ae1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d00e      	beq.n	800ae44 <HAL_UART_IRQHandler+0x514>
 800ae26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ae2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d008      	beq.n	800ae44 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800ae32:	6878      	ldr	r0, [r7, #4]
 800ae34:	f000 fb15 	bl	800b462 <UART_EndTransmit_IT>
    return;
 800ae38:	e004      	b.n	800ae44 <HAL_UART_IRQHandler+0x514>
    return;
 800ae3a:	bf00      	nop
 800ae3c:	e002      	b.n	800ae44 <HAL_UART_IRQHandler+0x514>
      return;
 800ae3e:	bf00      	nop
 800ae40:	e000      	b.n	800ae44 <HAL_UART_IRQHandler+0x514>
      return;
 800ae42:	bf00      	nop
  }
}
 800ae44:	37e8      	adds	r7, #232	; 0xe8
 800ae46:	46bd      	mov	sp, r7
 800ae48:	bd80      	pop	{r7, pc}
 800ae4a:	bf00      	nop

0800ae4c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ae4c:	b480      	push	{r7}
 800ae4e:	b083      	sub	sp, #12
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800ae54:	bf00      	nop
 800ae56:	370c      	adds	r7, #12
 800ae58:	46bd      	mov	sp, r7
 800ae5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae5e:	4770      	bx	lr

0800ae60 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ae60:	b480      	push	{r7}
 800ae62:	b083      	sub	sp, #12
 800ae64:	af00      	add	r7, sp, #0
 800ae66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800ae68:	bf00      	nop
 800ae6a:	370c      	adds	r7, #12
 800ae6c:	46bd      	mov	sp, r7
 800ae6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae72:	4770      	bx	lr

0800ae74 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ae74:	b480      	push	{r7}
 800ae76:	b083      	sub	sp, #12
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800ae7c:	bf00      	nop
 800ae7e:	370c      	adds	r7, #12
 800ae80:	46bd      	mov	sp, r7
 800ae82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae86:	4770      	bx	lr

0800ae88 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ae88:	b480      	push	{r7}
 800ae8a:	b083      	sub	sp, #12
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	6078      	str	r0, [r7, #4]
 800ae90:	460b      	mov	r3, r1
 800ae92:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ae94:	bf00      	nop
 800ae96:	370c      	adds	r7, #12
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae9e:	4770      	bx	lr

0800aea0 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800aea0:	b580      	push	{r7, lr}
 800aea2:	b090      	sub	sp, #64	; 0x40
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aeac:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d137      	bne.n	800af2c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800aebc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aebe:	2200      	movs	r2, #0
 800aec0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800aec2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	3314      	adds	r3, #20
 800aec8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aecc:	e853 3f00 	ldrex	r3, [r3]
 800aed0:	623b      	str	r3, [r7, #32]
   return(result);
 800aed2:	6a3b      	ldr	r3, [r7, #32]
 800aed4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800aed8:	63bb      	str	r3, [r7, #56]	; 0x38
 800aeda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	3314      	adds	r3, #20
 800aee0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aee2:	633a      	str	r2, [r7, #48]	; 0x30
 800aee4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aee6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800aee8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800aeea:	e841 2300 	strex	r3, r2, [r1]
 800aeee:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800aef0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d1e5      	bne.n	800aec2 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800aef6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	330c      	adds	r3, #12
 800aefc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aefe:	693b      	ldr	r3, [r7, #16]
 800af00:	e853 3f00 	ldrex	r3, [r3]
 800af04:	60fb      	str	r3, [r7, #12]
   return(result);
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af0c:	637b      	str	r3, [r7, #52]	; 0x34
 800af0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	330c      	adds	r3, #12
 800af14:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800af16:	61fa      	str	r2, [r7, #28]
 800af18:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af1a:	69b9      	ldr	r1, [r7, #24]
 800af1c:	69fa      	ldr	r2, [r7, #28]
 800af1e:	e841 2300 	strex	r3, r2, [r1]
 800af22:	617b      	str	r3, [r7, #20]
   return(result);
 800af24:	697b      	ldr	r3, [r7, #20]
 800af26:	2b00      	cmp	r3, #0
 800af28:	d1e5      	bne.n	800aef6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800af2a:	e002      	b.n	800af32 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800af2c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800af2e:	f7f9 f8ab 	bl	8004088 <HAL_UART_TxCpltCallback>
}
 800af32:	bf00      	nop
 800af34:	3740      	adds	r7, #64	; 0x40
 800af36:	46bd      	mov	sp, r7
 800af38:	bd80      	pop	{r7, pc}

0800af3a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800af3a:	b580      	push	{r7, lr}
 800af3c:	b084      	sub	sp, #16
 800af3e:	af00      	add	r7, sp, #0
 800af40:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af46:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800af48:	68f8      	ldr	r0, [r7, #12]
 800af4a:	f7ff ff7f 	bl	800ae4c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800af4e:	bf00      	nop
 800af50:	3710      	adds	r7, #16
 800af52:	46bd      	mov	sp, r7
 800af54:	bd80      	pop	{r7, pc}

0800af56 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800af56:	b580      	push	{r7, lr}
 800af58:	b09c      	sub	sp, #112	; 0x70
 800af5a:	af00      	add	r7, sp, #0
 800af5c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af62:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d172      	bne.n	800b058 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800af72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800af74:	2200      	movs	r2, #0
 800af76:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800af78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	330c      	adds	r3, #12
 800af7e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800af82:	e853 3f00 	ldrex	r3, [r3]
 800af86:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800af88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800af8a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800af8e:	66bb      	str	r3, [r7, #104]	; 0x68
 800af90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	330c      	adds	r3, #12
 800af96:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800af98:	65ba      	str	r2, [r7, #88]	; 0x58
 800af9a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af9c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800af9e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800afa0:	e841 2300 	strex	r3, r2, [r1]
 800afa4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800afa6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d1e5      	bne.n	800af78 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800afac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	3314      	adds	r3, #20
 800afb2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afb6:	e853 3f00 	ldrex	r3, [r3]
 800afba:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800afbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800afbe:	f023 0301 	bic.w	r3, r3, #1
 800afc2:	667b      	str	r3, [r7, #100]	; 0x64
 800afc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	3314      	adds	r3, #20
 800afca:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800afcc:	647a      	str	r2, [r7, #68]	; 0x44
 800afce:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afd0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800afd2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800afd4:	e841 2300 	strex	r3, r2, [r1]
 800afd8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800afda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d1e5      	bne.n	800afac <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800afe0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	3314      	adds	r3, #20
 800afe6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afea:	e853 3f00 	ldrex	r3, [r3]
 800afee:	623b      	str	r3, [r7, #32]
   return(result);
 800aff0:	6a3b      	ldr	r3, [r7, #32]
 800aff2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aff6:	663b      	str	r3, [r7, #96]	; 0x60
 800aff8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	3314      	adds	r3, #20
 800affe:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800b000:	633a      	str	r2, [r7, #48]	; 0x30
 800b002:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b004:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b006:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b008:	e841 2300 	strex	r3, r2, [r1]
 800b00c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b00e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b010:	2b00      	cmp	r3, #0
 800b012:	d1e5      	bne.n	800afe0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b014:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b016:	2220      	movs	r2, #32
 800b018:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b01c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b01e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b020:	2b01      	cmp	r3, #1
 800b022:	d119      	bne.n	800b058 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b024:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	330c      	adds	r3, #12
 800b02a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b02c:	693b      	ldr	r3, [r7, #16]
 800b02e:	e853 3f00 	ldrex	r3, [r3]
 800b032:	60fb      	str	r3, [r7, #12]
   return(result);
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	f023 0310 	bic.w	r3, r3, #16
 800b03a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b03c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	330c      	adds	r3, #12
 800b042:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b044:	61fa      	str	r2, [r7, #28]
 800b046:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b048:	69b9      	ldr	r1, [r7, #24]
 800b04a:	69fa      	ldr	r2, [r7, #28]
 800b04c:	e841 2300 	strex	r3, r2, [r1]
 800b050:	617b      	str	r3, [r7, #20]
   return(result);
 800b052:	697b      	ldr	r3, [r7, #20]
 800b054:	2b00      	cmp	r3, #0
 800b056:	d1e5      	bne.n	800b024 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b058:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b05a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b05c:	2b01      	cmp	r3, #1
 800b05e:	d106      	bne.n	800b06e <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b060:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b062:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b064:	4619      	mov	r1, r3
 800b066:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800b068:	f7ff ff0e 	bl	800ae88 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b06c:	e002      	b.n	800b074 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800b06e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800b070:	f7f9 f81c 	bl	80040ac <HAL_UART_RxCpltCallback>
}
 800b074:	bf00      	nop
 800b076:	3770      	adds	r7, #112	; 0x70
 800b078:	46bd      	mov	sp, r7
 800b07a:	bd80      	pop	{r7, pc}

0800b07c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b07c:	b580      	push	{r7, lr}
 800b07e:	b084      	sub	sp, #16
 800b080:	af00      	add	r7, sp, #0
 800b082:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b088:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b08e:	2b01      	cmp	r3, #1
 800b090:	d108      	bne.n	800b0a4 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b096:	085b      	lsrs	r3, r3, #1
 800b098:	b29b      	uxth	r3, r3
 800b09a:	4619      	mov	r1, r3
 800b09c:	68f8      	ldr	r0, [r7, #12]
 800b09e:	f7ff fef3 	bl	800ae88 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b0a2:	e002      	b.n	800b0aa <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800b0a4:	68f8      	ldr	r0, [r7, #12]
 800b0a6:	f7ff fedb 	bl	800ae60 <HAL_UART_RxHalfCpltCallback>
}
 800b0aa:	bf00      	nop
 800b0ac:	3710      	adds	r7, #16
 800b0ae:	46bd      	mov	sp, r7
 800b0b0:	bd80      	pop	{r7, pc}

0800b0b2 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b0b2:	b580      	push	{r7, lr}
 800b0b4:	b084      	sub	sp, #16
 800b0b6:	af00      	add	r7, sp, #0
 800b0b8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800b0ba:	2300      	movs	r3, #0
 800b0bc:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0c2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800b0c4:	68bb      	ldr	r3, [r7, #8]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	695b      	ldr	r3, [r3, #20]
 800b0ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b0ce:	2b80      	cmp	r3, #128	; 0x80
 800b0d0:	bf0c      	ite	eq
 800b0d2:	2301      	moveq	r3, #1
 800b0d4:	2300      	movne	r3, #0
 800b0d6:	b2db      	uxtb	r3, r3
 800b0d8:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800b0da:	68bb      	ldr	r3, [r7, #8]
 800b0dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b0e0:	b2db      	uxtb	r3, r3
 800b0e2:	2b21      	cmp	r3, #33	; 0x21
 800b0e4:	d108      	bne.n	800b0f8 <UART_DMAError+0x46>
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d005      	beq.n	800b0f8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800b0ec:	68bb      	ldr	r3, [r7, #8]
 800b0ee:	2200      	movs	r2, #0
 800b0f0:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800b0f2:	68b8      	ldr	r0, [r7, #8]
 800b0f4:	f000 f8c6 	bl	800b284 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b0f8:	68bb      	ldr	r3, [r7, #8]
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	695b      	ldr	r3, [r3, #20]
 800b0fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b102:	2b40      	cmp	r3, #64	; 0x40
 800b104:	bf0c      	ite	eq
 800b106:	2301      	moveq	r3, #1
 800b108:	2300      	movne	r3, #0
 800b10a:	b2db      	uxtb	r3, r3
 800b10c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800b10e:	68bb      	ldr	r3, [r7, #8]
 800b110:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b114:	b2db      	uxtb	r3, r3
 800b116:	2b22      	cmp	r3, #34	; 0x22
 800b118:	d108      	bne.n	800b12c <UART_DMAError+0x7a>
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d005      	beq.n	800b12c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800b120:	68bb      	ldr	r3, [r7, #8]
 800b122:	2200      	movs	r2, #0
 800b124:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800b126:	68b8      	ldr	r0, [r7, #8]
 800b128:	f000 f8d4 	bl	800b2d4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b12c:	68bb      	ldr	r3, [r7, #8]
 800b12e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b130:	f043 0210 	orr.w	r2, r3, #16
 800b134:	68bb      	ldr	r3, [r7, #8]
 800b136:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b138:	68b8      	ldr	r0, [r7, #8]
 800b13a:	f7ff fe9b 	bl	800ae74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b13e:	bf00      	nop
 800b140:	3710      	adds	r7, #16
 800b142:	46bd      	mov	sp, r7
 800b144:	bd80      	pop	{r7, pc}
	...

0800b148 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b148:	b580      	push	{r7, lr}
 800b14a:	b098      	sub	sp, #96	; 0x60
 800b14c:	af00      	add	r7, sp, #0
 800b14e:	60f8      	str	r0, [r7, #12]
 800b150:	60b9      	str	r1, [r7, #8]
 800b152:	4613      	mov	r3, r2
 800b154:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800b156:	68ba      	ldr	r2, [r7, #8]
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	88fa      	ldrh	r2, [r7, #6]
 800b160:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	2200      	movs	r2, #0
 800b166:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	2222      	movs	r2, #34	; 0x22
 800b16c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b174:	4a40      	ldr	r2, [pc, #256]	; (800b278 <UART_Start_Receive_DMA+0x130>)
 800b176:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b17c:	4a3f      	ldr	r2, [pc, #252]	; (800b27c <UART_Start_Receive_DMA+0x134>)
 800b17e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b184:	4a3e      	ldr	r2, [pc, #248]	; (800b280 <UART_Start_Receive_DMA+0x138>)
 800b186:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b18c:	2200      	movs	r2, #0
 800b18e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800b190:	f107 0308 	add.w	r3, r7, #8
 800b194:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	3304      	adds	r3, #4
 800b1a0:	4619      	mov	r1, r3
 800b1a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b1a4:	681a      	ldr	r2, [r3, #0]
 800b1a6:	88fb      	ldrh	r3, [r7, #6]
 800b1a8:	f7fa fd68 	bl	8005c7c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	613b      	str	r3, [r7, #16]
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	613b      	str	r3, [r7, #16]
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	685b      	ldr	r3, [r3, #4]
 800b1be:	613b      	str	r3, [r7, #16]
 800b1c0:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	2200      	movs	r2, #0
 800b1c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	691b      	ldr	r3, [r3, #16]
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d019      	beq.n	800b206 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	330c      	adds	r3, #12
 800b1d8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b1dc:	e853 3f00 	ldrex	r3, [r3]
 800b1e0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800b1e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b1e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b1e8:	65bb      	str	r3, [r7, #88]	; 0x58
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	330c      	adds	r3, #12
 800b1f0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b1f2:	64fa      	str	r2, [r7, #76]	; 0x4c
 800b1f4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1f6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800b1f8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b1fa:	e841 2300 	strex	r3, r2, [r1]
 800b1fe:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800b200:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b202:	2b00      	cmp	r3, #0
 800b204:	d1e5      	bne.n	800b1d2 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	3314      	adds	r3, #20
 800b20c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b20e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b210:	e853 3f00 	ldrex	r3, [r3]
 800b214:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b216:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b218:	f043 0301 	orr.w	r3, r3, #1
 800b21c:	657b      	str	r3, [r7, #84]	; 0x54
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	3314      	adds	r3, #20
 800b224:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b226:	63ba      	str	r2, [r7, #56]	; 0x38
 800b228:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b22a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b22c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b22e:	e841 2300 	strex	r3, r2, [r1]
 800b232:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b236:	2b00      	cmp	r3, #0
 800b238:	d1e5      	bne.n	800b206 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	3314      	adds	r3, #20
 800b240:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b242:	69bb      	ldr	r3, [r7, #24]
 800b244:	e853 3f00 	ldrex	r3, [r3]
 800b248:	617b      	str	r3, [r7, #20]
   return(result);
 800b24a:	697b      	ldr	r3, [r7, #20]
 800b24c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b250:	653b      	str	r3, [r7, #80]	; 0x50
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	3314      	adds	r3, #20
 800b258:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b25a:	627a      	str	r2, [r7, #36]	; 0x24
 800b25c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b25e:	6a39      	ldr	r1, [r7, #32]
 800b260:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b262:	e841 2300 	strex	r3, r2, [r1]
 800b266:	61fb      	str	r3, [r7, #28]
   return(result);
 800b268:	69fb      	ldr	r3, [r7, #28]
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d1e5      	bne.n	800b23a <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800b26e:	2300      	movs	r3, #0
}
 800b270:	4618      	mov	r0, r3
 800b272:	3760      	adds	r7, #96	; 0x60
 800b274:	46bd      	mov	sp, r7
 800b276:	bd80      	pop	{r7, pc}
 800b278:	0800af57 	.word	0x0800af57
 800b27c:	0800b07d 	.word	0x0800b07d
 800b280:	0800b0b3 	.word	0x0800b0b3

0800b284 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b284:	b480      	push	{r7}
 800b286:	b089      	sub	sp, #36	; 0x24
 800b288:	af00      	add	r7, sp, #0
 800b28a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	330c      	adds	r3, #12
 800b292:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	e853 3f00 	ldrex	r3, [r3]
 800b29a:	60bb      	str	r3, [r7, #8]
   return(result);
 800b29c:	68bb      	ldr	r3, [r7, #8]
 800b29e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800b2a2:	61fb      	str	r3, [r7, #28]
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	330c      	adds	r3, #12
 800b2aa:	69fa      	ldr	r2, [r7, #28]
 800b2ac:	61ba      	str	r2, [r7, #24]
 800b2ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2b0:	6979      	ldr	r1, [r7, #20]
 800b2b2:	69ba      	ldr	r2, [r7, #24]
 800b2b4:	e841 2300 	strex	r3, r2, [r1]
 800b2b8:	613b      	str	r3, [r7, #16]
   return(result);
 800b2ba:	693b      	ldr	r3, [r7, #16]
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d1e5      	bne.n	800b28c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	2220      	movs	r2, #32
 800b2c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800b2c8:	bf00      	nop
 800b2ca:	3724      	adds	r7, #36	; 0x24
 800b2cc:	46bd      	mov	sp, r7
 800b2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d2:	4770      	bx	lr

0800b2d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b2d4:	b480      	push	{r7}
 800b2d6:	b095      	sub	sp, #84	; 0x54
 800b2d8:	af00      	add	r7, sp, #0
 800b2da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	330c      	adds	r3, #12
 800b2e2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b2e6:	e853 3f00 	ldrex	r3, [r3]
 800b2ea:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b2ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2ee:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b2f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	330c      	adds	r3, #12
 800b2fa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b2fc:	643a      	str	r2, [r7, #64]	; 0x40
 800b2fe:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b300:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b302:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b304:	e841 2300 	strex	r3, r2, [r1]
 800b308:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b30a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d1e5      	bne.n	800b2dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	3314      	adds	r3, #20
 800b316:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b318:	6a3b      	ldr	r3, [r7, #32]
 800b31a:	e853 3f00 	ldrex	r3, [r3]
 800b31e:	61fb      	str	r3, [r7, #28]
   return(result);
 800b320:	69fb      	ldr	r3, [r7, #28]
 800b322:	f023 0301 	bic.w	r3, r3, #1
 800b326:	64bb      	str	r3, [r7, #72]	; 0x48
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	3314      	adds	r3, #20
 800b32e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b330:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b332:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b334:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b336:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b338:	e841 2300 	strex	r3, r2, [r1]
 800b33c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b33e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b340:	2b00      	cmp	r3, #0
 800b342:	d1e5      	bne.n	800b310 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b348:	2b01      	cmp	r3, #1
 800b34a:	d119      	bne.n	800b380 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	330c      	adds	r3, #12
 800b352:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	e853 3f00 	ldrex	r3, [r3]
 800b35a:	60bb      	str	r3, [r7, #8]
   return(result);
 800b35c:	68bb      	ldr	r3, [r7, #8]
 800b35e:	f023 0310 	bic.w	r3, r3, #16
 800b362:	647b      	str	r3, [r7, #68]	; 0x44
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	330c      	adds	r3, #12
 800b36a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b36c:	61ba      	str	r2, [r7, #24]
 800b36e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b370:	6979      	ldr	r1, [r7, #20]
 800b372:	69ba      	ldr	r2, [r7, #24]
 800b374:	e841 2300 	strex	r3, r2, [r1]
 800b378:	613b      	str	r3, [r7, #16]
   return(result);
 800b37a:	693b      	ldr	r3, [r7, #16]
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d1e5      	bne.n	800b34c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	2220      	movs	r2, #32
 800b384:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	2200      	movs	r2, #0
 800b38c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800b38e:	bf00      	nop
 800b390:	3754      	adds	r7, #84	; 0x54
 800b392:	46bd      	mov	sp, r7
 800b394:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b398:	4770      	bx	lr

0800b39a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b39a:	b580      	push	{r7, lr}
 800b39c:	b084      	sub	sp, #16
 800b39e:	af00      	add	r7, sp, #0
 800b3a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3a6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	2200      	movs	r2, #0
 800b3ac:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	2200      	movs	r2, #0
 800b3b2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b3b4:	68f8      	ldr	r0, [r7, #12]
 800b3b6:	f7ff fd5d 	bl	800ae74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b3ba:	bf00      	nop
 800b3bc:	3710      	adds	r7, #16
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	bd80      	pop	{r7, pc}

0800b3c2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b3c2:	b480      	push	{r7}
 800b3c4:	b085      	sub	sp, #20
 800b3c6:	af00      	add	r7, sp, #0
 800b3c8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b3d0:	b2db      	uxtb	r3, r3
 800b3d2:	2b21      	cmp	r3, #33	; 0x21
 800b3d4:	d13e      	bne.n	800b454 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	689b      	ldr	r3, [r3, #8]
 800b3da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b3de:	d114      	bne.n	800b40a <UART_Transmit_IT+0x48>
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	691b      	ldr	r3, [r3, #16]
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d110      	bne.n	800b40a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	6a1b      	ldr	r3, [r3, #32]
 800b3ec:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	881b      	ldrh	r3, [r3, #0]
 800b3f2:	461a      	mov	r2, r3
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b3fc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	6a1b      	ldr	r3, [r3, #32]
 800b402:	1c9a      	adds	r2, r3, #2
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	621a      	str	r2, [r3, #32]
 800b408:	e008      	b.n	800b41c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	6a1b      	ldr	r3, [r3, #32]
 800b40e:	1c59      	adds	r1, r3, #1
 800b410:	687a      	ldr	r2, [r7, #4]
 800b412:	6211      	str	r1, [r2, #32]
 800b414:	781a      	ldrb	r2, [r3, #0]
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b420:	b29b      	uxth	r3, r3
 800b422:	3b01      	subs	r3, #1
 800b424:	b29b      	uxth	r3, r3
 800b426:	687a      	ldr	r2, [r7, #4]
 800b428:	4619      	mov	r1, r3
 800b42a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d10f      	bne.n	800b450 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	68da      	ldr	r2, [r3, #12]
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b43e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	68da      	ldr	r2, [r3, #12]
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b44e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b450:	2300      	movs	r3, #0
 800b452:	e000      	b.n	800b456 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b454:	2302      	movs	r3, #2
  }
}
 800b456:	4618      	mov	r0, r3
 800b458:	3714      	adds	r7, #20
 800b45a:	46bd      	mov	sp, r7
 800b45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b460:	4770      	bx	lr

0800b462 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b462:	b580      	push	{r7, lr}
 800b464:	b082      	sub	sp, #8
 800b466:	af00      	add	r7, sp, #0
 800b468:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	68da      	ldr	r2, [r3, #12]
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b478:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	2220      	movs	r2, #32
 800b47e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b482:	6878      	ldr	r0, [r7, #4]
 800b484:	f7f8 fe00 	bl	8004088 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b488:	2300      	movs	r3, #0
}
 800b48a:	4618      	mov	r0, r3
 800b48c:	3708      	adds	r7, #8
 800b48e:	46bd      	mov	sp, r7
 800b490:	bd80      	pop	{r7, pc}

0800b492 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b492:	b580      	push	{r7, lr}
 800b494:	b08c      	sub	sp, #48	; 0x30
 800b496:	af00      	add	r7, sp, #0
 800b498:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b4a0:	b2db      	uxtb	r3, r3
 800b4a2:	2b22      	cmp	r3, #34	; 0x22
 800b4a4:	f040 80ab 	bne.w	800b5fe <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	689b      	ldr	r3, [r3, #8]
 800b4ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b4b0:	d117      	bne.n	800b4e2 <UART_Receive_IT+0x50>
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	691b      	ldr	r3, [r3, #16]
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d113      	bne.n	800b4e2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800b4ba:	2300      	movs	r3, #0
 800b4bc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b4c2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	685b      	ldr	r3, [r3, #4]
 800b4ca:	b29b      	uxth	r3, r3
 800b4cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b4d0:	b29a      	uxth	r2, r3
 800b4d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4d4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b4da:	1c9a      	adds	r2, r3, #2
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	629a      	str	r2, [r3, #40]	; 0x28
 800b4e0:	e026      	b.n	800b530 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b4e6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800b4e8:	2300      	movs	r3, #0
 800b4ea:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	689b      	ldr	r3, [r3, #8]
 800b4f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b4f4:	d007      	beq.n	800b506 <UART_Receive_IT+0x74>
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	689b      	ldr	r3, [r3, #8]
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d10a      	bne.n	800b514 <UART_Receive_IT+0x82>
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	691b      	ldr	r3, [r3, #16]
 800b502:	2b00      	cmp	r3, #0
 800b504:	d106      	bne.n	800b514 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	685b      	ldr	r3, [r3, #4]
 800b50c:	b2da      	uxtb	r2, r3
 800b50e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b510:	701a      	strb	r2, [r3, #0]
 800b512:	e008      	b.n	800b526 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	685b      	ldr	r3, [r3, #4]
 800b51a:	b2db      	uxtb	r3, r3
 800b51c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b520:	b2da      	uxtb	r2, r3
 800b522:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b524:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b52a:	1c5a      	adds	r2, r3, #1
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b534:	b29b      	uxth	r3, r3
 800b536:	3b01      	subs	r3, #1
 800b538:	b29b      	uxth	r3, r3
 800b53a:	687a      	ldr	r2, [r7, #4]
 800b53c:	4619      	mov	r1, r3
 800b53e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800b540:	2b00      	cmp	r3, #0
 800b542:	d15a      	bne.n	800b5fa <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	68da      	ldr	r2, [r3, #12]
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	f022 0220 	bic.w	r2, r2, #32
 800b552:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	68da      	ldr	r2, [r3, #12]
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b562:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	695a      	ldr	r2, [r3, #20]
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	f022 0201 	bic.w	r2, r2, #1
 800b572:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	2220      	movs	r2, #32
 800b578:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b580:	2b01      	cmp	r3, #1
 800b582:	d135      	bne.n	800b5f0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	2200      	movs	r2, #0
 800b588:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	330c      	adds	r3, #12
 800b590:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b592:	697b      	ldr	r3, [r7, #20]
 800b594:	e853 3f00 	ldrex	r3, [r3]
 800b598:	613b      	str	r3, [r7, #16]
   return(result);
 800b59a:	693b      	ldr	r3, [r7, #16]
 800b59c:	f023 0310 	bic.w	r3, r3, #16
 800b5a0:	627b      	str	r3, [r7, #36]	; 0x24
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	330c      	adds	r3, #12
 800b5a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b5aa:	623a      	str	r2, [r7, #32]
 800b5ac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5ae:	69f9      	ldr	r1, [r7, #28]
 800b5b0:	6a3a      	ldr	r2, [r7, #32]
 800b5b2:	e841 2300 	strex	r3, r2, [r1]
 800b5b6:	61bb      	str	r3, [r7, #24]
   return(result);
 800b5b8:	69bb      	ldr	r3, [r7, #24]
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d1e5      	bne.n	800b58a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	f003 0310 	and.w	r3, r3, #16
 800b5c8:	2b10      	cmp	r3, #16
 800b5ca:	d10a      	bne.n	800b5e2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	60fb      	str	r3, [r7, #12]
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	60fb      	str	r3, [r7, #12]
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	685b      	ldr	r3, [r3, #4]
 800b5de:	60fb      	str	r3, [r7, #12]
 800b5e0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b5e6:	4619      	mov	r1, r3
 800b5e8:	6878      	ldr	r0, [r7, #4]
 800b5ea:	f7ff fc4d 	bl	800ae88 <HAL_UARTEx_RxEventCallback>
 800b5ee:	e002      	b.n	800b5f6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800b5f0:	6878      	ldr	r0, [r7, #4]
 800b5f2:	f7f8 fd5b 	bl	80040ac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b5f6:	2300      	movs	r3, #0
 800b5f8:	e002      	b.n	800b600 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	e000      	b.n	800b600 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800b5fe:	2302      	movs	r3, #2
  }
}
 800b600:	4618      	mov	r0, r3
 800b602:	3730      	adds	r7, #48	; 0x30
 800b604:	46bd      	mov	sp, r7
 800b606:	bd80      	pop	{r7, pc}

0800b608 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b608:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b60c:	b0c0      	sub	sp, #256	; 0x100
 800b60e:	af00      	add	r7, sp, #0
 800b610:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	691b      	ldr	r3, [r3, #16]
 800b61c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800b620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b624:	68d9      	ldr	r1, [r3, #12]
 800b626:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b62a:	681a      	ldr	r2, [r3, #0]
 800b62c:	ea40 0301 	orr.w	r3, r0, r1
 800b630:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b632:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b636:	689a      	ldr	r2, [r3, #8]
 800b638:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b63c:	691b      	ldr	r3, [r3, #16]
 800b63e:	431a      	orrs	r2, r3
 800b640:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b644:	695b      	ldr	r3, [r3, #20]
 800b646:	431a      	orrs	r2, r3
 800b648:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b64c:	69db      	ldr	r3, [r3, #28]
 800b64e:	4313      	orrs	r3, r2
 800b650:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b654:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	68db      	ldr	r3, [r3, #12]
 800b65c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800b660:	f021 010c 	bic.w	r1, r1, #12
 800b664:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b668:	681a      	ldr	r2, [r3, #0]
 800b66a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800b66e:	430b      	orrs	r3, r1
 800b670:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b672:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	695b      	ldr	r3, [r3, #20]
 800b67a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800b67e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b682:	6999      	ldr	r1, [r3, #24]
 800b684:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b688:	681a      	ldr	r2, [r3, #0]
 800b68a:	ea40 0301 	orr.w	r3, r0, r1
 800b68e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b690:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b694:	681a      	ldr	r2, [r3, #0]
 800b696:	4b8f      	ldr	r3, [pc, #572]	; (800b8d4 <UART_SetConfig+0x2cc>)
 800b698:	429a      	cmp	r2, r3
 800b69a:	d005      	beq.n	800b6a8 <UART_SetConfig+0xa0>
 800b69c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b6a0:	681a      	ldr	r2, [r3, #0]
 800b6a2:	4b8d      	ldr	r3, [pc, #564]	; (800b8d8 <UART_SetConfig+0x2d0>)
 800b6a4:	429a      	cmp	r2, r3
 800b6a6:	d104      	bne.n	800b6b2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b6a8:	f7fd fe96 	bl	80093d8 <HAL_RCC_GetPCLK2Freq>
 800b6ac:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800b6b0:	e003      	b.n	800b6ba <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b6b2:	f7fd fe7d 	bl	80093b0 <HAL_RCC_GetPCLK1Freq>
 800b6b6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b6ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b6be:	69db      	ldr	r3, [r3, #28]
 800b6c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b6c4:	f040 810c 	bne.w	800b8e0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b6c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b6cc:	2200      	movs	r2, #0
 800b6ce:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b6d2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800b6d6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800b6da:	4622      	mov	r2, r4
 800b6dc:	462b      	mov	r3, r5
 800b6de:	1891      	adds	r1, r2, r2
 800b6e0:	65b9      	str	r1, [r7, #88]	; 0x58
 800b6e2:	415b      	adcs	r3, r3
 800b6e4:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b6e6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800b6ea:	4621      	mov	r1, r4
 800b6ec:	eb12 0801 	adds.w	r8, r2, r1
 800b6f0:	4629      	mov	r1, r5
 800b6f2:	eb43 0901 	adc.w	r9, r3, r1
 800b6f6:	f04f 0200 	mov.w	r2, #0
 800b6fa:	f04f 0300 	mov.w	r3, #0
 800b6fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b702:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b706:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b70a:	4690      	mov	r8, r2
 800b70c:	4699      	mov	r9, r3
 800b70e:	4623      	mov	r3, r4
 800b710:	eb18 0303 	adds.w	r3, r8, r3
 800b714:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b718:	462b      	mov	r3, r5
 800b71a:	eb49 0303 	adc.w	r3, r9, r3
 800b71e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b722:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b726:	685b      	ldr	r3, [r3, #4]
 800b728:	2200      	movs	r2, #0
 800b72a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b72e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800b732:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800b736:	460b      	mov	r3, r1
 800b738:	18db      	adds	r3, r3, r3
 800b73a:	653b      	str	r3, [r7, #80]	; 0x50
 800b73c:	4613      	mov	r3, r2
 800b73e:	eb42 0303 	adc.w	r3, r2, r3
 800b742:	657b      	str	r3, [r7, #84]	; 0x54
 800b744:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800b748:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800b74c:	f7f5 fa84 	bl	8000c58 <__aeabi_uldivmod>
 800b750:	4602      	mov	r2, r0
 800b752:	460b      	mov	r3, r1
 800b754:	4b61      	ldr	r3, [pc, #388]	; (800b8dc <UART_SetConfig+0x2d4>)
 800b756:	fba3 2302 	umull	r2, r3, r3, r2
 800b75a:	095b      	lsrs	r3, r3, #5
 800b75c:	011c      	lsls	r4, r3, #4
 800b75e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b762:	2200      	movs	r2, #0
 800b764:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b768:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800b76c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800b770:	4642      	mov	r2, r8
 800b772:	464b      	mov	r3, r9
 800b774:	1891      	adds	r1, r2, r2
 800b776:	64b9      	str	r1, [r7, #72]	; 0x48
 800b778:	415b      	adcs	r3, r3
 800b77a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b77c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800b780:	4641      	mov	r1, r8
 800b782:	eb12 0a01 	adds.w	sl, r2, r1
 800b786:	4649      	mov	r1, r9
 800b788:	eb43 0b01 	adc.w	fp, r3, r1
 800b78c:	f04f 0200 	mov.w	r2, #0
 800b790:	f04f 0300 	mov.w	r3, #0
 800b794:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b798:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b79c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b7a0:	4692      	mov	sl, r2
 800b7a2:	469b      	mov	fp, r3
 800b7a4:	4643      	mov	r3, r8
 800b7a6:	eb1a 0303 	adds.w	r3, sl, r3
 800b7aa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b7ae:	464b      	mov	r3, r9
 800b7b0:	eb4b 0303 	adc.w	r3, fp, r3
 800b7b4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b7b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b7bc:	685b      	ldr	r3, [r3, #4]
 800b7be:	2200      	movs	r2, #0
 800b7c0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b7c4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800b7c8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800b7cc:	460b      	mov	r3, r1
 800b7ce:	18db      	adds	r3, r3, r3
 800b7d0:	643b      	str	r3, [r7, #64]	; 0x40
 800b7d2:	4613      	mov	r3, r2
 800b7d4:	eb42 0303 	adc.w	r3, r2, r3
 800b7d8:	647b      	str	r3, [r7, #68]	; 0x44
 800b7da:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800b7de:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800b7e2:	f7f5 fa39 	bl	8000c58 <__aeabi_uldivmod>
 800b7e6:	4602      	mov	r2, r0
 800b7e8:	460b      	mov	r3, r1
 800b7ea:	4611      	mov	r1, r2
 800b7ec:	4b3b      	ldr	r3, [pc, #236]	; (800b8dc <UART_SetConfig+0x2d4>)
 800b7ee:	fba3 2301 	umull	r2, r3, r3, r1
 800b7f2:	095b      	lsrs	r3, r3, #5
 800b7f4:	2264      	movs	r2, #100	; 0x64
 800b7f6:	fb02 f303 	mul.w	r3, r2, r3
 800b7fa:	1acb      	subs	r3, r1, r3
 800b7fc:	00db      	lsls	r3, r3, #3
 800b7fe:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800b802:	4b36      	ldr	r3, [pc, #216]	; (800b8dc <UART_SetConfig+0x2d4>)
 800b804:	fba3 2302 	umull	r2, r3, r3, r2
 800b808:	095b      	lsrs	r3, r3, #5
 800b80a:	005b      	lsls	r3, r3, #1
 800b80c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b810:	441c      	add	r4, r3
 800b812:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b816:	2200      	movs	r2, #0
 800b818:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b81c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800b820:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800b824:	4642      	mov	r2, r8
 800b826:	464b      	mov	r3, r9
 800b828:	1891      	adds	r1, r2, r2
 800b82a:	63b9      	str	r1, [r7, #56]	; 0x38
 800b82c:	415b      	adcs	r3, r3
 800b82e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b830:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800b834:	4641      	mov	r1, r8
 800b836:	1851      	adds	r1, r2, r1
 800b838:	6339      	str	r1, [r7, #48]	; 0x30
 800b83a:	4649      	mov	r1, r9
 800b83c:	414b      	adcs	r3, r1
 800b83e:	637b      	str	r3, [r7, #52]	; 0x34
 800b840:	f04f 0200 	mov.w	r2, #0
 800b844:	f04f 0300 	mov.w	r3, #0
 800b848:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800b84c:	4659      	mov	r1, fp
 800b84e:	00cb      	lsls	r3, r1, #3
 800b850:	4651      	mov	r1, sl
 800b852:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b856:	4651      	mov	r1, sl
 800b858:	00ca      	lsls	r2, r1, #3
 800b85a:	4610      	mov	r0, r2
 800b85c:	4619      	mov	r1, r3
 800b85e:	4603      	mov	r3, r0
 800b860:	4642      	mov	r2, r8
 800b862:	189b      	adds	r3, r3, r2
 800b864:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b868:	464b      	mov	r3, r9
 800b86a:	460a      	mov	r2, r1
 800b86c:	eb42 0303 	adc.w	r3, r2, r3
 800b870:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b878:	685b      	ldr	r3, [r3, #4]
 800b87a:	2200      	movs	r2, #0
 800b87c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b880:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800b884:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800b888:	460b      	mov	r3, r1
 800b88a:	18db      	adds	r3, r3, r3
 800b88c:	62bb      	str	r3, [r7, #40]	; 0x28
 800b88e:	4613      	mov	r3, r2
 800b890:	eb42 0303 	adc.w	r3, r2, r3
 800b894:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b896:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b89a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800b89e:	f7f5 f9db 	bl	8000c58 <__aeabi_uldivmod>
 800b8a2:	4602      	mov	r2, r0
 800b8a4:	460b      	mov	r3, r1
 800b8a6:	4b0d      	ldr	r3, [pc, #52]	; (800b8dc <UART_SetConfig+0x2d4>)
 800b8a8:	fba3 1302 	umull	r1, r3, r3, r2
 800b8ac:	095b      	lsrs	r3, r3, #5
 800b8ae:	2164      	movs	r1, #100	; 0x64
 800b8b0:	fb01 f303 	mul.w	r3, r1, r3
 800b8b4:	1ad3      	subs	r3, r2, r3
 800b8b6:	00db      	lsls	r3, r3, #3
 800b8b8:	3332      	adds	r3, #50	; 0x32
 800b8ba:	4a08      	ldr	r2, [pc, #32]	; (800b8dc <UART_SetConfig+0x2d4>)
 800b8bc:	fba2 2303 	umull	r2, r3, r2, r3
 800b8c0:	095b      	lsrs	r3, r3, #5
 800b8c2:	f003 0207 	and.w	r2, r3, #7
 800b8c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	4422      	add	r2, r4
 800b8ce:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b8d0:	e105      	b.n	800bade <UART_SetConfig+0x4d6>
 800b8d2:	bf00      	nop
 800b8d4:	40011000 	.word	0x40011000
 800b8d8:	40011400 	.word	0x40011400
 800b8dc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b8e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b8e4:	2200      	movs	r2, #0
 800b8e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b8ea:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b8ee:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800b8f2:	4642      	mov	r2, r8
 800b8f4:	464b      	mov	r3, r9
 800b8f6:	1891      	adds	r1, r2, r2
 800b8f8:	6239      	str	r1, [r7, #32]
 800b8fa:	415b      	adcs	r3, r3
 800b8fc:	627b      	str	r3, [r7, #36]	; 0x24
 800b8fe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b902:	4641      	mov	r1, r8
 800b904:	1854      	adds	r4, r2, r1
 800b906:	4649      	mov	r1, r9
 800b908:	eb43 0501 	adc.w	r5, r3, r1
 800b90c:	f04f 0200 	mov.w	r2, #0
 800b910:	f04f 0300 	mov.w	r3, #0
 800b914:	00eb      	lsls	r3, r5, #3
 800b916:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b91a:	00e2      	lsls	r2, r4, #3
 800b91c:	4614      	mov	r4, r2
 800b91e:	461d      	mov	r5, r3
 800b920:	4643      	mov	r3, r8
 800b922:	18e3      	adds	r3, r4, r3
 800b924:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b928:	464b      	mov	r3, r9
 800b92a:	eb45 0303 	adc.w	r3, r5, r3
 800b92e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b932:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b936:	685b      	ldr	r3, [r3, #4]
 800b938:	2200      	movs	r2, #0
 800b93a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b93e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800b942:	f04f 0200 	mov.w	r2, #0
 800b946:	f04f 0300 	mov.w	r3, #0
 800b94a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800b94e:	4629      	mov	r1, r5
 800b950:	008b      	lsls	r3, r1, #2
 800b952:	4621      	mov	r1, r4
 800b954:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b958:	4621      	mov	r1, r4
 800b95a:	008a      	lsls	r2, r1, #2
 800b95c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800b960:	f7f5 f97a 	bl	8000c58 <__aeabi_uldivmod>
 800b964:	4602      	mov	r2, r0
 800b966:	460b      	mov	r3, r1
 800b968:	4b60      	ldr	r3, [pc, #384]	; (800baec <UART_SetConfig+0x4e4>)
 800b96a:	fba3 2302 	umull	r2, r3, r3, r2
 800b96e:	095b      	lsrs	r3, r3, #5
 800b970:	011c      	lsls	r4, r3, #4
 800b972:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b976:	2200      	movs	r2, #0
 800b978:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b97c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b980:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800b984:	4642      	mov	r2, r8
 800b986:	464b      	mov	r3, r9
 800b988:	1891      	adds	r1, r2, r2
 800b98a:	61b9      	str	r1, [r7, #24]
 800b98c:	415b      	adcs	r3, r3
 800b98e:	61fb      	str	r3, [r7, #28]
 800b990:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b994:	4641      	mov	r1, r8
 800b996:	1851      	adds	r1, r2, r1
 800b998:	6139      	str	r1, [r7, #16]
 800b99a:	4649      	mov	r1, r9
 800b99c:	414b      	adcs	r3, r1
 800b99e:	617b      	str	r3, [r7, #20]
 800b9a0:	f04f 0200 	mov.w	r2, #0
 800b9a4:	f04f 0300 	mov.w	r3, #0
 800b9a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b9ac:	4659      	mov	r1, fp
 800b9ae:	00cb      	lsls	r3, r1, #3
 800b9b0:	4651      	mov	r1, sl
 800b9b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b9b6:	4651      	mov	r1, sl
 800b9b8:	00ca      	lsls	r2, r1, #3
 800b9ba:	4610      	mov	r0, r2
 800b9bc:	4619      	mov	r1, r3
 800b9be:	4603      	mov	r3, r0
 800b9c0:	4642      	mov	r2, r8
 800b9c2:	189b      	adds	r3, r3, r2
 800b9c4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b9c8:	464b      	mov	r3, r9
 800b9ca:	460a      	mov	r2, r1
 800b9cc:	eb42 0303 	adc.w	r3, r2, r3
 800b9d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b9d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b9d8:	685b      	ldr	r3, [r3, #4]
 800b9da:	2200      	movs	r2, #0
 800b9dc:	67bb      	str	r3, [r7, #120]	; 0x78
 800b9de:	67fa      	str	r2, [r7, #124]	; 0x7c
 800b9e0:	f04f 0200 	mov.w	r2, #0
 800b9e4:	f04f 0300 	mov.w	r3, #0
 800b9e8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800b9ec:	4649      	mov	r1, r9
 800b9ee:	008b      	lsls	r3, r1, #2
 800b9f0:	4641      	mov	r1, r8
 800b9f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b9f6:	4641      	mov	r1, r8
 800b9f8:	008a      	lsls	r2, r1, #2
 800b9fa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800b9fe:	f7f5 f92b 	bl	8000c58 <__aeabi_uldivmod>
 800ba02:	4602      	mov	r2, r0
 800ba04:	460b      	mov	r3, r1
 800ba06:	4b39      	ldr	r3, [pc, #228]	; (800baec <UART_SetConfig+0x4e4>)
 800ba08:	fba3 1302 	umull	r1, r3, r3, r2
 800ba0c:	095b      	lsrs	r3, r3, #5
 800ba0e:	2164      	movs	r1, #100	; 0x64
 800ba10:	fb01 f303 	mul.w	r3, r1, r3
 800ba14:	1ad3      	subs	r3, r2, r3
 800ba16:	011b      	lsls	r3, r3, #4
 800ba18:	3332      	adds	r3, #50	; 0x32
 800ba1a:	4a34      	ldr	r2, [pc, #208]	; (800baec <UART_SetConfig+0x4e4>)
 800ba1c:	fba2 2303 	umull	r2, r3, r2, r3
 800ba20:	095b      	lsrs	r3, r3, #5
 800ba22:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ba26:	441c      	add	r4, r3
 800ba28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ba2c:	2200      	movs	r2, #0
 800ba2e:	673b      	str	r3, [r7, #112]	; 0x70
 800ba30:	677a      	str	r2, [r7, #116]	; 0x74
 800ba32:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800ba36:	4642      	mov	r2, r8
 800ba38:	464b      	mov	r3, r9
 800ba3a:	1891      	adds	r1, r2, r2
 800ba3c:	60b9      	str	r1, [r7, #8]
 800ba3e:	415b      	adcs	r3, r3
 800ba40:	60fb      	str	r3, [r7, #12]
 800ba42:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ba46:	4641      	mov	r1, r8
 800ba48:	1851      	adds	r1, r2, r1
 800ba4a:	6039      	str	r1, [r7, #0]
 800ba4c:	4649      	mov	r1, r9
 800ba4e:	414b      	adcs	r3, r1
 800ba50:	607b      	str	r3, [r7, #4]
 800ba52:	f04f 0200 	mov.w	r2, #0
 800ba56:	f04f 0300 	mov.w	r3, #0
 800ba5a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800ba5e:	4659      	mov	r1, fp
 800ba60:	00cb      	lsls	r3, r1, #3
 800ba62:	4651      	mov	r1, sl
 800ba64:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ba68:	4651      	mov	r1, sl
 800ba6a:	00ca      	lsls	r2, r1, #3
 800ba6c:	4610      	mov	r0, r2
 800ba6e:	4619      	mov	r1, r3
 800ba70:	4603      	mov	r3, r0
 800ba72:	4642      	mov	r2, r8
 800ba74:	189b      	adds	r3, r3, r2
 800ba76:	66bb      	str	r3, [r7, #104]	; 0x68
 800ba78:	464b      	mov	r3, r9
 800ba7a:	460a      	mov	r2, r1
 800ba7c:	eb42 0303 	adc.w	r3, r2, r3
 800ba80:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ba82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ba86:	685b      	ldr	r3, [r3, #4]
 800ba88:	2200      	movs	r2, #0
 800ba8a:	663b      	str	r3, [r7, #96]	; 0x60
 800ba8c:	667a      	str	r2, [r7, #100]	; 0x64
 800ba8e:	f04f 0200 	mov.w	r2, #0
 800ba92:	f04f 0300 	mov.w	r3, #0
 800ba96:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800ba9a:	4649      	mov	r1, r9
 800ba9c:	008b      	lsls	r3, r1, #2
 800ba9e:	4641      	mov	r1, r8
 800baa0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800baa4:	4641      	mov	r1, r8
 800baa6:	008a      	lsls	r2, r1, #2
 800baa8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800baac:	f7f5 f8d4 	bl	8000c58 <__aeabi_uldivmod>
 800bab0:	4602      	mov	r2, r0
 800bab2:	460b      	mov	r3, r1
 800bab4:	4b0d      	ldr	r3, [pc, #52]	; (800baec <UART_SetConfig+0x4e4>)
 800bab6:	fba3 1302 	umull	r1, r3, r3, r2
 800baba:	095b      	lsrs	r3, r3, #5
 800babc:	2164      	movs	r1, #100	; 0x64
 800babe:	fb01 f303 	mul.w	r3, r1, r3
 800bac2:	1ad3      	subs	r3, r2, r3
 800bac4:	011b      	lsls	r3, r3, #4
 800bac6:	3332      	adds	r3, #50	; 0x32
 800bac8:	4a08      	ldr	r2, [pc, #32]	; (800baec <UART_SetConfig+0x4e4>)
 800baca:	fba2 2303 	umull	r2, r3, r2, r3
 800bace:	095b      	lsrs	r3, r3, #5
 800bad0:	f003 020f 	and.w	r2, r3, #15
 800bad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	4422      	add	r2, r4
 800badc:	609a      	str	r2, [r3, #8]
}
 800bade:	bf00      	nop
 800bae0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800bae4:	46bd      	mov	sp, r7
 800bae6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800baea:	bf00      	nop
 800baec:	51eb851f 	.word	0x51eb851f

0800baf0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800baf0:	b084      	sub	sp, #16
 800baf2:	b580      	push	{r7, lr}
 800baf4:	b084      	sub	sp, #16
 800baf6:	af00      	add	r7, sp, #0
 800baf8:	6078      	str	r0, [r7, #4]
 800bafa:	f107 001c 	add.w	r0, r7, #28
 800bafe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800bb02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb04:	2b01      	cmp	r3, #1
 800bb06:	d122      	bne.n	800bb4e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb0c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	68db      	ldr	r3, [r3, #12]
 800bb18:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800bb1c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bb20:	687a      	ldr	r2, [r7, #4]
 800bb22:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	68db      	ldr	r3, [r3, #12]
 800bb28:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800bb30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bb32:	2b01      	cmp	r3, #1
 800bb34:	d105      	bne.n	800bb42 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	68db      	ldr	r3, [r3, #12]
 800bb3a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800bb42:	6878      	ldr	r0, [r7, #4]
 800bb44:	f000 f9c0 	bl	800bec8 <USB_CoreReset>
 800bb48:	4603      	mov	r3, r0
 800bb4a:	73fb      	strb	r3, [r7, #15]
 800bb4c:	e01a      	b.n	800bb84 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	68db      	ldr	r3, [r3, #12]
 800bb52:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800bb5a:	6878      	ldr	r0, [r7, #4]
 800bb5c:	f000 f9b4 	bl	800bec8 <USB_CoreReset>
 800bb60:	4603      	mov	r3, r0
 800bb62:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800bb64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d106      	bne.n	800bb78 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb6e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	639a      	str	r2, [r3, #56]	; 0x38
 800bb76:	e005      	b.n	800bb84 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb7c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800bb84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb86:	2b01      	cmp	r3, #1
 800bb88:	d10b      	bne.n	800bba2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	689b      	ldr	r3, [r3, #8]
 800bb8e:	f043 0206 	orr.w	r2, r3, #6
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	689b      	ldr	r3, [r3, #8]
 800bb9a:	f043 0220 	orr.w	r2, r3, #32
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800bba2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bba4:	4618      	mov	r0, r3
 800bba6:	3710      	adds	r7, #16
 800bba8:	46bd      	mov	sp, r7
 800bbaa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bbae:	b004      	add	sp, #16
 800bbb0:	4770      	bx	lr

0800bbb2 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800bbb2:	b480      	push	{r7}
 800bbb4:	b083      	sub	sp, #12
 800bbb6:	af00      	add	r7, sp, #0
 800bbb8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	689b      	ldr	r3, [r3, #8]
 800bbbe:	f043 0201 	orr.w	r2, r3, #1
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800bbc6:	2300      	movs	r3, #0
}
 800bbc8:	4618      	mov	r0, r3
 800bbca:	370c      	adds	r7, #12
 800bbcc:	46bd      	mov	sp, r7
 800bbce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd2:	4770      	bx	lr

0800bbd4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800bbd4:	b480      	push	{r7}
 800bbd6:	b083      	sub	sp, #12
 800bbd8:	af00      	add	r7, sp, #0
 800bbda:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	689b      	ldr	r3, [r3, #8]
 800bbe0:	f023 0201 	bic.w	r2, r3, #1
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800bbe8:	2300      	movs	r3, #0
}
 800bbea:	4618      	mov	r0, r3
 800bbec:	370c      	adds	r7, #12
 800bbee:	46bd      	mov	sp, r7
 800bbf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbf4:	4770      	bx	lr

0800bbf6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800bbf6:	b580      	push	{r7, lr}
 800bbf8:	b084      	sub	sp, #16
 800bbfa:	af00      	add	r7, sp, #0
 800bbfc:	6078      	str	r0, [r7, #4]
 800bbfe:	460b      	mov	r3, r1
 800bc00:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800bc02:	2300      	movs	r3, #0
 800bc04:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	68db      	ldr	r3, [r3, #12]
 800bc0a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800bc12:	78fb      	ldrb	r3, [r7, #3]
 800bc14:	2b01      	cmp	r3, #1
 800bc16:	d115      	bne.n	800bc44 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	68db      	ldr	r3, [r3, #12]
 800bc1c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800bc24:	2001      	movs	r0, #1
 800bc26:	f7f9 fe45 	bl	80058b4 <HAL_Delay>
      ms++;
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	3301      	adds	r3, #1
 800bc2e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800bc30:	6878      	ldr	r0, [r7, #4]
 800bc32:	f000 f93a 	bl	800beaa <USB_GetMode>
 800bc36:	4603      	mov	r3, r0
 800bc38:	2b01      	cmp	r3, #1
 800bc3a:	d01e      	beq.n	800bc7a <USB_SetCurrentMode+0x84>
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	2b31      	cmp	r3, #49	; 0x31
 800bc40:	d9f0      	bls.n	800bc24 <USB_SetCurrentMode+0x2e>
 800bc42:	e01a      	b.n	800bc7a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800bc44:	78fb      	ldrb	r3, [r7, #3]
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d115      	bne.n	800bc76 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	68db      	ldr	r3, [r3, #12]
 800bc4e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800bc56:	2001      	movs	r0, #1
 800bc58:	f7f9 fe2c 	bl	80058b4 <HAL_Delay>
      ms++;
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	3301      	adds	r3, #1
 800bc60:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800bc62:	6878      	ldr	r0, [r7, #4]
 800bc64:	f000 f921 	bl	800beaa <USB_GetMode>
 800bc68:	4603      	mov	r3, r0
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d005      	beq.n	800bc7a <USB_SetCurrentMode+0x84>
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	2b31      	cmp	r3, #49	; 0x31
 800bc72:	d9f0      	bls.n	800bc56 <USB_SetCurrentMode+0x60>
 800bc74:	e001      	b.n	800bc7a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800bc76:	2301      	movs	r3, #1
 800bc78:	e005      	b.n	800bc86 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	2b32      	cmp	r3, #50	; 0x32
 800bc7e:	d101      	bne.n	800bc84 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800bc80:	2301      	movs	r3, #1
 800bc82:	e000      	b.n	800bc86 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800bc84:	2300      	movs	r3, #0
}
 800bc86:	4618      	mov	r0, r3
 800bc88:	3710      	adds	r7, #16
 800bc8a:	46bd      	mov	sp, r7
 800bc8c:	bd80      	pop	{r7, pc}
	...

0800bc90 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800bc90:	b480      	push	{r7}
 800bc92:	b085      	sub	sp, #20
 800bc94:	af00      	add	r7, sp, #0
 800bc96:	6078      	str	r0, [r7, #4]
 800bc98:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800bc9a:	2300      	movs	r3, #0
 800bc9c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	3301      	adds	r3, #1
 800bca2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	4a13      	ldr	r2, [pc, #76]	; (800bcf4 <USB_FlushTxFifo+0x64>)
 800bca8:	4293      	cmp	r3, r2
 800bcaa:	d901      	bls.n	800bcb0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800bcac:	2303      	movs	r3, #3
 800bcae:	e01b      	b.n	800bce8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	691b      	ldr	r3, [r3, #16]
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	daf2      	bge.n	800bc9e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800bcb8:	2300      	movs	r3, #0
 800bcba:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800bcbc:	683b      	ldr	r3, [r7, #0]
 800bcbe:	019b      	lsls	r3, r3, #6
 800bcc0:	f043 0220 	orr.w	r2, r3, #32
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	3301      	adds	r3, #1
 800bccc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	4a08      	ldr	r2, [pc, #32]	; (800bcf4 <USB_FlushTxFifo+0x64>)
 800bcd2:	4293      	cmp	r3, r2
 800bcd4:	d901      	bls.n	800bcda <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800bcd6:	2303      	movs	r3, #3
 800bcd8:	e006      	b.n	800bce8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	691b      	ldr	r3, [r3, #16]
 800bcde:	f003 0320 	and.w	r3, r3, #32
 800bce2:	2b20      	cmp	r3, #32
 800bce4:	d0f0      	beq.n	800bcc8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800bce6:	2300      	movs	r3, #0
}
 800bce8:	4618      	mov	r0, r3
 800bcea:	3714      	adds	r7, #20
 800bcec:	46bd      	mov	sp, r7
 800bcee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf2:	4770      	bx	lr
 800bcf4:	00030d40 	.word	0x00030d40

0800bcf8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800bcf8:	b480      	push	{r7}
 800bcfa:	b085      	sub	sp, #20
 800bcfc:	af00      	add	r7, sp, #0
 800bcfe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800bd00:	2300      	movs	r3, #0
 800bd02:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	3301      	adds	r3, #1
 800bd08:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	4a11      	ldr	r2, [pc, #68]	; (800bd54 <USB_FlushRxFifo+0x5c>)
 800bd0e:	4293      	cmp	r3, r2
 800bd10:	d901      	bls.n	800bd16 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800bd12:	2303      	movs	r3, #3
 800bd14:	e018      	b.n	800bd48 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	691b      	ldr	r3, [r3, #16]
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	daf2      	bge.n	800bd04 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800bd1e:	2300      	movs	r3, #0
 800bd20:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	2210      	movs	r2, #16
 800bd26:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	3301      	adds	r3, #1
 800bd2c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	4a08      	ldr	r2, [pc, #32]	; (800bd54 <USB_FlushRxFifo+0x5c>)
 800bd32:	4293      	cmp	r3, r2
 800bd34:	d901      	bls.n	800bd3a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800bd36:	2303      	movs	r3, #3
 800bd38:	e006      	b.n	800bd48 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	691b      	ldr	r3, [r3, #16]
 800bd3e:	f003 0310 	and.w	r3, r3, #16
 800bd42:	2b10      	cmp	r3, #16
 800bd44:	d0f0      	beq.n	800bd28 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800bd46:	2300      	movs	r3, #0
}
 800bd48:	4618      	mov	r0, r3
 800bd4a:	3714      	adds	r7, #20
 800bd4c:	46bd      	mov	sp, r7
 800bd4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd52:	4770      	bx	lr
 800bd54:	00030d40 	.word	0x00030d40

0800bd58 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800bd58:	b480      	push	{r7}
 800bd5a:	b089      	sub	sp, #36	; 0x24
 800bd5c:	af00      	add	r7, sp, #0
 800bd5e:	60f8      	str	r0, [r7, #12]
 800bd60:	60b9      	str	r1, [r7, #8]
 800bd62:	4611      	mov	r1, r2
 800bd64:	461a      	mov	r2, r3
 800bd66:	460b      	mov	r3, r1
 800bd68:	71fb      	strb	r3, [r7, #7]
 800bd6a:	4613      	mov	r3, r2
 800bd6c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800bd72:	68bb      	ldr	r3, [r7, #8]
 800bd74:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800bd76:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d123      	bne.n	800bdc6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800bd7e:	88bb      	ldrh	r3, [r7, #4]
 800bd80:	3303      	adds	r3, #3
 800bd82:	089b      	lsrs	r3, r3, #2
 800bd84:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800bd86:	2300      	movs	r3, #0
 800bd88:	61bb      	str	r3, [r7, #24]
 800bd8a:	e018      	b.n	800bdbe <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800bd8c:	79fb      	ldrb	r3, [r7, #7]
 800bd8e:	031a      	lsls	r2, r3, #12
 800bd90:	697b      	ldr	r3, [r7, #20]
 800bd92:	4413      	add	r3, r2
 800bd94:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bd98:	461a      	mov	r2, r3
 800bd9a:	69fb      	ldr	r3, [r7, #28]
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800bda0:	69fb      	ldr	r3, [r7, #28]
 800bda2:	3301      	adds	r3, #1
 800bda4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bda6:	69fb      	ldr	r3, [r7, #28]
 800bda8:	3301      	adds	r3, #1
 800bdaa:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bdac:	69fb      	ldr	r3, [r7, #28]
 800bdae:	3301      	adds	r3, #1
 800bdb0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bdb2:	69fb      	ldr	r3, [r7, #28]
 800bdb4:	3301      	adds	r3, #1
 800bdb6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800bdb8:	69bb      	ldr	r3, [r7, #24]
 800bdba:	3301      	adds	r3, #1
 800bdbc:	61bb      	str	r3, [r7, #24]
 800bdbe:	69ba      	ldr	r2, [r7, #24]
 800bdc0:	693b      	ldr	r3, [r7, #16]
 800bdc2:	429a      	cmp	r2, r3
 800bdc4:	d3e2      	bcc.n	800bd8c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800bdc6:	2300      	movs	r3, #0
}
 800bdc8:	4618      	mov	r0, r3
 800bdca:	3724      	adds	r7, #36	; 0x24
 800bdcc:	46bd      	mov	sp, r7
 800bdce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdd2:	4770      	bx	lr

0800bdd4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800bdd4:	b480      	push	{r7}
 800bdd6:	b08b      	sub	sp, #44	; 0x2c
 800bdd8:	af00      	add	r7, sp, #0
 800bdda:	60f8      	str	r0, [r7, #12]
 800bddc:	60b9      	str	r1, [r7, #8]
 800bdde:	4613      	mov	r3, r2
 800bde0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800bde6:	68bb      	ldr	r3, [r7, #8]
 800bde8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800bdea:	88fb      	ldrh	r3, [r7, #6]
 800bdec:	089b      	lsrs	r3, r3, #2
 800bdee:	b29b      	uxth	r3, r3
 800bdf0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800bdf2:	88fb      	ldrh	r3, [r7, #6]
 800bdf4:	f003 0303 	and.w	r3, r3, #3
 800bdf8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800bdfa:	2300      	movs	r3, #0
 800bdfc:	623b      	str	r3, [r7, #32]
 800bdfe:	e014      	b.n	800be2a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800be00:	69bb      	ldr	r3, [r7, #24]
 800be02:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800be06:	681a      	ldr	r2, [r3, #0]
 800be08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be0a:	601a      	str	r2, [r3, #0]
    pDest++;
 800be0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be0e:	3301      	adds	r3, #1
 800be10:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800be12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be14:	3301      	adds	r3, #1
 800be16:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800be18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be1a:	3301      	adds	r3, #1
 800be1c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800be1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be20:	3301      	adds	r3, #1
 800be22:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800be24:	6a3b      	ldr	r3, [r7, #32]
 800be26:	3301      	adds	r3, #1
 800be28:	623b      	str	r3, [r7, #32]
 800be2a:	6a3a      	ldr	r2, [r7, #32]
 800be2c:	697b      	ldr	r3, [r7, #20]
 800be2e:	429a      	cmp	r2, r3
 800be30:	d3e6      	bcc.n	800be00 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800be32:	8bfb      	ldrh	r3, [r7, #30]
 800be34:	2b00      	cmp	r3, #0
 800be36:	d01e      	beq.n	800be76 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800be38:	2300      	movs	r3, #0
 800be3a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800be3c:	69bb      	ldr	r3, [r7, #24]
 800be3e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800be42:	461a      	mov	r2, r3
 800be44:	f107 0310 	add.w	r3, r7, #16
 800be48:	6812      	ldr	r2, [r2, #0]
 800be4a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800be4c:	693a      	ldr	r2, [r7, #16]
 800be4e:	6a3b      	ldr	r3, [r7, #32]
 800be50:	b2db      	uxtb	r3, r3
 800be52:	00db      	lsls	r3, r3, #3
 800be54:	fa22 f303 	lsr.w	r3, r2, r3
 800be58:	b2da      	uxtb	r2, r3
 800be5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be5c:	701a      	strb	r2, [r3, #0]
      i++;
 800be5e:	6a3b      	ldr	r3, [r7, #32]
 800be60:	3301      	adds	r3, #1
 800be62:	623b      	str	r3, [r7, #32]
      pDest++;
 800be64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be66:	3301      	adds	r3, #1
 800be68:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800be6a:	8bfb      	ldrh	r3, [r7, #30]
 800be6c:	3b01      	subs	r3, #1
 800be6e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800be70:	8bfb      	ldrh	r3, [r7, #30]
 800be72:	2b00      	cmp	r3, #0
 800be74:	d1ea      	bne.n	800be4c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800be76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800be78:	4618      	mov	r0, r3
 800be7a:	372c      	adds	r7, #44	; 0x2c
 800be7c:	46bd      	mov	sp, r7
 800be7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be82:	4770      	bx	lr

0800be84 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800be84:	b480      	push	{r7}
 800be86:	b085      	sub	sp, #20
 800be88:	af00      	add	r7, sp, #0
 800be8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	695b      	ldr	r3, [r3, #20]
 800be90:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	699b      	ldr	r3, [r3, #24]
 800be96:	68fa      	ldr	r2, [r7, #12]
 800be98:	4013      	ands	r3, r2
 800be9a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800be9c:	68fb      	ldr	r3, [r7, #12]
}
 800be9e:	4618      	mov	r0, r3
 800bea0:	3714      	adds	r7, #20
 800bea2:	46bd      	mov	sp, r7
 800bea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bea8:	4770      	bx	lr

0800beaa <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800beaa:	b480      	push	{r7}
 800beac:	b083      	sub	sp, #12
 800beae:	af00      	add	r7, sp, #0
 800beb0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	695b      	ldr	r3, [r3, #20]
 800beb6:	f003 0301 	and.w	r3, r3, #1
}
 800beba:	4618      	mov	r0, r3
 800bebc:	370c      	adds	r7, #12
 800bebe:	46bd      	mov	sp, r7
 800bec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec4:	4770      	bx	lr
	...

0800bec8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800bec8:	b480      	push	{r7}
 800beca:	b085      	sub	sp, #20
 800becc:	af00      	add	r7, sp, #0
 800bece:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800bed0:	2300      	movs	r3, #0
 800bed2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	3301      	adds	r3, #1
 800bed8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	4a13      	ldr	r2, [pc, #76]	; (800bf2c <USB_CoreReset+0x64>)
 800bede:	4293      	cmp	r3, r2
 800bee0:	d901      	bls.n	800bee6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800bee2:	2303      	movs	r3, #3
 800bee4:	e01b      	b.n	800bf1e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	691b      	ldr	r3, [r3, #16]
 800beea:	2b00      	cmp	r3, #0
 800beec:	daf2      	bge.n	800bed4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800beee:	2300      	movs	r3, #0
 800bef0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	691b      	ldr	r3, [r3, #16]
 800bef6:	f043 0201 	orr.w	r2, r3, #1
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	3301      	adds	r3, #1
 800bf02:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	4a09      	ldr	r2, [pc, #36]	; (800bf2c <USB_CoreReset+0x64>)
 800bf08:	4293      	cmp	r3, r2
 800bf0a:	d901      	bls.n	800bf10 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800bf0c:	2303      	movs	r3, #3
 800bf0e:	e006      	b.n	800bf1e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	691b      	ldr	r3, [r3, #16]
 800bf14:	f003 0301 	and.w	r3, r3, #1
 800bf18:	2b01      	cmp	r3, #1
 800bf1a:	d0f0      	beq.n	800befe <USB_CoreReset+0x36>

  return HAL_OK;
 800bf1c:	2300      	movs	r3, #0
}
 800bf1e:	4618      	mov	r0, r3
 800bf20:	3714      	adds	r7, #20
 800bf22:	46bd      	mov	sp, r7
 800bf24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf28:	4770      	bx	lr
 800bf2a:	bf00      	nop
 800bf2c:	00030d40 	.word	0x00030d40

0800bf30 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800bf30:	b084      	sub	sp, #16
 800bf32:	b580      	push	{r7, lr}
 800bf34:	b086      	sub	sp, #24
 800bf36:	af00      	add	r7, sp, #0
 800bf38:	6078      	str	r0, [r7, #4]
 800bf3a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800bf3e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800bf42:	2300      	movs	r3, #0
 800bf44:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800bf50:	461a      	mov	r2, r3
 800bf52:	2300      	movs	r3, #0
 800bf54:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf5a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf66:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf72:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bf7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d018      	beq.n	800bfb8 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800bf86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf88:	2b01      	cmp	r3, #1
 800bf8a:	d10a      	bne.n	800bfa2 <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	68fa      	ldr	r2, [r7, #12]
 800bf96:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bf9a:	f043 0304 	orr.w	r3, r3, #4
 800bf9e:	6013      	str	r3, [r2, #0]
 800bfa0:	e014      	b.n	800bfcc <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	68fa      	ldr	r2, [r7, #12]
 800bfac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bfb0:	f023 0304 	bic.w	r3, r3, #4
 800bfb4:	6013      	str	r3, [r2, #0]
 800bfb6:	e009      	b.n	800bfcc <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	68fa      	ldr	r2, [r7, #12]
 800bfc2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bfc6:	f023 0304 	bic.w	r3, r3, #4
 800bfca:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800bfcc:	2110      	movs	r1, #16
 800bfce:	6878      	ldr	r0, [r7, #4]
 800bfd0:	f7ff fe5e 	bl	800bc90 <USB_FlushTxFifo>
 800bfd4:	4603      	mov	r3, r0
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d001      	beq.n	800bfde <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 800bfda:	2301      	movs	r3, #1
 800bfdc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800bfde:	6878      	ldr	r0, [r7, #4]
 800bfe0:	f7ff fe8a 	bl	800bcf8 <USB_FlushRxFifo>
 800bfe4:	4603      	mov	r3, r0
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d001      	beq.n	800bfee <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 800bfea:	2301      	movs	r3, #1
 800bfec:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800bfee:	2300      	movs	r3, #0
 800bff0:	613b      	str	r3, [r7, #16]
 800bff2:	e015      	b.n	800c020 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800bff4:	693b      	ldr	r3, [r7, #16]
 800bff6:	015a      	lsls	r2, r3, #5
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	4413      	add	r3, r2
 800bffc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c000:	461a      	mov	r2, r3
 800c002:	f04f 33ff 	mov.w	r3, #4294967295
 800c006:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800c008:	693b      	ldr	r3, [r7, #16]
 800c00a:	015a      	lsls	r2, r3, #5
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	4413      	add	r3, r2
 800c010:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c014:	461a      	mov	r2, r3
 800c016:	2300      	movs	r3, #0
 800c018:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800c01a:	693b      	ldr	r3, [r7, #16]
 800c01c:	3301      	adds	r3, #1
 800c01e:	613b      	str	r3, [r7, #16]
 800c020:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c022:	693a      	ldr	r2, [r7, #16]
 800c024:	429a      	cmp	r2, r3
 800c026:	d3e5      	bcc.n	800bff4 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	2200      	movs	r2, #0
 800c02c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	f04f 32ff 	mov.w	r2, #4294967295
 800c034:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c03a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d00b      	beq.n	800c05a <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c048:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	4a13      	ldr	r2, [pc, #76]	; (800c09c <USB_HostInit+0x16c>)
 800c04e:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	4a13      	ldr	r2, [pc, #76]	; (800c0a0 <USB_HostInit+0x170>)
 800c054:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800c058:	e009      	b.n	800c06e <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	2280      	movs	r2, #128	; 0x80
 800c05e:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	4a10      	ldr	r2, [pc, #64]	; (800c0a4 <USB_HostInit+0x174>)
 800c064:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	4a0f      	ldr	r2, [pc, #60]	; (800c0a8 <USB_HostInit+0x178>)
 800c06a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800c06e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c070:	2b00      	cmp	r3, #0
 800c072:	d105      	bne.n	800c080 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	699b      	ldr	r3, [r3, #24]
 800c078:	f043 0210 	orr.w	r2, r3, #16
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	699a      	ldr	r2, [r3, #24]
 800c084:	4b09      	ldr	r3, [pc, #36]	; (800c0ac <USB_HostInit+0x17c>)
 800c086:	4313      	orrs	r3, r2
 800c088:	687a      	ldr	r2, [r7, #4]
 800c08a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800c08c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c08e:	4618      	mov	r0, r3
 800c090:	3718      	adds	r7, #24
 800c092:	46bd      	mov	sp, r7
 800c094:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c098:	b004      	add	sp, #16
 800c09a:	4770      	bx	lr
 800c09c:	01000200 	.word	0x01000200
 800c0a0:	00e00300 	.word	0x00e00300
 800c0a4:	00600080 	.word	0x00600080
 800c0a8:	004000e0 	.word	0x004000e0
 800c0ac:	a3200008 	.word	0xa3200008

0800c0b0 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800c0b0:	b480      	push	{r7}
 800c0b2:	b085      	sub	sp, #20
 800c0b4:	af00      	add	r7, sp, #0
 800c0b6:	6078      	str	r0, [r7, #4]
 800c0b8:	460b      	mov	r3, r1
 800c0ba:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	68fa      	ldr	r2, [r7, #12]
 800c0ca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c0ce:	f023 0303 	bic.w	r3, r3, #3
 800c0d2:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c0da:	681a      	ldr	r2, [r3, #0]
 800c0dc:	78fb      	ldrb	r3, [r7, #3]
 800c0de:	f003 0303 	and.w	r3, r3, #3
 800c0e2:	68f9      	ldr	r1, [r7, #12]
 800c0e4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800c0e8:	4313      	orrs	r3, r2
 800c0ea:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800c0ec:	78fb      	ldrb	r3, [r7, #3]
 800c0ee:	2b01      	cmp	r3, #1
 800c0f0:	d107      	bne.n	800c102 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c0f8:	461a      	mov	r2, r3
 800c0fa:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800c0fe:	6053      	str	r3, [r2, #4]
 800c100:	e009      	b.n	800c116 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800c102:	78fb      	ldrb	r3, [r7, #3]
 800c104:	2b02      	cmp	r3, #2
 800c106:	d106      	bne.n	800c116 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c10e:	461a      	mov	r2, r3
 800c110:	f241 7370 	movw	r3, #6000	; 0x1770
 800c114:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800c116:	2300      	movs	r3, #0
}
 800c118:	4618      	mov	r0, r3
 800c11a:	3714      	adds	r7, #20
 800c11c:	46bd      	mov	sp, r7
 800c11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c122:	4770      	bx	lr

0800c124 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800c124:	b580      	push	{r7, lr}
 800c126:	b084      	sub	sp, #16
 800c128:	af00      	add	r7, sp, #0
 800c12a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800c130:	2300      	movs	r3, #0
 800c132:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800c13e:	68bb      	ldr	r3, [r7, #8]
 800c140:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800c144:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800c146:	68bb      	ldr	r3, [r7, #8]
 800c148:	68fa      	ldr	r2, [r7, #12]
 800c14a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800c14e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c152:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800c154:	2064      	movs	r0, #100	; 0x64
 800c156:	f7f9 fbad 	bl	80058b4 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800c15a:	68bb      	ldr	r3, [r7, #8]
 800c15c:	68fa      	ldr	r2, [r7, #12]
 800c15e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800c162:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c166:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800c168:	200a      	movs	r0, #10
 800c16a:	f7f9 fba3 	bl	80058b4 <HAL_Delay>

  return HAL_OK;
 800c16e:	2300      	movs	r3, #0
}
 800c170:	4618      	mov	r0, r3
 800c172:	3710      	adds	r7, #16
 800c174:	46bd      	mov	sp, r7
 800c176:	bd80      	pop	{r7, pc}

0800c178 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800c178:	b480      	push	{r7}
 800c17a:	b085      	sub	sp, #20
 800c17c:	af00      	add	r7, sp, #0
 800c17e:	6078      	str	r0, [r7, #4]
 800c180:	460b      	mov	r3, r1
 800c182:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800c188:	2300      	movs	r3, #0
 800c18a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800c196:	68bb      	ldr	r3, [r7, #8]
 800c198:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800c19c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800c19e:	68bb      	ldr	r3, [r7, #8]
 800c1a0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d109      	bne.n	800c1bc <USB_DriveVbus+0x44>
 800c1a8:	78fb      	ldrb	r3, [r7, #3]
 800c1aa:	2b01      	cmp	r3, #1
 800c1ac:	d106      	bne.n	800c1bc <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800c1ae:	68bb      	ldr	r3, [r7, #8]
 800c1b0:	68fa      	ldr	r2, [r7, #12]
 800c1b2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800c1b6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800c1ba:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800c1bc:	68bb      	ldr	r3, [r7, #8]
 800c1be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c1c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c1c6:	d109      	bne.n	800c1dc <USB_DriveVbus+0x64>
 800c1c8:	78fb      	ldrb	r3, [r7, #3]
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d106      	bne.n	800c1dc <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800c1ce:	68bb      	ldr	r3, [r7, #8]
 800c1d0:	68fa      	ldr	r2, [r7, #12]
 800c1d2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800c1d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c1da:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800c1dc:	2300      	movs	r3, #0
}
 800c1de:	4618      	mov	r0, r3
 800c1e0:	3714      	adds	r7, #20
 800c1e2:	46bd      	mov	sp, r7
 800c1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1e8:	4770      	bx	lr

0800c1ea <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800c1ea:	b480      	push	{r7}
 800c1ec:	b085      	sub	sp, #20
 800c1ee:	af00      	add	r7, sp, #0
 800c1f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800c1f6:	2300      	movs	r3, #0
 800c1f8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800c204:	68bb      	ldr	r3, [r7, #8]
 800c206:	0c5b      	lsrs	r3, r3, #17
 800c208:	f003 0303 	and.w	r3, r3, #3
}
 800c20c:	4618      	mov	r0, r3
 800c20e:	3714      	adds	r7, #20
 800c210:	46bd      	mov	sp, r7
 800c212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c216:	4770      	bx	lr

0800c218 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800c218:	b480      	push	{r7}
 800c21a:	b085      	sub	sp, #20
 800c21c:	af00      	add	r7, sp, #0
 800c21e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c22a:	689b      	ldr	r3, [r3, #8]
 800c22c:	b29b      	uxth	r3, r3
}
 800c22e:	4618      	mov	r0, r3
 800c230:	3714      	adds	r7, #20
 800c232:	46bd      	mov	sp, r7
 800c234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c238:	4770      	bx	lr
	...

0800c23c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800c23c:	b580      	push	{r7, lr}
 800c23e:	b088      	sub	sp, #32
 800c240:	af00      	add	r7, sp, #0
 800c242:	6078      	str	r0, [r7, #4]
 800c244:	4608      	mov	r0, r1
 800c246:	4611      	mov	r1, r2
 800c248:	461a      	mov	r2, r3
 800c24a:	4603      	mov	r3, r0
 800c24c:	70fb      	strb	r3, [r7, #3]
 800c24e:	460b      	mov	r3, r1
 800c250:	70bb      	strb	r3, [r7, #2]
 800c252:	4613      	mov	r3, r2
 800c254:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800c256:	2300      	movs	r3, #0
 800c258:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800c25e:	78fb      	ldrb	r3, [r7, #3]
 800c260:	015a      	lsls	r2, r3, #5
 800c262:	693b      	ldr	r3, [r7, #16]
 800c264:	4413      	add	r3, r2
 800c266:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c26a:	461a      	mov	r2, r3
 800c26c:	f04f 33ff 	mov.w	r3, #4294967295
 800c270:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800c272:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800c276:	2b03      	cmp	r3, #3
 800c278:	d87e      	bhi.n	800c378 <USB_HC_Init+0x13c>
 800c27a:	a201      	add	r2, pc, #4	; (adr r2, 800c280 <USB_HC_Init+0x44>)
 800c27c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c280:	0800c291 	.word	0x0800c291
 800c284:	0800c33b 	.word	0x0800c33b
 800c288:	0800c291 	.word	0x0800c291
 800c28c:	0800c2fd 	.word	0x0800c2fd
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800c290:	78fb      	ldrb	r3, [r7, #3]
 800c292:	015a      	lsls	r2, r3, #5
 800c294:	693b      	ldr	r3, [r7, #16]
 800c296:	4413      	add	r3, r2
 800c298:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c29c:	461a      	mov	r2, r3
 800c29e:	f240 439d 	movw	r3, #1181	; 0x49d
 800c2a2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800c2a4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	da10      	bge.n	800c2ce <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800c2ac:	78fb      	ldrb	r3, [r7, #3]
 800c2ae:	015a      	lsls	r2, r3, #5
 800c2b0:	693b      	ldr	r3, [r7, #16]
 800c2b2:	4413      	add	r3, r2
 800c2b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c2b8:	68db      	ldr	r3, [r3, #12]
 800c2ba:	78fa      	ldrb	r2, [r7, #3]
 800c2bc:	0151      	lsls	r1, r2, #5
 800c2be:	693a      	ldr	r2, [r7, #16]
 800c2c0:	440a      	add	r2, r1
 800c2c2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c2c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c2ca:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 800c2cc:	e057      	b.n	800c37e <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c2d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d051      	beq.n	800c37e <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800c2da:	78fb      	ldrb	r3, [r7, #3]
 800c2dc:	015a      	lsls	r2, r3, #5
 800c2de:	693b      	ldr	r3, [r7, #16]
 800c2e0:	4413      	add	r3, r2
 800c2e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c2e6:	68db      	ldr	r3, [r3, #12]
 800c2e8:	78fa      	ldrb	r2, [r7, #3]
 800c2ea:	0151      	lsls	r1, r2, #5
 800c2ec:	693a      	ldr	r2, [r7, #16]
 800c2ee:	440a      	add	r2, r1
 800c2f0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c2f4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800c2f8:	60d3      	str	r3, [r2, #12]
      break;
 800c2fa:	e040      	b.n	800c37e <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800c2fc:	78fb      	ldrb	r3, [r7, #3]
 800c2fe:	015a      	lsls	r2, r3, #5
 800c300:	693b      	ldr	r3, [r7, #16]
 800c302:	4413      	add	r3, r2
 800c304:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c308:	461a      	mov	r2, r3
 800c30a:	f240 639d 	movw	r3, #1693	; 0x69d
 800c30e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800c310:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800c314:	2b00      	cmp	r3, #0
 800c316:	da34      	bge.n	800c382 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800c318:	78fb      	ldrb	r3, [r7, #3]
 800c31a:	015a      	lsls	r2, r3, #5
 800c31c:	693b      	ldr	r3, [r7, #16]
 800c31e:	4413      	add	r3, r2
 800c320:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c324:	68db      	ldr	r3, [r3, #12]
 800c326:	78fa      	ldrb	r2, [r7, #3]
 800c328:	0151      	lsls	r1, r2, #5
 800c32a:	693a      	ldr	r2, [r7, #16]
 800c32c:	440a      	add	r2, r1
 800c32e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c332:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c336:	60d3      	str	r3, [r2, #12]
      }

      break;
 800c338:	e023      	b.n	800c382 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800c33a:	78fb      	ldrb	r3, [r7, #3]
 800c33c:	015a      	lsls	r2, r3, #5
 800c33e:	693b      	ldr	r3, [r7, #16]
 800c340:	4413      	add	r3, r2
 800c342:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c346:	461a      	mov	r2, r3
 800c348:	f240 2325 	movw	r3, #549	; 0x225
 800c34c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800c34e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800c352:	2b00      	cmp	r3, #0
 800c354:	da17      	bge.n	800c386 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800c356:	78fb      	ldrb	r3, [r7, #3]
 800c358:	015a      	lsls	r2, r3, #5
 800c35a:	693b      	ldr	r3, [r7, #16]
 800c35c:	4413      	add	r3, r2
 800c35e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c362:	68db      	ldr	r3, [r3, #12]
 800c364:	78fa      	ldrb	r2, [r7, #3]
 800c366:	0151      	lsls	r1, r2, #5
 800c368:	693a      	ldr	r2, [r7, #16]
 800c36a:	440a      	add	r2, r1
 800c36c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c370:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800c374:	60d3      	str	r3, [r2, #12]
      }
      break;
 800c376:	e006      	b.n	800c386 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 800c378:	2301      	movs	r3, #1
 800c37a:	77fb      	strb	r3, [r7, #31]
      break;
 800c37c:	e004      	b.n	800c388 <USB_HC_Init+0x14c>
      break;
 800c37e:	bf00      	nop
 800c380:	e002      	b.n	800c388 <USB_HC_Init+0x14c>
      break;
 800c382:	bf00      	nop
 800c384:	e000      	b.n	800c388 <USB_HC_Init+0x14c>
      break;
 800c386:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800c388:	78fb      	ldrb	r3, [r7, #3]
 800c38a:	015a      	lsls	r2, r3, #5
 800c38c:	693b      	ldr	r3, [r7, #16]
 800c38e:	4413      	add	r3, r2
 800c390:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c394:	68db      	ldr	r3, [r3, #12]
 800c396:	78fa      	ldrb	r2, [r7, #3]
 800c398:	0151      	lsls	r1, r2, #5
 800c39a:	693a      	ldr	r2, [r7, #16]
 800c39c:	440a      	add	r2, r1
 800c39e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c3a2:	f043 0302 	orr.w	r3, r3, #2
 800c3a6:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800c3a8:	693b      	ldr	r3, [r7, #16]
 800c3aa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c3ae:	699a      	ldr	r2, [r3, #24]
 800c3b0:	78fb      	ldrb	r3, [r7, #3]
 800c3b2:	f003 030f 	and.w	r3, r3, #15
 800c3b6:	2101      	movs	r1, #1
 800c3b8:	fa01 f303 	lsl.w	r3, r1, r3
 800c3bc:	6939      	ldr	r1, [r7, #16]
 800c3be:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800c3c2:	4313      	orrs	r3, r2
 800c3c4:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	699b      	ldr	r3, [r3, #24]
 800c3ca:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800c3d2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	da03      	bge.n	800c3e2 <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800c3da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c3de:	61bb      	str	r3, [r7, #24]
 800c3e0:	e001      	b.n	800c3e6 <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 800c3e2:	2300      	movs	r3, #0
 800c3e4:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800c3e6:	6878      	ldr	r0, [r7, #4]
 800c3e8:	f7ff feff 	bl	800c1ea <USB_GetHostSpeed>
 800c3ec:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800c3ee:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800c3f2:	2b02      	cmp	r3, #2
 800c3f4:	d106      	bne.n	800c404 <USB_HC_Init+0x1c8>
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	2b02      	cmp	r3, #2
 800c3fa:	d003      	beq.n	800c404 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800c3fc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800c400:	617b      	str	r3, [r7, #20]
 800c402:	e001      	b.n	800c408 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800c404:	2300      	movs	r3, #0
 800c406:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800c408:	787b      	ldrb	r3, [r7, #1]
 800c40a:	059b      	lsls	r3, r3, #22
 800c40c:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800c410:	78bb      	ldrb	r3, [r7, #2]
 800c412:	02db      	lsls	r3, r3, #11
 800c414:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800c418:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800c41a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800c41e:	049b      	lsls	r3, r3, #18
 800c420:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800c424:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800c426:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800c428:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800c42c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800c42e:	69bb      	ldr	r3, [r7, #24]
 800c430:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800c432:	78fb      	ldrb	r3, [r7, #3]
 800c434:	0159      	lsls	r1, r3, #5
 800c436:	693b      	ldr	r3, [r7, #16]
 800c438:	440b      	add	r3, r1
 800c43a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c43e:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800c440:	697b      	ldr	r3, [r7, #20]
 800c442:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800c444:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800c446:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800c44a:	2b03      	cmp	r3, #3
 800c44c:	d003      	beq.n	800c456 <USB_HC_Init+0x21a>
 800c44e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800c452:	2b01      	cmp	r3, #1
 800c454:	d10f      	bne.n	800c476 <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800c456:	78fb      	ldrb	r3, [r7, #3]
 800c458:	015a      	lsls	r2, r3, #5
 800c45a:	693b      	ldr	r3, [r7, #16]
 800c45c:	4413      	add	r3, r2
 800c45e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	78fa      	ldrb	r2, [r7, #3]
 800c466:	0151      	lsls	r1, r2, #5
 800c468:	693a      	ldr	r2, [r7, #16]
 800c46a:	440a      	add	r2, r1
 800c46c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c470:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c474:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800c476:	7ffb      	ldrb	r3, [r7, #31]
}
 800c478:	4618      	mov	r0, r3
 800c47a:	3720      	adds	r7, #32
 800c47c:	46bd      	mov	sp, r7
 800c47e:	bd80      	pop	{r7, pc}

0800c480 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800c480:	b580      	push	{r7, lr}
 800c482:	b08c      	sub	sp, #48	; 0x30
 800c484:	af02      	add	r7, sp, #8
 800c486:	60f8      	str	r0, [r7, #12]
 800c488:	60b9      	str	r1, [r7, #8]
 800c48a:	4613      	mov	r3, r2
 800c48c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800c492:	68bb      	ldr	r3, [r7, #8]
 800c494:	785b      	ldrb	r3, [r3, #1]
 800c496:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800c498:	f44f 7380 	mov.w	r3, #256	; 0x100
 800c49c:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c4a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d02d      	beq.n	800c506 <USB_HC_StartXfer+0x86>
 800c4aa:	68bb      	ldr	r3, [r7, #8]
 800c4ac:	791b      	ldrb	r3, [r3, #4]
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d129      	bne.n	800c506 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 800c4b2:	79fb      	ldrb	r3, [r7, #7]
 800c4b4:	2b01      	cmp	r3, #1
 800c4b6:	d117      	bne.n	800c4e8 <USB_HC_StartXfer+0x68>
 800c4b8:	68bb      	ldr	r3, [r7, #8]
 800c4ba:	79db      	ldrb	r3, [r3, #7]
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	d003      	beq.n	800c4c8 <USB_HC_StartXfer+0x48>
 800c4c0:	68bb      	ldr	r3, [r7, #8]
 800c4c2:	79db      	ldrb	r3, [r3, #7]
 800c4c4:	2b02      	cmp	r3, #2
 800c4c6:	d10f      	bne.n	800c4e8 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800c4c8:	69fb      	ldr	r3, [r7, #28]
 800c4ca:	015a      	lsls	r2, r3, #5
 800c4cc:	6a3b      	ldr	r3, [r7, #32]
 800c4ce:	4413      	add	r3, r2
 800c4d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c4d4:	68db      	ldr	r3, [r3, #12]
 800c4d6:	69fa      	ldr	r2, [r7, #28]
 800c4d8:	0151      	lsls	r1, r2, #5
 800c4da:	6a3a      	ldr	r2, [r7, #32]
 800c4dc:	440a      	add	r2, r1
 800c4de:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c4e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c4e6:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 800c4e8:	79fb      	ldrb	r3, [r7, #7]
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d10b      	bne.n	800c506 <USB_HC_StartXfer+0x86>
 800c4ee:	68bb      	ldr	r3, [r7, #8]
 800c4f0:	795b      	ldrb	r3, [r3, #5]
 800c4f2:	2b01      	cmp	r3, #1
 800c4f4:	d107      	bne.n	800c506 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800c4f6:	68bb      	ldr	r3, [r7, #8]
 800c4f8:	785b      	ldrb	r3, [r3, #1]
 800c4fa:	4619      	mov	r1, r3
 800c4fc:	68f8      	ldr	r0, [r7, #12]
 800c4fe:	f000 fa0f 	bl	800c920 <USB_DoPing>
      return HAL_OK;
 800c502:	2300      	movs	r3, #0
 800c504:	e0f8      	b.n	800c6f8 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800c506:	68bb      	ldr	r3, [r7, #8]
 800c508:	695b      	ldr	r3, [r3, #20]
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d018      	beq.n	800c540 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800c50e:	68bb      	ldr	r3, [r7, #8]
 800c510:	695b      	ldr	r3, [r3, #20]
 800c512:	68ba      	ldr	r2, [r7, #8]
 800c514:	8912      	ldrh	r2, [r2, #8]
 800c516:	4413      	add	r3, r2
 800c518:	3b01      	subs	r3, #1
 800c51a:	68ba      	ldr	r2, [r7, #8]
 800c51c:	8912      	ldrh	r2, [r2, #8]
 800c51e:	fbb3 f3f2 	udiv	r3, r3, r2
 800c522:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800c524:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800c526:	8b7b      	ldrh	r3, [r7, #26]
 800c528:	429a      	cmp	r2, r3
 800c52a:	d90b      	bls.n	800c544 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 800c52c:	8b7b      	ldrh	r3, [r7, #26]
 800c52e:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800c530:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800c532:	68ba      	ldr	r2, [r7, #8]
 800c534:	8912      	ldrh	r2, [r2, #8]
 800c536:	fb03 f202 	mul.w	r2, r3, r2
 800c53a:	68bb      	ldr	r3, [r7, #8]
 800c53c:	611a      	str	r2, [r3, #16]
 800c53e:	e001      	b.n	800c544 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 800c540:	2301      	movs	r3, #1
 800c542:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 800c544:	68bb      	ldr	r3, [r7, #8]
 800c546:	78db      	ldrb	r3, [r3, #3]
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d007      	beq.n	800c55c <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800c54c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800c54e:	68ba      	ldr	r2, [r7, #8]
 800c550:	8912      	ldrh	r2, [r2, #8]
 800c552:	fb03 f202 	mul.w	r2, r3, r2
 800c556:	68bb      	ldr	r3, [r7, #8]
 800c558:	611a      	str	r2, [r3, #16]
 800c55a:	e003      	b.n	800c564 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 800c55c:	68bb      	ldr	r3, [r7, #8]
 800c55e:	695a      	ldr	r2, [r3, #20]
 800c560:	68bb      	ldr	r3, [r7, #8]
 800c562:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800c564:	68bb      	ldr	r3, [r7, #8]
 800c566:	691b      	ldr	r3, [r3, #16]
 800c568:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800c56c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800c56e:	04d9      	lsls	r1, r3, #19
 800c570:	4b63      	ldr	r3, [pc, #396]	; (800c700 <USB_HC_StartXfer+0x280>)
 800c572:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800c574:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800c576:	68bb      	ldr	r3, [r7, #8]
 800c578:	7a9b      	ldrb	r3, [r3, #10]
 800c57a:	075b      	lsls	r3, r3, #29
 800c57c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800c580:	69f9      	ldr	r1, [r7, #28]
 800c582:	0148      	lsls	r0, r1, #5
 800c584:	6a39      	ldr	r1, [r7, #32]
 800c586:	4401      	add	r1, r0
 800c588:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800c58c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800c58e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800c590:	79fb      	ldrb	r3, [r7, #7]
 800c592:	2b00      	cmp	r3, #0
 800c594:	d009      	beq.n	800c5aa <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800c596:	68bb      	ldr	r3, [r7, #8]
 800c598:	68d9      	ldr	r1, [r3, #12]
 800c59a:	69fb      	ldr	r3, [r7, #28]
 800c59c:	015a      	lsls	r2, r3, #5
 800c59e:	6a3b      	ldr	r3, [r7, #32]
 800c5a0:	4413      	add	r3, r2
 800c5a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c5a6:	460a      	mov	r2, r1
 800c5a8:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800c5aa:	6a3b      	ldr	r3, [r7, #32]
 800c5ac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c5b0:	689b      	ldr	r3, [r3, #8]
 800c5b2:	f003 0301 	and.w	r3, r3, #1
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	bf0c      	ite	eq
 800c5ba:	2301      	moveq	r3, #1
 800c5bc:	2300      	movne	r3, #0
 800c5be:	b2db      	uxtb	r3, r3
 800c5c0:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800c5c2:	69fb      	ldr	r3, [r7, #28]
 800c5c4:	015a      	lsls	r2, r3, #5
 800c5c6:	6a3b      	ldr	r3, [r7, #32]
 800c5c8:	4413      	add	r3, r2
 800c5ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	69fa      	ldr	r2, [r7, #28]
 800c5d2:	0151      	lsls	r1, r2, #5
 800c5d4:	6a3a      	ldr	r2, [r7, #32]
 800c5d6:	440a      	add	r2, r1
 800c5d8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c5dc:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800c5e0:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800c5e2:	69fb      	ldr	r3, [r7, #28]
 800c5e4:	015a      	lsls	r2, r3, #5
 800c5e6:	6a3b      	ldr	r3, [r7, #32]
 800c5e8:	4413      	add	r3, r2
 800c5ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c5ee:	681a      	ldr	r2, [r3, #0]
 800c5f0:	7e7b      	ldrb	r3, [r7, #25]
 800c5f2:	075b      	lsls	r3, r3, #29
 800c5f4:	69f9      	ldr	r1, [r7, #28]
 800c5f6:	0148      	lsls	r0, r1, #5
 800c5f8:	6a39      	ldr	r1, [r7, #32]
 800c5fa:	4401      	add	r1, r0
 800c5fc:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800c600:	4313      	orrs	r3, r2
 800c602:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800c604:	69fb      	ldr	r3, [r7, #28]
 800c606:	015a      	lsls	r2, r3, #5
 800c608:	6a3b      	ldr	r3, [r7, #32]
 800c60a:	4413      	add	r3, r2
 800c60c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800c614:	693b      	ldr	r3, [r7, #16]
 800c616:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c61a:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800c61c:	68bb      	ldr	r3, [r7, #8]
 800c61e:	78db      	ldrb	r3, [r3, #3]
 800c620:	2b00      	cmp	r3, #0
 800c622:	d004      	beq.n	800c62e <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800c624:	693b      	ldr	r3, [r7, #16]
 800c626:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c62a:	613b      	str	r3, [r7, #16]
 800c62c:	e003      	b.n	800c636 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800c62e:	693b      	ldr	r3, [r7, #16]
 800c630:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c634:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800c636:	693b      	ldr	r3, [r7, #16]
 800c638:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c63c:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800c63e:	69fb      	ldr	r3, [r7, #28]
 800c640:	015a      	lsls	r2, r3, #5
 800c642:	6a3b      	ldr	r3, [r7, #32]
 800c644:	4413      	add	r3, r2
 800c646:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c64a:	461a      	mov	r2, r3
 800c64c:	693b      	ldr	r3, [r7, #16]
 800c64e:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800c650:	79fb      	ldrb	r3, [r7, #7]
 800c652:	2b00      	cmp	r3, #0
 800c654:	d001      	beq.n	800c65a <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800c656:	2300      	movs	r3, #0
 800c658:	e04e      	b.n	800c6f8 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800c65a:	68bb      	ldr	r3, [r7, #8]
 800c65c:	78db      	ldrb	r3, [r3, #3]
 800c65e:	2b00      	cmp	r3, #0
 800c660:	d149      	bne.n	800c6f6 <USB_HC_StartXfer+0x276>
 800c662:	68bb      	ldr	r3, [r7, #8]
 800c664:	695b      	ldr	r3, [r3, #20]
 800c666:	2b00      	cmp	r3, #0
 800c668:	d045      	beq.n	800c6f6 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 800c66a:	68bb      	ldr	r3, [r7, #8]
 800c66c:	79db      	ldrb	r3, [r3, #7]
 800c66e:	2b03      	cmp	r3, #3
 800c670:	d830      	bhi.n	800c6d4 <USB_HC_StartXfer+0x254>
 800c672:	a201      	add	r2, pc, #4	; (adr r2, 800c678 <USB_HC_StartXfer+0x1f8>)
 800c674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c678:	0800c689 	.word	0x0800c689
 800c67c:	0800c6ad 	.word	0x0800c6ad
 800c680:	0800c689 	.word	0x0800c689
 800c684:	0800c6ad 	.word	0x0800c6ad
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800c688:	68bb      	ldr	r3, [r7, #8]
 800c68a:	695b      	ldr	r3, [r3, #20]
 800c68c:	3303      	adds	r3, #3
 800c68e:	089b      	lsrs	r3, r3, #2
 800c690:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800c692:	8afa      	ldrh	r2, [r7, #22]
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c698:	b29b      	uxth	r3, r3
 800c69a:	429a      	cmp	r2, r3
 800c69c:	d91c      	bls.n	800c6d8 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	699b      	ldr	r3, [r3, #24]
 800c6a2:	f043 0220 	orr.w	r2, r3, #32
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	619a      	str	r2, [r3, #24]
        }
        break;
 800c6aa:	e015      	b.n	800c6d8 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800c6ac:	68bb      	ldr	r3, [r7, #8]
 800c6ae:	695b      	ldr	r3, [r3, #20]
 800c6b0:	3303      	adds	r3, #3
 800c6b2:	089b      	lsrs	r3, r3, #2
 800c6b4:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800c6b6:	8afa      	ldrh	r2, [r7, #22]
 800c6b8:	6a3b      	ldr	r3, [r7, #32]
 800c6ba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c6be:	691b      	ldr	r3, [r3, #16]
 800c6c0:	b29b      	uxth	r3, r3
 800c6c2:	429a      	cmp	r2, r3
 800c6c4:	d90a      	bls.n	800c6dc <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	699b      	ldr	r3, [r3, #24]
 800c6ca:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	619a      	str	r2, [r3, #24]
        }
        break;
 800c6d2:	e003      	b.n	800c6dc <USB_HC_StartXfer+0x25c>

      default:
        break;
 800c6d4:	bf00      	nop
 800c6d6:	e002      	b.n	800c6de <USB_HC_StartXfer+0x25e>
        break;
 800c6d8:	bf00      	nop
 800c6da:	e000      	b.n	800c6de <USB_HC_StartXfer+0x25e>
        break;
 800c6dc:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800c6de:	68bb      	ldr	r3, [r7, #8]
 800c6e0:	68d9      	ldr	r1, [r3, #12]
 800c6e2:	68bb      	ldr	r3, [r7, #8]
 800c6e4:	785a      	ldrb	r2, [r3, #1]
 800c6e6:	68bb      	ldr	r3, [r7, #8]
 800c6e8:	695b      	ldr	r3, [r3, #20]
 800c6ea:	b29b      	uxth	r3, r3
 800c6ec:	2000      	movs	r0, #0
 800c6ee:	9000      	str	r0, [sp, #0]
 800c6f0:	68f8      	ldr	r0, [r7, #12]
 800c6f2:	f7ff fb31 	bl	800bd58 <USB_WritePacket>
  }

  return HAL_OK;
 800c6f6:	2300      	movs	r3, #0
}
 800c6f8:	4618      	mov	r0, r3
 800c6fa:	3728      	adds	r7, #40	; 0x28
 800c6fc:	46bd      	mov	sp, r7
 800c6fe:	bd80      	pop	{r7, pc}
 800c700:	1ff80000 	.word	0x1ff80000

0800c704 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800c704:	b480      	push	{r7}
 800c706:	b085      	sub	sp, #20
 800c708:	af00      	add	r7, sp, #0
 800c70a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c716:	695b      	ldr	r3, [r3, #20]
 800c718:	b29b      	uxth	r3, r3
}
 800c71a:	4618      	mov	r0, r3
 800c71c:	3714      	adds	r7, #20
 800c71e:	46bd      	mov	sp, r7
 800c720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c724:	4770      	bx	lr

0800c726 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800c726:	b480      	push	{r7}
 800c728:	b089      	sub	sp, #36	; 0x24
 800c72a:	af00      	add	r7, sp, #0
 800c72c:	6078      	str	r0, [r7, #4]
 800c72e:	460b      	mov	r3, r1
 800c730:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800c736:	78fb      	ldrb	r3, [r7, #3]
 800c738:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800c73a:	2300      	movs	r3, #0
 800c73c:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800c73e:	69bb      	ldr	r3, [r7, #24]
 800c740:	015a      	lsls	r2, r3, #5
 800c742:	69fb      	ldr	r3, [r7, #28]
 800c744:	4413      	add	r3, r2
 800c746:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c74a:	681b      	ldr	r3, [r3, #0]
 800c74c:	0c9b      	lsrs	r3, r3, #18
 800c74e:	f003 0303 	and.w	r3, r3, #3
 800c752:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800c754:	69bb      	ldr	r3, [r7, #24]
 800c756:	015a      	lsls	r2, r3, #5
 800c758:	69fb      	ldr	r3, [r7, #28]
 800c75a:	4413      	add	r3, r2
 800c75c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	0fdb      	lsrs	r3, r3, #31
 800c764:	f003 0301 	and.w	r3, r3, #1
 800c768:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	689b      	ldr	r3, [r3, #8]
 800c76e:	f003 0320 	and.w	r3, r3, #32
 800c772:	2b20      	cmp	r3, #32
 800c774:	d104      	bne.n	800c780 <USB_HC_Halt+0x5a>
 800c776:	693b      	ldr	r3, [r7, #16]
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d101      	bne.n	800c780 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800c77c:	2300      	movs	r3, #0
 800c77e:	e0c8      	b.n	800c912 <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800c780:	697b      	ldr	r3, [r7, #20]
 800c782:	2b00      	cmp	r3, #0
 800c784:	d002      	beq.n	800c78c <USB_HC_Halt+0x66>
 800c786:	697b      	ldr	r3, [r7, #20]
 800c788:	2b02      	cmp	r3, #2
 800c78a:	d163      	bne.n	800c854 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800c78c:	69bb      	ldr	r3, [r7, #24]
 800c78e:	015a      	lsls	r2, r3, #5
 800c790:	69fb      	ldr	r3, [r7, #28]
 800c792:	4413      	add	r3, r2
 800c794:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	69ba      	ldr	r2, [r7, #24]
 800c79c:	0151      	lsls	r1, r2, #5
 800c79e:	69fa      	ldr	r2, [r7, #28]
 800c7a0:	440a      	add	r2, r1
 800c7a2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c7a6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c7aa:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	689b      	ldr	r3, [r3, #8]
 800c7b0:	f003 0320 	and.w	r3, r3, #32
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	f040 80ab 	bne.w	800c910 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7be:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d133      	bne.n	800c82e <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800c7c6:	69bb      	ldr	r3, [r7, #24]
 800c7c8:	015a      	lsls	r2, r3, #5
 800c7ca:	69fb      	ldr	r3, [r7, #28]
 800c7cc:	4413      	add	r3, r2
 800c7ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	69ba      	ldr	r2, [r7, #24]
 800c7d6:	0151      	lsls	r1, r2, #5
 800c7d8:	69fa      	ldr	r2, [r7, #28]
 800c7da:	440a      	add	r2, r1
 800c7dc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c7e0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c7e4:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800c7e6:	69bb      	ldr	r3, [r7, #24]
 800c7e8:	015a      	lsls	r2, r3, #5
 800c7ea:	69fb      	ldr	r3, [r7, #28]
 800c7ec:	4413      	add	r3, r2
 800c7ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	69ba      	ldr	r2, [r7, #24]
 800c7f6:	0151      	lsls	r1, r2, #5
 800c7f8:	69fa      	ldr	r2, [r7, #28]
 800c7fa:	440a      	add	r2, r1
 800c7fc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c800:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c804:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	3301      	adds	r3, #1
 800c80a:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c812:	d81d      	bhi.n	800c850 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800c814:	69bb      	ldr	r3, [r7, #24]
 800c816:	015a      	lsls	r2, r3, #5
 800c818:	69fb      	ldr	r3, [r7, #28]
 800c81a:	4413      	add	r3, r2
 800c81c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c826:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c82a:	d0ec      	beq.n	800c806 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800c82c:	e070      	b.n	800c910 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800c82e:	69bb      	ldr	r3, [r7, #24]
 800c830:	015a      	lsls	r2, r3, #5
 800c832:	69fb      	ldr	r3, [r7, #28]
 800c834:	4413      	add	r3, r2
 800c836:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	69ba      	ldr	r2, [r7, #24]
 800c83e:	0151      	lsls	r1, r2, #5
 800c840:	69fa      	ldr	r2, [r7, #28]
 800c842:	440a      	add	r2, r1
 800c844:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c848:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c84c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800c84e:	e05f      	b.n	800c910 <USB_HC_Halt+0x1ea>
            break;
 800c850:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800c852:	e05d      	b.n	800c910 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800c854:	69bb      	ldr	r3, [r7, #24]
 800c856:	015a      	lsls	r2, r3, #5
 800c858:	69fb      	ldr	r3, [r7, #28]
 800c85a:	4413      	add	r3, r2
 800c85c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	69ba      	ldr	r2, [r7, #24]
 800c864:	0151      	lsls	r1, r2, #5
 800c866:	69fa      	ldr	r2, [r7, #28]
 800c868:	440a      	add	r2, r1
 800c86a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c86e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c872:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800c874:	69fb      	ldr	r3, [r7, #28]
 800c876:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c87a:	691b      	ldr	r3, [r3, #16]
 800c87c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c880:	2b00      	cmp	r3, #0
 800c882:	d133      	bne.n	800c8ec <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800c884:	69bb      	ldr	r3, [r7, #24]
 800c886:	015a      	lsls	r2, r3, #5
 800c888:	69fb      	ldr	r3, [r7, #28]
 800c88a:	4413      	add	r3, r2
 800c88c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	69ba      	ldr	r2, [r7, #24]
 800c894:	0151      	lsls	r1, r2, #5
 800c896:	69fa      	ldr	r2, [r7, #28]
 800c898:	440a      	add	r2, r1
 800c89a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c89e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c8a2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800c8a4:	69bb      	ldr	r3, [r7, #24]
 800c8a6:	015a      	lsls	r2, r3, #5
 800c8a8:	69fb      	ldr	r3, [r7, #28]
 800c8aa:	4413      	add	r3, r2
 800c8ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	69ba      	ldr	r2, [r7, #24]
 800c8b4:	0151      	lsls	r1, r2, #5
 800c8b6:	69fa      	ldr	r2, [r7, #28]
 800c8b8:	440a      	add	r2, r1
 800c8ba:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c8be:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c8c2:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800c8c4:	68fb      	ldr	r3, [r7, #12]
 800c8c6:	3301      	adds	r3, #1
 800c8c8:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 800c8ca:	68fb      	ldr	r3, [r7, #12]
 800c8cc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c8d0:	d81d      	bhi.n	800c90e <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800c8d2:	69bb      	ldr	r3, [r7, #24]
 800c8d4:	015a      	lsls	r2, r3, #5
 800c8d6:	69fb      	ldr	r3, [r7, #28]
 800c8d8:	4413      	add	r3, r2
 800c8da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c8e4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c8e8:	d0ec      	beq.n	800c8c4 <USB_HC_Halt+0x19e>
 800c8ea:	e011      	b.n	800c910 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800c8ec:	69bb      	ldr	r3, [r7, #24]
 800c8ee:	015a      	lsls	r2, r3, #5
 800c8f0:	69fb      	ldr	r3, [r7, #28]
 800c8f2:	4413      	add	r3, r2
 800c8f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	69ba      	ldr	r2, [r7, #24]
 800c8fc:	0151      	lsls	r1, r2, #5
 800c8fe:	69fa      	ldr	r2, [r7, #28]
 800c900:	440a      	add	r2, r1
 800c902:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c906:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c90a:	6013      	str	r3, [r2, #0]
 800c90c:	e000      	b.n	800c910 <USB_HC_Halt+0x1ea>
          break;
 800c90e:	bf00      	nop
    }
  }

  return HAL_OK;
 800c910:	2300      	movs	r3, #0
}
 800c912:	4618      	mov	r0, r3
 800c914:	3724      	adds	r7, #36	; 0x24
 800c916:	46bd      	mov	sp, r7
 800c918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c91c:	4770      	bx	lr
	...

0800c920 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800c920:	b480      	push	{r7}
 800c922:	b087      	sub	sp, #28
 800c924:	af00      	add	r7, sp, #0
 800c926:	6078      	str	r0, [r7, #4]
 800c928:	460b      	mov	r3, r1
 800c92a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800c930:	78fb      	ldrb	r3, [r7, #3]
 800c932:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800c934:	2301      	movs	r3, #1
 800c936:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	04da      	lsls	r2, r3, #19
 800c93c:	4b15      	ldr	r3, [pc, #84]	; (800c994 <USB_DoPing+0x74>)
 800c93e:	4013      	ands	r3, r2
 800c940:	693a      	ldr	r2, [r7, #16]
 800c942:	0151      	lsls	r1, r2, #5
 800c944:	697a      	ldr	r2, [r7, #20]
 800c946:	440a      	add	r2, r1
 800c948:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c94c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c950:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800c952:	693b      	ldr	r3, [r7, #16]
 800c954:	015a      	lsls	r2, r3, #5
 800c956:	697b      	ldr	r3, [r7, #20]
 800c958:	4413      	add	r3, r2
 800c95a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800c962:	68bb      	ldr	r3, [r7, #8]
 800c964:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c968:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800c96a:	68bb      	ldr	r3, [r7, #8]
 800c96c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c970:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800c972:	693b      	ldr	r3, [r7, #16]
 800c974:	015a      	lsls	r2, r3, #5
 800c976:	697b      	ldr	r3, [r7, #20]
 800c978:	4413      	add	r3, r2
 800c97a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c97e:	461a      	mov	r2, r3
 800c980:	68bb      	ldr	r3, [r7, #8]
 800c982:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800c984:	2300      	movs	r3, #0
}
 800c986:	4618      	mov	r0, r3
 800c988:	371c      	adds	r7, #28
 800c98a:	46bd      	mov	sp, r7
 800c98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c990:	4770      	bx	lr
 800c992:	bf00      	nop
 800c994:	1ff80000 	.word	0x1ff80000

0800c998 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800c998:	b580      	push	{r7, lr}
 800c99a:	b088      	sub	sp, #32
 800c99c:	af00      	add	r7, sp, #0
 800c99e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800c9a0:	2300      	movs	r3, #0
 800c9a2:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800c9a8:	2300      	movs	r3, #0
 800c9aa:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800c9ac:	6878      	ldr	r0, [r7, #4]
 800c9ae:	f7ff f911 	bl	800bbd4 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800c9b2:	2110      	movs	r1, #16
 800c9b4:	6878      	ldr	r0, [r7, #4]
 800c9b6:	f7ff f96b 	bl	800bc90 <USB_FlushTxFifo>
 800c9ba:	4603      	mov	r3, r0
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d001      	beq.n	800c9c4 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800c9c0:	2301      	movs	r3, #1
 800c9c2:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800c9c4:	6878      	ldr	r0, [r7, #4]
 800c9c6:	f7ff f997 	bl	800bcf8 <USB_FlushRxFifo>
 800c9ca:	4603      	mov	r3, r0
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d001      	beq.n	800c9d4 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800c9d0:	2301      	movs	r3, #1
 800c9d2:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800c9d4:	2300      	movs	r3, #0
 800c9d6:	61bb      	str	r3, [r7, #24]
 800c9d8:	e01f      	b.n	800ca1a <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800c9da:	69bb      	ldr	r3, [r7, #24]
 800c9dc:	015a      	lsls	r2, r3, #5
 800c9de:	697b      	ldr	r3, [r7, #20]
 800c9e0:	4413      	add	r3, r2
 800c9e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800c9ea:	693b      	ldr	r3, [r7, #16]
 800c9ec:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c9f0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800c9f2:	693b      	ldr	r3, [r7, #16]
 800c9f4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c9f8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800c9fa:	693b      	ldr	r3, [r7, #16]
 800c9fc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ca00:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800ca02:	69bb      	ldr	r3, [r7, #24]
 800ca04:	015a      	lsls	r2, r3, #5
 800ca06:	697b      	ldr	r3, [r7, #20]
 800ca08:	4413      	add	r3, r2
 800ca0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ca0e:	461a      	mov	r2, r3
 800ca10:	693b      	ldr	r3, [r7, #16]
 800ca12:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800ca14:	69bb      	ldr	r3, [r7, #24]
 800ca16:	3301      	adds	r3, #1
 800ca18:	61bb      	str	r3, [r7, #24]
 800ca1a:	69bb      	ldr	r3, [r7, #24]
 800ca1c:	2b0f      	cmp	r3, #15
 800ca1e:	d9dc      	bls.n	800c9da <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800ca20:	2300      	movs	r3, #0
 800ca22:	61bb      	str	r3, [r7, #24]
 800ca24:	e034      	b.n	800ca90 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800ca26:	69bb      	ldr	r3, [r7, #24]
 800ca28:	015a      	lsls	r2, r3, #5
 800ca2a:	697b      	ldr	r3, [r7, #20]
 800ca2c:	4413      	add	r3, r2
 800ca2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800ca36:	693b      	ldr	r3, [r7, #16]
 800ca38:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ca3c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800ca3e:	693b      	ldr	r3, [r7, #16]
 800ca40:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ca44:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800ca46:	693b      	ldr	r3, [r7, #16]
 800ca48:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ca4c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800ca4e:	69bb      	ldr	r3, [r7, #24]
 800ca50:	015a      	lsls	r2, r3, #5
 800ca52:	697b      	ldr	r3, [r7, #20]
 800ca54:	4413      	add	r3, r2
 800ca56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ca5a:	461a      	mov	r2, r3
 800ca5c:	693b      	ldr	r3, [r7, #16]
 800ca5e:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	3301      	adds	r3, #1
 800ca64:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ca6c:	d80c      	bhi.n	800ca88 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ca6e:	69bb      	ldr	r3, [r7, #24]
 800ca70:	015a      	lsls	r2, r3, #5
 800ca72:	697b      	ldr	r3, [r7, #20]
 800ca74:	4413      	add	r3, r2
 800ca76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ca80:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ca84:	d0ec      	beq.n	800ca60 <USB_StopHost+0xc8>
 800ca86:	e000      	b.n	800ca8a <USB_StopHost+0xf2>
        break;
 800ca88:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800ca8a:	69bb      	ldr	r3, [r7, #24]
 800ca8c:	3301      	adds	r3, #1
 800ca8e:	61bb      	str	r3, [r7, #24]
 800ca90:	69bb      	ldr	r3, [r7, #24]
 800ca92:	2b0f      	cmp	r3, #15
 800ca94:	d9c7      	bls.n	800ca26 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800ca96:	697b      	ldr	r3, [r7, #20]
 800ca98:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ca9c:	461a      	mov	r2, r3
 800ca9e:	f04f 33ff 	mov.w	r3, #4294967295
 800caa2:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	f04f 32ff 	mov.w	r2, #4294967295
 800caaa:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800caac:	6878      	ldr	r0, [r7, #4]
 800caae:	f7ff f880 	bl	800bbb2 <USB_EnableGlobalInt>

  return ret;
 800cab2:	7ffb      	ldrb	r3, [r7, #31]
}
 800cab4:	4618      	mov	r0, r3
 800cab6:	3720      	adds	r7, #32
 800cab8:	46bd      	mov	sp, r7
 800caba:	bd80      	pop	{r7, pc}

0800cabc <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800cabc:	b590      	push	{r4, r7, lr}
 800cabe:	b089      	sub	sp, #36	; 0x24
 800cac0:	af04      	add	r7, sp, #16
 800cac2:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800cac4:	2301      	movs	r3, #1
 800cac6:	2202      	movs	r2, #2
 800cac8:	2102      	movs	r1, #2
 800caca:	6878      	ldr	r0, [r7, #4]
 800cacc:	f000 fc66 	bl	800d39c <USBH_FindInterface>
 800cad0:	4603      	mov	r3, r0
 800cad2:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800cad4:	7bfb      	ldrb	r3, [r7, #15]
 800cad6:	2bff      	cmp	r3, #255	; 0xff
 800cad8:	d002      	beq.n	800cae0 <USBH_CDC_InterfaceInit+0x24>
 800cada:	7bfb      	ldrb	r3, [r7, #15]
 800cadc:	2b01      	cmp	r3, #1
 800cade:	d901      	bls.n	800cae4 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800cae0:	2302      	movs	r3, #2
 800cae2:	e13d      	b.n	800cd60 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800cae4:	7bfb      	ldrb	r3, [r7, #15]
 800cae6:	4619      	mov	r1, r3
 800cae8:	6878      	ldr	r0, [r7, #4]
 800caea:	f000 fc3b 	bl	800d364 <USBH_SelectInterface>
 800caee:	4603      	mov	r3, r0
 800caf0:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800caf2:	7bbb      	ldrb	r3, [r7, #14]
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	d001      	beq.n	800cafc <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800caf8:	2302      	movs	r3, #2
 800cafa:	e131      	b.n	800cd60 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800cb02:	2050      	movs	r0, #80	; 0x50
 800cb04:	f002 fb3c 	bl	800f180 <malloc>
 800cb08:	4603      	mov	r3, r0
 800cb0a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800cb12:	69db      	ldr	r3, [r3, #28]
 800cb14:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800cb16:	68bb      	ldr	r3, [r7, #8]
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d101      	bne.n	800cb20 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800cb1c:	2302      	movs	r3, #2
 800cb1e:	e11f      	b.n	800cd60 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800cb20:	2250      	movs	r2, #80	; 0x50
 800cb22:	2100      	movs	r1, #0
 800cb24:	68b8      	ldr	r0, [r7, #8]
 800cb26:	f002 fb49 	bl	800f1bc <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800cb2a:	7bfb      	ldrb	r3, [r7, #15]
 800cb2c:	687a      	ldr	r2, [r7, #4]
 800cb2e:	211a      	movs	r1, #26
 800cb30:	fb01 f303 	mul.w	r3, r1, r3
 800cb34:	4413      	add	r3, r2
 800cb36:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800cb3a:	781b      	ldrb	r3, [r3, #0]
 800cb3c:	b25b      	sxtb	r3, r3
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	da15      	bge.n	800cb6e <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800cb42:	7bfb      	ldrb	r3, [r7, #15]
 800cb44:	687a      	ldr	r2, [r7, #4]
 800cb46:	211a      	movs	r1, #26
 800cb48:	fb01 f303 	mul.w	r3, r1, r3
 800cb4c:	4413      	add	r3, r2
 800cb4e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800cb52:	781a      	ldrb	r2, [r3, #0]
 800cb54:	68bb      	ldr	r3, [r7, #8]
 800cb56:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800cb58:	7bfb      	ldrb	r3, [r7, #15]
 800cb5a:	687a      	ldr	r2, [r7, #4]
 800cb5c:	211a      	movs	r1, #26
 800cb5e:	fb01 f303 	mul.w	r3, r1, r3
 800cb62:	4413      	add	r3, r2
 800cb64:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800cb68:	881a      	ldrh	r2, [r3, #0]
 800cb6a:	68bb      	ldr	r3, [r7, #8]
 800cb6c:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800cb6e:	68bb      	ldr	r3, [r7, #8]
 800cb70:	785b      	ldrb	r3, [r3, #1]
 800cb72:	4619      	mov	r1, r3
 800cb74:	6878      	ldr	r0, [r7, #4]
 800cb76:	f001 ff2c 	bl	800e9d2 <USBH_AllocPipe>
 800cb7a:	4603      	mov	r3, r0
 800cb7c:	461a      	mov	r2, r3
 800cb7e:	68bb      	ldr	r3, [r7, #8]
 800cb80:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800cb82:	68bb      	ldr	r3, [r7, #8]
 800cb84:	7819      	ldrb	r1, [r3, #0]
 800cb86:	68bb      	ldr	r3, [r7, #8]
 800cb88:	7858      	ldrb	r0, [r3, #1]
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800cb96:	68ba      	ldr	r2, [r7, #8]
 800cb98:	8952      	ldrh	r2, [r2, #10]
 800cb9a:	9202      	str	r2, [sp, #8]
 800cb9c:	2203      	movs	r2, #3
 800cb9e:	9201      	str	r2, [sp, #4]
 800cba0:	9300      	str	r3, [sp, #0]
 800cba2:	4623      	mov	r3, r4
 800cba4:	4602      	mov	r2, r0
 800cba6:	6878      	ldr	r0, [r7, #4]
 800cba8:	f001 fee4 	bl	800e974 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800cbac:	68bb      	ldr	r3, [r7, #8]
 800cbae:	781b      	ldrb	r3, [r3, #0]
 800cbb0:	2200      	movs	r2, #0
 800cbb2:	4619      	mov	r1, r3
 800cbb4:	6878      	ldr	r0, [r7, #4]
 800cbb6:	f002 f9f3 	bl	800efa0 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800cbba:	2300      	movs	r3, #0
 800cbbc:	2200      	movs	r2, #0
 800cbbe:	210a      	movs	r1, #10
 800cbc0:	6878      	ldr	r0, [r7, #4]
 800cbc2:	f000 fbeb 	bl	800d39c <USBH_FindInterface>
 800cbc6:	4603      	mov	r3, r0
 800cbc8:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800cbca:	7bfb      	ldrb	r3, [r7, #15]
 800cbcc:	2bff      	cmp	r3, #255	; 0xff
 800cbce:	d002      	beq.n	800cbd6 <USBH_CDC_InterfaceInit+0x11a>
 800cbd0:	7bfb      	ldrb	r3, [r7, #15]
 800cbd2:	2b01      	cmp	r3, #1
 800cbd4:	d901      	bls.n	800cbda <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800cbd6:	2302      	movs	r3, #2
 800cbd8:	e0c2      	b.n	800cd60 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800cbda:	7bfb      	ldrb	r3, [r7, #15]
 800cbdc:	687a      	ldr	r2, [r7, #4]
 800cbde:	211a      	movs	r1, #26
 800cbe0:	fb01 f303 	mul.w	r3, r1, r3
 800cbe4:	4413      	add	r3, r2
 800cbe6:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800cbea:	781b      	ldrb	r3, [r3, #0]
 800cbec:	b25b      	sxtb	r3, r3
 800cbee:	2b00      	cmp	r3, #0
 800cbf0:	da16      	bge.n	800cc20 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800cbf2:	7bfb      	ldrb	r3, [r7, #15]
 800cbf4:	687a      	ldr	r2, [r7, #4]
 800cbf6:	211a      	movs	r1, #26
 800cbf8:	fb01 f303 	mul.w	r3, r1, r3
 800cbfc:	4413      	add	r3, r2
 800cbfe:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800cc02:	781a      	ldrb	r2, [r3, #0]
 800cc04:	68bb      	ldr	r3, [r7, #8]
 800cc06:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800cc08:	7bfb      	ldrb	r3, [r7, #15]
 800cc0a:	687a      	ldr	r2, [r7, #4]
 800cc0c:	211a      	movs	r1, #26
 800cc0e:	fb01 f303 	mul.w	r3, r1, r3
 800cc12:	4413      	add	r3, r2
 800cc14:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800cc18:	881a      	ldrh	r2, [r3, #0]
 800cc1a:	68bb      	ldr	r3, [r7, #8]
 800cc1c:	835a      	strh	r2, [r3, #26]
 800cc1e:	e015      	b.n	800cc4c <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800cc20:	7bfb      	ldrb	r3, [r7, #15]
 800cc22:	687a      	ldr	r2, [r7, #4]
 800cc24:	211a      	movs	r1, #26
 800cc26:	fb01 f303 	mul.w	r3, r1, r3
 800cc2a:	4413      	add	r3, r2
 800cc2c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800cc30:	781a      	ldrb	r2, [r3, #0]
 800cc32:	68bb      	ldr	r3, [r7, #8]
 800cc34:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800cc36:	7bfb      	ldrb	r3, [r7, #15]
 800cc38:	687a      	ldr	r2, [r7, #4]
 800cc3a:	211a      	movs	r1, #26
 800cc3c:	fb01 f303 	mul.w	r3, r1, r3
 800cc40:	4413      	add	r3, r2
 800cc42:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800cc46:	881a      	ldrh	r2, [r3, #0]
 800cc48:	68bb      	ldr	r3, [r7, #8]
 800cc4a:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800cc4c:	7bfb      	ldrb	r3, [r7, #15]
 800cc4e:	687a      	ldr	r2, [r7, #4]
 800cc50:	211a      	movs	r1, #26
 800cc52:	fb01 f303 	mul.w	r3, r1, r3
 800cc56:	4413      	add	r3, r2
 800cc58:	f203 3356 	addw	r3, r3, #854	; 0x356
 800cc5c:	781b      	ldrb	r3, [r3, #0]
 800cc5e:	b25b      	sxtb	r3, r3
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	da16      	bge.n	800cc92 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800cc64:	7bfb      	ldrb	r3, [r7, #15]
 800cc66:	687a      	ldr	r2, [r7, #4]
 800cc68:	211a      	movs	r1, #26
 800cc6a:	fb01 f303 	mul.w	r3, r1, r3
 800cc6e:	4413      	add	r3, r2
 800cc70:	f203 3356 	addw	r3, r3, #854	; 0x356
 800cc74:	781a      	ldrb	r2, [r3, #0]
 800cc76:	68bb      	ldr	r3, [r7, #8]
 800cc78:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800cc7a:	7bfb      	ldrb	r3, [r7, #15]
 800cc7c:	687a      	ldr	r2, [r7, #4]
 800cc7e:	211a      	movs	r1, #26
 800cc80:	fb01 f303 	mul.w	r3, r1, r3
 800cc84:	4413      	add	r3, r2
 800cc86:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800cc8a:	881a      	ldrh	r2, [r3, #0]
 800cc8c:	68bb      	ldr	r3, [r7, #8]
 800cc8e:	835a      	strh	r2, [r3, #26]
 800cc90:	e015      	b.n	800ccbe <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800cc92:	7bfb      	ldrb	r3, [r7, #15]
 800cc94:	687a      	ldr	r2, [r7, #4]
 800cc96:	211a      	movs	r1, #26
 800cc98:	fb01 f303 	mul.w	r3, r1, r3
 800cc9c:	4413      	add	r3, r2
 800cc9e:	f203 3356 	addw	r3, r3, #854	; 0x356
 800cca2:	781a      	ldrb	r2, [r3, #0]
 800cca4:	68bb      	ldr	r3, [r7, #8]
 800cca6:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800cca8:	7bfb      	ldrb	r3, [r7, #15]
 800ccaa:	687a      	ldr	r2, [r7, #4]
 800ccac:	211a      	movs	r1, #26
 800ccae:	fb01 f303 	mul.w	r3, r1, r3
 800ccb2:	4413      	add	r3, r2
 800ccb4:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800ccb8:	881a      	ldrh	r2, [r3, #0]
 800ccba:	68bb      	ldr	r3, [r7, #8]
 800ccbc:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800ccbe:	68bb      	ldr	r3, [r7, #8]
 800ccc0:	7b9b      	ldrb	r3, [r3, #14]
 800ccc2:	4619      	mov	r1, r3
 800ccc4:	6878      	ldr	r0, [r7, #4]
 800ccc6:	f001 fe84 	bl	800e9d2 <USBH_AllocPipe>
 800ccca:	4603      	mov	r3, r0
 800cccc:	461a      	mov	r2, r3
 800ccce:	68bb      	ldr	r3, [r7, #8]
 800ccd0:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800ccd2:	68bb      	ldr	r3, [r7, #8]
 800ccd4:	7bdb      	ldrb	r3, [r3, #15]
 800ccd6:	4619      	mov	r1, r3
 800ccd8:	6878      	ldr	r0, [r7, #4]
 800ccda:	f001 fe7a 	bl	800e9d2 <USBH_AllocPipe>
 800ccde:	4603      	mov	r3, r0
 800cce0:	461a      	mov	r2, r3
 800cce2:	68bb      	ldr	r3, [r7, #8]
 800cce4:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800cce6:	68bb      	ldr	r3, [r7, #8]
 800cce8:	7b59      	ldrb	r1, [r3, #13]
 800ccea:	68bb      	ldr	r3, [r7, #8]
 800ccec:	7b98      	ldrb	r0, [r3, #14]
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800ccfa:	68ba      	ldr	r2, [r7, #8]
 800ccfc:	8b12      	ldrh	r2, [r2, #24]
 800ccfe:	9202      	str	r2, [sp, #8]
 800cd00:	2202      	movs	r2, #2
 800cd02:	9201      	str	r2, [sp, #4]
 800cd04:	9300      	str	r3, [sp, #0]
 800cd06:	4623      	mov	r3, r4
 800cd08:	4602      	mov	r2, r0
 800cd0a:	6878      	ldr	r0, [r7, #4]
 800cd0c:	f001 fe32 	bl	800e974 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800cd10:	68bb      	ldr	r3, [r7, #8]
 800cd12:	7b19      	ldrb	r1, [r3, #12]
 800cd14:	68bb      	ldr	r3, [r7, #8]
 800cd16:	7bd8      	ldrb	r0, [r3, #15]
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800cd24:	68ba      	ldr	r2, [r7, #8]
 800cd26:	8b52      	ldrh	r2, [r2, #26]
 800cd28:	9202      	str	r2, [sp, #8]
 800cd2a:	2202      	movs	r2, #2
 800cd2c:	9201      	str	r2, [sp, #4]
 800cd2e:	9300      	str	r3, [sp, #0]
 800cd30:	4623      	mov	r3, r4
 800cd32:	4602      	mov	r2, r0
 800cd34:	6878      	ldr	r0, [r7, #4]
 800cd36:	f001 fe1d 	bl	800e974 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800cd3a:	68bb      	ldr	r3, [r7, #8]
 800cd3c:	2200      	movs	r2, #0
 800cd3e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800cd42:	68bb      	ldr	r3, [r7, #8]
 800cd44:	7b5b      	ldrb	r3, [r3, #13]
 800cd46:	2200      	movs	r2, #0
 800cd48:	4619      	mov	r1, r3
 800cd4a:	6878      	ldr	r0, [r7, #4]
 800cd4c:	f002 f928 	bl	800efa0 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800cd50:	68bb      	ldr	r3, [r7, #8]
 800cd52:	7b1b      	ldrb	r3, [r3, #12]
 800cd54:	2200      	movs	r2, #0
 800cd56:	4619      	mov	r1, r3
 800cd58:	6878      	ldr	r0, [r7, #4]
 800cd5a:	f002 f921 	bl	800efa0 <USBH_LL_SetToggle>

  return USBH_OK;
 800cd5e:	2300      	movs	r3, #0
}
 800cd60:	4618      	mov	r0, r3
 800cd62:	3714      	adds	r7, #20
 800cd64:	46bd      	mov	sp, r7
 800cd66:	bd90      	pop	{r4, r7, pc}

0800cd68 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800cd68:	b580      	push	{r7, lr}
 800cd6a:	b084      	sub	sp, #16
 800cd6c:	af00      	add	r7, sp, #0
 800cd6e:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800cd76:	69db      	ldr	r3, [r3, #28]
 800cd78:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	781b      	ldrb	r3, [r3, #0]
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d00e      	beq.n	800cda0 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	781b      	ldrb	r3, [r3, #0]
 800cd86:	4619      	mov	r1, r3
 800cd88:	6878      	ldr	r0, [r7, #4]
 800cd8a:	f001 fe12 	bl	800e9b2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	781b      	ldrb	r3, [r3, #0]
 800cd92:	4619      	mov	r1, r3
 800cd94:	6878      	ldr	r0, [r7, #4]
 800cd96:	f001 fe3d 	bl	800ea14 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	2200      	movs	r2, #0
 800cd9e:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	7b1b      	ldrb	r3, [r3, #12]
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d00e      	beq.n	800cdc6 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	7b1b      	ldrb	r3, [r3, #12]
 800cdac:	4619      	mov	r1, r3
 800cdae:	6878      	ldr	r0, [r7, #4]
 800cdb0:	f001 fdff 	bl	800e9b2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	7b1b      	ldrb	r3, [r3, #12]
 800cdb8:	4619      	mov	r1, r3
 800cdba:	6878      	ldr	r0, [r7, #4]
 800cdbc:	f001 fe2a 	bl	800ea14 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800cdc0:	68fb      	ldr	r3, [r7, #12]
 800cdc2:	2200      	movs	r2, #0
 800cdc4:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	7b5b      	ldrb	r3, [r3, #13]
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d00e      	beq.n	800cdec <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	7b5b      	ldrb	r3, [r3, #13]
 800cdd2:	4619      	mov	r1, r3
 800cdd4:	6878      	ldr	r0, [r7, #4]
 800cdd6:	f001 fdec 	bl	800e9b2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800cdda:	68fb      	ldr	r3, [r7, #12]
 800cddc:	7b5b      	ldrb	r3, [r3, #13]
 800cdde:	4619      	mov	r1, r3
 800cde0:	6878      	ldr	r0, [r7, #4]
 800cde2:	f001 fe17 	bl	800ea14 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	2200      	movs	r2, #0
 800cdea:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800cdf2:	69db      	ldr	r3, [r3, #28]
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d00b      	beq.n	800ce10 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800cdfe:	69db      	ldr	r3, [r3, #28]
 800ce00:	4618      	mov	r0, r3
 800ce02:	f002 f9c5 	bl	800f190 <free>
    phost->pActiveClass->pData = 0U;
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ce0c:	2200      	movs	r2, #0
 800ce0e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800ce10:	2300      	movs	r3, #0
}
 800ce12:	4618      	mov	r0, r3
 800ce14:	3710      	adds	r7, #16
 800ce16:	46bd      	mov	sp, r7
 800ce18:	bd80      	pop	{r7, pc}

0800ce1a <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800ce1a:	b580      	push	{r7, lr}
 800ce1c:	b084      	sub	sp, #16
 800ce1e:	af00      	add	r7, sp, #0
 800ce20:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ce28:	69db      	ldr	r3, [r3, #28]
 800ce2a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800ce2c:	68fb      	ldr	r3, [r7, #12]
 800ce2e:	3340      	adds	r3, #64	; 0x40
 800ce30:	4619      	mov	r1, r3
 800ce32:	6878      	ldr	r0, [r7, #4]
 800ce34:	f000 f8b1 	bl	800cf9a <GetLineCoding>
 800ce38:	4603      	mov	r3, r0
 800ce3a:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800ce3c:	7afb      	ldrb	r3, [r7, #11]
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d105      	bne.n	800ce4e <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800ce48:	2102      	movs	r1, #2
 800ce4a:	6878      	ldr	r0, [r7, #4]
 800ce4c:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800ce4e:	7afb      	ldrb	r3, [r7, #11]
}
 800ce50:	4618      	mov	r0, r3
 800ce52:	3710      	adds	r7, #16
 800ce54:	46bd      	mov	sp, r7
 800ce56:	bd80      	pop	{r7, pc}

0800ce58 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800ce58:	b580      	push	{r7, lr}
 800ce5a:	b084      	sub	sp, #16
 800ce5c:	af00      	add	r7, sp, #0
 800ce5e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800ce60:	2301      	movs	r3, #1
 800ce62:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800ce64:	2300      	movs	r3, #0
 800ce66:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ce6e:	69db      	ldr	r3, [r3, #28]
 800ce70:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800ce72:	68bb      	ldr	r3, [r7, #8]
 800ce74:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800ce78:	2b04      	cmp	r3, #4
 800ce7a:	d877      	bhi.n	800cf6c <USBH_CDC_Process+0x114>
 800ce7c:	a201      	add	r2, pc, #4	; (adr r2, 800ce84 <USBH_CDC_Process+0x2c>)
 800ce7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce82:	bf00      	nop
 800ce84:	0800ce99 	.word	0x0800ce99
 800ce88:	0800ce9f 	.word	0x0800ce9f
 800ce8c:	0800cecf 	.word	0x0800cecf
 800ce90:	0800cf43 	.word	0x0800cf43
 800ce94:	0800cf51 	.word	0x0800cf51
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800ce98:	2300      	movs	r3, #0
 800ce9a:	73fb      	strb	r3, [r7, #15]
      break;
 800ce9c:	e06d      	b.n	800cf7a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800ce9e:	68bb      	ldr	r3, [r7, #8]
 800cea0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cea2:	4619      	mov	r1, r3
 800cea4:	6878      	ldr	r0, [r7, #4]
 800cea6:	f000 f897 	bl	800cfd8 <SetLineCoding>
 800ceaa:	4603      	mov	r3, r0
 800ceac:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800ceae:	7bbb      	ldrb	r3, [r7, #14]
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d104      	bne.n	800cebe <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800ceb4:	68bb      	ldr	r3, [r7, #8]
 800ceb6:	2202      	movs	r2, #2
 800ceb8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800cebc:	e058      	b.n	800cf70 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800cebe:	7bbb      	ldrb	r3, [r7, #14]
 800cec0:	2b01      	cmp	r3, #1
 800cec2:	d055      	beq.n	800cf70 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800cec4:	68bb      	ldr	r3, [r7, #8]
 800cec6:	2204      	movs	r2, #4
 800cec8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800cecc:	e050      	b.n	800cf70 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800cece:	68bb      	ldr	r3, [r7, #8]
 800ced0:	3340      	adds	r3, #64	; 0x40
 800ced2:	4619      	mov	r1, r3
 800ced4:	6878      	ldr	r0, [r7, #4]
 800ced6:	f000 f860 	bl	800cf9a <GetLineCoding>
 800ceda:	4603      	mov	r3, r0
 800cedc:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800cede:	7bbb      	ldrb	r3, [r7, #14]
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	d126      	bne.n	800cf32 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800cee4:	68bb      	ldr	r3, [r7, #8]
 800cee6:	2200      	movs	r2, #0
 800cee8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800ceec:	68bb      	ldr	r3, [r7, #8]
 800ceee:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800cef2:	68bb      	ldr	r3, [r7, #8]
 800cef4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cef6:	791b      	ldrb	r3, [r3, #4]
 800cef8:	429a      	cmp	r2, r3
 800cefa:	d13b      	bne.n	800cf74 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800cefc:	68bb      	ldr	r3, [r7, #8]
 800cefe:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800cf02:	68bb      	ldr	r3, [r7, #8]
 800cf04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cf06:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800cf08:	429a      	cmp	r2, r3
 800cf0a:	d133      	bne.n	800cf74 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800cf0c:	68bb      	ldr	r3, [r7, #8]
 800cf0e:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800cf12:	68bb      	ldr	r3, [r7, #8]
 800cf14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cf16:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800cf18:	429a      	cmp	r2, r3
 800cf1a:	d12b      	bne.n	800cf74 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800cf1c:	68bb      	ldr	r3, [r7, #8]
 800cf1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800cf20:	68bb      	ldr	r3, [r7, #8]
 800cf22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cf24:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800cf26:	429a      	cmp	r2, r3
 800cf28:	d124      	bne.n	800cf74 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800cf2a:	6878      	ldr	r0, [r7, #4]
 800cf2c:	f000 f958 	bl	800d1e0 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800cf30:	e020      	b.n	800cf74 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800cf32:	7bbb      	ldrb	r3, [r7, #14]
 800cf34:	2b01      	cmp	r3, #1
 800cf36:	d01d      	beq.n	800cf74 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800cf38:	68bb      	ldr	r3, [r7, #8]
 800cf3a:	2204      	movs	r2, #4
 800cf3c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800cf40:	e018      	b.n	800cf74 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800cf42:	6878      	ldr	r0, [r7, #4]
 800cf44:	f000 f867 	bl	800d016 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800cf48:	6878      	ldr	r0, [r7, #4]
 800cf4a:	f000 f8da 	bl	800d102 <CDC_ProcessReception>
      break;
 800cf4e:	e014      	b.n	800cf7a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800cf50:	2100      	movs	r1, #0
 800cf52:	6878      	ldr	r0, [r7, #4]
 800cf54:	f000 ffef 	bl	800df36 <USBH_ClrFeature>
 800cf58:	4603      	mov	r3, r0
 800cf5a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800cf5c:	7bbb      	ldrb	r3, [r7, #14]
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d10a      	bne.n	800cf78 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800cf62:	68bb      	ldr	r3, [r7, #8]
 800cf64:	2200      	movs	r2, #0
 800cf66:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 800cf6a:	e005      	b.n	800cf78 <USBH_CDC_Process+0x120>

    default:
      break;
 800cf6c:	bf00      	nop
 800cf6e:	e004      	b.n	800cf7a <USBH_CDC_Process+0x122>
      break;
 800cf70:	bf00      	nop
 800cf72:	e002      	b.n	800cf7a <USBH_CDC_Process+0x122>
      break;
 800cf74:	bf00      	nop
 800cf76:	e000      	b.n	800cf7a <USBH_CDC_Process+0x122>
      break;
 800cf78:	bf00      	nop

  }

  return status;
 800cf7a:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf7c:	4618      	mov	r0, r3
 800cf7e:	3710      	adds	r7, #16
 800cf80:	46bd      	mov	sp, r7
 800cf82:	bd80      	pop	{r7, pc}

0800cf84 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800cf84:	b480      	push	{r7}
 800cf86:	b083      	sub	sp, #12
 800cf88:	af00      	add	r7, sp, #0
 800cf8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800cf8c:	2300      	movs	r3, #0
}
 800cf8e:	4618      	mov	r0, r3
 800cf90:	370c      	adds	r7, #12
 800cf92:	46bd      	mov	sp, r7
 800cf94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf98:	4770      	bx	lr

0800cf9a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800cf9a:	b580      	push	{r7, lr}
 800cf9c:	b082      	sub	sp, #8
 800cf9e:	af00      	add	r7, sp, #0
 800cfa0:	6078      	str	r0, [r7, #4]
 800cfa2:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	22a1      	movs	r2, #161	; 0xa1
 800cfa8:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	2221      	movs	r2, #33	; 0x21
 800cfae:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	2200      	movs	r2, #0
 800cfb4:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	2200      	movs	r2, #0
 800cfba:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	2207      	movs	r2, #7
 800cfc0:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800cfc2:	683b      	ldr	r3, [r7, #0]
 800cfc4:	2207      	movs	r2, #7
 800cfc6:	4619      	mov	r1, r3
 800cfc8:	6878      	ldr	r0, [r7, #4]
 800cfca:	f001 fa81 	bl	800e4d0 <USBH_CtlReq>
 800cfce:	4603      	mov	r3, r0
}
 800cfd0:	4618      	mov	r0, r3
 800cfd2:	3708      	adds	r7, #8
 800cfd4:	46bd      	mov	sp, r7
 800cfd6:	bd80      	pop	{r7, pc}

0800cfd8 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800cfd8:	b580      	push	{r7, lr}
 800cfda:	b082      	sub	sp, #8
 800cfdc:	af00      	add	r7, sp, #0
 800cfde:	6078      	str	r0, [r7, #4]
 800cfe0:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	2221      	movs	r2, #33	; 0x21
 800cfe6:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	2220      	movs	r2, #32
 800cfec:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	2200      	movs	r2, #0
 800cff2:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	2200      	movs	r2, #0
 800cff8:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	2207      	movs	r2, #7
 800cffe:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800d000:	683b      	ldr	r3, [r7, #0]
 800d002:	2207      	movs	r2, #7
 800d004:	4619      	mov	r1, r3
 800d006:	6878      	ldr	r0, [r7, #4]
 800d008:	f001 fa62 	bl	800e4d0 <USBH_CtlReq>
 800d00c:	4603      	mov	r3, r0
}
 800d00e:	4618      	mov	r0, r3
 800d010:	3708      	adds	r7, #8
 800d012:	46bd      	mov	sp, r7
 800d014:	bd80      	pop	{r7, pc}

0800d016 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800d016:	b580      	push	{r7, lr}
 800d018:	b086      	sub	sp, #24
 800d01a:	af02      	add	r7, sp, #8
 800d01c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d024:	69db      	ldr	r3, [r3, #28]
 800d026:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800d028:	2300      	movs	r3, #0
 800d02a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800d032:	2b01      	cmp	r3, #1
 800d034:	d002      	beq.n	800d03c <CDC_ProcessTransmission+0x26>
 800d036:	2b02      	cmp	r3, #2
 800d038:	d023      	beq.n	800d082 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800d03a:	e05e      	b.n	800d0fa <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800d03c:	68fb      	ldr	r3, [r7, #12]
 800d03e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d040:	68fa      	ldr	r2, [r7, #12]
 800d042:	8b12      	ldrh	r2, [r2, #24]
 800d044:	4293      	cmp	r3, r2
 800d046:	d90b      	bls.n	800d060 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800d048:	68fb      	ldr	r3, [r7, #12]
 800d04a:	69d9      	ldr	r1, [r3, #28]
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	8b1a      	ldrh	r2, [r3, #24]
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	7b5b      	ldrb	r3, [r3, #13]
 800d054:	2001      	movs	r0, #1
 800d056:	9000      	str	r0, [sp, #0]
 800d058:	6878      	ldr	r0, [r7, #4]
 800d05a:	f001 fc48 	bl	800e8ee <USBH_BulkSendData>
 800d05e:	e00b      	b.n	800d078 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 800d068:	b29a      	uxth	r2, r3
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	7b5b      	ldrb	r3, [r3, #13]
 800d06e:	2001      	movs	r0, #1
 800d070:	9000      	str	r0, [sp, #0]
 800d072:	6878      	ldr	r0, [r7, #4]
 800d074:	f001 fc3b 	bl	800e8ee <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800d078:	68fb      	ldr	r3, [r7, #12]
 800d07a:	2202      	movs	r2, #2
 800d07c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800d080:	e03b      	b.n	800d0fa <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	7b5b      	ldrb	r3, [r3, #13]
 800d086:	4619      	mov	r1, r3
 800d088:	6878      	ldr	r0, [r7, #4]
 800d08a:	f001 ff5f 	bl	800ef4c <USBH_LL_GetURBState>
 800d08e:	4603      	mov	r3, r0
 800d090:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800d092:	7afb      	ldrb	r3, [r7, #11]
 800d094:	2b01      	cmp	r3, #1
 800d096:	d128      	bne.n	800d0ea <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d09c:	68fa      	ldr	r2, [r7, #12]
 800d09e:	8b12      	ldrh	r2, [r2, #24]
 800d0a0:	4293      	cmp	r3, r2
 800d0a2:	d90e      	bls.n	800d0c2 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d0a8:	68fa      	ldr	r2, [r7, #12]
 800d0aa:	8b12      	ldrh	r2, [r2, #24]
 800d0ac:	1a9a      	subs	r2, r3, r2
 800d0ae:	68fb      	ldr	r3, [r7, #12]
 800d0b0:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	69db      	ldr	r3, [r3, #28]
 800d0b6:	68fa      	ldr	r2, [r7, #12]
 800d0b8:	8b12      	ldrh	r2, [r2, #24]
 800d0ba:	441a      	add	r2, r3
 800d0bc:	68fb      	ldr	r3, [r7, #12]
 800d0be:	61da      	str	r2, [r3, #28]
 800d0c0:	e002      	b.n	800d0c8 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	2200      	movs	r2, #0
 800d0c6:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d004      	beq.n	800d0da <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	2201      	movs	r2, #1
 800d0d4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800d0d8:	e00e      	b.n	800d0f8 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800d0da:	68fb      	ldr	r3, [r7, #12]
 800d0dc:	2200      	movs	r2, #0
 800d0de:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 800d0e2:	6878      	ldr	r0, [r7, #4]
 800d0e4:	f000 f868 	bl	800d1b8 <USBH_CDC_TransmitCallback>
      break;
 800d0e8:	e006      	b.n	800d0f8 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800d0ea:	7afb      	ldrb	r3, [r7, #11]
 800d0ec:	2b02      	cmp	r3, #2
 800d0ee:	d103      	bne.n	800d0f8 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	2201      	movs	r2, #1
 800d0f4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800d0f8:	bf00      	nop
  }
}
 800d0fa:	bf00      	nop
 800d0fc:	3710      	adds	r7, #16
 800d0fe:	46bd      	mov	sp, r7
 800d100:	bd80      	pop	{r7, pc}

0800d102 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800d102:	b580      	push	{r7, lr}
 800d104:	b086      	sub	sp, #24
 800d106:	af00      	add	r7, sp, #0
 800d108:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d110:	69db      	ldr	r3, [r3, #28]
 800d112:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800d114:	2300      	movs	r3, #0
 800d116:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800d118:	697b      	ldr	r3, [r7, #20]
 800d11a:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800d11e:	2b03      	cmp	r3, #3
 800d120:	d002      	beq.n	800d128 <CDC_ProcessReception+0x26>
 800d122:	2b04      	cmp	r3, #4
 800d124:	d00e      	beq.n	800d144 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800d126:	e043      	b.n	800d1b0 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 800d128:	697b      	ldr	r3, [r7, #20]
 800d12a:	6a19      	ldr	r1, [r3, #32]
 800d12c:	697b      	ldr	r3, [r7, #20]
 800d12e:	8b5a      	ldrh	r2, [r3, #26]
 800d130:	697b      	ldr	r3, [r7, #20]
 800d132:	7b1b      	ldrb	r3, [r3, #12]
 800d134:	6878      	ldr	r0, [r7, #4]
 800d136:	f001 fbff 	bl	800e938 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800d13a:	697b      	ldr	r3, [r7, #20]
 800d13c:	2204      	movs	r2, #4
 800d13e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800d142:	e035      	b.n	800d1b0 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800d144:	697b      	ldr	r3, [r7, #20]
 800d146:	7b1b      	ldrb	r3, [r3, #12]
 800d148:	4619      	mov	r1, r3
 800d14a:	6878      	ldr	r0, [r7, #4]
 800d14c:	f001 fefe 	bl	800ef4c <USBH_LL_GetURBState>
 800d150:	4603      	mov	r3, r0
 800d152:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800d154:	7cfb      	ldrb	r3, [r7, #19]
 800d156:	2b01      	cmp	r3, #1
 800d158:	d129      	bne.n	800d1ae <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800d15a:	697b      	ldr	r3, [r7, #20]
 800d15c:	7b1b      	ldrb	r3, [r3, #12]
 800d15e:	4619      	mov	r1, r3
 800d160:	6878      	ldr	r0, [r7, #4]
 800d162:	f001 fe61 	bl	800ee28 <USBH_LL_GetLastXferSize>
 800d166:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 800d168:	697b      	ldr	r3, [r7, #20]
 800d16a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d16c:	68fa      	ldr	r2, [r7, #12]
 800d16e:	429a      	cmp	r2, r3
 800d170:	d016      	beq.n	800d1a0 <CDC_ProcessReception+0x9e>
 800d172:	697b      	ldr	r3, [r7, #20]
 800d174:	8b5b      	ldrh	r3, [r3, #26]
 800d176:	461a      	mov	r2, r3
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	4293      	cmp	r3, r2
 800d17c:	d910      	bls.n	800d1a0 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 800d17e:	697b      	ldr	r3, [r7, #20]
 800d180:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d182:	68fb      	ldr	r3, [r7, #12]
 800d184:	1ad2      	subs	r2, r2, r3
 800d186:	697b      	ldr	r3, [r7, #20]
 800d188:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 800d18a:	697b      	ldr	r3, [r7, #20]
 800d18c:	6a1a      	ldr	r2, [r3, #32]
 800d18e:	68fb      	ldr	r3, [r7, #12]
 800d190:	441a      	add	r2, r3
 800d192:	697b      	ldr	r3, [r7, #20]
 800d194:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800d196:	697b      	ldr	r3, [r7, #20]
 800d198:	2203      	movs	r2, #3
 800d19a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800d19e:	e006      	b.n	800d1ae <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800d1a0:	697b      	ldr	r3, [r7, #20]
 800d1a2:	2200      	movs	r2, #0
 800d1a4:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800d1a8:	6878      	ldr	r0, [r7, #4]
 800d1aa:	f000 f80f 	bl	800d1cc <USBH_CDC_ReceiveCallback>
      break;
 800d1ae:	bf00      	nop
  }
}
 800d1b0:	bf00      	nop
 800d1b2:	3718      	adds	r7, #24
 800d1b4:	46bd      	mov	sp, r7
 800d1b6:	bd80      	pop	{r7, pc}

0800d1b8 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800d1b8:	b480      	push	{r7}
 800d1ba:	b083      	sub	sp, #12
 800d1bc:	af00      	add	r7, sp, #0
 800d1be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800d1c0:	bf00      	nop
 800d1c2:	370c      	adds	r7, #12
 800d1c4:	46bd      	mov	sp, r7
 800d1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ca:	4770      	bx	lr

0800d1cc <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800d1cc:	b480      	push	{r7}
 800d1ce:	b083      	sub	sp, #12
 800d1d0:	af00      	add	r7, sp, #0
 800d1d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800d1d4:	bf00      	nop
 800d1d6:	370c      	adds	r7, #12
 800d1d8:	46bd      	mov	sp, r7
 800d1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1de:	4770      	bx	lr

0800d1e0 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800d1e0:	b480      	push	{r7}
 800d1e2:	b083      	sub	sp, #12
 800d1e4:	af00      	add	r7, sp, #0
 800d1e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800d1e8:	bf00      	nop
 800d1ea:	370c      	adds	r7, #12
 800d1ec:	46bd      	mov	sp, r7
 800d1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1f2:	4770      	bx	lr

0800d1f4 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 800d1f4:	b580      	push	{r7, lr}
 800d1f6:	b084      	sub	sp, #16
 800d1f8:	af00      	add	r7, sp, #0
 800d1fa:	60f8      	str	r0, [r7, #12]
 800d1fc:	60b9      	str	r1, [r7, #8]
 800d1fe:	4613      	mov	r3, r2
 800d200:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	2b00      	cmp	r3, #0
 800d206:	d101      	bne.n	800d20c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800d208:	2302      	movs	r3, #2
 800d20a:	e029      	b.n	800d260 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	79fa      	ldrb	r2, [r7, #7]
 800d210:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	2200      	movs	r2, #0
 800d218:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	2200      	movs	r2, #0
 800d220:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800d224:	68f8      	ldr	r0, [r7, #12]
 800d226:	f000 f81f 	bl	800d268 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800d22a:	68fb      	ldr	r3, [r7, #12]
 800d22c:	2200      	movs	r2, #0
 800d22e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	2200      	movs	r2, #0
 800d236:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800d23a:	68fb      	ldr	r3, [r7, #12]
 800d23c:	2200      	movs	r2, #0
 800d23e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	2200      	movs	r2, #0
 800d246:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800d24a:	68bb      	ldr	r3, [r7, #8]
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d003      	beq.n	800d258 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800d250:	68fb      	ldr	r3, [r7, #12]
 800d252:	68ba      	ldr	r2, [r7, #8]
 800d254:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800d258:	68f8      	ldr	r0, [r7, #12]
 800d25a:	f001 fd31 	bl	800ecc0 <USBH_LL_Init>

  return USBH_OK;
 800d25e:	2300      	movs	r3, #0
}
 800d260:	4618      	mov	r0, r3
 800d262:	3710      	adds	r7, #16
 800d264:	46bd      	mov	sp, r7
 800d266:	bd80      	pop	{r7, pc}

0800d268 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800d268:	b480      	push	{r7}
 800d26a:	b085      	sub	sp, #20
 800d26c:	af00      	add	r7, sp, #0
 800d26e:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800d270:	2300      	movs	r3, #0
 800d272:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800d274:	2300      	movs	r3, #0
 800d276:	60fb      	str	r3, [r7, #12]
 800d278:	e009      	b.n	800d28e <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800d27a:	687a      	ldr	r2, [r7, #4]
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	33e0      	adds	r3, #224	; 0xe0
 800d280:	009b      	lsls	r3, r3, #2
 800d282:	4413      	add	r3, r2
 800d284:	2200      	movs	r2, #0
 800d286:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	3301      	adds	r3, #1
 800d28c:	60fb      	str	r3, [r7, #12]
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	2b0f      	cmp	r3, #15
 800d292:	d9f2      	bls.n	800d27a <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800d294:	2300      	movs	r3, #0
 800d296:	60fb      	str	r3, [r7, #12]
 800d298:	e009      	b.n	800d2ae <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800d29a:	687a      	ldr	r2, [r7, #4]
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	4413      	add	r3, r2
 800d2a0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800d2a4:	2200      	movs	r2, #0
 800d2a6:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	3301      	adds	r3, #1
 800d2ac:	60fb      	str	r3, [r7, #12]
 800d2ae:	68fb      	ldr	r3, [r7, #12]
 800d2b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d2b4:	d3f1      	bcc.n	800d29a <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	2200      	movs	r2, #0
 800d2ba:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	2200      	movs	r2, #0
 800d2c0:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	2201      	movs	r2, #1
 800d2c6:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	2200      	movs	r2, #0
 800d2cc:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	2201      	movs	r2, #1
 800d2d4:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	2240      	movs	r2, #64	; 0x40
 800d2da:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	2200      	movs	r2, #0
 800d2e0:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	2200      	movs	r2, #0
 800d2e6:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	2201      	movs	r2, #1
 800d2ee:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	2200      	movs	r2, #0
 800d2f6:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	2200      	movs	r2, #0
 800d2fe:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800d302:	2300      	movs	r3, #0
}
 800d304:	4618      	mov	r0, r3
 800d306:	3714      	adds	r7, #20
 800d308:	46bd      	mov	sp, r7
 800d30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d30e:	4770      	bx	lr

0800d310 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800d310:	b480      	push	{r7}
 800d312:	b085      	sub	sp, #20
 800d314:	af00      	add	r7, sp, #0
 800d316:	6078      	str	r0, [r7, #4]
 800d318:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800d31a:	2300      	movs	r3, #0
 800d31c:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800d31e:	683b      	ldr	r3, [r7, #0]
 800d320:	2b00      	cmp	r3, #0
 800d322:	d016      	beq.n	800d352 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	d10e      	bne.n	800d34c <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800d334:	1c59      	adds	r1, r3, #1
 800d336:	687a      	ldr	r2, [r7, #4]
 800d338:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800d33c:	687a      	ldr	r2, [r7, #4]
 800d33e:	33de      	adds	r3, #222	; 0xde
 800d340:	6839      	ldr	r1, [r7, #0]
 800d342:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800d346:	2300      	movs	r3, #0
 800d348:	73fb      	strb	r3, [r7, #15]
 800d34a:	e004      	b.n	800d356 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800d34c:	2302      	movs	r3, #2
 800d34e:	73fb      	strb	r3, [r7, #15]
 800d350:	e001      	b.n	800d356 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800d352:	2302      	movs	r3, #2
 800d354:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800d356:	7bfb      	ldrb	r3, [r7, #15]
}
 800d358:	4618      	mov	r0, r3
 800d35a:	3714      	adds	r7, #20
 800d35c:	46bd      	mov	sp, r7
 800d35e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d362:	4770      	bx	lr

0800d364 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800d364:	b480      	push	{r7}
 800d366:	b085      	sub	sp, #20
 800d368:	af00      	add	r7, sp, #0
 800d36a:	6078      	str	r0, [r7, #4]
 800d36c:	460b      	mov	r3, r1
 800d36e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800d370:	2300      	movs	r3, #0
 800d372:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800d37a:	78fa      	ldrb	r2, [r7, #3]
 800d37c:	429a      	cmp	r2, r3
 800d37e:	d204      	bcs.n	800d38a <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	78fa      	ldrb	r2, [r7, #3]
 800d384:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800d388:	e001      	b.n	800d38e <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800d38a:	2302      	movs	r3, #2
 800d38c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800d38e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d390:	4618      	mov	r0, r3
 800d392:	3714      	adds	r7, #20
 800d394:	46bd      	mov	sp, r7
 800d396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d39a:	4770      	bx	lr

0800d39c <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800d39c:	b480      	push	{r7}
 800d39e:	b087      	sub	sp, #28
 800d3a0:	af00      	add	r7, sp, #0
 800d3a2:	6078      	str	r0, [r7, #4]
 800d3a4:	4608      	mov	r0, r1
 800d3a6:	4611      	mov	r1, r2
 800d3a8:	461a      	mov	r2, r3
 800d3aa:	4603      	mov	r3, r0
 800d3ac:	70fb      	strb	r3, [r7, #3]
 800d3ae:	460b      	mov	r3, r1
 800d3b0:	70bb      	strb	r3, [r7, #2]
 800d3b2:	4613      	mov	r3, r2
 800d3b4:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800d3b6:	2300      	movs	r3, #0
 800d3b8:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800d3ba:	2300      	movs	r3, #0
 800d3bc:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800d3c4:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800d3c6:	e025      	b.n	800d414 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800d3c8:	7dfb      	ldrb	r3, [r7, #23]
 800d3ca:	221a      	movs	r2, #26
 800d3cc:	fb02 f303 	mul.w	r3, r2, r3
 800d3d0:	3308      	adds	r3, #8
 800d3d2:	68fa      	ldr	r2, [r7, #12]
 800d3d4:	4413      	add	r3, r2
 800d3d6:	3302      	adds	r3, #2
 800d3d8:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800d3da:	693b      	ldr	r3, [r7, #16]
 800d3dc:	795b      	ldrb	r3, [r3, #5]
 800d3de:	78fa      	ldrb	r2, [r7, #3]
 800d3e0:	429a      	cmp	r2, r3
 800d3e2:	d002      	beq.n	800d3ea <USBH_FindInterface+0x4e>
 800d3e4:	78fb      	ldrb	r3, [r7, #3]
 800d3e6:	2bff      	cmp	r3, #255	; 0xff
 800d3e8:	d111      	bne.n	800d40e <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800d3ea:	693b      	ldr	r3, [r7, #16]
 800d3ec:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800d3ee:	78ba      	ldrb	r2, [r7, #2]
 800d3f0:	429a      	cmp	r2, r3
 800d3f2:	d002      	beq.n	800d3fa <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800d3f4:	78bb      	ldrb	r3, [r7, #2]
 800d3f6:	2bff      	cmp	r3, #255	; 0xff
 800d3f8:	d109      	bne.n	800d40e <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800d3fa:	693b      	ldr	r3, [r7, #16]
 800d3fc:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800d3fe:	787a      	ldrb	r2, [r7, #1]
 800d400:	429a      	cmp	r2, r3
 800d402:	d002      	beq.n	800d40a <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800d404:	787b      	ldrb	r3, [r7, #1]
 800d406:	2bff      	cmp	r3, #255	; 0xff
 800d408:	d101      	bne.n	800d40e <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800d40a:	7dfb      	ldrb	r3, [r7, #23]
 800d40c:	e006      	b.n	800d41c <USBH_FindInterface+0x80>
    }
    if_ix++;
 800d40e:	7dfb      	ldrb	r3, [r7, #23]
 800d410:	3301      	adds	r3, #1
 800d412:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800d414:	7dfb      	ldrb	r3, [r7, #23]
 800d416:	2b01      	cmp	r3, #1
 800d418:	d9d6      	bls.n	800d3c8 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800d41a:	23ff      	movs	r3, #255	; 0xff
}
 800d41c:	4618      	mov	r0, r3
 800d41e:	371c      	adds	r7, #28
 800d420:	46bd      	mov	sp, r7
 800d422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d426:	4770      	bx	lr

0800d428 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800d428:	b580      	push	{r7, lr}
 800d42a:	b082      	sub	sp, #8
 800d42c:	af00      	add	r7, sp, #0
 800d42e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800d430:	6878      	ldr	r0, [r7, #4]
 800d432:	f001 fc81 	bl	800ed38 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800d436:	2101      	movs	r1, #1
 800d438:	6878      	ldr	r0, [r7, #4]
 800d43a:	f001 fd9a 	bl	800ef72 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800d43e:	2300      	movs	r3, #0
}
 800d440:	4618      	mov	r0, r3
 800d442:	3708      	adds	r7, #8
 800d444:	46bd      	mov	sp, r7
 800d446:	bd80      	pop	{r7, pc}

0800d448 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800d448:	b580      	push	{r7, lr}
 800d44a:	b088      	sub	sp, #32
 800d44c:	af04      	add	r7, sp, #16
 800d44e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800d450:	2302      	movs	r3, #2
 800d452:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800d454:	2300      	movs	r3, #0
 800d456:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800d45e:	b2db      	uxtb	r3, r3
 800d460:	2b01      	cmp	r3, #1
 800d462:	d102      	bne.n	800d46a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	2203      	movs	r2, #3
 800d468:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	781b      	ldrb	r3, [r3, #0]
 800d46e:	b2db      	uxtb	r3, r3
 800d470:	2b0b      	cmp	r3, #11
 800d472:	f200 81be 	bhi.w	800d7f2 <USBH_Process+0x3aa>
 800d476:	a201      	add	r2, pc, #4	; (adr r2, 800d47c <USBH_Process+0x34>)
 800d478:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d47c:	0800d4ad 	.word	0x0800d4ad
 800d480:	0800d4df 	.word	0x0800d4df
 800d484:	0800d547 	.word	0x0800d547
 800d488:	0800d78d 	.word	0x0800d78d
 800d48c:	0800d7f3 	.word	0x0800d7f3
 800d490:	0800d5eb 	.word	0x0800d5eb
 800d494:	0800d733 	.word	0x0800d733
 800d498:	0800d621 	.word	0x0800d621
 800d49c:	0800d641 	.word	0x0800d641
 800d4a0:	0800d661 	.word	0x0800d661
 800d4a4:	0800d6a5 	.word	0x0800d6a5
 800d4a8:	0800d775 	.word	0x0800d775
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800d4b2:	b2db      	uxtb	r3, r3
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	f000 819e 	beq.w	800d7f6 <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	2201      	movs	r2, #1
 800d4be:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800d4c0:	20c8      	movs	r0, #200	; 0xc8
 800d4c2:	f001 fd9d 	bl	800f000 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800d4c6:	6878      	ldr	r0, [r7, #4]
 800d4c8:	f001 fc93 	bl	800edf2 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	2200      	movs	r2, #0
 800d4d0:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	2200      	movs	r2, #0
 800d4d8:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800d4dc:	e18b      	b.n	800d7f6 <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800d4e4:	2b01      	cmp	r3, #1
 800d4e6:	d107      	bne.n	800d4f8 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	2200      	movs	r2, #0
 800d4ec:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	2202      	movs	r2, #2
 800d4f4:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800d4f6:	e18d      	b.n	800d814 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800d4fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d502:	d914      	bls.n	800d52e <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800d50a:	3301      	adds	r3, #1
 800d50c:	b2da      	uxtb	r2, r3
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800d51a:	2b03      	cmp	r3, #3
 800d51c:	d903      	bls.n	800d526 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	220d      	movs	r2, #13
 800d522:	701a      	strb	r2, [r3, #0]
      break;
 800d524:	e176      	b.n	800d814 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	2200      	movs	r2, #0
 800d52a:	701a      	strb	r2, [r3, #0]
      break;
 800d52c:	e172      	b.n	800d814 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800d534:	f103 020a 	add.w	r2, r3, #10
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800d53e:	200a      	movs	r0, #10
 800d540:	f001 fd5e 	bl	800f000 <USBH_Delay>
      break;
 800d544:	e166      	b.n	800d814 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d005      	beq.n	800d55c <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800d556:	2104      	movs	r1, #4
 800d558:	6878      	ldr	r0, [r7, #4]
 800d55a:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800d55c:	2064      	movs	r0, #100	; 0x64
 800d55e:	f001 fd4f 	bl	800f000 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800d562:	6878      	ldr	r0, [r7, #4]
 800d564:	f001 fc1e 	bl	800eda4 <USBH_LL_GetSpeed>
 800d568:	4603      	mov	r3, r0
 800d56a:	461a      	mov	r2, r3
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	2205      	movs	r2, #5
 800d576:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800d578:	2100      	movs	r1, #0
 800d57a:	6878      	ldr	r0, [r7, #4]
 800d57c:	f001 fa29 	bl	800e9d2 <USBH_AllocPipe>
 800d580:	4603      	mov	r3, r0
 800d582:	461a      	mov	r2, r3
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800d588:	2180      	movs	r1, #128	; 0x80
 800d58a:	6878      	ldr	r0, [r7, #4]
 800d58c:	f001 fa21 	bl	800e9d2 <USBH_AllocPipe>
 800d590:	4603      	mov	r3, r0
 800d592:	461a      	mov	r2, r3
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	7919      	ldrb	r1, [r3, #4]
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800d5a8:	687a      	ldr	r2, [r7, #4]
 800d5aa:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800d5ac:	b292      	uxth	r2, r2
 800d5ae:	9202      	str	r2, [sp, #8]
 800d5b0:	2200      	movs	r2, #0
 800d5b2:	9201      	str	r2, [sp, #4]
 800d5b4:	9300      	str	r3, [sp, #0]
 800d5b6:	4603      	mov	r3, r0
 800d5b8:	2280      	movs	r2, #128	; 0x80
 800d5ba:	6878      	ldr	r0, [r7, #4]
 800d5bc:	f001 f9da 	bl	800e974 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	7959      	ldrb	r1, [r3, #5]
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800d5d0:	687a      	ldr	r2, [r7, #4]
 800d5d2:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800d5d4:	b292      	uxth	r2, r2
 800d5d6:	9202      	str	r2, [sp, #8]
 800d5d8:	2200      	movs	r2, #0
 800d5da:	9201      	str	r2, [sp, #4]
 800d5dc:	9300      	str	r3, [sp, #0]
 800d5de:	4603      	mov	r3, r0
 800d5e0:	2200      	movs	r2, #0
 800d5e2:	6878      	ldr	r0, [r7, #4]
 800d5e4:	f001 f9c6 	bl	800e974 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800d5e8:	e114      	b.n	800d814 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800d5ea:	6878      	ldr	r0, [r7, #4]
 800d5ec:	f000 f918 	bl	800d820 <USBH_HandleEnum>
 800d5f0:	4603      	mov	r3, r0
 800d5f2:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800d5f4:	7bbb      	ldrb	r3, [r7, #14]
 800d5f6:	b2db      	uxtb	r3, r3
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	f040 80fe 	bne.w	800d7fa <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	2200      	movs	r2, #0
 800d602:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800d60c:	2b01      	cmp	r3, #1
 800d60e:	d103      	bne.n	800d618 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	2208      	movs	r2, #8
 800d614:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800d616:	e0f0      	b.n	800d7fa <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	2207      	movs	r2, #7
 800d61c:	701a      	strb	r2, [r3, #0]
      break;
 800d61e:	e0ec      	b.n	800d7fa <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800d626:	2b00      	cmp	r3, #0
 800d628:	f000 80e9 	beq.w	800d7fe <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800d632:	2101      	movs	r1, #1
 800d634:	6878      	ldr	r0, [r7, #4]
 800d636:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	2208      	movs	r2, #8
 800d63c:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800d63e:	e0de      	b.n	800d7fe <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800d646:	b29b      	uxth	r3, r3
 800d648:	4619      	mov	r1, r3
 800d64a:	6878      	ldr	r0, [r7, #4]
 800d64c:	f000 fc2c 	bl	800dea8 <USBH_SetCfg>
 800d650:	4603      	mov	r3, r0
 800d652:	2b00      	cmp	r3, #0
 800d654:	f040 80d5 	bne.w	800d802 <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	2209      	movs	r2, #9
 800d65c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800d65e:	e0d0      	b.n	800d802 <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800d666:	f003 0320 	and.w	r3, r3, #32
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	d016      	beq.n	800d69c <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800d66e:	2101      	movs	r1, #1
 800d670:	6878      	ldr	r0, [r7, #4]
 800d672:	f000 fc3c 	bl	800deee <USBH_SetFeature>
 800d676:	4603      	mov	r3, r0
 800d678:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800d67a:	7bbb      	ldrb	r3, [r7, #14]
 800d67c:	b2db      	uxtb	r3, r3
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d103      	bne.n	800d68a <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	220a      	movs	r2, #10
 800d686:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800d688:	e0bd      	b.n	800d806 <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 800d68a:	7bbb      	ldrb	r3, [r7, #14]
 800d68c:	b2db      	uxtb	r3, r3
 800d68e:	2b03      	cmp	r3, #3
 800d690:	f040 80b9 	bne.w	800d806 <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	220a      	movs	r2, #10
 800d698:	701a      	strb	r2, [r3, #0]
      break;
 800d69a:	e0b4      	b.n	800d806 <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	220a      	movs	r2, #10
 800d6a0:	701a      	strb	r2, [r3, #0]
      break;
 800d6a2:	e0b0      	b.n	800d806 <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	f000 80ad 	beq.w	800d80a <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	2200      	movs	r2, #0
 800d6b4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800d6b8:	2300      	movs	r3, #0
 800d6ba:	73fb      	strb	r3, [r7, #15]
 800d6bc:	e016      	b.n	800d6ec <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800d6be:	7bfa      	ldrb	r2, [r7, #15]
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	32de      	adds	r2, #222	; 0xde
 800d6c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d6c8:	791a      	ldrb	r2, [r3, #4]
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800d6d0:	429a      	cmp	r2, r3
 800d6d2:	d108      	bne.n	800d6e6 <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 800d6d4:	7bfa      	ldrb	r2, [r7, #15]
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	32de      	adds	r2, #222	; 0xde
 800d6da:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800d6e4:	e005      	b.n	800d6f2 <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800d6e6:	7bfb      	ldrb	r3, [r7, #15]
 800d6e8:	3301      	adds	r3, #1
 800d6ea:	73fb      	strb	r3, [r7, #15]
 800d6ec:	7bfb      	ldrb	r3, [r7, #15]
 800d6ee:	2b00      	cmp	r3, #0
 800d6f0:	d0e5      	beq.n	800d6be <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d6f8:	2b00      	cmp	r3, #0
 800d6fa:	d016      	beq.n	800d72a <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d702:	689b      	ldr	r3, [r3, #8]
 800d704:	6878      	ldr	r0, [r7, #4]
 800d706:	4798      	blx	r3
 800d708:	4603      	mov	r3, r0
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d109      	bne.n	800d722 <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	2206      	movs	r2, #6
 800d712:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800d71a:	2103      	movs	r1, #3
 800d71c:	6878      	ldr	r0, [r7, #4]
 800d71e:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800d720:	e073      	b.n	800d80a <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	220d      	movs	r2, #13
 800d726:	701a      	strb	r2, [r3, #0]
      break;
 800d728:	e06f      	b.n	800d80a <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	220d      	movs	r2, #13
 800d72e:	701a      	strb	r2, [r3, #0]
      break;
 800d730:	e06b      	b.n	800d80a <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d738:	2b00      	cmp	r3, #0
 800d73a:	d017      	beq.n	800d76c <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d742:	691b      	ldr	r3, [r3, #16]
 800d744:	6878      	ldr	r0, [r7, #4]
 800d746:	4798      	blx	r3
 800d748:	4603      	mov	r3, r0
 800d74a:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800d74c:	7bbb      	ldrb	r3, [r7, #14]
 800d74e:	b2db      	uxtb	r3, r3
 800d750:	2b00      	cmp	r3, #0
 800d752:	d103      	bne.n	800d75c <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	220b      	movs	r2, #11
 800d758:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800d75a:	e058      	b.n	800d80e <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 800d75c:	7bbb      	ldrb	r3, [r7, #14]
 800d75e:	b2db      	uxtb	r3, r3
 800d760:	2b02      	cmp	r3, #2
 800d762:	d154      	bne.n	800d80e <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	220d      	movs	r2, #13
 800d768:	701a      	strb	r2, [r3, #0]
      break;
 800d76a:	e050      	b.n	800d80e <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	220d      	movs	r2, #13
 800d770:	701a      	strb	r2, [r3, #0]
      break;
 800d772:	e04c      	b.n	800d80e <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d049      	beq.n	800d812 <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d784:	695b      	ldr	r3, [r3, #20]
 800d786:	6878      	ldr	r0, [r7, #4]
 800d788:	4798      	blx	r3
      }
      break;
 800d78a:	e042      	b.n	800d812 <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	2200      	movs	r2, #0
 800d790:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 800d794:	6878      	ldr	r0, [r7, #4]
 800d796:	f7ff fd67 	bl	800d268 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	d009      	beq.n	800d7b8 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d7aa:	68db      	ldr	r3, [r3, #12]
 800d7ac:	6878      	ldr	r0, [r7, #4]
 800d7ae:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	2200      	movs	r2, #0
 800d7b4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	d005      	beq.n	800d7ce <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800d7c8:	2105      	movs	r1, #5
 800d7ca:	6878      	ldr	r0, [r7, #4]
 800d7cc:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800d7d4:	b2db      	uxtb	r3, r3
 800d7d6:	2b01      	cmp	r3, #1
 800d7d8:	d107      	bne.n	800d7ea <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	2200      	movs	r2, #0
 800d7de:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800d7e2:	6878      	ldr	r0, [r7, #4]
 800d7e4:	f7ff fe20 	bl	800d428 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800d7e8:	e014      	b.n	800d814 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 800d7ea:	6878      	ldr	r0, [r7, #4]
 800d7ec:	f001 faa4 	bl	800ed38 <USBH_LL_Start>
      break;
 800d7f0:	e010      	b.n	800d814 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 800d7f2:	bf00      	nop
 800d7f4:	e00e      	b.n	800d814 <USBH_Process+0x3cc>
      break;
 800d7f6:	bf00      	nop
 800d7f8:	e00c      	b.n	800d814 <USBH_Process+0x3cc>
      break;
 800d7fa:	bf00      	nop
 800d7fc:	e00a      	b.n	800d814 <USBH_Process+0x3cc>
    break;
 800d7fe:	bf00      	nop
 800d800:	e008      	b.n	800d814 <USBH_Process+0x3cc>
      break;
 800d802:	bf00      	nop
 800d804:	e006      	b.n	800d814 <USBH_Process+0x3cc>
      break;
 800d806:	bf00      	nop
 800d808:	e004      	b.n	800d814 <USBH_Process+0x3cc>
      break;
 800d80a:	bf00      	nop
 800d80c:	e002      	b.n	800d814 <USBH_Process+0x3cc>
      break;
 800d80e:	bf00      	nop
 800d810:	e000      	b.n	800d814 <USBH_Process+0x3cc>
      break;
 800d812:	bf00      	nop
  }
  return USBH_OK;
 800d814:	2300      	movs	r3, #0
}
 800d816:	4618      	mov	r0, r3
 800d818:	3710      	adds	r7, #16
 800d81a:	46bd      	mov	sp, r7
 800d81c:	bd80      	pop	{r7, pc}
 800d81e:	bf00      	nop

0800d820 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800d820:	b580      	push	{r7, lr}
 800d822:	b088      	sub	sp, #32
 800d824:	af04      	add	r7, sp, #16
 800d826:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800d828:	2301      	movs	r3, #1
 800d82a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800d82c:	2301      	movs	r3, #1
 800d82e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	785b      	ldrb	r3, [r3, #1]
 800d834:	2b07      	cmp	r3, #7
 800d836:	f200 81c1 	bhi.w	800dbbc <USBH_HandleEnum+0x39c>
 800d83a:	a201      	add	r2, pc, #4	; (adr r2, 800d840 <USBH_HandleEnum+0x20>)
 800d83c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d840:	0800d861 	.word	0x0800d861
 800d844:	0800d91f 	.word	0x0800d91f
 800d848:	0800d989 	.word	0x0800d989
 800d84c:	0800da17 	.word	0x0800da17
 800d850:	0800da81 	.word	0x0800da81
 800d854:	0800daf1 	.word	0x0800daf1
 800d858:	0800db37 	.word	0x0800db37
 800d85c:	0800db7d 	.word	0x0800db7d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800d860:	2108      	movs	r1, #8
 800d862:	6878      	ldr	r0, [r7, #4]
 800d864:	f000 fa50 	bl	800dd08 <USBH_Get_DevDesc>
 800d868:	4603      	mov	r3, r0
 800d86a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800d86c:	7bbb      	ldrb	r3, [r7, #14]
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d130      	bne.n	800d8d4 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	2201      	movs	r2, #1
 800d880:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	7919      	ldrb	r1, [r3, #4]
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800d892:	687a      	ldr	r2, [r7, #4]
 800d894:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800d896:	b292      	uxth	r2, r2
 800d898:	9202      	str	r2, [sp, #8]
 800d89a:	2200      	movs	r2, #0
 800d89c:	9201      	str	r2, [sp, #4]
 800d89e:	9300      	str	r3, [sp, #0]
 800d8a0:	4603      	mov	r3, r0
 800d8a2:	2280      	movs	r2, #128	; 0x80
 800d8a4:	6878      	ldr	r0, [r7, #4]
 800d8a6:	f001 f865 	bl	800e974 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	7959      	ldrb	r1, [r3, #5]
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800d8ba:	687a      	ldr	r2, [r7, #4]
 800d8bc:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800d8be:	b292      	uxth	r2, r2
 800d8c0:	9202      	str	r2, [sp, #8]
 800d8c2:	2200      	movs	r2, #0
 800d8c4:	9201      	str	r2, [sp, #4]
 800d8c6:	9300      	str	r3, [sp, #0]
 800d8c8:	4603      	mov	r3, r0
 800d8ca:	2200      	movs	r2, #0
 800d8cc:	6878      	ldr	r0, [r7, #4]
 800d8ce:	f001 f851 	bl	800e974 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800d8d2:	e175      	b.n	800dbc0 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800d8d4:	7bbb      	ldrb	r3, [r7, #14]
 800d8d6:	2b03      	cmp	r3, #3
 800d8d8:	f040 8172 	bne.w	800dbc0 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800d8e2:	3301      	adds	r3, #1
 800d8e4:	b2da      	uxtb	r2, r3
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800d8f2:	2b03      	cmp	r3, #3
 800d8f4:	d903      	bls.n	800d8fe <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	220d      	movs	r2, #13
 800d8fa:	701a      	strb	r2, [r3, #0]
      break;
 800d8fc:	e160      	b.n	800dbc0 <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	795b      	ldrb	r3, [r3, #5]
 800d902:	4619      	mov	r1, r3
 800d904:	6878      	ldr	r0, [r7, #4]
 800d906:	f001 f885 	bl	800ea14 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	791b      	ldrb	r3, [r3, #4]
 800d90e:	4619      	mov	r1, r3
 800d910:	6878      	ldr	r0, [r7, #4]
 800d912:	f001 f87f 	bl	800ea14 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	2200      	movs	r2, #0
 800d91a:	701a      	strb	r2, [r3, #0]
      break;
 800d91c:	e150      	b.n	800dbc0 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800d91e:	2112      	movs	r1, #18
 800d920:	6878      	ldr	r0, [r7, #4]
 800d922:	f000 f9f1 	bl	800dd08 <USBH_Get_DevDesc>
 800d926:	4603      	mov	r3, r0
 800d928:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800d92a:	7bbb      	ldrb	r3, [r7, #14]
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	d103      	bne.n	800d938 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	2202      	movs	r2, #2
 800d934:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800d936:	e145      	b.n	800dbc4 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800d938:	7bbb      	ldrb	r3, [r7, #14]
 800d93a:	2b03      	cmp	r3, #3
 800d93c:	f040 8142 	bne.w	800dbc4 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800d946:	3301      	adds	r3, #1
 800d948:	b2da      	uxtb	r2, r3
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800d956:	2b03      	cmp	r3, #3
 800d958:	d903      	bls.n	800d962 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	220d      	movs	r2, #13
 800d95e:	701a      	strb	r2, [r3, #0]
      break;
 800d960:	e130      	b.n	800dbc4 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	795b      	ldrb	r3, [r3, #5]
 800d966:	4619      	mov	r1, r3
 800d968:	6878      	ldr	r0, [r7, #4]
 800d96a:	f001 f853 	bl	800ea14 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	791b      	ldrb	r3, [r3, #4]
 800d972:	4619      	mov	r1, r3
 800d974:	6878      	ldr	r0, [r7, #4]
 800d976:	f001 f84d 	bl	800ea14 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	2200      	movs	r2, #0
 800d97e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	2200      	movs	r2, #0
 800d984:	701a      	strb	r2, [r3, #0]
      break;
 800d986:	e11d      	b.n	800dbc4 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800d988:	2101      	movs	r1, #1
 800d98a:	6878      	ldr	r0, [r7, #4]
 800d98c:	f000 fa68 	bl	800de60 <USBH_SetAddress>
 800d990:	4603      	mov	r3, r0
 800d992:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800d994:	7bbb      	ldrb	r3, [r7, #14]
 800d996:	2b00      	cmp	r3, #0
 800d998:	d132      	bne.n	800da00 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800d99a:	2002      	movs	r0, #2
 800d99c:	f001 fb30 	bl	800f000 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	2201      	movs	r2, #1
 800d9a4:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	2203      	movs	r2, #3
 800d9ac:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	7919      	ldrb	r1, [r3, #4]
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800d9be:	687a      	ldr	r2, [r7, #4]
 800d9c0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800d9c2:	b292      	uxth	r2, r2
 800d9c4:	9202      	str	r2, [sp, #8]
 800d9c6:	2200      	movs	r2, #0
 800d9c8:	9201      	str	r2, [sp, #4]
 800d9ca:	9300      	str	r3, [sp, #0]
 800d9cc:	4603      	mov	r3, r0
 800d9ce:	2280      	movs	r2, #128	; 0x80
 800d9d0:	6878      	ldr	r0, [r7, #4]
 800d9d2:	f000 ffcf 	bl	800e974 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	7959      	ldrb	r1, [r3, #5]
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800d9e6:	687a      	ldr	r2, [r7, #4]
 800d9e8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800d9ea:	b292      	uxth	r2, r2
 800d9ec:	9202      	str	r2, [sp, #8]
 800d9ee:	2200      	movs	r2, #0
 800d9f0:	9201      	str	r2, [sp, #4]
 800d9f2:	9300      	str	r3, [sp, #0]
 800d9f4:	4603      	mov	r3, r0
 800d9f6:	2200      	movs	r2, #0
 800d9f8:	6878      	ldr	r0, [r7, #4]
 800d9fa:	f000 ffbb 	bl	800e974 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800d9fe:	e0e3      	b.n	800dbc8 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800da00:	7bbb      	ldrb	r3, [r7, #14]
 800da02:	2b03      	cmp	r3, #3
 800da04:	f040 80e0 	bne.w	800dbc8 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	220d      	movs	r2, #13
 800da0c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	2200      	movs	r2, #0
 800da12:	705a      	strb	r2, [r3, #1]
      break;
 800da14:	e0d8      	b.n	800dbc8 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800da16:	2109      	movs	r1, #9
 800da18:	6878      	ldr	r0, [r7, #4]
 800da1a:	f000 f99d 	bl	800dd58 <USBH_Get_CfgDesc>
 800da1e:	4603      	mov	r3, r0
 800da20:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800da22:	7bbb      	ldrb	r3, [r7, #14]
 800da24:	2b00      	cmp	r3, #0
 800da26:	d103      	bne.n	800da30 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	2204      	movs	r2, #4
 800da2c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800da2e:	e0cd      	b.n	800dbcc <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800da30:	7bbb      	ldrb	r3, [r7, #14]
 800da32:	2b03      	cmp	r3, #3
 800da34:	f040 80ca 	bne.w	800dbcc <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800da3e:	3301      	adds	r3, #1
 800da40:	b2da      	uxtb	r2, r3
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800da4e:	2b03      	cmp	r3, #3
 800da50:	d903      	bls.n	800da5a <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	220d      	movs	r2, #13
 800da56:	701a      	strb	r2, [r3, #0]
      break;
 800da58:	e0b8      	b.n	800dbcc <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	795b      	ldrb	r3, [r3, #5]
 800da5e:	4619      	mov	r1, r3
 800da60:	6878      	ldr	r0, [r7, #4]
 800da62:	f000 ffd7 	bl	800ea14 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	791b      	ldrb	r3, [r3, #4]
 800da6a:	4619      	mov	r1, r3
 800da6c:	6878      	ldr	r0, [r7, #4]
 800da6e:	f000 ffd1 	bl	800ea14 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	2200      	movs	r2, #0
 800da76:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	2200      	movs	r2, #0
 800da7c:	701a      	strb	r2, [r3, #0]
      break;
 800da7e:	e0a5      	b.n	800dbcc <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800da86:	4619      	mov	r1, r3
 800da88:	6878      	ldr	r0, [r7, #4]
 800da8a:	f000 f965 	bl	800dd58 <USBH_Get_CfgDesc>
 800da8e:	4603      	mov	r3, r0
 800da90:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800da92:	7bbb      	ldrb	r3, [r7, #14]
 800da94:	2b00      	cmp	r3, #0
 800da96:	d103      	bne.n	800daa0 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	2205      	movs	r2, #5
 800da9c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800da9e:	e097      	b.n	800dbd0 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800daa0:	7bbb      	ldrb	r3, [r7, #14]
 800daa2:	2b03      	cmp	r3, #3
 800daa4:	f040 8094 	bne.w	800dbd0 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800daae:	3301      	adds	r3, #1
 800dab0:	b2da      	uxtb	r2, r3
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800dabe:	2b03      	cmp	r3, #3
 800dac0:	d903      	bls.n	800daca <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	220d      	movs	r2, #13
 800dac6:	701a      	strb	r2, [r3, #0]
      break;
 800dac8:	e082      	b.n	800dbd0 <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	795b      	ldrb	r3, [r3, #5]
 800dace:	4619      	mov	r1, r3
 800dad0:	6878      	ldr	r0, [r7, #4]
 800dad2:	f000 ff9f 	bl	800ea14 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	791b      	ldrb	r3, [r3, #4]
 800dada:	4619      	mov	r1, r3
 800dadc:	6878      	ldr	r0, [r7, #4]
 800dade:	f000 ff99 	bl	800ea14 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	2200      	movs	r2, #0
 800dae6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	2200      	movs	r2, #0
 800daec:	701a      	strb	r2, [r3, #0]
      break;
 800daee:	e06f      	b.n	800dbd0 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	d019      	beq.n	800db2e <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800db06:	23ff      	movs	r3, #255	; 0xff
 800db08:	6878      	ldr	r0, [r7, #4]
 800db0a:	f000 f949 	bl	800dda0 <USBH_Get_StringDesc>
 800db0e:	4603      	mov	r3, r0
 800db10:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800db12:	7bbb      	ldrb	r3, [r7, #14]
 800db14:	2b00      	cmp	r3, #0
 800db16:	d103      	bne.n	800db20 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	2206      	movs	r2, #6
 800db1c:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800db1e:	e059      	b.n	800dbd4 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800db20:	7bbb      	ldrb	r3, [r7, #14]
 800db22:	2b03      	cmp	r3, #3
 800db24:	d156      	bne.n	800dbd4 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	2206      	movs	r2, #6
 800db2a:	705a      	strb	r2, [r3, #1]
      break;
 800db2c:	e052      	b.n	800dbd4 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	2206      	movs	r2, #6
 800db32:	705a      	strb	r2, [r3, #1]
      break;
 800db34:	e04e      	b.n	800dbd4 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d019      	beq.n	800db74 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800db4c:	23ff      	movs	r3, #255	; 0xff
 800db4e:	6878      	ldr	r0, [r7, #4]
 800db50:	f000 f926 	bl	800dda0 <USBH_Get_StringDesc>
 800db54:	4603      	mov	r3, r0
 800db56:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800db58:	7bbb      	ldrb	r3, [r7, #14]
 800db5a:	2b00      	cmp	r3, #0
 800db5c:	d103      	bne.n	800db66 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	2207      	movs	r2, #7
 800db62:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800db64:	e038      	b.n	800dbd8 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800db66:	7bbb      	ldrb	r3, [r7, #14]
 800db68:	2b03      	cmp	r3, #3
 800db6a:	d135      	bne.n	800dbd8 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	2207      	movs	r2, #7
 800db70:	705a      	strb	r2, [r3, #1]
      break;
 800db72:	e031      	b.n	800dbd8 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	2207      	movs	r2, #7
 800db78:	705a      	strb	r2, [r3, #1]
      break;
 800db7a:	e02d      	b.n	800dbd8 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800db82:	2b00      	cmp	r3, #0
 800db84:	d017      	beq.n	800dbb6 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800db92:	23ff      	movs	r3, #255	; 0xff
 800db94:	6878      	ldr	r0, [r7, #4]
 800db96:	f000 f903 	bl	800dda0 <USBH_Get_StringDesc>
 800db9a:	4603      	mov	r3, r0
 800db9c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800db9e:	7bbb      	ldrb	r3, [r7, #14]
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d102      	bne.n	800dbaa <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800dba4:	2300      	movs	r3, #0
 800dba6:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800dba8:	e018      	b.n	800dbdc <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800dbaa:	7bbb      	ldrb	r3, [r7, #14]
 800dbac:	2b03      	cmp	r3, #3
 800dbae:	d115      	bne.n	800dbdc <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800dbb0:	2300      	movs	r3, #0
 800dbb2:	73fb      	strb	r3, [r7, #15]
      break;
 800dbb4:	e012      	b.n	800dbdc <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800dbb6:	2300      	movs	r3, #0
 800dbb8:	73fb      	strb	r3, [r7, #15]
      break;
 800dbba:	e00f      	b.n	800dbdc <USBH_HandleEnum+0x3bc>

    default:
      break;
 800dbbc:	bf00      	nop
 800dbbe:	e00e      	b.n	800dbde <USBH_HandleEnum+0x3be>
      break;
 800dbc0:	bf00      	nop
 800dbc2:	e00c      	b.n	800dbde <USBH_HandleEnum+0x3be>
      break;
 800dbc4:	bf00      	nop
 800dbc6:	e00a      	b.n	800dbde <USBH_HandleEnum+0x3be>
      break;
 800dbc8:	bf00      	nop
 800dbca:	e008      	b.n	800dbde <USBH_HandleEnum+0x3be>
      break;
 800dbcc:	bf00      	nop
 800dbce:	e006      	b.n	800dbde <USBH_HandleEnum+0x3be>
      break;
 800dbd0:	bf00      	nop
 800dbd2:	e004      	b.n	800dbde <USBH_HandleEnum+0x3be>
      break;
 800dbd4:	bf00      	nop
 800dbd6:	e002      	b.n	800dbde <USBH_HandleEnum+0x3be>
      break;
 800dbd8:	bf00      	nop
 800dbda:	e000      	b.n	800dbde <USBH_HandleEnum+0x3be>
      break;
 800dbdc:	bf00      	nop
  }
  return Status;
 800dbde:	7bfb      	ldrb	r3, [r7, #15]
}
 800dbe0:	4618      	mov	r0, r3
 800dbe2:	3710      	adds	r7, #16
 800dbe4:	46bd      	mov	sp, r7
 800dbe6:	bd80      	pop	{r7, pc}

0800dbe8 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800dbe8:	b480      	push	{r7}
 800dbea:	b083      	sub	sp, #12
 800dbec:	af00      	add	r7, sp, #0
 800dbee:	6078      	str	r0, [r7, #4]
 800dbf0:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	683a      	ldr	r2, [r7, #0]
 800dbf6:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800dbfa:	bf00      	nop
 800dbfc:	370c      	adds	r7, #12
 800dbfe:	46bd      	mov	sp, r7
 800dc00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc04:	4770      	bx	lr

0800dc06 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800dc06:	b580      	push	{r7, lr}
 800dc08:	b082      	sub	sp, #8
 800dc0a:	af00      	add	r7, sp, #0
 800dc0c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800dc14:	1c5a      	adds	r2, r3, #1
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800dc1c:	6878      	ldr	r0, [r7, #4]
 800dc1e:	f000 f804 	bl	800dc2a <USBH_HandleSof>
}
 800dc22:	bf00      	nop
 800dc24:	3708      	adds	r7, #8
 800dc26:	46bd      	mov	sp, r7
 800dc28:	bd80      	pop	{r7, pc}

0800dc2a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800dc2a:	b580      	push	{r7, lr}
 800dc2c:	b082      	sub	sp, #8
 800dc2e:	af00      	add	r7, sp, #0
 800dc30:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	781b      	ldrb	r3, [r3, #0]
 800dc36:	b2db      	uxtb	r3, r3
 800dc38:	2b0b      	cmp	r3, #11
 800dc3a:	d10a      	bne.n	800dc52 <USBH_HandleSof+0x28>
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d005      	beq.n	800dc52 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800dc4c:	699b      	ldr	r3, [r3, #24]
 800dc4e:	6878      	ldr	r0, [r7, #4]
 800dc50:	4798      	blx	r3
  }
}
 800dc52:	bf00      	nop
 800dc54:	3708      	adds	r7, #8
 800dc56:	46bd      	mov	sp, r7
 800dc58:	bd80      	pop	{r7, pc}

0800dc5a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800dc5a:	b480      	push	{r7}
 800dc5c:	b083      	sub	sp, #12
 800dc5e:	af00      	add	r7, sp, #0
 800dc60:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	2201      	movs	r2, #1
 800dc66:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800dc6a:	bf00      	nop
}
 800dc6c:	370c      	adds	r7, #12
 800dc6e:	46bd      	mov	sp, r7
 800dc70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc74:	4770      	bx	lr

0800dc76 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800dc76:	b480      	push	{r7}
 800dc78:	b083      	sub	sp, #12
 800dc7a:	af00      	add	r7, sp, #0
 800dc7c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	2200      	movs	r2, #0
 800dc82:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800dc86:	bf00      	nop
}
 800dc88:	370c      	adds	r7, #12
 800dc8a:	46bd      	mov	sp, r7
 800dc8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc90:	4770      	bx	lr

0800dc92 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800dc92:	b480      	push	{r7}
 800dc94:	b083      	sub	sp, #12
 800dc96:	af00      	add	r7, sp, #0
 800dc98:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	2201      	movs	r2, #1
 800dc9e:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	2200      	movs	r2, #0
 800dca6:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	2200      	movs	r2, #0
 800dcae:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800dcb2:	2300      	movs	r3, #0
}
 800dcb4:	4618      	mov	r0, r3
 800dcb6:	370c      	adds	r7, #12
 800dcb8:	46bd      	mov	sp, r7
 800dcba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcbe:	4770      	bx	lr

0800dcc0 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800dcc0:	b580      	push	{r7, lr}
 800dcc2:	b082      	sub	sp, #8
 800dcc4:	af00      	add	r7, sp, #0
 800dcc6:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	2201      	movs	r2, #1
 800dccc:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	2200      	movs	r2, #0
 800dcd4:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	2200      	movs	r2, #0
 800dcdc:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800dce0:	6878      	ldr	r0, [r7, #4]
 800dce2:	f001 f844 	bl	800ed6e <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	791b      	ldrb	r3, [r3, #4]
 800dcea:	4619      	mov	r1, r3
 800dcec:	6878      	ldr	r0, [r7, #4]
 800dcee:	f000 fe91 	bl	800ea14 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	795b      	ldrb	r3, [r3, #5]
 800dcf6:	4619      	mov	r1, r3
 800dcf8:	6878      	ldr	r0, [r7, #4]
 800dcfa:	f000 fe8b 	bl	800ea14 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800dcfe:	2300      	movs	r3, #0
}
 800dd00:	4618      	mov	r0, r3
 800dd02:	3708      	adds	r7, #8
 800dd04:	46bd      	mov	sp, r7
 800dd06:	bd80      	pop	{r7, pc}

0800dd08 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800dd08:	b580      	push	{r7, lr}
 800dd0a:	b086      	sub	sp, #24
 800dd0c:	af02      	add	r7, sp, #8
 800dd0e:	6078      	str	r0, [r7, #4]
 800dd10:	460b      	mov	r3, r1
 800dd12:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800dd1a:	78fb      	ldrb	r3, [r7, #3]
 800dd1c:	b29b      	uxth	r3, r3
 800dd1e:	9300      	str	r3, [sp, #0]
 800dd20:	4613      	mov	r3, r2
 800dd22:	f44f 7280 	mov.w	r2, #256	; 0x100
 800dd26:	2100      	movs	r1, #0
 800dd28:	6878      	ldr	r0, [r7, #4]
 800dd2a:	f000 f864 	bl	800ddf6 <USBH_GetDescriptor>
 800dd2e:	4603      	mov	r3, r0
 800dd30:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 800dd32:	7bfb      	ldrb	r3, [r7, #15]
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d10a      	bne.n	800dd4e <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	f203 3026 	addw	r0, r3, #806	; 0x326
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800dd44:	78fa      	ldrb	r2, [r7, #3]
 800dd46:	b292      	uxth	r2, r2
 800dd48:	4619      	mov	r1, r3
 800dd4a:	f000 f918 	bl	800df7e <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800dd4e:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd50:	4618      	mov	r0, r3
 800dd52:	3710      	adds	r7, #16
 800dd54:	46bd      	mov	sp, r7
 800dd56:	bd80      	pop	{r7, pc}

0800dd58 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800dd58:	b580      	push	{r7, lr}
 800dd5a:	b086      	sub	sp, #24
 800dd5c:	af02      	add	r7, sp, #8
 800dd5e:	6078      	str	r0, [r7, #4]
 800dd60:	460b      	mov	r3, r1
 800dd62:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	331c      	adds	r3, #28
 800dd68:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800dd6a:	887b      	ldrh	r3, [r7, #2]
 800dd6c:	9300      	str	r3, [sp, #0]
 800dd6e:	68bb      	ldr	r3, [r7, #8]
 800dd70:	f44f 7200 	mov.w	r2, #512	; 0x200
 800dd74:	2100      	movs	r1, #0
 800dd76:	6878      	ldr	r0, [r7, #4]
 800dd78:	f000 f83d 	bl	800ddf6 <USBH_GetDescriptor>
 800dd7c:	4603      	mov	r3, r0
 800dd7e:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800dd80:	7bfb      	ldrb	r3, [r7, #15]
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	d107      	bne.n	800dd96 <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800dd86:	887b      	ldrh	r3, [r7, #2]
 800dd88:	461a      	mov	r2, r3
 800dd8a:	68b9      	ldr	r1, [r7, #8]
 800dd8c:	6878      	ldr	r0, [r7, #4]
 800dd8e:	f000 f987 	bl	800e0a0 <USBH_ParseCfgDesc>
 800dd92:	4603      	mov	r3, r0
 800dd94:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800dd96:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd98:	4618      	mov	r0, r3
 800dd9a:	3710      	adds	r7, #16
 800dd9c:	46bd      	mov	sp, r7
 800dd9e:	bd80      	pop	{r7, pc}

0800dda0 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800dda0:	b580      	push	{r7, lr}
 800dda2:	b088      	sub	sp, #32
 800dda4:	af02      	add	r7, sp, #8
 800dda6:	60f8      	str	r0, [r7, #12]
 800dda8:	607a      	str	r2, [r7, #4]
 800ddaa:	461a      	mov	r2, r3
 800ddac:	460b      	mov	r3, r1
 800ddae:	72fb      	strb	r3, [r7, #11]
 800ddb0:	4613      	mov	r3, r2
 800ddb2:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 800ddb4:	7afb      	ldrb	r3, [r7, #11]
 800ddb6:	b29b      	uxth	r3, r3
 800ddb8:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800ddbc:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800ddbe:	68fb      	ldr	r3, [r7, #12]
 800ddc0:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800ddc4:	893b      	ldrh	r3, [r7, #8]
 800ddc6:	9300      	str	r3, [sp, #0]
 800ddc8:	460b      	mov	r3, r1
 800ddca:	2100      	movs	r1, #0
 800ddcc:	68f8      	ldr	r0, [r7, #12]
 800ddce:	f000 f812 	bl	800ddf6 <USBH_GetDescriptor>
 800ddd2:	4603      	mov	r3, r0
 800ddd4:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800ddd6:	7dfb      	ldrb	r3, [r7, #23]
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	d107      	bne.n	800ddec <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800dddc:	68fb      	ldr	r3, [r7, #12]
 800ddde:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800dde2:	893a      	ldrh	r2, [r7, #8]
 800dde4:	6879      	ldr	r1, [r7, #4]
 800dde6:	4618      	mov	r0, r3
 800dde8:	f000 fb24 	bl	800e434 <USBH_ParseStringDesc>
  }

  return status;
 800ddec:	7dfb      	ldrb	r3, [r7, #23]
}
 800ddee:	4618      	mov	r0, r3
 800ddf0:	3718      	adds	r7, #24
 800ddf2:	46bd      	mov	sp, r7
 800ddf4:	bd80      	pop	{r7, pc}

0800ddf6 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800ddf6:	b580      	push	{r7, lr}
 800ddf8:	b084      	sub	sp, #16
 800ddfa:	af00      	add	r7, sp, #0
 800ddfc:	60f8      	str	r0, [r7, #12]
 800ddfe:	607b      	str	r3, [r7, #4]
 800de00:	460b      	mov	r3, r1
 800de02:	72fb      	strb	r3, [r7, #11]
 800de04:	4613      	mov	r3, r2
 800de06:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800de08:	68fb      	ldr	r3, [r7, #12]
 800de0a:	789b      	ldrb	r3, [r3, #2]
 800de0c:	2b01      	cmp	r3, #1
 800de0e:	d11c      	bne.n	800de4a <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800de10:	7afb      	ldrb	r3, [r7, #11]
 800de12:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800de16:	b2da      	uxtb	r2, r3
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800de1c:	68fb      	ldr	r3, [r7, #12]
 800de1e:	2206      	movs	r2, #6
 800de20:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800de22:	68fb      	ldr	r3, [r7, #12]
 800de24:	893a      	ldrh	r2, [r7, #8]
 800de26:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800de28:	893b      	ldrh	r3, [r7, #8]
 800de2a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800de2e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800de32:	d104      	bne.n	800de3e <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800de34:	68fb      	ldr	r3, [r7, #12]
 800de36:	f240 4209 	movw	r2, #1033	; 0x409
 800de3a:	829a      	strh	r2, [r3, #20]
 800de3c:	e002      	b.n	800de44 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800de3e:	68fb      	ldr	r3, [r7, #12]
 800de40:	2200      	movs	r2, #0
 800de42:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800de44:	68fb      	ldr	r3, [r7, #12]
 800de46:	8b3a      	ldrh	r2, [r7, #24]
 800de48:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800de4a:	8b3b      	ldrh	r3, [r7, #24]
 800de4c:	461a      	mov	r2, r3
 800de4e:	6879      	ldr	r1, [r7, #4]
 800de50:	68f8      	ldr	r0, [r7, #12]
 800de52:	f000 fb3d 	bl	800e4d0 <USBH_CtlReq>
 800de56:	4603      	mov	r3, r0
}
 800de58:	4618      	mov	r0, r3
 800de5a:	3710      	adds	r7, #16
 800de5c:	46bd      	mov	sp, r7
 800de5e:	bd80      	pop	{r7, pc}

0800de60 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800de60:	b580      	push	{r7, lr}
 800de62:	b082      	sub	sp, #8
 800de64:	af00      	add	r7, sp, #0
 800de66:	6078      	str	r0, [r7, #4]
 800de68:	460b      	mov	r3, r1
 800de6a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	789b      	ldrb	r3, [r3, #2]
 800de70:	2b01      	cmp	r3, #1
 800de72:	d10f      	bne.n	800de94 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	2200      	movs	r2, #0
 800de78:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	2205      	movs	r2, #5
 800de7e:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800de80:	78fb      	ldrb	r3, [r7, #3]
 800de82:	b29a      	uxth	r2, r3
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	2200      	movs	r2, #0
 800de8c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	2200      	movs	r2, #0
 800de92:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800de94:	2200      	movs	r2, #0
 800de96:	2100      	movs	r1, #0
 800de98:	6878      	ldr	r0, [r7, #4]
 800de9a:	f000 fb19 	bl	800e4d0 <USBH_CtlReq>
 800de9e:	4603      	mov	r3, r0
}
 800dea0:	4618      	mov	r0, r3
 800dea2:	3708      	adds	r7, #8
 800dea4:	46bd      	mov	sp, r7
 800dea6:	bd80      	pop	{r7, pc}

0800dea8 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800dea8:	b580      	push	{r7, lr}
 800deaa:	b082      	sub	sp, #8
 800deac:	af00      	add	r7, sp, #0
 800deae:	6078      	str	r0, [r7, #4]
 800deb0:	460b      	mov	r3, r1
 800deb2:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	789b      	ldrb	r3, [r3, #2]
 800deb8:	2b01      	cmp	r3, #1
 800deba:	d10e      	bne.n	800deda <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	2200      	movs	r2, #0
 800dec0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	2209      	movs	r2, #9
 800dec6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	887a      	ldrh	r2, [r7, #2]
 800decc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	2200      	movs	r2, #0
 800ded2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	2200      	movs	r2, #0
 800ded8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800deda:	2200      	movs	r2, #0
 800dedc:	2100      	movs	r1, #0
 800dede:	6878      	ldr	r0, [r7, #4]
 800dee0:	f000 faf6 	bl	800e4d0 <USBH_CtlReq>
 800dee4:	4603      	mov	r3, r0
}
 800dee6:	4618      	mov	r0, r3
 800dee8:	3708      	adds	r7, #8
 800deea:	46bd      	mov	sp, r7
 800deec:	bd80      	pop	{r7, pc}

0800deee <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800deee:	b580      	push	{r7, lr}
 800def0:	b082      	sub	sp, #8
 800def2:	af00      	add	r7, sp, #0
 800def4:	6078      	str	r0, [r7, #4]
 800def6:	460b      	mov	r3, r1
 800def8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	789b      	ldrb	r3, [r3, #2]
 800defe:	2b01      	cmp	r3, #1
 800df00:	d10f      	bne.n	800df22 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	2200      	movs	r2, #0
 800df06:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	2203      	movs	r2, #3
 800df0c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800df0e:	78fb      	ldrb	r3, [r7, #3]
 800df10:	b29a      	uxth	r2, r3
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	2200      	movs	r2, #0
 800df1a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	2200      	movs	r2, #0
 800df20:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800df22:	2200      	movs	r2, #0
 800df24:	2100      	movs	r1, #0
 800df26:	6878      	ldr	r0, [r7, #4]
 800df28:	f000 fad2 	bl	800e4d0 <USBH_CtlReq>
 800df2c:	4603      	mov	r3, r0
}
 800df2e:	4618      	mov	r0, r3
 800df30:	3708      	adds	r7, #8
 800df32:	46bd      	mov	sp, r7
 800df34:	bd80      	pop	{r7, pc}

0800df36 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800df36:	b580      	push	{r7, lr}
 800df38:	b082      	sub	sp, #8
 800df3a:	af00      	add	r7, sp, #0
 800df3c:	6078      	str	r0, [r7, #4]
 800df3e:	460b      	mov	r3, r1
 800df40:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	789b      	ldrb	r3, [r3, #2]
 800df46:	2b01      	cmp	r3, #1
 800df48:	d10f      	bne.n	800df6a <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	2202      	movs	r2, #2
 800df4e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	2201      	movs	r2, #1
 800df54:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	2200      	movs	r2, #0
 800df5a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800df5c:	78fb      	ldrb	r3, [r7, #3]
 800df5e:	b29a      	uxth	r2, r3
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	2200      	movs	r2, #0
 800df68:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 800df6a:	2200      	movs	r2, #0
 800df6c:	2100      	movs	r1, #0
 800df6e:	6878      	ldr	r0, [r7, #4]
 800df70:	f000 faae 	bl	800e4d0 <USBH_CtlReq>
 800df74:	4603      	mov	r3, r0
}
 800df76:	4618      	mov	r0, r3
 800df78:	3708      	adds	r7, #8
 800df7a:	46bd      	mov	sp, r7
 800df7c:	bd80      	pop	{r7, pc}

0800df7e <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800df7e:	b480      	push	{r7}
 800df80:	b085      	sub	sp, #20
 800df82:	af00      	add	r7, sp, #0
 800df84:	60f8      	str	r0, [r7, #12]
 800df86:	60b9      	str	r1, [r7, #8]
 800df88:	4613      	mov	r3, r2
 800df8a:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800df8c:	68bb      	ldr	r3, [r7, #8]
 800df8e:	781a      	ldrb	r2, [r3, #0]
 800df90:	68fb      	ldr	r3, [r7, #12]
 800df92:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800df94:	68bb      	ldr	r3, [r7, #8]
 800df96:	785a      	ldrb	r2, [r3, #1]
 800df98:	68fb      	ldr	r3, [r7, #12]
 800df9a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800df9c:	68bb      	ldr	r3, [r7, #8]
 800df9e:	3302      	adds	r3, #2
 800dfa0:	781b      	ldrb	r3, [r3, #0]
 800dfa2:	b29a      	uxth	r2, r3
 800dfa4:	68bb      	ldr	r3, [r7, #8]
 800dfa6:	3303      	adds	r3, #3
 800dfa8:	781b      	ldrb	r3, [r3, #0]
 800dfaa:	b29b      	uxth	r3, r3
 800dfac:	021b      	lsls	r3, r3, #8
 800dfae:	b29b      	uxth	r3, r3
 800dfb0:	4313      	orrs	r3, r2
 800dfb2:	b29a      	uxth	r2, r3
 800dfb4:	68fb      	ldr	r3, [r7, #12]
 800dfb6:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800dfb8:	68bb      	ldr	r3, [r7, #8]
 800dfba:	791a      	ldrb	r2, [r3, #4]
 800dfbc:	68fb      	ldr	r3, [r7, #12]
 800dfbe:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800dfc0:	68bb      	ldr	r3, [r7, #8]
 800dfc2:	795a      	ldrb	r2, [r3, #5]
 800dfc4:	68fb      	ldr	r3, [r7, #12]
 800dfc6:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800dfc8:	68bb      	ldr	r3, [r7, #8]
 800dfca:	799a      	ldrb	r2, [r3, #6]
 800dfcc:	68fb      	ldr	r3, [r7, #12]
 800dfce:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800dfd0:	68bb      	ldr	r3, [r7, #8]
 800dfd2:	79da      	ldrb	r2, [r3, #7]
 800dfd4:	68fb      	ldr	r3, [r7, #12]
 800dfd6:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 800dfd8:	68fb      	ldr	r3, [r7, #12]
 800dfda:	79db      	ldrb	r3, [r3, #7]
 800dfdc:	2b20      	cmp	r3, #32
 800dfde:	dc11      	bgt.n	800e004 <USBH_ParseDevDesc+0x86>
 800dfe0:	2b08      	cmp	r3, #8
 800dfe2:	db16      	blt.n	800e012 <USBH_ParseDevDesc+0x94>
 800dfe4:	3b08      	subs	r3, #8
 800dfe6:	2201      	movs	r2, #1
 800dfe8:	fa02 f303 	lsl.w	r3, r2, r3
 800dfec:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 800dff0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	bf14      	ite	ne
 800dff8:	2301      	movne	r3, #1
 800dffa:	2300      	moveq	r3, #0
 800dffc:	b2db      	uxtb	r3, r3
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d102      	bne.n	800e008 <USBH_ParseDevDesc+0x8a>
 800e002:	e006      	b.n	800e012 <USBH_ParseDevDesc+0x94>
 800e004:	2b40      	cmp	r3, #64	; 0x40
 800e006:	d104      	bne.n	800e012 <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 800e008:	68fb      	ldr	r3, [r7, #12]
 800e00a:	79da      	ldrb	r2, [r3, #7]
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	71da      	strb	r2, [r3, #7]
      break;
 800e010:	e003      	b.n	800e01a <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 800e012:	68fb      	ldr	r3, [r7, #12]
 800e014:	2240      	movs	r2, #64	; 0x40
 800e016:	71da      	strb	r2, [r3, #7]
      break;
 800e018:	bf00      	nop
  }

  if (length > 8U)
 800e01a:	88fb      	ldrh	r3, [r7, #6]
 800e01c:	2b08      	cmp	r3, #8
 800e01e:	d939      	bls.n	800e094 <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800e020:	68bb      	ldr	r3, [r7, #8]
 800e022:	3308      	adds	r3, #8
 800e024:	781b      	ldrb	r3, [r3, #0]
 800e026:	b29a      	uxth	r2, r3
 800e028:	68bb      	ldr	r3, [r7, #8]
 800e02a:	3309      	adds	r3, #9
 800e02c:	781b      	ldrb	r3, [r3, #0]
 800e02e:	b29b      	uxth	r3, r3
 800e030:	021b      	lsls	r3, r3, #8
 800e032:	b29b      	uxth	r3, r3
 800e034:	4313      	orrs	r3, r2
 800e036:	b29a      	uxth	r2, r3
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800e03c:	68bb      	ldr	r3, [r7, #8]
 800e03e:	330a      	adds	r3, #10
 800e040:	781b      	ldrb	r3, [r3, #0]
 800e042:	b29a      	uxth	r2, r3
 800e044:	68bb      	ldr	r3, [r7, #8]
 800e046:	330b      	adds	r3, #11
 800e048:	781b      	ldrb	r3, [r3, #0]
 800e04a:	b29b      	uxth	r3, r3
 800e04c:	021b      	lsls	r3, r3, #8
 800e04e:	b29b      	uxth	r3, r3
 800e050:	4313      	orrs	r3, r2
 800e052:	b29a      	uxth	r2, r3
 800e054:	68fb      	ldr	r3, [r7, #12]
 800e056:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800e058:	68bb      	ldr	r3, [r7, #8]
 800e05a:	330c      	adds	r3, #12
 800e05c:	781b      	ldrb	r3, [r3, #0]
 800e05e:	b29a      	uxth	r2, r3
 800e060:	68bb      	ldr	r3, [r7, #8]
 800e062:	330d      	adds	r3, #13
 800e064:	781b      	ldrb	r3, [r3, #0]
 800e066:	b29b      	uxth	r3, r3
 800e068:	021b      	lsls	r3, r3, #8
 800e06a:	b29b      	uxth	r3, r3
 800e06c:	4313      	orrs	r3, r2
 800e06e:	b29a      	uxth	r2, r3
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800e074:	68bb      	ldr	r3, [r7, #8]
 800e076:	7b9a      	ldrb	r2, [r3, #14]
 800e078:	68fb      	ldr	r3, [r7, #12]
 800e07a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800e07c:	68bb      	ldr	r3, [r7, #8]
 800e07e:	7bda      	ldrb	r2, [r3, #15]
 800e080:	68fb      	ldr	r3, [r7, #12]
 800e082:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800e084:	68bb      	ldr	r3, [r7, #8]
 800e086:	7c1a      	ldrb	r2, [r3, #16]
 800e088:	68fb      	ldr	r3, [r7, #12]
 800e08a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800e08c:	68bb      	ldr	r3, [r7, #8]
 800e08e:	7c5a      	ldrb	r2, [r3, #17]
 800e090:	68fb      	ldr	r3, [r7, #12]
 800e092:	745a      	strb	r2, [r3, #17]
  }
}
 800e094:	bf00      	nop
 800e096:	3714      	adds	r7, #20
 800e098:	46bd      	mov	sp, r7
 800e09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e09e:	4770      	bx	lr

0800e0a0 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800e0a0:	b580      	push	{r7, lr}
 800e0a2:	b08c      	sub	sp, #48	; 0x30
 800e0a4:	af00      	add	r7, sp, #0
 800e0a6:	60f8      	str	r0, [r7, #12]
 800e0a8:	60b9      	str	r1, [r7, #8]
 800e0aa:	4613      	mov	r3, r2
 800e0ac:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800e0ae:	68fb      	ldr	r3, [r7, #12]
 800e0b0:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800e0b4:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800e0b6:	2300      	movs	r3, #0
 800e0b8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800e0bc:	68bb      	ldr	r3, [r7, #8]
 800e0be:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800e0c0:	2300      	movs	r3, #0
 800e0c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 800e0c6:	2300      	movs	r3, #0
 800e0c8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800e0cc:	68bb      	ldr	r3, [r7, #8]
 800e0ce:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800e0d0:	68bb      	ldr	r3, [r7, #8]
 800e0d2:	781a      	ldrb	r2, [r3, #0]
 800e0d4:	6a3b      	ldr	r3, [r7, #32]
 800e0d6:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800e0d8:	68bb      	ldr	r3, [r7, #8]
 800e0da:	785a      	ldrb	r2, [r3, #1]
 800e0dc:	6a3b      	ldr	r3, [r7, #32]
 800e0de:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800e0e0:	68bb      	ldr	r3, [r7, #8]
 800e0e2:	3302      	adds	r3, #2
 800e0e4:	781b      	ldrb	r3, [r3, #0]
 800e0e6:	b29a      	uxth	r2, r3
 800e0e8:	68bb      	ldr	r3, [r7, #8]
 800e0ea:	3303      	adds	r3, #3
 800e0ec:	781b      	ldrb	r3, [r3, #0]
 800e0ee:	b29b      	uxth	r3, r3
 800e0f0:	021b      	lsls	r3, r3, #8
 800e0f2:	b29b      	uxth	r3, r3
 800e0f4:	4313      	orrs	r3, r2
 800e0f6:	b29b      	uxth	r3, r3
 800e0f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e0fc:	bf28      	it	cs
 800e0fe:	f44f 7380 	movcs.w	r3, #256	; 0x100
 800e102:	b29a      	uxth	r2, r3
 800e104:	6a3b      	ldr	r3, [r7, #32]
 800e106:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800e108:	68bb      	ldr	r3, [r7, #8]
 800e10a:	791a      	ldrb	r2, [r3, #4]
 800e10c:	6a3b      	ldr	r3, [r7, #32]
 800e10e:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800e110:	68bb      	ldr	r3, [r7, #8]
 800e112:	795a      	ldrb	r2, [r3, #5]
 800e114:	6a3b      	ldr	r3, [r7, #32]
 800e116:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800e118:	68bb      	ldr	r3, [r7, #8]
 800e11a:	799a      	ldrb	r2, [r3, #6]
 800e11c:	6a3b      	ldr	r3, [r7, #32]
 800e11e:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800e120:	68bb      	ldr	r3, [r7, #8]
 800e122:	79da      	ldrb	r2, [r3, #7]
 800e124:	6a3b      	ldr	r3, [r7, #32]
 800e126:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800e128:	68bb      	ldr	r3, [r7, #8]
 800e12a:	7a1a      	ldrb	r2, [r3, #8]
 800e12c:	6a3b      	ldr	r3, [r7, #32]
 800e12e:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 800e130:	6a3b      	ldr	r3, [r7, #32]
 800e132:	781b      	ldrb	r3, [r3, #0]
 800e134:	2b09      	cmp	r3, #9
 800e136:	d002      	beq.n	800e13e <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800e138:	6a3b      	ldr	r3, [r7, #32]
 800e13a:	2209      	movs	r2, #9
 800e13c:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800e13e:	88fb      	ldrh	r3, [r7, #6]
 800e140:	2b09      	cmp	r3, #9
 800e142:	f240 809d 	bls.w	800e280 <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 800e146:	2309      	movs	r3, #9
 800e148:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800e14a:	2300      	movs	r3, #0
 800e14c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800e14e:	e081      	b.n	800e254 <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800e150:	f107 0316 	add.w	r3, r7, #22
 800e154:	4619      	mov	r1, r3
 800e156:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e158:	f000 f99f 	bl	800e49a <USBH_GetNextDesc>
 800e15c:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800e15e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e160:	785b      	ldrb	r3, [r3, #1]
 800e162:	2b04      	cmp	r3, #4
 800e164:	d176      	bne.n	800e254 <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800e166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e168:	781b      	ldrb	r3, [r3, #0]
 800e16a:	2b09      	cmp	r3, #9
 800e16c:	d002      	beq.n	800e174 <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800e16e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e170:	2209      	movs	r2, #9
 800e172:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800e174:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e178:	221a      	movs	r2, #26
 800e17a:	fb02 f303 	mul.w	r3, r2, r3
 800e17e:	3308      	adds	r3, #8
 800e180:	6a3a      	ldr	r2, [r7, #32]
 800e182:	4413      	add	r3, r2
 800e184:	3302      	adds	r3, #2
 800e186:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800e188:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e18a:	69f8      	ldr	r0, [r7, #28]
 800e18c:	f000 f87e 	bl	800e28c <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800e190:	2300      	movs	r3, #0
 800e192:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800e196:	2300      	movs	r3, #0
 800e198:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800e19a:	e043      	b.n	800e224 <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800e19c:	f107 0316 	add.w	r3, r7, #22
 800e1a0:	4619      	mov	r1, r3
 800e1a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e1a4:	f000 f979 	bl	800e49a <USBH_GetNextDesc>
 800e1a8:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800e1aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1ac:	785b      	ldrb	r3, [r3, #1]
 800e1ae:	2b05      	cmp	r3, #5
 800e1b0:	d138      	bne.n	800e224 <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 800e1b2:	69fb      	ldr	r3, [r7, #28]
 800e1b4:	795b      	ldrb	r3, [r3, #5]
 800e1b6:	2b01      	cmp	r3, #1
 800e1b8:	d10f      	bne.n	800e1da <USBH_ParseCfgDesc+0x13a>
 800e1ba:	69fb      	ldr	r3, [r7, #28]
 800e1bc:	799b      	ldrb	r3, [r3, #6]
 800e1be:	2b02      	cmp	r3, #2
 800e1c0:	d10b      	bne.n	800e1da <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800e1c2:	69fb      	ldr	r3, [r7, #28]
 800e1c4:	79db      	ldrb	r3, [r3, #7]
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	d10f      	bne.n	800e1ea <USBH_ParseCfgDesc+0x14a>
 800e1ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1cc:	781b      	ldrb	r3, [r3, #0]
 800e1ce:	2b09      	cmp	r3, #9
 800e1d0:	d00b      	beq.n	800e1ea <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 800e1d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1d4:	2209      	movs	r2, #9
 800e1d6:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800e1d8:	e007      	b.n	800e1ea <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 800e1da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1dc:	781b      	ldrb	r3, [r3, #0]
 800e1de:	2b07      	cmp	r3, #7
 800e1e0:	d004      	beq.n	800e1ec <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800e1e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1e4:	2207      	movs	r2, #7
 800e1e6:	701a      	strb	r2, [r3, #0]
 800e1e8:	e000      	b.n	800e1ec <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800e1ea:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800e1ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e1f0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800e1f4:	3201      	adds	r2, #1
 800e1f6:	00d2      	lsls	r2, r2, #3
 800e1f8:	211a      	movs	r1, #26
 800e1fa:	fb01 f303 	mul.w	r3, r1, r3
 800e1fe:	4413      	add	r3, r2
 800e200:	3308      	adds	r3, #8
 800e202:	6a3a      	ldr	r2, [r7, #32]
 800e204:	4413      	add	r3, r2
 800e206:	3304      	adds	r3, #4
 800e208:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800e20a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e20c:	69b9      	ldr	r1, [r7, #24]
 800e20e:	68f8      	ldr	r0, [r7, #12]
 800e210:	f000 f86b 	bl	800e2ea <USBH_ParseEPDesc>
 800e214:	4603      	mov	r3, r0
 800e216:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 800e21a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e21e:	3301      	adds	r3, #1
 800e220:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800e224:	69fb      	ldr	r3, [r7, #28]
 800e226:	791b      	ldrb	r3, [r3, #4]
 800e228:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800e22c:	429a      	cmp	r2, r3
 800e22e:	d204      	bcs.n	800e23a <USBH_ParseCfgDesc+0x19a>
 800e230:	6a3b      	ldr	r3, [r7, #32]
 800e232:	885a      	ldrh	r2, [r3, #2]
 800e234:	8afb      	ldrh	r3, [r7, #22]
 800e236:	429a      	cmp	r2, r3
 800e238:	d8b0      	bhi.n	800e19c <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800e23a:	69fb      	ldr	r3, [r7, #28]
 800e23c:	791b      	ldrb	r3, [r3, #4]
 800e23e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800e242:	429a      	cmp	r2, r3
 800e244:	d201      	bcs.n	800e24a <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 800e246:	2303      	movs	r3, #3
 800e248:	e01c      	b.n	800e284 <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 800e24a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e24e:	3301      	adds	r3, #1
 800e250:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800e254:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e258:	2b01      	cmp	r3, #1
 800e25a:	d805      	bhi.n	800e268 <USBH_ParseCfgDesc+0x1c8>
 800e25c:	6a3b      	ldr	r3, [r7, #32]
 800e25e:	885a      	ldrh	r2, [r3, #2]
 800e260:	8afb      	ldrh	r3, [r7, #22]
 800e262:	429a      	cmp	r2, r3
 800e264:	f63f af74 	bhi.w	800e150 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800e268:	6a3b      	ldr	r3, [r7, #32]
 800e26a:	791b      	ldrb	r3, [r3, #4]
 800e26c:	2b02      	cmp	r3, #2
 800e26e:	bf28      	it	cs
 800e270:	2302      	movcs	r3, #2
 800e272:	b2db      	uxtb	r3, r3
 800e274:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800e278:	429a      	cmp	r2, r3
 800e27a:	d201      	bcs.n	800e280 <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 800e27c:	2303      	movs	r3, #3
 800e27e:	e001      	b.n	800e284 <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 800e280:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800e284:	4618      	mov	r0, r3
 800e286:	3730      	adds	r7, #48	; 0x30
 800e288:	46bd      	mov	sp, r7
 800e28a:	bd80      	pop	{r7, pc}

0800e28c <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800e28c:	b480      	push	{r7}
 800e28e:	b083      	sub	sp, #12
 800e290:	af00      	add	r7, sp, #0
 800e292:	6078      	str	r0, [r7, #4]
 800e294:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800e296:	683b      	ldr	r3, [r7, #0]
 800e298:	781a      	ldrb	r2, [r3, #0]
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800e29e:	683b      	ldr	r3, [r7, #0]
 800e2a0:	785a      	ldrb	r2, [r3, #1]
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800e2a6:	683b      	ldr	r3, [r7, #0]
 800e2a8:	789a      	ldrb	r2, [r3, #2]
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800e2ae:	683b      	ldr	r3, [r7, #0]
 800e2b0:	78da      	ldrb	r2, [r3, #3]
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800e2b6:	683b      	ldr	r3, [r7, #0]
 800e2b8:	791a      	ldrb	r2, [r3, #4]
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800e2be:	683b      	ldr	r3, [r7, #0]
 800e2c0:	795a      	ldrb	r2, [r3, #5]
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800e2c6:	683b      	ldr	r3, [r7, #0]
 800e2c8:	799a      	ldrb	r2, [r3, #6]
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800e2ce:	683b      	ldr	r3, [r7, #0]
 800e2d0:	79da      	ldrb	r2, [r3, #7]
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800e2d6:	683b      	ldr	r3, [r7, #0]
 800e2d8:	7a1a      	ldrb	r2, [r3, #8]
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	721a      	strb	r2, [r3, #8]
}
 800e2de:	bf00      	nop
 800e2e0:	370c      	adds	r7, #12
 800e2e2:	46bd      	mov	sp, r7
 800e2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2e8:	4770      	bx	lr

0800e2ea <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 800e2ea:	b480      	push	{r7}
 800e2ec:	b087      	sub	sp, #28
 800e2ee:	af00      	add	r7, sp, #0
 800e2f0:	60f8      	str	r0, [r7, #12]
 800e2f2:	60b9      	str	r1, [r7, #8]
 800e2f4:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800e2f6:	2300      	movs	r3, #0
 800e2f8:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	781a      	ldrb	r2, [r3, #0]
 800e2fe:	68bb      	ldr	r3, [r7, #8]
 800e300:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	785a      	ldrb	r2, [r3, #1]
 800e306:	68bb      	ldr	r3, [r7, #8]
 800e308:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	789a      	ldrb	r2, [r3, #2]
 800e30e:	68bb      	ldr	r3, [r7, #8]
 800e310:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	78da      	ldrb	r2, [r3, #3]
 800e316:	68bb      	ldr	r3, [r7, #8]
 800e318:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	3304      	adds	r3, #4
 800e31e:	781b      	ldrb	r3, [r3, #0]
 800e320:	b29a      	uxth	r2, r3
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	3305      	adds	r3, #5
 800e326:	781b      	ldrb	r3, [r3, #0]
 800e328:	b29b      	uxth	r3, r3
 800e32a:	021b      	lsls	r3, r3, #8
 800e32c:	b29b      	uxth	r3, r3
 800e32e:	4313      	orrs	r3, r2
 800e330:	b29a      	uxth	r2, r3
 800e332:	68bb      	ldr	r3, [r7, #8]
 800e334:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	799a      	ldrb	r2, [r3, #6]
 800e33a:	68bb      	ldr	r3, [r7, #8]
 800e33c:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 800e33e:	68bb      	ldr	r3, [r7, #8]
 800e340:	889b      	ldrh	r3, [r3, #4]
 800e342:	2b00      	cmp	r3, #0
 800e344:	d102      	bne.n	800e34c <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 800e346:	2303      	movs	r3, #3
 800e348:	75fb      	strb	r3, [r7, #23]
 800e34a:	e033      	b.n	800e3b4 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 800e34c:	68bb      	ldr	r3, [r7, #8]
 800e34e:	889b      	ldrh	r3, [r3, #4]
 800e350:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800e354:	f023 0307 	bic.w	r3, r3, #7
 800e358:	b29a      	uxth	r2, r3
 800e35a:	68bb      	ldr	r3, [r7, #8]
 800e35c:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 800e35e:	68bb      	ldr	r3, [r7, #8]
 800e360:	889b      	ldrh	r3, [r3, #4]
 800e362:	b21a      	sxth	r2, r3
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	3304      	adds	r3, #4
 800e368:	781b      	ldrb	r3, [r3, #0]
 800e36a:	b299      	uxth	r1, r3
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	3305      	adds	r3, #5
 800e370:	781b      	ldrb	r3, [r3, #0]
 800e372:	b29b      	uxth	r3, r3
 800e374:	021b      	lsls	r3, r3, #8
 800e376:	b29b      	uxth	r3, r3
 800e378:	430b      	orrs	r3, r1
 800e37a:	b29b      	uxth	r3, r3
 800e37c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800e380:	2b00      	cmp	r3, #0
 800e382:	d110      	bne.n	800e3a6 <USBH_ParseEPDesc+0xbc>
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	3304      	adds	r3, #4
 800e388:	781b      	ldrb	r3, [r3, #0]
 800e38a:	b299      	uxth	r1, r3
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	3305      	adds	r3, #5
 800e390:	781b      	ldrb	r3, [r3, #0]
 800e392:	b29b      	uxth	r3, r3
 800e394:	021b      	lsls	r3, r3, #8
 800e396:	b29b      	uxth	r3, r3
 800e398:	430b      	orrs	r3, r1
 800e39a:	b29b      	uxth	r3, r3
 800e39c:	b21b      	sxth	r3, r3
 800e39e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800e3a2:	b21b      	sxth	r3, r3
 800e3a4:	e001      	b.n	800e3aa <USBH_ParseEPDesc+0xc0>
 800e3a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e3aa:	4313      	orrs	r3, r2
 800e3ac:	b21b      	sxth	r3, r3
 800e3ae:	b29a      	uxth	r2, r3
 800e3b0:	68bb      	ldr	r3, [r7, #8]
 800e3b2:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800e3b4:	68fb      	ldr	r3, [r7, #12]
 800e3b6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	d116      	bne.n	800e3ec <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800e3be:	68bb      	ldr	r3, [r7, #8]
 800e3c0:	78db      	ldrb	r3, [r3, #3]
 800e3c2:	f003 0303 	and.w	r3, r3, #3
 800e3c6:	2b01      	cmp	r3, #1
 800e3c8:	d005      	beq.n	800e3d6 <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800e3ca:	68bb      	ldr	r3, [r7, #8]
 800e3cc:	78db      	ldrb	r3, [r3, #3]
 800e3ce:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800e3d2:	2b03      	cmp	r3, #3
 800e3d4:	d127      	bne.n	800e426 <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800e3d6:	68bb      	ldr	r3, [r7, #8]
 800e3d8:	799b      	ldrb	r3, [r3, #6]
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	d003      	beq.n	800e3e6 <USBH_ParseEPDesc+0xfc>
 800e3de:	68bb      	ldr	r3, [r7, #8]
 800e3e0:	799b      	ldrb	r3, [r3, #6]
 800e3e2:	2b10      	cmp	r3, #16
 800e3e4:	d91f      	bls.n	800e426 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800e3e6:	2303      	movs	r3, #3
 800e3e8:	75fb      	strb	r3, [r7, #23]
 800e3ea:	e01c      	b.n	800e426 <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800e3ec:	68bb      	ldr	r3, [r7, #8]
 800e3ee:	78db      	ldrb	r3, [r3, #3]
 800e3f0:	f003 0303 	and.w	r3, r3, #3
 800e3f4:	2b01      	cmp	r3, #1
 800e3f6:	d10a      	bne.n	800e40e <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800e3f8:	68bb      	ldr	r3, [r7, #8]
 800e3fa:	799b      	ldrb	r3, [r3, #6]
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d003      	beq.n	800e408 <USBH_ParseEPDesc+0x11e>
 800e400:	68bb      	ldr	r3, [r7, #8]
 800e402:	799b      	ldrb	r3, [r3, #6]
 800e404:	2b10      	cmp	r3, #16
 800e406:	d90e      	bls.n	800e426 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800e408:	2303      	movs	r3, #3
 800e40a:	75fb      	strb	r3, [r7, #23]
 800e40c:	e00b      	b.n	800e426 <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800e40e:	68bb      	ldr	r3, [r7, #8]
 800e410:	78db      	ldrb	r3, [r3, #3]
 800e412:	f003 0303 	and.w	r3, r3, #3
 800e416:	2b03      	cmp	r3, #3
 800e418:	d105      	bne.n	800e426 <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 800e41a:	68bb      	ldr	r3, [r7, #8]
 800e41c:	799b      	ldrb	r3, [r3, #6]
 800e41e:	2b00      	cmp	r3, #0
 800e420:	d101      	bne.n	800e426 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800e422:	2303      	movs	r3, #3
 800e424:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 800e426:	7dfb      	ldrb	r3, [r7, #23]
}
 800e428:	4618      	mov	r0, r3
 800e42a:	371c      	adds	r7, #28
 800e42c:	46bd      	mov	sp, r7
 800e42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e432:	4770      	bx	lr

0800e434 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800e434:	b480      	push	{r7}
 800e436:	b087      	sub	sp, #28
 800e438:	af00      	add	r7, sp, #0
 800e43a:	60f8      	str	r0, [r7, #12]
 800e43c:	60b9      	str	r1, [r7, #8]
 800e43e:	4613      	mov	r3, r2
 800e440:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	3301      	adds	r3, #1
 800e446:	781b      	ldrb	r3, [r3, #0]
 800e448:	2b03      	cmp	r3, #3
 800e44a:	d120      	bne.n	800e48e <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800e44c:	68fb      	ldr	r3, [r7, #12]
 800e44e:	781b      	ldrb	r3, [r3, #0]
 800e450:	1e9a      	subs	r2, r3, #2
 800e452:	88fb      	ldrh	r3, [r7, #6]
 800e454:	4293      	cmp	r3, r2
 800e456:	bf28      	it	cs
 800e458:	4613      	movcs	r3, r2
 800e45a:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800e45c:	68fb      	ldr	r3, [r7, #12]
 800e45e:	3302      	adds	r3, #2
 800e460:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800e462:	2300      	movs	r3, #0
 800e464:	82fb      	strh	r3, [r7, #22]
 800e466:	e00b      	b.n	800e480 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800e468:	8afb      	ldrh	r3, [r7, #22]
 800e46a:	68fa      	ldr	r2, [r7, #12]
 800e46c:	4413      	add	r3, r2
 800e46e:	781a      	ldrb	r2, [r3, #0]
 800e470:	68bb      	ldr	r3, [r7, #8]
 800e472:	701a      	strb	r2, [r3, #0]
      pdest++;
 800e474:	68bb      	ldr	r3, [r7, #8]
 800e476:	3301      	adds	r3, #1
 800e478:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800e47a:	8afb      	ldrh	r3, [r7, #22]
 800e47c:	3302      	adds	r3, #2
 800e47e:	82fb      	strh	r3, [r7, #22]
 800e480:	8afa      	ldrh	r2, [r7, #22]
 800e482:	8abb      	ldrh	r3, [r7, #20]
 800e484:	429a      	cmp	r2, r3
 800e486:	d3ef      	bcc.n	800e468 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800e488:	68bb      	ldr	r3, [r7, #8]
 800e48a:	2200      	movs	r2, #0
 800e48c:	701a      	strb	r2, [r3, #0]
  }
}
 800e48e:	bf00      	nop
 800e490:	371c      	adds	r7, #28
 800e492:	46bd      	mov	sp, r7
 800e494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e498:	4770      	bx	lr

0800e49a <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800e49a:	b480      	push	{r7}
 800e49c:	b085      	sub	sp, #20
 800e49e:	af00      	add	r7, sp, #0
 800e4a0:	6078      	str	r0, [r7, #4]
 800e4a2:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800e4a4:	683b      	ldr	r3, [r7, #0]
 800e4a6:	881a      	ldrh	r2, [r3, #0]
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	781b      	ldrb	r3, [r3, #0]
 800e4ac:	b29b      	uxth	r3, r3
 800e4ae:	4413      	add	r3, r2
 800e4b0:	b29a      	uxth	r2, r3
 800e4b2:	683b      	ldr	r3, [r7, #0]
 800e4b4:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	781b      	ldrb	r3, [r3, #0]
 800e4ba:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	4413      	add	r3, r2
 800e4c0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800e4c2:	68fb      	ldr	r3, [r7, #12]
}
 800e4c4:	4618      	mov	r0, r3
 800e4c6:	3714      	adds	r7, #20
 800e4c8:	46bd      	mov	sp, r7
 800e4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4ce:	4770      	bx	lr

0800e4d0 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800e4d0:	b580      	push	{r7, lr}
 800e4d2:	b086      	sub	sp, #24
 800e4d4:	af00      	add	r7, sp, #0
 800e4d6:	60f8      	str	r0, [r7, #12]
 800e4d8:	60b9      	str	r1, [r7, #8]
 800e4da:	4613      	mov	r3, r2
 800e4dc:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800e4de:	2301      	movs	r3, #1
 800e4e0:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800e4e2:	68fb      	ldr	r3, [r7, #12]
 800e4e4:	789b      	ldrb	r3, [r3, #2]
 800e4e6:	2b01      	cmp	r3, #1
 800e4e8:	d002      	beq.n	800e4f0 <USBH_CtlReq+0x20>
 800e4ea:	2b02      	cmp	r3, #2
 800e4ec:	d00f      	beq.n	800e50e <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800e4ee:	e027      	b.n	800e540 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800e4f0:	68fb      	ldr	r3, [r7, #12]
 800e4f2:	68ba      	ldr	r2, [r7, #8]
 800e4f4:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	88fa      	ldrh	r2, [r7, #6]
 800e4fa:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800e4fc:	68fb      	ldr	r3, [r7, #12]
 800e4fe:	2201      	movs	r2, #1
 800e500:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800e502:	68fb      	ldr	r3, [r7, #12]
 800e504:	2202      	movs	r2, #2
 800e506:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800e508:	2301      	movs	r3, #1
 800e50a:	75fb      	strb	r3, [r7, #23]
      break;
 800e50c:	e018      	b.n	800e540 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800e50e:	68f8      	ldr	r0, [r7, #12]
 800e510:	f000 f81c 	bl	800e54c <USBH_HandleControl>
 800e514:	4603      	mov	r3, r0
 800e516:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800e518:	7dfb      	ldrb	r3, [r7, #23]
 800e51a:	2b00      	cmp	r3, #0
 800e51c:	d002      	beq.n	800e524 <USBH_CtlReq+0x54>
 800e51e:	7dfb      	ldrb	r3, [r7, #23]
 800e520:	2b03      	cmp	r3, #3
 800e522:	d106      	bne.n	800e532 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	2201      	movs	r2, #1
 800e528:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800e52a:	68fb      	ldr	r3, [r7, #12]
 800e52c:	2200      	movs	r2, #0
 800e52e:	761a      	strb	r2, [r3, #24]
      break;
 800e530:	e005      	b.n	800e53e <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800e532:	7dfb      	ldrb	r3, [r7, #23]
 800e534:	2b02      	cmp	r3, #2
 800e536:	d102      	bne.n	800e53e <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800e538:	68fb      	ldr	r3, [r7, #12]
 800e53a:	2201      	movs	r2, #1
 800e53c:	709a      	strb	r2, [r3, #2]
      break;
 800e53e:	bf00      	nop
  }
  return status;
 800e540:	7dfb      	ldrb	r3, [r7, #23]
}
 800e542:	4618      	mov	r0, r3
 800e544:	3718      	adds	r7, #24
 800e546:	46bd      	mov	sp, r7
 800e548:	bd80      	pop	{r7, pc}
	...

0800e54c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800e54c:	b580      	push	{r7, lr}
 800e54e:	b086      	sub	sp, #24
 800e550:	af02      	add	r7, sp, #8
 800e552:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800e554:	2301      	movs	r3, #1
 800e556:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800e558:	2300      	movs	r3, #0
 800e55a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	7e1b      	ldrb	r3, [r3, #24]
 800e560:	3b01      	subs	r3, #1
 800e562:	2b0a      	cmp	r3, #10
 800e564:	f200 8156 	bhi.w	800e814 <USBH_HandleControl+0x2c8>
 800e568:	a201      	add	r2, pc, #4	; (adr r2, 800e570 <USBH_HandleControl+0x24>)
 800e56a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e56e:	bf00      	nop
 800e570:	0800e59d 	.word	0x0800e59d
 800e574:	0800e5b7 	.word	0x0800e5b7
 800e578:	0800e621 	.word	0x0800e621
 800e57c:	0800e647 	.word	0x0800e647
 800e580:	0800e67f 	.word	0x0800e67f
 800e584:	0800e6a9 	.word	0x0800e6a9
 800e588:	0800e6fb 	.word	0x0800e6fb
 800e58c:	0800e71d 	.word	0x0800e71d
 800e590:	0800e759 	.word	0x0800e759
 800e594:	0800e77f 	.word	0x0800e77f
 800e598:	0800e7bd 	.word	0x0800e7bd
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	f103 0110 	add.w	r1, r3, #16
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	795b      	ldrb	r3, [r3, #5]
 800e5a6:	461a      	mov	r2, r3
 800e5a8:	6878      	ldr	r0, [r7, #4]
 800e5aa:	f000 f943 	bl	800e834 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	2202      	movs	r2, #2
 800e5b2:	761a      	strb	r2, [r3, #24]
      break;
 800e5b4:	e139      	b.n	800e82a <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	795b      	ldrb	r3, [r3, #5]
 800e5ba:	4619      	mov	r1, r3
 800e5bc:	6878      	ldr	r0, [r7, #4]
 800e5be:	f000 fcc5 	bl	800ef4c <USBH_LL_GetURBState>
 800e5c2:	4603      	mov	r3, r0
 800e5c4:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800e5c6:	7bbb      	ldrb	r3, [r7, #14]
 800e5c8:	2b01      	cmp	r3, #1
 800e5ca:	d11e      	bne.n	800e60a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	7c1b      	ldrb	r3, [r3, #16]
 800e5d0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800e5d4:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	8adb      	ldrh	r3, [r3, #22]
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d00a      	beq.n	800e5f4 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800e5de:	7b7b      	ldrb	r3, [r7, #13]
 800e5e0:	2b80      	cmp	r3, #128	; 0x80
 800e5e2:	d103      	bne.n	800e5ec <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	2203      	movs	r2, #3
 800e5e8:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800e5ea:	e115      	b.n	800e818 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	2205      	movs	r2, #5
 800e5f0:	761a      	strb	r2, [r3, #24]
      break;
 800e5f2:	e111      	b.n	800e818 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800e5f4:	7b7b      	ldrb	r3, [r7, #13]
 800e5f6:	2b80      	cmp	r3, #128	; 0x80
 800e5f8:	d103      	bne.n	800e602 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800e5fa:	687b      	ldr	r3, [r7, #4]
 800e5fc:	2209      	movs	r2, #9
 800e5fe:	761a      	strb	r2, [r3, #24]
      break;
 800e600:	e10a      	b.n	800e818 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	2207      	movs	r2, #7
 800e606:	761a      	strb	r2, [r3, #24]
      break;
 800e608:	e106      	b.n	800e818 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800e60a:	7bbb      	ldrb	r3, [r7, #14]
 800e60c:	2b04      	cmp	r3, #4
 800e60e:	d003      	beq.n	800e618 <USBH_HandleControl+0xcc>
 800e610:	7bbb      	ldrb	r3, [r7, #14]
 800e612:	2b02      	cmp	r3, #2
 800e614:	f040 8100 	bne.w	800e818 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	220b      	movs	r2, #11
 800e61c:	761a      	strb	r2, [r3, #24]
      break;
 800e61e:	e0fb      	b.n	800e818 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800e626:	b29a      	uxth	r2, r3
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	6899      	ldr	r1, [r3, #8]
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	899a      	ldrh	r2, [r3, #12]
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	791b      	ldrb	r3, [r3, #4]
 800e638:	6878      	ldr	r0, [r7, #4]
 800e63a:	f000 f93a 	bl	800e8b2 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	2204      	movs	r2, #4
 800e642:	761a      	strb	r2, [r3, #24]
      break;
 800e644:	e0f1      	b.n	800e82a <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	791b      	ldrb	r3, [r3, #4]
 800e64a:	4619      	mov	r1, r3
 800e64c:	6878      	ldr	r0, [r7, #4]
 800e64e:	f000 fc7d 	bl	800ef4c <USBH_LL_GetURBState>
 800e652:	4603      	mov	r3, r0
 800e654:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800e656:	7bbb      	ldrb	r3, [r7, #14]
 800e658:	2b01      	cmp	r3, #1
 800e65a:	d102      	bne.n	800e662 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	2209      	movs	r2, #9
 800e660:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800e662:	7bbb      	ldrb	r3, [r7, #14]
 800e664:	2b05      	cmp	r3, #5
 800e666:	d102      	bne.n	800e66e <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800e668:	2303      	movs	r3, #3
 800e66a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800e66c:	e0d6      	b.n	800e81c <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800e66e:	7bbb      	ldrb	r3, [r7, #14]
 800e670:	2b04      	cmp	r3, #4
 800e672:	f040 80d3 	bne.w	800e81c <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	220b      	movs	r2, #11
 800e67a:	761a      	strb	r2, [r3, #24]
      break;
 800e67c:	e0ce      	b.n	800e81c <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	6899      	ldr	r1, [r3, #8]
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	899a      	ldrh	r2, [r3, #12]
 800e686:	687b      	ldr	r3, [r7, #4]
 800e688:	795b      	ldrb	r3, [r3, #5]
 800e68a:	2001      	movs	r0, #1
 800e68c:	9000      	str	r0, [sp, #0]
 800e68e:	6878      	ldr	r0, [r7, #4]
 800e690:	f000 f8ea 	bl	800e868 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800e69a:	b29a      	uxth	r2, r3
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	2206      	movs	r2, #6
 800e6a4:	761a      	strb	r2, [r3, #24]
      break;
 800e6a6:	e0c0      	b.n	800e82a <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	795b      	ldrb	r3, [r3, #5]
 800e6ac:	4619      	mov	r1, r3
 800e6ae:	6878      	ldr	r0, [r7, #4]
 800e6b0:	f000 fc4c 	bl	800ef4c <USBH_LL_GetURBState>
 800e6b4:	4603      	mov	r3, r0
 800e6b6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800e6b8:	7bbb      	ldrb	r3, [r7, #14]
 800e6ba:	2b01      	cmp	r3, #1
 800e6bc:	d103      	bne.n	800e6c6 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	2207      	movs	r2, #7
 800e6c2:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800e6c4:	e0ac      	b.n	800e820 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800e6c6:	7bbb      	ldrb	r3, [r7, #14]
 800e6c8:	2b05      	cmp	r3, #5
 800e6ca:	d105      	bne.n	800e6d8 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	220c      	movs	r2, #12
 800e6d0:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800e6d2:	2303      	movs	r3, #3
 800e6d4:	73fb      	strb	r3, [r7, #15]
      break;
 800e6d6:	e0a3      	b.n	800e820 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800e6d8:	7bbb      	ldrb	r3, [r7, #14]
 800e6da:	2b02      	cmp	r3, #2
 800e6dc:	d103      	bne.n	800e6e6 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	2205      	movs	r2, #5
 800e6e2:	761a      	strb	r2, [r3, #24]
      break;
 800e6e4:	e09c      	b.n	800e820 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800e6e6:	7bbb      	ldrb	r3, [r7, #14]
 800e6e8:	2b04      	cmp	r3, #4
 800e6ea:	f040 8099 	bne.w	800e820 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	220b      	movs	r2, #11
 800e6f2:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800e6f4:	2302      	movs	r3, #2
 800e6f6:	73fb      	strb	r3, [r7, #15]
      break;
 800e6f8:	e092      	b.n	800e820 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	791b      	ldrb	r3, [r3, #4]
 800e6fe:	2200      	movs	r2, #0
 800e700:	2100      	movs	r1, #0
 800e702:	6878      	ldr	r0, [r7, #4]
 800e704:	f000 f8d5 	bl	800e8b2 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800e70e:	b29a      	uxth	r2, r3
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	2208      	movs	r2, #8
 800e718:	761a      	strb	r2, [r3, #24]

      break;
 800e71a:	e086      	b.n	800e82a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	791b      	ldrb	r3, [r3, #4]
 800e720:	4619      	mov	r1, r3
 800e722:	6878      	ldr	r0, [r7, #4]
 800e724:	f000 fc12 	bl	800ef4c <USBH_LL_GetURBState>
 800e728:	4603      	mov	r3, r0
 800e72a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800e72c:	7bbb      	ldrb	r3, [r7, #14]
 800e72e:	2b01      	cmp	r3, #1
 800e730:	d105      	bne.n	800e73e <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	220d      	movs	r2, #13
 800e736:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800e738:	2300      	movs	r3, #0
 800e73a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800e73c:	e072      	b.n	800e824 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800e73e:	7bbb      	ldrb	r3, [r7, #14]
 800e740:	2b04      	cmp	r3, #4
 800e742:	d103      	bne.n	800e74c <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	220b      	movs	r2, #11
 800e748:	761a      	strb	r2, [r3, #24]
      break;
 800e74a:	e06b      	b.n	800e824 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800e74c:	7bbb      	ldrb	r3, [r7, #14]
 800e74e:	2b05      	cmp	r3, #5
 800e750:	d168      	bne.n	800e824 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800e752:	2303      	movs	r3, #3
 800e754:	73fb      	strb	r3, [r7, #15]
      break;
 800e756:	e065      	b.n	800e824 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	795b      	ldrb	r3, [r3, #5]
 800e75c:	2201      	movs	r2, #1
 800e75e:	9200      	str	r2, [sp, #0]
 800e760:	2200      	movs	r2, #0
 800e762:	2100      	movs	r1, #0
 800e764:	6878      	ldr	r0, [r7, #4]
 800e766:	f000 f87f 	bl	800e868 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800e770:	b29a      	uxth	r2, r3
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	220a      	movs	r2, #10
 800e77a:	761a      	strb	r2, [r3, #24]
      break;
 800e77c:	e055      	b.n	800e82a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	795b      	ldrb	r3, [r3, #5]
 800e782:	4619      	mov	r1, r3
 800e784:	6878      	ldr	r0, [r7, #4]
 800e786:	f000 fbe1 	bl	800ef4c <USBH_LL_GetURBState>
 800e78a:	4603      	mov	r3, r0
 800e78c:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800e78e:	7bbb      	ldrb	r3, [r7, #14]
 800e790:	2b01      	cmp	r3, #1
 800e792:	d105      	bne.n	800e7a0 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800e794:	2300      	movs	r3, #0
 800e796:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	220d      	movs	r2, #13
 800e79c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800e79e:	e043      	b.n	800e828 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800e7a0:	7bbb      	ldrb	r3, [r7, #14]
 800e7a2:	2b02      	cmp	r3, #2
 800e7a4:	d103      	bne.n	800e7ae <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	2209      	movs	r2, #9
 800e7aa:	761a      	strb	r2, [r3, #24]
      break;
 800e7ac:	e03c      	b.n	800e828 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800e7ae:	7bbb      	ldrb	r3, [r7, #14]
 800e7b0:	2b04      	cmp	r3, #4
 800e7b2:	d139      	bne.n	800e828 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	220b      	movs	r2, #11
 800e7b8:	761a      	strb	r2, [r3, #24]
      break;
 800e7ba:	e035      	b.n	800e828 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	7e5b      	ldrb	r3, [r3, #25]
 800e7c0:	3301      	adds	r3, #1
 800e7c2:	b2da      	uxtb	r2, r3
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	765a      	strb	r2, [r3, #25]
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	7e5b      	ldrb	r3, [r3, #25]
 800e7cc:	2b02      	cmp	r3, #2
 800e7ce:	d806      	bhi.n	800e7de <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	2201      	movs	r2, #1
 800e7d4:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	2201      	movs	r2, #1
 800e7da:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800e7dc:	e025      	b.n	800e82a <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800e7e4:	2106      	movs	r1, #6
 800e7e6:	6878      	ldr	r0, [r7, #4]
 800e7e8:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	2200      	movs	r2, #0
 800e7ee:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	795b      	ldrb	r3, [r3, #5]
 800e7f4:	4619      	mov	r1, r3
 800e7f6:	6878      	ldr	r0, [r7, #4]
 800e7f8:	f000 f90c 	bl	800ea14 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	791b      	ldrb	r3, [r3, #4]
 800e800:	4619      	mov	r1, r3
 800e802:	6878      	ldr	r0, [r7, #4]
 800e804:	f000 f906 	bl	800ea14 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	2200      	movs	r2, #0
 800e80c:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800e80e:	2302      	movs	r3, #2
 800e810:	73fb      	strb	r3, [r7, #15]
      break;
 800e812:	e00a      	b.n	800e82a <USBH_HandleControl+0x2de>

    default:
      break;
 800e814:	bf00      	nop
 800e816:	e008      	b.n	800e82a <USBH_HandleControl+0x2de>
      break;
 800e818:	bf00      	nop
 800e81a:	e006      	b.n	800e82a <USBH_HandleControl+0x2de>
      break;
 800e81c:	bf00      	nop
 800e81e:	e004      	b.n	800e82a <USBH_HandleControl+0x2de>
      break;
 800e820:	bf00      	nop
 800e822:	e002      	b.n	800e82a <USBH_HandleControl+0x2de>
      break;
 800e824:	bf00      	nop
 800e826:	e000      	b.n	800e82a <USBH_HandleControl+0x2de>
      break;
 800e828:	bf00      	nop
  }

  return status;
 800e82a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e82c:	4618      	mov	r0, r3
 800e82e:	3710      	adds	r7, #16
 800e830:	46bd      	mov	sp, r7
 800e832:	bd80      	pop	{r7, pc}

0800e834 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800e834:	b580      	push	{r7, lr}
 800e836:	b088      	sub	sp, #32
 800e838:	af04      	add	r7, sp, #16
 800e83a:	60f8      	str	r0, [r7, #12]
 800e83c:	60b9      	str	r1, [r7, #8]
 800e83e:	4613      	mov	r3, r2
 800e840:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800e842:	79f9      	ldrb	r1, [r7, #7]
 800e844:	2300      	movs	r3, #0
 800e846:	9303      	str	r3, [sp, #12]
 800e848:	2308      	movs	r3, #8
 800e84a:	9302      	str	r3, [sp, #8]
 800e84c:	68bb      	ldr	r3, [r7, #8]
 800e84e:	9301      	str	r3, [sp, #4]
 800e850:	2300      	movs	r3, #0
 800e852:	9300      	str	r3, [sp, #0]
 800e854:	2300      	movs	r3, #0
 800e856:	2200      	movs	r2, #0
 800e858:	68f8      	ldr	r0, [r7, #12]
 800e85a:	f000 fb46 	bl	800eeea <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800e85e:	2300      	movs	r3, #0
}
 800e860:	4618      	mov	r0, r3
 800e862:	3710      	adds	r7, #16
 800e864:	46bd      	mov	sp, r7
 800e866:	bd80      	pop	{r7, pc}

0800e868 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800e868:	b580      	push	{r7, lr}
 800e86a:	b088      	sub	sp, #32
 800e86c:	af04      	add	r7, sp, #16
 800e86e:	60f8      	str	r0, [r7, #12]
 800e870:	60b9      	str	r1, [r7, #8]
 800e872:	4611      	mov	r1, r2
 800e874:	461a      	mov	r2, r3
 800e876:	460b      	mov	r3, r1
 800e878:	80fb      	strh	r3, [r7, #6]
 800e87a:	4613      	mov	r3, r2
 800e87c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800e87e:	68fb      	ldr	r3, [r7, #12]
 800e880:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800e884:	2b00      	cmp	r3, #0
 800e886:	d001      	beq.n	800e88c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800e888:	2300      	movs	r3, #0
 800e88a:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800e88c:	7979      	ldrb	r1, [r7, #5]
 800e88e:	7e3b      	ldrb	r3, [r7, #24]
 800e890:	9303      	str	r3, [sp, #12]
 800e892:	88fb      	ldrh	r3, [r7, #6]
 800e894:	9302      	str	r3, [sp, #8]
 800e896:	68bb      	ldr	r3, [r7, #8]
 800e898:	9301      	str	r3, [sp, #4]
 800e89a:	2301      	movs	r3, #1
 800e89c:	9300      	str	r3, [sp, #0]
 800e89e:	2300      	movs	r3, #0
 800e8a0:	2200      	movs	r2, #0
 800e8a2:	68f8      	ldr	r0, [r7, #12]
 800e8a4:	f000 fb21 	bl	800eeea <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800e8a8:	2300      	movs	r3, #0
}
 800e8aa:	4618      	mov	r0, r3
 800e8ac:	3710      	adds	r7, #16
 800e8ae:	46bd      	mov	sp, r7
 800e8b0:	bd80      	pop	{r7, pc}

0800e8b2 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800e8b2:	b580      	push	{r7, lr}
 800e8b4:	b088      	sub	sp, #32
 800e8b6:	af04      	add	r7, sp, #16
 800e8b8:	60f8      	str	r0, [r7, #12]
 800e8ba:	60b9      	str	r1, [r7, #8]
 800e8bc:	4611      	mov	r1, r2
 800e8be:	461a      	mov	r2, r3
 800e8c0:	460b      	mov	r3, r1
 800e8c2:	80fb      	strh	r3, [r7, #6]
 800e8c4:	4613      	mov	r3, r2
 800e8c6:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800e8c8:	7979      	ldrb	r1, [r7, #5]
 800e8ca:	2300      	movs	r3, #0
 800e8cc:	9303      	str	r3, [sp, #12]
 800e8ce:	88fb      	ldrh	r3, [r7, #6]
 800e8d0:	9302      	str	r3, [sp, #8]
 800e8d2:	68bb      	ldr	r3, [r7, #8]
 800e8d4:	9301      	str	r3, [sp, #4]
 800e8d6:	2301      	movs	r3, #1
 800e8d8:	9300      	str	r3, [sp, #0]
 800e8da:	2300      	movs	r3, #0
 800e8dc:	2201      	movs	r2, #1
 800e8de:	68f8      	ldr	r0, [r7, #12]
 800e8e0:	f000 fb03 	bl	800eeea <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800e8e4:	2300      	movs	r3, #0

}
 800e8e6:	4618      	mov	r0, r3
 800e8e8:	3710      	adds	r7, #16
 800e8ea:	46bd      	mov	sp, r7
 800e8ec:	bd80      	pop	{r7, pc}

0800e8ee <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800e8ee:	b580      	push	{r7, lr}
 800e8f0:	b088      	sub	sp, #32
 800e8f2:	af04      	add	r7, sp, #16
 800e8f4:	60f8      	str	r0, [r7, #12]
 800e8f6:	60b9      	str	r1, [r7, #8]
 800e8f8:	4611      	mov	r1, r2
 800e8fa:	461a      	mov	r2, r3
 800e8fc:	460b      	mov	r3, r1
 800e8fe:	80fb      	strh	r3, [r7, #6]
 800e900:	4613      	mov	r3, r2
 800e902:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800e904:	68fb      	ldr	r3, [r7, #12]
 800e906:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	d001      	beq.n	800e912 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800e90e:	2300      	movs	r3, #0
 800e910:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800e912:	7979      	ldrb	r1, [r7, #5]
 800e914:	7e3b      	ldrb	r3, [r7, #24]
 800e916:	9303      	str	r3, [sp, #12]
 800e918:	88fb      	ldrh	r3, [r7, #6]
 800e91a:	9302      	str	r3, [sp, #8]
 800e91c:	68bb      	ldr	r3, [r7, #8]
 800e91e:	9301      	str	r3, [sp, #4]
 800e920:	2301      	movs	r3, #1
 800e922:	9300      	str	r3, [sp, #0]
 800e924:	2302      	movs	r3, #2
 800e926:	2200      	movs	r2, #0
 800e928:	68f8      	ldr	r0, [r7, #12]
 800e92a:	f000 fade 	bl	800eeea <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800e92e:	2300      	movs	r3, #0
}
 800e930:	4618      	mov	r0, r3
 800e932:	3710      	adds	r7, #16
 800e934:	46bd      	mov	sp, r7
 800e936:	bd80      	pop	{r7, pc}

0800e938 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800e938:	b580      	push	{r7, lr}
 800e93a:	b088      	sub	sp, #32
 800e93c:	af04      	add	r7, sp, #16
 800e93e:	60f8      	str	r0, [r7, #12]
 800e940:	60b9      	str	r1, [r7, #8]
 800e942:	4611      	mov	r1, r2
 800e944:	461a      	mov	r2, r3
 800e946:	460b      	mov	r3, r1
 800e948:	80fb      	strh	r3, [r7, #6]
 800e94a:	4613      	mov	r3, r2
 800e94c:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800e94e:	7979      	ldrb	r1, [r7, #5]
 800e950:	2300      	movs	r3, #0
 800e952:	9303      	str	r3, [sp, #12]
 800e954:	88fb      	ldrh	r3, [r7, #6]
 800e956:	9302      	str	r3, [sp, #8]
 800e958:	68bb      	ldr	r3, [r7, #8]
 800e95a:	9301      	str	r3, [sp, #4]
 800e95c:	2301      	movs	r3, #1
 800e95e:	9300      	str	r3, [sp, #0]
 800e960:	2302      	movs	r3, #2
 800e962:	2201      	movs	r2, #1
 800e964:	68f8      	ldr	r0, [r7, #12]
 800e966:	f000 fac0 	bl	800eeea <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800e96a:	2300      	movs	r3, #0
}
 800e96c:	4618      	mov	r0, r3
 800e96e:	3710      	adds	r7, #16
 800e970:	46bd      	mov	sp, r7
 800e972:	bd80      	pop	{r7, pc}

0800e974 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800e974:	b580      	push	{r7, lr}
 800e976:	b086      	sub	sp, #24
 800e978:	af04      	add	r7, sp, #16
 800e97a:	6078      	str	r0, [r7, #4]
 800e97c:	4608      	mov	r0, r1
 800e97e:	4611      	mov	r1, r2
 800e980:	461a      	mov	r2, r3
 800e982:	4603      	mov	r3, r0
 800e984:	70fb      	strb	r3, [r7, #3]
 800e986:	460b      	mov	r3, r1
 800e988:	70bb      	strb	r3, [r7, #2]
 800e98a:	4613      	mov	r3, r2
 800e98c:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800e98e:	7878      	ldrb	r0, [r7, #1]
 800e990:	78ba      	ldrb	r2, [r7, #2]
 800e992:	78f9      	ldrb	r1, [r7, #3]
 800e994:	8b3b      	ldrh	r3, [r7, #24]
 800e996:	9302      	str	r3, [sp, #8]
 800e998:	7d3b      	ldrb	r3, [r7, #20]
 800e99a:	9301      	str	r3, [sp, #4]
 800e99c:	7c3b      	ldrb	r3, [r7, #16]
 800e99e:	9300      	str	r3, [sp, #0]
 800e9a0:	4603      	mov	r3, r0
 800e9a2:	6878      	ldr	r0, [r7, #4]
 800e9a4:	f000 fa53 	bl	800ee4e <USBH_LL_OpenPipe>

  return USBH_OK;
 800e9a8:	2300      	movs	r3, #0
}
 800e9aa:	4618      	mov	r0, r3
 800e9ac:	3708      	adds	r7, #8
 800e9ae:	46bd      	mov	sp, r7
 800e9b0:	bd80      	pop	{r7, pc}

0800e9b2 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800e9b2:	b580      	push	{r7, lr}
 800e9b4:	b082      	sub	sp, #8
 800e9b6:	af00      	add	r7, sp, #0
 800e9b8:	6078      	str	r0, [r7, #4]
 800e9ba:	460b      	mov	r3, r1
 800e9bc:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800e9be:	78fb      	ldrb	r3, [r7, #3]
 800e9c0:	4619      	mov	r1, r3
 800e9c2:	6878      	ldr	r0, [r7, #4]
 800e9c4:	f000 fa72 	bl	800eeac <USBH_LL_ClosePipe>

  return USBH_OK;
 800e9c8:	2300      	movs	r3, #0
}
 800e9ca:	4618      	mov	r0, r3
 800e9cc:	3708      	adds	r7, #8
 800e9ce:	46bd      	mov	sp, r7
 800e9d0:	bd80      	pop	{r7, pc}

0800e9d2 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800e9d2:	b580      	push	{r7, lr}
 800e9d4:	b084      	sub	sp, #16
 800e9d6:	af00      	add	r7, sp, #0
 800e9d8:	6078      	str	r0, [r7, #4]
 800e9da:	460b      	mov	r3, r1
 800e9dc:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800e9de:	6878      	ldr	r0, [r7, #4]
 800e9e0:	f000 f836 	bl	800ea50 <USBH_GetFreePipe>
 800e9e4:	4603      	mov	r3, r0
 800e9e6:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800e9e8:	89fb      	ldrh	r3, [r7, #14]
 800e9ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e9ee:	4293      	cmp	r3, r2
 800e9f0:	d00a      	beq.n	800ea08 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800e9f2:	78fa      	ldrb	r2, [r7, #3]
 800e9f4:	89fb      	ldrh	r3, [r7, #14]
 800e9f6:	f003 030f 	and.w	r3, r3, #15
 800e9fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800e9fe:	6879      	ldr	r1, [r7, #4]
 800ea00:	33e0      	adds	r3, #224	; 0xe0
 800ea02:	009b      	lsls	r3, r3, #2
 800ea04:	440b      	add	r3, r1
 800ea06:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800ea08:	89fb      	ldrh	r3, [r7, #14]
 800ea0a:	b2db      	uxtb	r3, r3
}
 800ea0c:	4618      	mov	r0, r3
 800ea0e:	3710      	adds	r7, #16
 800ea10:	46bd      	mov	sp, r7
 800ea12:	bd80      	pop	{r7, pc}

0800ea14 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800ea14:	b480      	push	{r7}
 800ea16:	b083      	sub	sp, #12
 800ea18:	af00      	add	r7, sp, #0
 800ea1a:	6078      	str	r0, [r7, #4]
 800ea1c:	460b      	mov	r3, r1
 800ea1e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800ea20:	78fb      	ldrb	r3, [r7, #3]
 800ea22:	2b0f      	cmp	r3, #15
 800ea24:	d80d      	bhi.n	800ea42 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800ea26:	78fb      	ldrb	r3, [r7, #3]
 800ea28:	687a      	ldr	r2, [r7, #4]
 800ea2a:	33e0      	adds	r3, #224	; 0xe0
 800ea2c:	009b      	lsls	r3, r3, #2
 800ea2e:	4413      	add	r3, r2
 800ea30:	685a      	ldr	r2, [r3, #4]
 800ea32:	78fb      	ldrb	r3, [r7, #3]
 800ea34:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800ea38:	6879      	ldr	r1, [r7, #4]
 800ea3a:	33e0      	adds	r3, #224	; 0xe0
 800ea3c:	009b      	lsls	r3, r3, #2
 800ea3e:	440b      	add	r3, r1
 800ea40:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800ea42:	2300      	movs	r3, #0
}
 800ea44:	4618      	mov	r0, r3
 800ea46:	370c      	adds	r7, #12
 800ea48:	46bd      	mov	sp, r7
 800ea4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea4e:	4770      	bx	lr

0800ea50 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800ea50:	b480      	push	{r7}
 800ea52:	b085      	sub	sp, #20
 800ea54:	af00      	add	r7, sp, #0
 800ea56:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800ea58:	2300      	movs	r3, #0
 800ea5a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800ea5c:	2300      	movs	r3, #0
 800ea5e:	73fb      	strb	r3, [r7, #15]
 800ea60:	e00f      	b.n	800ea82 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800ea62:	7bfb      	ldrb	r3, [r7, #15]
 800ea64:	687a      	ldr	r2, [r7, #4]
 800ea66:	33e0      	adds	r3, #224	; 0xe0
 800ea68:	009b      	lsls	r3, r3, #2
 800ea6a:	4413      	add	r3, r2
 800ea6c:	685b      	ldr	r3, [r3, #4]
 800ea6e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ea72:	2b00      	cmp	r3, #0
 800ea74:	d102      	bne.n	800ea7c <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800ea76:	7bfb      	ldrb	r3, [r7, #15]
 800ea78:	b29b      	uxth	r3, r3
 800ea7a:	e007      	b.n	800ea8c <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800ea7c:	7bfb      	ldrb	r3, [r7, #15]
 800ea7e:	3301      	adds	r3, #1
 800ea80:	73fb      	strb	r3, [r7, #15]
 800ea82:	7bfb      	ldrb	r3, [r7, #15]
 800ea84:	2b0f      	cmp	r3, #15
 800ea86:	d9ec      	bls.n	800ea62 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800ea88:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800ea8c:	4618      	mov	r0, r3
 800ea8e:	3714      	adds	r7, #20
 800ea90:	46bd      	mov	sp, r7
 800ea92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea96:	4770      	bx	lr

0800ea98 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800ea98:	b580      	push	{r7, lr}
 800ea9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800ea9c:	2201      	movs	r2, #1
 800ea9e:	490e      	ldr	r1, [pc, #56]	; (800ead8 <MX_USB_HOST_Init+0x40>)
 800eaa0:	480e      	ldr	r0, [pc, #56]	; (800eadc <MX_USB_HOST_Init+0x44>)
 800eaa2:	f7fe fba7 	bl	800d1f4 <USBH_Init>
 800eaa6:	4603      	mov	r3, r0
 800eaa8:	2b00      	cmp	r3, #0
 800eaaa:	d001      	beq.n	800eab0 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800eaac:	f7f3 fc14 	bl	80022d8 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800eab0:	490b      	ldr	r1, [pc, #44]	; (800eae0 <MX_USB_HOST_Init+0x48>)
 800eab2:	480a      	ldr	r0, [pc, #40]	; (800eadc <MX_USB_HOST_Init+0x44>)
 800eab4:	f7fe fc2c 	bl	800d310 <USBH_RegisterClass>
 800eab8:	4603      	mov	r3, r0
 800eaba:	2b00      	cmp	r3, #0
 800eabc:	d001      	beq.n	800eac2 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800eabe:	f7f3 fc0b 	bl	80022d8 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800eac2:	4806      	ldr	r0, [pc, #24]	; (800eadc <MX_USB_HOST_Init+0x44>)
 800eac4:	f7fe fcb0 	bl	800d428 <USBH_Start>
 800eac8:	4603      	mov	r3, r0
 800eaca:	2b00      	cmp	r3, #0
 800eacc:	d001      	beq.n	800ead2 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800eace:	f7f3 fc03 	bl	80022d8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800ead2:	bf00      	nop
 800ead4:	bd80      	pop	{r7, pc}
 800ead6:	bf00      	nop
 800ead8:	0800eaf9 	.word	0x0800eaf9
 800eadc:	20001748 	.word	0x20001748
 800eae0:	2000001c 	.word	0x2000001c

0800eae4 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800eae4:	b580      	push	{r7, lr}
 800eae6:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800eae8:	4802      	ldr	r0, [pc, #8]	; (800eaf4 <MX_USB_HOST_Process+0x10>)
 800eaea:	f7fe fcad 	bl	800d448 <USBH_Process>
}
 800eaee:	bf00      	nop
 800eaf0:	bd80      	pop	{r7, pc}
 800eaf2:	bf00      	nop
 800eaf4:	20001748 	.word	0x20001748

0800eaf8 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800eaf8:	b480      	push	{r7}
 800eafa:	b083      	sub	sp, #12
 800eafc:	af00      	add	r7, sp, #0
 800eafe:	6078      	str	r0, [r7, #4]
 800eb00:	460b      	mov	r3, r1
 800eb02:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800eb04:	78fb      	ldrb	r3, [r7, #3]
 800eb06:	3b01      	subs	r3, #1
 800eb08:	2b04      	cmp	r3, #4
 800eb0a:	d819      	bhi.n	800eb40 <USBH_UserProcess+0x48>
 800eb0c:	a201      	add	r2, pc, #4	; (adr r2, 800eb14 <USBH_UserProcess+0x1c>)
 800eb0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb12:	bf00      	nop
 800eb14:	0800eb41 	.word	0x0800eb41
 800eb18:	0800eb31 	.word	0x0800eb31
 800eb1c:	0800eb41 	.word	0x0800eb41
 800eb20:	0800eb39 	.word	0x0800eb39
 800eb24:	0800eb29 	.word	0x0800eb29
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800eb28:	4b09      	ldr	r3, [pc, #36]	; (800eb50 <USBH_UserProcess+0x58>)
 800eb2a:	2203      	movs	r2, #3
 800eb2c:	701a      	strb	r2, [r3, #0]
  break;
 800eb2e:	e008      	b.n	800eb42 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800eb30:	4b07      	ldr	r3, [pc, #28]	; (800eb50 <USBH_UserProcess+0x58>)
 800eb32:	2202      	movs	r2, #2
 800eb34:	701a      	strb	r2, [r3, #0]
  break;
 800eb36:	e004      	b.n	800eb42 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800eb38:	4b05      	ldr	r3, [pc, #20]	; (800eb50 <USBH_UserProcess+0x58>)
 800eb3a:	2201      	movs	r2, #1
 800eb3c:	701a      	strb	r2, [r3, #0]
  break;
 800eb3e:	e000      	b.n	800eb42 <USBH_UserProcess+0x4a>

  default:
  break;
 800eb40:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800eb42:	bf00      	nop
 800eb44:	370c      	adds	r7, #12
 800eb46:	46bd      	mov	sp, r7
 800eb48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb4c:	4770      	bx	lr
 800eb4e:	bf00      	nop
 800eb50:	200016dc 	.word	0x200016dc

0800eb54 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800eb54:	b580      	push	{r7, lr}
 800eb56:	b08a      	sub	sp, #40	; 0x28
 800eb58:	af00      	add	r7, sp, #0
 800eb5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800eb5c:	f107 0314 	add.w	r3, r7, #20
 800eb60:	2200      	movs	r2, #0
 800eb62:	601a      	str	r2, [r3, #0]
 800eb64:	605a      	str	r2, [r3, #4]
 800eb66:	609a      	str	r2, [r3, #8]
 800eb68:	60da      	str	r2, [r3, #12]
 800eb6a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	681b      	ldr	r3, [r3, #0]
 800eb70:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800eb74:	d147      	bne.n	800ec06 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800eb76:	2300      	movs	r3, #0
 800eb78:	613b      	str	r3, [r7, #16]
 800eb7a:	4b25      	ldr	r3, [pc, #148]	; (800ec10 <HAL_HCD_MspInit+0xbc>)
 800eb7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eb7e:	4a24      	ldr	r2, [pc, #144]	; (800ec10 <HAL_HCD_MspInit+0xbc>)
 800eb80:	f043 0301 	orr.w	r3, r3, #1
 800eb84:	6313      	str	r3, [r2, #48]	; 0x30
 800eb86:	4b22      	ldr	r3, [pc, #136]	; (800ec10 <HAL_HCD_MspInit+0xbc>)
 800eb88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eb8a:	f003 0301 	and.w	r3, r3, #1
 800eb8e:	613b      	str	r3, [r7, #16]
 800eb90:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800eb92:	f44f 7300 	mov.w	r3, #512	; 0x200
 800eb96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800eb98:	2300      	movs	r3, #0
 800eb9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800eb9c:	2300      	movs	r3, #0
 800eb9e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800eba0:	f107 0314 	add.w	r3, r7, #20
 800eba4:	4619      	mov	r1, r3
 800eba6:	481b      	ldr	r0, [pc, #108]	; (800ec14 <HAL_HCD_MspInit+0xc0>)
 800eba8:	f7f7 fbbc 	bl	8006324 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800ebac:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800ebb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ebb2:	2302      	movs	r3, #2
 800ebb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ebb6:	2300      	movs	r3, #0
 800ebb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ebba:	2303      	movs	r3, #3
 800ebbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ebbe:	230a      	movs	r3, #10
 800ebc0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ebc2:	f107 0314 	add.w	r3, r7, #20
 800ebc6:	4619      	mov	r1, r3
 800ebc8:	4812      	ldr	r0, [pc, #72]	; (800ec14 <HAL_HCD_MspInit+0xc0>)
 800ebca:	f7f7 fbab 	bl	8006324 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ebce:	4b10      	ldr	r3, [pc, #64]	; (800ec10 <HAL_HCD_MspInit+0xbc>)
 800ebd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ebd2:	4a0f      	ldr	r2, [pc, #60]	; (800ec10 <HAL_HCD_MspInit+0xbc>)
 800ebd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ebd8:	6353      	str	r3, [r2, #52]	; 0x34
 800ebda:	2300      	movs	r3, #0
 800ebdc:	60fb      	str	r3, [r7, #12]
 800ebde:	4b0c      	ldr	r3, [pc, #48]	; (800ec10 <HAL_HCD_MspInit+0xbc>)
 800ebe0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ebe2:	4a0b      	ldr	r2, [pc, #44]	; (800ec10 <HAL_HCD_MspInit+0xbc>)
 800ebe4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ebe8:	6453      	str	r3, [r2, #68]	; 0x44
 800ebea:	4b09      	ldr	r3, [pc, #36]	; (800ec10 <HAL_HCD_MspInit+0xbc>)
 800ebec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ebee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ebf2:	60fb      	str	r3, [r7, #12]
 800ebf4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800ebf6:	2200      	movs	r2, #0
 800ebf8:	2100      	movs	r1, #0
 800ebfa:	2043      	movs	r0, #67	; 0x43
 800ebfc:	f7f6 ff59 	bl	8005ab2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ec00:	2043      	movs	r0, #67	; 0x43
 800ec02:	f7f6 ff72 	bl	8005aea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ec06:	bf00      	nop
 800ec08:	3728      	adds	r7, #40	; 0x28
 800ec0a:	46bd      	mov	sp, r7
 800ec0c:	bd80      	pop	{r7, pc}
 800ec0e:	bf00      	nop
 800ec10:	40023800 	.word	0x40023800
 800ec14:	40020000 	.word	0x40020000

0800ec18 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800ec18:	b580      	push	{r7, lr}
 800ec1a:	b082      	sub	sp, #8
 800ec1c:	af00      	add	r7, sp, #0
 800ec1e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800ec26:	4618      	mov	r0, r3
 800ec28:	f7fe ffed 	bl	800dc06 <USBH_LL_IncTimer>
}
 800ec2c:	bf00      	nop
 800ec2e:	3708      	adds	r7, #8
 800ec30:	46bd      	mov	sp, r7
 800ec32:	bd80      	pop	{r7, pc}

0800ec34 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800ec34:	b580      	push	{r7, lr}
 800ec36:	b082      	sub	sp, #8
 800ec38:	af00      	add	r7, sp, #0
 800ec3a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800ec42:	4618      	mov	r0, r3
 800ec44:	f7ff f825 	bl	800dc92 <USBH_LL_Connect>
}
 800ec48:	bf00      	nop
 800ec4a:	3708      	adds	r7, #8
 800ec4c:	46bd      	mov	sp, r7
 800ec4e:	bd80      	pop	{r7, pc}

0800ec50 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800ec50:	b580      	push	{r7, lr}
 800ec52:	b082      	sub	sp, #8
 800ec54:	af00      	add	r7, sp, #0
 800ec56:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800ec5e:	4618      	mov	r0, r3
 800ec60:	f7ff f82e 	bl	800dcc0 <USBH_LL_Disconnect>
}
 800ec64:	bf00      	nop
 800ec66:	3708      	adds	r7, #8
 800ec68:	46bd      	mov	sp, r7
 800ec6a:	bd80      	pop	{r7, pc}

0800ec6c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800ec6c:	b480      	push	{r7}
 800ec6e:	b083      	sub	sp, #12
 800ec70:	af00      	add	r7, sp, #0
 800ec72:	6078      	str	r0, [r7, #4]
 800ec74:	460b      	mov	r3, r1
 800ec76:	70fb      	strb	r3, [r7, #3]
 800ec78:	4613      	mov	r3, r2
 800ec7a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800ec7c:	bf00      	nop
 800ec7e:	370c      	adds	r7, #12
 800ec80:	46bd      	mov	sp, r7
 800ec82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec86:	4770      	bx	lr

0800ec88 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800ec88:	b580      	push	{r7, lr}
 800ec8a:	b082      	sub	sp, #8
 800ec8c:	af00      	add	r7, sp, #0
 800ec8e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800ec96:	4618      	mov	r0, r3
 800ec98:	f7fe ffdf 	bl	800dc5a <USBH_LL_PortEnabled>
}
 800ec9c:	bf00      	nop
 800ec9e:	3708      	adds	r7, #8
 800eca0:	46bd      	mov	sp, r7
 800eca2:	bd80      	pop	{r7, pc}

0800eca4 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800eca4:	b580      	push	{r7, lr}
 800eca6:	b082      	sub	sp, #8
 800eca8:	af00      	add	r7, sp, #0
 800ecaa:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800ecb2:	4618      	mov	r0, r3
 800ecb4:	f7fe ffdf 	bl	800dc76 <USBH_LL_PortDisabled>
}
 800ecb8:	bf00      	nop
 800ecba:	3708      	adds	r7, #8
 800ecbc:	46bd      	mov	sp, r7
 800ecbe:	bd80      	pop	{r7, pc}

0800ecc0 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800ecc0:	b580      	push	{r7, lr}
 800ecc2:	b082      	sub	sp, #8
 800ecc4:	af00      	add	r7, sp, #0
 800ecc6:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800ecce:	2b01      	cmp	r3, #1
 800ecd0:	d12a      	bne.n	800ed28 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800ecd2:	4a18      	ldr	r2, [pc, #96]	; (800ed34 <USBH_LL_Init+0x74>)
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	4a15      	ldr	r2, [pc, #84]	; (800ed34 <USBH_LL_Init+0x74>)
 800ecde:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ece2:	4b14      	ldr	r3, [pc, #80]	; (800ed34 <USBH_LL_Init+0x74>)
 800ece4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800ece8:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800ecea:	4b12      	ldr	r3, [pc, #72]	; (800ed34 <USBH_LL_Init+0x74>)
 800ecec:	2208      	movs	r2, #8
 800ecee:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800ecf0:	4b10      	ldr	r3, [pc, #64]	; (800ed34 <USBH_LL_Init+0x74>)
 800ecf2:	2201      	movs	r2, #1
 800ecf4:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800ecf6:	4b0f      	ldr	r3, [pc, #60]	; (800ed34 <USBH_LL_Init+0x74>)
 800ecf8:	2200      	movs	r2, #0
 800ecfa:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800ecfc:	4b0d      	ldr	r3, [pc, #52]	; (800ed34 <USBH_LL_Init+0x74>)
 800ecfe:	2202      	movs	r2, #2
 800ed00:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ed02:	4b0c      	ldr	r3, [pc, #48]	; (800ed34 <USBH_LL_Init+0x74>)
 800ed04:	2200      	movs	r2, #0
 800ed06:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800ed08:	480a      	ldr	r0, [pc, #40]	; (800ed34 <USBH_LL_Init+0x74>)
 800ed0a:	f7f7 fcf3 	bl	80066f4 <HAL_HCD_Init>
 800ed0e:	4603      	mov	r3, r0
 800ed10:	2b00      	cmp	r3, #0
 800ed12:	d001      	beq.n	800ed18 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800ed14:	f7f3 fae0 	bl	80022d8 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800ed18:	4806      	ldr	r0, [pc, #24]	; (800ed34 <USBH_LL_Init+0x74>)
 800ed1a:	f7f8 f8d6 	bl	8006eca <HAL_HCD_GetCurrentFrame>
 800ed1e:	4603      	mov	r3, r0
 800ed20:	4619      	mov	r1, r3
 800ed22:	6878      	ldr	r0, [r7, #4]
 800ed24:	f7fe ff60 	bl	800dbe8 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800ed28:	2300      	movs	r3, #0
}
 800ed2a:	4618      	mov	r0, r3
 800ed2c:	3708      	adds	r7, #8
 800ed2e:	46bd      	mov	sp, r7
 800ed30:	bd80      	pop	{r7, pc}
 800ed32:	bf00      	nop
 800ed34:	20001b20 	.word	0x20001b20

0800ed38 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800ed38:	b580      	push	{r7, lr}
 800ed3a:	b084      	sub	sp, #16
 800ed3c:	af00      	add	r7, sp, #0
 800ed3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ed40:	2300      	movs	r3, #0
 800ed42:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ed44:	2300      	movs	r3, #0
 800ed46:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ed4e:	4618      	mov	r0, r3
 800ed50:	f7f8 f845 	bl	8006dde <HAL_HCD_Start>
 800ed54:	4603      	mov	r3, r0
 800ed56:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ed58:	7bfb      	ldrb	r3, [r7, #15]
 800ed5a:	4618      	mov	r0, r3
 800ed5c:	f000 f95c 	bl	800f018 <USBH_Get_USB_Status>
 800ed60:	4603      	mov	r3, r0
 800ed62:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ed64:	7bbb      	ldrb	r3, [r7, #14]
}
 800ed66:	4618      	mov	r0, r3
 800ed68:	3710      	adds	r7, #16
 800ed6a:	46bd      	mov	sp, r7
 800ed6c:	bd80      	pop	{r7, pc}

0800ed6e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800ed6e:	b580      	push	{r7, lr}
 800ed70:	b084      	sub	sp, #16
 800ed72:	af00      	add	r7, sp, #0
 800ed74:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ed76:	2300      	movs	r3, #0
 800ed78:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ed7a:	2300      	movs	r3, #0
 800ed7c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ed84:	4618      	mov	r0, r3
 800ed86:	f7f8 f84d 	bl	8006e24 <HAL_HCD_Stop>
 800ed8a:	4603      	mov	r3, r0
 800ed8c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ed8e:	7bfb      	ldrb	r3, [r7, #15]
 800ed90:	4618      	mov	r0, r3
 800ed92:	f000 f941 	bl	800f018 <USBH_Get_USB_Status>
 800ed96:	4603      	mov	r3, r0
 800ed98:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ed9a:	7bbb      	ldrb	r3, [r7, #14]
}
 800ed9c:	4618      	mov	r0, r3
 800ed9e:	3710      	adds	r7, #16
 800eda0:	46bd      	mov	sp, r7
 800eda2:	bd80      	pop	{r7, pc}

0800eda4 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800eda4:	b580      	push	{r7, lr}
 800eda6:	b084      	sub	sp, #16
 800eda8:	af00      	add	r7, sp, #0
 800edaa:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800edac:	2301      	movs	r3, #1
 800edae:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800edb6:	4618      	mov	r0, r3
 800edb8:	f7f8 f895 	bl	8006ee6 <HAL_HCD_GetCurrentSpeed>
 800edbc:	4603      	mov	r3, r0
 800edbe:	2b02      	cmp	r3, #2
 800edc0:	d00c      	beq.n	800eddc <USBH_LL_GetSpeed+0x38>
 800edc2:	2b02      	cmp	r3, #2
 800edc4:	d80d      	bhi.n	800ede2 <USBH_LL_GetSpeed+0x3e>
 800edc6:	2b00      	cmp	r3, #0
 800edc8:	d002      	beq.n	800edd0 <USBH_LL_GetSpeed+0x2c>
 800edca:	2b01      	cmp	r3, #1
 800edcc:	d003      	beq.n	800edd6 <USBH_LL_GetSpeed+0x32>
 800edce:	e008      	b.n	800ede2 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800edd0:	2300      	movs	r3, #0
 800edd2:	73fb      	strb	r3, [r7, #15]
    break;
 800edd4:	e008      	b.n	800ede8 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800edd6:	2301      	movs	r3, #1
 800edd8:	73fb      	strb	r3, [r7, #15]
    break;
 800edda:	e005      	b.n	800ede8 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800eddc:	2302      	movs	r3, #2
 800edde:	73fb      	strb	r3, [r7, #15]
    break;
 800ede0:	e002      	b.n	800ede8 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800ede2:	2301      	movs	r3, #1
 800ede4:	73fb      	strb	r3, [r7, #15]
    break;
 800ede6:	bf00      	nop
  }
  return  speed;
 800ede8:	7bfb      	ldrb	r3, [r7, #15]
}
 800edea:	4618      	mov	r0, r3
 800edec:	3710      	adds	r7, #16
 800edee:	46bd      	mov	sp, r7
 800edf0:	bd80      	pop	{r7, pc}

0800edf2 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800edf2:	b580      	push	{r7, lr}
 800edf4:	b084      	sub	sp, #16
 800edf6:	af00      	add	r7, sp, #0
 800edf8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800edfa:	2300      	movs	r3, #0
 800edfc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800edfe:	2300      	movs	r3, #0
 800ee00:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ee08:	4618      	mov	r0, r3
 800ee0a:	f7f8 f828 	bl	8006e5e <HAL_HCD_ResetPort>
 800ee0e:	4603      	mov	r3, r0
 800ee10:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ee12:	7bfb      	ldrb	r3, [r7, #15]
 800ee14:	4618      	mov	r0, r3
 800ee16:	f000 f8ff 	bl	800f018 <USBH_Get_USB_Status>
 800ee1a:	4603      	mov	r3, r0
 800ee1c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ee1e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ee20:	4618      	mov	r0, r3
 800ee22:	3710      	adds	r7, #16
 800ee24:	46bd      	mov	sp, r7
 800ee26:	bd80      	pop	{r7, pc}

0800ee28 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800ee28:	b580      	push	{r7, lr}
 800ee2a:	b082      	sub	sp, #8
 800ee2c:	af00      	add	r7, sp, #0
 800ee2e:	6078      	str	r0, [r7, #4]
 800ee30:	460b      	mov	r3, r1
 800ee32:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800ee34:	687b      	ldr	r3, [r7, #4]
 800ee36:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ee3a:	78fa      	ldrb	r2, [r7, #3]
 800ee3c:	4611      	mov	r1, r2
 800ee3e:	4618      	mov	r0, r3
 800ee40:	f7f8 f82f 	bl	8006ea2 <HAL_HCD_HC_GetXferCount>
 800ee44:	4603      	mov	r3, r0
}
 800ee46:	4618      	mov	r0, r3
 800ee48:	3708      	adds	r7, #8
 800ee4a:	46bd      	mov	sp, r7
 800ee4c:	bd80      	pop	{r7, pc}

0800ee4e <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800ee4e:	b590      	push	{r4, r7, lr}
 800ee50:	b089      	sub	sp, #36	; 0x24
 800ee52:	af04      	add	r7, sp, #16
 800ee54:	6078      	str	r0, [r7, #4]
 800ee56:	4608      	mov	r0, r1
 800ee58:	4611      	mov	r1, r2
 800ee5a:	461a      	mov	r2, r3
 800ee5c:	4603      	mov	r3, r0
 800ee5e:	70fb      	strb	r3, [r7, #3]
 800ee60:	460b      	mov	r3, r1
 800ee62:	70bb      	strb	r3, [r7, #2]
 800ee64:	4613      	mov	r3, r2
 800ee66:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ee68:	2300      	movs	r3, #0
 800ee6a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ee6c:	2300      	movs	r3, #0
 800ee6e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800ee76:	787c      	ldrb	r4, [r7, #1]
 800ee78:	78ba      	ldrb	r2, [r7, #2]
 800ee7a:	78f9      	ldrb	r1, [r7, #3]
 800ee7c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800ee7e:	9302      	str	r3, [sp, #8]
 800ee80:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800ee84:	9301      	str	r3, [sp, #4]
 800ee86:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ee8a:	9300      	str	r3, [sp, #0]
 800ee8c:	4623      	mov	r3, r4
 800ee8e:	f7f7 fc93 	bl	80067b8 <HAL_HCD_HC_Init>
 800ee92:	4603      	mov	r3, r0
 800ee94:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800ee96:	7bfb      	ldrb	r3, [r7, #15]
 800ee98:	4618      	mov	r0, r3
 800ee9a:	f000 f8bd 	bl	800f018 <USBH_Get_USB_Status>
 800ee9e:	4603      	mov	r3, r0
 800eea0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800eea2:	7bbb      	ldrb	r3, [r7, #14]
}
 800eea4:	4618      	mov	r0, r3
 800eea6:	3714      	adds	r7, #20
 800eea8:	46bd      	mov	sp, r7
 800eeaa:	bd90      	pop	{r4, r7, pc}

0800eeac <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800eeac:	b580      	push	{r7, lr}
 800eeae:	b084      	sub	sp, #16
 800eeb0:	af00      	add	r7, sp, #0
 800eeb2:	6078      	str	r0, [r7, #4]
 800eeb4:	460b      	mov	r3, r1
 800eeb6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eeb8:	2300      	movs	r3, #0
 800eeba:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800eebc:	2300      	movs	r3, #0
 800eebe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800eec6:	78fa      	ldrb	r2, [r7, #3]
 800eec8:	4611      	mov	r1, r2
 800eeca:	4618      	mov	r0, r3
 800eecc:	f7f7 fd03 	bl	80068d6 <HAL_HCD_HC_Halt>
 800eed0:	4603      	mov	r3, r0
 800eed2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800eed4:	7bfb      	ldrb	r3, [r7, #15]
 800eed6:	4618      	mov	r0, r3
 800eed8:	f000 f89e 	bl	800f018 <USBH_Get_USB_Status>
 800eedc:	4603      	mov	r3, r0
 800eede:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800eee0:	7bbb      	ldrb	r3, [r7, #14]
}
 800eee2:	4618      	mov	r0, r3
 800eee4:	3710      	adds	r7, #16
 800eee6:	46bd      	mov	sp, r7
 800eee8:	bd80      	pop	{r7, pc}

0800eeea <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800eeea:	b590      	push	{r4, r7, lr}
 800eeec:	b089      	sub	sp, #36	; 0x24
 800eeee:	af04      	add	r7, sp, #16
 800eef0:	6078      	str	r0, [r7, #4]
 800eef2:	4608      	mov	r0, r1
 800eef4:	4611      	mov	r1, r2
 800eef6:	461a      	mov	r2, r3
 800eef8:	4603      	mov	r3, r0
 800eefa:	70fb      	strb	r3, [r7, #3]
 800eefc:	460b      	mov	r3, r1
 800eefe:	70bb      	strb	r3, [r7, #2]
 800ef00:	4613      	mov	r3, r2
 800ef02:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ef04:	2300      	movs	r3, #0
 800ef06:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ef08:	2300      	movs	r3, #0
 800ef0a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800ef12:	787c      	ldrb	r4, [r7, #1]
 800ef14:	78ba      	ldrb	r2, [r7, #2]
 800ef16:	78f9      	ldrb	r1, [r7, #3]
 800ef18:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800ef1c:	9303      	str	r3, [sp, #12]
 800ef1e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800ef20:	9302      	str	r3, [sp, #8]
 800ef22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef24:	9301      	str	r3, [sp, #4]
 800ef26:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ef2a:	9300      	str	r3, [sp, #0]
 800ef2c:	4623      	mov	r3, r4
 800ef2e:	f7f7 fcf5 	bl	800691c <HAL_HCD_HC_SubmitRequest>
 800ef32:	4603      	mov	r3, r0
 800ef34:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800ef36:	7bfb      	ldrb	r3, [r7, #15]
 800ef38:	4618      	mov	r0, r3
 800ef3a:	f000 f86d 	bl	800f018 <USBH_Get_USB_Status>
 800ef3e:	4603      	mov	r3, r0
 800ef40:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ef42:	7bbb      	ldrb	r3, [r7, #14]
}
 800ef44:	4618      	mov	r0, r3
 800ef46:	3714      	adds	r7, #20
 800ef48:	46bd      	mov	sp, r7
 800ef4a:	bd90      	pop	{r4, r7, pc}

0800ef4c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800ef4c:	b580      	push	{r7, lr}
 800ef4e:	b082      	sub	sp, #8
 800ef50:	af00      	add	r7, sp, #0
 800ef52:	6078      	str	r0, [r7, #4]
 800ef54:	460b      	mov	r3, r1
 800ef56:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ef5e:	78fa      	ldrb	r2, [r7, #3]
 800ef60:	4611      	mov	r1, r2
 800ef62:	4618      	mov	r0, r3
 800ef64:	f7f7 ff89 	bl	8006e7a <HAL_HCD_HC_GetURBState>
 800ef68:	4603      	mov	r3, r0
}
 800ef6a:	4618      	mov	r0, r3
 800ef6c:	3708      	adds	r7, #8
 800ef6e:	46bd      	mov	sp, r7
 800ef70:	bd80      	pop	{r7, pc}

0800ef72 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800ef72:	b580      	push	{r7, lr}
 800ef74:	b082      	sub	sp, #8
 800ef76:	af00      	add	r7, sp, #0
 800ef78:	6078      	str	r0, [r7, #4]
 800ef7a:	460b      	mov	r3, r1
 800ef7c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800ef84:	2b01      	cmp	r3, #1
 800ef86:	d103      	bne.n	800ef90 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800ef88:	78fb      	ldrb	r3, [r7, #3]
 800ef8a:	4618      	mov	r0, r3
 800ef8c:	f000 f870 	bl	800f070 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800ef90:	20c8      	movs	r0, #200	; 0xc8
 800ef92:	f7f6 fc8f 	bl	80058b4 <HAL_Delay>
  return USBH_OK;
 800ef96:	2300      	movs	r3, #0
}
 800ef98:	4618      	mov	r0, r3
 800ef9a:	3708      	adds	r7, #8
 800ef9c:	46bd      	mov	sp, r7
 800ef9e:	bd80      	pop	{r7, pc}

0800efa0 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800efa0:	b480      	push	{r7}
 800efa2:	b085      	sub	sp, #20
 800efa4:	af00      	add	r7, sp, #0
 800efa6:	6078      	str	r0, [r7, #4]
 800efa8:	460b      	mov	r3, r1
 800efaa:	70fb      	strb	r3, [r7, #3]
 800efac:	4613      	mov	r3, r2
 800efae:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800efb6:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800efb8:	78fb      	ldrb	r3, [r7, #3]
 800efba:	68fa      	ldr	r2, [r7, #12]
 800efbc:	212c      	movs	r1, #44	; 0x2c
 800efbe:	fb01 f303 	mul.w	r3, r1, r3
 800efc2:	4413      	add	r3, r2
 800efc4:	333b      	adds	r3, #59	; 0x3b
 800efc6:	781b      	ldrb	r3, [r3, #0]
 800efc8:	2b00      	cmp	r3, #0
 800efca:	d009      	beq.n	800efe0 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800efcc:	78fb      	ldrb	r3, [r7, #3]
 800efce:	68fa      	ldr	r2, [r7, #12]
 800efd0:	212c      	movs	r1, #44	; 0x2c
 800efd2:	fb01 f303 	mul.w	r3, r1, r3
 800efd6:	4413      	add	r3, r2
 800efd8:	3354      	adds	r3, #84	; 0x54
 800efda:	78ba      	ldrb	r2, [r7, #2]
 800efdc:	701a      	strb	r2, [r3, #0]
 800efde:	e008      	b.n	800eff2 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800efe0:	78fb      	ldrb	r3, [r7, #3]
 800efe2:	68fa      	ldr	r2, [r7, #12]
 800efe4:	212c      	movs	r1, #44	; 0x2c
 800efe6:	fb01 f303 	mul.w	r3, r1, r3
 800efea:	4413      	add	r3, r2
 800efec:	3355      	adds	r3, #85	; 0x55
 800efee:	78ba      	ldrb	r2, [r7, #2]
 800eff0:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800eff2:	2300      	movs	r3, #0
}
 800eff4:	4618      	mov	r0, r3
 800eff6:	3714      	adds	r7, #20
 800eff8:	46bd      	mov	sp, r7
 800effa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800effe:	4770      	bx	lr

0800f000 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800f000:	b580      	push	{r7, lr}
 800f002:	b082      	sub	sp, #8
 800f004:	af00      	add	r7, sp, #0
 800f006:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800f008:	6878      	ldr	r0, [r7, #4]
 800f00a:	f7f6 fc53 	bl	80058b4 <HAL_Delay>
}
 800f00e:	bf00      	nop
 800f010:	3708      	adds	r7, #8
 800f012:	46bd      	mov	sp, r7
 800f014:	bd80      	pop	{r7, pc}
	...

0800f018 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800f018:	b480      	push	{r7}
 800f01a:	b085      	sub	sp, #20
 800f01c:	af00      	add	r7, sp, #0
 800f01e:	4603      	mov	r3, r0
 800f020:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f022:	2300      	movs	r3, #0
 800f024:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800f026:	79fb      	ldrb	r3, [r7, #7]
 800f028:	2b03      	cmp	r3, #3
 800f02a:	d817      	bhi.n	800f05c <USBH_Get_USB_Status+0x44>
 800f02c:	a201      	add	r2, pc, #4	; (adr r2, 800f034 <USBH_Get_USB_Status+0x1c>)
 800f02e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f032:	bf00      	nop
 800f034:	0800f045 	.word	0x0800f045
 800f038:	0800f04b 	.word	0x0800f04b
 800f03c:	0800f051 	.word	0x0800f051
 800f040:	0800f057 	.word	0x0800f057
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800f044:	2300      	movs	r3, #0
 800f046:	73fb      	strb	r3, [r7, #15]
    break;
 800f048:	e00b      	b.n	800f062 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800f04a:	2302      	movs	r3, #2
 800f04c:	73fb      	strb	r3, [r7, #15]
    break;
 800f04e:	e008      	b.n	800f062 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800f050:	2301      	movs	r3, #1
 800f052:	73fb      	strb	r3, [r7, #15]
    break;
 800f054:	e005      	b.n	800f062 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800f056:	2302      	movs	r3, #2
 800f058:	73fb      	strb	r3, [r7, #15]
    break;
 800f05a:	e002      	b.n	800f062 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800f05c:	2302      	movs	r3, #2
 800f05e:	73fb      	strb	r3, [r7, #15]
    break;
 800f060:	bf00      	nop
  }
  return usb_status;
 800f062:	7bfb      	ldrb	r3, [r7, #15]
}
 800f064:	4618      	mov	r0, r3
 800f066:	3714      	adds	r7, #20
 800f068:	46bd      	mov	sp, r7
 800f06a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f06e:	4770      	bx	lr

0800f070 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800f070:	b580      	push	{r7, lr}
 800f072:	b084      	sub	sp, #16
 800f074:	af00      	add	r7, sp, #0
 800f076:	4603      	mov	r3, r0
 800f078:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800f07a:	79fb      	ldrb	r3, [r7, #7]
 800f07c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800f07e:	79fb      	ldrb	r3, [r7, #7]
 800f080:	2b00      	cmp	r3, #0
 800f082:	d102      	bne.n	800f08a <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800f084:	2300      	movs	r3, #0
 800f086:	73fb      	strb	r3, [r7, #15]
 800f088:	e001      	b.n	800f08e <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800f08a:	2301      	movs	r3, #1
 800f08c:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800f08e:	7bfb      	ldrb	r3, [r7, #15]
 800f090:	461a      	mov	r2, r3
 800f092:	2101      	movs	r1, #1
 800f094:	4803      	ldr	r0, [pc, #12]	; (800f0a4 <MX_DriverVbusFS+0x34>)
 800f096:	f7f7 fae1 	bl	800665c <HAL_GPIO_WritePin>
}
 800f09a:	bf00      	nop
 800f09c:	3710      	adds	r7, #16
 800f09e:	46bd      	mov	sp, r7
 800f0a0:	bd80      	pop	{r7, pc}
 800f0a2:	bf00      	nop
 800f0a4:	40020800 	.word	0x40020800

0800f0a8 <__cxa_pure_virtual>:
 800f0a8:	b508      	push	{r3, lr}
 800f0aa:	f000 f80d 	bl	800f0c8 <_ZSt9terminatev>

0800f0ae <_ZN10__cxxabiv111__terminateEPFvvE>:
 800f0ae:	b508      	push	{r3, lr}
 800f0b0:	4780      	blx	r0
 800f0b2:	f000 f833 	bl	800f11c <abort>
	...

0800f0b8 <_ZSt13get_terminatev>:
 800f0b8:	4b02      	ldr	r3, [pc, #8]	; (800f0c4 <_ZSt13get_terminatev+0xc>)
 800f0ba:	6818      	ldr	r0, [r3, #0]
 800f0bc:	f3bf 8f5b 	dmb	ish
 800f0c0:	4770      	bx	lr
 800f0c2:	bf00      	nop
 800f0c4:	2000003c 	.word	0x2000003c

0800f0c8 <_ZSt9terminatev>:
 800f0c8:	b508      	push	{r3, lr}
 800f0ca:	f7ff fff5 	bl	800f0b8 <_ZSt13get_terminatev>
 800f0ce:	f7ff ffee 	bl	800f0ae <_ZN10__cxxabiv111__terminateEPFvvE>
	...

0800f0d4 <roundf>:
 800f0d4:	ee10 0a10 	vmov	r0, s0
 800f0d8:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800f0dc:	3a7f      	subs	r2, #127	; 0x7f
 800f0de:	2a16      	cmp	r2, #22
 800f0e0:	dc15      	bgt.n	800f10e <roundf+0x3a>
 800f0e2:	2a00      	cmp	r2, #0
 800f0e4:	da08      	bge.n	800f0f8 <roundf+0x24>
 800f0e6:	3201      	adds	r2, #1
 800f0e8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800f0ec:	d101      	bne.n	800f0f2 <roundf+0x1e>
 800f0ee:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 800f0f2:	ee00 3a10 	vmov	s0, r3
 800f0f6:	4770      	bx	lr
 800f0f8:	4907      	ldr	r1, [pc, #28]	; (800f118 <roundf+0x44>)
 800f0fa:	4111      	asrs	r1, r2
 800f0fc:	4208      	tst	r0, r1
 800f0fe:	d0fa      	beq.n	800f0f6 <roundf+0x22>
 800f100:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800f104:	4113      	asrs	r3, r2
 800f106:	4403      	add	r3, r0
 800f108:	ea23 0301 	bic.w	r3, r3, r1
 800f10c:	e7f1      	b.n	800f0f2 <roundf+0x1e>
 800f10e:	2a80      	cmp	r2, #128	; 0x80
 800f110:	d1f1      	bne.n	800f0f6 <roundf+0x22>
 800f112:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f116:	4770      	bx	lr
 800f118:	007fffff 	.word	0x007fffff

0800f11c <abort>:
 800f11c:	b508      	push	{r3, lr}
 800f11e:	2006      	movs	r0, #6
 800f120:	f000 fdf6 	bl	800fd10 <raise>
 800f124:	2001      	movs	r0, #1
 800f126:	f7f6 fa3d 	bl	80055a4 <_exit>
	...

0800f12c <__errno>:
 800f12c:	4b01      	ldr	r3, [pc, #4]	; (800f134 <__errno+0x8>)
 800f12e:	6818      	ldr	r0, [r3, #0]
 800f130:	4770      	bx	lr
 800f132:	bf00      	nop
 800f134:	20000040 	.word	0x20000040

0800f138 <__libc_init_array>:
 800f138:	b570      	push	{r4, r5, r6, lr}
 800f13a:	4d0d      	ldr	r5, [pc, #52]	; (800f170 <__libc_init_array+0x38>)
 800f13c:	4c0d      	ldr	r4, [pc, #52]	; (800f174 <__libc_init_array+0x3c>)
 800f13e:	1b64      	subs	r4, r4, r5
 800f140:	10a4      	asrs	r4, r4, #2
 800f142:	2600      	movs	r6, #0
 800f144:	42a6      	cmp	r6, r4
 800f146:	d109      	bne.n	800f15c <__libc_init_array+0x24>
 800f148:	4d0b      	ldr	r5, [pc, #44]	; (800f178 <__libc_init_array+0x40>)
 800f14a:	4c0c      	ldr	r4, [pc, #48]	; (800f17c <__libc_init_array+0x44>)
 800f14c:	f002 fd8e 	bl	8011c6c <_init>
 800f150:	1b64      	subs	r4, r4, r5
 800f152:	10a4      	asrs	r4, r4, #2
 800f154:	2600      	movs	r6, #0
 800f156:	42a6      	cmp	r6, r4
 800f158:	d105      	bne.n	800f166 <__libc_init_array+0x2e>
 800f15a:	bd70      	pop	{r4, r5, r6, pc}
 800f15c:	f855 3b04 	ldr.w	r3, [r5], #4
 800f160:	4798      	blx	r3
 800f162:	3601      	adds	r6, #1
 800f164:	e7ee      	b.n	800f144 <__libc_init_array+0xc>
 800f166:	f855 3b04 	ldr.w	r3, [r5], #4
 800f16a:	4798      	blx	r3
 800f16c:	3601      	adds	r6, #1
 800f16e:	e7f2      	b.n	800f156 <__libc_init_array+0x1e>
 800f170:	08012394 	.word	0x08012394
 800f174:	08012394 	.word	0x08012394
 800f178:	08012394 	.word	0x08012394
 800f17c:	0801239c 	.word	0x0801239c

0800f180 <malloc>:
 800f180:	4b02      	ldr	r3, [pc, #8]	; (800f18c <malloc+0xc>)
 800f182:	4601      	mov	r1, r0
 800f184:	6818      	ldr	r0, [r3, #0]
 800f186:	f000 b88d 	b.w	800f2a4 <_malloc_r>
 800f18a:	bf00      	nop
 800f18c:	20000040 	.word	0x20000040

0800f190 <free>:
 800f190:	4b02      	ldr	r3, [pc, #8]	; (800f19c <free+0xc>)
 800f192:	4601      	mov	r1, r0
 800f194:	6818      	ldr	r0, [r3, #0]
 800f196:	f000 b819 	b.w	800f1cc <_free_r>
 800f19a:	bf00      	nop
 800f19c:	20000040 	.word	0x20000040

0800f1a0 <memcpy>:
 800f1a0:	440a      	add	r2, r1
 800f1a2:	4291      	cmp	r1, r2
 800f1a4:	f100 33ff 	add.w	r3, r0, #4294967295
 800f1a8:	d100      	bne.n	800f1ac <memcpy+0xc>
 800f1aa:	4770      	bx	lr
 800f1ac:	b510      	push	{r4, lr}
 800f1ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f1b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f1b6:	4291      	cmp	r1, r2
 800f1b8:	d1f9      	bne.n	800f1ae <memcpy+0xe>
 800f1ba:	bd10      	pop	{r4, pc}

0800f1bc <memset>:
 800f1bc:	4402      	add	r2, r0
 800f1be:	4603      	mov	r3, r0
 800f1c0:	4293      	cmp	r3, r2
 800f1c2:	d100      	bne.n	800f1c6 <memset+0xa>
 800f1c4:	4770      	bx	lr
 800f1c6:	f803 1b01 	strb.w	r1, [r3], #1
 800f1ca:	e7f9      	b.n	800f1c0 <memset+0x4>

0800f1cc <_free_r>:
 800f1cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f1ce:	2900      	cmp	r1, #0
 800f1d0:	d044      	beq.n	800f25c <_free_r+0x90>
 800f1d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f1d6:	9001      	str	r0, [sp, #4]
 800f1d8:	2b00      	cmp	r3, #0
 800f1da:	f1a1 0404 	sub.w	r4, r1, #4
 800f1de:	bfb8      	it	lt
 800f1e0:	18e4      	addlt	r4, r4, r3
 800f1e2:	f001 fd29 	bl	8010c38 <__malloc_lock>
 800f1e6:	4a1e      	ldr	r2, [pc, #120]	; (800f260 <_free_r+0x94>)
 800f1e8:	9801      	ldr	r0, [sp, #4]
 800f1ea:	6813      	ldr	r3, [r2, #0]
 800f1ec:	b933      	cbnz	r3, 800f1fc <_free_r+0x30>
 800f1ee:	6063      	str	r3, [r4, #4]
 800f1f0:	6014      	str	r4, [r2, #0]
 800f1f2:	b003      	add	sp, #12
 800f1f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f1f8:	f001 bd24 	b.w	8010c44 <__malloc_unlock>
 800f1fc:	42a3      	cmp	r3, r4
 800f1fe:	d908      	bls.n	800f212 <_free_r+0x46>
 800f200:	6825      	ldr	r5, [r4, #0]
 800f202:	1961      	adds	r1, r4, r5
 800f204:	428b      	cmp	r3, r1
 800f206:	bf01      	itttt	eq
 800f208:	6819      	ldreq	r1, [r3, #0]
 800f20a:	685b      	ldreq	r3, [r3, #4]
 800f20c:	1949      	addeq	r1, r1, r5
 800f20e:	6021      	streq	r1, [r4, #0]
 800f210:	e7ed      	b.n	800f1ee <_free_r+0x22>
 800f212:	461a      	mov	r2, r3
 800f214:	685b      	ldr	r3, [r3, #4]
 800f216:	b10b      	cbz	r3, 800f21c <_free_r+0x50>
 800f218:	42a3      	cmp	r3, r4
 800f21a:	d9fa      	bls.n	800f212 <_free_r+0x46>
 800f21c:	6811      	ldr	r1, [r2, #0]
 800f21e:	1855      	adds	r5, r2, r1
 800f220:	42a5      	cmp	r5, r4
 800f222:	d10b      	bne.n	800f23c <_free_r+0x70>
 800f224:	6824      	ldr	r4, [r4, #0]
 800f226:	4421      	add	r1, r4
 800f228:	1854      	adds	r4, r2, r1
 800f22a:	42a3      	cmp	r3, r4
 800f22c:	6011      	str	r1, [r2, #0]
 800f22e:	d1e0      	bne.n	800f1f2 <_free_r+0x26>
 800f230:	681c      	ldr	r4, [r3, #0]
 800f232:	685b      	ldr	r3, [r3, #4]
 800f234:	6053      	str	r3, [r2, #4]
 800f236:	4421      	add	r1, r4
 800f238:	6011      	str	r1, [r2, #0]
 800f23a:	e7da      	b.n	800f1f2 <_free_r+0x26>
 800f23c:	d902      	bls.n	800f244 <_free_r+0x78>
 800f23e:	230c      	movs	r3, #12
 800f240:	6003      	str	r3, [r0, #0]
 800f242:	e7d6      	b.n	800f1f2 <_free_r+0x26>
 800f244:	6825      	ldr	r5, [r4, #0]
 800f246:	1961      	adds	r1, r4, r5
 800f248:	428b      	cmp	r3, r1
 800f24a:	bf04      	itt	eq
 800f24c:	6819      	ldreq	r1, [r3, #0]
 800f24e:	685b      	ldreq	r3, [r3, #4]
 800f250:	6063      	str	r3, [r4, #4]
 800f252:	bf04      	itt	eq
 800f254:	1949      	addeq	r1, r1, r5
 800f256:	6021      	streq	r1, [r4, #0]
 800f258:	6054      	str	r4, [r2, #4]
 800f25a:	e7ca      	b.n	800f1f2 <_free_r+0x26>
 800f25c:	b003      	add	sp, #12
 800f25e:	bd30      	pop	{r4, r5, pc}
 800f260:	200016e0 	.word	0x200016e0

0800f264 <sbrk_aligned>:
 800f264:	b570      	push	{r4, r5, r6, lr}
 800f266:	4e0e      	ldr	r6, [pc, #56]	; (800f2a0 <sbrk_aligned+0x3c>)
 800f268:	460c      	mov	r4, r1
 800f26a:	6831      	ldr	r1, [r6, #0]
 800f26c:	4605      	mov	r5, r0
 800f26e:	b911      	cbnz	r1, 800f276 <sbrk_aligned+0x12>
 800f270:	f000 fd16 	bl	800fca0 <_sbrk_r>
 800f274:	6030      	str	r0, [r6, #0]
 800f276:	4621      	mov	r1, r4
 800f278:	4628      	mov	r0, r5
 800f27a:	f000 fd11 	bl	800fca0 <_sbrk_r>
 800f27e:	1c43      	adds	r3, r0, #1
 800f280:	d00a      	beq.n	800f298 <sbrk_aligned+0x34>
 800f282:	1cc4      	adds	r4, r0, #3
 800f284:	f024 0403 	bic.w	r4, r4, #3
 800f288:	42a0      	cmp	r0, r4
 800f28a:	d007      	beq.n	800f29c <sbrk_aligned+0x38>
 800f28c:	1a21      	subs	r1, r4, r0
 800f28e:	4628      	mov	r0, r5
 800f290:	f000 fd06 	bl	800fca0 <_sbrk_r>
 800f294:	3001      	adds	r0, #1
 800f296:	d101      	bne.n	800f29c <sbrk_aligned+0x38>
 800f298:	f04f 34ff 	mov.w	r4, #4294967295
 800f29c:	4620      	mov	r0, r4
 800f29e:	bd70      	pop	{r4, r5, r6, pc}
 800f2a0:	200016e4 	.word	0x200016e4

0800f2a4 <_malloc_r>:
 800f2a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2a8:	1ccd      	adds	r5, r1, #3
 800f2aa:	f025 0503 	bic.w	r5, r5, #3
 800f2ae:	3508      	adds	r5, #8
 800f2b0:	2d0c      	cmp	r5, #12
 800f2b2:	bf38      	it	cc
 800f2b4:	250c      	movcc	r5, #12
 800f2b6:	2d00      	cmp	r5, #0
 800f2b8:	4607      	mov	r7, r0
 800f2ba:	db01      	blt.n	800f2c0 <_malloc_r+0x1c>
 800f2bc:	42a9      	cmp	r1, r5
 800f2be:	d905      	bls.n	800f2cc <_malloc_r+0x28>
 800f2c0:	230c      	movs	r3, #12
 800f2c2:	603b      	str	r3, [r7, #0]
 800f2c4:	2600      	movs	r6, #0
 800f2c6:	4630      	mov	r0, r6
 800f2c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f2cc:	4e2e      	ldr	r6, [pc, #184]	; (800f388 <_malloc_r+0xe4>)
 800f2ce:	f001 fcb3 	bl	8010c38 <__malloc_lock>
 800f2d2:	6833      	ldr	r3, [r6, #0]
 800f2d4:	461c      	mov	r4, r3
 800f2d6:	bb34      	cbnz	r4, 800f326 <_malloc_r+0x82>
 800f2d8:	4629      	mov	r1, r5
 800f2da:	4638      	mov	r0, r7
 800f2dc:	f7ff ffc2 	bl	800f264 <sbrk_aligned>
 800f2e0:	1c43      	adds	r3, r0, #1
 800f2e2:	4604      	mov	r4, r0
 800f2e4:	d14d      	bne.n	800f382 <_malloc_r+0xde>
 800f2e6:	6834      	ldr	r4, [r6, #0]
 800f2e8:	4626      	mov	r6, r4
 800f2ea:	2e00      	cmp	r6, #0
 800f2ec:	d140      	bne.n	800f370 <_malloc_r+0xcc>
 800f2ee:	6823      	ldr	r3, [r4, #0]
 800f2f0:	4631      	mov	r1, r6
 800f2f2:	4638      	mov	r0, r7
 800f2f4:	eb04 0803 	add.w	r8, r4, r3
 800f2f8:	f000 fcd2 	bl	800fca0 <_sbrk_r>
 800f2fc:	4580      	cmp	r8, r0
 800f2fe:	d13a      	bne.n	800f376 <_malloc_r+0xd2>
 800f300:	6821      	ldr	r1, [r4, #0]
 800f302:	3503      	adds	r5, #3
 800f304:	1a6d      	subs	r5, r5, r1
 800f306:	f025 0503 	bic.w	r5, r5, #3
 800f30a:	3508      	adds	r5, #8
 800f30c:	2d0c      	cmp	r5, #12
 800f30e:	bf38      	it	cc
 800f310:	250c      	movcc	r5, #12
 800f312:	4629      	mov	r1, r5
 800f314:	4638      	mov	r0, r7
 800f316:	f7ff ffa5 	bl	800f264 <sbrk_aligned>
 800f31a:	3001      	adds	r0, #1
 800f31c:	d02b      	beq.n	800f376 <_malloc_r+0xd2>
 800f31e:	6823      	ldr	r3, [r4, #0]
 800f320:	442b      	add	r3, r5
 800f322:	6023      	str	r3, [r4, #0]
 800f324:	e00e      	b.n	800f344 <_malloc_r+0xa0>
 800f326:	6822      	ldr	r2, [r4, #0]
 800f328:	1b52      	subs	r2, r2, r5
 800f32a:	d41e      	bmi.n	800f36a <_malloc_r+0xc6>
 800f32c:	2a0b      	cmp	r2, #11
 800f32e:	d916      	bls.n	800f35e <_malloc_r+0xba>
 800f330:	1961      	adds	r1, r4, r5
 800f332:	42a3      	cmp	r3, r4
 800f334:	6025      	str	r5, [r4, #0]
 800f336:	bf18      	it	ne
 800f338:	6059      	strne	r1, [r3, #4]
 800f33a:	6863      	ldr	r3, [r4, #4]
 800f33c:	bf08      	it	eq
 800f33e:	6031      	streq	r1, [r6, #0]
 800f340:	5162      	str	r2, [r4, r5]
 800f342:	604b      	str	r3, [r1, #4]
 800f344:	4638      	mov	r0, r7
 800f346:	f104 060b 	add.w	r6, r4, #11
 800f34a:	f001 fc7b 	bl	8010c44 <__malloc_unlock>
 800f34e:	f026 0607 	bic.w	r6, r6, #7
 800f352:	1d23      	adds	r3, r4, #4
 800f354:	1af2      	subs	r2, r6, r3
 800f356:	d0b6      	beq.n	800f2c6 <_malloc_r+0x22>
 800f358:	1b9b      	subs	r3, r3, r6
 800f35a:	50a3      	str	r3, [r4, r2]
 800f35c:	e7b3      	b.n	800f2c6 <_malloc_r+0x22>
 800f35e:	6862      	ldr	r2, [r4, #4]
 800f360:	42a3      	cmp	r3, r4
 800f362:	bf0c      	ite	eq
 800f364:	6032      	streq	r2, [r6, #0]
 800f366:	605a      	strne	r2, [r3, #4]
 800f368:	e7ec      	b.n	800f344 <_malloc_r+0xa0>
 800f36a:	4623      	mov	r3, r4
 800f36c:	6864      	ldr	r4, [r4, #4]
 800f36e:	e7b2      	b.n	800f2d6 <_malloc_r+0x32>
 800f370:	4634      	mov	r4, r6
 800f372:	6876      	ldr	r6, [r6, #4]
 800f374:	e7b9      	b.n	800f2ea <_malloc_r+0x46>
 800f376:	230c      	movs	r3, #12
 800f378:	603b      	str	r3, [r7, #0]
 800f37a:	4638      	mov	r0, r7
 800f37c:	f001 fc62 	bl	8010c44 <__malloc_unlock>
 800f380:	e7a1      	b.n	800f2c6 <_malloc_r+0x22>
 800f382:	6025      	str	r5, [r4, #0]
 800f384:	e7de      	b.n	800f344 <_malloc_r+0xa0>
 800f386:	bf00      	nop
 800f388:	200016e0 	.word	0x200016e0

0800f38c <__cvt>:
 800f38c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f390:	ec55 4b10 	vmov	r4, r5, d0
 800f394:	2d00      	cmp	r5, #0
 800f396:	460e      	mov	r6, r1
 800f398:	4619      	mov	r1, r3
 800f39a:	462b      	mov	r3, r5
 800f39c:	bfbb      	ittet	lt
 800f39e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800f3a2:	461d      	movlt	r5, r3
 800f3a4:	2300      	movge	r3, #0
 800f3a6:	232d      	movlt	r3, #45	; 0x2d
 800f3a8:	700b      	strb	r3, [r1, #0]
 800f3aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f3ac:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800f3b0:	4691      	mov	r9, r2
 800f3b2:	f023 0820 	bic.w	r8, r3, #32
 800f3b6:	bfbc      	itt	lt
 800f3b8:	4622      	movlt	r2, r4
 800f3ba:	4614      	movlt	r4, r2
 800f3bc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800f3c0:	d005      	beq.n	800f3ce <__cvt+0x42>
 800f3c2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800f3c6:	d100      	bne.n	800f3ca <__cvt+0x3e>
 800f3c8:	3601      	adds	r6, #1
 800f3ca:	2102      	movs	r1, #2
 800f3cc:	e000      	b.n	800f3d0 <__cvt+0x44>
 800f3ce:	2103      	movs	r1, #3
 800f3d0:	ab03      	add	r3, sp, #12
 800f3d2:	9301      	str	r3, [sp, #4]
 800f3d4:	ab02      	add	r3, sp, #8
 800f3d6:	9300      	str	r3, [sp, #0]
 800f3d8:	ec45 4b10 	vmov	d0, r4, r5
 800f3dc:	4653      	mov	r3, sl
 800f3de:	4632      	mov	r2, r6
 800f3e0:	f000 fd3e 	bl	800fe60 <_dtoa_r>
 800f3e4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800f3e8:	4607      	mov	r7, r0
 800f3ea:	d102      	bne.n	800f3f2 <__cvt+0x66>
 800f3ec:	f019 0f01 	tst.w	r9, #1
 800f3f0:	d022      	beq.n	800f438 <__cvt+0xac>
 800f3f2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800f3f6:	eb07 0906 	add.w	r9, r7, r6
 800f3fa:	d110      	bne.n	800f41e <__cvt+0x92>
 800f3fc:	783b      	ldrb	r3, [r7, #0]
 800f3fe:	2b30      	cmp	r3, #48	; 0x30
 800f400:	d10a      	bne.n	800f418 <__cvt+0x8c>
 800f402:	2200      	movs	r2, #0
 800f404:	2300      	movs	r3, #0
 800f406:	4620      	mov	r0, r4
 800f408:	4629      	mov	r1, r5
 800f40a:	f7f1 fb65 	bl	8000ad8 <__aeabi_dcmpeq>
 800f40e:	b918      	cbnz	r0, 800f418 <__cvt+0x8c>
 800f410:	f1c6 0601 	rsb	r6, r6, #1
 800f414:	f8ca 6000 	str.w	r6, [sl]
 800f418:	f8da 3000 	ldr.w	r3, [sl]
 800f41c:	4499      	add	r9, r3
 800f41e:	2200      	movs	r2, #0
 800f420:	2300      	movs	r3, #0
 800f422:	4620      	mov	r0, r4
 800f424:	4629      	mov	r1, r5
 800f426:	f7f1 fb57 	bl	8000ad8 <__aeabi_dcmpeq>
 800f42a:	b108      	cbz	r0, 800f430 <__cvt+0xa4>
 800f42c:	f8cd 900c 	str.w	r9, [sp, #12]
 800f430:	2230      	movs	r2, #48	; 0x30
 800f432:	9b03      	ldr	r3, [sp, #12]
 800f434:	454b      	cmp	r3, r9
 800f436:	d307      	bcc.n	800f448 <__cvt+0xbc>
 800f438:	9b03      	ldr	r3, [sp, #12]
 800f43a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f43c:	1bdb      	subs	r3, r3, r7
 800f43e:	4638      	mov	r0, r7
 800f440:	6013      	str	r3, [r2, #0]
 800f442:	b004      	add	sp, #16
 800f444:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f448:	1c59      	adds	r1, r3, #1
 800f44a:	9103      	str	r1, [sp, #12]
 800f44c:	701a      	strb	r2, [r3, #0]
 800f44e:	e7f0      	b.n	800f432 <__cvt+0xa6>

0800f450 <__exponent>:
 800f450:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f452:	4603      	mov	r3, r0
 800f454:	2900      	cmp	r1, #0
 800f456:	bfb8      	it	lt
 800f458:	4249      	neglt	r1, r1
 800f45a:	f803 2b02 	strb.w	r2, [r3], #2
 800f45e:	bfb4      	ite	lt
 800f460:	222d      	movlt	r2, #45	; 0x2d
 800f462:	222b      	movge	r2, #43	; 0x2b
 800f464:	2909      	cmp	r1, #9
 800f466:	7042      	strb	r2, [r0, #1]
 800f468:	dd2a      	ble.n	800f4c0 <__exponent+0x70>
 800f46a:	f10d 0407 	add.w	r4, sp, #7
 800f46e:	46a4      	mov	ip, r4
 800f470:	270a      	movs	r7, #10
 800f472:	46a6      	mov	lr, r4
 800f474:	460a      	mov	r2, r1
 800f476:	fb91 f6f7 	sdiv	r6, r1, r7
 800f47a:	fb07 1516 	mls	r5, r7, r6, r1
 800f47e:	3530      	adds	r5, #48	; 0x30
 800f480:	2a63      	cmp	r2, #99	; 0x63
 800f482:	f104 34ff 	add.w	r4, r4, #4294967295
 800f486:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800f48a:	4631      	mov	r1, r6
 800f48c:	dcf1      	bgt.n	800f472 <__exponent+0x22>
 800f48e:	3130      	adds	r1, #48	; 0x30
 800f490:	f1ae 0502 	sub.w	r5, lr, #2
 800f494:	f804 1c01 	strb.w	r1, [r4, #-1]
 800f498:	1c44      	adds	r4, r0, #1
 800f49a:	4629      	mov	r1, r5
 800f49c:	4561      	cmp	r1, ip
 800f49e:	d30a      	bcc.n	800f4b6 <__exponent+0x66>
 800f4a0:	f10d 0209 	add.w	r2, sp, #9
 800f4a4:	eba2 020e 	sub.w	r2, r2, lr
 800f4a8:	4565      	cmp	r5, ip
 800f4aa:	bf88      	it	hi
 800f4ac:	2200      	movhi	r2, #0
 800f4ae:	4413      	add	r3, r2
 800f4b0:	1a18      	subs	r0, r3, r0
 800f4b2:	b003      	add	sp, #12
 800f4b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f4b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f4ba:	f804 2f01 	strb.w	r2, [r4, #1]!
 800f4be:	e7ed      	b.n	800f49c <__exponent+0x4c>
 800f4c0:	2330      	movs	r3, #48	; 0x30
 800f4c2:	3130      	adds	r1, #48	; 0x30
 800f4c4:	7083      	strb	r3, [r0, #2]
 800f4c6:	70c1      	strb	r1, [r0, #3]
 800f4c8:	1d03      	adds	r3, r0, #4
 800f4ca:	e7f1      	b.n	800f4b0 <__exponent+0x60>

0800f4cc <_printf_float>:
 800f4cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f4d0:	ed2d 8b02 	vpush	{d8}
 800f4d4:	b08d      	sub	sp, #52	; 0x34
 800f4d6:	460c      	mov	r4, r1
 800f4d8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800f4dc:	4616      	mov	r6, r2
 800f4de:	461f      	mov	r7, r3
 800f4e0:	4605      	mov	r5, r0
 800f4e2:	f001 fba1 	bl	8010c28 <_localeconv_r>
 800f4e6:	f8d0 a000 	ldr.w	sl, [r0]
 800f4ea:	4650      	mov	r0, sl
 800f4ec:	f7f0 fe78 	bl	80001e0 <strlen>
 800f4f0:	2300      	movs	r3, #0
 800f4f2:	930a      	str	r3, [sp, #40]	; 0x28
 800f4f4:	6823      	ldr	r3, [r4, #0]
 800f4f6:	9305      	str	r3, [sp, #20]
 800f4f8:	f8d8 3000 	ldr.w	r3, [r8]
 800f4fc:	f894 b018 	ldrb.w	fp, [r4, #24]
 800f500:	3307      	adds	r3, #7
 800f502:	f023 0307 	bic.w	r3, r3, #7
 800f506:	f103 0208 	add.w	r2, r3, #8
 800f50a:	f8c8 2000 	str.w	r2, [r8]
 800f50e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f512:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800f516:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800f51a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800f51e:	9307      	str	r3, [sp, #28]
 800f520:	f8cd 8018 	str.w	r8, [sp, #24]
 800f524:	ee08 0a10 	vmov	s16, r0
 800f528:	4b9f      	ldr	r3, [pc, #636]	; (800f7a8 <_printf_float+0x2dc>)
 800f52a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f52e:	f04f 32ff 	mov.w	r2, #4294967295
 800f532:	f7f1 fb03 	bl	8000b3c <__aeabi_dcmpun>
 800f536:	bb88      	cbnz	r0, 800f59c <_printf_float+0xd0>
 800f538:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f53c:	4b9a      	ldr	r3, [pc, #616]	; (800f7a8 <_printf_float+0x2dc>)
 800f53e:	f04f 32ff 	mov.w	r2, #4294967295
 800f542:	f7f1 fadd 	bl	8000b00 <__aeabi_dcmple>
 800f546:	bb48      	cbnz	r0, 800f59c <_printf_float+0xd0>
 800f548:	2200      	movs	r2, #0
 800f54a:	2300      	movs	r3, #0
 800f54c:	4640      	mov	r0, r8
 800f54e:	4649      	mov	r1, r9
 800f550:	f7f1 facc 	bl	8000aec <__aeabi_dcmplt>
 800f554:	b110      	cbz	r0, 800f55c <_printf_float+0x90>
 800f556:	232d      	movs	r3, #45	; 0x2d
 800f558:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f55c:	4b93      	ldr	r3, [pc, #588]	; (800f7ac <_printf_float+0x2e0>)
 800f55e:	4894      	ldr	r0, [pc, #592]	; (800f7b0 <_printf_float+0x2e4>)
 800f560:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800f564:	bf94      	ite	ls
 800f566:	4698      	movls	r8, r3
 800f568:	4680      	movhi	r8, r0
 800f56a:	2303      	movs	r3, #3
 800f56c:	6123      	str	r3, [r4, #16]
 800f56e:	9b05      	ldr	r3, [sp, #20]
 800f570:	f023 0204 	bic.w	r2, r3, #4
 800f574:	6022      	str	r2, [r4, #0]
 800f576:	f04f 0900 	mov.w	r9, #0
 800f57a:	9700      	str	r7, [sp, #0]
 800f57c:	4633      	mov	r3, r6
 800f57e:	aa0b      	add	r2, sp, #44	; 0x2c
 800f580:	4621      	mov	r1, r4
 800f582:	4628      	mov	r0, r5
 800f584:	f000 f9d8 	bl	800f938 <_printf_common>
 800f588:	3001      	adds	r0, #1
 800f58a:	f040 8090 	bne.w	800f6ae <_printf_float+0x1e2>
 800f58e:	f04f 30ff 	mov.w	r0, #4294967295
 800f592:	b00d      	add	sp, #52	; 0x34
 800f594:	ecbd 8b02 	vpop	{d8}
 800f598:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f59c:	4642      	mov	r2, r8
 800f59e:	464b      	mov	r3, r9
 800f5a0:	4640      	mov	r0, r8
 800f5a2:	4649      	mov	r1, r9
 800f5a4:	f7f1 faca 	bl	8000b3c <__aeabi_dcmpun>
 800f5a8:	b140      	cbz	r0, 800f5bc <_printf_float+0xf0>
 800f5aa:	464b      	mov	r3, r9
 800f5ac:	2b00      	cmp	r3, #0
 800f5ae:	bfbc      	itt	lt
 800f5b0:	232d      	movlt	r3, #45	; 0x2d
 800f5b2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800f5b6:	487f      	ldr	r0, [pc, #508]	; (800f7b4 <_printf_float+0x2e8>)
 800f5b8:	4b7f      	ldr	r3, [pc, #508]	; (800f7b8 <_printf_float+0x2ec>)
 800f5ba:	e7d1      	b.n	800f560 <_printf_float+0x94>
 800f5bc:	6863      	ldr	r3, [r4, #4]
 800f5be:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800f5c2:	9206      	str	r2, [sp, #24]
 800f5c4:	1c5a      	adds	r2, r3, #1
 800f5c6:	d13f      	bne.n	800f648 <_printf_float+0x17c>
 800f5c8:	2306      	movs	r3, #6
 800f5ca:	6063      	str	r3, [r4, #4]
 800f5cc:	9b05      	ldr	r3, [sp, #20]
 800f5ce:	6861      	ldr	r1, [r4, #4]
 800f5d0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800f5d4:	2300      	movs	r3, #0
 800f5d6:	9303      	str	r3, [sp, #12]
 800f5d8:	ab0a      	add	r3, sp, #40	; 0x28
 800f5da:	e9cd b301 	strd	fp, r3, [sp, #4]
 800f5de:	ab09      	add	r3, sp, #36	; 0x24
 800f5e0:	ec49 8b10 	vmov	d0, r8, r9
 800f5e4:	9300      	str	r3, [sp, #0]
 800f5e6:	6022      	str	r2, [r4, #0]
 800f5e8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800f5ec:	4628      	mov	r0, r5
 800f5ee:	f7ff fecd 	bl	800f38c <__cvt>
 800f5f2:	9b06      	ldr	r3, [sp, #24]
 800f5f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f5f6:	2b47      	cmp	r3, #71	; 0x47
 800f5f8:	4680      	mov	r8, r0
 800f5fa:	d108      	bne.n	800f60e <_printf_float+0x142>
 800f5fc:	1cc8      	adds	r0, r1, #3
 800f5fe:	db02      	blt.n	800f606 <_printf_float+0x13a>
 800f600:	6863      	ldr	r3, [r4, #4]
 800f602:	4299      	cmp	r1, r3
 800f604:	dd41      	ble.n	800f68a <_printf_float+0x1be>
 800f606:	f1ab 0b02 	sub.w	fp, fp, #2
 800f60a:	fa5f fb8b 	uxtb.w	fp, fp
 800f60e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800f612:	d820      	bhi.n	800f656 <_printf_float+0x18a>
 800f614:	3901      	subs	r1, #1
 800f616:	465a      	mov	r2, fp
 800f618:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800f61c:	9109      	str	r1, [sp, #36]	; 0x24
 800f61e:	f7ff ff17 	bl	800f450 <__exponent>
 800f622:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f624:	1813      	adds	r3, r2, r0
 800f626:	2a01      	cmp	r2, #1
 800f628:	4681      	mov	r9, r0
 800f62a:	6123      	str	r3, [r4, #16]
 800f62c:	dc02      	bgt.n	800f634 <_printf_float+0x168>
 800f62e:	6822      	ldr	r2, [r4, #0]
 800f630:	07d2      	lsls	r2, r2, #31
 800f632:	d501      	bpl.n	800f638 <_printf_float+0x16c>
 800f634:	3301      	adds	r3, #1
 800f636:	6123      	str	r3, [r4, #16]
 800f638:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800f63c:	2b00      	cmp	r3, #0
 800f63e:	d09c      	beq.n	800f57a <_printf_float+0xae>
 800f640:	232d      	movs	r3, #45	; 0x2d
 800f642:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f646:	e798      	b.n	800f57a <_printf_float+0xae>
 800f648:	9a06      	ldr	r2, [sp, #24]
 800f64a:	2a47      	cmp	r2, #71	; 0x47
 800f64c:	d1be      	bne.n	800f5cc <_printf_float+0x100>
 800f64e:	2b00      	cmp	r3, #0
 800f650:	d1bc      	bne.n	800f5cc <_printf_float+0x100>
 800f652:	2301      	movs	r3, #1
 800f654:	e7b9      	b.n	800f5ca <_printf_float+0xfe>
 800f656:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800f65a:	d118      	bne.n	800f68e <_printf_float+0x1c2>
 800f65c:	2900      	cmp	r1, #0
 800f65e:	6863      	ldr	r3, [r4, #4]
 800f660:	dd0b      	ble.n	800f67a <_printf_float+0x1ae>
 800f662:	6121      	str	r1, [r4, #16]
 800f664:	b913      	cbnz	r3, 800f66c <_printf_float+0x1a0>
 800f666:	6822      	ldr	r2, [r4, #0]
 800f668:	07d0      	lsls	r0, r2, #31
 800f66a:	d502      	bpl.n	800f672 <_printf_float+0x1a6>
 800f66c:	3301      	adds	r3, #1
 800f66e:	440b      	add	r3, r1
 800f670:	6123      	str	r3, [r4, #16]
 800f672:	65a1      	str	r1, [r4, #88]	; 0x58
 800f674:	f04f 0900 	mov.w	r9, #0
 800f678:	e7de      	b.n	800f638 <_printf_float+0x16c>
 800f67a:	b913      	cbnz	r3, 800f682 <_printf_float+0x1b6>
 800f67c:	6822      	ldr	r2, [r4, #0]
 800f67e:	07d2      	lsls	r2, r2, #31
 800f680:	d501      	bpl.n	800f686 <_printf_float+0x1ba>
 800f682:	3302      	adds	r3, #2
 800f684:	e7f4      	b.n	800f670 <_printf_float+0x1a4>
 800f686:	2301      	movs	r3, #1
 800f688:	e7f2      	b.n	800f670 <_printf_float+0x1a4>
 800f68a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800f68e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f690:	4299      	cmp	r1, r3
 800f692:	db05      	blt.n	800f6a0 <_printf_float+0x1d4>
 800f694:	6823      	ldr	r3, [r4, #0]
 800f696:	6121      	str	r1, [r4, #16]
 800f698:	07d8      	lsls	r0, r3, #31
 800f69a:	d5ea      	bpl.n	800f672 <_printf_float+0x1a6>
 800f69c:	1c4b      	adds	r3, r1, #1
 800f69e:	e7e7      	b.n	800f670 <_printf_float+0x1a4>
 800f6a0:	2900      	cmp	r1, #0
 800f6a2:	bfd4      	ite	le
 800f6a4:	f1c1 0202 	rsble	r2, r1, #2
 800f6a8:	2201      	movgt	r2, #1
 800f6aa:	4413      	add	r3, r2
 800f6ac:	e7e0      	b.n	800f670 <_printf_float+0x1a4>
 800f6ae:	6823      	ldr	r3, [r4, #0]
 800f6b0:	055a      	lsls	r2, r3, #21
 800f6b2:	d407      	bmi.n	800f6c4 <_printf_float+0x1f8>
 800f6b4:	6923      	ldr	r3, [r4, #16]
 800f6b6:	4642      	mov	r2, r8
 800f6b8:	4631      	mov	r1, r6
 800f6ba:	4628      	mov	r0, r5
 800f6bc:	47b8      	blx	r7
 800f6be:	3001      	adds	r0, #1
 800f6c0:	d12c      	bne.n	800f71c <_printf_float+0x250>
 800f6c2:	e764      	b.n	800f58e <_printf_float+0xc2>
 800f6c4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800f6c8:	f240 80e0 	bls.w	800f88c <_printf_float+0x3c0>
 800f6cc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f6d0:	2200      	movs	r2, #0
 800f6d2:	2300      	movs	r3, #0
 800f6d4:	f7f1 fa00 	bl	8000ad8 <__aeabi_dcmpeq>
 800f6d8:	2800      	cmp	r0, #0
 800f6da:	d034      	beq.n	800f746 <_printf_float+0x27a>
 800f6dc:	4a37      	ldr	r2, [pc, #220]	; (800f7bc <_printf_float+0x2f0>)
 800f6de:	2301      	movs	r3, #1
 800f6e0:	4631      	mov	r1, r6
 800f6e2:	4628      	mov	r0, r5
 800f6e4:	47b8      	blx	r7
 800f6e6:	3001      	adds	r0, #1
 800f6e8:	f43f af51 	beq.w	800f58e <_printf_float+0xc2>
 800f6ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f6f0:	429a      	cmp	r2, r3
 800f6f2:	db02      	blt.n	800f6fa <_printf_float+0x22e>
 800f6f4:	6823      	ldr	r3, [r4, #0]
 800f6f6:	07d8      	lsls	r0, r3, #31
 800f6f8:	d510      	bpl.n	800f71c <_printf_float+0x250>
 800f6fa:	ee18 3a10 	vmov	r3, s16
 800f6fe:	4652      	mov	r2, sl
 800f700:	4631      	mov	r1, r6
 800f702:	4628      	mov	r0, r5
 800f704:	47b8      	blx	r7
 800f706:	3001      	adds	r0, #1
 800f708:	f43f af41 	beq.w	800f58e <_printf_float+0xc2>
 800f70c:	f04f 0800 	mov.w	r8, #0
 800f710:	f104 091a 	add.w	r9, r4, #26
 800f714:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f716:	3b01      	subs	r3, #1
 800f718:	4543      	cmp	r3, r8
 800f71a:	dc09      	bgt.n	800f730 <_printf_float+0x264>
 800f71c:	6823      	ldr	r3, [r4, #0]
 800f71e:	079b      	lsls	r3, r3, #30
 800f720:	f100 8105 	bmi.w	800f92e <_printf_float+0x462>
 800f724:	68e0      	ldr	r0, [r4, #12]
 800f726:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f728:	4298      	cmp	r0, r3
 800f72a:	bfb8      	it	lt
 800f72c:	4618      	movlt	r0, r3
 800f72e:	e730      	b.n	800f592 <_printf_float+0xc6>
 800f730:	2301      	movs	r3, #1
 800f732:	464a      	mov	r2, r9
 800f734:	4631      	mov	r1, r6
 800f736:	4628      	mov	r0, r5
 800f738:	47b8      	blx	r7
 800f73a:	3001      	adds	r0, #1
 800f73c:	f43f af27 	beq.w	800f58e <_printf_float+0xc2>
 800f740:	f108 0801 	add.w	r8, r8, #1
 800f744:	e7e6      	b.n	800f714 <_printf_float+0x248>
 800f746:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f748:	2b00      	cmp	r3, #0
 800f74a:	dc39      	bgt.n	800f7c0 <_printf_float+0x2f4>
 800f74c:	4a1b      	ldr	r2, [pc, #108]	; (800f7bc <_printf_float+0x2f0>)
 800f74e:	2301      	movs	r3, #1
 800f750:	4631      	mov	r1, r6
 800f752:	4628      	mov	r0, r5
 800f754:	47b8      	blx	r7
 800f756:	3001      	adds	r0, #1
 800f758:	f43f af19 	beq.w	800f58e <_printf_float+0xc2>
 800f75c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f760:	4313      	orrs	r3, r2
 800f762:	d102      	bne.n	800f76a <_printf_float+0x29e>
 800f764:	6823      	ldr	r3, [r4, #0]
 800f766:	07d9      	lsls	r1, r3, #31
 800f768:	d5d8      	bpl.n	800f71c <_printf_float+0x250>
 800f76a:	ee18 3a10 	vmov	r3, s16
 800f76e:	4652      	mov	r2, sl
 800f770:	4631      	mov	r1, r6
 800f772:	4628      	mov	r0, r5
 800f774:	47b8      	blx	r7
 800f776:	3001      	adds	r0, #1
 800f778:	f43f af09 	beq.w	800f58e <_printf_float+0xc2>
 800f77c:	f04f 0900 	mov.w	r9, #0
 800f780:	f104 0a1a 	add.w	sl, r4, #26
 800f784:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f786:	425b      	negs	r3, r3
 800f788:	454b      	cmp	r3, r9
 800f78a:	dc01      	bgt.n	800f790 <_printf_float+0x2c4>
 800f78c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f78e:	e792      	b.n	800f6b6 <_printf_float+0x1ea>
 800f790:	2301      	movs	r3, #1
 800f792:	4652      	mov	r2, sl
 800f794:	4631      	mov	r1, r6
 800f796:	4628      	mov	r0, r5
 800f798:	47b8      	blx	r7
 800f79a:	3001      	adds	r0, #1
 800f79c:	f43f aef7 	beq.w	800f58e <_printf_float+0xc2>
 800f7a0:	f109 0901 	add.w	r9, r9, #1
 800f7a4:	e7ee      	b.n	800f784 <_printf_float+0x2b8>
 800f7a6:	bf00      	nop
 800f7a8:	7fefffff 	.word	0x7fefffff
 800f7ac:	08011fb4 	.word	0x08011fb4
 800f7b0:	08011fb8 	.word	0x08011fb8
 800f7b4:	08011fc0 	.word	0x08011fc0
 800f7b8:	08011fbc 	.word	0x08011fbc
 800f7bc:	08011fc4 	.word	0x08011fc4
 800f7c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f7c2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f7c4:	429a      	cmp	r2, r3
 800f7c6:	bfa8      	it	ge
 800f7c8:	461a      	movge	r2, r3
 800f7ca:	2a00      	cmp	r2, #0
 800f7cc:	4691      	mov	r9, r2
 800f7ce:	dc37      	bgt.n	800f840 <_printf_float+0x374>
 800f7d0:	f04f 0b00 	mov.w	fp, #0
 800f7d4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f7d8:	f104 021a 	add.w	r2, r4, #26
 800f7dc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f7de:	9305      	str	r3, [sp, #20]
 800f7e0:	eba3 0309 	sub.w	r3, r3, r9
 800f7e4:	455b      	cmp	r3, fp
 800f7e6:	dc33      	bgt.n	800f850 <_printf_float+0x384>
 800f7e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f7ec:	429a      	cmp	r2, r3
 800f7ee:	db3b      	blt.n	800f868 <_printf_float+0x39c>
 800f7f0:	6823      	ldr	r3, [r4, #0]
 800f7f2:	07da      	lsls	r2, r3, #31
 800f7f4:	d438      	bmi.n	800f868 <_printf_float+0x39c>
 800f7f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f7f8:	9a05      	ldr	r2, [sp, #20]
 800f7fa:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f7fc:	1a9a      	subs	r2, r3, r2
 800f7fe:	eba3 0901 	sub.w	r9, r3, r1
 800f802:	4591      	cmp	r9, r2
 800f804:	bfa8      	it	ge
 800f806:	4691      	movge	r9, r2
 800f808:	f1b9 0f00 	cmp.w	r9, #0
 800f80c:	dc35      	bgt.n	800f87a <_printf_float+0x3ae>
 800f80e:	f04f 0800 	mov.w	r8, #0
 800f812:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f816:	f104 0a1a 	add.w	sl, r4, #26
 800f81a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f81e:	1a9b      	subs	r3, r3, r2
 800f820:	eba3 0309 	sub.w	r3, r3, r9
 800f824:	4543      	cmp	r3, r8
 800f826:	f77f af79 	ble.w	800f71c <_printf_float+0x250>
 800f82a:	2301      	movs	r3, #1
 800f82c:	4652      	mov	r2, sl
 800f82e:	4631      	mov	r1, r6
 800f830:	4628      	mov	r0, r5
 800f832:	47b8      	blx	r7
 800f834:	3001      	adds	r0, #1
 800f836:	f43f aeaa 	beq.w	800f58e <_printf_float+0xc2>
 800f83a:	f108 0801 	add.w	r8, r8, #1
 800f83e:	e7ec      	b.n	800f81a <_printf_float+0x34e>
 800f840:	4613      	mov	r3, r2
 800f842:	4631      	mov	r1, r6
 800f844:	4642      	mov	r2, r8
 800f846:	4628      	mov	r0, r5
 800f848:	47b8      	blx	r7
 800f84a:	3001      	adds	r0, #1
 800f84c:	d1c0      	bne.n	800f7d0 <_printf_float+0x304>
 800f84e:	e69e      	b.n	800f58e <_printf_float+0xc2>
 800f850:	2301      	movs	r3, #1
 800f852:	4631      	mov	r1, r6
 800f854:	4628      	mov	r0, r5
 800f856:	9205      	str	r2, [sp, #20]
 800f858:	47b8      	blx	r7
 800f85a:	3001      	adds	r0, #1
 800f85c:	f43f ae97 	beq.w	800f58e <_printf_float+0xc2>
 800f860:	9a05      	ldr	r2, [sp, #20]
 800f862:	f10b 0b01 	add.w	fp, fp, #1
 800f866:	e7b9      	b.n	800f7dc <_printf_float+0x310>
 800f868:	ee18 3a10 	vmov	r3, s16
 800f86c:	4652      	mov	r2, sl
 800f86e:	4631      	mov	r1, r6
 800f870:	4628      	mov	r0, r5
 800f872:	47b8      	blx	r7
 800f874:	3001      	adds	r0, #1
 800f876:	d1be      	bne.n	800f7f6 <_printf_float+0x32a>
 800f878:	e689      	b.n	800f58e <_printf_float+0xc2>
 800f87a:	9a05      	ldr	r2, [sp, #20]
 800f87c:	464b      	mov	r3, r9
 800f87e:	4442      	add	r2, r8
 800f880:	4631      	mov	r1, r6
 800f882:	4628      	mov	r0, r5
 800f884:	47b8      	blx	r7
 800f886:	3001      	adds	r0, #1
 800f888:	d1c1      	bne.n	800f80e <_printf_float+0x342>
 800f88a:	e680      	b.n	800f58e <_printf_float+0xc2>
 800f88c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f88e:	2a01      	cmp	r2, #1
 800f890:	dc01      	bgt.n	800f896 <_printf_float+0x3ca>
 800f892:	07db      	lsls	r3, r3, #31
 800f894:	d538      	bpl.n	800f908 <_printf_float+0x43c>
 800f896:	2301      	movs	r3, #1
 800f898:	4642      	mov	r2, r8
 800f89a:	4631      	mov	r1, r6
 800f89c:	4628      	mov	r0, r5
 800f89e:	47b8      	blx	r7
 800f8a0:	3001      	adds	r0, #1
 800f8a2:	f43f ae74 	beq.w	800f58e <_printf_float+0xc2>
 800f8a6:	ee18 3a10 	vmov	r3, s16
 800f8aa:	4652      	mov	r2, sl
 800f8ac:	4631      	mov	r1, r6
 800f8ae:	4628      	mov	r0, r5
 800f8b0:	47b8      	blx	r7
 800f8b2:	3001      	adds	r0, #1
 800f8b4:	f43f ae6b 	beq.w	800f58e <_printf_float+0xc2>
 800f8b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f8bc:	2200      	movs	r2, #0
 800f8be:	2300      	movs	r3, #0
 800f8c0:	f7f1 f90a 	bl	8000ad8 <__aeabi_dcmpeq>
 800f8c4:	b9d8      	cbnz	r0, 800f8fe <_printf_float+0x432>
 800f8c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f8c8:	f108 0201 	add.w	r2, r8, #1
 800f8cc:	3b01      	subs	r3, #1
 800f8ce:	4631      	mov	r1, r6
 800f8d0:	4628      	mov	r0, r5
 800f8d2:	47b8      	blx	r7
 800f8d4:	3001      	adds	r0, #1
 800f8d6:	d10e      	bne.n	800f8f6 <_printf_float+0x42a>
 800f8d8:	e659      	b.n	800f58e <_printf_float+0xc2>
 800f8da:	2301      	movs	r3, #1
 800f8dc:	4652      	mov	r2, sl
 800f8de:	4631      	mov	r1, r6
 800f8e0:	4628      	mov	r0, r5
 800f8e2:	47b8      	blx	r7
 800f8e4:	3001      	adds	r0, #1
 800f8e6:	f43f ae52 	beq.w	800f58e <_printf_float+0xc2>
 800f8ea:	f108 0801 	add.w	r8, r8, #1
 800f8ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f8f0:	3b01      	subs	r3, #1
 800f8f2:	4543      	cmp	r3, r8
 800f8f4:	dcf1      	bgt.n	800f8da <_printf_float+0x40e>
 800f8f6:	464b      	mov	r3, r9
 800f8f8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f8fc:	e6dc      	b.n	800f6b8 <_printf_float+0x1ec>
 800f8fe:	f04f 0800 	mov.w	r8, #0
 800f902:	f104 0a1a 	add.w	sl, r4, #26
 800f906:	e7f2      	b.n	800f8ee <_printf_float+0x422>
 800f908:	2301      	movs	r3, #1
 800f90a:	4642      	mov	r2, r8
 800f90c:	e7df      	b.n	800f8ce <_printf_float+0x402>
 800f90e:	2301      	movs	r3, #1
 800f910:	464a      	mov	r2, r9
 800f912:	4631      	mov	r1, r6
 800f914:	4628      	mov	r0, r5
 800f916:	47b8      	blx	r7
 800f918:	3001      	adds	r0, #1
 800f91a:	f43f ae38 	beq.w	800f58e <_printf_float+0xc2>
 800f91e:	f108 0801 	add.w	r8, r8, #1
 800f922:	68e3      	ldr	r3, [r4, #12]
 800f924:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f926:	1a5b      	subs	r3, r3, r1
 800f928:	4543      	cmp	r3, r8
 800f92a:	dcf0      	bgt.n	800f90e <_printf_float+0x442>
 800f92c:	e6fa      	b.n	800f724 <_printf_float+0x258>
 800f92e:	f04f 0800 	mov.w	r8, #0
 800f932:	f104 0919 	add.w	r9, r4, #25
 800f936:	e7f4      	b.n	800f922 <_printf_float+0x456>

0800f938 <_printf_common>:
 800f938:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f93c:	4616      	mov	r6, r2
 800f93e:	4699      	mov	r9, r3
 800f940:	688a      	ldr	r2, [r1, #8]
 800f942:	690b      	ldr	r3, [r1, #16]
 800f944:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f948:	4293      	cmp	r3, r2
 800f94a:	bfb8      	it	lt
 800f94c:	4613      	movlt	r3, r2
 800f94e:	6033      	str	r3, [r6, #0]
 800f950:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f954:	4607      	mov	r7, r0
 800f956:	460c      	mov	r4, r1
 800f958:	b10a      	cbz	r2, 800f95e <_printf_common+0x26>
 800f95a:	3301      	adds	r3, #1
 800f95c:	6033      	str	r3, [r6, #0]
 800f95e:	6823      	ldr	r3, [r4, #0]
 800f960:	0699      	lsls	r1, r3, #26
 800f962:	bf42      	ittt	mi
 800f964:	6833      	ldrmi	r3, [r6, #0]
 800f966:	3302      	addmi	r3, #2
 800f968:	6033      	strmi	r3, [r6, #0]
 800f96a:	6825      	ldr	r5, [r4, #0]
 800f96c:	f015 0506 	ands.w	r5, r5, #6
 800f970:	d106      	bne.n	800f980 <_printf_common+0x48>
 800f972:	f104 0a19 	add.w	sl, r4, #25
 800f976:	68e3      	ldr	r3, [r4, #12]
 800f978:	6832      	ldr	r2, [r6, #0]
 800f97a:	1a9b      	subs	r3, r3, r2
 800f97c:	42ab      	cmp	r3, r5
 800f97e:	dc26      	bgt.n	800f9ce <_printf_common+0x96>
 800f980:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f984:	1e13      	subs	r3, r2, #0
 800f986:	6822      	ldr	r2, [r4, #0]
 800f988:	bf18      	it	ne
 800f98a:	2301      	movne	r3, #1
 800f98c:	0692      	lsls	r2, r2, #26
 800f98e:	d42b      	bmi.n	800f9e8 <_printf_common+0xb0>
 800f990:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f994:	4649      	mov	r1, r9
 800f996:	4638      	mov	r0, r7
 800f998:	47c0      	blx	r8
 800f99a:	3001      	adds	r0, #1
 800f99c:	d01e      	beq.n	800f9dc <_printf_common+0xa4>
 800f99e:	6823      	ldr	r3, [r4, #0]
 800f9a0:	68e5      	ldr	r5, [r4, #12]
 800f9a2:	6832      	ldr	r2, [r6, #0]
 800f9a4:	f003 0306 	and.w	r3, r3, #6
 800f9a8:	2b04      	cmp	r3, #4
 800f9aa:	bf08      	it	eq
 800f9ac:	1aad      	subeq	r5, r5, r2
 800f9ae:	68a3      	ldr	r3, [r4, #8]
 800f9b0:	6922      	ldr	r2, [r4, #16]
 800f9b2:	bf0c      	ite	eq
 800f9b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f9b8:	2500      	movne	r5, #0
 800f9ba:	4293      	cmp	r3, r2
 800f9bc:	bfc4      	itt	gt
 800f9be:	1a9b      	subgt	r3, r3, r2
 800f9c0:	18ed      	addgt	r5, r5, r3
 800f9c2:	2600      	movs	r6, #0
 800f9c4:	341a      	adds	r4, #26
 800f9c6:	42b5      	cmp	r5, r6
 800f9c8:	d11a      	bne.n	800fa00 <_printf_common+0xc8>
 800f9ca:	2000      	movs	r0, #0
 800f9cc:	e008      	b.n	800f9e0 <_printf_common+0xa8>
 800f9ce:	2301      	movs	r3, #1
 800f9d0:	4652      	mov	r2, sl
 800f9d2:	4649      	mov	r1, r9
 800f9d4:	4638      	mov	r0, r7
 800f9d6:	47c0      	blx	r8
 800f9d8:	3001      	adds	r0, #1
 800f9da:	d103      	bne.n	800f9e4 <_printf_common+0xac>
 800f9dc:	f04f 30ff 	mov.w	r0, #4294967295
 800f9e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f9e4:	3501      	adds	r5, #1
 800f9e6:	e7c6      	b.n	800f976 <_printf_common+0x3e>
 800f9e8:	18e1      	adds	r1, r4, r3
 800f9ea:	1c5a      	adds	r2, r3, #1
 800f9ec:	2030      	movs	r0, #48	; 0x30
 800f9ee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f9f2:	4422      	add	r2, r4
 800f9f4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f9f8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f9fc:	3302      	adds	r3, #2
 800f9fe:	e7c7      	b.n	800f990 <_printf_common+0x58>
 800fa00:	2301      	movs	r3, #1
 800fa02:	4622      	mov	r2, r4
 800fa04:	4649      	mov	r1, r9
 800fa06:	4638      	mov	r0, r7
 800fa08:	47c0      	blx	r8
 800fa0a:	3001      	adds	r0, #1
 800fa0c:	d0e6      	beq.n	800f9dc <_printf_common+0xa4>
 800fa0e:	3601      	adds	r6, #1
 800fa10:	e7d9      	b.n	800f9c6 <_printf_common+0x8e>
	...

0800fa14 <_printf_i>:
 800fa14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fa18:	7e0f      	ldrb	r7, [r1, #24]
 800fa1a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800fa1c:	2f78      	cmp	r7, #120	; 0x78
 800fa1e:	4691      	mov	r9, r2
 800fa20:	4680      	mov	r8, r0
 800fa22:	460c      	mov	r4, r1
 800fa24:	469a      	mov	sl, r3
 800fa26:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800fa2a:	d807      	bhi.n	800fa3c <_printf_i+0x28>
 800fa2c:	2f62      	cmp	r7, #98	; 0x62
 800fa2e:	d80a      	bhi.n	800fa46 <_printf_i+0x32>
 800fa30:	2f00      	cmp	r7, #0
 800fa32:	f000 80d8 	beq.w	800fbe6 <_printf_i+0x1d2>
 800fa36:	2f58      	cmp	r7, #88	; 0x58
 800fa38:	f000 80a3 	beq.w	800fb82 <_printf_i+0x16e>
 800fa3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fa40:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800fa44:	e03a      	b.n	800fabc <_printf_i+0xa8>
 800fa46:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800fa4a:	2b15      	cmp	r3, #21
 800fa4c:	d8f6      	bhi.n	800fa3c <_printf_i+0x28>
 800fa4e:	a101      	add	r1, pc, #4	; (adr r1, 800fa54 <_printf_i+0x40>)
 800fa50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800fa54:	0800faad 	.word	0x0800faad
 800fa58:	0800fac1 	.word	0x0800fac1
 800fa5c:	0800fa3d 	.word	0x0800fa3d
 800fa60:	0800fa3d 	.word	0x0800fa3d
 800fa64:	0800fa3d 	.word	0x0800fa3d
 800fa68:	0800fa3d 	.word	0x0800fa3d
 800fa6c:	0800fac1 	.word	0x0800fac1
 800fa70:	0800fa3d 	.word	0x0800fa3d
 800fa74:	0800fa3d 	.word	0x0800fa3d
 800fa78:	0800fa3d 	.word	0x0800fa3d
 800fa7c:	0800fa3d 	.word	0x0800fa3d
 800fa80:	0800fbcd 	.word	0x0800fbcd
 800fa84:	0800faf1 	.word	0x0800faf1
 800fa88:	0800fbaf 	.word	0x0800fbaf
 800fa8c:	0800fa3d 	.word	0x0800fa3d
 800fa90:	0800fa3d 	.word	0x0800fa3d
 800fa94:	0800fbef 	.word	0x0800fbef
 800fa98:	0800fa3d 	.word	0x0800fa3d
 800fa9c:	0800faf1 	.word	0x0800faf1
 800faa0:	0800fa3d 	.word	0x0800fa3d
 800faa4:	0800fa3d 	.word	0x0800fa3d
 800faa8:	0800fbb7 	.word	0x0800fbb7
 800faac:	682b      	ldr	r3, [r5, #0]
 800faae:	1d1a      	adds	r2, r3, #4
 800fab0:	681b      	ldr	r3, [r3, #0]
 800fab2:	602a      	str	r2, [r5, #0]
 800fab4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fab8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800fabc:	2301      	movs	r3, #1
 800fabe:	e0a3      	b.n	800fc08 <_printf_i+0x1f4>
 800fac0:	6820      	ldr	r0, [r4, #0]
 800fac2:	6829      	ldr	r1, [r5, #0]
 800fac4:	0606      	lsls	r6, r0, #24
 800fac6:	f101 0304 	add.w	r3, r1, #4
 800faca:	d50a      	bpl.n	800fae2 <_printf_i+0xce>
 800facc:	680e      	ldr	r6, [r1, #0]
 800face:	602b      	str	r3, [r5, #0]
 800fad0:	2e00      	cmp	r6, #0
 800fad2:	da03      	bge.n	800fadc <_printf_i+0xc8>
 800fad4:	232d      	movs	r3, #45	; 0x2d
 800fad6:	4276      	negs	r6, r6
 800fad8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fadc:	485e      	ldr	r0, [pc, #376]	; (800fc58 <_printf_i+0x244>)
 800fade:	230a      	movs	r3, #10
 800fae0:	e019      	b.n	800fb16 <_printf_i+0x102>
 800fae2:	680e      	ldr	r6, [r1, #0]
 800fae4:	602b      	str	r3, [r5, #0]
 800fae6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800faea:	bf18      	it	ne
 800faec:	b236      	sxthne	r6, r6
 800faee:	e7ef      	b.n	800fad0 <_printf_i+0xbc>
 800faf0:	682b      	ldr	r3, [r5, #0]
 800faf2:	6820      	ldr	r0, [r4, #0]
 800faf4:	1d19      	adds	r1, r3, #4
 800faf6:	6029      	str	r1, [r5, #0]
 800faf8:	0601      	lsls	r1, r0, #24
 800fafa:	d501      	bpl.n	800fb00 <_printf_i+0xec>
 800fafc:	681e      	ldr	r6, [r3, #0]
 800fafe:	e002      	b.n	800fb06 <_printf_i+0xf2>
 800fb00:	0646      	lsls	r6, r0, #25
 800fb02:	d5fb      	bpl.n	800fafc <_printf_i+0xe8>
 800fb04:	881e      	ldrh	r6, [r3, #0]
 800fb06:	4854      	ldr	r0, [pc, #336]	; (800fc58 <_printf_i+0x244>)
 800fb08:	2f6f      	cmp	r7, #111	; 0x6f
 800fb0a:	bf0c      	ite	eq
 800fb0c:	2308      	moveq	r3, #8
 800fb0e:	230a      	movne	r3, #10
 800fb10:	2100      	movs	r1, #0
 800fb12:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800fb16:	6865      	ldr	r5, [r4, #4]
 800fb18:	60a5      	str	r5, [r4, #8]
 800fb1a:	2d00      	cmp	r5, #0
 800fb1c:	bfa2      	ittt	ge
 800fb1e:	6821      	ldrge	r1, [r4, #0]
 800fb20:	f021 0104 	bicge.w	r1, r1, #4
 800fb24:	6021      	strge	r1, [r4, #0]
 800fb26:	b90e      	cbnz	r6, 800fb2c <_printf_i+0x118>
 800fb28:	2d00      	cmp	r5, #0
 800fb2a:	d04d      	beq.n	800fbc8 <_printf_i+0x1b4>
 800fb2c:	4615      	mov	r5, r2
 800fb2e:	fbb6 f1f3 	udiv	r1, r6, r3
 800fb32:	fb03 6711 	mls	r7, r3, r1, r6
 800fb36:	5dc7      	ldrb	r7, [r0, r7]
 800fb38:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800fb3c:	4637      	mov	r7, r6
 800fb3e:	42bb      	cmp	r3, r7
 800fb40:	460e      	mov	r6, r1
 800fb42:	d9f4      	bls.n	800fb2e <_printf_i+0x11a>
 800fb44:	2b08      	cmp	r3, #8
 800fb46:	d10b      	bne.n	800fb60 <_printf_i+0x14c>
 800fb48:	6823      	ldr	r3, [r4, #0]
 800fb4a:	07de      	lsls	r6, r3, #31
 800fb4c:	d508      	bpl.n	800fb60 <_printf_i+0x14c>
 800fb4e:	6923      	ldr	r3, [r4, #16]
 800fb50:	6861      	ldr	r1, [r4, #4]
 800fb52:	4299      	cmp	r1, r3
 800fb54:	bfde      	ittt	le
 800fb56:	2330      	movle	r3, #48	; 0x30
 800fb58:	f805 3c01 	strble.w	r3, [r5, #-1]
 800fb5c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800fb60:	1b52      	subs	r2, r2, r5
 800fb62:	6122      	str	r2, [r4, #16]
 800fb64:	f8cd a000 	str.w	sl, [sp]
 800fb68:	464b      	mov	r3, r9
 800fb6a:	aa03      	add	r2, sp, #12
 800fb6c:	4621      	mov	r1, r4
 800fb6e:	4640      	mov	r0, r8
 800fb70:	f7ff fee2 	bl	800f938 <_printf_common>
 800fb74:	3001      	adds	r0, #1
 800fb76:	d14c      	bne.n	800fc12 <_printf_i+0x1fe>
 800fb78:	f04f 30ff 	mov.w	r0, #4294967295
 800fb7c:	b004      	add	sp, #16
 800fb7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fb82:	4835      	ldr	r0, [pc, #212]	; (800fc58 <_printf_i+0x244>)
 800fb84:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800fb88:	6829      	ldr	r1, [r5, #0]
 800fb8a:	6823      	ldr	r3, [r4, #0]
 800fb8c:	f851 6b04 	ldr.w	r6, [r1], #4
 800fb90:	6029      	str	r1, [r5, #0]
 800fb92:	061d      	lsls	r5, r3, #24
 800fb94:	d514      	bpl.n	800fbc0 <_printf_i+0x1ac>
 800fb96:	07df      	lsls	r7, r3, #31
 800fb98:	bf44      	itt	mi
 800fb9a:	f043 0320 	orrmi.w	r3, r3, #32
 800fb9e:	6023      	strmi	r3, [r4, #0]
 800fba0:	b91e      	cbnz	r6, 800fbaa <_printf_i+0x196>
 800fba2:	6823      	ldr	r3, [r4, #0]
 800fba4:	f023 0320 	bic.w	r3, r3, #32
 800fba8:	6023      	str	r3, [r4, #0]
 800fbaa:	2310      	movs	r3, #16
 800fbac:	e7b0      	b.n	800fb10 <_printf_i+0xfc>
 800fbae:	6823      	ldr	r3, [r4, #0]
 800fbb0:	f043 0320 	orr.w	r3, r3, #32
 800fbb4:	6023      	str	r3, [r4, #0]
 800fbb6:	2378      	movs	r3, #120	; 0x78
 800fbb8:	4828      	ldr	r0, [pc, #160]	; (800fc5c <_printf_i+0x248>)
 800fbba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800fbbe:	e7e3      	b.n	800fb88 <_printf_i+0x174>
 800fbc0:	0659      	lsls	r1, r3, #25
 800fbc2:	bf48      	it	mi
 800fbc4:	b2b6      	uxthmi	r6, r6
 800fbc6:	e7e6      	b.n	800fb96 <_printf_i+0x182>
 800fbc8:	4615      	mov	r5, r2
 800fbca:	e7bb      	b.n	800fb44 <_printf_i+0x130>
 800fbcc:	682b      	ldr	r3, [r5, #0]
 800fbce:	6826      	ldr	r6, [r4, #0]
 800fbd0:	6961      	ldr	r1, [r4, #20]
 800fbd2:	1d18      	adds	r0, r3, #4
 800fbd4:	6028      	str	r0, [r5, #0]
 800fbd6:	0635      	lsls	r5, r6, #24
 800fbd8:	681b      	ldr	r3, [r3, #0]
 800fbda:	d501      	bpl.n	800fbe0 <_printf_i+0x1cc>
 800fbdc:	6019      	str	r1, [r3, #0]
 800fbde:	e002      	b.n	800fbe6 <_printf_i+0x1d2>
 800fbe0:	0670      	lsls	r0, r6, #25
 800fbe2:	d5fb      	bpl.n	800fbdc <_printf_i+0x1c8>
 800fbe4:	8019      	strh	r1, [r3, #0]
 800fbe6:	2300      	movs	r3, #0
 800fbe8:	6123      	str	r3, [r4, #16]
 800fbea:	4615      	mov	r5, r2
 800fbec:	e7ba      	b.n	800fb64 <_printf_i+0x150>
 800fbee:	682b      	ldr	r3, [r5, #0]
 800fbf0:	1d1a      	adds	r2, r3, #4
 800fbf2:	602a      	str	r2, [r5, #0]
 800fbf4:	681d      	ldr	r5, [r3, #0]
 800fbf6:	6862      	ldr	r2, [r4, #4]
 800fbf8:	2100      	movs	r1, #0
 800fbfa:	4628      	mov	r0, r5
 800fbfc:	f7f0 faf8 	bl	80001f0 <memchr>
 800fc00:	b108      	cbz	r0, 800fc06 <_printf_i+0x1f2>
 800fc02:	1b40      	subs	r0, r0, r5
 800fc04:	6060      	str	r0, [r4, #4]
 800fc06:	6863      	ldr	r3, [r4, #4]
 800fc08:	6123      	str	r3, [r4, #16]
 800fc0a:	2300      	movs	r3, #0
 800fc0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fc10:	e7a8      	b.n	800fb64 <_printf_i+0x150>
 800fc12:	6923      	ldr	r3, [r4, #16]
 800fc14:	462a      	mov	r2, r5
 800fc16:	4649      	mov	r1, r9
 800fc18:	4640      	mov	r0, r8
 800fc1a:	47d0      	blx	sl
 800fc1c:	3001      	adds	r0, #1
 800fc1e:	d0ab      	beq.n	800fb78 <_printf_i+0x164>
 800fc20:	6823      	ldr	r3, [r4, #0]
 800fc22:	079b      	lsls	r3, r3, #30
 800fc24:	d413      	bmi.n	800fc4e <_printf_i+0x23a>
 800fc26:	68e0      	ldr	r0, [r4, #12]
 800fc28:	9b03      	ldr	r3, [sp, #12]
 800fc2a:	4298      	cmp	r0, r3
 800fc2c:	bfb8      	it	lt
 800fc2e:	4618      	movlt	r0, r3
 800fc30:	e7a4      	b.n	800fb7c <_printf_i+0x168>
 800fc32:	2301      	movs	r3, #1
 800fc34:	4632      	mov	r2, r6
 800fc36:	4649      	mov	r1, r9
 800fc38:	4640      	mov	r0, r8
 800fc3a:	47d0      	blx	sl
 800fc3c:	3001      	adds	r0, #1
 800fc3e:	d09b      	beq.n	800fb78 <_printf_i+0x164>
 800fc40:	3501      	adds	r5, #1
 800fc42:	68e3      	ldr	r3, [r4, #12]
 800fc44:	9903      	ldr	r1, [sp, #12]
 800fc46:	1a5b      	subs	r3, r3, r1
 800fc48:	42ab      	cmp	r3, r5
 800fc4a:	dcf2      	bgt.n	800fc32 <_printf_i+0x21e>
 800fc4c:	e7eb      	b.n	800fc26 <_printf_i+0x212>
 800fc4e:	2500      	movs	r5, #0
 800fc50:	f104 0619 	add.w	r6, r4, #25
 800fc54:	e7f5      	b.n	800fc42 <_printf_i+0x22e>
 800fc56:	bf00      	nop
 800fc58:	08011fc6 	.word	0x08011fc6
 800fc5c:	08011fd7 	.word	0x08011fd7

0800fc60 <iprintf>:
 800fc60:	b40f      	push	{r0, r1, r2, r3}
 800fc62:	4b0a      	ldr	r3, [pc, #40]	; (800fc8c <iprintf+0x2c>)
 800fc64:	b513      	push	{r0, r1, r4, lr}
 800fc66:	681c      	ldr	r4, [r3, #0]
 800fc68:	b124      	cbz	r4, 800fc74 <iprintf+0x14>
 800fc6a:	69a3      	ldr	r3, [r4, #24]
 800fc6c:	b913      	cbnz	r3, 800fc74 <iprintf+0x14>
 800fc6e:	4620      	mov	r0, r4
 800fc70:	f000 ff3c 	bl	8010aec <__sinit>
 800fc74:	ab05      	add	r3, sp, #20
 800fc76:	9a04      	ldr	r2, [sp, #16]
 800fc78:	68a1      	ldr	r1, [r4, #8]
 800fc7a:	9301      	str	r3, [sp, #4]
 800fc7c:	4620      	mov	r0, r4
 800fc7e:	f001 fbd9 	bl	8011434 <_vfiprintf_r>
 800fc82:	b002      	add	sp, #8
 800fc84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fc88:	b004      	add	sp, #16
 800fc8a:	4770      	bx	lr
 800fc8c:	20000040 	.word	0x20000040

0800fc90 <realloc>:
 800fc90:	4b02      	ldr	r3, [pc, #8]	; (800fc9c <realloc+0xc>)
 800fc92:	460a      	mov	r2, r1
 800fc94:	4601      	mov	r1, r0
 800fc96:	6818      	ldr	r0, [r3, #0]
 800fc98:	f001 bb74 	b.w	8011384 <_realloc_r>
 800fc9c:	20000040 	.word	0x20000040

0800fca0 <_sbrk_r>:
 800fca0:	b538      	push	{r3, r4, r5, lr}
 800fca2:	4d06      	ldr	r5, [pc, #24]	; (800fcbc <_sbrk_r+0x1c>)
 800fca4:	2300      	movs	r3, #0
 800fca6:	4604      	mov	r4, r0
 800fca8:	4608      	mov	r0, r1
 800fcaa:	602b      	str	r3, [r5, #0]
 800fcac:	f7f5 fcf2 	bl	8005694 <_sbrk>
 800fcb0:	1c43      	adds	r3, r0, #1
 800fcb2:	d102      	bne.n	800fcba <_sbrk_r+0x1a>
 800fcb4:	682b      	ldr	r3, [r5, #0]
 800fcb6:	b103      	cbz	r3, 800fcba <_sbrk_r+0x1a>
 800fcb8:	6023      	str	r3, [r4, #0]
 800fcba:	bd38      	pop	{r3, r4, r5, pc}
 800fcbc:	200016ec 	.word	0x200016ec

0800fcc0 <_raise_r>:
 800fcc0:	291f      	cmp	r1, #31
 800fcc2:	b538      	push	{r3, r4, r5, lr}
 800fcc4:	4604      	mov	r4, r0
 800fcc6:	460d      	mov	r5, r1
 800fcc8:	d904      	bls.n	800fcd4 <_raise_r+0x14>
 800fcca:	2316      	movs	r3, #22
 800fccc:	6003      	str	r3, [r0, #0]
 800fcce:	f04f 30ff 	mov.w	r0, #4294967295
 800fcd2:	bd38      	pop	{r3, r4, r5, pc}
 800fcd4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800fcd6:	b112      	cbz	r2, 800fcde <_raise_r+0x1e>
 800fcd8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fcdc:	b94b      	cbnz	r3, 800fcf2 <_raise_r+0x32>
 800fcde:	4620      	mov	r0, r4
 800fce0:	f000 f830 	bl	800fd44 <_getpid_r>
 800fce4:	462a      	mov	r2, r5
 800fce6:	4601      	mov	r1, r0
 800fce8:	4620      	mov	r0, r4
 800fcea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fcee:	f000 b817 	b.w	800fd20 <_kill_r>
 800fcf2:	2b01      	cmp	r3, #1
 800fcf4:	d00a      	beq.n	800fd0c <_raise_r+0x4c>
 800fcf6:	1c59      	adds	r1, r3, #1
 800fcf8:	d103      	bne.n	800fd02 <_raise_r+0x42>
 800fcfa:	2316      	movs	r3, #22
 800fcfc:	6003      	str	r3, [r0, #0]
 800fcfe:	2001      	movs	r0, #1
 800fd00:	e7e7      	b.n	800fcd2 <_raise_r+0x12>
 800fd02:	2400      	movs	r4, #0
 800fd04:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800fd08:	4628      	mov	r0, r5
 800fd0a:	4798      	blx	r3
 800fd0c:	2000      	movs	r0, #0
 800fd0e:	e7e0      	b.n	800fcd2 <_raise_r+0x12>

0800fd10 <raise>:
 800fd10:	4b02      	ldr	r3, [pc, #8]	; (800fd1c <raise+0xc>)
 800fd12:	4601      	mov	r1, r0
 800fd14:	6818      	ldr	r0, [r3, #0]
 800fd16:	f7ff bfd3 	b.w	800fcc0 <_raise_r>
 800fd1a:	bf00      	nop
 800fd1c:	20000040 	.word	0x20000040

0800fd20 <_kill_r>:
 800fd20:	b538      	push	{r3, r4, r5, lr}
 800fd22:	4d07      	ldr	r5, [pc, #28]	; (800fd40 <_kill_r+0x20>)
 800fd24:	2300      	movs	r3, #0
 800fd26:	4604      	mov	r4, r0
 800fd28:	4608      	mov	r0, r1
 800fd2a:	4611      	mov	r1, r2
 800fd2c:	602b      	str	r3, [r5, #0]
 800fd2e:	f7f5 fc29 	bl	8005584 <_kill>
 800fd32:	1c43      	adds	r3, r0, #1
 800fd34:	d102      	bne.n	800fd3c <_kill_r+0x1c>
 800fd36:	682b      	ldr	r3, [r5, #0]
 800fd38:	b103      	cbz	r3, 800fd3c <_kill_r+0x1c>
 800fd3a:	6023      	str	r3, [r4, #0]
 800fd3c:	bd38      	pop	{r3, r4, r5, pc}
 800fd3e:	bf00      	nop
 800fd40:	200016ec 	.word	0x200016ec

0800fd44 <_getpid_r>:
 800fd44:	f7f5 bc16 	b.w	8005574 <_getpid>

0800fd48 <quorem>:
 800fd48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd4c:	6903      	ldr	r3, [r0, #16]
 800fd4e:	690c      	ldr	r4, [r1, #16]
 800fd50:	42a3      	cmp	r3, r4
 800fd52:	4607      	mov	r7, r0
 800fd54:	f2c0 8081 	blt.w	800fe5a <quorem+0x112>
 800fd58:	3c01      	subs	r4, #1
 800fd5a:	f101 0814 	add.w	r8, r1, #20
 800fd5e:	f100 0514 	add.w	r5, r0, #20
 800fd62:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fd66:	9301      	str	r3, [sp, #4]
 800fd68:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800fd6c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fd70:	3301      	adds	r3, #1
 800fd72:	429a      	cmp	r2, r3
 800fd74:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800fd78:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800fd7c:	fbb2 f6f3 	udiv	r6, r2, r3
 800fd80:	d331      	bcc.n	800fde6 <quorem+0x9e>
 800fd82:	f04f 0e00 	mov.w	lr, #0
 800fd86:	4640      	mov	r0, r8
 800fd88:	46ac      	mov	ip, r5
 800fd8a:	46f2      	mov	sl, lr
 800fd8c:	f850 2b04 	ldr.w	r2, [r0], #4
 800fd90:	b293      	uxth	r3, r2
 800fd92:	fb06 e303 	mla	r3, r6, r3, lr
 800fd96:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800fd9a:	b29b      	uxth	r3, r3
 800fd9c:	ebaa 0303 	sub.w	r3, sl, r3
 800fda0:	f8dc a000 	ldr.w	sl, [ip]
 800fda4:	0c12      	lsrs	r2, r2, #16
 800fda6:	fa13 f38a 	uxtah	r3, r3, sl
 800fdaa:	fb06 e202 	mla	r2, r6, r2, lr
 800fdae:	9300      	str	r3, [sp, #0]
 800fdb0:	9b00      	ldr	r3, [sp, #0]
 800fdb2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800fdb6:	b292      	uxth	r2, r2
 800fdb8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800fdbc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800fdc0:	f8bd 3000 	ldrh.w	r3, [sp]
 800fdc4:	4581      	cmp	r9, r0
 800fdc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fdca:	f84c 3b04 	str.w	r3, [ip], #4
 800fdce:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800fdd2:	d2db      	bcs.n	800fd8c <quorem+0x44>
 800fdd4:	f855 300b 	ldr.w	r3, [r5, fp]
 800fdd8:	b92b      	cbnz	r3, 800fde6 <quorem+0x9e>
 800fdda:	9b01      	ldr	r3, [sp, #4]
 800fddc:	3b04      	subs	r3, #4
 800fdde:	429d      	cmp	r5, r3
 800fde0:	461a      	mov	r2, r3
 800fde2:	d32e      	bcc.n	800fe42 <quorem+0xfa>
 800fde4:	613c      	str	r4, [r7, #16]
 800fde6:	4638      	mov	r0, r7
 800fde8:	f001 f9b4 	bl	8011154 <__mcmp>
 800fdec:	2800      	cmp	r0, #0
 800fdee:	db24      	blt.n	800fe3a <quorem+0xf2>
 800fdf0:	3601      	adds	r6, #1
 800fdf2:	4628      	mov	r0, r5
 800fdf4:	f04f 0c00 	mov.w	ip, #0
 800fdf8:	f858 2b04 	ldr.w	r2, [r8], #4
 800fdfc:	f8d0 e000 	ldr.w	lr, [r0]
 800fe00:	b293      	uxth	r3, r2
 800fe02:	ebac 0303 	sub.w	r3, ip, r3
 800fe06:	0c12      	lsrs	r2, r2, #16
 800fe08:	fa13 f38e 	uxtah	r3, r3, lr
 800fe0c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800fe10:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800fe14:	b29b      	uxth	r3, r3
 800fe16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fe1a:	45c1      	cmp	r9, r8
 800fe1c:	f840 3b04 	str.w	r3, [r0], #4
 800fe20:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800fe24:	d2e8      	bcs.n	800fdf8 <quorem+0xb0>
 800fe26:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fe2a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fe2e:	b922      	cbnz	r2, 800fe3a <quorem+0xf2>
 800fe30:	3b04      	subs	r3, #4
 800fe32:	429d      	cmp	r5, r3
 800fe34:	461a      	mov	r2, r3
 800fe36:	d30a      	bcc.n	800fe4e <quorem+0x106>
 800fe38:	613c      	str	r4, [r7, #16]
 800fe3a:	4630      	mov	r0, r6
 800fe3c:	b003      	add	sp, #12
 800fe3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe42:	6812      	ldr	r2, [r2, #0]
 800fe44:	3b04      	subs	r3, #4
 800fe46:	2a00      	cmp	r2, #0
 800fe48:	d1cc      	bne.n	800fde4 <quorem+0x9c>
 800fe4a:	3c01      	subs	r4, #1
 800fe4c:	e7c7      	b.n	800fdde <quorem+0x96>
 800fe4e:	6812      	ldr	r2, [r2, #0]
 800fe50:	3b04      	subs	r3, #4
 800fe52:	2a00      	cmp	r2, #0
 800fe54:	d1f0      	bne.n	800fe38 <quorem+0xf0>
 800fe56:	3c01      	subs	r4, #1
 800fe58:	e7eb      	b.n	800fe32 <quorem+0xea>
 800fe5a:	2000      	movs	r0, #0
 800fe5c:	e7ee      	b.n	800fe3c <quorem+0xf4>
	...

0800fe60 <_dtoa_r>:
 800fe60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe64:	ed2d 8b04 	vpush	{d8-d9}
 800fe68:	ec57 6b10 	vmov	r6, r7, d0
 800fe6c:	b093      	sub	sp, #76	; 0x4c
 800fe6e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800fe70:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800fe74:	9106      	str	r1, [sp, #24]
 800fe76:	ee10 aa10 	vmov	sl, s0
 800fe7a:	4604      	mov	r4, r0
 800fe7c:	9209      	str	r2, [sp, #36]	; 0x24
 800fe7e:	930c      	str	r3, [sp, #48]	; 0x30
 800fe80:	46bb      	mov	fp, r7
 800fe82:	b975      	cbnz	r5, 800fea2 <_dtoa_r+0x42>
 800fe84:	2010      	movs	r0, #16
 800fe86:	f7ff f97b 	bl	800f180 <malloc>
 800fe8a:	4602      	mov	r2, r0
 800fe8c:	6260      	str	r0, [r4, #36]	; 0x24
 800fe8e:	b920      	cbnz	r0, 800fe9a <_dtoa_r+0x3a>
 800fe90:	4ba7      	ldr	r3, [pc, #668]	; (8010130 <_dtoa_r+0x2d0>)
 800fe92:	21ea      	movs	r1, #234	; 0xea
 800fe94:	48a7      	ldr	r0, [pc, #668]	; (8010134 <_dtoa_r+0x2d4>)
 800fe96:	f001 fd13 	bl	80118c0 <__assert_func>
 800fe9a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800fe9e:	6005      	str	r5, [r0, #0]
 800fea0:	60c5      	str	r5, [r0, #12]
 800fea2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fea4:	6819      	ldr	r1, [r3, #0]
 800fea6:	b151      	cbz	r1, 800febe <_dtoa_r+0x5e>
 800fea8:	685a      	ldr	r2, [r3, #4]
 800feaa:	604a      	str	r2, [r1, #4]
 800feac:	2301      	movs	r3, #1
 800feae:	4093      	lsls	r3, r2
 800feb0:	608b      	str	r3, [r1, #8]
 800feb2:	4620      	mov	r0, r4
 800feb4:	f000 ff0c 	bl	8010cd0 <_Bfree>
 800feb8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800feba:	2200      	movs	r2, #0
 800febc:	601a      	str	r2, [r3, #0]
 800febe:	1e3b      	subs	r3, r7, #0
 800fec0:	bfaa      	itet	ge
 800fec2:	2300      	movge	r3, #0
 800fec4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800fec8:	f8c8 3000 	strge.w	r3, [r8]
 800fecc:	4b9a      	ldr	r3, [pc, #616]	; (8010138 <_dtoa_r+0x2d8>)
 800fece:	bfbc      	itt	lt
 800fed0:	2201      	movlt	r2, #1
 800fed2:	f8c8 2000 	strlt.w	r2, [r8]
 800fed6:	ea33 030b 	bics.w	r3, r3, fp
 800feda:	d11b      	bne.n	800ff14 <_dtoa_r+0xb4>
 800fedc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fede:	f242 730f 	movw	r3, #9999	; 0x270f
 800fee2:	6013      	str	r3, [r2, #0]
 800fee4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fee8:	4333      	orrs	r3, r6
 800feea:	f000 8592 	beq.w	8010a12 <_dtoa_r+0xbb2>
 800feee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fef0:	b963      	cbnz	r3, 800ff0c <_dtoa_r+0xac>
 800fef2:	4b92      	ldr	r3, [pc, #584]	; (801013c <_dtoa_r+0x2dc>)
 800fef4:	e022      	b.n	800ff3c <_dtoa_r+0xdc>
 800fef6:	4b92      	ldr	r3, [pc, #584]	; (8010140 <_dtoa_r+0x2e0>)
 800fef8:	9301      	str	r3, [sp, #4]
 800fefa:	3308      	adds	r3, #8
 800fefc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800fefe:	6013      	str	r3, [r2, #0]
 800ff00:	9801      	ldr	r0, [sp, #4]
 800ff02:	b013      	add	sp, #76	; 0x4c
 800ff04:	ecbd 8b04 	vpop	{d8-d9}
 800ff08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff0c:	4b8b      	ldr	r3, [pc, #556]	; (801013c <_dtoa_r+0x2dc>)
 800ff0e:	9301      	str	r3, [sp, #4]
 800ff10:	3303      	adds	r3, #3
 800ff12:	e7f3      	b.n	800fefc <_dtoa_r+0x9c>
 800ff14:	2200      	movs	r2, #0
 800ff16:	2300      	movs	r3, #0
 800ff18:	4650      	mov	r0, sl
 800ff1a:	4659      	mov	r1, fp
 800ff1c:	f7f0 fddc 	bl	8000ad8 <__aeabi_dcmpeq>
 800ff20:	ec4b ab19 	vmov	d9, sl, fp
 800ff24:	4680      	mov	r8, r0
 800ff26:	b158      	cbz	r0, 800ff40 <_dtoa_r+0xe0>
 800ff28:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ff2a:	2301      	movs	r3, #1
 800ff2c:	6013      	str	r3, [r2, #0]
 800ff2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ff30:	2b00      	cmp	r3, #0
 800ff32:	f000 856b 	beq.w	8010a0c <_dtoa_r+0xbac>
 800ff36:	4883      	ldr	r0, [pc, #524]	; (8010144 <_dtoa_r+0x2e4>)
 800ff38:	6018      	str	r0, [r3, #0]
 800ff3a:	1e43      	subs	r3, r0, #1
 800ff3c:	9301      	str	r3, [sp, #4]
 800ff3e:	e7df      	b.n	800ff00 <_dtoa_r+0xa0>
 800ff40:	ec4b ab10 	vmov	d0, sl, fp
 800ff44:	aa10      	add	r2, sp, #64	; 0x40
 800ff46:	a911      	add	r1, sp, #68	; 0x44
 800ff48:	4620      	mov	r0, r4
 800ff4a:	f001 f9a9 	bl	80112a0 <__d2b>
 800ff4e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800ff52:	ee08 0a10 	vmov	s16, r0
 800ff56:	2d00      	cmp	r5, #0
 800ff58:	f000 8084 	beq.w	8010064 <_dtoa_r+0x204>
 800ff5c:	ee19 3a90 	vmov	r3, s19
 800ff60:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ff64:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800ff68:	4656      	mov	r6, sl
 800ff6a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800ff6e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ff72:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800ff76:	4b74      	ldr	r3, [pc, #464]	; (8010148 <_dtoa_r+0x2e8>)
 800ff78:	2200      	movs	r2, #0
 800ff7a:	4630      	mov	r0, r6
 800ff7c:	4639      	mov	r1, r7
 800ff7e:	f7f0 f98b 	bl	8000298 <__aeabi_dsub>
 800ff82:	a365      	add	r3, pc, #404	; (adr r3, 8010118 <_dtoa_r+0x2b8>)
 800ff84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff88:	f7f0 fb3e 	bl	8000608 <__aeabi_dmul>
 800ff8c:	a364      	add	r3, pc, #400	; (adr r3, 8010120 <_dtoa_r+0x2c0>)
 800ff8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff92:	f7f0 f983 	bl	800029c <__adddf3>
 800ff96:	4606      	mov	r6, r0
 800ff98:	4628      	mov	r0, r5
 800ff9a:	460f      	mov	r7, r1
 800ff9c:	f7f0 faca 	bl	8000534 <__aeabi_i2d>
 800ffa0:	a361      	add	r3, pc, #388	; (adr r3, 8010128 <_dtoa_r+0x2c8>)
 800ffa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffa6:	f7f0 fb2f 	bl	8000608 <__aeabi_dmul>
 800ffaa:	4602      	mov	r2, r0
 800ffac:	460b      	mov	r3, r1
 800ffae:	4630      	mov	r0, r6
 800ffb0:	4639      	mov	r1, r7
 800ffb2:	f7f0 f973 	bl	800029c <__adddf3>
 800ffb6:	4606      	mov	r6, r0
 800ffb8:	460f      	mov	r7, r1
 800ffba:	f7f0 fdd5 	bl	8000b68 <__aeabi_d2iz>
 800ffbe:	2200      	movs	r2, #0
 800ffc0:	9000      	str	r0, [sp, #0]
 800ffc2:	2300      	movs	r3, #0
 800ffc4:	4630      	mov	r0, r6
 800ffc6:	4639      	mov	r1, r7
 800ffc8:	f7f0 fd90 	bl	8000aec <__aeabi_dcmplt>
 800ffcc:	b150      	cbz	r0, 800ffe4 <_dtoa_r+0x184>
 800ffce:	9800      	ldr	r0, [sp, #0]
 800ffd0:	f7f0 fab0 	bl	8000534 <__aeabi_i2d>
 800ffd4:	4632      	mov	r2, r6
 800ffd6:	463b      	mov	r3, r7
 800ffd8:	f7f0 fd7e 	bl	8000ad8 <__aeabi_dcmpeq>
 800ffdc:	b910      	cbnz	r0, 800ffe4 <_dtoa_r+0x184>
 800ffde:	9b00      	ldr	r3, [sp, #0]
 800ffe0:	3b01      	subs	r3, #1
 800ffe2:	9300      	str	r3, [sp, #0]
 800ffe4:	9b00      	ldr	r3, [sp, #0]
 800ffe6:	2b16      	cmp	r3, #22
 800ffe8:	d85a      	bhi.n	80100a0 <_dtoa_r+0x240>
 800ffea:	9a00      	ldr	r2, [sp, #0]
 800ffec:	4b57      	ldr	r3, [pc, #348]	; (801014c <_dtoa_r+0x2ec>)
 800ffee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fff6:	ec51 0b19 	vmov	r0, r1, d9
 800fffa:	f7f0 fd77 	bl	8000aec <__aeabi_dcmplt>
 800fffe:	2800      	cmp	r0, #0
 8010000:	d050      	beq.n	80100a4 <_dtoa_r+0x244>
 8010002:	9b00      	ldr	r3, [sp, #0]
 8010004:	3b01      	subs	r3, #1
 8010006:	9300      	str	r3, [sp, #0]
 8010008:	2300      	movs	r3, #0
 801000a:	930b      	str	r3, [sp, #44]	; 0x2c
 801000c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801000e:	1b5d      	subs	r5, r3, r5
 8010010:	1e6b      	subs	r3, r5, #1
 8010012:	9305      	str	r3, [sp, #20]
 8010014:	bf45      	ittet	mi
 8010016:	f1c5 0301 	rsbmi	r3, r5, #1
 801001a:	9304      	strmi	r3, [sp, #16]
 801001c:	2300      	movpl	r3, #0
 801001e:	2300      	movmi	r3, #0
 8010020:	bf4c      	ite	mi
 8010022:	9305      	strmi	r3, [sp, #20]
 8010024:	9304      	strpl	r3, [sp, #16]
 8010026:	9b00      	ldr	r3, [sp, #0]
 8010028:	2b00      	cmp	r3, #0
 801002a:	db3d      	blt.n	80100a8 <_dtoa_r+0x248>
 801002c:	9b05      	ldr	r3, [sp, #20]
 801002e:	9a00      	ldr	r2, [sp, #0]
 8010030:	920a      	str	r2, [sp, #40]	; 0x28
 8010032:	4413      	add	r3, r2
 8010034:	9305      	str	r3, [sp, #20]
 8010036:	2300      	movs	r3, #0
 8010038:	9307      	str	r3, [sp, #28]
 801003a:	9b06      	ldr	r3, [sp, #24]
 801003c:	2b09      	cmp	r3, #9
 801003e:	f200 8089 	bhi.w	8010154 <_dtoa_r+0x2f4>
 8010042:	2b05      	cmp	r3, #5
 8010044:	bfc4      	itt	gt
 8010046:	3b04      	subgt	r3, #4
 8010048:	9306      	strgt	r3, [sp, #24]
 801004a:	9b06      	ldr	r3, [sp, #24]
 801004c:	f1a3 0302 	sub.w	r3, r3, #2
 8010050:	bfcc      	ite	gt
 8010052:	2500      	movgt	r5, #0
 8010054:	2501      	movle	r5, #1
 8010056:	2b03      	cmp	r3, #3
 8010058:	f200 8087 	bhi.w	801016a <_dtoa_r+0x30a>
 801005c:	e8df f003 	tbb	[pc, r3]
 8010060:	59383a2d 	.word	0x59383a2d
 8010064:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8010068:	441d      	add	r5, r3
 801006a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801006e:	2b20      	cmp	r3, #32
 8010070:	bfc1      	itttt	gt
 8010072:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8010076:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 801007a:	fa0b f303 	lslgt.w	r3, fp, r3
 801007e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8010082:	bfda      	itte	le
 8010084:	f1c3 0320 	rsble	r3, r3, #32
 8010088:	fa06 f003 	lslle.w	r0, r6, r3
 801008c:	4318      	orrgt	r0, r3
 801008e:	f7f0 fa41 	bl	8000514 <__aeabi_ui2d>
 8010092:	2301      	movs	r3, #1
 8010094:	4606      	mov	r6, r0
 8010096:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 801009a:	3d01      	subs	r5, #1
 801009c:	930e      	str	r3, [sp, #56]	; 0x38
 801009e:	e76a      	b.n	800ff76 <_dtoa_r+0x116>
 80100a0:	2301      	movs	r3, #1
 80100a2:	e7b2      	b.n	801000a <_dtoa_r+0x1aa>
 80100a4:	900b      	str	r0, [sp, #44]	; 0x2c
 80100a6:	e7b1      	b.n	801000c <_dtoa_r+0x1ac>
 80100a8:	9b04      	ldr	r3, [sp, #16]
 80100aa:	9a00      	ldr	r2, [sp, #0]
 80100ac:	1a9b      	subs	r3, r3, r2
 80100ae:	9304      	str	r3, [sp, #16]
 80100b0:	4253      	negs	r3, r2
 80100b2:	9307      	str	r3, [sp, #28]
 80100b4:	2300      	movs	r3, #0
 80100b6:	930a      	str	r3, [sp, #40]	; 0x28
 80100b8:	e7bf      	b.n	801003a <_dtoa_r+0x1da>
 80100ba:	2300      	movs	r3, #0
 80100bc:	9308      	str	r3, [sp, #32]
 80100be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80100c0:	2b00      	cmp	r3, #0
 80100c2:	dc55      	bgt.n	8010170 <_dtoa_r+0x310>
 80100c4:	2301      	movs	r3, #1
 80100c6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80100ca:	461a      	mov	r2, r3
 80100cc:	9209      	str	r2, [sp, #36]	; 0x24
 80100ce:	e00c      	b.n	80100ea <_dtoa_r+0x28a>
 80100d0:	2301      	movs	r3, #1
 80100d2:	e7f3      	b.n	80100bc <_dtoa_r+0x25c>
 80100d4:	2300      	movs	r3, #0
 80100d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80100d8:	9308      	str	r3, [sp, #32]
 80100da:	9b00      	ldr	r3, [sp, #0]
 80100dc:	4413      	add	r3, r2
 80100de:	9302      	str	r3, [sp, #8]
 80100e0:	3301      	adds	r3, #1
 80100e2:	2b01      	cmp	r3, #1
 80100e4:	9303      	str	r3, [sp, #12]
 80100e6:	bfb8      	it	lt
 80100e8:	2301      	movlt	r3, #1
 80100ea:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80100ec:	2200      	movs	r2, #0
 80100ee:	6042      	str	r2, [r0, #4]
 80100f0:	2204      	movs	r2, #4
 80100f2:	f102 0614 	add.w	r6, r2, #20
 80100f6:	429e      	cmp	r6, r3
 80100f8:	6841      	ldr	r1, [r0, #4]
 80100fa:	d93d      	bls.n	8010178 <_dtoa_r+0x318>
 80100fc:	4620      	mov	r0, r4
 80100fe:	f000 fda7 	bl	8010c50 <_Balloc>
 8010102:	9001      	str	r0, [sp, #4]
 8010104:	2800      	cmp	r0, #0
 8010106:	d13b      	bne.n	8010180 <_dtoa_r+0x320>
 8010108:	4b11      	ldr	r3, [pc, #68]	; (8010150 <_dtoa_r+0x2f0>)
 801010a:	4602      	mov	r2, r0
 801010c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8010110:	e6c0      	b.n	800fe94 <_dtoa_r+0x34>
 8010112:	2301      	movs	r3, #1
 8010114:	e7df      	b.n	80100d6 <_dtoa_r+0x276>
 8010116:	bf00      	nop
 8010118:	636f4361 	.word	0x636f4361
 801011c:	3fd287a7 	.word	0x3fd287a7
 8010120:	8b60c8b3 	.word	0x8b60c8b3
 8010124:	3fc68a28 	.word	0x3fc68a28
 8010128:	509f79fb 	.word	0x509f79fb
 801012c:	3fd34413 	.word	0x3fd34413
 8010130:	08011ff5 	.word	0x08011ff5
 8010134:	0801200c 	.word	0x0801200c
 8010138:	7ff00000 	.word	0x7ff00000
 801013c:	08011ff1 	.word	0x08011ff1
 8010140:	08011fe8 	.word	0x08011fe8
 8010144:	08011fc5 	.word	0x08011fc5
 8010148:	3ff80000 	.word	0x3ff80000
 801014c:	08012160 	.word	0x08012160
 8010150:	08012067 	.word	0x08012067
 8010154:	2501      	movs	r5, #1
 8010156:	2300      	movs	r3, #0
 8010158:	9306      	str	r3, [sp, #24]
 801015a:	9508      	str	r5, [sp, #32]
 801015c:	f04f 33ff 	mov.w	r3, #4294967295
 8010160:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010164:	2200      	movs	r2, #0
 8010166:	2312      	movs	r3, #18
 8010168:	e7b0      	b.n	80100cc <_dtoa_r+0x26c>
 801016a:	2301      	movs	r3, #1
 801016c:	9308      	str	r3, [sp, #32]
 801016e:	e7f5      	b.n	801015c <_dtoa_r+0x2fc>
 8010170:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010172:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010176:	e7b8      	b.n	80100ea <_dtoa_r+0x28a>
 8010178:	3101      	adds	r1, #1
 801017a:	6041      	str	r1, [r0, #4]
 801017c:	0052      	lsls	r2, r2, #1
 801017e:	e7b8      	b.n	80100f2 <_dtoa_r+0x292>
 8010180:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010182:	9a01      	ldr	r2, [sp, #4]
 8010184:	601a      	str	r2, [r3, #0]
 8010186:	9b03      	ldr	r3, [sp, #12]
 8010188:	2b0e      	cmp	r3, #14
 801018a:	f200 809d 	bhi.w	80102c8 <_dtoa_r+0x468>
 801018e:	2d00      	cmp	r5, #0
 8010190:	f000 809a 	beq.w	80102c8 <_dtoa_r+0x468>
 8010194:	9b00      	ldr	r3, [sp, #0]
 8010196:	2b00      	cmp	r3, #0
 8010198:	dd32      	ble.n	8010200 <_dtoa_r+0x3a0>
 801019a:	4ab7      	ldr	r2, [pc, #732]	; (8010478 <_dtoa_r+0x618>)
 801019c:	f003 030f 	and.w	r3, r3, #15
 80101a0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80101a4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80101a8:	9b00      	ldr	r3, [sp, #0]
 80101aa:	05d8      	lsls	r0, r3, #23
 80101ac:	ea4f 1723 	mov.w	r7, r3, asr #4
 80101b0:	d516      	bpl.n	80101e0 <_dtoa_r+0x380>
 80101b2:	4bb2      	ldr	r3, [pc, #712]	; (801047c <_dtoa_r+0x61c>)
 80101b4:	ec51 0b19 	vmov	r0, r1, d9
 80101b8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80101bc:	f7f0 fb4e 	bl	800085c <__aeabi_ddiv>
 80101c0:	f007 070f 	and.w	r7, r7, #15
 80101c4:	4682      	mov	sl, r0
 80101c6:	468b      	mov	fp, r1
 80101c8:	2503      	movs	r5, #3
 80101ca:	4eac      	ldr	r6, [pc, #688]	; (801047c <_dtoa_r+0x61c>)
 80101cc:	b957      	cbnz	r7, 80101e4 <_dtoa_r+0x384>
 80101ce:	4642      	mov	r2, r8
 80101d0:	464b      	mov	r3, r9
 80101d2:	4650      	mov	r0, sl
 80101d4:	4659      	mov	r1, fp
 80101d6:	f7f0 fb41 	bl	800085c <__aeabi_ddiv>
 80101da:	4682      	mov	sl, r0
 80101dc:	468b      	mov	fp, r1
 80101de:	e028      	b.n	8010232 <_dtoa_r+0x3d2>
 80101e0:	2502      	movs	r5, #2
 80101e2:	e7f2      	b.n	80101ca <_dtoa_r+0x36a>
 80101e4:	07f9      	lsls	r1, r7, #31
 80101e6:	d508      	bpl.n	80101fa <_dtoa_r+0x39a>
 80101e8:	4640      	mov	r0, r8
 80101ea:	4649      	mov	r1, r9
 80101ec:	e9d6 2300 	ldrd	r2, r3, [r6]
 80101f0:	f7f0 fa0a 	bl	8000608 <__aeabi_dmul>
 80101f4:	3501      	adds	r5, #1
 80101f6:	4680      	mov	r8, r0
 80101f8:	4689      	mov	r9, r1
 80101fa:	107f      	asrs	r7, r7, #1
 80101fc:	3608      	adds	r6, #8
 80101fe:	e7e5      	b.n	80101cc <_dtoa_r+0x36c>
 8010200:	f000 809b 	beq.w	801033a <_dtoa_r+0x4da>
 8010204:	9b00      	ldr	r3, [sp, #0]
 8010206:	4f9d      	ldr	r7, [pc, #628]	; (801047c <_dtoa_r+0x61c>)
 8010208:	425e      	negs	r6, r3
 801020a:	4b9b      	ldr	r3, [pc, #620]	; (8010478 <_dtoa_r+0x618>)
 801020c:	f006 020f 	and.w	r2, r6, #15
 8010210:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010218:	ec51 0b19 	vmov	r0, r1, d9
 801021c:	f7f0 f9f4 	bl	8000608 <__aeabi_dmul>
 8010220:	1136      	asrs	r6, r6, #4
 8010222:	4682      	mov	sl, r0
 8010224:	468b      	mov	fp, r1
 8010226:	2300      	movs	r3, #0
 8010228:	2502      	movs	r5, #2
 801022a:	2e00      	cmp	r6, #0
 801022c:	d17a      	bne.n	8010324 <_dtoa_r+0x4c4>
 801022e:	2b00      	cmp	r3, #0
 8010230:	d1d3      	bne.n	80101da <_dtoa_r+0x37a>
 8010232:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010234:	2b00      	cmp	r3, #0
 8010236:	f000 8082 	beq.w	801033e <_dtoa_r+0x4de>
 801023a:	4b91      	ldr	r3, [pc, #580]	; (8010480 <_dtoa_r+0x620>)
 801023c:	2200      	movs	r2, #0
 801023e:	4650      	mov	r0, sl
 8010240:	4659      	mov	r1, fp
 8010242:	f7f0 fc53 	bl	8000aec <__aeabi_dcmplt>
 8010246:	2800      	cmp	r0, #0
 8010248:	d079      	beq.n	801033e <_dtoa_r+0x4de>
 801024a:	9b03      	ldr	r3, [sp, #12]
 801024c:	2b00      	cmp	r3, #0
 801024e:	d076      	beq.n	801033e <_dtoa_r+0x4de>
 8010250:	9b02      	ldr	r3, [sp, #8]
 8010252:	2b00      	cmp	r3, #0
 8010254:	dd36      	ble.n	80102c4 <_dtoa_r+0x464>
 8010256:	9b00      	ldr	r3, [sp, #0]
 8010258:	4650      	mov	r0, sl
 801025a:	4659      	mov	r1, fp
 801025c:	1e5f      	subs	r7, r3, #1
 801025e:	2200      	movs	r2, #0
 8010260:	4b88      	ldr	r3, [pc, #544]	; (8010484 <_dtoa_r+0x624>)
 8010262:	f7f0 f9d1 	bl	8000608 <__aeabi_dmul>
 8010266:	9e02      	ldr	r6, [sp, #8]
 8010268:	4682      	mov	sl, r0
 801026a:	468b      	mov	fp, r1
 801026c:	3501      	adds	r5, #1
 801026e:	4628      	mov	r0, r5
 8010270:	f7f0 f960 	bl	8000534 <__aeabi_i2d>
 8010274:	4652      	mov	r2, sl
 8010276:	465b      	mov	r3, fp
 8010278:	f7f0 f9c6 	bl	8000608 <__aeabi_dmul>
 801027c:	4b82      	ldr	r3, [pc, #520]	; (8010488 <_dtoa_r+0x628>)
 801027e:	2200      	movs	r2, #0
 8010280:	f7f0 f80c 	bl	800029c <__adddf3>
 8010284:	46d0      	mov	r8, sl
 8010286:	46d9      	mov	r9, fp
 8010288:	4682      	mov	sl, r0
 801028a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 801028e:	2e00      	cmp	r6, #0
 8010290:	d158      	bne.n	8010344 <_dtoa_r+0x4e4>
 8010292:	4b7e      	ldr	r3, [pc, #504]	; (801048c <_dtoa_r+0x62c>)
 8010294:	2200      	movs	r2, #0
 8010296:	4640      	mov	r0, r8
 8010298:	4649      	mov	r1, r9
 801029a:	f7ef fffd 	bl	8000298 <__aeabi_dsub>
 801029e:	4652      	mov	r2, sl
 80102a0:	465b      	mov	r3, fp
 80102a2:	4680      	mov	r8, r0
 80102a4:	4689      	mov	r9, r1
 80102a6:	f7f0 fc3f 	bl	8000b28 <__aeabi_dcmpgt>
 80102aa:	2800      	cmp	r0, #0
 80102ac:	f040 8295 	bne.w	80107da <_dtoa_r+0x97a>
 80102b0:	4652      	mov	r2, sl
 80102b2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80102b6:	4640      	mov	r0, r8
 80102b8:	4649      	mov	r1, r9
 80102ba:	f7f0 fc17 	bl	8000aec <__aeabi_dcmplt>
 80102be:	2800      	cmp	r0, #0
 80102c0:	f040 8289 	bne.w	80107d6 <_dtoa_r+0x976>
 80102c4:	ec5b ab19 	vmov	sl, fp, d9
 80102c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80102ca:	2b00      	cmp	r3, #0
 80102cc:	f2c0 8148 	blt.w	8010560 <_dtoa_r+0x700>
 80102d0:	9a00      	ldr	r2, [sp, #0]
 80102d2:	2a0e      	cmp	r2, #14
 80102d4:	f300 8144 	bgt.w	8010560 <_dtoa_r+0x700>
 80102d8:	4b67      	ldr	r3, [pc, #412]	; (8010478 <_dtoa_r+0x618>)
 80102da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80102de:	e9d3 8900 	ldrd	r8, r9, [r3]
 80102e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80102e4:	2b00      	cmp	r3, #0
 80102e6:	f280 80d5 	bge.w	8010494 <_dtoa_r+0x634>
 80102ea:	9b03      	ldr	r3, [sp, #12]
 80102ec:	2b00      	cmp	r3, #0
 80102ee:	f300 80d1 	bgt.w	8010494 <_dtoa_r+0x634>
 80102f2:	f040 826f 	bne.w	80107d4 <_dtoa_r+0x974>
 80102f6:	4b65      	ldr	r3, [pc, #404]	; (801048c <_dtoa_r+0x62c>)
 80102f8:	2200      	movs	r2, #0
 80102fa:	4640      	mov	r0, r8
 80102fc:	4649      	mov	r1, r9
 80102fe:	f7f0 f983 	bl	8000608 <__aeabi_dmul>
 8010302:	4652      	mov	r2, sl
 8010304:	465b      	mov	r3, fp
 8010306:	f7f0 fc05 	bl	8000b14 <__aeabi_dcmpge>
 801030a:	9e03      	ldr	r6, [sp, #12]
 801030c:	4637      	mov	r7, r6
 801030e:	2800      	cmp	r0, #0
 8010310:	f040 8245 	bne.w	801079e <_dtoa_r+0x93e>
 8010314:	9d01      	ldr	r5, [sp, #4]
 8010316:	2331      	movs	r3, #49	; 0x31
 8010318:	f805 3b01 	strb.w	r3, [r5], #1
 801031c:	9b00      	ldr	r3, [sp, #0]
 801031e:	3301      	adds	r3, #1
 8010320:	9300      	str	r3, [sp, #0]
 8010322:	e240      	b.n	80107a6 <_dtoa_r+0x946>
 8010324:	07f2      	lsls	r2, r6, #31
 8010326:	d505      	bpl.n	8010334 <_dtoa_r+0x4d4>
 8010328:	e9d7 2300 	ldrd	r2, r3, [r7]
 801032c:	f7f0 f96c 	bl	8000608 <__aeabi_dmul>
 8010330:	3501      	adds	r5, #1
 8010332:	2301      	movs	r3, #1
 8010334:	1076      	asrs	r6, r6, #1
 8010336:	3708      	adds	r7, #8
 8010338:	e777      	b.n	801022a <_dtoa_r+0x3ca>
 801033a:	2502      	movs	r5, #2
 801033c:	e779      	b.n	8010232 <_dtoa_r+0x3d2>
 801033e:	9f00      	ldr	r7, [sp, #0]
 8010340:	9e03      	ldr	r6, [sp, #12]
 8010342:	e794      	b.n	801026e <_dtoa_r+0x40e>
 8010344:	9901      	ldr	r1, [sp, #4]
 8010346:	4b4c      	ldr	r3, [pc, #304]	; (8010478 <_dtoa_r+0x618>)
 8010348:	4431      	add	r1, r6
 801034a:	910d      	str	r1, [sp, #52]	; 0x34
 801034c:	9908      	ldr	r1, [sp, #32]
 801034e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8010352:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010356:	2900      	cmp	r1, #0
 8010358:	d043      	beq.n	80103e2 <_dtoa_r+0x582>
 801035a:	494d      	ldr	r1, [pc, #308]	; (8010490 <_dtoa_r+0x630>)
 801035c:	2000      	movs	r0, #0
 801035e:	f7f0 fa7d 	bl	800085c <__aeabi_ddiv>
 8010362:	4652      	mov	r2, sl
 8010364:	465b      	mov	r3, fp
 8010366:	f7ef ff97 	bl	8000298 <__aeabi_dsub>
 801036a:	9d01      	ldr	r5, [sp, #4]
 801036c:	4682      	mov	sl, r0
 801036e:	468b      	mov	fp, r1
 8010370:	4649      	mov	r1, r9
 8010372:	4640      	mov	r0, r8
 8010374:	f7f0 fbf8 	bl	8000b68 <__aeabi_d2iz>
 8010378:	4606      	mov	r6, r0
 801037a:	f7f0 f8db 	bl	8000534 <__aeabi_i2d>
 801037e:	4602      	mov	r2, r0
 8010380:	460b      	mov	r3, r1
 8010382:	4640      	mov	r0, r8
 8010384:	4649      	mov	r1, r9
 8010386:	f7ef ff87 	bl	8000298 <__aeabi_dsub>
 801038a:	3630      	adds	r6, #48	; 0x30
 801038c:	f805 6b01 	strb.w	r6, [r5], #1
 8010390:	4652      	mov	r2, sl
 8010392:	465b      	mov	r3, fp
 8010394:	4680      	mov	r8, r0
 8010396:	4689      	mov	r9, r1
 8010398:	f7f0 fba8 	bl	8000aec <__aeabi_dcmplt>
 801039c:	2800      	cmp	r0, #0
 801039e:	d163      	bne.n	8010468 <_dtoa_r+0x608>
 80103a0:	4642      	mov	r2, r8
 80103a2:	464b      	mov	r3, r9
 80103a4:	4936      	ldr	r1, [pc, #216]	; (8010480 <_dtoa_r+0x620>)
 80103a6:	2000      	movs	r0, #0
 80103a8:	f7ef ff76 	bl	8000298 <__aeabi_dsub>
 80103ac:	4652      	mov	r2, sl
 80103ae:	465b      	mov	r3, fp
 80103b0:	f7f0 fb9c 	bl	8000aec <__aeabi_dcmplt>
 80103b4:	2800      	cmp	r0, #0
 80103b6:	f040 80b5 	bne.w	8010524 <_dtoa_r+0x6c4>
 80103ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80103bc:	429d      	cmp	r5, r3
 80103be:	d081      	beq.n	80102c4 <_dtoa_r+0x464>
 80103c0:	4b30      	ldr	r3, [pc, #192]	; (8010484 <_dtoa_r+0x624>)
 80103c2:	2200      	movs	r2, #0
 80103c4:	4650      	mov	r0, sl
 80103c6:	4659      	mov	r1, fp
 80103c8:	f7f0 f91e 	bl	8000608 <__aeabi_dmul>
 80103cc:	4b2d      	ldr	r3, [pc, #180]	; (8010484 <_dtoa_r+0x624>)
 80103ce:	4682      	mov	sl, r0
 80103d0:	468b      	mov	fp, r1
 80103d2:	4640      	mov	r0, r8
 80103d4:	4649      	mov	r1, r9
 80103d6:	2200      	movs	r2, #0
 80103d8:	f7f0 f916 	bl	8000608 <__aeabi_dmul>
 80103dc:	4680      	mov	r8, r0
 80103de:	4689      	mov	r9, r1
 80103e0:	e7c6      	b.n	8010370 <_dtoa_r+0x510>
 80103e2:	4650      	mov	r0, sl
 80103e4:	4659      	mov	r1, fp
 80103e6:	f7f0 f90f 	bl	8000608 <__aeabi_dmul>
 80103ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80103ec:	9d01      	ldr	r5, [sp, #4]
 80103ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80103f0:	4682      	mov	sl, r0
 80103f2:	468b      	mov	fp, r1
 80103f4:	4649      	mov	r1, r9
 80103f6:	4640      	mov	r0, r8
 80103f8:	f7f0 fbb6 	bl	8000b68 <__aeabi_d2iz>
 80103fc:	4606      	mov	r6, r0
 80103fe:	f7f0 f899 	bl	8000534 <__aeabi_i2d>
 8010402:	3630      	adds	r6, #48	; 0x30
 8010404:	4602      	mov	r2, r0
 8010406:	460b      	mov	r3, r1
 8010408:	4640      	mov	r0, r8
 801040a:	4649      	mov	r1, r9
 801040c:	f7ef ff44 	bl	8000298 <__aeabi_dsub>
 8010410:	f805 6b01 	strb.w	r6, [r5], #1
 8010414:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010416:	429d      	cmp	r5, r3
 8010418:	4680      	mov	r8, r0
 801041a:	4689      	mov	r9, r1
 801041c:	f04f 0200 	mov.w	r2, #0
 8010420:	d124      	bne.n	801046c <_dtoa_r+0x60c>
 8010422:	4b1b      	ldr	r3, [pc, #108]	; (8010490 <_dtoa_r+0x630>)
 8010424:	4650      	mov	r0, sl
 8010426:	4659      	mov	r1, fp
 8010428:	f7ef ff38 	bl	800029c <__adddf3>
 801042c:	4602      	mov	r2, r0
 801042e:	460b      	mov	r3, r1
 8010430:	4640      	mov	r0, r8
 8010432:	4649      	mov	r1, r9
 8010434:	f7f0 fb78 	bl	8000b28 <__aeabi_dcmpgt>
 8010438:	2800      	cmp	r0, #0
 801043a:	d173      	bne.n	8010524 <_dtoa_r+0x6c4>
 801043c:	4652      	mov	r2, sl
 801043e:	465b      	mov	r3, fp
 8010440:	4913      	ldr	r1, [pc, #76]	; (8010490 <_dtoa_r+0x630>)
 8010442:	2000      	movs	r0, #0
 8010444:	f7ef ff28 	bl	8000298 <__aeabi_dsub>
 8010448:	4602      	mov	r2, r0
 801044a:	460b      	mov	r3, r1
 801044c:	4640      	mov	r0, r8
 801044e:	4649      	mov	r1, r9
 8010450:	f7f0 fb4c 	bl	8000aec <__aeabi_dcmplt>
 8010454:	2800      	cmp	r0, #0
 8010456:	f43f af35 	beq.w	80102c4 <_dtoa_r+0x464>
 801045a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801045c:	1e6b      	subs	r3, r5, #1
 801045e:	930f      	str	r3, [sp, #60]	; 0x3c
 8010460:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010464:	2b30      	cmp	r3, #48	; 0x30
 8010466:	d0f8      	beq.n	801045a <_dtoa_r+0x5fa>
 8010468:	9700      	str	r7, [sp, #0]
 801046a:	e049      	b.n	8010500 <_dtoa_r+0x6a0>
 801046c:	4b05      	ldr	r3, [pc, #20]	; (8010484 <_dtoa_r+0x624>)
 801046e:	f7f0 f8cb 	bl	8000608 <__aeabi_dmul>
 8010472:	4680      	mov	r8, r0
 8010474:	4689      	mov	r9, r1
 8010476:	e7bd      	b.n	80103f4 <_dtoa_r+0x594>
 8010478:	08012160 	.word	0x08012160
 801047c:	08012138 	.word	0x08012138
 8010480:	3ff00000 	.word	0x3ff00000
 8010484:	40240000 	.word	0x40240000
 8010488:	401c0000 	.word	0x401c0000
 801048c:	40140000 	.word	0x40140000
 8010490:	3fe00000 	.word	0x3fe00000
 8010494:	9d01      	ldr	r5, [sp, #4]
 8010496:	4656      	mov	r6, sl
 8010498:	465f      	mov	r7, fp
 801049a:	4642      	mov	r2, r8
 801049c:	464b      	mov	r3, r9
 801049e:	4630      	mov	r0, r6
 80104a0:	4639      	mov	r1, r7
 80104a2:	f7f0 f9db 	bl	800085c <__aeabi_ddiv>
 80104a6:	f7f0 fb5f 	bl	8000b68 <__aeabi_d2iz>
 80104aa:	4682      	mov	sl, r0
 80104ac:	f7f0 f842 	bl	8000534 <__aeabi_i2d>
 80104b0:	4642      	mov	r2, r8
 80104b2:	464b      	mov	r3, r9
 80104b4:	f7f0 f8a8 	bl	8000608 <__aeabi_dmul>
 80104b8:	4602      	mov	r2, r0
 80104ba:	460b      	mov	r3, r1
 80104bc:	4630      	mov	r0, r6
 80104be:	4639      	mov	r1, r7
 80104c0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80104c4:	f7ef fee8 	bl	8000298 <__aeabi_dsub>
 80104c8:	f805 6b01 	strb.w	r6, [r5], #1
 80104cc:	9e01      	ldr	r6, [sp, #4]
 80104ce:	9f03      	ldr	r7, [sp, #12]
 80104d0:	1bae      	subs	r6, r5, r6
 80104d2:	42b7      	cmp	r7, r6
 80104d4:	4602      	mov	r2, r0
 80104d6:	460b      	mov	r3, r1
 80104d8:	d135      	bne.n	8010546 <_dtoa_r+0x6e6>
 80104da:	f7ef fedf 	bl	800029c <__adddf3>
 80104de:	4642      	mov	r2, r8
 80104e0:	464b      	mov	r3, r9
 80104e2:	4606      	mov	r6, r0
 80104e4:	460f      	mov	r7, r1
 80104e6:	f7f0 fb1f 	bl	8000b28 <__aeabi_dcmpgt>
 80104ea:	b9d0      	cbnz	r0, 8010522 <_dtoa_r+0x6c2>
 80104ec:	4642      	mov	r2, r8
 80104ee:	464b      	mov	r3, r9
 80104f0:	4630      	mov	r0, r6
 80104f2:	4639      	mov	r1, r7
 80104f4:	f7f0 faf0 	bl	8000ad8 <__aeabi_dcmpeq>
 80104f8:	b110      	cbz	r0, 8010500 <_dtoa_r+0x6a0>
 80104fa:	f01a 0f01 	tst.w	sl, #1
 80104fe:	d110      	bne.n	8010522 <_dtoa_r+0x6c2>
 8010500:	4620      	mov	r0, r4
 8010502:	ee18 1a10 	vmov	r1, s16
 8010506:	f000 fbe3 	bl	8010cd0 <_Bfree>
 801050a:	2300      	movs	r3, #0
 801050c:	9800      	ldr	r0, [sp, #0]
 801050e:	702b      	strb	r3, [r5, #0]
 8010510:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010512:	3001      	adds	r0, #1
 8010514:	6018      	str	r0, [r3, #0]
 8010516:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010518:	2b00      	cmp	r3, #0
 801051a:	f43f acf1 	beq.w	800ff00 <_dtoa_r+0xa0>
 801051e:	601d      	str	r5, [r3, #0]
 8010520:	e4ee      	b.n	800ff00 <_dtoa_r+0xa0>
 8010522:	9f00      	ldr	r7, [sp, #0]
 8010524:	462b      	mov	r3, r5
 8010526:	461d      	mov	r5, r3
 8010528:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801052c:	2a39      	cmp	r2, #57	; 0x39
 801052e:	d106      	bne.n	801053e <_dtoa_r+0x6de>
 8010530:	9a01      	ldr	r2, [sp, #4]
 8010532:	429a      	cmp	r2, r3
 8010534:	d1f7      	bne.n	8010526 <_dtoa_r+0x6c6>
 8010536:	9901      	ldr	r1, [sp, #4]
 8010538:	2230      	movs	r2, #48	; 0x30
 801053a:	3701      	adds	r7, #1
 801053c:	700a      	strb	r2, [r1, #0]
 801053e:	781a      	ldrb	r2, [r3, #0]
 8010540:	3201      	adds	r2, #1
 8010542:	701a      	strb	r2, [r3, #0]
 8010544:	e790      	b.n	8010468 <_dtoa_r+0x608>
 8010546:	4ba6      	ldr	r3, [pc, #664]	; (80107e0 <_dtoa_r+0x980>)
 8010548:	2200      	movs	r2, #0
 801054a:	f7f0 f85d 	bl	8000608 <__aeabi_dmul>
 801054e:	2200      	movs	r2, #0
 8010550:	2300      	movs	r3, #0
 8010552:	4606      	mov	r6, r0
 8010554:	460f      	mov	r7, r1
 8010556:	f7f0 fabf 	bl	8000ad8 <__aeabi_dcmpeq>
 801055a:	2800      	cmp	r0, #0
 801055c:	d09d      	beq.n	801049a <_dtoa_r+0x63a>
 801055e:	e7cf      	b.n	8010500 <_dtoa_r+0x6a0>
 8010560:	9a08      	ldr	r2, [sp, #32]
 8010562:	2a00      	cmp	r2, #0
 8010564:	f000 80d7 	beq.w	8010716 <_dtoa_r+0x8b6>
 8010568:	9a06      	ldr	r2, [sp, #24]
 801056a:	2a01      	cmp	r2, #1
 801056c:	f300 80ba 	bgt.w	80106e4 <_dtoa_r+0x884>
 8010570:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010572:	2a00      	cmp	r2, #0
 8010574:	f000 80b2 	beq.w	80106dc <_dtoa_r+0x87c>
 8010578:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801057c:	9e07      	ldr	r6, [sp, #28]
 801057e:	9d04      	ldr	r5, [sp, #16]
 8010580:	9a04      	ldr	r2, [sp, #16]
 8010582:	441a      	add	r2, r3
 8010584:	9204      	str	r2, [sp, #16]
 8010586:	9a05      	ldr	r2, [sp, #20]
 8010588:	2101      	movs	r1, #1
 801058a:	441a      	add	r2, r3
 801058c:	4620      	mov	r0, r4
 801058e:	9205      	str	r2, [sp, #20]
 8010590:	f000 fc56 	bl	8010e40 <__i2b>
 8010594:	4607      	mov	r7, r0
 8010596:	2d00      	cmp	r5, #0
 8010598:	dd0c      	ble.n	80105b4 <_dtoa_r+0x754>
 801059a:	9b05      	ldr	r3, [sp, #20]
 801059c:	2b00      	cmp	r3, #0
 801059e:	dd09      	ble.n	80105b4 <_dtoa_r+0x754>
 80105a0:	42ab      	cmp	r3, r5
 80105a2:	9a04      	ldr	r2, [sp, #16]
 80105a4:	bfa8      	it	ge
 80105a6:	462b      	movge	r3, r5
 80105a8:	1ad2      	subs	r2, r2, r3
 80105aa:	9204      	str	r2, [sp, #16]
 80105ac:	9a05      	ldr	r2, [sp, #20]
 80105ae:	1aed      	subs	r5, r5, r3
 80105b0:	1ad3      	subs	r3, r2, r3
 80105b2:	9305      	str	r3, [sp, #20]
 80105b4:	9b07      	ldr	r3, [sp, #28]
 80105b6:	b31b      	cbz	r3, 8010600 <_dtoa_r+0x7a0>
 80105b8:	9b08      	ldr	r3, [sp, #32]
 80105ba:	2b00      	cmp	r3, #0
 80105bc:	f000 80af 	beq.w	801071e <_dtoa_r+0x8be>
 80105c0:	2e00      	cmp	r6, #0
 80105c2:	dd13      	ble.n	80105ec <_dtoa_r+0x78c>
 80105c4:	4639      	mov	r1, r7
 80105c6:	4632      	mov	r2, r6
 80105c8:	4620      	mov	r0, r4
 80105ca:	f000 fcf9 	bl	8010fc0 <__pow5mult>
 80105ce:	ee18 2a10 	vmov	r2, s16
 80105d2:	4601      	mov	r1, r0
 80105d4:	4607      	mov	r7, r0
 80105d6:	4620      	mov	r0, r4
 80105d8:	f000 fc48 	bl	8010e6c <__multiply>
 80105dc:	ee18 1a10 	vmov	r1, s16
 80105e0:	4680      	mov	r8, r0
 80105e2:	4620      	mov	r0, r4
 80105e4:	f000 fb74 	bl	8010cd0 <_Bfree>
 80105e8:	ee08 8a10 	vmov	s16, r8
 80105ec:	9b07      	ldr	r3, [sp, #28]
 80105ee:	1b9a      	subs	r2, r3, r6
 80105f0:	d006      	beq.n	8010600 <_dtoa_r+0x7a0>
 80105f2:	ee18 1a10 	vmov	r1, s16
 80105f6:	4620      	mov	r0, r4
 80105f8:	f000 fce2 	bl	8010fc0 <__pow5mult>
 80105fc:	ee08 0a10 	vmov	s16, r0
 8010600:	2101      	movs	r1, #1
 8010602:	4620      	mov	r0, r4
 8010604:	f000 fc1c 	bl	8010e40 <__i2b>
 8010608:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801060a:	2b00      	cmp	r3, #0
 801060c:	4606      	mov	r6, r0
 801060e:	f340 8088 	ble.w	8010722 <_dtoa_r+0x8c2>
 8010612:	461a      	mov	r2, r3
 8010614:	4601      	mov	r1, r0
 8010616:	4620      	mov	r0, r4
 8010618:	f000 fcd2 	bl	8010fc0 <__pow5mult>
 801061c:	9b06      	ldr	r3, [sp, #24]
 801061e:	2b01      	cmp	r3, #1
 8010620:	4606      	mov	r6, r0
 8010622:	f340 8081 	ble.w	8010728 <_dtoa_r+0x8c8>
 8010626:	f04f 0800 	mov.w	r8, #0
 801062a:	6933      	ldr	r3, [r6, #16]
 801062c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8010630:	6918      	ldr	r0, [r3, #16]
 8010632:	f000 fbb5 	bl	8010da0 <__hi0bits>
 8010636:	f1c0 0020 	rsb	r0, r0, #32
 801063a:	9b05      	ldr	r3, [sp, #20]
 801063c:	4418      	add	r0, r3
 801063e:	f010 001f 	ands.w	r0, r0, #31
 8010642:	f000 8092 	beq.w	801076a <_dtoa_r+0x90a>
 8010646:	f1c0 0320 	rsb	r3, r0, #32
 801064a:	2b04      	cmp	r3, #4
 801064c:	f340 808a 	ble.w	8010764 <_dtoa_r+0x904>
 8010650:	f1c0 001c 	rsb	r0, r0, #28
 8010654:	9b04      	ldr	r3, [sp, #16]
 8010656:	4403      	add	r3, r0
 8010658:	9304      	str	r3, [sp, #16]
 801065a:	9b05      	ldr	r3, [sp, #20]
 801065c:	4403      	add	r3, r0
 801065e:	4405      	add	r5, r0
 8010660:	9305      	str	r3, [sp, #20]
 8010662:	9b04      	ldr	r3, [sp, #16]
 8010664:	2b00      	cmp	r3, #0
 8010666:	dd07      	ble.n	8010678 <_dtoa_r+0x818>
 8010668:	ee18 1a10 	vmov	r1, s16
 801066c:	461a      	mov	r2, r3
 801066e:	4620      	mov	r0, r4
 8010670:	f000 fd00 	bl	8011074 <__lshift>
 8010674:	ee08 0a10 	vmov	s16, r0
 8010678:	9b05      	ldr	r3, [sp, #20]
 801067a:	2b00      	cmp	r3, #0
 801067c:	dd05      	ble.n	801068a <_dtoa_r+0x82a>
 801067e:	4631      	mov	r1, r6
 8010680:	461a      	mov	r2, r3
 8010682:	4620      	mov	r0, r4
 8010684:	f000 fcf6 	bl	8011074 <__lshift>
 8010688:	4606      	mov	r6, r0
 801068a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801068c:	2b00      	cmp	r3, #0
 801068e:	d06e      	beq.n	801076e <_dtoa_r+0x90e>
 8010690:	ee18 0a10 	vmov	r0, s16
 8010694:	4631      	mov	r1, r6
 8010696:	f000 fd5d 	bl	8011154 <__mcmp>
 801069a:	2800      	cmp	r0, #0
 801069c:	da67      	bge.n	801076e <_dtoa_r+0x90e>
 801069e:	9b00      	ldr	r3, [sp, #0]
 80106a0:	3b01      	subs	r3, #1
 80106a2:	ee18 1a10 	vmov	r1, s16
 80106a6:	9300      	str	r3, [sp, #0]
 80106a8:	220a      	movs	r2, #10
 80106aa:	2300      	movs	r3, #0
 80106ac:	4620      	mov	r0, r4
 80106ae:	f000 fb31 	bl	8010d14 <__multadd>
 80106b2:	9b08      	ldr	r3, [sp, #32]
 80106b4:	ee08 0a10 	vmov	s16, r0
 80106b8:	2b00      	cmp	r3, #0
 80106ba:	f000 81b1 	beq.w	8010a20 <_dtoa_r+0xbc0>
 80106be:	2300      	movs	r3, #0
 80106c0:	4639      	mov	r1, r7
 80106c2:	220a      	movs	r2, #10
 80106c4:	4620      	mov	r0, r4
 80106c6:	f000 fb25 	bl	8010d14 <__multadd>
 80106ca:	9b02      	ldr	r3, [sp, #8]
 80106cc:	2b00      	cmp	r3, #0
 80106ce:	4607      	mov	r7, r0
 80106d0:	f300 808e 	bgt.w	80107f0 <_dtoa_r+0x990>
 80106d4:	9b06      	ldr	r3, [sp, #24]
 80106d6:	2b02      	cmp	r3, #2
 80106d8:	dc51      	bgt.n	801077e <_dtoa_r+0x91e>
 80106da:	e089      	b.n	80107f0 <_dtoa_r+0x990>
 80106dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80106de:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80106e2:	e74b      	b.n	801057c <_dtoa_r+0x71c>
 80106e4:	9b03      	ldr	r3, [sp, #12]
 80106e6:	1e5e      	subs	r6, r3, #1
 80106e8:	9b07      	ldr	r3, [sp, #28]
 80106ea:	42b3      	cmp	r3, r6
 80106ec:	bfbf      	itttt	lt
 80106ee:	9b07      	ldrlt	r3, [sp, #28]
 80106f0:	9607      	strlt	r6, [sp, #28]
 80106f2:	1af2      	sublt	r2, r6, r3
 80106f4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80106f6:	bfb6      	itet	lt
 80106f8:	189b      	addlt	r3, r3, r2
 80106fa:	1b9e      	subge	r6, r3, r6
 80106fc:	930a      	strlt	r3, [sp, #40]	; 0x28
 80106fe:	9b03      	ldr	r3, [sp, #12]
 8010700:	bfb8      	it	lt
 8010702:	2600      	movlt	r6, #0
 8010704:	2b00      	cmp	r3, #0
 8010706:	bfb7      	itett	lt
 8010708:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 801070c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8010710:	1a9d      	sublt	r5, r3, r2
 8010712:	2300      	movlt	r3, #0
 8010714:	e734      	b.n	8010580 <_dtoa_r+0x720>
 8010716:	9e07      	ldr	r6, [sp, #28]
 8010718:	9d04      	ldr	r5, [sp, #16]
 801071a:	9f08      	ldr	r7, [sp, #32]
 801071c:	e73b      	b.n	8010596 <_dtoa_r+0x736>
 801071e:	9a07      	ldr	r2, [sp, #28]
 8010720:	e767      	b.n	80105f2 <_dtoa_r+0x792>
 8010722:	9b06      	ldr	r3, [sp, #24]
 8010724:	2b01      	cmp	r3, #1
 8010726:	dc18      	bgt.n	801075a <_dtoa_r+0x8fa>
 8010728:	f1ba 0f00 	cmp.w	sl, #0
 801072c:	d115      	bne.n	801075a <_dtoa_r+0x8fa>
 801072e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010732:	b993      	cbnz	r3, 801075a <_dtoa_r+0x8fa>
 8010734:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010738:	0d1b      	lsrs	r3, r3, #20
 801073a:	051b      	lsls	r3, r3, #20
 801073c:	b183      	cbz	r3, 8010760 <_dtoa_r+0x900>
 801073e:	9b04      	ldr	r3, [sp, #16]
 8010740:	3301      	adds	r3, #1
 8010742:	9304      	str	r3, [sp, #16]
 8010744:	9b05      	ldr	r3, [sp, #20]
 8010746:	3301      	adds	r3, #1
 8010748:	9305      	str	r3, [sp, #20]
 801074a:	f04f 0801 	mov.w	r8, #1
 801074e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010750:	2b00      	cmp	r3, #0
 8010752:	f47f af6a 	bne.w	801062a <_dtoa_r+0x7ca>
 8010756:	2001      	movs	r0, #1
 8010758:	e76f      	b.n	801063a <_dtoa_r+0x7da>
 801075a:	f04f 0800 	mov.w	r8, #0
 801075e:	e7f6      	b.n	801074e <_dtoa_r+0x8ee>
 8010760:	4698      	mov	r8, r3
 8010762:	e7f4      	b.n	801074e <_dtoa_r+0x8ee>
 8010764:	f43f af7d 	beq.w	8010662 <_dtoa_r+0x802>
 8010768:	4618      	mov	r0, r3
 801076a:	301c      	adds	r0, #28
 801076c:	e772      	b.n	8010654 <_dtoa_r+0x7f4>
 801076e:	9b03      	ldr	r3, [sp, #12]
 8010770:	2b00      	cmp	r3, #0
 8010772:	dc37      	bgt.n	80107e4 <_dtoa_r+0x984>
 8010774:	9b06      	ldr	r3, [sp, #24]
 8010776:	2b02      	cmp	r3, #2
 8010778:	dd34      	ble.n	80107e4 <_dtoa_r+0x984>
 801077a:	9b03      	ldr	r3, [sp, #12]
 801077c:	9302      	str	r3, [sp, #8]
 801077e:	9b02      	ldr	r3, [sp, #8]
 8010780:	b96b      	cbnz	r3, 801079e <_dtoa_r+0x93e>
 8010782:	4631      	mov	r1, r6
 8010784:	2205      	movs	r2, #5
 8010786:	4620      	mov	r0, r4
 8010788:	f000 fac4 	bl	8010d14 <__multadd>
 801078c:	4601      	mov	r1, r0
 801078e:	4606      	mov	r6, r0
 8010790:	ee18 0a10 	vmov	r0, s16
 8010794:	f000 fcde 	bl	8011154 <__mcmp>
 8010798:	2800      	cmp	r0, #0
 801079a:	f73f adbb 	bgt.w	8010314 <_dtoa_r+0x4b4>
 801079e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80107a0:	9d01      	ldr	r5, [sp, #4]
 80107a2:	43db      	mvns	r3, r3
 80107a4:	9300      	str	r3, [sp, #0]
 80107a6:	f04f 0800 	mov.w	r8, #0
 80107aa:	4631      	mov	r1, r6
 80107ac:	4620      	mov	r0, r4
 80107ae:	f000 fa8f 	bl	8010cd0 <_Bfree>
 80107b2:	2f00      	cmp	r7, #0
 80107b4:	f43f aea4 	beq.w	8010500 <_dtoa_r+0x6a0>
 80107b8:	f1b8 0f00 	cmp.w	r8, #0
 80107bc:	d005      	beq.n	80107ca <_dtoa_r+0x96a>
 80107be:	45b8      	cmp	r8, r7
 80107c0:	d003      	beq.n	80107ca <_dtoa_r+0x96a>
 80107c2:	4641      	mov	r1, r8
 80107c4:	4620      	mov	r0, r4
 80107c6:	f000 fa83 	bl	8010cd0 <_Bfree>
 80107ca:	4639      	mov	r1, r7
 80107cc:	4620      	mov	r0, r4
 80107ce:	f000 fa7f 	bl	8010cd0 <_Bfree>
 80107d2:	e695      	b.n	8010500 <_dtoa_r+0x6a0>
 80107d4:	2600      	movs	r6, #0
 80107d6:	4637      	mov	r7, r6
 80107d8:	e7e1      	b.n	801079e <_dtoa_r+0x93e>
 80107da:	9700      	str	r7, [sp, #0]
 80107dc:	4637      	mov	r7, r6
 80107de:	e599      	b.n	8010314 <_dtoa_r+0x4b4>
 80107e0:	40240000 	.word	0x40240000
 80107e4:	9b08      	ldr	r3, [sp, #32]
 80107e6:	2b00      	cmp	r3, #0
 80107e8:	f000 80ca 	beq.w	8010980 <_dtoa_r+0xb20>
 80107ec:	9b03      	ldr	r3, [sp, #12]
 80107ee:	9302      	str	r3, [sp, #8]
 80107f0:	2d00      	cmp	r5, #0
 80107f2:	dd05      	ble.n	8010800 <_dtoa_r+0x9a0>
 80107f4:	4639      	mov	r1, r7
 80107f6:	462a      	mov	r2, r5
 80107f8:	4620      	mov	r0, r4
 80107fa:	f000 fc3b 	bl	8011074 <__lshift>
 80107fe:	4607      	mov	r7, r0
 8010800:	f1b8 0f00 	cmp.w	r8, #0
 8010804:	d05b      	beq.n	80108be <_dtoa_r+0xa5e>
 8010806:	6879      	ldr	r1, [r7, #4]
 8010808:	4620      	mov	r0, r4
 801080a:	f000 fa21 	bl	8010c50 <_Balloc>
 801080e:	4605      	mov	r5, r0
 8010810:	b928      	cbnz	r0, 801081e <_dtoa_r+0x9be>
 8010812:	4b87      	ldr	r3, [pc, #540]	; (8010a30 <_dtoa_r+0xbd0>)
 8010814:	4602      	mov	r2, r0
 8010816:	f240 21ea 	movw	r1, #746	; 0x2ea
 801081a:	f7ff bb3b 	b.w	800fe94 <_dtoa_r+0x34>
 801081e:	693a      	ldr	r2, [r7, #16]
 8010820:	3202      	adds	r2, #2
 8010822:	0092      	lsls	r2, r2, #2
 8010824:	f107 010c 	add.w	r1, r7, #12
 8010828:	300c      	adds	r0, #12
 801082a:	f7fe fcb9 	bl	800f1a0 <memcpy>
 801082e:	2201      	movs	r2, #1
 8010830:	4629      	mov	r1, r5
 8010832:	4620      	mov	r0, r4
 8010834:	f000 fc1e 	bl	8011074 <__lshift>
 8010838:	9b01      	ldr	r3, [sp, #4]
 801083a:	f103 0901 	add.w	r9, r3, #1
 801083e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8010842:	4413      	add	r3, r2
 8010844:	9305      	str	r3, [sp, #20]
 8010846:	f00a 0301 	and.w	r3, sl, #1
 801084a:	46b8      	mov	r8, r7
 801084c:	9304      	str	r3, [sp, #16]
 801084e:	4607      	mov	r7, r0
 8010850:	4631      	mov	r1, r6
 8010852:	ee18 0a10 	vmov	r0, s16
 8010856:	f7ff fa77 	bl	800fd48 <quorem>
 801085a:	4641      	mov	r1, r8
 801085c:	9002      	str	r0, [sp, #8]
 801085e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8010862:	ee18 0a10 	vmov	r0, s16
 8010866:	f000 fc75 	bl	8011154 <__mcmp>
 801086a:	463a      	mov	r2, r7
 801086c:	9003      	str	r0, [sp, #12]
 801086e:	4631      	mov	r1, r6
 8010870:	4620      	mov	r0, r4
 8010872:	f000 fc8b 	bl	801118c <__mdiff>
 8010876:	68c2      	ldr	r2, [r0, #12]
 8010878:	f109 3bff 	add.w	fp, r9, #4294967295
 801087c:	4605      	mov	r5, r0
 801087e:	bb02      	cbnz	r2, 80108c2 <_dtoa_r+0xa62>
 8010880:	4601      	mov	r1, r0
 8010882:	ee18 0a10 	vmov	r0, s16
 8010886:	f000 fc65 	bl	8011154 <__mcmp>
 801088a:	4602      	mov	r2, r0
 801088c:	4629      	mov	r1, r5
 801088e:	4620      	mov	r0, r4
 8010890:	9207      	str	r2, [sp, #28]
 8010892:	f000 fa1d 	bl	8010cd0 <_Bfree>
 8010896:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 801089a:	ea43 0102 	orr.w	r1, r3, r2
 801089e:	9b04      	ldr	r3, [sp, #16]
 80108a0:	430b      	orrs	r3, r1
 80108a2:	464d      	mov	r5, r9
 80108a4:	d10f      	bne.n	80108c6 <_dtoa_r+0xa66>
 80108a6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80108aa:	d02a      	beq.n	8010902 <_dtoa_r+0xaa2>
 80108ac:	9b03      	ldr	r3, [sp, #12]
 80108ae:	2b00      	cmp	r3, #0
 80108b0:	dd02      	ble.n	80108b8 <_dtoa_r+0xa58>
 80108b2:	9b02      	ldr	r3, [sp, #8]
 80108b4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80108b8:	f88b a000 	strb.w	sl, [fp]
 80108bc:	e775      	b.n	80107aa <_dtoa_r+0x94a>
 80108be:	4638      	mov	r0, r7
 80108c0:	e7ba      	b.n	8010838 <_dtoa_r+0x9d8>
 80108c2:	2201      	movs	r2, #1
 80108c4:	e7e2      	b.n	801088c <_dtoa_r+0xa2c>
 80108c6:	9b03      	ldr	r3, [sp, #12]
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	db04      	blt.n	80108d6 <_dtoa_r+0xa76>
 80108cc:	9906      	ldr	r1, [sp, #24]
 80108ce:	430b      	orrs	r3, r1
 80108d0:	9904      	ldr	r1, [sp, #16]
 80108d2:	430b      	orrs	r3, r1
 80108d4:	d122      	bne.n	801091c <_dtoa_r+0xabc>
 80108d6:	2a00      	cmp	r2, #0
 80108d8:	ddee      	ble.n	80108b8 <_dtoa_r+0xa58>
 80108da:	ee18 1a10 	vmov	r1, s16
 80108de:	2201      	movs	r2, #1
 80108e0:	4620      	mov	r0, r4
 80108e2:	f000 fbc7 	bl	8011074 <__lshift>
 80108e6:	4631      	mov	r1, r6
 80108e8:	ee08 0a10 	vmov	s16, r0
 80108ec:	f000 fc32 	bl	8011154 <__mcmp>
 80108f0:	2800      	cmp	r0, #0
 80108f2:	dc03      	bgt.n	80108fc <_dtoa_r+0xa9c>
 80108f4:	d1e0      	bne.n	80108b8 <_dtoa_r+0xa58>
 80108f6:	f01a 0f01 	tst.w	sl, #1
 80108fa:	d0dd      	beq.n	80108b8 <_dtoa_r+0xa58>
 80108fc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8010900:	d1d7      	bne.n	80108b2 <_dtoa_r+0xa52>
 8010902:	2339      	movs	r3, #57	; 0x39
 8010904:	f88b 3000 	strb.w	r3, [fp]
 8010908:	462b      	mov	r3, r5
 801090a:	461d      	mov	r5, r3
 801090c:	3b01      	subs	r3, #1
 801090e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8010912:	2a39      	cmp	r2, #57	; 0x39
 8010914:	d071      	beq.n	80109fa <_dtoa_r+0xb9a>
 8010916:	3201      	adds	r2, #1
 8010918:	701a      	strb	r2, [r3, #0]
 801091a:	e746      	b.n	80107aa <_dtoa_r+0x94a>
 801091c:	2a00      	cmp	r2, #0
 801091e:	dd07      	ble.n	8010930 <_dtoa_r+0xad0>
 8010920:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8010924:	d0ed      	beq.n	8010902 <_dtoa_r+0xaa2>
 8010926:	f10a 0301 	add.w	r3, sl, #1
 801092a:	f88b 3000 	strb.w	r3, [fp]
 801092e:	e73c      	b.n	80107aa <_dtoa_r+0x94a>
 8010930:	9b05      	ldr	r3, [sp, #20]
 8010932:	f809 ac01 	strb.w	sl, [r9, #-1]
 8010936:	4599      	cmp	r9, r3
 8010938:	d047      	beq.n	80109ca <_dtoa_r+0xb6a>
 801093a:	ee18 1a10 	vmov	r1, s16
 801093e:	2300      	movs	r3, #0
 8010940:	220a      	movs	r2, #10
 8010942:	4620      	mov	r0, r4
 8010944:	f000 f9e6 	bl	8010d14 <__multadd>
 8010948:	45b8      	cmp	r8, r7
 801094a:	ee08 0a10 	vmov	s16, r0
 801094e:	f04f 0300 	mov.w	r3, #0
 8010952:	f04f 020a 	mov.w	r2, #10
 8010956:	4641      	mov	r1, r8
 8010958:	4620      	mov	r0, r4
 801095a:	d106      	bne.n	801096a <_dtoa_r+0xb0a>
 801095c:	f000 f9da 	bl	8010d14 <__multadd>
 8010960:	4680      	mov	r8, r0
 8010962:	4607      	mov	r7, r0
 8010964:	f109 0901 	add.w	r9, r9, #1
 8010968:	e772      	b.n	8010850 <_dtoa_r+0x9f0>
 801096a:	f000 f9d3 	bl	8010d14 <__multadd>
 801096e:	4639      	mov	r1, r7
 8010970:	4680      	mov	r8, r0
 8010972:	2300      	movs	r3, #0
 8010974:	220a      	movs	r2, #10
 8010976:	4620      	mov	r0, r4
 8010978:	f000 f9cc 	bl	8010d14 <__multadd>
 801097c:	4607      	mov	r7, r0
 801097e:	e7f1      	b.n	8010964 <_dtoa_r+0xb04>
 8010980:	9b03      	ldr	r3, [sp, #12]
 8010982:	9302      	str	r3, [sp, #8]
 8010984:	9d01      	ldr	r5, [sp, #4]
 8010986:	ee18 0a10 	vmov	r0, s16
 801098a:	4631      	mov	r1, r6
 801098c:	f7ff f9dc 	bl	800fd48 <quorem>
 8010990:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8010994:	9b01      	ldr	r3, [sp, #4]
 8010996:	f805 ab01 	strb.w	sl, [r5], #1
 801099a:	1aea      	subs	r2, r5, r3
 801099c:	9b02      	ldr	r3, [sp, #8]
 801099e:	4293      	cmp	r3, r2
 80109a0:	dd09      	ble.n	80109b6 <_dtoa_r+0xb56>
 80109a2:	ee18 1a10 	vmov	r1, s16
 80109a6:	2300      	movs	r3, #0
 80109a8:	220a      	movs	r2, #10
 80109aa:	4620      	mov	r0, r4
 80109ac:	f000 f9b2 	bl	8010d14 <__multadd>
 80109b0:	ee08 0a10 	vmov	s16, r0
 80109b4:	e7e7      	b.n	8010986 <_dtoa_r+0xb26>
 80109b6:	9b02      	ldr	r3, [sp, #8]
 80109b8:	2b00      	cmp	r3, #0
 80109ba:	bfc8      	it	gt
 80109bc:	461d      	movgt	r5, r3
 80109be:	9b01      	ldr	r3, [sp, #4]
 80109c0:	bfd8      	it	le
 80109c2:	2501      	movle	r5, #1
 80109c4:	441d      	add	r5, r3
 80109c6:	f04f 0800 	mov.w	r8, #0
 80109ca:	ee18 1a10 	vmov	r1, s16
 80109ce:	2201      	movs	r2, #1
 80109d0:	4620      	mov	r0, r4
 80109d2:	f000 fb4f 	bl	8011074 <__lshift>
 80109d6:	4631      	mov	r1, r6
 80109d8:	ee08 0a10 	vmov	s16, r0
 80109dc:	f000 fbba 	bl	8011154 <__mcmp>
 80109e0:	2800      	cmp	r0, #0
 80109e2:	dc91      	bgt.n	8010908 <_dtoa_r+0xaa8>
 80109e4:	d102      	bne.n	80109ec <_dtoa_r+0xb8c>
 80109e6:	f01a 0f01 	tst.w	sl, #1
 80109ea:	d18d      	bne.n	8010908 <_dtoa_r+0xaa8>
 80109ec:	462b      	mov	r3, r5
 80109ee:	461d      	mov	r5, r3
 80109f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80109f4:	2a30      	cmp	r2, #48	; 0x30
 80109f6:	d0fa      	beq.n	80109ee <_dtoa_r+0xb8e>
 80109f8:	e6d7      	b.n	80107aa <_dtoa_r+0x94a>
 80109fa:	9a01      	ldr	r2, [sp, #4]
 80109fc:	429a      	cmp	r2, r3
 80109fe:	d184      	bne.n	801090a <_dtoa_r+0xaaa>
 8010a00:	9b00      	ldr	r3, [sp, #0]
 8010a02:	3301      	adds	r3, #1
 8010a04:	9300      	str	r3, [sp, #0]
 8010a06:	2331      	movs	r3, #49	; 0x31
 8010a08:	7013      	strb	r3, [r2, #0]
 8010a0a:	e6ce      	b.n	80107aa <_dtoa_r+0x94a>
 8010a0c:	4b09      	ldr	r3, [pc, #36]	; (8010a34 <_dtoa_r+0xbd4>)
 8010a0e:	f7ff ba95 	b.w	800ff3c <_dtoa_r+0xdc>
 8010a12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010a14:	2b00      	cmp	r3, #0
 8010a16:	f47f aa6e 	bne.w	800fef6 <_dtoa_r+0x96>
 8010a1a:	4b07      	ldr	r3, [pc, #28]	; (8010a38 <_dtoa_r+0xbd8>)
 8010a1c:	f7ff ba8e 	b.w	800ff3c <_dtoa_r+0xdc>
 8010a20:	9b02      	ldr	r3, [sp, #8]
 8010a22:	2b00      	cmp	r3, #0
 8010a24:	dcae      	bgt.n	8010984 <_dtoa_r+0xb24>
 8010a26:	9b06      	ldr	r3, [sp, #24]
 8010a28:	2b02      	cmp	r3, #2
 8010a2a:	f73f aea8 	bgt.w	801077e <_dtoa_r+0x91e>
 8010a2e:	e7a9      	b.n	8010984 <_dtoa_r+0xb24>
 8010a30:	08012067 	.word	0x08012067
 8010a34:	08011fc4 	.word	0x08011fc4
 8010a38:	08011fe8 	.word	0x08011fe8

08010a3c <std>:
 8010a3c:	2300      	movs	r3, #0
 8010a3e:	b510      	push	{r4, lr}
 8010a40:	4604      	mov	r4, r0
 8010a42:	e9c0 3300 	strd	r3, r3, [r0]
 8010a46:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010a4a:	6083      	str	r3, [r0, #8]
 8010a4c:	8181      	strh	r1, [r0, #12]
 8010a4e:	6643      	str	r3, [r0, #100]	; 0x64
 8010a50:	81c2      	strh	r2, [r0, #14]
 8010a52:	6183      	str	r3, [r0, #24]
 8010a54:	4619      	mov	r1, r3
 8010a56:	2208      	movs	r2, #8
 8010a58:	305c      	adds	r0, #92	; 0x5c
 8010a5a:	f7fe fbaf 	bl	800f1bc <memset>
 8010a5e:	4b05      	ldr	r3, [pc, #20]	; (8010a74 <std+0x38>)
 8010a60:	6263      	str	r3, [r4, #36]	; 0x24
 8010a62:	4b05      	ldr	r3, [pc, #20]	; (8010a78 <std+0x3c>)
 8010a64:	62a3      	str	r3, [r4, #40]	; 0x28
 8010a66:	4b05      	ldr	r3, [pc, #20]	; (8010a7c <std+0x40>)
 8010a68:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010a6a:	4b05      	ldr	r3, [pc, #20]	; (8010a80 <std+0x44>)
 8010a6c:	6224      	str	r4, [r4, #32]
 8010a6e:	6323      	str	r3, [r4, #48]	; 0x30
 8010a70:	bd10      	pop	{r4, pc}
 8010a72:	bf00      	nop
 8010a74:	08011695 	.word	0x08011695
 8010a78:	080116b7 	.word	0x080116b7
 8010a7c:	080116ef 	.word	0x080116ef
 8010a80:	08011713 	.word	0x08011713

08010a84 <_cleanup_r>:
 8010a84:	4901      	ldr	r1, [pc, #4]	; (8010a8c <_cleanup_r+0x8>)
 8010a86:	f000 b8af 	b.w	8010be8 <_fwalk_reent>
 8010a8a:	bf00      	nop
 8010a8c:	08011a29 	.word	0x08011a29

08010a90 <__sfmoreglue>:
 8010a90:	b570      	push	{r4, r5, r6, lr}
 8010a92:	2268      	movs	r2, #104	; 0x68
 8010a94:	1e4d      	subs	r5, r1, #1
 8010a96:	4355      	muls	r5, r2
 8010a98:	460e      	mov	r6, r1
 8010a9a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010a9e:	f7fe fc01 	bl	800f2a4 <_malloc_r>
 8010aa2:	4604      	mov	r4, r0
 8010aa4:	b140      	cbz	r0, 8010ab8 <__sfmoreglue+0x28>
 8010aa6:	2100      	movs	r1, #0
 8010aa8:	e9c0 1600 	strd	r1, r6, [r0]
 8010aac:	300c      	adds	r0, #12
 8010aae:	60a0      	str	r0, [r4, #8]
 8010ab0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010ab4:	f7fe fb82 	bl	800f1bc <memset>
 8010ab8:	4620      	mov	r0, r4
 8010aba:	bd70      	pop	{r4, r5, r6, pc}

08010abc <__sfp_lock_acquire>:
 8010abc:	4801      	ldr	r0, [pc, #4]	; (8010ac4 <__sfp_lock_acquire+0x8>)
 8010abe:	f000 b8b8 	b.w	8010c32 <__retarget_lock_acquire_recursive>
 8010ac2:	bf00      	nop
 8010ac4:	200016e9 	.word	0x200016e9

08010ac8 <__sfp_lock_release>:
 8010ac8:	4801      	ldr	r0, [pc, #4]	; (8010ad0 <__sfp_lock_release+0x8>)
 8010aca:	f000 b8b3 	b.w	8010c34 <__retarget_lock_release_recursive>
 8010ace:	bf00      	nop
 8010ad0:	200016e9 	.word	0x200016e9

08010ad4 <__sinit_lock_acquire>:
 8010ad4:	4801      	ldr	r0, [pc, #4]	; (8010adc <__sinit_lock_acquire+0x8>)
 8010ad6:	f000 b8ac 	b.w	8010c32 <__retarget_lock_acquire_recursive>
 8010ada:	bf00      	nop
 8010adc:	200016ea 	.word	0x200016ea

08010ae0 <__sinit_lock_release>:
 8010ae0:	4801      	ldr	r0, [pc, #4]	; (8010ae8 <__sinit_lock_release+0x8>)
 8010ae2:	f000 b8a7 	b.w	8010c34 <__retarget_lock_release_recursive>
 8010ae6:	bf00      	nop
 8010ae8:	200016ea 	.word	0x200016ea

08010aec <__sinit>:
 8010aec:	b510      	push	{r4, lr}
 8010aee:	4604      	mov	r4, r0
 8010af0:	f7ff fff0 	bl	8010ad4 <__sinit_lock_acquire>
 8010af4:	69a3      	ldr	r3, [r4, #24]
 8010af6:	b11b      	cbz	r3, 8010b00 <__sinit+0x14>
 8010af8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010afc:	f7ff bff0 	b.w	8010ae0 <__sinit_lock_release>
 8010b00:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8010b04:	6523      	str	r3, [r4, #80]	; 0x50
 8010b06:	4b13      	ldr	r3, [pc, #76]	; (8010b54 <__sinit+0x68>)
 8010b08:	4a13      	ldr	r2, [pc, #76]	; (8010b58 <__sinit+0x6c>)
 8010b0a:	681b      	ldr	r3, [r3, #0]
 8010b0c:	62a2      	str	r2, [r4, #40]	; 0x28
 8010b0e:	42a3      	cmp	r3, r4
 8010b10:	bf04      	itt	eq
 8010b12:	2301      	moveq	r3, #1
 8010b14:	61a3      	streq	r3, [r4, #24]
 8010b16:	4620      	mov	r0, r4
 8010b18:	f000 f820 	bl	8010b5c <__sfp>
 8010b1c:	6060      	str	r0, [r4, #4]
 8010b1e:	4620      	mov	r0, r4
 8010b20:	f000 f81c 	bl	8010b5c <__sfp>
 8010b24:	60a0      	str	r0, [r4, #8]
 8010b26:	4620      	mov	r0, r4
 8010b28:	f000 f818 	bl	8010b5c <__sfp>
 8010b2c:	2200      	movs	r2, #0
 8010b2e:	60e0      	str	r0, [r4, #12]
 8010b30:	2104      	movs	r1, #4
 8010b32:	6860      	ldr	r0, [r4, #4]
 8010b34:	f7ff ff82 	bl	8010a3c <std>
 8010b38:	68a0      	ldr	r0, [r4, #8]
 8010b3a:	2201      	movs	r2, #1
 8010b3c:	2109      	movs	r1, #9
 8010b3e:	f7ff ff7d 	bl	8010a3c <std>
 8010b42:	68e0      	ldr	r0, [r4, #12]
 8010b44:	2202      	movs	r2, #2
 8010b46:	2112      	movs	r1, #18
 8010b48:	f7ff ff78 	bl	8010a3c <std>
 8010b4c:	2301      	movs	r3, #1
 8010b4e:	61a3      	str	r3, [r4, #24]
 8010b50:	e7d2      	b.n	8010af8 <__sinit+0xc>
 8010b52:	bf00      	nop
 8010b54:	08011fb0 	.word	0x08011fb0
 8010b58:	08010a85 	.word	0x08010a85

08010b5c <__sfp>:
 8010b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b5e:	4607      	mov	r7, r0
 8010b60:	f7ff ffac 	bl	8010abc <__sfp_lock_acquire>
 8010b64:	4b1e      	ldr	r3, [pc, #120]	; (8010be0 <__sfp+0x84>)
 8010b66:	681e      	ldr	r6, [r3, #0]
 8010b68:	69b3      	ldr	r3, [r6, #24]
 8010b6a:	b913      	cbnz	r3, 8010b72 <__sfp+0x16>
 8010b6c:	4630      	mov	r0, r6
 8010b6e:	f7ff ffbd 	bl	8010aec <__sinit>
 8010b72:	3648      	adds	r6, #72	; 0x48
 8010b74:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010b78:	3b01      	subs	r3, #1
 8010b7a:	d503      	bpl.n	8010b84 <__sfp+0x28>
 8010b7c:	6833      	ldr	r3, [r6, #0]
 8010b7e:	b30b      	cbz	r3, 8010bc4 <__sfp+0x68>
 8010b80:	6836      	ldr	r6, [r6, #0]
 8010b82:	e7f7      	b.n	8010b74 <__sfp+0x18>
 8010b84:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010b88:	b9d5      	cbnz	r5, 8010bc0 <__sfp+0x64>
 8010b8a:	4b16      	ldr	r3, [pc, #88]	; (8010be4 <__sfp+0x88>)
 8010b8c:	60e3      	str	r3, [r4, #12]
 8010b8e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8010b92:	6665      	str	r5, [r4, #100]	; 0x64
 8010b94:	f000 f84c 	bl	8010c30 <__retarget_lock_init_recursive>
 8010b98:	f7ff ff96 	bl	8010ac8 <__sfp_lock_release>
 8010b9c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8010ba0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8010ba4:	6025      	str	r5, [r4, #0]
 8010ba6:	61a5      	str	r5, [r4, #24]
 8010ba8:	2208      	movs	r2, #8
 8010baa:	4629      	mov	r1, r5
 8010bac:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010bb0:	f7fe fb04 	bl	800f1bc <memset>
 8010bb4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010bb8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8010bbc:	4620      	mov	r0, r4
 8010bbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010bc0:	3468      	adds	r4, #104	; 0x68
 8010bc2:	e7d9      	b.n	8010b78 <__sfp+0x1c>
 8010bc4:	2104      	movs	r1, #4
 8010bc6:	4638      	mov	r0, r7
 8010bc8:	f7ff ff62 	bl	8010a90 <__sfmoreglue>
 8010bcc:	4604      	mov	r4, r0
 8010bce:	6030      	str	r0, [r6, #0]
 8010bd0:	2800      	cmp	r0, #0
 8010bd2:	d1d5      	bne.n	8010b80 <__sfp+0x24>
 8010bd4:	f7ff ff78 	bl	8010ac8 <__sfp_lock_release>
 8010bd8:	230c      	movs	r3, #12
 8010bda:	603b      	str	r3, [r7, #0]
 8010bdc:	e7ee      	b.n	8010bbc <__sfp+0x60>
 8010bde:	bf00      	nop
 8010be0:	08011fb0 	.word	0x08011fb0
 8010be4:	ffff0001 	.word	0xffff0001

08010be8 <_fwalk_reent>:
 8010be8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010bec:	4606      	mov	r6, r0
 8010bee:	4688      	mov	r8, r1
 8010bf0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010bf4:	2700      	movs	r7, #0
 8010bf6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010bfa:	f1b9 0901 	subs.w	r9, r9, #1
 8010bfe:	d505      	bpl.n	8010c0c <_fwalk_reent+0x24>
 8010c00:	6824      	ldr	r4, [r4, #0]
 8010c02:	2c00      	cmp	r4, #0
 8010c04:	d1f7      	bne.n	8010bf6 <_fwalk_reent+0xe>
 8010c06:	4638      	mov	r0, r7
 8010c08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010c0c:	89ab      	ldrh	r3, [r5, #12]
 8010c0e:	2b01      	cmp	r3, #1
 8010c10:	d907      	bls.n	8010c22 <_fwalk_reent+0x3a>
 8010c12:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010c16:	3301      	adds	r3, #1
 8010c18:	d003      	beq.n	8010c22 <_fwalk_reent+0x3a>
 8010c1a:	4629      	mov	r1, r5
 8010c1c:	4630      	mov	r0, r6
 8010c1e:	47c0      	blx	r8
 8010c20:	4307      	orrs	r7, r0
 8010c22:	3568      	adds	r5, #104	; 0x68
 8010c24:	e7e9      	b.n	8010bfa <_fwalk_reent+0x12>
	...

08010c28 <_localeconv_r>:
 8010c28:	4800      	ldr	r0, [pc, #0]	; (8010c2c <_localeconv_r+0x4>)
 8010c2a:	4770      	bx	lr
 8010c2c:	20000194 	.word	0x20000194

08010c30 <__retarget_lock_init_recursive>:
 8010c30:	4770      	bx	lr

08010c32 <__retarget_lock_acquire_recursive>:
 8010c32:	4770      	bx	lr

08010c34 <__retarget_lock_release_recursive>:
 8010c34:	4770      	bx	lr
	...

08010c38 <__malloc_lock>:
 8010c38:	4801      	ldr	r0, [pc, #4]	; (8010c40 <__malloc_lock+0x8>)
 8010c3a:	f7ff bffa 	b.w	8010c32 <__retarget_lock_acquire_recursive>
 8010c3e:	bf00      	nop
 8010c40:	200016e8 	.word	0x200016e8

08010c44 <__malloc_unlock>:
 8010c44:	4801      	ldr	r0, [pc, #4]	; (8010c4c <__malloc_unlock+0x8>)
 8010c46:	f7ff bff5 	b.w	8010c34 <__retarget_lock_release_recursive>
 8010c4a:	bf00      	nop
 8010c4c:	200016e8 	.word	0x200016e8

08010c50 <_Balloc>:
 8010c50:	b570      	push	{r4, r5, r6, lr}
 8010c52:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010c54:	4604      	mov	r4, r0
 8010c56:	460d      	mov	r5, r1
 8010c58:	b976      	cbnz	r6, 8010c78 <_Balloc+0x28>
 8010c5a:	2010      	movs	r0, #16
 8010c5c:	f7fe fa90 	bl	800f180 <malloc>
 8010c60:	4602      	mov	r2, r0
 8010c62:	6260      	str	r0, [r4, #36]	; 0x24
 8010c64:	b920      	cbnz	r0, 8010c70 <_Balloc+0x20>
 8010c66:	4b18      	ldr	r3, [pc, #96]	; (8010cc8 <_Balloc+0x78>)
 8010c68:	4818      	ldr	r0, [pc, #96]	; (8010ccc <_Balloc+0x7c>)
 8010c6a:	2166      	movs	r1, #102	; 0x66
 8010c6c:	f000 fe28 	bl	80118c0 <__assert_func>
 8010c70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010c74:	6006      	str	r6, [r0, #0]
 8010c76:	60c6      	str	r6, [r0, #12]
 8010c78:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010c7a:	68f3      	ldr	r3, [r6, #12]
 8010c7c:	b183      	cbz	r3, 8010ca0 <_Balloc+0x50>
 8010c7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010c80:	68db      	ldr	r3, [r3, #12]
 8010c82:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010c86:	b9b8      	cbnz	r0, 8010cb8 <_Balloc+0x68>
 8010c88:	2101      	movs	r1, #1
 8010c8a:	fa01 f605 	lsl.w	r6, r1, r5
 8010c8e:	1d72      	adds	r2, r6, #5
 8010c90:	0092      	lsls	r2, r2, #2
 8010c92:	4620      	mov	r0, r4
 8010c94:	f000 fb60 	bl	8011358 <_calloc_r>
 8010c98:	b160      	cbz	r0, 8010cb4 <_Balloc+0x64>
 8010c9a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010c9e:	e00e      	b.n	8010cbe <_Balloc+0x6e>
 8010ca0:	2221      	movs	r2, #33	; 0x21
 8010ca2:	2104      	movs	r1, #4
 8010ca4:	4620      	mov	r0, r4
 8010ca6:	f000 fb57 	bl	8011358 <_calloc_r>
 8010caa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010cac:	60f0      	str	r0, [r6, #12]
 8010cae:	68db      	ldr	r3, [r3, #12]
 8010cb0:	2b00      	cmp	r3, #0
 8010cb2:	d1e4      	bne.n	8010c7e <_Balloc+0x2e>
 8010cb4:	2000      	movs	r0, #0
 8010cb6:	bd70      	pop	{r4, r5, r6, pc}
 8010cb8:	6802      	ldr	r2, [r0, #0]
 8010cba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010cbe:	2300      	movs	r3, #0
 8010cc0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010cc4:	e7f7      	b.n	8010cb6 <_Balloc+0x66>
 8010cc6:	bf00      	nop
 8010cc8:	08011ff5 	.word	0x08011ff5
 8010ccc:	080120d8 	.word	0x080120d8

08010cd0 <_Bfree>:
 8010cd0:	b570      	push	{r4, r5, r6, lr}
 8010cd2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010cd4:	4605      	mov	r5, r0
 8010cd6:	460c      	mov	r4, r1
 8010cd8:	b976      	cbnz	r6, 8010cf8 <_Bfree+0x28>
 8010cda:	2010      	movs	r0, #16
 8010cdc:	f7fe fa50 	bl	800f180 <malloc>
 8010ce0:	4602      	mov	r2, r0
 8010ce2:	6268      	str	r0, [r5, #36]	; 0x24
 8010ce4:	b920      	cbnz	r0, 8010cf0 <_Bfree+0x20>
 8010ce6:	4b09      	ldr	r3, [pc, #36]	; (8010d0c <_Bfree+0x3c>)
 8010ce8:	4809      	ldr	r0, [pc, #36]	; (8010d10 <_Bfree+0x40>)
 8010cea:	218a      	movs	r1, #138	; 0x8a
 8010cec:	f000 fde8 	bl	80118c0 <__assert_func>
 8010cf0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010cf4:	6006      	str	r6, [r0, #0]
 8010cf6:	60c6      	str	r6, [r0, #12]
 8010cf8:	b13c      	cbz	r4, 8010d0a <_Bfree+0x3a>
 8010cfa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010cfc:	6862      	ldr	r2, [r4, #4]
 8010cfe:	68db      	ldr	r3, [r3, #12]
 8010d00:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010d04:	6021      	str	r1, [r4, #0]
 8010d06:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010d0a:	bd70      	pop	{r4, r5, r6, pc}
 8010d0c:	08011ff5 	.word	0x08011ff5
 8010d10:	080120d8 	.word	0x080120d8

08010d14 <__multadd>:
 8010d14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d18:	690d      	ldr	r5, [r1, #16]
 8010d1a:	4607      	mov	r7, r0
 8010d1c:	460c      	mov	r4, r1
 8010d1e:	461e      	mov	r6, r3
 8010d20:	f101 0c14 	add.w	ip, r1, #20
 8010d24:	2000      	movs	r0, #0
 8010d26:	f8dc 3000 	ldr.w	r3, [ip]
 8010d2a:	b299      	uxth	r1, r3
 8010d2c:	fb02 6101 	mla	r1, r2, r1, r6
 8010d30:	0c1e      	lsrs	r6, r3, #16
 8010d32:	0c0b      	lsrs	r3, r1, #16
 8010d34:	fb02 3306 	mla	r3, r2, r6, r3
 8010d38:	b289      	uxth	r1, r1
 8010d3a:	3001      	adds	r0, #1
 8010d3c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010d40:	4285      	cmp	r5, r0
 8010d42:	f84c 1b04 	str.w	r1, [ip], #4
 8010d46:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010d4a:	dcec      	bgt.n	8010d26 <__multadd+0x12>
 8010d4c:	b30e      	cbz	r6, 8010d92 <__multadd+0x7e>
 8010d4e:	68a3      	ldr	r3, [r4, #8]
 8010d50:	42ab      	cmp	r3, r5
 8010d52:	dc19      	bgt.n	8010d88 <__multadd+0x74>
 8010d54:	6861      	ldr	r1, [r4, #4]
 8010d56:	4638      	mov	r0, r7
 8010d58:	3101      	adds	r1, #1
 8010d5a:	f7ff ff79 	bl	8010c50 <_Balloc>
 8010d5e:	4680      	mov	r8, r0
 8010d60:	b928      	cbnz	r0, 8010d6e <__multadd+0x5a>
 8010d62:	4602      	mov	r2, r0
 8010d64:	4b0c      	ldr	r3, [pc, #48]	; (8010d98 <__multadd+0x84>)
 8010d66:	480d      	ldr	r0, [pc, #52]	; (8010d9c <__multadd+0x88>)
 8010d68:	21b5      	movs	r1, #181	; 0xb5
 8010d6a:	f000 fda9 	bl	80118c0 <__assert_func>
 8010d6e:	6922      	ldr	r2, [r4, #16]
 8010d70:	3202      	adds	r2, #2
 8010d72:	f104 010c 	add.w	r1, r4, #12
 8010d76:	0092      	lsls	r2, r2, #2
 8010d78:	300c      	adds	r0, #12
 8010d7a:	f7fe fa11 	bl	800f1a0 <memcpy>
 8010d7e:	4621      	mov	r1, r4
 8010d80:	4638      	mov	r0, r7
 8010d82:	f7ff ffa5 	bl	8010cd0 <_Bfree>
 8010d86:	4644      	mov	r4, r8
 8010d88:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010d8c:	3501      	adds	r5, #1
 8010d8e:	615e      	str	r6, [r3, #20]
 8010d90:	6125      	str	r5, [r4, #16]
 8010d92:	4620      	mov	r0, r4
 8010d94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d98:	08012067 	.word	0x08012067
 8010d9c:	080120d8 	.word	0x080120d8

08010da0 <__hi0bits>:
 8010da0:	0c03      	lsrs	r3, r0, #16
 8010da2:	041b      	lsls	r3, r3, #16
 8010da4:	b9d3      	cbnz	r3, 8010ddc <__hi0bits+0x3c>
 8010da6:	0400      	lsls	r0, r0, #16
 8010da8:	2310      	movs	r3, #16
 8010daa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8010dae:	bf04      	itt	eq
 8010db0:	0200      	lsleq	r0, r0, #8
 8010db2:	3308      	addeq	r3, #8
 8010db4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8010db8:	bf04      	itt	eq
 8010dba:	0100      	lsleq	r0, r0, #4
 8010dbc:	3304      	addeq	r3, #4
 8010dbe:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8010dc2:	bf04      	itt	eq
 8010dc4:	0080      	lsleq	r0, r0, #2
 8010dc6:	3302      	addeq	r3, #2
 8010dc8:	2800      	cmp	r0, #0
 8010dca:	db05      	blt.n	8010dd8 <__hi0bits+0x38>
 8010dcc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8010dd0:	f103 0301 	add.w	r3, r3, #1
 8010dd4:	bf08      	it	eq
 8010dd6:	2320      	moveq	r3, #32
 8010dd8:	4618      	mov	r0, r3
 8010dda:	4770      	bx	lr
 8010ddc:	2300      	movs	r3, #0
 8010dde:	e7e4      	b.n	8010daa <__hi0bits+0xa>

08010de0 <__lo0bits>:
 8010de0:	6803      	ldr	r3, [r0, #0]
 8010de2:	f013 0207 	ands.w	r2, r3, #7
 8010de6:	4601      	mov	r1, r0
 8010de8:	d00b      	beq.n	8010e02 <__lo0bits+0x22>
 8010dea:	07da      	lsls	r2, r3, #31
 8010dec:	d423      	bmi.n	8010e36 <__lo0bits+0x56>
 8010dee:	0798      	lsls	r0, r3, #30
 8010df0:	bf49      	itett	mi
 8010df2:	085b      	lsrmi	r3, r3, #1
 8010df4:	089b      	lsrpl	r3, r3, #2
 8010df6:	2001      	movmi	r0, #1
 8010df8:	600b      	strmi	r3, [r1, #0]
 8010dfa:	bf5c      	itt	pl
 8010dfc:	600b      	strpl	r3, [r1, #0]
 8010dfe:	2002      	movpl	r0, #2
 8010e00:	4770      	bx	lr
 8010e02:	b298      	uxth	r0, r3
 8010e04:	b9a8      	cbnz	r0, 8010e32 <__lo0bits+0x52>
 8010e06:	0c1b      	lsrs	r3, r3, #16
 8010e08:	2010      	movs	r0, #16
 8010e0a:	b2da      	uxtb	r2, r3
 8010e0c:	b90a      	cbnz	r2, 8010e12 <__lo0bits+0x32>
 8010e0e:	3008      	adds	r0, #8
 8010e10:	0a1b      	lsrs	r3, r3, #8
 8010e12:	071a      	lsls	r2, r3, #28
 8010e14:	bf04      	itt	eq
 8010e16:	091b      	lsreq	r3, r3, #4
 8010e18:	3004      	addeq	r0, #4
 8010e1a:	079a      	lsls	r2, r3, #30
 8010e1c:	bf04      	itt	eq
 8010e1e:	089b      	lsreq	r3, r3, #2
 8010e20:	3002      	addeq	r0, #2
 8010e22:	07da      	lsls	r2, r3, #31
 8010e24:	d403      	bmi.n	8010e2e <__lo0bits+0x4e>
 8010e26:	085b      	lsrs	r3, r3, #1
 8010e28:	f100 0001 	add.w	r0, r0, #1
 8010e2c:	d005      	beq.n	8010e3a <__lo0bits+0x5a>
 8010e2e:	600b      	str	r3, [r1, #0]
 8010e30:	4770      	bx	lr
 8010e32:	4610      	mov	r0, r2
 8010e34:	e7e9      	b.n	8010e0a <__lo0bits+0x2a>
 8010e36:	2000      	movs	r0, #0
 8010e38:	4770      	bx	lr
 8010e3a:	2020      	movs	r0, #32
 8010e3c:	4770      	bx	lr
	...

08010e40 <__i2b>:
 8010e40:	b510      	push	{r4, lr}
 8010e42:	460c      	mov	r4, r1
 8010e44:	2101      	movs	r1, #1
 8010e46:	f7ff ff03 	bl	8010c50 <_Balloc>
 8010e4a:	4602      	mov	r2, r0
 8010e4c:	b928      	cbnz	r0, 8010e5a <__i2b+0x1a>
 8010e4e:	4b05      	ldr	r3, [pc, #20]	; (8010e64 <__i2b+0x24>)
 8010e50:	4805      	ldr	r0, [pc, #20]	; (8010e68 <__i2b+0x28>)
 8010e52:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8010e56:	f000 fd33 	bl	80118c0 <__assert_func>
 8010e5a:	2301      	movs	r3, #1
 8010e5c:	6144      	str	r4, [r0, #20]
 8010e5e:	6103      	str	r3, [r0, #16]
 8010e60:	bd10      	pop	{r4, pc}
 8010e62:	bf00      	nop
 8010e64:	08012067 	.word	0x08012067
 8010e68:	080120d8 	.word	0x080120d8

08010e6c <__multiply>:
 8010e6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e70:	4691      	mov	r9, r2
 8010e72:	690a      	ldr	r2, [r1, #16]
 8010e74:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010e78:	429a      	cmp	r2, r3
 8010e7a:	bfb8      	it	lt
 8010e7c:	460b      	movlt	r3, r1
 8010e7e:	460c      	mov	r4, r1
 8010e80:	bfbc      	itt	lt
 8010e82:	464c      	movlt	r4, r9
 8010e84:	4699      	movlt	r9, r3
 8010e86:	6927      	ldr	r7, [r4, #16]
 8010e88:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8010e8c:	68a3      	ldr	r3, [r4, #8]
 8010e8e:	6861      	ldr	r1, [r4, #4]
 8010e90:	eb07 060a 	add.w	r6, r7, sl
 8010e94:	42b3      	cmp	r3, r6
 8010e96:	b085      	sub	sp, #20
 8010e98:	bfb8      	it	lt
 8010e9a:	3101      	addlt	r1, #1
 8010e9c:	f7ff fed8 	bl	8010c50 <_Balloc>
 8010ea0:	b930      	cbnz	r0, 8010eb0 <__multiply+0x44>
 8010ea2:	4602      	mov	r2, r0
 8010ea4:	4b44      	ldr	r3, [pc, #272]	; (8010fb8 <__multiply+0x14c>)
 8010ea6:	4845      	ldr	r0, [pc, #276]	; (8010fbc <__multiply+0x150>)
 8010ea8:	f240 115d 	movw	r1, #349	; 0x15d
 8010eac:	f000 fd08 	bl	80118c0 <__assert_func>
 8010eb0:	f100 0514 	add.w	r5, r0, #20
 8010eb4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010eb8:	462b      	mov	r3, r5
 8010eba:	2200      	movs	r2, #0
 8010ebc:	4543      	cmp	r3, r8
 8010ebe:	d321      	bcc.n	8010f04 <__multiply+0x98>
 8010ec0:	f104 0314 	add.w	r3, r4, #20
 8010ec4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8010ec8:	f109 0314 	add.w	r3, r9, #20
 8010ecc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8010ed0:	9202      	str	r2, [sp, #8]
 8010ed2:	1b3a      	subs	r2, r7, r4
 8010ed4:	3a15      	subs	r2, #21
 8010ed6:	f022 0203 	bic.w	r2, r2, #3
 8010eda:	3204      	adds	r2, #4
 8010edc:	f104 0115 	add.w	r1, r4, #21
 8010ee0:	428f      	cmp	r7, r1
 8010ee2:	bf38      	it	cc
 8010ee4:	2204      	movcc	r2, #4
 8010ee6:	9201      	str	r2, [sp, #4]
 8010ee8:	9a02      	ldr	r2, [sp, #8]
 8010eea:	9303      	str	r3, [sp, #12]
 8010eec:	429a      	cmp	r2, r3
 8010eee:	d80c      	bhi.n	8010f0a <__multiply+0x9e>
 8010ef0:	2e00      	cmp	r6, #0
 8010ef2:	dd03      	ble.n	8010efc <__multiply+0x90>
 8010ef4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010ef8:	2b00      	cmp	r3, #0
 8010efa:	d05a      	beq.n	8010fb2 <__multiply+0x146>
 8010efc:	6106      	str	r6, [r0, #16]
 8010efe:	b005      	add	sp, #20
 8010f00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f04:	f843 2b04 	str.w	r2, [r3], #4
 8010f08:	e7d8      	b.n	8010ebc <__multiply+0x50>
 8010f0a:	f8b3 a000 	ldrh.w	sl, [r3]
 8010f0e:	f1ba 0f00 	cmp.w	sl, #0
 8010f12:	d024      	beq.n	8010f5e <__multiply+0xf2>
 8010f14:	f104 0e14 	add.w	lr, r4, #20
 8010f18:	46a9      	mov	r9, r5
 8010f1a:	f04f 0c00 	mov.w	ip, #0
 8010f1e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8010f22:	f8d9 1000 	ldr.w	r1, [r9]
 8010f26:	fa1f fb82 	uxth.w	fp, r2
 8010f2a:	b289      	uxth	r1, r1
 8010f2c:	fb0a 110b 	mla	r1, sl, fp, r1
 8010f30:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8010f34:	f8d9 2000 	ldr.w	r2, [r9]
 8010f38:	4461      	add	r1, ip
 8010f3a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010f3e:	fb0a c20b 	mla	r2, sl, fp, ip
 8010f42:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8010f46:	b289      	uxth	r1, r1
 8010f48:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8010f4c:	4577      	cmp	r7, lr
 8010f4e:	f849 1b04 	str.w	r1, [r9], #4
 8010f52:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010f56:	d8e2      	bhi.n	8010f1e <__multiply+0xb2>
 8010f58:	9a01      	ldr	r2, [sp, #4]
 8010f5a:	f845 c002 	str.w	ip, [r5, r2]
 8010f5e:	9a03      	ldr	r2, [sp, #12]
 8010f60:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8010f64:	3304      	adds	r3, #4
 8010f66:	f1b9 0f00 	cmp.w	r9, #0
 8010f6a:	d020      	beq.n	8010fae <__multiply+0x142>
 8010f6c:	6829      	ldr	r1, [r5, #0]
 8010f6e:	f104 0c14 	add.w	ip, r4, #20
 8010f72:	46ae      	mov	lr, r5
 8010f74:	f04f 0a00 	mov.w	sl, #0
 8010f78:	f8bc b000 	ldrh.w	fp, [ip]
 8010f7c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8010f80:	fb09 220b 	mla	r2, r9, fp, r2
 8010f84:	4492      	add	sl, r2
 8010f86:	b289      	uxth	r1, r1
 8010f88:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8010f8c:	f84e 1b04 	str.w	r1, [lr], #4
 8010f90:	f85c 2b04 	ldr.w	r2, [ip], #4
 8010f94:	f8be 1000 	ldrh.w	r1, [lr]
 8010f98:	0c12      	lsrs	r2, r2, #16
 8010f9a:	fb09 1102 	mla	r1, r9, r2, r1
 8010f9e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8010fa2:	4567      	cmp	r7, ip
 8010fa4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010fa8:	d8e6      	bhi.n	8010f78 <__multiply+0x10c>
 8010faa:	9a01      	ldr	r2, [sp, #4]
 8010fac:	50a9      	str	r1, [r5, r2]
 8010fae:	3504      	adds	r5, #4
 8010fb0:	e79a      	b.n	8010ee8 <__multiply+0x7c>
 8010fb2:	3e01      	subs	r6, #1
 8010fb4:	e79c      	b.n	8010ef0 <__multiply+0x84>
 8010fb6:	bf00      	nop
 8010fb8:	08012067 	.word	0x08012067
 8010fbc:	080120d8 	.word	0x080120d8

08010fc0 <__pow5mult>:
 8010fc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010fc4:	4615      	mov	r5, r2
 8010fc6:	f012 0203 	ands.w	r2, r2, #3
 8010fca:	4606      	mov	r6, r0
 8010fcc:	460f      	mov	r7, r1
 8010fce:	d007      	beq.n	8010fe0 <__pow5mult+0x20>
 8010fd0:	4c25      	ldr	r4, [pc, #148]	; (8011068 <__pow5mult+0xa8>)
 8010fd2:	3a01      	subs	r2, #1
 8010fd4:	2300      	movs	r3, #0
 8010fd6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010fda:	f7ff fe9b 	bl	8010d14 <__multadd>
 8010fde:	4607      	mov	r7, r0
 8010fe0:	10ad      	asrs	r5, r5, #2
 8010fe2:	d03d      	beq.n	8011060 <__pow5mult+0xa0>
 8010fe4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010fe6:	b97c      	cbnz	r4, 8011008 <__pow5mult+0x48>
 8010fe8:	2010      	movs	r0, #16
 8010fea:	f7fe f8c9 	bl	800f180 <malloc>
 8010fee:	4602      	mov	r2, r0
 8010ff0:	6270      	str	r0, [r6, #36]	; 0x24
 8010ff2:	b928      	cbnz	r0, 8011000 <__pow5mult+0x40>
 8010ff4:	4b1d      	ldr	r3, [pc, #116]	; (801106c <__pow5mult+0xac>)
 8010ff6:	481e      	ldr	r0, [pc, #120]	; (8011070 <__pow5mult+0xb0>)
 8010ff8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8010ffc:	f000 fc60 	bl	80118c0 <__assert_func>
 8011000:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011004:	6004      	str	r4, [r0, #0]
 8011006:	60c4      	str	r4, [r0, #12]
 8011008:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801100c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011010:	b94c      	cbnz	r4, 8011026 <__pow5mult+0x66>
 8011012:	f240 2171 	movw	r1, #625	; 0x271
 8011016:	4630      	mov	r0, r6
 8011018:	f7ff ff12 	bl	8010e40 <__i2b>
 801101c:	2300      	movs	r3, #0
 801101e:	f8c8 0008 	str.w	r0, [r8, #8]
 8011022:	4604      	mov	r4, r0
 8011024:	6003      	str	r3, [r0, #0]
 8011026:	f04f 0900 	mov.w	r9, #0
 801102a:	07eb      	lsls	r3, r5, #31
 801102c:	d50a      	bpl.n	8011044 <__pow5mult+0x84>
 801102e:	4639      	mov	r1, r7
 8011030:	4622      	mov	r2, r4
 8011032:	4630      	mov	r0, r6
 8011034:	f7ff ff1a 	bl	8010e6c <__multiply>
 8011038:	4639      	mov	r1, r7
 801103a:	4680      	mov	r8, r0
 801103c:	4630      	mov	r0, r6
 801103e:	f7ff fe47 	bl	8010cd0 <_Bfree>
 8011042:	4647      	mov	r7, r8
 8011044:	106d      	asrs	r5, r5, #1
 8011046:	d00b      	beq.n	8011060 <__pow5mult+0xa0>
 8011048:	6820      	ldr	r0, [r4, #0]
 801104a:	b938      	cbnz	r0, 801105c <__pow5mult+0x9c>
 801104c:	4622      	mov	r2, r4
 801104e:	4621      	mov	r1, r4
 8011050:	4630      	mov	r0, r6
 8011052:	f7ff ff0b 	bl	8010e6c <__multiply>
 8011056:	6020      	str	r0, [r4, #0]
 8011058:	f8c0 9000 	str.w	r9, [r0]
 801105c:	4604      	mov	r4, r0
 801105e:	e7e4      	b.n	801102a <__pow5mult+0x6a>
 8011060:	4638      	mov	r0, r7
 8011062:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011066:	bf00      	nop
 8011068:	08012228 	.word	0x08012228
 801106c:	08011ff5 	.word	0x08011ff5
 8011070:	080120d8 	.word	0x080120d8

08011074 <__lshift>:
 8011074:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011078:	460c      	mov	r4, r1
 801107a:	6849      	ldr	r1, [r1, #4]
 801107c:	6923      	ldr	r3, [r4, #16]
 801107e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011082:	68a3      	ldr	r3, [r4, #8]
 8011084:	4607      	mov	r7, r0
 8011086:	4691      	mov	r9, r2
 8011088:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801108c:	f108 0601 	add.w	r6, r8, #1
 8011090:	42b3      	cmp	r3, r6
 8011092:	db0b      	blt.n	80110ac <__lshift+0x38>
 8011094:	4638      	mov	r0, r7
 8011096:	f7ff fddb 	bl	8010c50 <_Balloc>
 801109a:	4605      	mov	r5, r0
 801109c:	b948      	cbnz	r0, 80110b2 <__lshift+0x3e>
 801109e:	4602      	mov	r2, r0
 80110a0:	4b2a      	ldr	r3, [pc, #168]	; (801114c <__lshift+0xd8>)
 80110a2:	482b      	ldr	r0, [pc, #172]	; (8011150 <__lshift+0xdc>)
 80110a4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80110a8:	f000 fc0a 	bl	80118c0 <__assert_func>
 80110ac:	3101      	adds	r1, #1
 80110ae:	005b      	lsls	r3, r3, #1
 80110b0:	e7ee      	b.n	8011090 <__lshift+0x1c>
 80110b2:	2300      	movs	r3, #0
 80110b4:	f100 0114 	add.w	r1, r0, #20
 80110b8:	f100 0210 	add.w	r2, r0, #16
 80110bc:	4618      	mov	r0, r3
 80110be:	4553      	cmp	r3, sl
 80110c0:	db37      	blt.n	8011132 <__lshift+0xbe>
 80110c2:	6920      	ldr	r0, [r4, #16]
 80110c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80110c8:	f104 0314 	add.w	r3, r4, #20
 80110cc:	f019 091f 	ands.w	r9, r9, #31
 80110d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80110d4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80110d8:	d02f      	beq.n	801113a <__lshift+0xc6>
 80110da:	f1c9 0e20 	rsb	lr, r9, #32
 80110de:	468a      	mov	sl, r1
 80110e0:	f04f 0c00 	mov.w	ip, #0
 80110e4:	681a      	ldr	r2, [r3, #0]
 80110e6:	fa02 f209 	lsl.w	r2, r2, r9
 80110ea:	ea42 020c 	orr.w	r2, r2, ip
 80110ee:	f84a 2b04 	str.w	r2, [sl], #4
 80110f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80110f6:	4298      	cmp	r0, r3
 80110f8:	fa22 fc0e 	lsr.w	ip, r2, lr
 80110fc:	d8f2      	bhi.n	80110e4 <__lshift+0x70>
 80110fe:	1b03      	subs	r3, r0, r4
 8011100:	3b15      	subs	r3, #21
 8011102:	f023 0303 	bic.w	r3, r3, #3
 8011106:	3304      	adds	r3, #4
 8011108:	f104 0215 	add.w	r2, r4, #21
 801110c:	4290      	cmp	r0, r2
 801110e:	bf38      	it	cc
 8011110:	2304      	movcc	r3, #4
 8011112:	f841 c003 	str.w	ip, [r1, r3]
 8011116:	f1bc 0f00 	cmp.w	ip, #0
 801111a:	d001      	beq.n	8011120 <__lshift+0xac>
 801111c:	f108 0602 	add.w	r6, r8, #2
 8011120:	3e01      	subs	r6, #1
 8011122:	4638      	mov	r0, r7
 8011124:	612e      	str	r6, [r5, #16]
 8011126:	4621      	mov	r1, r4
 8011128:	f7ff fdd2 	bl	8010cd0 <_Bfree>
 801112c:	4628      	mov	r0, r5
 801112e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011132:	f842 0f04 	str.w	r0, [r2, #4]!
 8011136:	3301      	adds	r3, #1
 8011138:	e7c1      	b.n	80110be <__lshift+0x4a>
 801113a:	3904      	subs	r1, #4
 801113c:	f853 2b04 	ldr.w	r2, [r3], #4
 8011140:	f841 2f04 	str.w	r2, [r1, #4]!
 8011144:	4298      	cmp	r0, r3
 8011146:	d8f9      	bhi.n	801113c <__lshift+0xc8>
 8011148:	e7ea      	b.n	8011120 <__lshift+0xac>
 801114a:	bf00      	nop
 801114c:	08012067 	.word	0x08012067
 8011150:	080120d8 	.word	0x080120d8

08011154 <__mcmp>:
 8011154:	b530      	push	{r4, r5, lr}
 8011156:	6902      	ldr	r2, [r0, #16]
 8011158:	690c      	ldr	r4, [r1, #16]
 801115a:	1b12      	subs	r2, r2, r4
 801115c:	d10e      	bne.n	801117c <__mcmp+0x28>
 801115e:	f100 0314 	add.w	r3, r0, #20
 8011162:	3114      	adds	r1, #20
 8011164:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8011168:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801116c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8011170:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8011174:	42a5      	cmp	r5, r4
 8011176:	d003      	beq.n	8011180 <__mcmp+0x2c>
 8011178:	d305      	bcc.n	8011186 <__mcmp+0x32>
 801117a:	2201      	movs	r2, #1
 801117c:	4610      	mov	r0, r2
 801117e:	bd30      	pop	{r4, r5, pc}
 8011180:	4283      	cmp	r3, r0
 8011182:	d3f3      	bcc.n	801116c <__mcmp+0x18>
 8011184:	e7fa      	b.n	801117c <__mcmp+0x28>
 8011186:	f04f 32ff 	mov.w	r2, #4294967295
 801118a:	e7f7      	b.n	801117c <__mcmp+0x28>

0801118c <__mdiff>:
 801118c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011190:	460c      	mov	r4, r1
 8011192:	4606      	mov	r6, r0
 8011194:	4611      	mov	r1, r2
 8011196:	4620      	mov	r0, r4
 8011198:	4690      	mov	r8, r2
 801119a:	f7ff ffdb 	bl	8011154 <__mcmp>
 801119e:	1e05      	subs	r5, r0, #0
 80111a0:	d110      	bne.n	80111c4 <__mdiff+0x38>
 80111a2:	4629      	mov	r1, r5
 80111a4:	4630      	mov	r0, r6
 80111a6:	f7ff fd53 	bl	8010c50 <_Balloc>
 80111aa:	b930      	cbnz	r0, 80111ba <__mdiff+0x2e>
 80111ac:	4b3a      	ldr	r3, [pc, #232]	; (8011298 <__mdiff+0x10c>)
 80111ae:	4602      	mov	r2, r0
 80111b0:	f240 2132 	movw	r1, #562	; 0x232
 80111b4:	4839      	ldr	r0, [pc, #228]	; (801129c <__mdiff+0x110>)
 80111b6:	f000 fb83 	bl	80118c0 <__assert_func>
 80111ba:	2301      	movs	r3, #1
 80111bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80111c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80111c4:	bfa4      	itt	ge
 80111c6:	4643      	movge	r3, r8
 80111c8:	46a0      	movge	r8, r4
 80111ca:	4630      	mov	r0, r6
 80111cc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80111d0:	bfa6      	itte	ge
 80111d2:	461c      	movge	r4, r3
 80111d4:	2500      	movge	r5, #0
 80111d6:	2501      	movlt	r5, #1
 80111d8:	f7ff fd3a 	bl	8010c50 <_Balloc>
 80111dc:	b920      	cbnz	r0, 80111e8 <__mdiff+0x5c>
 80111de:	4b2e      	ldr	r3, [pc, #184]	; (8011298 <__mdiff+0x10c>)
 80111e0:	4602      	mov	r2, r0
 80111e2:	f44f 7110 	mov.w	r1, #576	; 0x240
 80111e6:	e7e5      	b.n	80111b4 <__mdiff+0x28>
 80111e8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80111ec:	6926      	ldr	r6, [r4, #16]
 80111ee:	60c5      	str	r5, [r0, #12]
 80111f0:	f104 0914 	add.w	r9, r4, #20
 80111f4:	f108 0514 	add.w	r5, r8, #20
 80111f8:	f100 0e14 	add.w	lr, r0, #20
 80111fc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8011200:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8011204:	f108 0210 	add.w	r2, r8, #16
 8011208:	46f2      	mov	sl, lr
 801120a:	2100      	movs	r1, #0
 801120c:	f859 3b04 	ldr.w	r3, [r9], #4
 8011210:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8011214:	fa1f f883 	uxth.w	r8, r3
 8011218:	fa11 f18b 	uxtah	r1, r1, fp
 801121c:	0c1b      	lsrs	r3, r3, #16
 801121e:	eba1 0808 	sub.w	r8, r1, r8
 8011222:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8011226:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801122a:	fa1f f888 	uxth.w	r8, r8
 801122e:	1419      	asrs	r1, r3, #16
 8011230:	454e      	cmp	r6, r9
 8011232:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8011236:	f84a 3b04 	str.w	r3, [sl], #4
 801123a:	d8e7      	bhi.n	801120c <__mdiff+0x80>
 801123c:	1b33      	subs	r3, r6, r4
 801123e:	3b15      	subs	r3, #21
 8011240:	f023 0303 	bic.w	r3, r3, #3
 8011244:	3304      	adds	r3, #4
 8011246:	3415      	adds	r4, #21
 8011248:	42a6      	cmp	r6, r4
 801124a:	bf38      	it	cc
 801124c:	2304      	movcc	r3, #4
 801124e:	441d      	add	r5, r3
 8011250:	4473      	add	r3, lr
 8011252:	469e      	mov	lr, r3
 8011254:	462e      	mov	r6, r5
 8011256:	4566      	cmp	r6, ip
 8011258:	d30e      	bcc.n	8011278 <__mdiff+0xec>
 801125a:	f10c 0203 	add.w	r2, ip, #3
 801125e:	1b52      	subs	r2, r2, r5
 8011260:	f022 0203 	bic.w	r2, r2, #3
 8011264:	3d03      	subs	r5, #3
 8011266:	45ac      	cmp	ip, r5
 8011268:	bf38      	it	cc
 801126a:	2200      	movcc	r2, #0
 801126c:	441a      	add	r2, r3
 801126e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8011272:	b17b      	cbz	r3, 8011294 <__mdiff+0x108>
 8011274:	6107      	str	r7, [r0, #16]
 8011276:	e7a3      	b.n	80111c0 <__mdiff+0x34>
 8011278:	f856 8b04 	ldr.w	r8, [r6], #4
 801127c:	fa11 f288 	uxtah	r2, r1, r8
 8011280:	1414      	asrs	r4, r2, #16
 8011282:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8011286:	b292      	uxth	r2, r2
 8011288:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801128c:	f84e 2b04 	str.w	r2, [lr], #4
 8011290:	1421      	asrs	r1, r4, #16
 8011292:	e7e0      	b.n	8011256 <__mdiff+0xca>
 8011294:	3f01      	subs	r7, #1
 8011296:	e7ea      	b.n	801126e <__mdiff+0xe2>
 8011298:	08012067 	.word	0x08012067
 801129c:	080120d8 	.word	0x080120d8

080112a0 <__d2b>:
 80112a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80112a4:	4689      	mov	r9, r1
 80112a6:	2101      	movs	r1, #1
 80112a8:	ec57 6b10 	vmov	r6, r7, d0
 80112ac:	4690      	mov	r8, r2
 80112ae:	f7ff fccf 	bl	8010c50 <_Balloc>
 80112b2:	4604      	mov	r4, r0
 80112b4:	b930      	cbnz	r0, 80112c4 <__d2b+0x24>
 80112b6:	4602      	mov	r2, r0
 80112b8:	4b25      	ldr	r3, [pc, #148]	; (8011350 <__d2b+0xb0>)
 80112ba:	4826      	ldr	r0, [pc, #152]	; (8011354 <__d2b+0xb4>)
 80112bc:	f240 310a 	movw	r1, #778	; 0x30a
 80112c0:	f000 fafe 	bl	80118c0 <__assert_func>
 80112c4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80112c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80112cc:	bb35      	cbnz	r5, 801131c <__d2b+0x7c>
 80112ce:	2e00      	cmp	r6, #0
 80112d0:	9301      	str	r3, [sp, #4]
 80112d2:	d028      	beq.n	8011326 <__d2b+0x86>
 80112d4:	4668      	mov	r0, sp
 80112d6:	9600      	str	r6, [sp, #0]
 80112d8:	f7ff fd82 	bl	8010de0 <__lo0bits>
 80112dc:	9900      	ldr	r1, [sp, #0]
 80112de:	b300      	cbz	r0, 8011322 <__d2b+0x82>
 80112e0:	9a01      	ldr	r2, [sp, #4]
 80112e2:	f1c0 0320 	rsb	r3, r0, #32
 80112e6:	fa02 f303 	lsl.w	r3, r2, r3
 80112ea:	430b      	orrs	r3, r1
 80112ec:	40c2      	lsrs	r2, r0
 80112ee:	6163      	str	r3, [r4, #20]
 80112f0:	9201      	str	r2, [sp, #4]
 80112f2:	9b01      	ldr	r3, [sp, #4]
 80112f4:	61a3      	str	r3, [r4, #24]
 80112f6:	2b00      	cmp	r3, #0
 80112f8:	bf14      	ite	ne
 80112fa:	2202      	movne	r2, #2
 80112fc:	2201      	moveq	r2, #1
 80112fe:	6122      	str	r2, [r4, #16]
 8011300:	b1d5      	cbz	r5, 8011338 <__d2b+0x98>
 8011302:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8011306:	4405      	add	r5, r0
 8011308:	f8c9 5000 	str.w	r5, [r9]
 801130c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011310:	f8c8 0000 	str.w	r0, [r8]
 8011314:	4620      	mov	r0, r4
 8011316:	b003      	add	sp, #12
 8011318:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801131c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011320:	e7d5      	b.n	80112ce <__d2b+0x2e>
 8011322:	6161      	str	r1, [r4, #20]
 8011324:	e7e5      	b.n	80112f2 <__d2b+0x52>
 8011326:	a801      	add	r0, sp, #4
 8011328:	f7ff fd5a 	bl	8010de0 <__lo0bits>
 801132c:	9b01      	ldr	r3, [sp, #4]
 801132e:	6163      	str	r3, [r4, #20]
 8011330:	2201      	movs	r2, #1
 8011332:	6122      	str	r2, [r4, #16]
 8011334:	3020      	adds	r0, #32
 8011336:	e7e3      	b.n	8011300 <__d2b+0x60>
 8011338:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801133c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8011340:	f8c9 0000 	str.w	r0, [r9]
 8011344:	6918      	ldr	r0, [r3, #16]
 8011346:	f7ff fd2b 	bl	8010da0 <__hi0bits>
 801134a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801134e:	e7df      	b.n	8011310 <__d2b+0x70>
 8011350:	08012067 	.word	0x08012067
 8011354:	080120d8 	.word	0x080120d8

08011358 <_calloc_r>:
 8011358:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801135a:	fba1 2402 	umull	r2, r4, r1, r2
 801135e:	b94c      	cbnz	r4, 8011374 <_calloc_r+0x1c>
 8011360:	4611      	mov	r1, r2
 8011362:	9201      	str	r2, [sp, #4]
 8011364:	f7fd ff9e 	bl	800f2a4 <_malloc_r>
 8011368:	9a01      	ldr	r2, [sp, #4]
 801136a:	4605      	mov	r5, r0
 801136c:	b930      	cbnz	r0, 801137c <_calloc_r+0x24>
 801136e:	4628      	mov	r0, r5
 8011370:	b003      	add	sp, #12
 8011372:	bd30      	pop	{r4, r5, pc}
 8011374:	220c      	movs	r2, #12
 8011376:	6002      	str	r2, [r0, #0]
 8011378:	2500      	movs	r5, #0
 801137a:	e7f8      	b.n	801136e <_calloc_r+0x16>
 801137c:	4621      	mov	r1, r4
 801137e:	f7fd ff1d 	bl	800f1bc <memset>
 8011382:	e7f4      	b.n	801136e <_calloc_r+0x16>

08011384 <_realloc_r>:
 8011384:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011388:	4680      	mov	r8, r0
 801138a:	4614      	mov	r4, r2
 801138c:	460e      	mov	r6, r1
 801138e:	b921      	cbnz	r1, 801139a <_realloc_r+0x16>
 8011390:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011394:	4611      	mov	r1, r2
 8011396:	f7fd bf85 	b.w	800f2a4 <_malloc_r>
 801139a:	b92a      	cbnz	r2, 80113a8 <_realloc_r+0x24>
 801139c:	f7fd ff16 	bl	800f1cc <_free_r>
 80113a0:	4625      	mov	r5, r4
 80113a2:	4628      	mov	r0, r5
 80113a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80113a8:	f000 fc16 	bl	8011bd8 <_malloc_usable_size_r>
 80113ac:	4284      	cmp	r4, r0
 80113ae:	4607      	mov	r7, r0
 80113b0:	d802      	bhi.n	80113b8 <_realloc_r+0x34>
 80113b2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80113b6:	d812      	bhi.n	80113de <_realloc_r+0x5a>
 80113b8:	4621      	mov	r1, r4
 80113ba:	4640      	mov	r0, r8
 80113bc:	f7fd ff72 	bl	800f2a4 <_malloc_r>
 80113c0:	4605      	mov	r5, r0
 80113c2:	2800      	cmp	r0, #0
 80113c4:	d0ed      	beq.n	80113a2 <_realloc_r+0x1e>
 80113c6:	42bc      	cmp	r4, r7
 80113c8:	4622      	mov	r2, r4
 80113ca:	4631      	mov	r1, r6
 80113cc:	bf28      	it	cs
 80113ce:	463a      	movcs	r2, r7
 80113d0:	f7fd fee6 	bl	800f1a0 <memcpy>
 80113d4:	4631      	mov	r1, r6
 80113d6:	4640      	mov	r0, r8
 80113d8:	f7fd fef8 	bl	800f1cc <_free_r>
 80113dc:	e7e1      	b.n	80113a2 <_realloc_r+0x1e>
 80113de:	4635      	mov	r5, r6
 80113e0:	e7df      	b.n	80113a2 <_realloc_r+0x1e>

080113e2 <__sfputc_r>:
 80113e2:	6893      	ldr	r3, [r2, #8]
 80113e4:	3b01      	subs	r3, #1
 80113e6:	2b00      	cmp	r3, #0
 80113e8:	b410      	push	{r4}
 80113ea:	6093      	str	r3, [r2, #8]
 80113ec:	da08      	bge.n	8011400 <__sfputc_r+0x1e>
 80113ee:	6994      	ldr	r4, [r2, #24]
 80113f0:	42a3      	cmp	r3, r4
 80113f2:	db01      	blt.n	80113f8 <__sfputc_r+0x16>
 80113f4:	290a      	cmp	r1, #10
 80113f6:	d103      	bne.n	8011400 <__sfputc_r+0x1e>
 80113f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80113fc:	f000 b98e 	b.w	801171c <__swbuf_r>
 8011400:	6813      	ldr	r3, [r2, #0]
 8011402:	1c58      	adds	r0, r3, #1
 8011404:	6010      	str	r0, [r2, #0]
 8011406:	7019      	strb	r1, [r3, #0]
 8011408:	4608      	mov	r0, r1
 801140a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801140e:	4770      	bx	lr

08011410 <__sfputs_r>:
 8011410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011412:	4606      	mov	r6, r0
 8011414:	460f      	mov	r7, r1
 8011416:	4614      	mov	r4, r2
 8011418:	18d5      	adds	r5, r2, r3
 801141a:	42ac      	cmp	r4, r5
 801141c:	d101      	bne.n	8011422 <__sfputs_r+0x12>
 801141e:	2000      	movs	r0, #0
 8011420:	e007      	b.n	8011432 <__sfputs_r+0x22>
 8011422:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011426:	463a      	mov	r2, r7
 8011428:	4630      	mov	r0, r6
 801142a:	f7ff ffda 	bl	80113e2 <__sfputc_r>
 801142e:	1c43      	adds	r3, r0, #1
 8011430:	d1f3      	bne.n	801141a <__sfputs_r+0xa>
 8011432:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011434 <_vfiprintf_r>:
 8011434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011438:	460d      	mov	r5, r1
 801143a:	b09d      	sub	sp, #116	; 0x74
 801143c:	4614      	mov	r4, r2
 801143e:	4698      	mov	r8, r3
 8011440:	4606      	mov	r6, r0
 8011442:	b118      	cbz	r0, 801144c <_vfiprintf_r+0x18>
 8011444:	6983      	ldr	r3, [r0, #24]
 8011446:	b90b      	cbnz	r3, 801144c <_vfiprintf_r+0x18>
 8011448:	f7ff fb50 	bl	8010aec <__sinit>
 801144c:	4b89      	ldr	r3, [pc, #548]	; (8011674 <_vfiprintf_r+0x240>)
 801144e:	429d      	cmp	r5, r3
 8011450:	d11b      	bne.n	801148a <_vfiprintf_r+0x56>
 8011452:	6875      	ldr	r5, [r6, #4]
 8011454:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011456:	07d9      	lsls	r1, r3, #31
 8011458:	d405      	bmi.n	8011466 <_vfiprintf_r+0x32>
 801145a:	89ab      	ldrh	r3, [r5, #12]
 801145c:	059a      	lsls	r2, r3, #22
 801145e:	d402      	bmi.n	8011466 <_vfiprintf_r+0x32>
 8011460:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011462:	f7ff fbe6 	bl	8010c32 <__retarget_lock_acquire_recursive>
 8011466:	89ab      	ldrh	r3, [r5, #12]
 8011468:	071b      	lsls	r3, r3, #28
 801146a:	d501      	bpl.n	8011470 <_vfiprintf_r+0x3c>
 801146c:	692b      	ldr	r3, [r5, #16]
 801146e:	b9eb      	cbnz	r3, 80114ac <_vfiprintf_r+0x78>
 8011470:	4629      	mov	r1, r5
 8011472:	4630      	mov	r0, r6
 8011474:	f000 f9b6 	bl	80117e4 <__swsetup_r>
 8011478:	b1c0      	cbz	r0, 80114ac <_vfiprintf_r+0x78>
 801147a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801147c:	07dc      	lsls	r4, r3, #31
 801147e:	d50e      	bpl.n	801149e <_vfiprintf_r+0x6a>
 8011480:	f04f 30ff 	mov.w	r0, #4294967295
 8011484:	b01d      	add	sp, #116	; 0x74
 8011486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801148a:	4b7b      	ldr	r3, [pc, #492]	; (8011678 <_vfiprintf_r+0x244>)
 801148c:	429d      	cmp	r5, r3
 801148e:	d101      	bne.n	8011494 <_vfiprintf_r+0x60>
 8011490:	68b5      	ldr	r5, [r6, #8]
 8011492:	e7df      	b.n	8011454 <_vfiprintf_r+0x20>
 8011494:	4b79      	ldr	r3, [pc, #484]	; (801167c <_vfiprintf_r+0x248>)
 8011496:	429d      	cmp	r5, r3
 8011498:	bf08      	it	eq
 801149a:	68f5      	ldreq	r5, [r6, #12]
 801149c:	e7da      	b.n	8011454 <_vfiprintf_r+0x20>
 801149e:	89ab      	ldrh	r3, [r5, #12]
 80114a0:	0598      	lsls	r0, r3, #22
 80114a2:	d4ed      	bmi.n	8011480 <_vfiprintf_r+0x4c>
 80114a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80114a6:	f7ff fbc5 	bl	8010c34 <__retarget_lock_release_recursive>
 80114aa:	e7e9      	b.n	8011480 <_vfiprintf_r+0x4c>
 80114ac:	2300      	movs	r3, #0
 80114ae:	9309      	str	r3, [sp, #36]	; 0x24
 80114b0:	2320      	movs	r3, #32
 80114b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80114b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80114ba:	2330      	movs	r3, #48	; 0x30
 80114bc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8011680 <_vfiprintf_r+0x24c>
 80114c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80114c4:	f04f 0901 	mov.w	r9, #1
 80114c8:	4623      	mov	r3, r4
 80114ca:	469a      	mov	sl, r3
 80114cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80114d0:	b10a      	cbz	r2, 80114d6 <_vfiprintf_r+0xa2>
 80114d2:	2a25      	cmp	r2, #37	; 0x25
 80114d4:	d1f9      	bne.n	80114ca <_vfiprintf_r+0x96>
 80114d6:	ebba 0b04 	subs.w	fp, sl, r4
 80114da:	d00b      	beq.n	80114f4 <_vfiprintf_r+0xc0>
 80114dc:	465b      	mov	r3, fp
 80114de:	4622      	mov	r2, r4
 80114e0:	4629      	mov	r1, r5
 80114e2:	4630      	mov	r0, r6
 80114e4:	f7ff ff94 	bl	8011410 <__sfputs_r>
 80114e8:	3001      	adds	r0, #1
 80114ea:	f000 80aa 	beq.w	8011642 <_vfiprintf_r+0x20e>
 80114ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80114f0:	445a      	add	r2, fp
 80114f2:	9209      	str	r2, [sp, #36]	; 0x24
 80114f4:	f89a 3000 	ldrb.w	r3, [sl]
 80114f8:	2b00      	cmp	r3, #0
 80114fa:	f000 80a2 	beq.w	8011642 <_vfiprintf_r+0x20e>
 80114fe:	2300      	movs	r3, #0
 8011500:	f04f 32ff 	mov.w	r2, #4294967295
 8011504:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011508:	f10a 0a01 	add.w	sl, sl, #1
 801150c:	9304      	str	r3, [sp, #16]
 801150e:	9307      	str	r3, [sp, #28]
 8011510:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011514:	931a      	str	r3, [sp, #104]	; 0x68
 8011516:	4654      	mov	r4, sl
 8011518:	2205      	movs	r2, #5
 801151a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801151e:	4858      	ldr	r0, [pc, #352]	; (8011680 <_vfiprintf_r+0x24c>)
 8011520:	f7ee fe66 	bl	80001f0 <memchr>
 8011524:	9a04      	ldr	r2, [sp, #16]
 8011526:	b9d8      	cbnz	r0, 8011560 <_vfiprintf_r+0x12c>
 8011528:	06d1      	lsls	r1, r2, #27
 801152a:	bf44      	itt	mi
 801152c:	2320      	movmi	r3, #32
 801152e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011532:	0713      	lsls	r3, r2, #28
 8011534:	bf44      	itt	mi
 8011536:	232b      	movmi	r3, #43	; 0x2b
 8011538:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801153c:	f89a 3000 	ldrb.w	r3, [sl]
 8011540:	2b2a      	cmp	r3, #42	; 0x2a
 8011542:	d015      	beq.n	8011570 <_vfiprintf_r+0x13c>
 8011544:	9a07      	ldr	r2, [sp, #28]
 8011546:	4654      	mov	r4, sl
 8011548:	2000      	movs	r0, #0
 801154a:	f04f 0c0a 	mov.w	ip, #10
 801154e:	4621      	mov	r1, r4
 8011550:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011554:	3b30      	subs	r3, #48	; 0x30
 8011556:	2b09      	cmp	r3, #9
 8011558:	d94e      	bls.n	80115f8 <_vfiprintf_r+0x1c4>
 801155a:	b1b0      	cbz	r0, 801158a <_vfiprintf_r+0x156>
 801155c:	9207      	str	r2, [sp, #28]
 801155e:	e014      	b.n	801158a <_vfiprintf_r+0x156>
 8011560:	eba0 0308 	sub.w	r3, r0, r8
 8011564:	fa09 f303 	lsl.w	r3, r9, r3
 8011568:	4313      	orrs	r3, r2
 801156a:	9304      	str	r3, [sp, #16]
 801156c:	46a2      	mov	sl, r4
 801156e:	e7d2      	b.n	8011516 <_vfiprintf_r+0xe2>
 8011570:	9b03      	ldr	r3, [sp, #12]
 8011572:	1d19      	adds	r1, r3, #4
 8011574:	681b      	ldr	r3, [r3, #0]
 8011576:	9103      	str	r1, [sp, #12]
 8011578:	2b00      	cmp	r3, #0
 801157a:	bfbb      	ittet	lt
 801157c:	425b      	neglt	r3, r3
 801157e:	f042 0202 	orrlt.w	r2, r2, #2
 8011582:	9307      	strge	r3, [sp, #28]
 8011584:	9307      	strlt	r3, [sp, #28]
 8011586:	bfb8      	it	lt
 8011588:	9204      	strlt	r2, [sp, #16]
 801158a:	7823      	ldrb	r3, [r4, #0]
 801158c:	2b2e      	cmp	r3, #46	; 0x2e
 801158e:	d10c      	bne.n	80115aa <_vfiprintf_r+0x176>
 8011590:	7863      	ldrb	r3, [r4, #1]
 8011592:	2b2a      	cmp	r3, #42	; 0x2a
 8011594:	d135      	bne.n	8011602 <_vfiprintf_r+0x1ce>
 8011596:	9b03      	ldr	r3, [sp, #12]
 8011598:	1d1a      	adds	r2, r3, #4
 801159a:	681b      	ldr	r3, [r3, #0]
 801159c:	9203      	str	r2, [sp, #12]
 801159e:	2b00      	cmp	r3, #0
 80115a0:	bfb8      	it	lt
 80115a2:	f04f 33ff 	movlt.w	r3, #4294967295
 80115a6:	3402      	adds	r4, #2
 80115a8:	9305      	str	r3, [sp, #20]
 80115aa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8011690 <_vfiprintf_r+0x25c>
 80115ae:	7821      	ldrb	r1, [r4, #0]
 80115b0:	2203      	movs	r2, #3
 80115b2:	4650      	mov	r0, sl
 80115b4:	f7ee fe1c 	bl	80001f0 <memchr>
 80115b8:	b140      	cbz	r0, 80115cc <_vfiprintf_r+0x198>
 80115ba:	2340      	movs	r3, #64	; 0x40
 80115bc:	eba0 000a 	sub.w	r0, r0, sl
 80115c0:	fa03 f000 	lsl.w	r0, r3, r0
 80115c4:	9b04      	ldr	r3, [sp, #16]
 80115c6:	4303      	orrs	r3, r0
 80115c8:	3401      	adds	r4, #1
 80115ca:	9304      	str	r3, [sp, #16]
 80115cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80115d0:	482c      	ldr	r0, [pc, #176]	; (8011684 <_vfiprintf_r+0x250>)
 80115d2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80115d6:	2206      	movs	r2, #6
 80115d8:	f7ee fe0a 	bl	80001f0 <memchr>
 80115dc:	2800      	cmp	r0, #0
 80115de:	d03f      	beq.n	8011660 <_vfiprintf_r+0x22c>
 80115e0:	4b29      	ldr	r3, [pc, #164]	; (8011688 <_vfiprintf_r+0x254>)
 80115e2:	bb1b      	cbnz	r3, 801162c <_vfiprintf_r+0x1f8>
 80115e4:	9b03      	ldr	r3, [sp, #12]
 80115e6:	3307      	adds	r3, #7
 80115e8:	f023 0307 	bic.w	r3, r3, #7
 80115ec:	3308      	adds	r3, #8
 80115ee:	9303      	str	r3, [sp, #12]
 80115f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80115f2:	443b      	add	r3, r7
 80115f4:	9309      	str	r3, [sp, #36]	; 0x24
 80115f6:	e767      	b.n	80114c8 <_vfiprintf_r+0x94>
 80115f8:	fb0c 3202 	mla	r2, ip, r2, r3
 80115fc:	460c      	mov	r4, r1
 80115fe:	2001      	movs	r0, #1
 8011600:	e7a5      	b.n	801154e <_vfiprintf_r+0x11a>
 8011602:	2300      	movs	r3, #0
 8011604:	3401      	adds	r4, #1
 8011606:	9305      	str	r3, [sp, #20]
 8011608:	4619      	mov	r1, r3
 801160a:	f04f 0c0a 	mov.w	ip, #10
 801160e:	4620      	mov	r0, r4
 8011610:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011614:	3a30      	subs	r2, #48	; 0x30
 8011616:	2a09      	cmp	r2, #9
 8011618:	d903      	bls.n	8011622 <_vfiprintf_r+0x1ee>
 801161a:	2b00      	cmp	r3, #0
 801161c:	d0c5      	beq.n	80115aa <_vfiprintf_r+0x176>
 801161e:	9105      	str	r1, [sp, #20]
 8011620:	e7c3      	b.n	80115aa <_vfiprintf_r+0x176>
 8011622:	fb0c 2101 	mla	r1, ip, r1, r2
 8011626:	4604      	mov	r4, r0
 8011628:	2301      	movs	r3, #1
 801162a:	e7f0      	b.n	801160e <_vfiprintf_r+0x1da>
 801162c:	ab03      	add	r3, sp, #12
 801162e:	9300      	str	r3, [sp, #0]
 8011630:	462a      	mov	r2, r5
 8011632:	4b16      	ldr	r3, [pc, #88]	; (801168c <_vfiprintf_r+0x258>)
 8011634:	a904      	add	r1, sp, #16
 8011636:	4630      	mov	r0, r6
 8011638:	f7fd ff48 	bl	800f4cc <_printf_float>
 801163c:	4607      	mov	r7, r0
 801163e:	1c78      	adds	r0, r7, #1
 8011640:	d1d6      	bne.n	80115f0 <_vfiprintf_r+0x1bc>
 8011642:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011644:	07d9      	lsls	r1, r3, #31
 8011646:	d405      	bmi.n	8011654 <_vfiprintf_r+0x220>
 8011648:	89ab      	ldrh	r3, [r5, #12]
 801164a:	059a      	lsls	r2, r3, #22
 801164c:	d402      	bmi.n	8011654 <_vfiprintf_r+0x220>
 801164e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011650:	f7ff faf0 	bl	8010c34 <__retarget_lock_release_recursive>
 8011654:	89ab      	ldrh	r3, [r5, #12]
 8011656:	065b      	lsls	r3, r3, #25
 8011658:	f53f af12 	bmi.w	8011480 <_vfiprintf_r+0x4c>
 801165c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801165e:	e711      	b.n	8011484 <_vfiprintf_r+0x50>
 8011660:	ab03      	add	r3, sp, #12
 8011662:	9300      	str	r3, [sp, #0]
 8011664:	462a      	mov	r2, r5
 8011666:	4b09      	ldr	r3, [pc, #36]	; (801168c <_vfiprintf_r+0x258>)
 8011668:	a904      	add	r1, sp, #16
 801166a:	4630      	mov	r0, r6
 801166c:	f7fe f9d2 	bl	800fa14 <_printf_i>
 8011670:	e7e4      	b.n	801163c <_vfiprintf_r+0x208>
 8011672:	bf00      	nop
 8011674:	08012098 	.word	0x08012098
 8011678:	080120b8 	.word	0x080120b8
 801167c:	08012078 	.word	0x08012078
 8011680:	08012234 	.word	0x08012234
 8011684:	0801223e 	.word	0x0801223e
 8011688:	0800f4cd 	.word	0x0800f4cd
 801168c:	08011411 	.word	0x08011411
 8011690:	0801223a 	.word	0x0801223a

08011694 <__sread>:
 8011694:	b510      	push	{r4, lr}
 8011696:	460c      	mov	r4, r1
 8011698:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801169c:	f000 faa4 	bl	8011be8 <_read_r>
 80116a0:	2800      	cmp	r0, #0
 80116a2:	bfab      	itete	ge
 80116a4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80116a6:	89a3      	ldrhlt	r3, [r4, #12]
 80116a8:	181b      	addge	r3, r3, r0
 80116aa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80116ae:	bfac      	ite	ge
 80116b0:	6563      	strge	r3, [r4, #84]	; 0x54
 80116b2:	81a3      	strhlt	r3, [r4, #12]
 80116b4:	bd10      	pop	{r4, pc}

080116b6 <__swrite>:
 80116b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80116ba:	461f      	mov	r7, r3
 80116bc:	898b      	ldrh	r3, [r1, #12]
 80116be:	05db      	lsls	r3, r3, #23
 80116c0:	4605      	mov	r5, r0
 80116c2:	460c      	mov	r4, r1
 80116c4:	4616      	mov	r6, r2
 80116c6:	d505      	bpl.n	80116d4 <__swrite+0x1e>
 80116c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80116cc:	2302      	movs	r3, #2
 80116ce:	2200      	movs	r2, #0
 80116d0:	f000 f9f8 	bl	8011ac4 <_lseek_r>
 80116d4:	89a3      	ldrh	r3, [r4, #12]
 80116d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80116da:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80116de:	81a3      	strh	r3, [r4, #12]
 80116e0:	4632      	mov	r2, r6
 80116e2:	463b      	mov	r3, r7
 80116e4:	4628      	mov	r0, r5
 80116e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80116ea:	f000 b869 	b.w	80117c0 <_write_r>

080116ee <__sseek>:
 80116ee:	b510      	push	{r4, lr}
 80116f0:	460c      	mov	r4, r1
 80116f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80116f6:	f000 f9e5 	bl	8011ac4 <_lseek_r>
 80116fa:	1c43      	adds	r3, r0, #1
 80116fc:	89a3      	ldrh	r3, [r4, #12]
 80116fe:	bf15      	itete	ne
 8011700:	6560      	strne	r0, [r4, #84]	; 0x54
 8011702:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8011706:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801170a:	81a3      	strheq	r3, [r4, #12]
 801170c:	bf18      	it	ne
 801170e:	81a3      	strhne	r3, [r4, #12]
 8011710:	bd10      	pop	{r4, pc}

08011712 <__sclose>:
 8011712:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011716:	f000 b8f1 	b.w	80118fc <_close_r>
	...

0801171c <__swbuf_r>:
 801171c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801171e:	460e      	mov	r6, r1
 8011720:	4614      	mov	r4, r2
 8011722:	4605      	mov	r5, r0
 8011724:	b118      	cbz	r0, 801172e <__swbuf_r+0x12>
 8011726:	6983      	ldr	r3, [r0, #24]
 8011728:	b90b      	cbnz	r3, 801172e <__swbuf_r+0x12>
 801172a:	f7ff f9df 	bl	8010aec <__sinit>
 801172e:	4b21      	ldr	r3, [pc, #132]	; (80117b4 <__swbuf_r+0x98>)
 8011730:	429c      	cmp	r4, r3
 8011732:	d12b      	bne.n	801178c <__swbuf_r+0x70>
 8011734:	686c      	ldr	r4, [r5, #4]
 8011736:	69a3      	ldr	r3, [r4, #24]
 8011738:	60a3      	str	r3, [r4, #8]
 801173a:	89a3      	ldrh	r3, [r4, #12]
 801173c:	071a      	lsls	r2, r3, #28
 801173e:	d52f      	bpl.n	80117a0 <__swbuf_r+0x84>
 8011740:	6923      	ldr	r3, [r4, #16]
 8011742:	b36b      	cbz	r3, 80117a0 <__swbuf_r+0x84>
 8011744:	6923      	ldr	r3, [r4, #16]
 8011746:	6820      	ldr	r0, [r4, #0]
 8011748:	1ac0      	subs	r0, r0, r3
 801174a:	6963      	ldr	r3, [r4, #20]
 801174c:	b2f6      	uxtb	r6, r6
 801174e:	4283      	cmp	r3, r0
 8011750:	4637      	mov	r7, r6
 8011752:	dc04      	bgt.n	801175e <__swbuf_r+0x42>
 8011754:	4621      	mov	r1, r4
 8011756:	4628      	mov	r0, r5
 8011758:	f000 f966 	bl	8011a28 <_fflush_r>
 801175c:	bb30      	cbnz	r0, 80117ac <__swbuf_r+0x90>
 801175e:	68a3      	ldr	r3, [r4, #8]
 8011760:	3b01      	subs	r3, #1
 8011762:	60a3      	str	r3, [r4, #8]
 8011764:	6823      	ldr	r3, [r4, #0]
 8011766:	1c5a      	adds	r2, r3, #1
 8011768:	6022      	str	r2, [r4, #0]
 801176a:	701e      	strb	r6, [r3, #0]
 801176c:	6963      	ldr	r3, [r4, #20]
 801176e:	3001      	adds	r0, #1
 8011770:	4283      	cmp	r3, r0
 8011772:	d004      	beq.n	801177e <__swbuf_r+0x62>
 8011774:	89a3      	ldrh	r3, [r4, #12]
 8011776:	07db      	lsls	r3, r3, #31
 8011778:	d506      	bpl.n	8011788 <__swbuf_r+0x6c>
 801177a:	2e0a      	cmp	r6, #10
 801177c:	d104      	bne.n	8011788 <__swbuf_r+0x6c>
 801177e:	4621      	mov	r1, r4
 8011780:	4628      	mov	r0, r5
 8011782:	f000 f951 	bl	8011a28 <_fflush_r>
 8011786:	b988      	cbnz	r0, 80117ac <__swbuf_r+0x90>
 8011788:	4638      	mov	r0, r7
 801178a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801178c:	4b0a      	ldr	r3, [pc, #40]	; (80117b8 <__swbuf_r+0x9c>)
 801178e:	429c      	cmp	r4, r3
 8011790:	d101      	bne.n	8011796 <__swbuf_r+0x7a>
 8011792:	68ac      	ldr	r4, [r5, #8]
 8011794:	e7cf      	b.n	8011736 <__swbuf_r+0x1a>
 8011796:	4b09      	ldr	r3, [pc, #36]	; (80117bc <__swbuf_r+0xa0>)
 8011798:	429c      	cmp	r4, r3
 801179a:	bf08      	it	eq
 801179c:	68ec      	ldreq	r4, [r5, #12]
 801179e:	e7ca      	b.n	8011736 <__swbuf_r+0x1a>
 80117a0:	4621      	mov	r1, r4
 80117a2:	4628      	mov	r0, r5
 80117a4:	f000 f81e 	bl	80117e4 <__swsetup_r>
 80117a8:	2800      	cmp	r0, #0
 80117aa:	d0cb      	beq.n	8011744 <__swbuf_r+0x28>
 80117ac:	f04f 37ff 	mov.w	r7, #4294967295
 80117b0:	e7ea      	b.n	8011788 <__swbuf_r+0x6c>
 80117b2:	bf00      	nop
 80117b4:	08012098 	.word	0x08012098
 80117b8:	080120b8 	.word	0x080120b8
 80117bc:	08012078 	.word	0x08012078

080117c0 <_write_r>:
 80117c0:	b538      	push	{r3, r4, r5, lr}
 80117c2:	4d07      	ldr	r5, [pc, #28]	; (80117e0 <_write_r+0x20>)
 80117c4:	4604      	mov	r4, r0
 80117c6:	4608      	mov	r0, r1
 80117c8:	4611      	mov	r1, r2
 80117ca:	2200      	movs	r2, #0
 80117cc:	602a      	str	r2, [r5, #0]
 80117ce:	461a      	mov	r2, r3
 80117d0:	f7f3 ff0f 	bl	80055f2 <_write>
 80117d4:	1c43      	adds	r3, r0, #1
 80117d6:	d102      	bne.n	80117de <_write_r+0x1e>
 80117d8:	682b      	ldr	r3, [r5, #0]
 80117da:	b103      	cbz	r3, 80117de <_write_r+0x1e>
 80117dc:	6023      	str	r3, [r4, #0]
 80117de:	bd38      	pop	{r3, r4, r5, pc}
 80117e0:	200016ec 	.word	0x200016ec

080117e4 <__swsetup_r>:
 80117e4:	4b32      	ldr	r3, [pc, #200]	; (80118b0 <__swsetup_r+0xcc>)
 80117e6:	b570      	push	{r4, r5, r6, lr}
 80117e8:	681d      	ldr	r5, [r3, #0]
 80117ea:	4606      	mov	r6, r0
 80117ec:	460c      	mov	r4, r1
 80117ee:	b125      	cbz	r5, 80117fa <__swsetup_r+0x16>
 80117f0:	69ab      	ldr	r3, [r5, #24]
 80117f2:	b913      	cbnz	r3, 80117fa <__swsetup_r+0x16>
 80117f4:	4628      	mov	r0, r5
 80117f6:	f7ff f979 	bl	8010aec <__sinit>
 80117fa:	4b2e      	ldr	r3, [pc, #184]	; (80118b4 <__swsetup_r+0xd0>)
 80117fc:	429c      	cmp	r4, r3
 80117fe:	d10f      	bne.n	8011820 <__swsetup_r+0x3c>
 8011800:	686c      	ldr	r4, [r5, #4]
 8011802:	89a3      	ldrh	r3, [r4, #12]
 8011804:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011808:	0719      	lsls	r1, r3, #28
 801180a:	d42c      	bmi.n	8011866 <__swsetup_r+0x82>
 801180c:	06dd      	lsls	r5, r3, #27
 801180e:	d411      	bmi.n	8011834 <__swsetup_r+0x50>
 8011810:	2309      	movs	r3, #9
 8011812:	6033      	str	r3, [r6, #0]
 8011814:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8011818:	81a3      	strh	r3, [r4, #12]
 801181a:	f04f 30ff 	mov.w	r0, #4294967295
 801181e:	e03e      	b.n	801189e <__swsetup_r+0xba>
 8011820:	4b25      	ldr	r3, [pc, #148]	; (80118b8 <__swsetup_r+0xd4>)
 8011822:	429c      	cmp	r4, r3
 8011824:	d101      	bne.n	801182a <__swsetup_r+0x46>
 8011826:	68ac      	ldr	r4, [r5, #8]
 8011828:	e7eb      	b.n	8011802 <__swsetup_r+0x1e>
 801182a:	4b24      	ldr	r3, [pc, #144]	; (80118bc <__swsetup_r+0xd8>)
 801182c:	429c      	cmp	r4, r3
 801182e:	bf08      	it	eq
 8011830:	68ec      	ldreq	r4, [r5, #12]
 8011832:	e7e6      	b.n	8011802 <__swsetup_r+0x1e>
 8011834:	0758      	lsls	r0, r3, #29
 8011836:	d512      	bpl.n	801185e <__swsetup_r+0x7a>
 8011838:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801183a:	b141      	cbz	r1, 801184e <__swsetup_r+0x6a>
 801183c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011840:	4299      	cmp	r1, r3
 8011842:	d002      	beq.n	801184a <__swsetup_r+0x66>
 8011844:	4630      	mov	r0, r6
 8011846:	f7fd fcc1 	bl	800f1cc <_free_r>
 801184a:	2300      	movs	r3, #0
 801184c:	6363      	str	r3, [r4, #52]	; 0x34
 801184e:	89a3      	ldrh	r3, [r4, #12]
 8011850:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011854:	81a3      	strh	r3, [r4, #12]
 8011856:	2300      	movs	r3, #0
 8011858:	6063      	str	r3, [r4, #4]
 801185a:	6923      	ldr	r3, [r4, #16]
 801185c:	6023      	str	r3, [r4, #0]
 801185e:	89a3      	ldrh	r3, [r4, #12]
 8011860:	f043 0308 	orr.w	r3, r3, #8
 8011864:	81a3      	strh	r3, [r4, #12]
 8011866:	6923      	ldr	r3, [r4, #16]
 8011868:	b94b      	cbnz	r3, 801187e <__swsetup_r+0x9a>
 801186a:	89a3      	ldrh	r3, [r4, #12]
 801186c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011870:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011874:	d003      	beq.n	801187e <__swsetup_r+0x9a>
 8011876:	4621      	mov	r1, r4
 8011878:	4630      	mov	r0, r6
 801187a:	f000 f95b 	bl	8011b34 <__smakebuf_r>
 801187e:	89a0      	ldrh	r0, [r4, #12]
 8011880:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011884:	f010 0301 	ands.w	r3, r0, #1
 8011888:	d00a      	beq.n	80118a0 <__swsetup_r+0xbc>
 801188a:	2300      	movs	r3, #0
 801188c:	60a3      	str	r3, [r4, #8]
 801188e:	6963      	ldr	r3, [r4, #20]
 8011890:	425b      	negs	r3, r3
 8011892:	61a3      	str	r3, [r4, #24]
 8011894:	6923      	ldr	r3, [r4, #16]
 8011896:	b943      	cbnz	r3, 80118aa <__swsetup_r+0xc6>
 8011898:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801189c:	d1ba      	bne.n	8011814 <__swsetup_r+0x30>
 801189e:	bd70      	pop	{r4, r5, r6, pc}
 80118a0:	0781      	lsls	r1, r0, #30
 80118a2:	bf58      	it	pl
 80118a4:	6963      	ldrpl	r3, [r4, #20]
 80118a6:	60a3      	str	r3, [r4, #8]
 80118a8:	e7f4      	b.n	8011894 <__swsetup_r+0xb0>
 80118aa:	2000      	movs	r0, #0
 80118ac:	e7f7      	b.n	801189e <__swsetup_r+0xba>
 80118ae:	bf00      	nop
 80118b0:	20000040 	.word	0x20000040
 80118b4:	08012098 	.word	0x08012098
 80118b8:	080120b8 	.word	0x080120b8
 80118bc:	08012078 	.word	0x08012078

080118c0 <__assert_func>:
 80118c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80118c2:	4614      	mov	r4, r2
 80118c4:	461a      	mov	r2, r3
 80118c6:	4b09      	ldr	r3, [pc, #36]	; (80118ec <__assert_func+0x2c>)
 80118c8:	681b      	ldr	r3, [r3, #0]
 80118ca:	4605      	mov	r5, r0
 80118cc:	68d8      	ldr	r0, [r3, #12]
 80118ce:	b14c      	cbz	r4, 80118e4 <__assert_func+0x24>
 80118d0:	4b07      	ldr	r3, [pc, #28]	; (80118f0 <__assert_func+0x30>)
 80118d2:	9100      	str	r1, [sp, #0]
 80118d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80118d8:	4906      	ldr	r1, [pc, #24]	; (80118f4 <__assert_func+0x34>)
 80118da:	462b      	mov	r3, r5
 80118dc:	f000 f8e0 	bl	8011aa0 <fiprintf>
 80118e0:	f7fd fc1c 	bl	800f11c <abort>
 80118e4:	4b04      	ldr	r3, [pc, #16]	; (80118f8 <__assert_func+0x38>)
 80118e6:	461c      	mov	r4, r3
 80118e8:	e7f3      	b.n	80118d2 <__assert_func+0x12>
 80118ea:	bf00      	nop
 80118ec:	20000040 	.word	0x20000040
 80118f0:	08012245 	.word	0x08012245
 80118f4:	08012252 	.word	0x08012252
 80118f8:	08012280 	.word	0x08012280

080118fc <_close_r>:
 80118fc:	b538      	push	{r3, r4, r5, lr}
 80118fe:	4d06      	ldr	r5, [pc, #24]	; (8011918 <_close_r+0x1c>)
 8011900:	2300      	movs	r3, #0
 8011902:	4604      	mov	r4, r0
 8011904:	4608      	mov	r0, r1
 8011906:	602b      	str	r3, [r5, #0]
 8011908:	f7f3 fe8f 	bl	800562a <_close>
 801190c:	1c43      	adds	r3, r0, #1
 801190e:	d102      	bne.n	8011916 <_close_r+0x1a>
 8011910:	682b      	ldr	r3, [r5, #0]
 8011912:	b103      	cbz	r3, 8011916 <_close_r+0x1a>
 8011914:	6023      	str	r3, [r4, #0]
 8011916:	bd38      	pop	{r3, r4, r5, pc}
 8011918:	200016ec 	.word	0x200016ec

0801191c <__sflush_r>:
 801191c:	898a      	ldrh	r2, [r1, #12]
 801191e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011922:	4605      	mov	r5, r0
 8011924:	0710      	lsls	r0, r2, #28
 8011926:	460c      	mov	r4, r1
 8011928:	d458      	bmi.n	80119dc <__sflush_r+0xc0>
 801192a:	684b      	ldr	r3, [r1, #4]
 801192c:	2b00      	cmp	r3, #0
 801192e:	dc05      	bgt.n	801193c <__sflush_r+0x20>
 8011930:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011932:	2b00      	cmp	r3, #0
 8011934:	dc02      	bgt.n	801193c <__sflush_r+0x20>
 8011936:	2000      	movs	r0, #0
 8011938:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801193c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801193e:	2e00      	cmp	r6, #0
 8011940:	d0f9      	beq.n	8011936 <__sflush_r+0x1a>
 8011942:	2300      	movs	r3, #0
 8011944:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011948:	682f      	ldr	r7, [r5, #0]
 801194a:	602b      	str	r3, [r5, #0]
 801194c:	d032      	beq.n	80119b4 <__sflush_r+0x98>
 801194e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011950:	89a3      	ldrh	r3, [r4, #12]
 8011952:	075a      	lsls	r2, r3, #29
 8011954:	d505      	bpl.n	8011962 <__sflush_r+0x46>
 8011956:	6863      	ldr	r3, [r4, #4]
 8011958:	1ac0      	subs	r0, r0, r3
 801195a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801195c:	b10b      	cbz	r3, 8011962 <__sflush_r+0x46>
 801195e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011960:	1ac0      	subs	r0, r0, r3
 8011962:	2300      	movs	r3, #0
 8011964:	4602      	mov	r2, r0
 8011966:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011968:	6a21      	ldr	r1, [r4, #32]
 801196a:	4628      	mov	r0, r5
 801196c:	47b0      	blx	r6
 801196e:	1c43      	adds	r3, r0, #1
 8011970:	89a3      	ldrh	r3, [r4, #12]
 8011972:	d106      	bne.n	8011982 <__sflush_r+0x66>
 8011974:	6829      	ldr	r1, [r5, #0]
 8011976:	291d      	cmp	r1, #29
 8011978:	d82c      	bhi.n	80119d4 <__sflush_r+0xb8>
 801197a:	4a2a      	ldr	r2, [pc, #168]	; (8011a24 <__sflush_r+0x108>)
 801197c:	40ca      	lsrs	r2, r1
 801197e:	07d6      	lsls	r6, r2, #31
 8011980:	d528      	bpl.n	80119d4 <__sflush_r+0xb8>
 8011982:	2200      	movs	r2, #0
 8011984:	6062      	str	r2, [r4, #4]
 8011986:	04d9      	lsls	r1, r3, #19
 8011988:	6922      	ldr	r2, [r4, #16]
 801198a:	6022      	str	r2, [r4, #0]
 801198c:	d504      	bpl.n	8011998 <__sflush_r+0x7c>
 801198e:	1c42      	adds	r2, r0, #1
 8011990:	d101      	bne.n	8011996 <__sflush_r+0x7a>
 8011992:	682b      	ldr	r3, [r5, #0]
 8011994:	b903      	cbnz	r3, 8011998 <__sflush_r+0x7c>
 8011996:	6560      	str	r0, [r4, #84]	; 0x54
 8011998:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801199a:	602f      	str	r7, [r5, #0]
 801199c:	2900      	cmp	r1, #0
 801199e:	d0ca      	beq.n	8011936 <__sflush_r+0x1a>
 80119a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80119a4:	4299      	cmp	r1, r3
 80119a6:	d002      	beq.n	80119ae <__sflush_r+0x92>
 80119a8:	4628      	mov	r0, r5
 80119aa:	f7fd fc0f 	bl	800f1cc <_free_r>
 80119ae:	2000      	movs	r0, #0
 80119b0:	6360      	str	r0, [r4, #52]	; 0x34
 80119b2:	e7c1      	b.n	8011938 <__sflush_r+0x1c>
 80119b4:	6a21      	ldr	r1, [r4, #32]
 80119b6:	2301      	movs	r3, #1
 80119b8:	4628      	mov	r0, r5
 80119ba:	47b0      	blx	r6
 80119bc:	1c41      	adds	r1, r0, #1
 80119be:	d1c7      	bne.n	8011950 <__sflush_r+0x34>
 80119c0:	682b      	ldr	r3, [r5, #0]
 80119c2:	2b00      	cmp	r3, #0
 80119c4:	d0c4      	beq.n	8011950 <__sflush_r+0x34>
 80119c6:	2b1d      	cmp	r3, #29
 80119c8:	d001      	beq.n	80119ce <__sflush_r+0xb2>
 80119ca:	2b16      	cmp	r3, #22
 80119cc:	d101      	bne.n	80119d2 <__sflush_r+0xb6>
 80119ce:	602f      	str	r7, [r5, #0]
 80119d0:	e7b1      	b.n	8011936 <__sflush_r+0x1a>
 80119d2:	89a3      	ldrh	r3, [r4, #12]
 80119d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80119d8:	81a3      	strh	r3, [r4, #12]
 80119da:	e7ad      	b.n	8011938 <__sflush_r+0x1c>
 80119dc:	690f      	ldr	r7, [r1, #16]
 80119de:	2f00      	cmp	r7, #0
 80119e0:	d0a9      	beq.n	8011936 <__sflush_r+0x1a>
 80119e2:	0793      	lsls	r3, r2, #30
 80119e4:	680e      	ldr	r6, [r1, #0]
 80119e6:	bf08      	it	eq
 80119e8:	694b      	ldreq	r3, [r1, #20]
 80119ea:	600f      	str	r7, [r1, #0]
 80119ec:	bf18      	it	ne
 80119ee:	2300      	movne	r3, #0
 80119f0:	eba6 0807 	sub.w	r8, r6, r7
 80119f4:	608b      	str	r3, [r1, #8]
 80119f6:	f1b8 0f00 	cmp.w	r8, #0
 80119fa:	dd9c      	ble.n	8011936 <__sflush_r+0x1a>
 80119fc:	6a21      	ldr	r1, [r4, #32]
 80119fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011a00:	4643      	mov	r3, r8
 8011a02:	463a      	mov	r2, r7
 8011a04:	4628      	mov	r0, r5
 8011a06:	47b0      	blx	r6
 8011a08:	2800      	cmp	r0, #0
 8011a0a:	dc06      	bgt.n	8011a1a <__sflush_r+0xfe>
 8011a0c:	89a3      	ldrh	r3, [r4, #12]
 8011a0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011a12:	81a3      	strh	r3, [r4, #12]
 8011a14:	f04f 30ff 	mov.w	r0, #4294967295
 8011a18:	e78e      	b.n	8011938 <__sflush_r+0x1c>
 8011a1a:	4407      	add	r7, r0
 8011a1c:	eba8 0800 	sub.w	r8, r8, r0
 8011a20:	e7e9      	b.n	80119f6 <__sflush_r+0xda>
 8011a22:	bf00      	nop
 8011a24:	20400001 	.word	0x20400001

08011a28 <_fflush_r>:
 8011a28:	b538      	push	{r3, r4, r5, lr}
 8011a2a:	690b      	ldr	r3, [r1, #16]
 8011a2c:	4605      	mov	r5, r0
 8011a2e:	460c      	mov	r4, r1
 8011a30:	b913      	cbnz	r3, 8011a38 <_fflush_r+0x10>
 8011a32:	2500      	movs	r5, #0
 8011a34:	4628      	mov	r0, r5
 8011a36:	bd38      	pop	{r3, r4, r5, pc}
 8011a38:	b118      	cbz	r0, 8011a42 <_fflush_r+0x1a>
 8011a3a:	6983      	ldr	r3, [r0, #24]
 8011a3c:	b90b      	cbnz	r3, 8011a42 <_fflush_r+0x1a>
 8011a3e:	f7ff f855 	bl	8010aec <__sinit>
 8011a42:	4b14      	ldr	r3, [pc, #80]	; (8011a94 <_fflush_r+0x6c>)
 8011a44:	429c      	cmp	r4, r3
 8011a46:	d11b      	bne.n	8011a80 <_fflush_r+0x58>
 8011a48:	686c      	ldr	r4, [r5, #4]
 8011a4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011a4e:	2b00      	cmp	r3, #0
 8011a50:	d0ef      	beq.n	8011a32 <_fflush_r+0xa>
 8011a52:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011a54:	07d0      	lsls	r0, r2, #31
 8011a56:	d404      	bmi.n	8011a62 <_fflush_r+0x3a>
 8011a58:	0599      	lsls	r1, r3, #22
 8011a5a:	d402      	bmi.n	8011a62 <_fflush_r+0x3a>
 8011a5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011a5e:	f7ff f8e8 	bl	8010c32 <__retarget_lock_acquire_recursive>
 8011a62:	4628      	mov	r0, r5
 8011a64:	4621      	mov	r1, r4
 8011a66:	f7ff ff59 	bl	801191c <__sflush_r>
 8011a6a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011a6c:	07da      	lsls	r2, r3, #31
 8011a6e:	4605      	mov	r5, r0
 8011a70:	d4e0      	bmi.n	8011a34 <_fflush_r+0xc>
 8011a72:	89a3      	ldrh	r3, [r4, #12]
 8011a74:	059b      	lsls	r3, r3, #22
 8011a76:	d4dd      	bmi.n	8011a34 <_fflush_r+0xc>
 8011a78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011a7a:	f7ff f8db 	bl	8010c34 <__retarget_lock_release_recursive>
 8011a7e:	e7d9      	b.n	8011a34 <_fflush_r+0xc>
 8011a80:	4b05      	ldr	r3, [pc, #20]	; (8011a98 <_fflush_r+0x70>)
 8011a82:	429c      	cmp	r4, r3
 8011a84:	d101      	bne.n	8011a8a <_fflush_r+0x62>
 8011a86:	68ac      	ldr	r4, [r5, #8]
 8011a88:	e7df      	b.n	8011a4a <_fflush_r+0x22>
 8011a8a:	4b04      	ldr	r3, [pc, #16]	; (8011a9c <_fflush_r+0x74>)
 8011a8c:	429c      	cmp	r4, r3
 8011a8e:	bf08      	it	eq
 8011a90:	68ec      	ldreq	r4, [r5, #12]
 8011a92:	e7da      	b.n	8011a4a <_fflush_r+0x22>
 8011a94:	08012098 	.word	0x08012098
 8011a98:	080120b8 	.word	0x080120b8
 8011a9c:	08012078 	.word	0x08012078

08011aa0 <fiprintf>:
 8011aa0:	b40e      	push	{r1, r2, r3}
 8011aa2:	b503      	push	{r0, r1, lr}
 8011aa4:	4601      	mov	r1, r0
 8011aa6:	ab03      	add	r3, sp, #12
 8011aa8:	4805      	ldr	r0, [pc, #20]	; (8011ac0 <fiprintf+0x20>)
 8011aaa:	f853 2b04 	ldr.w	r2, [r3], #4
 8011aae:	6800      	ldr	r0, [r0, #0]
 8011ab0:	9301      	str	r3, [sp, #4]
 8011ab2:	f7ff fcbf 	bl	8011434 <_vfiprintf_r>
 8011ab6:	b002      	add	sp, #8
 8011ab8:	f85d eb04 	ldr.w	lr, [sp], #4
 8011abc:	b003      	add	sp, #12
 8011abe:	4770      	bx	lr
 8011ac0:	20000040 	.word	0x20000040

08011ac4 <_lseek_r>:
 8011ac4:	b538      	push	{r3, r4, r5, lr}
 8011ac6:	4d07      	ldr	r5, [pc, #28]	; (8011ae4 <_lseek_r+0x20>)
 8011ac8:	4604      	mov	r4, r0
 8011aca:	4608      	mov	r0, r1
 8011acc:	4611      	mov	r1, r2
 8011ace:	2200      	movs	r2, #0
 8011ad0:	602a      	str	r2, [r5, #0]
 8011ad2:	461a      	mov	r2, r3
 8011ad4:	f7f3 fdd0 	bl	8005678 <_lseek>
 8011ad8:	1c43      	adds	r3, r0, #1
 8011ada:	d102      	bne.n	8011ae2 <_lseek_r+0x1e>
 8011adc:	682b      	ldr	r3, [r5, #0]
 8011ade:	b103      	cbz	r3, 8011ae2 <_lseek_r+0x1e>
 8011ae0:	6023      	str	r3, [r4, #0]
 8011ae2:	bd38      	pop	{r3, r4, r5, pc}
 8011ae4:	200016ec 	.word	0x200016ec

08011ae8 <__swhatbuf_r>:
 8011ae8:	b570      	push	{r4, r5, r6, lr}
 8011aea:	460e      	mov	r6, r1
 8011aec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011af0:	2900      	cmp	r1, #0
 8011af2:	b096      	sub	sp, #88	; 0x58
 8011af4:	4614      	mov	r4, r2
 8011af6:	461d      	mov	r5, r3
 8011af8:	da08      	bge.n	8011b0c <__swhatbuf_r+0x24>
 8011afa:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8011afe:	2200      	movs	r2, #0
 8011b00:	602a      	str	r2, [r5, #0]
 8011b02:	061a      	lsls	r2, r3, #24
 8011b04:	d410      	bmi.n	8011b28 <__swhatbuf_r+0x40>
 8011b06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011b0a:	e00e      	b.n	8011b2a <__swhatbuf_r+0x42>
 8011b0c:	466a      	mov	r2, sp
 8011b0e:	f000 f88b 	bl	8011c28 <_fstat_r>
 8011b12:	2800      	cmp	r0, #0
 8011b14:	dbf1      	blt.n	8011afa <__swhatbuf_r+0x12>
 8011b16:	9a01      	ldr	r2, [sp, #4]
 8011b18:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011b1c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011b20:	425a      	negs	r2, r3
 8011b22:	415a      	adcs	r2, r3
 8011b24:	602a      	str	r2, [r5, #0]
 8011b26:	e7ee      	b.n	8011b06 <__swhatbuf_r+0x1e>
 8011b28:	2340      	movs	r3, #64	; 0x40
 8011b2a:	2000      	movs	r0, #0
 8011b2c:	6023      	str	r3, [r4, #0]
 8011b2e:	b016      	add	sp, #88	; 0x58
 8011b30:	bd70      	pop	{r4, r5, r6, pc}
	...

08011b34 <__smakebuf_r>:
 8011b34:	898b      	ldrh	r3, [r1, #12]
 8011b36:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011b38:	079d      	lsls	r5, r3, #30
 8011b3a:	4606      	mov	r6, r0
 8011b3c:	460c      	mov	r4, r1
 8011b3e:	d507      	bpl.n	8011b50 <__smakebuf_r+0x1c>
 8011b40:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011b44:	6023      	str	r3, [r4, #0]
 8011b46:	6123      	str	r3, [r4, #16]
 8011b48:	2301      	movs	r3, #1
 8011b4a:	6163      	str	r3, [r4, #20]
 8011b4c:	b002      	add	sp, #8
 8011b4e:	bd70      	pop	{r4, r5, r6, pc}
 8011b50:	ab01      	add	r3, sp, #4
 8011b52:	466a      	mov	r2, sp
 8011b54:	f7ff ffc8 	bl	8011ae8 <__swhatbuf_r>
 8011b58:	9900      	ldr	r1, [sp, #0]
 8011b5a:	4605      	mov	r5, r0
 8011b5c:	4630      	mov	r0, r6
 8011b5e:	f7fd fba1 	bl	800f2a4 <_malloc_r>
 8011b62:	b948      	cbnz	r0, 8011b78 <__smakebuf_r+0x44>
 8011b64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011b68:	059a      	lsls	r2, r3, #22
 8011b6a:	d4ef      	bmi.n	8011b4c <__smakebuf_r+0x18>
 8011b6c:	f023 0303 	bic.w	r3, r3, #3
 8011b70:	f043 0302 	orr.w	r3, r3, #2
 8011b74:	81a3      	strh	r3, [r4, #12]
 8011b76:	e7e3      	b.n	8011b40 <__smakebuf_r+0xc>
 8011b78:	4b0d      	ldr	r3, [pc, #52]	; (8011bb0 <__smakebuf_r+0x7c>)
 8011b7a:	62b3      	str	r3, [r6, #40]	; 0x28
 8011b7c:	89a3      	ldrh	r3, [r4, #12]
 8011b7e:	6020      	str	r0, [r4, #0]
 8011b80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011b84:	81a3      	strh	r3, [r4, #12]
 8011b86:	9b00      	ldr	r3, [sp, #0]
 8011b88:	6163      	str	r3, [r4, #20]
 8011b8a:	9b01      	ldr	r3, [sp, #4]
 8011b8c:	6120      	str	r0, [r4, #16]
 8011b8e:	b15b      	cbz	r3, 8011ba8 <__smakebuf_r+0x74>
 8011b90:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011b94:	4630      	mov	r0, r6
 8011b96:	f000 f859 	bl	8011c4c <_isatty_r>
 8011b9a:	b128      	cbz	r0, 8011ba8 <__smakebuf_r+0x74>
 8011b9c:	89a3      	ldrh	r3, [r4, #12]
 8011b9e:	f023 0303 	bic.w	r3, r3, #3
 8011ba2:	f043 0301 	orr.w	r3, r3, #1
 8011ba6:	81a3      	strh	r3, [r4, #12]
 8011ba8:	89a0      	ldrh	r0, [r4, #12]
 8011baa:	4305      	orrs	r5, r0
 8011bac:	81a5      	strh	r5, [r4, #12]
 8011bae:	e7cd      	b.n	8011b4c <__smakebuf_r+0x18>
 8011bb0:	08010a85 	.word	0x08010a85

08011bb4 <__ascii_mbtowc>:
 8011bb4:	b082      	sub	sp, #8
 8011bb6:	b901      	cbnz	r1, 8011bba <__ascii_mbtowc+0x6>
 8011bb8:	a901      	add	r1, sp, #4
 8011bba:	b142      	cbz	r2, 8011bce <__ascii_mbtowc+0x1a>
 8011bbc:	b14b      	cbz	r3, 8011bd2 <__ascii_mbtowc+0x1e>
 8011bbe:	7813      	ldrb	r3, [r2, #0]
 8011bc0:	600b      	str	r3, [r1, #0]
 8011bc2:	7812      	ldrb	r2, [r2, #0]
 8011bc4:	1e10      	subs	r0, r2, #0
 8011bc6:	bf18      	it	ne
 8011bc8:	2001      	movne	r0, #1
 8011bca:	b002      	add	sp, #8
 8011bcc:	4770      	bx	lr
 8011bce:	4610      	mov	r0, r2
 8011bd0:	e7fb      	b.n	8011bca <__ascii_mbtowc+0x16>
 8011bd2:	f06f 0001 	mvn.w	r0, #1
 8011bd6:	e7f8      	b.n	8011bca <__ascii_mbtowc+0x16>

08011bd8 <_malloc_usable_size_r>:
 8011bd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011bdc:	1f18      	subs	r0, r3, #4
 8011bde:	2b00      	cmp	r3, #0
 8011be0:	bfbc      	itt	lt
 8011be2:	580b      	ldrlt	r3, [r1, r0]
 8011be4:	18c0      	addlt	r0, r0, r3
 8011be6:	4770      	bx	lr

08011be8 <_read_r>:
 8011be8:	b538      	push	{r3, r4, r5, lr}
 8011bea:	4d07      	ldr	r5, [pc, #28]	; (8011c08 <_read_r+0x20>)
 8011bec:	4604      	mov	r4, r0
 8011bee:	4608      	mov	r0, r1
 8011bf0:	4611      	mov	r1, r2
 8011bf2:	2200      	movs	r2, #0
 8011bf4:	602a      	str	r2, [r5, #0]
 8011bf6:	461a      	mov	r2, r3
 8011bf8:	f7f3 fcde 	bl	80055b8 <_read>
 8011bfc:	1c43      	adds	r3, r0, #1
 8011bfe:	d102      	bne.n	8011c06 <_read_r+0x1e>
 8011c00:	682b      	ldr	r3, [r5, #0]
 8011c02:	b103      	cbz	r3, 8011c06 <_read_r+0x1e>
 8011c04:	6023      	str	r3, [r4, #0]
 8011c06:	bd38      	pop	{r3, r4, r5, pc}
 8011c08:	200016ec 	.word	0x200016ec

08011c0c <__ascii_wctomb>:
 8011c0c:	b149      	cbz	r1, 8011c22 <__ascii_wctomb+0x16>
 8011c0e:	2aff      	cmp	r2, #255	; 0xff
 8011c10:	bf85      	ittet	hi
 8011c12:	238a      	movhi	r3, #138	; 0x8a
 8011c14:	6003      	strhi	r3, [r0, #0]
 8011c16:	700a      	strbls	r2, [r1, #0]
 8011c18:	f04f 30ff 	movhi.w	r0, #4294967295
 8011c1c:	bf98      	it	ls
 8011c1e:	2001      	movls	r0, #1
 8011c20:	4770      	bx	lr
 8011c22:	4608      	mov	r0, r1
 8011c24:	4770      	bx	lr
	...

08011c28 <_fstat_r>:
 8011c28:	b538      	push	{r3, r4, r5, lr}
 8011c2a:	4d07      	ldr	r5, [pc, #28]	; (8011c48 <_fstat_r+0x20>)
 8011c2c:	2300      	movs	r3, #0
 8011c2e:	4604      	mov	r4, r0
 8011c30:	4608      	mov	r0, r1
 8011c32:	4611      	mov	r1, r2
 8011c34:	602b      	str	r3, [r5, #0]
 8011c36:	f7f3 fd04 	bl	8005642 <_fstat>
 8011c3a:	1c43      	adds	r3, r0, #1
 8011c3c:	d102      	bne.n	8011c44 <_fstat_r+0x1c>
 8011c3e:	682b      	ldr	r3, [r5, #0]
 8011c40:	b103      	cbz	r3, 8011c44 <_fstat_r+0x1c>
 8011c42:	6023      	str	r3, [r4, #0]
 8011c44:	bd38      	pop	{r3, r4, r5, pc}
 8011c46:	bf00      	nop
 8011c48:	200016ec 	.word	0x200016ec

08011c4c <_isatty_r>:
 8011c4c:	b538      	push	{r3, r4, r5, lr}
 8011c4e:	4d06      	ldr	r5, [pc, #24]	; (8011c68 <_isatty_r+0x1c>)
 8011c50:	2300      	movs	r3, #0
 8011c52:	4604      	mov	r4, r0
 8011c54:	4608      	mov	r0, r1
 8011c56:	602b      	str	r3, [r5, #0]
 8011c58:	f7f3 fd03 	bl	8005662 <_isatty>
 8011c5c:	1c43      	adds	r3, r0, #1
 8011c5e:	d102      	bne.n	8011c66 <_isatty_r+0x1a>
 8011c60:	682b      	ldr	r3, [r5, #0]
 8011c62:	b103      	cbz	r3, 8011c66 <_isatty_r+0x1a>
 8011c64:	6023      	str	r3, [r4, #0]
 8011c66:	bd38      	pop	{r3, r4, r5, pc}
 8011c68:	200016ec 	.word	0x200016ec

08011c6c <_init>:
 8011c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011c6e:	bf00      	nop
 8011c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011c72:	bc08      	pop	{r3}
 8011c74:	469e      	mov	lr, r3
 8011c76:	4770      	bx	lr

08011c78 <_fini>:
 8011c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011c7a:	bf00      	nop
 8011c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011c7e:	bc08      	pop	{r3}
 8011c80:	469e      	mov	lr, r3
 8011c82:	4770      	bx	lr
