{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607822241589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607822241590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 09:17:21 2020 " "Processing started: Sun Dec 13 09:17:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607822241590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607822241590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hitegg -c hitegg " "Command: quartus_map --read_settings_files=on --write_settings_files=off hitegg -c hitegg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607822241590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607822242788 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607822242789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyscan.v 1 1 " "Found 1 design units, including 1 entities, in source file keyscan.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyscan " "Found entity 1: keyscan" {  } { { "keyscan.v" "" { Text "E:/hitegg/keyscan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607822251725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607822251725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.v 1 1 " "Found 1 design units, including 1 entities, in source file random.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.v" "" { Text "E:/hitegg/random.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607822251728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607822251728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counttime.v 1 1 " "Found 1 design units, including 1 entities, in source file counttime.v" { { "Info" "ISGN_ENTITY_NAME" "1 counttime " "Found entity 1: counttime" {  } { { "counttime.v" "" { Text "E:/hitegg/counttime.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607822251730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607822251730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file countpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 countpoint " "Found entity 1: countpoint" {  } { { "countpoint.v" "" { Text "E:/hitegg/countpoint.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607822251731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607822251731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledscan.v 1 1 " "Found 1 design units, including 1 entities, in source file ledscan.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDscan " "Found entity 1: LEDscan" {  } { { "LEDscan.v" "" { Text "E:/hitegg/LEDscan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607822251734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607822251734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numberscan.v 1 1 " "Found 1 design units, including 1 entities, in source file numberscan.v" { { "Info" "ISGN_ENTITY_NAME" "1 numberscan " "Found entity 1: numberscan" {  } { { "numberscan.v" "" { Text "E:/hitegg/numberscan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607822251736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607822251736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file inputcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 inputcontrol " "Found entity 1: inputcontrol" {  } { { "inputcontrol.v" "" { Text "E:/hitegg/inputcontrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607822251737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607822251737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.v 1 1 " "Found 1 design units, including 1 entities, in source file game.v" { { "Info" "ISGN_ENTITY_NAME" "1 game " "Found entity 1: game" {  } { { "game.v" "" { Text "E:/hitegg/game.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607822251739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607822251739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file outputcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 outputcontrol " "Found entity 1: outputcontrol" {  } { { "outputcontrol.v" "" { Text "E:/hitegg/outputcontrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607822251740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607822251740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hitegg.v 1 1 " "Found 1 design units, including 1 entities, in source file hitegg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hitegg " "Found entity 1: hitegg" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607822251742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607822251742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_ld game.v(19) " "Verilog HDL Implicit Net warning at game.v(19): created implicit net for \"led_ld\"" {  } { { "game.v" "" { Text "E:/hitegg/game.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607822251743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key outputcontrol.v(17) " "Verilog HDL Implicit Net warning at outputcontrol.v(17): created implicit net for \"key\"" {  } { { "outputcontrol.v" "" { Text "E:/hitegg/outputcontrol.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607822251744 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "num_R outputcontrol.v(18) " "Verilog HDL Implicit Net warning at outputcontrol.v(18): created implicit net for \"num_R\"" {  } { { "outputcontrol.v" "" { Text "E:/hitegg/outputcontrol.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607822251744 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hitegg " "Elaborating entity \"hitegg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607822251923 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_ld hitegg.v(17) " "Output port \"led_ld\" at hitegg.v(17) has no driver" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607822251933 "|hitegg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputcontrol inputcontrol:inputcontrol0 " "Elaborating entity \"inputcontrol\" for hierarchy \"inputcontrol:inputcontrol0\"" {  } { { "hitegg.v" "inputcontrol0" { Text "E:/hitegg/hitegg.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607822251966 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sw3 inputcontrol.v(5) " "Output port \"sw3\" at inputcontrol.v(5) has no driver" {  } { { "inputcontrol.v" "" { Text "E:/hitegg/inputcontrol.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607822251996 "|hitegg|inputcontrol:inputcontrol0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyscan inputcontrol:inputcontrol0\|keyscan:keyscan0 " "Elaborating entity \"keyscan\" for hierarchy \"inputcontrol:inputcontrol0\|keyscan:keyscan0\"" {  } { { "inputcontrol.v" "keyscan0" { Text "E:/hitegg/inputcontrol.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607822251997 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "key keyscan.v(18) " "Verilog HDL Always Construct warning at keyscan.v(18): inferring latch(es) for variable \"key\", which holds its previous value in one or more paths through the always construct" {  } { { "keyscan.v" "" { Text "E:/hitegg/keyscan.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607822252005 "|hitegg|inputcontrol:inputcontrol0|keyscan:keyscan0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key\[0\] keyscan.v(18) " "Inferred latch for \"key\[0\]\" at keyscan.v(18)" {  } { { "keyscan.v" "" { Text "E:/hitegg/keyscan.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607822252005 "|hitegg|inputcontrol:inputcontrol0|keyscan:keyscan0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game game:game0 " "Elaborating entity \"game\" for hierarchy \"game:game0\"" {  } { { "hitegg.v" "game0" { Text "E:/hitegg/hitegg.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607822252006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random game:game0\|random:random0 " "Elaborating entity \"random\" for hierarchy \"game:game0\|random:random0\"" {  } { { "game.v" "random0" { Text "E:/hitegg/game.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607822252022 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cnt4.data_a 0 random.v(74) " "Net \"cnt4.data_a\" at random.v(74) has no driver or initial value, using a default initial value '0'" {  } { { "random.v" "" { Text "E:/hitegg/random.v" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607822252031 "|hitegg|game:game0|random:random0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cnt4.waddr_a 0 random.v(74) " "Net \"cnt4.waddr_a\" at random.v(74) has no driver or initial value, using a default initial value '0'" {  } { { "random.v" "" { Text "E:/hitegg/random.v" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607822252031 "|hitegg|game:game0|random:random0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cnt4.we_a 0 random.v(74) " "Net \"cnt4.we_a\" at random.v(74) has no driver or initial value, using a default initial value '0'" {  } { { "random.v" "" { Text "E:/hitegg/random.v" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607822252031 "|hitegg|game:game0|random:random0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_ld random.v(72) " "Output port \"led_ld\" at random.v(72) has no driver" {  } { { "random.v" "" { Text "E:/hitegg/random.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607822252031 "|hitegg|game:game0|random:random0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countpoint game:game0\|countpoint:countpoint0 " "Elaborating entity \"countpoint\" for hierarchy \"game:game0\|countpoint:countpoint0\"" {  } { { "game.v" "countpoint0" { Text "E:/hitegg/game.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607822252049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counttime game:game0\|counttime:counttime0 " "Elaborating entity \"counttime\" for hierarchy \"game:game0\|counttime:counttime0\"" {  } { { "game.v" "counttime0" { Text "E:/hitegg/game.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607822252073 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 counttime.v(40) " "Verilog HDL assignment warning at counttime.v(40): truncated value with size 32 to match size of target (10)" {  } { { "counttime.v" "" { Text "E:/hitegg/counttime.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607822252073 "|hitegg|game:game0|counttime:counttime0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 counttime.v(54) " "Verilog HDL assignment warning at counttime.v(54): truncated value with size 32 to match size of target (6)" {  } { { "counttime.v" "" { Text "E:/hitegg/counttime.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607822252074 "|hitegg|game:game0|counttime:counttime0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputcontrol outputcontrol:outputcontrol0 " "Elaborating entity \"outputcontrol\" for hierarchy \"outputcontrol:outputcontrol0\"" {  } { { "hitegg.v" "outputcontrol0" { Text "E:/hitegg/hitegg.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607822252092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDscan outputcontrol:outputcontrol0\|LEDscan:LEDscan0 " "Elaborating entity \"LEDscan\" for hierarchy \"outputcontrol:outputcontrol0\|LEDscan:LEDscan0\"" {  } { { "outputcontrol.v" "LEDscan0" { Text "E:/hitegg/outputcontrol.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607822252107 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LEDscan.v(208) " "Verilog HDL assignment warning at LEDscan.v(208): truncated value with size 32 to match size of target (4)" {  } { { "LEDscan.v" "" { Text "E:/hitegg/LEDscan.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607822252110 "|hitegg|outputcontrol:outputcontrol0|LEDscan:LEDscan0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LEDscan.v(135) " "Verilog HDL Case Statement information at LEDscan.v(135): all case item expressions in this case statement are onehot" {  } { { "LEDscan.v" "" { Text "E:/hitegg/LEDscan.v" 135 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1607822252111 "|hitegg|outputcontrol:outputcontrol0|LEDscan:LEDscan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 LEDscan.v(260) " "Verilog HDL assignment warning at LEDscan.v(260): truncated value with size 32 to match size of target (10)" {  } { { "LEDscan.v" "" { Text "E:/hitegg/LEDscan.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607822252113 "|hitegg|outputcontrol:outputcontrol0|LEDscan:LEDscan0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numberscan outputcontrol:outputcontrol0\|numberscan:numberscan0 " "Elaborating entity \"numberscan\" for hierarchy \"outputcontrol:outputcontrol0\|numberscan:numberscan0\"" {  } { { "outputcontrol.v" "numberscan0" { Text "E:/hitegg/outputcontrol.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607822252154 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4 3 E:/hitegg/db/hitegg.ram0_random_ed4ec6f4.hdl.mif " "Memory depth (4) in the design file differs from memory depth (3) in the Memory Initialization File \"E:/hitegg/db/hitegg.ram0_random_ed4ec6f4.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1607822252418 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1607822252842 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "num_Rcol\[7\] GND " "Pin \"num_Rcol\[7\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607822253139 "|hitegg|num_Rcol[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "num_row\[2\] VCC " "Pin \"num_row\[2\]\" is stuck at VCC" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607822253139 "|hitegg|num_row[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "num_row\[3\] VCC " "Pin \"num_row\[3\]\" is stuck at VCC" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607822253139 "|hitegg|num_row[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "num_row\[4\] VCC " "Pin \"num_row\[4\]\" is stuck at VCC" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607822253139 "|hitegg|num_row[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "num_row\[5\] VCC " "Pin \"num_row\[5\]\" is stuck at VCC" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607822253139 "|hitegg|num_row[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[0\] GND " "Pin \"led_ld\[0\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607822253139 "|hitegg|led_ld[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[1\] GND " "Pin \"led_ld\[1\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607822253139 "|hitegg|led_ld[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[2\] GND " "Pin \"led_ld\[2\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607822253139 "|hitegg|led_ld[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[3\] GND " "Pin \"led_ld\[3\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607822253139 "|hitegg|led_ld[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[4\] GND " "Pin \"led_ld\[4\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607822253139 "|hitegg|led_ld[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[5\] GND " "Pin \"led_ld\[5\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607822253139 "|hitegg|led_ld[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[6\] GND " "Pin \"led_ld\[6\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607822253139 "|hitegg|led_ld[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[7\] GND " "Pin \"led_ld\[7\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607822253139 "|hitegg|led_ld[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[8\] GND " "Pin \"led_ld\[8\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607822253139 "|hitegg|led_ld[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[9\] GND " "Pin \"led_ld\[9\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607822253139 "|hitegg|led_ld[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[10\] GND " "Pin \"led_ld\[10\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607822253139 "|hitegg|led_ld[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[11\] GND " "Pin \"led_ld\[11\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607822253139 "|hitegg|led_ld[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[12\] GND " "Pin \"led_ld\[12\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607822253139 "|hitegg|led_ld[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[13\] GND " "Pin \"led_ld\[13\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607822253139 "|hitegg|led_ld[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[14\] GND " "Pin \"led_ld\[14\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607822253139 "|hitegg|led_ld[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_ld\[15\] GND " "Pin \"led_ld\[15\]\" is stuck at GND" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607822253139 "|hitegg|led_ld[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607822253139 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "LEDscan.v" "" { Text "E:/hitegg/LEDscan.v" 59 -1 0 } } { "numberscan.v" "" { Text "E:/hitegg/numberscan.v" 52 -1 0 } } { "counttime.v" "" { Text "E:/hitegg/counttime.v" 53 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1607822253153 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607822253686 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw3 " "No output dependent on input pin \"sw3\"" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607822253758 "|hitegg|sw3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sure " "No output dependent on input pin \"sure\"" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607822253758 "|hitegg|sure"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1607822253758 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "449 " "Implemented 449 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607822253760 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607822253760 ""} { "Info" "ICUT_CUT_TM_LCELLS" "381 " "Implemented 381 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607822253760 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607822253760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607822253997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 09:17:33 2020 " "Processing ended: Sun Dec 13 09:17:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607822253997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607822253997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607822253997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607822253997 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1607822256258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607822256258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 09:17:35 2020 " "Processing started: Sun Dec 13 09:17:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607822256258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1607822256258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hitegg -c hitegg " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hitegg -c hitegg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1607822256258 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1607822257706 ""}
{ "Info" "0" "" "Project  = hitegg" {  } {  } 0 0 "Project  = hitegg" 0 0 "Fitter" 0 0 1607822257708 ""}
{ "Info" "0" "" "Revision = hitegg" {  } {  } 0 0 "Revision = hitegg" 0 0 "Fitter" 0 0 1607822257709 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1607822257808 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1607822257808 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hitegg EPM1270T144C5 " "Selected device EPM1270T144C5 for design \"hitegg\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1607822257816 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607822257881 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607822257881 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1607822258012 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1607822258034 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Device EPM570T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607822258590 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607822258590 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Device EPM570T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607822258590 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Device EPM1270T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607822258590 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607822258590 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1607822258590 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hitegg.sdc " "Synopsys Design Constraints File file not found: 'hitegg.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1607822258724 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1607822258727 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1607822258741 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1607822258741 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607822258742 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607822258742 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607822258742 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1607822258742 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607822258755 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607822258756 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1607822258770 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 2 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1607822258790 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "rst Global clock " "Automatically promoted some destinations of signal \"rst\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "outputcontrol:outputcontrol0\|LEDscan:LEDscan0\|led_R\[32\] " "Destination \"outputcontrol:outputcontrol0\|LEDscan:LEDscan0\|led_R\[32\]\" may be non-global or may not use global clock" {  } { { "LEDscan.v" "" { Text "E:/hitegg/LEDscan.v" 135 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1607822258790 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "outputcontrol:outputcontrol0\|LEDscan:LEDscan0\|led_R\[16\] " "Destination \"outputcontrol:outputcontrol0\|LEDscan:LEDscan0\|led_R\[16\]\" may be non-global or may not use global clock" {  } { { "LEDscan.v" "" { Text "E:/hitegg/LEDscan.v" 135 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1607822258790 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "outputcontrol:outputcontrol0\|LEDscan:LEDscan0\|led_R\[0\] " "Destination \"outputcontrol:outputcontrol0\|LEDscan:LEDscan0\|led_R\[0\]\" may be non-global or may not use global clock" {  } { { "LEDscan.v" "" { Text "E:/hitegg/LEDscan.v" 135 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1607822258790 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "outputcontrol:outputcontrol0\|LEDscan:LEDscan0\|led_R\[48\] " "Destination \"outputcontrol:outputcontrol0\|LEDscan:LEDscan0\|led_R\[48\]\" may be non-global or may not use global clock" {  } { { "LEDscan.v" "" { Text "E:/hitegg/LEDscan.v" 135 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1607822258790 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "outputcontrol:outputcontrol0\|LEDscan:LEDscan0\|led_R\[18\] " "Destination \"outputcontrol:outputcontrol0\|LEDscan:LEDscan0\|led_R\[18\]\" may be non-global or may not use global clock" {  } { { "LEDscan.v" "" { Text "E:/hitegg/LEDscan.v" 135 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1607822258790 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "outputcontrol:outputcontrol0\|LEDscan:LEDscan0\|led_R\[34\] " "Destination \"outputcontrol:outputcontrol0\|LEDscan:LEDscan0\|led_R\[34\]\" may be non-global or may not use global clock" {  } { { "LEDscan.v" "" { Text "E:/hitegg/LEDscan.v" 135 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1607822258790 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "outputcontrol:outputcontrol0\|LEDscan:LEDscan0\|led_R\[10\] " "Destination \"outputcontrol:outputcontrol0\|LEDscan:LEDscan0\|led_R\[10\]\" may be non-global or may not use global clock" {  } { { "LEDscan.v" "" { Text "E:/hitegg/LEDscan.v" 135 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1607822258790 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "outputcontrol:outputcontrol0\|LEDscan:LEDscan0\|led_R\[50\] " "Destination \"outputcontrol:outputcontrol0\|LEDscan:LEDscan0\|led_R\[50\]\" may be non-global or may not use global clock" {  } { { "LEDscan.v" "" { Text "E:/hitegg/LEDscan.v" 135 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1607822258790 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "outputcontrol:outputcontrol0\|LEDscan:LEDscan0\|led_R\[36\] " "Destination \"outputcontrol:outputcontrol0\|LEDscan:LEDscan0\|led_R\[36\]\" may be non-global or may not use global clock" {  } { { "LEDscan.v" "" { Text "E:/hitegg/LEDscan.v" 135 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1607822258790 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "outputcontrol:outputcontrol0\|LEDscan:LEDscan0\|led_R\[20\] " "Destination \"outputcontrol:outputcontrol0\|LEDscan:LEDscan0\|led_R\[20\]\" may be non-global or may not use global clock" {  } { { "LEDscan.v" "" { Text "E:/hitegg/LEDscan.v" 135 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1607822258790 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Design Software" 0 -1 1607822258790 ""}  } { { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 3 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1607822258790 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "rst " "Pin \"rst\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "hitegg.v" "" { Text "E:/hitegg/hitegg.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "E:/hitegg/" { { 0 { 0 ""} 0 1276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1607822258791 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1607822258791 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1607822258797 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1607822258824 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1607822258863 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1607822258864 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1607822258864 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1607822258864 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607822258920 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1607822258938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1607822259096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607822259280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1607822259288 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1607822260086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607822260086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1607822260122 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "E:/hitegg/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 12 { 0 ""} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1607822260342 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1607822260342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1607822260757 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1607822260757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607822260758 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.32 " "Total time spent on timing analysis during the Fitter is 0.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1607822260778 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607822260787 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/hitegg/output_files/hitegg.fit.smsg " "Generated suppressed messages file E:/hitegg/output_files/hitegg.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1607822260905 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5543 " "Peak virtual memory: 5543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607822260973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 09:17:40 2020 " "Processing ended: Sun Dec 13 09:17:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607822260973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607822260973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607822260973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1607822260973 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1607822262465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607822262465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 09:17:42 2020 " "Processing started: Sun Dec 13 09:17:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607822262465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1607822262465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hitegg -c hitegg " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hitegg -c hitegg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1607822262465 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1607822263055 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1607822263168 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1607822263202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607822263449 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 09:17:43 2020 " "Processing ended: Sun Dec 13 09:17:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607822263449 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607822263449 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607822263449 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1607822263449 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1607822264189 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1607822265443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607822265443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 09:17:44 2020 " "Processing started: Sun Dec 13 09:17:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607822265443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1607822265443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hitegg -c hitegg " "Command: quartus_sta hitegg -c hitegg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1607822265444 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1607822265766 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1607822266154 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1607822266154 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607822266206 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607822266206 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1607822266278 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1607822266588 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hitegg.sdc " "Synopsys Design Constraints File file not found: 'hitegg.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1607822266663 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1607822266664 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607822266665 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607822266665 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1607822266669 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1607822266691 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607822266693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.722 " "Worst-case setup slack is -12.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607822266699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607822266699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.722           -1126.507 clk  " "  -12.722           -1126.507 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607822266699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607822266699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.380 " "Worst-case hold slack is 1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607822266706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607822266706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.380               0.000 clk  " "    1.380               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607822266706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607822266706 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607822266714 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607822266721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607822266727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607822266727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607822266727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607822266727 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1607822266757 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607822266779 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607822266780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607822266855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 09:17:46 2020 " "Processing ended: Sun Dec 13 09:17:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607822266855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607822266855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607822266855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1607822266855 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1607822268164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607822268164 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 09:17:48 2020 " "Processing started: Sun Dec 13 09:17:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607822268164 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1607822268164 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off hitegg -c hitegg " "Command: quartus_eda --read_settings_files=off --write_settings_files=off hitegg -c hitegg" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1607822268164 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1607822269122 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hitegg.vo E:/hitegg/simulation/modelsim/ simulation " "Generated file hitegg.vo in folder \"E:/hitegg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1607822269256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607822269308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 09:17:49 2020 " "Processing ended: Sun Dec 13 09:17:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607822269308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607822269308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607822269308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1607822269308 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus Prime Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1607822269934 ""}
