{
 "Device" : "GW1NR-9C",
 "Files" : [
  {
   "Path" : "C:/Workspace/gb_tang_9k/src/apu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Workspace/gb_tang_9k/src/audio.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Workspace/gb_tang_9k/src/boot.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Workspace/gb_tang_9k/src/div.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Workspace/gb_tang_9k/src/dma.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Workspace/gb_tang_9k/src/hdmi.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Workspace/gb_tang_9k/src/inthandle.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Workspace/gb_tang_9k/src/joypad.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Workspace/gb_tang_9k/src/link.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Workspace/gb_tang_9k/src/mbc1.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Workspace/gb_tang_9k/src/mmap.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Workspace/gb_tang_9k/src/ppu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Workspace/gb_tang_9k/src/seg7.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Workspace/gb_tang_9k/src/sram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Workspace/gb_tang_9k/src/timer.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Workspace/gb_tang_9k/src/top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Workspace/gb_tang_9k/src/uart.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Workspace/gb_tang_9k/src/z80.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Workspace/gb_tang_9k/src/z80_alu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Workspace/gb_tang_9k/src/z80_ucode.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Workspace/gb_tang_9k/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}