<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001285A1-20030102-D00000.TIF SYSTEM "US20030001285A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001285A1-20030102-D00001.TIF SYSTEM "US20030001285A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001285A1-20030102-D00002.TIF SYSTEM "US20030001285A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001285A1-20030102-D00003.TIF SYSTEM "US20030001285A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001285A1-20030102-D00004.TIF SYSTEM "US20030001285A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030001285A1-20030102-D00005.TIF SYSTEM "US20030001285A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030001285A1-20030102-D00006.TIF SYSTEM "US20030001285A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030001285A1-20030102-D00007.TIF SYSTEM "US20030001285A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030001285A1-20030102-D00008.TIF SYSTEM "US20030001285A1-20030102-D00008.TIF" NDATA TIF>
<!ENTITY US20030001285A1-20030102-D00009.TIF SYSTEM "US20030001285A1-20030102-D00009.TIF" NDATA TIF>
<!ENTITY US20030001285A1-20030102-D00010.TIF SYSTEM "US20030001285A1-20030102-D00010.TIF" NDATA TIF>
<!ENTITY US20030001285A1-20030102-D00011.TIF SYSTEM "US20030001285A1-20030102-D00011.TIF" NDATA TIF>
<!ENTITY US20030001285A1-20030102-D00012.TIF SYSTEM "US20030001285A1-20030102-D00012.TIF" NDATA TIF>
<!ENTITY US20030001285A1-20030102-D00013.TIF SYSTEM "US20030001285A1-20030102-D00013.TIF" NDATA TIF>
<!ENTITY US20030001285A1-20030102-D00014.TIF SYSTEM "US20030001285A1-20030102-D00014.TIF" NDATA TIF>
<!ENTITY US20030001285A1-20030102-D00015.TIF SYSTEM "US20030001285A1-20030102-D00015.TIF" NDATA TIF>
<!ENTITY US20030001285A1-20030102-D00016.TIF SYSTEM "US20030001285A1-20030102-D00016.TIF" NDATA TIF>
<!ENTITY US20030001285A1-20030102-D00017.TIF SYSTEM "US20030001285A1-20030102-D00017.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001285</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10162953</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020604</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>1999-18245</doc-number>
</priority-application-number>
<filing-date>19990520</filing-date>
<country-code>KR</country-code>
</foreign-priority-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>1999-37925</doc-number>
</priority-application-number>
<filing-date>19990907</filing-date>
<country-code>KR</country-code>
</foreign-priority-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>1999-37928</doc-number>
</priority-application-number>
<filing-date>19990907</filing-date>
<country-code>KR</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L023/52</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>257</class>
<subclass>778000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Semiconductor package and method for manufacturing the same</title-of-invention>
</technical-information>
<continuity-data>
<division-of>
<parent-child>
<child>
<document-id>
<doc-number>10162953</doc-number>
<kind-code>A1</kind-code>
<document-date>20020604</document-date>
</document-id>
</child>
<parent>
<document-id>
<doc-number>09574006</doc-number>
<document-date>20000519</document-date>
<country-code>US</country-code>
</document-id>
</parent>
<parent-status>PENDING</parent-status>
</parent-child>
</division-of>
</continuity-data>
<inventors>
<first-named-inventor>
<name>
<given-name>WonSun</given-name>
<family-name>Shin</family-name>
</name>
<residence>
<residence-non-us>
<city>KyungKi-Do</city>
<country-code>KR</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>DoSung</given-name>
<family-name>Chun</family-name>
</name>
<residence>
<residence-non-us>
<city>Chacheongsao</city>
<country-code>TH</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>SeonGoo</given-name>
<family-name>Lee</family-name>
</name>
<residence>
<residence-non-us>
<city>KyungKi-Do</city>
<country-code>KR</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>SangHo</given-name>
<family-name>Lee</family-name>
</name>
<residence>
<residence-non-us>
<city>Seoul City</city>
<country-code>KR</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Vincent</given-name>
<family-name>DiCaprio</family-name>
</name>
<residence>
<residence-us>
<city>Mesa</city>
<state>AZ</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<assignee>
<organization-name>Amkor Technology, Inc.</organization-name>
<assignee-type>03</assignee-type>
</assignee>
<correspondence-address>
<name-1>James E. Parsons</name-1>
<name-2>Skjerven Morrill LLP</name-2>
<address>
<address-1>Suite 700</address-1>
<address-2>25 Metro Drive</address-2>
<city>San Jose</city>
<state>CA</state>
<postalcode>95110</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A semiconductor package and method for manufacturing the same is disclosed. The semiconductor package comprises a semiconductor chip, a circuit board, an electrical connection means, an encapsulation material and a plurality of conductive balls. The semiconductor chip has a first surface and a second surface. A plurality of input and output pads are formed on one of the first and second surfaces. The circuit board comprises a thin film having a first surface and a second surface and being provided with a center hole in which the semiconductor chip is positioned, a plurality of circuit patterns being formed on the first surface of the thin film and including a plurality of bond fingers and ball lands, and a cover coat covering the circuit board except for the bond fingers and the ball lands. The electric connection means electrically connects the input and output pads of the semiconductor chip with the bond fingers of the circuit board. The encapsulation material covers the semiconductor, the electric connection means and a portion of the circuit board. The conductive balls are fusion-welded on the ball lands of the circuit board. </paragraph>
</subdoc-abstract>
<subdoc-description>
<cross-reference-to-related-applications>
<heading lvl="1">CROSS REFERENCE TO RELATED APPLICATION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> This application is a divisional of and claims priority of U.S. patent application Ser. No. 09/574,006, now U.S. Patent No. ______, which claims priority of the following Korean patent applications: 1999-18245 filed May 20, 1999, 1999-37925 filed Sep. 7, 1999, and 1999-37928 filed Sep. 7, 1999, the disclosures of which are hereby incorporated by reference.</paragraph>
</cross-reference-to-related-applications>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> 1. Field of the Invention </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> The present invention relates, in general, to a semiconductor and method for manufacturing the same and, more particularly, to a semiconductor that is thin and has a satisfactory heat dissipation capacity and method for manufacturing the same. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> 2. Description of the Prior Art </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> Currently, semiconductor packages, such as Ball Grid Array (&ldquo;BGA&rdquo;) semiconductor packages Chip Scale semiconductor packages, and micro ball grid array semiconductor packages, are being miniaturized. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> In addition, semiconductor chips in such packages are increasing in performance, function, and operation frequency. Consequently, the semiconductor chips generate more heat. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> Of such semiconductor packages, a conventional BGA semiconductor package is illustrated in <cross-reference target="DRAWINGS">FIG. 14</cross-reference>. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> The BGA semiconductor package generally comprises a semiconductor chip <highlight><bold>1</bold></highlight>&prime;, on which input and output pads are formed, and a circuit board <highlight><bold>10</bold></highlight>&prime; onto which the semiconductor chip <highlight><bold>1</bold></highlight>&prime; is bonded at the center of the circuit board <highlight><bold>10</bold></highlight>&prime; by means of a bonding agent <highlight><bold>3</bold></highlight>&prime;. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> The circuit board <highlight><bold>10</bold></highlight>&prime; comprises a film <highlight><bold>15</bold></highlight>&prime;, upper circuit patterns <highlight><bold>12</bold></highlight><highlight><italic>a</italic></highlight>&prime; and lower circuit patterns <highlight><bold>12</bold></highlight><highlight><italic>b</italic></highlight>&prime;. The upper circuit patterns <highlight><bold>12</bold></highlight><highlight><italic>a</italic></highlight>&prime; include bond fingers <highlight><bold>11</bold></highlight>&prime; and are formed on the outer area of the upper surface of the film <highlight><bold>15</bold></highlight>&prime;. The lower circuit patterns <highlight><bold>12</bold></highlight><highlight><italic>b</italic></highlight>&prime; include a plurality of ball lands <highlight><bold>13</bold></highlight>&prime; and are formed on the lower surface of the film <highlight><bold>15</bold></highlight>&prime;. The bond fingers <highlight><bold>11</bold></highlight>&prime; and ball lands <highlight><bold>13</bold></highlight>&prime; are conductive thin films made of copper (Cu) or the like. The upper and lower circuit patterns are connected to each other by conductive via holes <highlight><bold>14</bold></highlight>&prime;. The upper and lower surfaces of the circuit board <highlight><bold>10</bold></highlight>&prime;, except for the bond fingers <highlight><bold>11</bold></highlight>&prime; and the ball lands <highlight><bold>13</bold></highlight>&prime;, are coated with a cover coat <highlight><bold>16</bold></highlight>&prime; so as to protect the circuit patterns from the external environment. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> The input and output pads <highlight><bold>2</bold></highlight>&prime; of the semiconductor chip <highlight><bold>1</bold></highlight>&prime; are connected with the bond fingers <highlight><bold>11</bold></highlight>&prime; formed on the upper surface of the circuit board <highlight><bold>10</bold></highlight>&prime; through a conductive wire <highlight><bold>4</bold></highlight>&prime;. The upper surface of the circuit board <highlight><bold>10</bold></highlight>&prime;, the chip <highlight><bold>1</bold></highlight>&prime; and the conductive wire <highlight><bold>4</bold></highlight>&prime; are covered with an encapsulating material <highlight><bold>20</bold></highlight>&prime; so as to protect the chip <highlight><bold>1</bold></highlight>&prime; and the conductive wires <highlight><bold>4</bold></highlight>&prime;. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> A plurality of conductive balls <highlight><bold>40</bold></highlight>&prime; are fusion-welded on the ball lands <highlight><bold>13</bold></highlight>&prime;. The semiconductor package <highlight><bold>100</bold></highlight>&prime; is mounted to a motherboard (not shown), with the conductive balls <highlight><bold>40</bold></highlight>&prime; being fusion welded on metallizations of the motherboard, so that electric signals may be mediated between the semiconductor chip <highlight><bold>1</bold></highlight>&prime; and the motherboard by the conductive balls <highlight><bold>40</bold></highlight>&prime;. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> In the BGA semiconductor package having the construction described above, the semiconductor chip <highlight><bold>1</bold></highlight>&prime; exchanges electric signals with the motherboard through the input and output pads <highlight><bold>2</bold></highlight>&prime;, the conductive wire <highlight><bold>4</bold></highlight>&prime;, the bond fingers <highlight><bold>11</bold></highlight>&prime;, the via holes <highlight><bold>14</bold></highlight>&prime;, the ball lands <highlight><bold>13</bold></highlight>&prime; and the conductive balls <highlight><bold>40</bold></highlight>&prime;. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> However, according to the conventional semiconductor package, a semiconductor chip <highlight><bold>1</bold></highlight>&prime; is bonded on the upper surface of a relatively thick circuit board <highlight><bold>10</bold></highlight>&prime;, thereby increasing a total thickness of the entire semiconductor package. This contrasts with the current trend toward miniaturization of packages, and so the package may not be fit for use in the latest mobile phones, cellular phones, radio pagers, and notebook computers. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> In addition, the conventional semiconductor package does not provide means for dissipating heat. Such heat may lead to performance reduction and/or breakdown of the semiconductor package or a device employing the semiconductor package. Although another semiconductor package employing a heat spreader has been disclosed, this semiconductor package generates other problems, in that the thickness of this package is increased due to the addition of the heat spreader. Moreover, the manufacturing cost of such a package is expensive. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> Accordingly, the present invention has been made keeping in mind the above problems occurring in the prior art, and an object of the present invention is to provide a semiconductor package and method for manufacturing the same, capable of reducing the thickness of the semiconductor package considerably. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> Another object of the present invention is to provide a semiconductor package and method for manufacturing the same, capable of dissipating heat to the outside environment easily and effectively. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> A further object of the present invention is to provide a semiconductor and method for manufacturing the same, capable of preventing a circuit board on which circuit patterns are formed, from being bent. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> In order to accomplish the above objects and others, one embodiment of the present invention provides a semiconductor package that includes semiconductor chip having a first surface and a second surface, wherein a plurality of input and output pads are formed on one of the first and second surfaces; a circuit board comprising a thin film having a first surface, an opposite second surface, and a center hole in which the semiconductor chip is positioned; a plurality of circuit patterns on the first surface of the thin film, including a plurality of bond fingers and ball lands; a cover coat covering the circuit board except for the bond fingers and the ball lands; electrical conductors that electrically connect the input and output pads of the semiconductor chip with the bond fingers of the circuit board; an encapsulation material covering the semiconductor, the electrical conductors, and a portion of the circuit board; and, a plurality of conductive balls that are fusion-welded onto the ball lands of the circuit board. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> The package may further comprise a heat spreader bonded on the second surface of the film. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> The second surface of the semiconductor chip, one surface of the heat spreader and one surface of the encapsulation material may lie on the same plane. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> The second surface of the semiconductor chip, the second surface of the film and one surface of the encapsulation material may lie on the same plane. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> The second surface of the semiconductor chip and one surface of the encapsulation material may lie on the same plane. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> The second surface of the film may be entirely covered with the film. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> The second surface of the film may be partially covered with the film. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> The input and output pads may be formed on the first surface of the semiconductor chip. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> The input and output pads may be formed on the second surface of the semiconductor chip. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> The first surface of the semiconductor chip and one surface of the encapsulation material may lie on the same plane. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> In addition, the present invention provides a method of manufacturing a semiconductor package. One embodiment of such a method includes providing a circuit board, the circuit board having a film, circuit patterns and a plurality of holes, the film having a first surface and a second surface, the circuit patterns including a plurality of bond fingers and ball lands formed on one of the first and second surfaces; respectively positioning a plurality of semiconductor chips in the holes of the circuit board, each of the semiconductor chips having a first surface and a second surface, a plurality of input and output pads being formed on one of the first and second surfaces of semiconductor chips; electrically connecting the input and output pads of each semiconductor chip with the bond fingers of the respective circuit board; covering the semiconductor chips, connection means and a certain area of the circuit board with an encapsulation material; and forming input and output pads by respectively fusion-welding conductive balls on ball lands of the circuit board. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> The circuit board may comprise a film, a plurality of circuit patterns and a cover coat, the film having a first surface and a second surface. The circuit board may be in the form of a main strip that consists of a plurality of sub-strips in a row with one or more multiple main slots being interposed between two adjacent sub-strips, each of the sub-strips having a plurality of regularly spaced holes in multiple rows, with each of the holes being surrounded by multiple sub-slots, the circuit patterns including a plurality of bond fingers and ball lands that are formed on the second surface of the film between the holes and the sub-slots, and the cover coat being coated on a surface of the film with the bond fingers and the ball lands of the circuit patterns being exposed to the outside. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> The circuit board may comprise a film, a plurality of circuit patterns and a cover coat, the film having a first surface and a second surface and being in the form of a strip that has a plurality of regularly spaced holes in multiple rows with each of the holes being surrounded by multiple slots, the circuit patterns including a plurality of bond fingers and ball lands that are formed on the second surface of the film between the holes and the slots, and the cover coat being coated on a surface of the film with the bond fingers and the ball lands of the circuit patterns being exposed to the outside. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> The method may further comprise the step of bonding a hole closing member on the second surface of the circuit board before the step of positioning the semiconductor chips in the holes of the circuit board. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> The method may further comprise the step of bonding a hole closing member on the entire second surface of the main strip before the step of positioning the semiconductor chips in the holes of the circuit board. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> The method may further comprise the step of bonding a hole closing member on the entire second surface of the strip before the step of positioning the semiconductor chips in the holes of the circuit board. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> The hole closing member may consist of a plurality of hole closing member pieces, the hole closing member pieces being respectively bonded on the sub-strips, one side portion of each of the hole closing member pieces being positioned over each of the main slots. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> The hole closing member may be provided with a plurality of hole lines at positions that are situated over the main slots. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> The method may further comprise the step of separating one side portion of the hole closing member by rendering a plate-shaped bar to pass through the main slot in a direction from the second surface of the circuit board to the first surface of the circuit board, before or after the step of forming input and output pads by respectively fusion-welding conductive balls on ball lands of the circuit board. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> The method may further comprise the step of removing the hole closing member, after the step of forming input and output pads by respectively fusion-welding conductive balls on ball lands of the circuit board. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> The hole closing member may be an insulating or ultraviolet tape. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> The step of encapsulating may be performed by means of a molding die in which the semiconductor chip can be positioned, the molding die being provided with a gate at a position that a portion of the semiconductor chip, on which input and output pads are formed, faces.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> The above and other objects, features and other advantages of the present invention will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings, in which: </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> FIGS. <highlight><bold>1</bold></highlight> to <highlight><bold>9</bold></highlight> are cross-sectional side views showing embodiments of semiconductor packages in accordance with the present invention; </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 10A and 10B</cross-reference> are a top plan view of a circuit board and a bottom plan view of another circuit board, the circuit boards being used in an exemplary method for manufacturing a semiconductor package according to the present invention; </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 11A</cross-reference> to <highlight><bold>11</bold></highlight>B are cross-sectional side views of stages in an embodiment of a semiconductor manufacturing method within the present invention; </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 12A and 12B</cross-reference> are bottom plan views of circuit boards for explaining two types of hole closing members; </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 13</cross-reference> is a cross-sectional side view of an embodiment of a step of encapsulating; and </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 14</cross-reference> is a cross-sectional side view of a prior art BGA package. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 15A</cross-reference> is a cross-sectional side view of an alternative embodiment of a step of encapsulating; </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 15B</cross-reference> is a cross-sectional side view of a further alternative embodiment of a step of encapsulating; </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 16A</cross-reference> is a cross-sectional side view of an alternative embodiment of a step of encapsulating; and </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 16B</cross-reference> is a cross-sectional side view of a further alternative embodiment of a step of encapsulating.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DESCRIPTION OF THE EXEMPLARY EMBODIMENTS </heading>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> FIGS. <highlight><bold>1</bold></highlight> to <highlight><bold>9</bold></highlight> are cross-sectional side views of various embodiments of semiconductor packages in accordance with the present invention. </paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, the semiconductor package <highlight><bold>101</bold></highlight> includes a semiconductor chip <highlight><bold>30</bold></highlight> that has a first surface <highlight><bold>30</bold></highlight><highlight><italic>a </italic></highlight>and an opposite second surface <highlight><bold>30</bold></highlight><highlight><italic>b</italic></highlight>. A plurality of input and output pads <highlight><bold>31</bold></highlight> are formed on the first surface <highlight><bold>30</bold></highlight><highlight><italic>a. </italic></highlight></paragraph>
<paragraph id="P-0053" lvl="0"><number>&lsqb;0053&rsqb;</number> The semiconductor chip <highlight><bold>30</bold></highlight> is positioned in a center hole <highlight><bold>12</bold></highlight> formed through a circuit board <highlight><bold>10</bold></highlight>. The area of the center hole <highlight><bold>12</bold></highlight> is larger than both the area of the first surface <highlight><bold>30</bold></highlight><highlight><italic>a </italic></highlight>and the area of the second surface <highlight><bold>30</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
<paragraph id="P-0054" lvl="0"><number>&lsqb;0054&rsqb;</number> The circuit board <highlight><bold>10</bold></highlight> includes a thin planar insulative film <highlight><bold>17</bold></highlight> and a plurality of conductive circuit patterns <highlight><bold>18</bold></highlight>. The thin film <highlight><bold>17</bold></highlight> has a first surface <highlight><bold>11</bold></highlight><highlight><italic>a </italic></highlight>and an opposite second surface <highlight><bold>11</bold></highlight><highlight><italic>b </italic></highlight>and is provided with the center hole <highlight><bold>12</bold></highlight> therethrough. Conductive circuit patterns <highlight><bold>18</bold></highlight> are formed on the first surface <highlight><bold>11</bold></highlight><highlight><italic>a </italic></highlight>of the thin film <highlight><bold>17</bold></highlight>, and include bond fingers <highlight><bold>18</bold></highlight><highlight><italic>a </italic></highlight>and ball lands <highlight><bold>18</bold></highlight><highlight><italic>b</italic></highlight>. The circuit patterns <highlight><bold>18</bold></highlight> are, for example, thin copper films. Other metals may be used. Bond fingers <highlight><bold>18</bold></highlight><highlight><italic>a </italic></highlight>are laterally between center hole <highlight><bold>12</bold></highlight> and ball lands <highlight><bold>18</bold></highlight><highlight><italic>b</italic></highlight>. In addition, the film <highlight><bold>17</bold></highlight> constituting the circuit board <highlight><bold>10</bold></highlight> may be made of polyimide or another thin film. Alternatively, circuit board <highlight><bold>10</bold></highlight> may be an insulative tape. </paragraph>
<paragraph id="P-0055" lvl="0"><number>&lsqb;0055&rsqb;</number> Incidentally, the bond fingers <highlight><bold>18</bold></highlight><highlight><italic>a </italic></highlight>may be plated with gold (Au) or silver (Ag) so as to be effectively connected to an electric conductor <highlight><bold>40</bold></highlight>, while the ball lands <highlight><bold>18</bold></highlight><highlight><italic>b </italic></highlight>are plated with gold (Au), silver (Au), nickel (Ni) or palladium (Pd) so as to be effectively welded to conductive balls <highlight><bold>60</bold></highlight>. </paragraph>
<paragraph id="P-0056" lvl="0"><number>&lsqb;0056&rsqb;</number> The exposed surfaces of the film <highlight><bold>17</bold></highlight> and the circuit patterns <highlight><bold>18</bold></highlight> are covered with a cover coat <highlight><bold>19</bold></highlight> so as to be protected from external physical, chemical or mechanical impact. Bond fingers <highlight><bold>18</bold></highlight><highlight><italic>a </italic></highlight>and ball lands <highlight><bold>18</bold></highlight><highlight><italic>b </italic></highlight>are exposed through cover coat <highlight><bold>19</bold></highlight>. </paragraph>
<paragraph id="P-0057" lvl="0"><number>&lsqb;0057&rsqb;</number> The input and output pads <highlight><bold>31</bold></highlight> of semiconductor chip <highlight><bold>30</bold></highlight> are electrically connected to the bond fingers <highlight><bold>18</bold></highlight><highlight><italic>a </italic></highlight>of the circuit patterns <highlight><bold>18</bold></highlight> by electric conductors <highlight><bold>40</bold></highlight>. Electric conductors <highlight><bold>40</bold></highlight> extend laterally over the portion of center hole <highlight><bold>12</bold></highlight> between semiconductor chip <highlight><bold>30</bold></highlight> and bond fingers <highlight><bold>18</bold></highlight><highlight><italic>a </italic></highlight>on first surface <highlight><bold>11</bold></highlight><highlight><italic>a </italic></highlight>of circuit board <highlight><bold>10</bold></highlight>. Here, the electric conductors <highlight><bold>40</bold></highlight> may be gold wires, aluminum wires, or leads. </paragraph>
<paragraph id="P-0058" lvl="0"><number>&lsqb;0058&rsqb;</number> The semiconductor chip <highlight><bold>30</bold></highlight> and the electric conductor <highlight><bold>40</bold></highlight> are covered with an insulative encapsulation material <highlight><bold>50</bold></highlight> so as to be protected from external physical, chemical or mechanical impact. The encapsulation material may be epoxy molding compound that is applied using a mold or a liquid encapsulation material that is applied within a dam <highlight><bold>25</bold></highlight> using a dispenser. Dam <highlight><bold>25</bold></highlight> may be metal or an adhesive bead, among other possibilities. The second surface <highlight><bold>30</bold></highlight><highlight><italic>b </italic></highlight>of the semiconductor chip <highlight><bold>30</bold></highlight>, the upper surface of the encapsulation material <highlight><bold>50</bold></highlight> in center hole <highlight><bold>12</bold></highlight> around chip <highlight><bold>30</bold></highlight>, and the second surface <highlight><bold>11</bold></highlight><highlight><italic>b </italic></highlight>of the film <highlight><bold>17</bold></highlight> of the circuit board <highlight><bold>10</bold></highlight> lie in the same horizontal plane. </paragraph>
<paragraph id="P-0059" lvl="0"><number>&lsqb;0059&rsqb;</number> A plurality of conductive balls <highlight><bold>60</bold></highlight> made of tin (Sn), lead (Pb) or an alloy of tin and lead are respectively fusion-welded on the ball lands <highlight><bold>18</bold></highlight><highlight><italic>b </italic></highlight>of the circuit patterns <highlight><bold>10</bold></highlight> of the circuit board <highlight><bold>10</bold></highlight>, thereby allowing the package to be mounted to a motherboard. Balls <highlight><bold>60</bold></highlight> are on the same side of package <highlight><bold>101</bold></highlight> as first surface <highlight><bold>30</bold></highlight><highlight><italic>a </italic></highlight>and input/ouput pads <highlight><bold>31</bold></highlight> of chip <highlight><bold>30</bold></highlight>. </paragraph>
<paragraph id="P-0060" lvl="0"><number>&lsqb;0060&rsqb;</number> The semiconductor <highlight><bold>30</bold></highlight> of package <highlight><bold>101</bold></highlight> is positioned in the center hole <highlight><bold>12</bold></highlight> of the circuit board <highlight><bold>10</bold></highlight> and the second surface <highlight><bold>30</bold></highlight><highlight><italic>b </italic></highlight>of the semiconductor <highlight><bold>30</bold></highlight> is exposed to the outside environment, so that heat generated by the semiconductor <highlight><bold>30</bold></highlight> is dissipated easily. </paragraph>
<paragraph id="P-0061" lvl="0"><number>&lsqb;0061&rsqb;</number> Since the construction of the semiconductor packages disclosed in the description below is similar to the construction of the semiconductor package <highlight><bold>101</bold></highlight> described above and illustrated in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, the differences between the two will be described in the following discussion. </paragraph>
<paragraph id="P-0062" lvl="0"><number>&lsqb;0062&rsqb;</number> A semiconductor package <highlight><bold>102</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is additionally provided with a heat spreader <highlight><bold>75</bold></highlight> at the second surface lib of the film <highlight><bold>17</bold></highlight>, so that the heat dissipation capability of the semiconductor package can be improved and any bending of the circuit board <highlight><bold>10</bold></highlight> can be prevented. </paragraph>
<paragraph id="P-0063" lvl="0"><number>&lsqb;0063&rsqb;</number> In this embodiment, the second surface <highlight><bold>30</bold></highlight><highlight><italic>b </italic></highlight>of the semiconductor chip <highlight><bold>30</bold></highlight>, the upper surface of the encapsulation material <highlight><bold>50</bold></highlight> around chip <highlight><bold>30</bold></highlight>, and the upper surface of the heat spreader <highlight><bold>75</bold></highlight> lie in the same horizontal plane, and the second surface <highlight><bold>30</bold></highlight><highlight><italic>b </italic></highlight>of the semiconductor chip <highlight><bold>30</bold></highlight> is exposed to the outside environment. </paragraph>
<paragraph id="P-0064" lvl="0"><number>&lsqb;0064&rsqb;</number> In a semiconductor package <highlight><bold>103</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, the exposed second surface <highlight><bold>30</bold></highlight><highlight><italic>b </italic></highlight>of the semiconductor <highlight><bold>30</bold></highlight> is projected upwardly, so that the second surface <highlight><bold>30</bold></highlight><highlight><italic>b </italic></highlight>of the semiconductor <highlight><bold>30</bold></highlight> is positioned in a horizontal plane above the plane of second surface lib of the film <highlight><bold>17</bold></highlight>. In this case, the second surface <highlight><bold>30</bold></highlight><highlight><italic>b </italic></highlight>of the semiconductor <highlight><bold>30</bold></highlight> is formed to be exposed to the outside. Second surface <highlight><bold>30</bold></highlight><highlight><italic>b </italic></highlight>is not covered by encapsulation material <highlight><bold>50</bold></highlight>. Encapsulant material <highlight><bold>50</bold></highlight> is tapered between circuit board <highlight><bold>10</bold></highlight> and first surface <highlight><bold>30</bold></highlight><highlight><italic>a </italic></highlight>and second <highlight><bold>30</bold></highlight><highlight><italic>b </italic></highlight>of semiconductor chip <highlight><bold>30</bold></highlight>. </paragraph>
<paragraph id="P-0065" lvl="0"><number>&lsqb;0065&rsqb;</number> In a semiconductor package <highlight><bold>104</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, the entire second surface lib of the film <highlight><bold>17</bold></highlight> is covered with the encapsulation material <highlight><bold>50</bold></highlight>, and so the encapsulation material <highlight><bold>50</bold></highlight> serves to reinforce the package structure so as to prevent the film <highlight><bold>17</bold></highlight> from being bent. Second surface <highlight><bold>30</bold></highlight><highlight><italic>b </italic></highlight>of semiconductor chip <highlight><bold>30</bold></highlight> is not covered by encapsulation material <highlight><bold>50</bold></highlight>. Further, semiconductor chip <highlight><bold>30</bold></highlight> is projected upwardly so that second surface <highlight><bold>30</bold></highlight><highlight><italic>b </italic></highlight>is in a horizontal plane above the plane of second surface lib of film <highlight><bold>17</bold></highlight>. The upper planar surface of encapsulant material <highlight><bold>50</bold></highlight> is in the same horizontal plane as second surface <highlight><bold>30</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
<paragraph id="P-0066" lvl="0"><number>&lsqb;0066&rsqb;</number> In a semiconductor package <highlight><bold>105</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 5</cross-reference>, part of the second surface <highlight><bold>11</bold></highlight><highlight><italic>b </italic></highlight>of the film <highlight><bold>17</bold></highlight> is covered with the encapsulation material <highlight><bold>50</bold></highlight>. In particular, an inner portion of second surface <highlight><bold>11</bold></highlight><highlight><italic>b </italic></highlight>around the elevated semiconductor chip <highlight><bold>30</bold></highlight> in center hole <highlight><bold>12</bold></highlight> is covered by encapsulant material <highlight><bold>50</bold></highlight>, and an outer peripheral portion of second surface <highlight><bold>11</bold></highlight><highlight><italic>b </italic></highlight>is exposed and uncovered by encapsulant material <highlight><bold>50</bold></highlight>. The exposed second surface <highlight><bold>30</bold></highlight><highlight><italic>b </italic></highlight>of the semiconductor <highlight><bold>30</bold></highlight> and an upper planar surface of encapsulant material <highlight><bold>50</bold></highlight> are in a horizontal plane above the plane of second surface <highlight><bold>11</bold></highlight><highlight><italic>b</italic></highlight>. In this case, the encapsulation material <highlight><bold>50</bold></highlight> serves to restrain the bending of the film <highlight><bold>17</bold></highlight> to a certain extent. </paragraph>
<paragraph id="P-0067" lvl="0"><number>&lsqb;0067&rsqb;</number> In each of the semiconductor packages <highlight><bold>101</bold></highlight> to <highlight><bold>105</bold></highlight> of FIGS. <highlight><bold>1</bold></highlight> to <highlight><bold>5</bold></highlight>, a plurality of input and output pads <highlight><bold>31</bold></highlight> are formed on the first surface <highlight><bold>30</bold></highlight><highlight><italic>a </italic></highlight>of the semiconductor chip <highlight><bold>30</bold></highlight>. The first surface <highlight><bold>30</bold></highlight><highlight><italic>a </italic></highlight>of the semiconductor chip <highlight><bold>30</bold></highlight> on which the input and output pads <highlight><bold>31</bold></highlight> are formed and the first surface <highlight><bold>11</bold></highlight><highlight><italic>a </italic></highlight>of the circuit board <highlight><bold>10</bold></highlight> on which the bond fingers <highlight><bold>18</bold></highlight><highlight><italic>a </italic></highlight>and ball lands <highlight><bold>18</bold></highlight><highlight><italic>b </italic></highlight>are formed are oriented to the same direction. The second surface <highlight><bold>30</bold></highlight><highlight><italic>b </italic></highlight>of the semiconductor chip <highlight><bold>30</bold></highlight> faces in the same direction as second surface <highlight><bold>11</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
<paragraph id="P-0068" lvl="0"><number>&lsqb;0068&rsqb;</number> On the other hand, in each of semiconductor packages <highlight><bold>106</bold></highlight> to <highlight><bold>108</bold></highlight> of FIGS. <highlight><bold>6</bold></highlight> to <highlight><bold>8</bold></highlight>, a plurality of input and output pads <highlight><bold>31</bold></highlight> are formed on the second surface <highlight><bold>30</bold></highlight><highlight><italic>b </italic></highlight>of the semiconductor chip <highlight><bold>30</bold></highlight>. The second surface <highlight><bold>30</bold></highlight><highlight><italic>b </italic></highlight>of the semiconductor chip <highlight><bold>30</bold></highlight> on which the input and output pads <highlight><bold>31</bold></highlight> are formed and the first surface <highlight><bold>11</bold></highlight><highlight><italic>a </italic></highlight>of the circuit board <highlight><bold>10</bold></highlight> on which the bond fingers <highlight><bold>18</bold></highlight><highlight><italic>a </italic></highlight>are formed are oriented to opposite directions. The exposed first surface <highlight><bold>30</bold></highlight><highlight><italic>a </italic></highlight>of the semiconductor chip <highlight><bold>30</bold></highlight> is on the same downward side of the resin film <highlight><bold>17</bold></highlight> as balls <highlight><bold>60</bold></highlight> and bond fingers <highlight><bold>18</bold></highlight><highlight><italic>a. </italic></highlight></paragraph>
<paragraph id="P-0069" lvl="0"><number>&lsqb;0069&rsqb;</number> The semiconductor package <highlight><bold>106</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is similar to the semiconductor package <highlight><bold>103</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>. However, the second surface <highlight><bold>30</bold></highlight><highlight><italic>b </italic></highlight>of the semiconductor chip <highlight><bold>30</bold></highlight>, on which input/output pads <highlight><bold>31</bold></highlight> are formed, and the first surface <highlight><bold>11</bold></highlight><highlight><italic>a </italic></highlight>of the circuit board <highlight><bold>10</bold></highlight>, on which bond fingers <highlight><bold>18</bold></highlight><highlight><italic>a </italic></highlight>and ball lands <highlight><bold>18</bold></highlight><highlight><italic>b </italic></highlight>are formed, are oriented to opposite directions. Additionally, the bond fingers <highlight><bold>18</bold></highlight><highlight><italic>a </italic></highlight>are projected inwardly into the center hole <highlight><bold>12</bold></highlight> of the film <highlight><bold>17</bold></highlight> i.e., beyond the circumferential edges of center hole <highlight><bold>12</bold></highlight>. The projected bond fingers <highlight><bold>18</bold></highlight><highlight><italic>a </italic></highlight>are each electrically connected with a respective input and output pad <highlight><bold>31</bold></highlight> on the second surface <highlight><bold>30</bold></highlight><highlight><italic>b </italic></highlight>of the semiconductor <highlight><bold>30</bold></highlight> by electric conductor <highlight><bold>40</bold></highlight>. First surface <highlight><bold>30</bold></highlight><highlight><italic>a </italic></highlight>of semiconductor <highlight><bold>30</bold></highlight> is exposed through encapsulant material <highlight><bold>50</bold></highlight>. First surface <highlight><bold>30</bold></highlight><highlight><italic>a </italic></highlight>is in a lower horizontal plane than the plane of first surface <highlight><bold>11</bold></highlight><highlight><italic>a </italic></highlight>of resin film <highlight><bold>17</bold></highlight>. Encapsulant material <highlight><bold>50</bold></highlight> is tapered between semiconductor chip <highlight><bold>30</bold></highlight> and first surface <highlight><bold>30</bold></highlight><highlight><italic>a. </italic></highlight></paragraph>
<paragraph id="P-0070" lvl="0"><number>&lsqb;0070&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 7</cross-reference>, the encapsulation material <highlight><bold>50</bold></highlight> covers the entire upper surface of the semiconductor package <highlight><bold>107</bold></highlight>, including all of second surface <highlight><bold>11</bold></highlight><highlight><italic>b</italic></highlight>, second surface <highlight><bold>30</bold></highlight><highlight><italic>b</italic></highlight>, and electric conductors <highlight><bold>40</bold></highlight>. The planar upper surface of encapsulant material <highlight><bold>50</bold></highlight> is in a horizontal plane above the apex of electric conductors <highlight><bold>40</bold></highlight>, and the planar lower surface of encapsulant material <highlight><bold>50</bold></highlight> is in the same horizontal plane as exposed first surface <highlight><bold>30</bold></highlight><highlight><italic>a </italic></highlight>of semiconductor chip <highlight><bold>30</bold></highlight>. First surface <highlight><bold>30</bold></highlight><highlight><italic>a </italic></highlight>is in a horizontal plane below first surface <highlight><bold>11</bold></highlight><highlight><italic>a </italic></highlight>of film <highlight><bold>17</bold></highlight>. </paragraph>
<paragraph id="P-0071" lvl="0"><number>&lsqb;0071&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, encapsulation material <highlight><bold>50</bold></highlight> covers second surface <highlight><bold>30</bold></highlight><highlight><italic>b </italic></highlight>of the semiconductor chip <highlight><bold>30</bold></highlight> and only an inside portion of the second surface <highlight><bold>11</bold></highlight><highlight><italic>b </italic></highlight>of the film <highlight><bold>17</bold></highlight> around chip <highlight><bold>30</bold></highlight>. The periphery of second surface <highlight><bold>11</bold></highlight><highlight><italic>b </italic></highlight>is uncovered by encapsulant material <highlight><bold>50</bold></highlight>. As a result, the encapsulation material <highlight><bold>50</bold></highlight> prevents the circuit <highlight><bold>10</bold></highlight> from being bent, albeit to a lesser extent in <cross-reference target="DRAWINGS">FIG. 8</cross-reference> than in <cross-reference target="DRAWINGS">FIG. 7</cross-reference>. </paragraph>
<paragraph id="P-0072" lvl="0"><number>&lsqb;0072&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 9</cross-reference>, circuit patterns <highlight><bold>18</bold></highlight> are formed by a metal leadframe bonded to first surface <highlight><bold>11</bold></highlight><highlight><italic>a </italic></highlight>of film <highlight><bold>17</bold></highlight> by a bond layer <highlight><bold>26</bold></highlight> interposed therebetween. A lead <highlight><bold>40</bold></highlight> is electrically connected between input and output pads <highlight><bold>31</bold></highlight> the associated portions of the leadframe. </paragraph>
<paragraph id="P-0073" lvl="0"><number>&lsqb;0073&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 10A</cross-reference> is a top plan view of a circuit board sheet <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight>, and <cross-reference target="DRAWINGS">FIG. 10B</cross-reference> is a bottom plan view of another circuit board sheet <highlight><bold>10</bold></highlight>-<highlight><bold>2</bold></highlight>. The circuit board sheet <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight>, <highlight><bold>10</bold></highlight>-<highlight><bold>2</bold></highlight> may be used in a method for manufacturing a semiconductor package according to embodiment of the present invention. </paragraph>
<paragraph id="P-0074" lvl="0"><number>&lsqb;0074&rsqb;</number> The circuit board sheets <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight>, <highlight><bold>10</bold></highlight>-<highlight><bold>2</bold></highlight> comprise the film <highlight><bold>17</bold></highlight>, circuit patterns <highlight><bold>18</bold></highlight>, and the cover coat <highlight><bold>19</bold></highlight>. </paragraph>
<paragraph id="P-0075" lvl="0"><number>&lsqb;0075&rsqb;</number> The film <highlight><bold>17</bold></highlight> is rectangular plate-shaped and has a first surface <highlight><bold>11</bold></highlight><highlight><italic>a </italic></highlight>and a second surface <highlight><bold>11</bold></highlight><highlight><italic>b</italic></highlight>. The film <highlight><bold>17</bold></highlight> is in the form of a main strip <highlight><bold>16</bold></highlight> that consists of a plurality of sub-strips <highlight><bold>14</bold></highlight> (e.g., five sub-strips <highlight><bold>14</bold></highlight> in this example) in a row with one or more multiple main slots <highlight><bold>15</bold></highlight> being interposed between two adjacent sub-strips <highlight><bold>14</bold></highlight>. Each of the sub-strips <highlight><bold>14</bold></highlight> includes a rectangular, multiple-row matrix of interconnected circuit boards <highlight><bold>10</bold></highlight> of FIGS. <highlight><bold>1</bold></highlight>-<highlight><bold>9</bold></highlight>, each of which includes a rectangular center hole <highlight><bold>12</bold></highlight> surrounded by circuit patterns <highlight><bold>18</bold></highlight>. Peripheral sub-slots <highlight><bold>13</bold></highlight> are along each of the four edges of each circuit board <highlight><bold>10</bold></highlight> of sheets <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight>, <highlight><bold>10</bold></highlight>-<highlight><bold>2</bold></highlight>. The main slots <highlight><bold>15</bold></highlight> and the sub-slots <highlight><bold>13</bold></highlight> pass through the film <highlight><bold>17</bold></highlight>. </paragraph>
<paragraph id="P-0076" lvl="0"><number>&lsqb;0076&rsqb;</number> The circuit patterns <highlight><bold>18</bold></highlight> are formed on the portions of the film <highlight><bold>17</bold></highlight> between the center holes <highlight><bold>12</bold></highlight> and sub-slots <highlight><bold>13</bold></highlight>, and may be in the form of thin copper films. The circuit patterns <highlight><bold>18</bold></highlight> include a plurality of bond fingers <highlight><bold>18</bold></highlight><highlight><italic>a </italic></highlight>and ball lands <highlight><bold>18</bold></highlight><highlight><italic>b</italic></highlight>. The bond fingers <highlight><bold>18</bold></highlight><highlight><italic>a </italic></highlight>will be electrically connected with the respective semiconductor chip <highlight><bold>30</bold></highlight>, and conductive balls <highlight><bold>60</bold></highlight> will be fusion-welded on the ball lands <highlight><bold>18</bold></highlight><highlight><italic>b</italic></highlight>. The bond fingers <highlight><bold>18</bold></highlight><highlight><italic>a </italic></highlight>and the ball lands <highlight><bold>18</bold></highlight><highlight><italic>b </italic></highlight>are exposed to the outside through cover coat <highlight><bold>19</bold></highlight>. </paragraph>
<paragraph id="P-0077" lvl="0"><number>&lsqb;0077&rsqb;</number> The cover coat <highlight><bold>19</bold></highlight> is coated on the circuit patterns <highlight><bold>18</bold></highlight> and the film <highlight><bold>17</bold></highlight> so as to protect the circuit pattern <highlight><bold>18</bold></highlight> from the external environment and is generally made of high polymer resin. </paragraph>
<paragraph id="P-0078" lvl="0"><number>&lsqb;0078&rsqb;</number> Incidentally, with the circuit patterns <highlight><bold>18</bold></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 10</cross-reference>A, the bond fingers <highlight><bold>18</bold></highlight><highlight><italic>a </italic></highlight>and the ball lands <highlight><bold>18</bold></highlight><highlight><italic>b </italic></highlight>may be formed on the second surface lib of the film <highlight><bold>17</bold></highlight> of each circuit board <highlight><bold>10</bold></highlight> of circuit board sheet <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight>. However, as shown in <cross-reference target="DRAWINGS">FIG. 10</cross-reference>B, the ball lands <highlight><bold>18</bold></highlight><highlight><italic>b </italic></highlight>may alternatively be formed on the first surface of the film <highlight><bold>17</bold></highlight> of each circuit board <highlight><bold>10</bold></highlight> of circuit board sheet <highlight><bold>10</bold></highlight>-<highlight><bold>2</bold></highlight>, in which case the bond fingers <highlight><bold>18</bold></highlight><highlight><italic>a </italic></highlight>and the ball lands <highlight><bold>18</bold></highlight><highlight><italic>b </italic></highlight>are respectively electrically connected to each other through conductive via holes (not shown) through film <highlight><bold>17</bold></highlight>. Although the ball lands <highlight><bold>18</bold></highlight><highlight><italic>b </italic></highlight>in two rows are illustrated, the ball lands <highlight><bold>18</bold></highlight><highlight><italic>b </italic></highlight>may form three, five or more rows. That is, the number of the rows is selective and is not limited in this invention. </paragraph>
<paragraph id="P-0079" lvl="0"><number>&lsqb;0079&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIGS. 11A</cross-reference> to <highlight><bold>11</bold></highlight>G, an embodiment of a semiconductor package manufacturing method in accordance with the present invention is described hereinafter. </paragraph>
<paragraph id="P-0080" lvl="0"><number>&lsqb;0080&rsqb;</number> First of all, a circuit board sheet <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight> as shown in <cross-reference target="DRAWINGS">FIG. 10A</cross-reference> (or alternatively a circuit board sheet <highlight><bold>10</bold></highlight>-<highlight><bold>2</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 10B</cross-reference>) is provided (refer to <cross-reference target="DRAWINGS">FIG. 11A</cross-reference>). Only one unit circuit board <highlight><bold>10</bold></highlight> of circuit board sheet <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight> is illustrated in <cross-reference target="DRAWINGS">FIGS. 11A</cross-reference> to <highlight><bold>11</bold></highlight>G for ease of explanation. Moreover, the sub-slots <highlight><bold>13</bold></highlight> surrounding each individual circuit board <highlight><bold>10</bold></highlight> of sheet <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight> are omitted for ease of explanation. </paragraph>
<paragraph id="P-0081" lvl="0"><number>&lsqb;0081&rsqb;</number> Subsequently, a hole closing member <highlight><bold>70</bold></highlight> is bonded on the second surface lib of the circuit board <highlight><bold>10</bold></highlight> so as to cover the center hole <highlight><bold>12</bold></highlight> (refer to <cross-reference target="DRAWINGS">FIG. 11B</cross-reference>). (The hole closing member <highlight><bold>70</bold></highlight> may be bonded on the entire circuit board (the main strip having a plurality of sub-strips) <highlight><bold>10</bold></highlight>. This will be described in more detail with reference to <cross-reference target="DRAWINGS">FIGS. 12A and 12B</cross-reference>.) The hole closing member <highlight><bold>70</bold></highlight> may be a tape that is easily removed by application of heat or ultraviolet rays, e.g., an ultraviolet tape, but is not limited to such a tape. Other insulative or metal materials may be used for closing member <highlight><bold>70</bold></highlight>. </paragraph>
<paragraph id="P-0082" lvl="0"><number>&lsqb;0082&rsqb;</number> Next, a semiconductor chip <highlight><bold>30</bold></highlight> is positioned in center hole <highlight><bold>12</bold></highlight> so that its first surface <highlight><bold>30</bold></highlight><highlight><italic>a</italic></highlight>, on which input and output pads <highlight><bold>31</bold></highlight> are formed, is directed downwardly in the same orientation as first surface <highlight><bold>11</bold></highlight><highlight><italic>a</italic></highlight>. Second surface <highlight><bold>30</bold></highlight><highlight><italic>b </italic></highlight>of semiconductor chip <highlight><bold>30</bold></highlight> is bonded to the hole closing member <highlight><bold>70</bold></highlight> (refer to <cross-reference target="DRAWINGS">FIG. 1C</cross-reference>). </paragraph>
<paragraph id="P-0083" lvl="0"><number>&lsqb;0083&rsqb;</number> Thereafter, the input and output pads <highlight><bold>31</bold></highlight> of the semiconductor chip <highlight><bold>30</bold></highlight> are electrically connected with the bond fingers <highlight><bold>18</bold></highlight><highlight><italic>a </italic></highlight>of the circuit board <highlight><bold>10</bold></highlight> through an electric conductor <highlight><bold>40</bold></highlight>, such as a gold wire, aluminum wire or lead (refer to <cross-reference target="DRAWINGS">FIG. 11D</cross-reference>). </paragraph>
<paragraph id="P-0084" lvl="0"><number>&lsqb;0084&rsqb;</number> The semiconductor chip <highlight><bold>30</bold></highlight>, the electric connector <highlight><bold>40</bold></highlight>, and a certain portion of the circuit board <highlight><bold>10</bold></highlight> are covered with an encapsulation material <highlight><bold>50</bold></highlight>, such as epoxy mold compound or liquid encapsulation material (refer to <cross-reference target="DRAWINGS">FIG. 11E</cross-reference>). As described above, the epoxy mold compound is applied using molds, while the liquid encapsulation material is applied using a dispenser. This encapsulation step will be described in more detail with reference to <cross-reference target="DRAWINGS">FIG. 13</cross-reference>. </paragraph>
<paragraph id="P-0085" lvl="0"><number>&lsqb;0085&rsqb;</number> A plurality of conductive balls <highlight><bold>60</bold></highlight> are fusion-welded on the ball lands <highlight><bold>18</bold></highlight><highlight><italic>b </italic></highlight>of the circuit board <highlight><bold>10</bold></highlight> so as to allow the semiconductor package to be mounted to a motherboard (refer to <cross-reference target="DRAWINGS">FIG. 11F</cross-reference>). Lands <highlight><bold>18</bold></highlight><highlight><italic>b </italic></highlight>and balls <highlight><bold>60</bold></highlight> face in the same direction as bond pads <highlight><bold>31</bold></highlight> of chip <highlight><bold>30</bold></highlight> where circuit board sheet <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 10A</cross-reference> is used (see, e.g., FIGS. <highlight><bold>1</bold></highlight>-<highlight><bold>5</bold></highlight>). Alternatively, where circuit board sheet <highlight><bold>10</bold></highlight>-<highlight><bold>2</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 10</cross-reference><highlight><italic>b </italic></highlight>is used, lands <highlight><bold>18</bold></highlight><highlight><italic>b </italic></highlight>and balls <highlight><bold>60</bold></highlight> are on the opposite side of the package as bond pads <highlight><bold>31</bold></highlight> (see, e.g., FIGS. <highlight><bold>6</bold></highlight>-<highlight><bold>9</bold></highlight>). </paragraph>
<paragraph id="P-0086" lvl="0"><number>&lsqb;0086&rsqb;</number> Before conductive balls <highlight><bold>60</bold></highlight> are fusion-welded on the ball lands <highlight><bold>18</bold></highlight><highlight><italic>b </italic></highlight>of the circuit board <highlight><bold>10</bold></highlight>, the hole closing member <highlight><bold>70</bold></highlight> may be removed. </paragraph>
<paragraph id="P-0087" lvl="0"><number>&lsqb;0087&rsqb;</number> The conductive balls <highlight><bold>60</bold></highlight> may be fusion-welded using various techniques, such as a screen printing technique. According to the screen printing technique, viscous flux is dotted on the ball lands <highlight><bold>18</bold></highlight><highlight><italic>b </italic></highlight>of the circuit board <highlight><bold>10</bold></highlight>, the conductive balls <highlight><bold>60</bold></highlight> are temporarily bonded on the dotted flux, and the circuit board <highlight><bold>10</bold></highlight> on which the conductive balls <highlight><bold>60</bold></highlight> are temporarily bonded is positioned in a furnace so as to fusion-weld the conductive balls <highlight><bold>60</bold></highlight> on the ball lands <highlight><bold>18</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
<paragraph id="P-0088" lvl="0"><number>&lsqb;0088&rsqb;</number> Subsequently, depending on the type of closing member <highlight><bold>70</bold></highlight> that is used, heat or ultraviolet rays may be applied to the upper surface of the circuit board <highlight><bold>10</bold></highlight> so as to facilitate removal of the hole closing member <highlight><bold>70</bold></highlight>, thereby exposing the upper surface of the semiconductor chip <highlight><bold>30</bold></highlight> to the outside (refer to <cross-reference target="DRAWINGS">FIG. 11</cross-reference><highlight><italic>g</italic></highlight>). On the other hand, a completed semiconductor package may retain hole closing member <highlight><bold>70</bold></highlight>, i.e., the hole closing member <highlight><bold>70</bold></highlight> is not removed. </paragraph>
<paragraph id="P-0089" lvl="0"><number>&lsqb;0089&rsqb;</number> Although not illustrated in the drawings, the step of dividing the circuit board <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight> into a plurality of unit packages corresponding to the unit circuit boards <highlight><bold>10</bold></highlight> follows. A saw may be used to singulate individual packages. </paragraph>
<paragraph id="P-0090" lvl="0"><number>&lsqb;0090&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 12A and 12B</cross-reference> are bottom views of circuit boards for explaining two types of hole closing members. </paragraph>
<paragraph id="P-0091" lvl="0"><number>&lsqb;0091&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 12A, a</cross-reference> plurality of hole closing member pieces <highlight><bold>70</bold></highlight> are adhered to circuit board sheet <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight>. The hole closing member pieces <highlight><bold>70</bold></highlight> are respectively bonded on the sub-strips <highlight><bold>14</bold></highlight> so that each center hole <highlight><bold>12</bold></highlight> of each of the interconnected unit circuit boards <highlight><bold>10</bold></highlight> of the sub-strip <highlight><bold>14</bold></highlight> is covered by a closing member piece <highlight><bold>70</bold></highlight>. In this case, or peripheral portion along one side of each hole closing member <highlight><bold>70</bold></highlight> is positioned over each of the main slots <highlight><bold>15</bold></highlight> between two adjacent sub-strips <highlight><bold>14</bold></highlight>. This allows the hole closing member to be removed easily. That is, when it is required to remove the hole closing member, a plate-shaped bar (not shown) is rendered to pass through the main slot <highlight><bold>15</bold></highlight>, so that the portion of each of the hole closing member <highlight><bold>70</bold></highlight> positioned over the respective main slot <highlight><bold>15</bold></highlight> is pushed away from circuit board sheet <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight> by the plate-shaped bar and the hole closing member <highlight><bold>70</bold></highlight> can be removed easily by peeling. Of course, the plate-shaped bar is moved in a direction from the second surface lib to the first surface <highlight><bold>11</bold></highlight><highlight><italic>a. </italic></highlight></paragraph>
<paragraph id="P-0092" lvl="0"><number>&lsqb;0092&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 12</cross-reference>B, there may be used a single hole closing member sheet <highlight><bold>70</bold></highlight> that covers all center holes <highlight><bold>12</bold></highlight> of all unit circuit boards <highlight><bold>10</bold></highlight> of all sub-parts <highlight><bold>14</bold></highlight> of circuit board sheet <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight>. A plurality of hole lines <highlight><bold>71</bold></highlight> are formed through closing member sheet <highlight><bold>70</bold></highlight>. The hole lines <highlight><bold>71</bold></highlight> are formed at positions that are situated over the main slots <highlight><bold>15</bold></highlight>. In this case, the hole closing member is integrally bonded on the main strip <highlight><bold>16</bold></highlight>. This also allows the hole closing member <highlight><bold>70</bold></highlight> to be removed easily in a manner that the plate-shaped bar is rendered to pass through the main slot <highlight><bold>15</bold></highlight> so that one portion of the hole closing member <highlight><bold>70</bold></highlight>, on which the hole line <highlight><bold>71</bold></highlight> is formed, is pushed by the plate-shaped bar. This utilizes a technique that has been applied to a postal stamp sheet. </paragraph>
<paragraph id="P-0093" lvl="0"><number>&lsqb;0093&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 13</cross-reference> illustrates an exemplary encapsulating method that may be used, for example, to make package <highlight><bold>101</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. </paragraph>
<paragraph id="P-0094" lvl="0"><number>&lsqb;0094&rsqb;</number> Each circuit board <highlight><bold>10</bold></highlight> of circuit board sheet <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight>, <highlight><bold>10</bold></highlight>-<highlight><bold>2</bold></highlight> is positioned between the upper and lower dies <highlight><bold>91</bold></highlight> and <highlight><bold>92</bold></highlight> of a mold. The upper die <highlight><bold>91</bold></highlight> has a cavity <highlight><bold>93</bold></highlight> formed therein for each semiconductor chip <highlight><bold>30</bold></highlight> and unit circuit board <highlight><bold>10</bold></highlight> of circuit board sheet <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight>. As mentioned above, semiconductor chip <highlight><bold>30</bold></highlight> is bonded to closing member <highlight><bold>70</bold></highlight> within center hole <highlight><bold>12</bold></highlight>. Each semiconductor chip <highlight><bold>30</bold></highlight> is placed centrally within cavity <highlight><bold>93</bold></highlight>. Lower die <highlight><bold>92</bold></highlight> of the mold has a flat surface on which closure member <highlight><bold>70</bold></highlight> is disposed. The upper die <highlight><bold>92</bold></highlight> is provided with a gate <highlight><bold>94</bold></highlight> at the center of cavity <highlight><bold>94</bold></highlight> in a position such that the center portion of first surface <highlight><bold>30</bold></highlight><highlight><italic>a </italic></highlight>of semiconductor chip <highlight><bold>30</bold></highlight>, on which input and output pads <highlight><bold>31</bold></highlight> are formed, faces and is superimposed by gate <highlight><bold>94</bold></highlight>. </paragraph>
<paragraph id="P-0095" lvl="0"><number>&lsqb;0095&rsqb;</number> As a result, when an encapsulation material is injected into the molding die through the gate <highlight><bold>94</bold></highlight>, the encapsulation material collides against the center portion of first surface <highlight><bold>31</bold></highlight><highlight><italic>a </italic></highlight>of the semiconductor chip <highlight><bold>30</bold></highlight>, on which the input and output pads <highlight><bold>31</bold></highlight> are formed, and thereafter moves from the center portion to the sides of the semiconductor chip <highlight><bold>30</bold></highlight>. Consequently, according to this step, a wire sweeping phenomena is minimized in comparison with a step in which the encapsulation material is supplied from one side of the semiconductor chip <highlight><bold>30</bold></highlight>. This is because the encapsulation material moves from the center portion to the sides of the semiconductor chip <highlight><bold>30</bold></highlight> after the pressure of the injected encapsulation material is reduced in the process of colliding against the center portion of the semiconductor chip <highlight><bold>30</bold></highlight>. </paragraph>
<paragraph id="P-0096" lvl="0"><number>&lsqb;0096&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 15A</cross-reference> illustrates another exemplary encapsulating method that may be used, for example, to make package <highlight><bold>106</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 6</cross-reference>. The encapsulation step is similar to the encapsulation step described above, in that the mold includes an upper die <highlight><bold>91</bold></highlight> with a cavity <highlight><bold>93</bold></highlight>, and a gate <highlight><bold>94</bold></highlight>. Gate <highlight><bold>94</bold></highlight> is centrally located at the top of cavity <highlight><bold>93</bold></highlight> directly facing second surface <highlight><bold>30</bold></highlight><highlight><italic>b </italic></highlight>of semiconductor chip <highlight><bold>30</bold></highlight>. Encapsulation material enters cavity <highlight><bold>93</bold></highlight>, initially contacts a central portion of second surface <highlight><bold>30</bold></highlight><highlight><italic>b </italic></highlight>of semiconductor chip <highlight><bold>30</bold></highlight>, and then moves laterally outwards, thus minimizing the wire sweeping phenomenon. In this case, lower die <highlight><bold>92</bold></highlight> also has a cavity <highlight><bold>95</bold></highlight>, against which first surface <highlight><bold>30</bold></highlight><highlight><italic>a </italic></highlight>of semiconductor chip <highlight><bold>30</bold></highlight> is set. <cross-reference target="DRAWINGS">FIG. 15B</cross-reference> illustrates a variation of the mold, where a vacuum hole <highlight><bold>96</bold></highlight> is centrally located in cavity <highlight><bold>93</bold></highlight> beneath semiconductor chip <highlight><bold>30</bold></highlight>. Applying such a vacuum can prevent die shift and die tilt during the molding process. </paragraph>
<paragraph id="P-0097" lvl="0"><number>&lsqb;0097&rsqb;</number> Minor changes to the molds of <cross-reference target="DRAWINGS">FIGS. 15A and 15B</cross-reference> allow the molding of the packages of FIGS. <highlight><bold>3</bold></highlight>-<highlight><bold>5</bold></highlight> and <highlight><bold>7</bold></highlight>-<highlight><bold>8</bold></highlight>. </paragraph>
<paragraph id="P-0098" lvl="0"><number>&lsqb;0098&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 16A and 16B</cross-reference> illustrate a further alternative encapsulation method, screen printing, that can be used to encapsulate the packages of FIGS. <highlight><bold>3</bold></highlight>-<highlight><bold>8</bold></highlight> (minor variations may be required to encapsulate the various embodiments). The stenciling machine includes an upper stencil member <highlight><bold>97</bold></highlight> and a lower stencil member <highlight><bold>98</bold></highlight> in place of dies <highlight><bold>91</bold></highlight> and <highlight><bold>92</bold></highlight> of <cross-reference target="DRAWINGS">FIGS. 15A and 15B</cross-reference>. Encapsulant material enters through hole <highlight><bold>99</bold></highlight> in upper stencil member <highlight><bold>97</bold></highlight>, and initially contacts the central portion of the facing surface of semiconductor chip <highlight><bold>30</bold></highlight>. A vacuum hole <highlight><bold>96</bold></highlight> (<cross-reference target="DRAWINGS">FIG. 16B</cross-reference>) may be provided in lower stencil member <highlight><bold>97</bold></highlight> to prevent die shifting and die tilt. </paragraph>
<paragraph id="P-0099" lvl="0"><number>&lsqb;0099&rsqb;</number> As described above, the semiconductor packages and methods of the present invention allow a thinner semiconductor package to be manufactured, since a hole is formed in a circuit board and a semiconductor chip is positioned in the hole. </paragraph>
<paragraph id="P-0100" lvl="0"><number>&lsqb;0100&rsqb;</number> Additionally, since one surface of the semiconductor chip is exposed to the outside or a heat spreader is bonded on one surface of the circuit board, heat generated in the semiconductor chip is easily dissipated to the environment, thereby improving the thermal and electrical capabilities of the semiconductor chip. </paragraph>
<paragraph id="P-0101" lvl="0"><number>&lsqb;0101&rsqb;</number> Furthermore, since all or part of the upper surface of the circuit board is covered with an encapsulation material, bending of the circuit board is prevented without employing a separate reinforcement member. </paragraph>
<paragraph id="P-0102" lvl="0"><number>&lsqb;0102&rsqb;</number> In addition, since an easily removable hole closing member is bonded on the circuit board prior to the encapsulation step, manufacturing the semiconductor package, the encapsulation step may be performed easily, and the hole closing member may be subsequently removed. </paragraph>
<paragraph id="P-0103" lvl="0"><number>&lsqb;0103&rsqb;</number> Finally, according to methods described above, since the encapsulation material initially contacts a center portion of a surface the semiconductor chip, and then spreads laterally outwards towards the circuit board. Accordingly, uniform encapsulation can be performed and a wire sweeping phenomenon can be prevented. </paragraph>
<paragraph id="P-0104" lvl="0"><number>&lsqb;0104&rsqb;</number> Other embodiments of semiconductor packages and methods of making them are disclosed in U.S. patent application Ser. No. 09/566,069, and in U.S. patent application Ser. No. 09/574,541. Both of these applications are incorporated herein by reference in their entireties. </paragraph>
<paragraph id="P-0105" lvl="0"><number>&lsqb;0105&rsqb;</number> Although various embodiments of the present invention have been disclosed for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the invention as disclosed in the accompanying claims. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A method of making a semiconductor package, the method comprising: 
<claim-text>providing an insulative substrate having a first surface, an opposite second surface, a through hole therebetween, and electrically conductive circuit patterns at the first surface of the substrate, each circuit pattern including a ball land; </claim-text>
<claim-text>bonding a hole closing member to the second surface of the insulative substrate, the hole closing member covering the through hole; </claim-text>
<claim-text>disposing a semiconductor chip within the through hole, the semiconductor chip having a first surface with bond pads formed thereon and an opposite second surface, the second surface of the semiconductor chip being bonded to the hole closing member, the first surface of the semiconductor chip ad the first surface of the insulative substrate facing in a same direction; </claim-text>
<claim-text>electrically connecting the bond pads of the semiconductor chip to at least one of the electrically conductive circuit patterns; </claim-text>
<claim-text>covering the first surface of the semiconductor chip and a portion of the first surface of the insulative substrate with an encapsulant. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, further comprising electrically connecting conductive balls to the electrically conductive circuit patterns. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, further comprising removing the hole closing member from the second surface of the semiconductor chip and from the second surface of the insulative substrate. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the bonding comprises adhering. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the hole closing member comprises a film. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the hole closing member comprises tape. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the electrically conductive circuit patterns include bond fingers that project into the through hole, the electrically connecting further comprising electrically connecting the bond pads of the semiconductor chip to the bond fingers. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> further comprising applying an insulative cover coat over at least a portion of the electrically conductive circuit patterns. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. A method of making a semiconductor package, the method comprising: 
<claim-text>providing a circuit board having opposing first and second surfaces a plurality of holes; </claim-text>
<claim-text>applying a film to the first surface of the circuit board a film; </claim-text>
<claim-text>forming circuit patterns on the film, the circuit patterns including a plurality of bond fingers and ball lands; </claim-text>
<claim-text>respectively positioning a plurality of semiconductor chips in the holes of the circuit board, each of the semiconductor chips having a first surface and a second surface, a plurality of input and output pads being formed on the first surfaces of the semiconductor chips; </claim-text>
<claim-text>electrically connecting the input and output pads of each semiconductor chip with the bond fingers; </claim-text>
<claim-text>covering the semiconductor chips and a portion of the circuit board with an encapsulation material; and </claim-text>
<claim-text>forming input and output pads by respectively connecting conductive balls on the ball lands of the circuit board. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, further comprising applying a cover coat over at least a portion of the circuit patterns, wherein the ball lands and the bond fingers are exposed through the cover coat. </claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, further comprising: 
<claim-text>bonding a hole cover member to the second surface of the circuit board, the ho le cover member covering the plurality of holes; </claim-text>
<claim-text>bonding the second surface of each semiconductor chip to the hole cover member; </claim-text>
<claim-text>removing the hole cover member after the covering. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 11</dependent-claim-reference>, wherein the hole cover member comprises tape. </claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. A method of making a semiconductor package, the method comprising: 
<claim-text>providing an insulative substrate having a first surface, an opposite second surface, and a through hole therebetween; </claim-text>
<claim-text>bonding a leadframe to the first surface of the insulative substrate, the leadframe having leads extending laterally into the through hole; </claim-text>
<claim-text>positioning a semiconductor chip within the through hole, the semiconductor chip having opposing first and second surfaces with bond pads at the first surface; </claim-text>
<claim-text>electrically connecting the bond pads with the leads; </claim-text>
<claim-text>covering the first surface of the semiconductor chip and the leads with an encapsulation material. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 13</dependent-claim-reference>, further comprising fusing conductive balls to the leadframe. </claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 13</dependent-claim-reference>, wherein the positioning further comprises positioning the semiconductor chip within the through hole such that the first surface of the semiconductor chip faces in a same direction as the first surface of the insulative substrate. </claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 13</dependent-claim-reference>, wherein the positioning further comprises positioning the semiconductor chip within the through hole such that the second surface of the semiconductor chip and the second surface of the insulative substrate are in a same plane.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>1</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001285A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001285A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001285A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001285A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001285A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030001285A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030001285A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030001285A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030001285A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00009">
<image id="EMI-D00009" file="US20030001285A1-20030102-D00009.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00010">
<image id="EMI-D00010" file="US20030001285A1-20030102-D00010.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00011">
<image id="EMI-D00011" file="US20030001285A1-20030102-D00011.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00012">
<image id="EMI-D00012" file="US20030001285A1-20030102-D00012.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00013">
<image id="EMI-D00013" file="US20030001285A1-20030102-D00013.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00014">
<image id="EMI-D00014" file="US20030001285A1-20030102-D00014.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00015">
<image id="EMI-D00015" file="US20030001285A1-20030102-D00015.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00016">
<image id="EMI-D00016" file="US20030001285A1-20030102-D00016.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00017">
<image id="EMI-D00017" file="US20030001285A1-20030102-D00017.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
