Analysis & Synthesis report for image_processing
Wed Jun 12 00:01:33 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Source assignments for RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated
 12. Parameter Settings for User Entity Instance: Top-level Entity: |image_processing
 13. Parameter Settings for User Entity Instance: RgbImageLoader:img_color
 14. Parameter Settings for User Entity Instance: RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component
 15. Parameter Settings for User Entity Instance: VgaController:vga_controller
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "VgaController:vga_controller"
 18. Port Connectivity Checks: "RgbImageLoader:img_color"
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 12 00:01:33 2024           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; image_processing                                ;
; Top-level Entity Name              ; image_processing                                ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 0                                               ;
;     Total combinational functions  ; 0                                               ;
;     Dedicated logic registers      ; 0                                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 6                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; image_processing   ; image_processing   ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                       ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                         ; Library ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+
; ROM1.v                           ; yes             ; User Wizard-Generated File             ; C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v                 ;         ;
; image_processing.v               ; yes             ; User Verilog HDL File                  ; C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v     ;         ;
; RgbImageLoader.v                 ; yes             ; User Verilog HDL File                  ; C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v       ;         ;
; VgaController.v                  ; yes             ; User Verilog HDL File                  ; C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/VgaController.v        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                     ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc              ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                        ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                     ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                     ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                      ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                         ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                         ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                       ;         ;
; db/altsyncram_l181.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf ;         ;
; images/kodim23.mif               ; yes             ; Auto-Found Memory Initialization File  ; C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/images/kodim23.mif     ;         ;
; db/decode_4oa.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/decode_4oa.tdf      ;         ;
; db/mux_2kb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/mux_2kb.tdf         ;         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 6     ;
; Embedded Multiplier 9-bit elements          ; 0     ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |image_processing          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 6    ; 0            ; |image_processing   ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+----------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                       ; IP Include File                                                      ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+----------------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |image_processing|RgbImageLoader:img_color|ROM1:image ; C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                 ;
+---------------------------------------------+--------------------------------------+
; Register name                               ; Reason for Removal                   ;
+---------------------------------------------+--------------------------------------+
; RgbImageLoader:img_color|pixel_index[0..13] ; Lost fanout                          ;
; VgaController:vga_controller|column[0..11]  ; Lost fanout                          ;
; VgaController:vga_controller|row[0..11]     ; Lost fanout                          ;
; VgaController:vga_controller|h_count[0..11] ; Stuck at GND due to stuck port clock ;
; VgaController:vga_controller|v_count[0..11] ; Stuck at GND due to stuck port clock ;
; Total Number of Removed Registers = 62      ;                                      ;
+---------------------------------------------+--------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |image_processing ;
+-----------------+-------+--------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                   ;
+-----------------+-------+--------------------------------------------------------+
; H_SYNC_PULSE    ; 208   ; Signed Integer                                         ;
; H_BACK_PORCH    ; 336   ; Signed Integer                                         ;
; H_PIXELS        ; 1920  ; Signed Integer                                         ;
; H_FRONT_PORCH   ; 128   ; Signed Integer                                         ;
; H_SYNC_POLARITY ; 0     ; Unsigned Binary                                        ;
; V_SYNC_PULSE    ; 3     ; Signed Integer                                         ;
; V_BACK_PORCH    ; 38    ; Signed Integer                                         ;
; V_PIXELS        ; 1200  ; Signed Integer                                         ;
; V_FRONT_PORCH   ; 1     ; Signed Integer                                         ;
; V_SYNC_POLARITY ; 1     ; Unsigned Binary                                        ;
+-----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RgbImageLoader:img_color ;
+----------------+----------------------+-------------------------------+
; Parameter Name ; Value                ; Type                          ;
+----------------+----------------------+-------------------------------+
; init_file      ; ./images/kodim23.mif ; String                        ;
; IMAGE_WIDTH    ; 116                  ; Signed Integer                ;
; IMAGE_HEIGHT   ; 78                   ; Signed Integer                ;
; MEMORY_SIZE    ; 9048                 ; Signed Integer                ;
; ADDRESS_WIDTH  ; 14                   ; Signed Integer                ;
+----------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                              ;
; WIDTH_A                            ; 24                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; ./images/kodim23.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_l181      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VgaController:vga_controller ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; h_pulse        ; 208   ; Signed Integer                                   ;
; h_bp           ; 336   ; Signed Integer                                   ;
; h_pixels       ; 1920  ; Signed Integer                                   ;
; h_fp           ; 128   ; Signed Integer                                   ;
; h_pol          ; 0     ; Unsigned Binary                                  ;
; v_pulse        ; 3     ; Signed Integer                                   ;
; v_bp           ; 38    ; Signed Integer                                   ;
; v_pixels       ; 1200  ; Signed Integer                                   ;
; v_fp           ; 1     ; Signed Integer                                   ;
; v_pol          ; 1     ; Unsigned Binary                                  ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                   ;
; Entity Instance                           ; RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 24                                                                  ;
;     -- NUMWORDS_A                         ; 16384                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                              ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
+-------------------------------------------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VgaController:vga_controller"                                                                                                                                                ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                  ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                             ;
; h_sync   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
; v_sync   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
; disp_ena ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
; column   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (32 bits) it drives.  The 20 most-significant bit(s) in the port expression will be connected to GND. ;
; row      ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (32 bits) it drives.  The 20 most-significant bit(s) in the port expression will be connected to GND. ;
; n_blank  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                 ;
; n_sync   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                 ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RgbImageLoader:img_color"                                                            ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; pixel ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jun 12 00:01:31 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off image_processing -c image_processing
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file rom1.v
    Info (12023): Found entity 1: ROM1
Info (12021): Found 1 design units, including 1 entities, in source file image_processing.v
    Info (12023): Found entity 1: image_processing
Info (12021): Found 1 design units, including 1 entities, in source file rgbimageloader.v
    Info (12023): Found entity 1: RgbImageLoader
Info (12021): Found 1 design units, including 1 entities, in source file vgacontroller.v
    Info (12023): Found entity 1: VgaController
Info (12127): Elaborating entity "image_processing" for the top level hierarchy
Warning (10034): Output port "rgb" at image_processing.v(3) has no driver
Warning (10034): Output port "hsync" at image_processing.v(4) has no driver
Warning (10034): Output port "vsync" at image_processing.v(6) has no driver
Info (12128): Elaborating entity "RgbImageLoader" for hierarchy "RgbImageLoader:img_color"
Info (12128): Elaborating entity "ROM1" for hierarchy "RgbImageLoader:img_color|ROM1:image"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./images/kodim23.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l181.tdf
    Info (12023): Found entity 1: altsyncram_l181
Info (12128): Elaborating entity "altsyncram_l181" for hierarchy "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf
    Info (12023): Found entity 1: decode_4oa
Info (12128): Elaborating entity "decode_4oa" for hierarchy "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|decode_4oa:deep_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2kb.tdf
    Info (12023): Found entity 1: mux_2kb
Info (12128): Elaborating entity "mux_2kb" for hierarchy "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|mux_2kb:mux2"
Info (12128): Elaborating entity "VgaController" for hierarchy "VgaController:vga_controller"
Warning (10230): Verilog HDL assignment warning at VgaController.v(44): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at VgaController.v(48): truncated value with size 32 to match size of target (12)
Warning (10240): Verilog HDL Always Construct warning at VgaController.v(30): inferring latch(es) for variable "n_blank", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at VgaController.v(30): inferring latch(es) for variable "n_sync", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "n_sync" at VgaController.v(30)
Info (10041): Inferred latch for "n_blank" at VgaController.v(30)
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "column[31]" is missing source, defaulting to GND
    Warning (12110): Net "column[30]" is missing source, defaulting to GND
    Warning (12110): Net "column[29]" is missing source, defaulting to GND
    Warning (12110): Net "column[28]" is missing source, defaulting to GND
    Warning (12110): Net "column[27]" is missing source, defaulting to GND
    Warning (12110): Net "column[26]" is missing source, defaulting to GND
    Warning (12110): Net "column[25]" is missing source, defaulting to GND
    Warning (12110): Net "column[24]" is missing source, defaulting to GND
    Warning (12110): Net "column[23]" is missing source, defaulting to GND
    Warning (12110): Net "column[22]" is missing source, defaulting to GND
    Warning (12110): Net "column[21]" is missing source, defaulting to GND
    Warning (12110): Net "column[20]" is missing source, defaulting to GND
    Warning (12110): Net "column[19]" is missing source, defaulting to GND
    Warning (12110): Net "column[18]" is missing source, defaulting to GND
    Warning (12110): Net "column[17]" is missing source, defaulting to GND
    Warning (12110): Net "column[16]" is missing source, defaulting to GND
    Warning (12110): Net "column[15]" is missing source, defaulting to GND
    Warning (12110): Net "column[14]" is missing source, defaulting to GND
    Warning (12110): Net "column[13]" is missing source, defaulting to GND
    Warning (12110): Net "column[12]" is missing source, defaulting to GND
    Warning (12110): Net "row[31]" is missing source, defaulting to GND
    Warning (12110): Net "row[30]" is missing source, defaulting to GND
    Warning (12110): Net "row[29]" is missing source, defaulting to GND
    Warning (12110): Net "row[28]" is missing source, defaulting to GND
    Warning (12110): Net "row[27]" is missing source, defaulting to GND
    Warning (12110): Net "row[26]" is missing source, defaulting to GND
    Warning (12110): Net "row[25]" is missing source, defaulting to GND
    Warning (12110): Net "row[24]" is missing source, defaulting to GND
    Warning (12110): Net "row[23]" is missing source, defaulting to GND
    Warning (12110): Net "row[22]" is missing source, defaulting to GND
    Warning (12110): Net "row[21]" is missing source, defaulting to GND
    Warning (12110): Net "row[20]" is missing source, defaulting to GND
    Warning (12110): Net "row[19]" is missing source, defaulting to GND
    Warning (12110): Net "row[18]" is missing source, defaulting to GND
    Warning (12110): Net "row[17]" is missing source, defaulting to GND
    Warning (12110): Net "row[16]" is missing source, defaulting to GND
    Warning (12110): Net "row[15]" is missing source, defaulting to GND
    Warning (12110): Net "row[14]" is missing source, defaulting to GND
    Warning (12110): Net "row[13]" is missing source, defaulting to GND
    Warning (12110): Net "row[12]" is missing source, defaulting to GND
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a0"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a4"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a5"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a6"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a7"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a8"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a9"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a10"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a11"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a12"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a13"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a14"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a15"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a16"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a17"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a18"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a19"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a20"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a21"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a22"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a23"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a24"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a25"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a26"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a27"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a28"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a29"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a30"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a31"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a32"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a33"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a34"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a35"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a36"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a37"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a38"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a39"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a40"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a41"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a42"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a43"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a44"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a45"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a46"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a47"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a48"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a49"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a50"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a51"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a52"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a53"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a54"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a55"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a56"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a57"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a58"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a59"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a60"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a61"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a62"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a63"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a64"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a65"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a66"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a67"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a68"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a69"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a70"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a71"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a72"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a73"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a74"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a75"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a76"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a77"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a78"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a79"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a80"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a81"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a82"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a83"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a84"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a85"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a86"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a87"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a88"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a89"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a90"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a91"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a92"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a93"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a94"
        Warning (14320): Synthesized away node "RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a95"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "rgb[0]" is stuck at GND
    Warning (13410): Pin "rgb[1]" is stuck at GND
    Warning (13410): Pin "rgb[2]" is stuck at GND
    Warning (13410): Pin "hsync" is stuck at GND
    Warning (13410): Pin "vsync" is stuck at GND
Info (17049): 38 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
Info (21057): Implemented 6 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 5 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 155 warnings
    Info: Peak virtual memory: 4627 megabytes
    Info: Processing ended: Wed Jun 12 00:01:33 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


