# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../RiscVCpu.srcs/sources_1/ip/cpuclk" \
"../../../../RiscVCpu.srcs/sources_1/ip/RAM/sim/RAM.v" \
"../../../../RiscVCpu.srcs/sources_1/ip/prgrom/sim/prgrom.v" \
"../../../../RiscVCpu.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" \
"../../../../RiscVCpu.srcs/sources_1/ip/cpuclk/cpuclk.v" \
"../../../../RiscVCpu.srcs/sources_1/imports/new/ALU.v" \
"../../../../RiscVCpu.srcs/sources_1/imports/new/CPU.v" \
"../../../../RiscVCpu.srcs/sources_1/new/Clock.v" \
"../../../../RiscVCpu.srcs/sources_1/imports/new/Controller.v" \
"../../../../RiscVCpu.srcs/sources_1/new/DataMem.v" \
"../../../../RiscVCpu.srcs/sources_1/new/Decoder.v" \
"../../../../RiscVCpu.srcs/sources_1/imports/new/IFetch.v" \
"../../../../RiscVCpu.srcs/sources_1/new/Led.v" \
"../../../../RiscVCpu.srcs/sources_1/new/MemOrIO.v" \
"../../../../RiscVCpu.srcs/sources_1/new/Switch.v" \
"../../../../RiscVCpu.srcs/sources_1/new/Tube.v" \
"../../../../RiscVCpu.srcs/sim_1/new/CPU_Integrated_Test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
