   1              		.file	"rffe_dualband_e86.c"
   9              	.Ltext0:
  10              		.global	system_inherent_gain
  11              		.section	.rodata
  14              	system_inherent_gain:
  15 0000 47       		.byte	71
  16              		.section	.text.rffe_mode,"ax",%progbits
  17              		.align	2
  18              		.global	rffe_mode
  20              	rffe_mode:
  21              	.LFB5:
  22              		.file 1 "board/compal_e86/rffe_dualband_e86.c"
   1:board/compal_e86/rffe_dualband_e86.c **** #include <stdint.h>
   2:board/compal_e86/rffe_dualband_e86.c **** #include <stdio.h>
   3:board/compal_e86/rffe_dualband_e86.c **** 
   4:board/compal_e86/rffe_dualband_e86.c **** #include <debug.h>
   5:board/compal_e86/rffe_dualband_e86.c **** #include <memory.h>
   6:board/compal_e86/rffe_dualband_e86.c **** #include <rffe.h>
   7:board/compal_e86/rffe_dualband_e86.c **** #include <calypso/tsp.h>
   8:board/compal_e86/rffe_dualband_e86.c **** #include <rf/trf6151.h>
   9:board/compal_e86/rffe_dualband_e86.c **** 
  10:board/compal_e86/rffe_dualband_e86.c **** /* This is a value that has been measured on the C123 by Harald: 71dBm,
  11:board/compal_e86/rffe_dualband_e86.c ****    it is the difference between the input level at the antenna and what
  12:board/compal_e86/rffe_dualband_e86.c ****    the DSP reports, subtracted by the total gain of the TRF6151 */
  13:board/compal_e86/rffe_dualband_e86.c **** #define SYSTEM_INHERENT_GAIN	71
  14:board/compal_e86/rffe_dualband_e86.c **** 
  15:board/compal_e86/rffe_dualband_e86.c **** /* describe how the RF frontend is wired on the Motorola E86 board (C139/C140) */
  16:board/compal_e86/rffe_dualband_e86.c **** 
  17:board/compal_e86/rffe_dualband_e86.c **** #define		RITA_RESET	TSPACT(0)	/* Reset of the Rita TRF6151 */
  18:board/compal_e86/rffe_dualband_e86.c **** #define		PA_ENABLE	TSPACT(1)	/* Enable the Power Amplifier */
  19:board/compal_e86/rffe_dualband_e86.c **** #define		DCS_TX		TSPACT(6)	/* DCS Transmit Enable */
  20:board/compal_e86/rffe_dualband_e86.c **** #define		GSM_TX1		TSPACT(8)	/* GSM Transmit Enable 1 */
  21:board/compal_e86/rffe_dualband_e86.c **** 
  22:board/compal_e86/rffe_dualband_e86.c **** /* in order to save a transistor, the E86 has a second signal for GSM TX */
  23:board/compal_e86/rffe_dualband_e86.c **** #define		GSM_TX2		TSPACT(2)	/* GSM Transmit Enable 2 */
  24:board/compal_e86/rffe_dualband_e86.c **** 
  25:board/compal_e86/rffe_dualband_e86.c **** #define		IOTA_STROBE	TSPEN(0)	/* Strobe for the Iota TSP */
  26:board/compal_e86/rffe_dualband_e86.c **** #define		RITA_STROBE	TSPEN(2)	/* Strobe for the Rita TSP */
  27:board/compal_e86/rffe_dualband_e86.c **** 
  28:board/compal_e86/rffe_dualband_e86.c **** /* switch RF Frontend Mode */
  29:board/compal_e86/rffe_dualband_e86.c **** void rffe_mode(enum gsm_band band, int tx)
  30:board/compal_e86/rffe_dualband_e86.c **** {
  23              		.loc 1 30 0
  24              		@ args = 0, pretend = 0, frame = 0
  25              		@ frame_needed = 0, uses_anonymous_args = 0
  26              	.LVL0:
  27 0000 04E02DE5 		str	lr, [sp, #-4]!
  28              	.LCFI0:
  31:board/compal_e86/rffe_dualband_e86.c **** 	uint16_t tspact = tsp_act_state();
  29              		.loc 1 31 0
  30 0004 FEFFFFEB 		bl	tsp_act_state
  31              	.LVL1:
  32:board/compal_e86/rffe_dualband_e86.c **** 
  33:board/compal_e86/rffe_dualband_e86.c **** 	/* First we mask off all bits from the state cache */
  34:board/compal_e86/rffe_dualband_e86.c **** 	tspact &= ~(PA_ENABLE);
  32              		.loc 1 34 0
  33 0008 0C309FE5 		ldr	r3, .L3
  34              	.LVL2:
  35 000c 033000E0 		and	r3, r0, r3
  35:board/compal_e86/rffe_dualband_e86.c **** 	tspact |=  DCS_TX | GSM_TX1 | GSM_TX2;	/* low-active */
  36:board/compal_e86/rffe_dualband_e86.c **** 
  37:board/compal_e86/rffe_dualband_e86.c **** #ifdef CONFIG_TX_ENABLE
  38:board/compal_e86/rffe_dualband_e86.c **** 	/* Then we selectively set the bits on, if required */
  39:board/compal_e86/rffe_dualband_e86.c **** 	if (tx) {
  40:board/compal_e86/rffe_dualband_e86.c **** 		if (band == GSM_BAND_850 || band == GSM_BAND_900)
  41:board/compal_e86/rffe_dualband_e86.c **** 			tspact &= ~(GSM_TX1 | GSM_TX2);
  42:board/compal_e86/rffe_dualband_e86.c **** 		else
  43:board/compal_e86/rffe_dualband_e86.c **** 			tspact &= ~DCS_TX;
  44:board/compal_e86/rffe_dualband_e86.c **** 		tspact |= PA_ENABLE;
  45:board/compal_e86/rffe_dualband_e86.c **** 	}
  46:board/compal_e86/rffe_dualband_e86.c **** #endif /* TRANSMIT_SUPPORT */
  47:board/compal_e86/rffe_dualband_e86.c **** 
  48:board/compal_e86/rffe_dualband_e86.c **** 	tsp_act_update(tspact);
  36              		.loc 1 48 0
  37 0010 510F83E3 		orr	r0, r3, #324
  49:board/compal_e86/rffe_dualband_e86.c **** }
  38              		.loc 1 49 0
  39 0014 04E09DE4 		ldr	lr, [sp], #4
  40              		.loc 1 48 0
  41 0018 FEFFFFEA 		b	tsp_act_update
  42              	.LVL3:
  43              	.L4:
  44              		.align	2
  45              	.L3:
  46 001c FDFF0000 		.word	65533
  47              	.LFE5:
  49              		.section	.text.rffe_get_rx_ports,"ax",%progbits
  50              		.align	2
  51              		.global	rffe_get_rx_ports
  53              	rffe_get_rx_ports:
  54              	.LFB6:
  50:board/compal_e86/rffe_dualband_e86.c **** 
  51:board/compal_e86/rffe_dualband_e86.c **** /*
  52:board/compal_e86/rffe_dualband_e86.c ****  * Each given Mot C1xx phone is made either for 900+1800 MHz, in which
  53:board/compal_e86/rffe_dualband_e86.c ****  * case only the DCS Rx port is connected, or for 850+1900 MHz, in which
  54:board/compal_e86/rffe_dualband_e86.c ****  * case only the PCS Rx port is connected. Here we tell the TRF6151 driver
  55:board/compal_e86/rffe_dualband_e86.c ****  * that both DCS and PCS ports are connected, so that the same binary
  56:board/compal_e86/rffe_dualband_e86.c ****  * build can be used on both EU-band and US-band C1xx phones.
  57:board/compal_e86/rffe_dualband_e86.c ****  *
  58:board/compal_e86/rffe_dualband_e86.c ****  * If you are using your phone the way it was meant to be used, i.e.,
  59:board/compal_e86/rffe_dualband_e86.c ****  * listening to EGSM and DCS downlinks only with EU-band phones or
  60:board/compal_e86/rffe_dualband_e86.c ****  * listening to GSM850 and PCS downlinks only with US-band phones, then
  61:board/compal_e86/rffe_dualband_e86.c ****  * the same standard binary build will work on both: the TRF6151 driver
  62:board/compal_e86/rffe_dualband_e86.c ****  * will use the DCS Rx port when trying to receive DCS downlink or the
  63:board/compal_e86/rffe_dualband_e86.c ****  * PCS Rx port when trying to receive PCS downlink, and everything will
  64:board/compal_e86/rffe_dualband_e86.c ****  * just work.  However, if you are interested in using OsmocomBB for
  65:board/compal_e86/rffe_dualband_e86.c ****  * various hacking purposes (its original and primary intended use)
  66:board/compal_e86/rffe_dualband_e86.c ****  * and you need to tune your phone's TRF6151 receiver out of spec or
  67:board/compal_e86/rffe_dualband_e86.c ****  * at least outside of the DCS/PCS Rx SAW filter's legitimate passband
  68:board/compal_e86/rffe_dualband_e86.c ****  * (or if you have changed or removed that SAW filter), then you need
  69:board/compal_e86/rffe_dualband_e86.c ****  * to change the following rffe_get_rx_ports() function to match your
  70:board/compal_e86/rffe_dualband_e86.c ****  * specific hw version, i.e., PORT_DCS1800 only or PORT_PCS1900 only.
  71:board/compal_e86/rffe_dualband_e86.c ****  */
  72:board/compal_e86/rffe_dualband_e86.c **** uint32_t rffe_get_rx_ports(void)
  73:board/compal_e86/rffe_dualband_e86.c **** {
  55              		.loc 1 73 0
  56              		@ args = 0, pretend = 0, frame = 0
  57              		@ frame_needed = 0, uses_anonymous_args = 0
  58              		@ link register save eliminated.
  59              	.LVL4:
  74:board/compal_e86/rffe_dualband_e86.c **** 	return (1 << PORT_LO) | (1 << PORT_DCS1800) | (1 << PORT_PCS1900);
  75:board/compal_e86/rffe_dualband_e86.c **** }
  60              		.loc 1 75 0
  61 0000 3100A0E3 		mov	r0, #49
  62              		.loc 1 73 0
  63              		@ lr needed for prologue
  64              		.loc 1 75 0
  65 0004 1EFF2FE1 		bx	lr
  66              	.LFE6:
  68              		.section	.text.rffe_get_tx_ports,"ax",%progbits
  69              		.align	2
  70              		.global	rffe_get_tx_ports
  72              	rffe_get_tx_ports:
  73              	.LFB7:
  76:board/compal_e86/rffe_dualband_e86.c **** 
  77:board/compal_e86/rffe_dualband_e86.c **** uint32_t rffe_get_tx_ports(void)
  78:board/compal_e86/rffe_dualband_e86.c **** {
  74              		.loc 1 78 0
  75              		@ args = 0, pretend = 0, frame = 0
  76              		@ frame_needed = 0, uses_anonymous_args = 0
  77              		@ link register save eliminated.
  78              	.LVL5:
  79:board/compal_e86/rffe_dualband_e86.c **** 	return (1 << PORT_LO) | (1 << PORT_HI);
  80:board/compal_e86/rffe_dualband_e86.c **** }
  79              		.loc 1 80 0
  80 0000 0300A0E3 		mov	r0, #3
  81              		.loc 1 78 0
  82              		@ lr needed for prologue
  83              		.loc 1 80 0
  84 0004 1EFF2FE1 		bx	lr
  85              	.LFE7:
  87              		.section	.text.rffe_iq_swapped,"ax",%progbits
  88              		.align	2
  89              		.global	rffe_iq_swapped
  91              	rffe_iq_swapped:
  92              	.LFB8:
  81:board/compal_e86/rffe_dualband_e86.c **** 
  82:board/compal_e86/rffe_dualband_e86.c **** /* Returns need for IQ swap */
  83:board/compal_e86/rffe_dualband_e86.c **** int rffe_iq_swapped(uint16_t band_arfcn, int tx)
  84:board/compal_e86/rffe_dualband_e86.c **** {
  93              		.loc 1 84 0
  94              		@ args = 0, pretend = 0, frame = 0
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		@ link register save eliminated.
  97              	.LVL6:
  98 0000 0008A0E1 		mov	r0, r0, asl #16
  99              	.LVL7:
  85:board/compal_e86/rffe_dualband_e86.c **** 	return trf6151_iq_swapped(band_arfcn, tx);
 100              		.loc 1 85 0
 101 0004 2008A0E1 		mov	r0, r0, lsr #16
 102              	.LVL8:
 103              		.loc 1 84 0
 104              		@ lr needed for prologue
  86:board/compal_e86/rffe_dualband_e86.c **** }
 105              		.loc 1 86 0
 106              		.loc 1 85 0
 107 0008 FEFFFFEA 		b	trf6151_iq_swapped
 108              	.LVL9:
 109              	.LFE8:
 111              		.section	.text.rffe_init,"ax",%progbits
 112              		.align	2
 113              		.global	rffe_init
 115              	rffe_init:
 116              	.LFB9:
  87:board/compal_e86/rffe_dualband_e86.c **** 
  88:board/compal_e86/rffe_dualband_e86.c **** 
  89:board/compal_e86/rffe_dualband_e86.c **** #define MCU_SW_TRACE	0xfffef00e
  90:board/compal_e86/rffe_dualband_e86.c **** #define ARM_CONF_REG	0xfffef006
  91:board/compal_e86/rffe_dualband_e86.c **** 
  92:board/compal_e86/rffe_dualband_e86.c **** void rffe_init(void)
  93:board/compal_e86/rffe_dualband_e86.c **** {
 117              		.loc 1 93 0
 118              		@ args = 0, pretend = 0, frame = 0
 119              		@ frame_needed = 0, uses_anonymous_args = 0
 120              	.LVL10:
 121 0000 04E02DE5 		str	lr, [sp, #-4]!
 122              	.LCFI1:
  94:board/compal_e86/rffe_dualband_e86.c **** 	uint16_t reg;
  95:board/compal_e86/rffe_dualband_e86.c **** 
  96:board/compal_e86/rffe_dualband_e86.c **** 	reg = readw(ARM_CONF_REG);
 123              		.loc 1 96 0
 124 0004 40209FE5 		ldr	r2, .L13
  97:board/compal_e86/rffe_dualband_e86.c **** 	reg &= ~ (1 << 5);	/* TSPACT6 I/O function, not nCS6 */
 125              		.loc 1 97 0
 126 0008 40109FE5 		ldr	r1, .L13+4
 127              		.loc 1 96 0
 128 000c B030D2E1 		ldrh	r3, [r2, #0]
 129              		.loc 1 97 0
 130 0010 013003E0 		and	r3, r3, r1
 131              	.LVL11:
  98:board/compal_e86/rffe_dualband_e86.c **** 	writew(reg, ARM_CONF_REG);
 132              		.loc 1 98 0
 133 0014 B030C2E1 		strh	r3, [r2, #0]	@ movhi
  99:board/compal_e86/rffe_dualband_e86.c **** 
 100:board/compal_e86/rffe_dualband_e86.c **** 	reg = readw(MCU_SW_TRACE);
 134              		.loc 1 100 0
 135 0018 34E09FE5 		ldr	lr, .L13+8
 136 001c B0C0DEE1 		ldrh	ip, [lr, #0]
 101:board/compal_e86/rffe_dualband_e86.c **** 	reg &= ~(1 << 5);	/* TSPACT8 I/O function, not nMREQ */
 102:board/compal_e86/rffe_dualband_e86.c **** 	writew(reg, MCU_SW_TRACE);
 103:board/compal_e86/rffe_dualband_e86.c **** 
 104:board/compal_e86/rffe_dualband_e86.c **** 	/* Configure the TSPEN which is connected to the TWL3025 */
 105:board/compal_e86/rffe_dualband_e86.c **** 	tsp_setup(IOTA_STROBE, 1, 0, 0);
 137              		.loc 1 105 0
 138 0020 0000A0E3 		mov	r0, #0
 139              		.loc 1 101 0
 140 0024 01C00CE0 		and	ip, ip, r1
 141              	.LVL12:
 142              		.loc 1 105 0
 143 0028 0020A0E1 		mov	r2, r0
 144 002c 0030A0E1 		mov	r3, r0
 145              	.LVL13:
 146 0030 0110A0E3 		mov	r1, #1
 147              		.loc 1 102 0
 148 0034 B0C0CEE1 		strh	ip, [lr, #0]	@ movhi
 149              		.loc 1 105 0
 150 0038 FEFFFFEB 		bl	tsp_setup
 151              	.LVL14:
 106:board/compal_e86/rffe_dualband_e86.c **** 
 107:board/compal_e86/rffe_dualband_e86.c **** 	trf6151_init(RITA_STROBE, RITA_RESET);
 152              		.loc 1 107 0
 153 003c 0200A0E3 		mov	r0, #2
 154 0040 0110A0E3 		mov	r1, #1
 108:board/compal_e86/rffe_dualband_e86.c **** }
 155              		.loc 1 108 0
 156 0044 04E09DE4 		ldr	lr, [sp], #4
 157              		.loc 1 107 0
 158 0048 FEFFFFEA 		b	trf6151_init
 159              	.L14:
 160              		.align	2
 161              	.L13:
 162 004c 06F0FEFF 		.word	-69626
 163 0050 DFFF0000 		.word	65503
 164 0054 0EF0FEFF 		.word	-69618
 165              	.LFE9:
 167              		.section	.text.rffe_get_gain,"ax",%progbits
 168              		.align	2
 169              		.global	rffe_get_gain
 171              	rffe_get_gain:
 172              	.LFB10:
 109:board/compal_e86/rffe_dualband_e86.c **** 
 110:board/compal_e86/rffe_dualband_e86.c **** uint8_t rffe_get_gain(void)
 111:board/compal_e86/rffe_dualband_e86.c **** {
 173              		.loc 1 111 0
 174              		@ args = 0, pretend = 0, frame = 0
 175              		@ frame_needed = 0, uses_anonymous_args = 0
 176              	.LVL15:
 177 0000 04E02DE5 		str	lr, [sp, #-4]!
 178              	.LCFI2:
 112:board/compal_e86/rffe_dualband_e86.c **** 	return trf6151_get_gain();
 179              		.loc 1 112 0
 180 0004 FEFFFFEB 		bl	trf6151_get_gain
 113:board/compal_e86/rffe_dualband_e86.c **** }
 181              		.loc 1 113 0
 182 0008 04F09DE4 		ldr	pc, [sp], #4
 183              	.LFE10:
 185              		.section	.text.rffe_set_gain,"ax",%progbits
 186              		.align	2
 187              		.global	rffe_set_gain
 189              	rffe_set_gain:
 190              	.LFB11:
 114:board/compal_e86/rffe_dualband_e86.c **** 
 115:board/compal_e86/rffe_dualband_e86.c **** void rffe_set_gain(uint8_t dbm)
 116:board/compal_e86/rffe_dualband_e86.c **** {
 191              		.loc 1 116 0
 192              		@ args = 0, pretend = 0, frame = 0
 193              		@ frame_needed = 0, uses_anonymous_args = 0
 194              		@ link register save eliminated.
 195              	.LVL16:
 196 0000 FF0000E2 		and	r0, r0, #255
 197              		@ lr needed for prologue
 117:board/compal_e86/rffe_dualband_e86.c **** 	trf6151_set_gain(dbm);
 118:board/compal_e86/rffe_dualband_e86.c **** }
 198              		.loc 1 118 0
 199              		.loc 1 117 0
 200 0004 FEFFFFEA 		b	trf6151_set_gain
 201              	.LVL17:
 202              	.LFE11:
 204              		.section	.text.rffe_compute_gain,"ax",%progbits
 205              		.align	2
 206              		.global	rffe_compute_gain
 208              	rffe_compute_gain:
 209              	.LFB12:
 119:board/compal_e86/rffe_dualband_e86.c **** 
 120:board/compal_e86/rffe_dualband_e86.c **** const uint8_t system_inherent_gain = SYSTEM_INHERENT_GAIN;
 121:board/compal_e86/rffe_dualband_e86.c **** 
 122:board/compal_e86/rffe_dualband_e86.c **** /* Given the expected input level of exp_inp dBm/8 and the target of target_bb
 123:board/compal_e86/rffe_dualband_e86.c ****  * dBm8, configure the RF Frontend with the respective gain */
 124:board/compal_e86/rffe_dualband_e86.c **** void rffe_compute_gain(int16_t exp_inp, int16_t target_bb)
 125:board/compal_e86/rffe_dualband_e86.c **** {
 210              		.loc 1 125 0
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 213              		@ link register save eliminated.
 214              	.LVL18:
 126:board/compal_e86/rffe_dualband_e86.c **** 	trf6151_compute_gain(exp_inp, target_bb);
 215              		.loc 1 126 0
 216 0000 0008A0E1 		mov	r0, r0, asl #16
 217              	.LVL19:
 218 0004 0118A0E1 		mov	r1, r1, asl #16
 219              	.LVL20:
 220 0008 4008A0E1 		mov	r0, r0, asr #16
 221 000c 4118A0E1 		mov	r1, r1, asr #16
 222              		.loc 1 125 0
 223              		@ lr needed for prologue
 127:board/compal_e86/rffe_dualband_e86.c **** }
 224              		.loc 1 127 0
 225              		.loc 1 126 0
 226 0010 FEFFFFEA 		b	trf6151_compute_gain
 227              	.LFE12:
 229              		.section	.text.rffe_rx_win_ctrl,"ax",%progbits
 230              		.align	2
 231              		.global	rffe_rx_win_ctrl
 233              	rffe_rx_win_ctrl:
 234              	.LFB13:
 128:board/compal_e86/rffe_dualband_e86.c **** 
 129:board/compal_e86/rffe_dualband_e86.c **** void rffe_rx_win_ctrl(int16_t exp_inp, int16_t target_bb)
 130:board/compal_e86/rffe_dualband_e86.c **** {
 235              		.loc 1 130 0
 236              		@ args = 0, pretend = 0, frame = 0
 237              		@ frame_needed = 0, uses_anonymous_args = 0
 238              		@ link register save eliminated.
 239              	.LVL21:
 240              		@ lr needed for prologue
 131:board/compal_e86/rffe_dualband_e86.c **** 	/* FIXME */
 132:board/compal_e86/rffe_dualband_e86.c **** }
 241              		.loc 1 132 0
 242 0000 1EFF2FE1 		bx	lr
 243              	.LFE13:
 353              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:0000000000000000 rffe_dualband_e86.c
     /tmp/ccdHHdcj.s:14     .rodata:0000000000000000 system_inherent_gain
     /tmp/ccdHHdcj.s:20     .text.rffe_mode:0000000000000000 rffe_mode
     /tmp/ccdHHdcj.s:27     .text.rffe_mode:0000000000000000 $a
     /tmp/ccdHHdcj.s:46     .text.rffe_mode:000000000000001c $d
     /tmp/ccdHHdcj.s:53     .text.rffe_get_rx_ports:0000000000000000 rffe_get_rx_ports
     /tmp/ccdHHdcj.s:61     .text.rffe_get_rx_ports:0000000000000000 $a
     /tmp/ccdHHdcj.s:72     .text.rffe_get_tx_ports:0000000000000000 rffe_get_tx_ports
     /tmp/ccdHHdcj.s:80     .text.rffe_get_tx_ports:0000000000000000 $a
     /tmp/ccdHHdcj.s:91     .text.rffe_iq_swapped:0000000000000000 rffe_iq_swapped
     /tmp/ccdHHdcj.s:98     .text.rffe_iq_swapped:0000000000000000 $a
     /tmp/ccdHHdcj.s:115    .text.rffe_init:0000000000000000 rffe_init
     /tmp/ccdHHdcj.s:121    .text.rffe_init:0000000000000000 $a
     /tmp/ccdHHdcj.s:162    .text.rffe_init:000000000000004c $d
     /tmp/ccdHHdcj.s:171    .text.rffe_get_gain:0000000000000000 rffe_get_gain
     /tmp/ccdHHdcj.s:177    .text.rffe_get_gain:0000000000000000 $a
     /tmp/ccdHHdcj.s:189    .text.rffe_set_gain:0000000000000000 rffe_set_gain
     /tmp/ccdHHdcj.s:196    .text.rffe_set_gain:0000000000000000 $a
     /tmp/ccdHHdcj.s:208    .text.rffe_compute_gain:0000000000000000 rffe_compute_gain
     /tmp/ccdHHdcj.s:216    .text.rffe_compute_gain:0000000000000000 $a
     /tmp/ccdHHdcj.s:233    .text.rffe_rx_win_ctrl:0000000000000000 rffe_rx_win_ctrl
     /tmp/ccdHHdcj.s:242    .text.rffe_rx_win_ctrl:0000000000000000 $a

UNDEFINED SYMBOLS
tsp_act_state
tsp_act_update
trf6151_iq_swapped
tsp_setup
trf6151_init
trf6151_get_gain
trf6151_set_gain
trf6151_compute_gain
