// Seed: 2037681585
module module_0 ();
  logic id_0;
  type_5(
      1, 1, 1'h0
  );
  assign id_0 = id_0;
  type_6(
      1, 1
  );
  assign id_0 = 1;
  logic id_2 = 1;
  logic id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  inout id_1;
  type_3(
      1, {1{id_1}}
  );
endmodule
