Checking out Encounter license ...
	edsxl		DENIED:		"Encounter_Digital_Impl_Sys_XL"
	edsl		DENIED:		"Encounter_Digital_Impl_Sys_L"
	encblk		DENIED:		"Encounter_Block"
	fegxl		DENIED:		"First_Encounter_GXL"
	fexl		DENIED:		"FE_GPS"
	nru		DENIED:		"NanoRoute_Ultra"
	vdixl		DENIED:		"Virtuoso_Digital_Implem_XL"
	vdi		DENIED:		"Virtuoso_Digital_Implem"
	fel		DENIED:		"First_Encounter_VIP"
	invsb		DENIED:		"Innovus_Impl_System_Basic"
	invs		CHECKED OUT:	"Innovus_Impl_System"
Innovus_Impl_System 15.1 license checkout succeeded.
You can run 8 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2014.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v14.26-s039_1 (64bit) 07/15/2015 11:34 (Linux 2.6.18-194.el5)
@(#)CDS: NanoRoute v14.26-s022 NR150713-1956/14_26-UB (database version 2.30, 267.6.1) {superthreading v1.25}
@(#)CDS: CeltIC v14.26-s013_1 (64bit) 07/14/2015 03:32:40 (Linux 2.6.18-194.el5)
@(#)CDS: AAE 14.26-s007 (64bit) 07/15/2015 (Linux 2.6.18-194.el5)
@(#)CDS: CTE 14.26-s010_1 (64bit) Jul 15 2015 01:38:12 (Linux 2.6.18-194.el5)
@(#)CDS: CPE v14.26-s026
@(#)CDS: IQRC/TQRC 14.2.2-s217 (64bit) Wed Apr 15 23:10:24 PDT 2015 (Linux 2.6.18-194.el5)
@(#)CDS: OA 22.50-p011 Tue Nov 11 03:24:55 2014
@(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
@(#)CDS: RCDB 11.5
--- Starting "Encounter v14.26-s039_1" on Sun Apr 30 22:21:58 2023 (mem=97.3M) ---
--- Running on srv02749 (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) ---
This version was compiled on Wed Jul 15 11:34:51 PDT 2015.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Sourcing /eda/cadence/edi/etc/fe/enc.tcl
Sourcing tcl/tk file "/eda/cadence/edi/etc/fe/enc.tcl" ...
Sourcing ./enc.tcl
Sourcing tcl/tk file "./enc.tcl" ...
<CMD> setCheckMode -tapeOut true
<CMD> set defHierChar /
<CMD> set init_oa_ref_lib {TECH_C35B4  CORELIB  IOLIB_4M  }
<CMD> set init_verilog VERILOG/computer.v
<CMD> set init_top_cell computer
<CMD> set init_pwr_net {vdd!  vdd3r1! vdd3r2! vdd3o!  }
<CMD> set init_gnd_net {gnd!  gnd3r! gnd3o!  }
<CMD> set init_mmmc_file c35_computer_mmmc.view
<CMD> set conf_gen_footprint 1
<CMD> set fp_core_to_left 50.000000
<CMD> set fp_core_to_right 50.000000
<CMD> set fp_core_to_top 50.000000
<CMD> set fp_core_to_bottom 50.000000
<CMD> set lsgOCPGainMult 1.000000
<CMD> set conf_ioOri R0
<CMD> set fp_core_util 0.850
<CMD> set init_assign_buffer 0
<CMD> set conf_in_tran_delay 0.1ps
<CMD> set init_import_mode { -keepEmptyModule 1 -treatUndefinedCellAsBbox 0}
<CMD> set init_layout_view layout
<CMD> set init_abstract_view abstract
<CMD_INTERNAL> print {---# TCL Script amsSetup.tcl loaded}
---# TCL Script amsSetup.tcl loaded
<CMD_INTERNAL> print {---# Additional ams TCL Procedures loaded}
---# Additional ams TCL Procedures loaded
<CMD> getVersion
<CMD> getVersion
<CMD_INTERNAL> print {### austriamicrosystems HitKit-Utilities Menu added}
### austriamicrosystems HitKit-Utilities Menu added

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> init_design
---# Setup MMMC
---#
---#   rc_corner        : ams_rc_corner_typ
---#   rc_corner        : ams_rc_corner_wc
---#   rc_corner        : ams_rc_corner_bc
---#   lib-sets         : libs_min, libs_max, libs_typ
---#   constraint-modes : func test
---#   delay-corners    : corner_min, corner_max, corner_typ
---#   analysis-views   : 
---#          #  Name: func_min  # Constraint-Mode: func # Corner: corner_min
---#          #  Name: func_max  # Constraint-Mode: func # Corner: corner_max
---#          #  Name: func_typ  # Constraint-Mode: func # Corner: corner_typ
---#          #  Name: test_min  # Constraint-Mode: test # Corner: corner_min
---#          #  Name: test_max  # Constraint-Mode: test # Corner: corner_max
---#          #  Name: test_typ  # Constraint-Mode: test # Corner: corner_typ
---#
---# use following command to show analysis view definitions
         report_analysis_view 

Reading tech data from OA library 'TECH_C35B4' ...
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Set DBUPerIGU to M2 pitch 1400.
Base constraint group name for reading all the rules is: 'LEFDefaultRouteSpec' and it has been read from the library 'TECH_C35B4'. 
Reading OA reference library 'CORELIB' ...
**WARN: (ENCOAX-738):	Non-Default Rule 'VSRDefaultSetup' has already been defined in Encounter. Its contents will be skipped.
**WARN: (ENCOAX-741):	Site 'standard' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'standard_3b' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'standardv5_3b' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'standard_v5_3b' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'standard_v5' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'corelibD' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'corelibD_3b' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'portCellSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'blockSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ioSite_P' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'corner_P' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ioSite_P_3B' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'corner_P_3B' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ioSite_C_3B' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'corner_C_3B' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ioSiteV5_C_3B' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'cornerV5_C_3B' has already been defined in Encounter, the contents will be skipped.
Reading OA reference library 'IOLIB_4M' ...

viaInitial starts at Sun Apr 30 22:22:14 2023
viaInitial ends at Sun Apr 30 22:22:14 2023
*** Begin netlist parsing (mem=385.4M) ***
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'VERILOG/computer.v'

*** Memory Usage v#1 (Current mem = 385.414M, initial mem = 97.332M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=385.4M) ***
Set top cell to computer.
Loading view definition file from c35_computer_mmmc.view
Reading libs_max timing library '/srv/cad/designkits/ams/v410/liberty/c35_3.3V/c35_CORELIB_WC.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD21' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD21' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD22' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD22' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD31' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD31' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD32' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD32' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI210' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI211' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2110' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2111' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2112' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI212' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI220' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI221' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI222' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI310' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI311' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI312' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 248 cells in library 'c35_CORELIB_WC' 
Reading libs_max timing library '/srv/cad/designkits/ams/v410/liberty/c35_3.3V/c35_IOLIB_WC.lib' ...
Read 181 cells in library 'c35_IOLIB_WC' 
Reading libs_min timing library '/srv/cad/designkits/ams/v410/liberty/c35_3.3V/c35_CORELIB_BC.lib' ...
Read 248 cells in library 'c35_CORELIB_BC' 
Reading libs_min timing library '/srv/cad/designkits/ams/v410/liberty/c35_3.3V/c35_IOLIB_BC.lib' ...
Read 181 cells in library 'c35_IOLIB_BC' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.16min, fe_real=0.38min, fe_mem=428.1M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell computer ...
*** Netlist is unique.
** info: there are 888 modules.
** info: there are 13790 stdCell insts.
** info: there are 22 Pad insts.

*** Memory Usage v#1 (Current mem = 437.309M, initial mem = 97.332M) ***
*info: set bottom ioPad orient R0
Initializing I/O assignment ...
Adjusting Core to Left to: 50.2000. Core to Bottom to: 50.9000.
**WARN: (ENCFP-3961):	The techSite 'CoreSite' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'cornerV5_C_3B' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'ioSiteV5_C_3B' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'corner_C_3B' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'ioSite_C_3B' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'corner_P_3B' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'ioSite_P_3B' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'corner_P' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'ioSite_P' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'blockSite' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'portCellSite' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'corelibD_3b' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'corelibD' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'standard_v5' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'standard_v5_3b' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'standardv5_3b' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'standard_3b' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-worst.capTable ...
Cap table was created using Encounter 09.12-s159_1.
Process name: c35b4-worst.
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [1].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [1].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [2].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [3].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [4].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [4].
Reading Capacitance Table File /opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-best.capTable ...
Cap table was created using Encounter 09.12-s159_1.
Process name: c35b4-best.
**WARN: (ENCEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man ENCEXT-2773' for more detail.
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [1].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [1].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [2].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [3].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [4].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [4].
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_wc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_wc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_bc
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_bc
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-best/qrcTechFile'
Technology file '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-worst/qrcTechFile' associated with first view 'func_max' specified to command 'set_analysis_view' will be used as the primary corner for the multi-corner extraction. TQRC/IQRC extraction leverages a single primary corner extraction, then derives the other corners based on their technology files and operating conditions from the primary corner.
*Info: initialize multi-corner CTS.
CTE reading timing constraint file 'CONSTRAINTS/computer_test.sdc' ...
Current (total cpu=0:00:10.0, real=0:00:23.0, peak res=460.0M, current mem=542.3M)
Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Constraints read successfully.
WARNING (CTE-25): Line: 9 of File CONSTRAINTS/computer_test.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 8 of File CONSTRAINTS/computer_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=474.6M, current mem=556.8M)
Current (total cpu=0:00:10.0, real=0:00:23.0, peak res=474.6M, current mem=556.8M)
CTE reading timing constraint file 'CONSTRAINTS/computer_func.sdc' ...
Current (total cpu=0:00:10.1, real=0:00:23.0, peak res=474.6M, current mem=556.8M)
Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Constraints read successfully.
WARNING (CTE-25): Line: 9 of File CONSTRAINTS/computer_func.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 8 of File CONSTRAINTS/computer_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=475.0M, current mem=558.3M)
Current (total cpu=0:00:10.1, real=0:00:23.0, peak res=475.0M, current mem=558.3M)
Total number of combinational cells: 144
Total number of sequential cells: 89
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF12 BUF15 BUF2 BUF6 BUF4 BUF8 CLKBU12 CLKBU15 CLKBU2 CLKBU6 CLKBU4 CLKBU8
Total number of usable buffers: 12
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKIN1 CLKIN0 CLKIN12 CLKIN10 CLKIN15 CLKIN3 CLKIN2 CLKIN6 CLKIN4 CLKIN8 INV1 INV0 INV12 INV10 INV15 INV3 INV2 INV6 INV4 INV8
Total number of usable inverters: 20
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY12 DLY22 DLY32 DLY42
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCFP-3961          17  The techSite '%s' has no related cells i...
WARNING   ENCEXT-6202          1  In addition to the technology file, capa...
WARNING   ENCEXT-2773          1  The via resistance between layers %s and...
WARNING   ENCOAX-738           1  Non-Default Rule '%s' has already been d...
WARNING   ENCOAX-741          17  Site '%s' has already been defined in %s...
*** Message Summary: 37 warning(s), 0 error(s)

<CMD> setCTSMode -bottomPreferredLayer 1
<CMD> setMaxRouteLayer 4
<CMD> setExtractRCMode -lefTechFileMap /opt/cad/designkits/ams/v410/cds/HK_C35/LEF/c35b4/qrclaymap.ccl
<CMD> checkDesign -all -outDir checkDesignDbSetup
Begin checking placement ... (start mem=566.3M, init mem=566.3M)
*info: Placed = 0             
*info: Unplaced = 13790       
Placement Density:85.00%(2088432/2457000)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.0; mem=566.3M)
############################################################################
# Encounter Netlist Design Rule Check
# Sun Apr 30 22:22:16 2023

############################################################################
Design: computer

------ Design Summary:
Total Standard Cell Number   (cells) : 13790
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 22
Total Standard Cell Area     ( um^2) : 2088431.80
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 748880.00

------ Design Statistics:

Number of Instances            : 13812
Number of Nets                 : 17027
Average number of Pins per Net : 3.75
Maximum number of Pins in Net  : 3123

------ I/O Port summary

Number of Primary I/O Ports    : 22
Number of Input Ports          : 9
Number of Output Ports         : 13
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 0

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 1
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 48
Number of High Fanout nets (>50)               : 43
Checking routing tracks.....
Checking other grids.....
Checking routing blockage.....
Checking components.....
Checking IO Pins.....
Checking constraints (guide/region/fence).....
Checking groups.....

Checking Ptn Pins .....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file checkDesignDbSetup/computer.main.htm.ascii.
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> check_timing -verbose  > $filename2
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 613.8M, InitMEM = 610.7M)
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man ENCTS-403' for more detail.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=734.875 CPU=0:00:01.3 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 734.9M) ***
<CMD_INTERNAL> print {#### }
#### 
<CMD_INTERNAL> print {---# CheckDesign Result: checkDesignDbSetup/computer.main.htm}
---# CheckDesign Result: checkDesignDbSetup/computer.main.htm
<CMD_INTERNAL> print {---# CheckTiming Result: checkDesignDbSetup/computer.checkTiming}
---# CheckTiming Result: checkDesignDbSetup/computer.checkTiming
<CMD_INTERNAL> print {#### }
#### 
<CMD> specifyScanChain ScanChain0 -start SDI -stop SDO
<CMD_INTERNAL> print {---# Setup MMMC
---#}
---# Setup MMMC
---#
<CMD> create_rc_corner -name ams_rc_corner_typ  -cap_table {/opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-typical.capTable}  -preRoute_res {1.0}  -postRoute_res {1.0}  -preRoute_cap {1.0}  -postRoute_cap {1.0}  -postRoute_xcap {1.0}  -qx_tech_file {/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-typical/qrcTechFile}
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-worst.capTable ...
Cap table was created using Encounter 09.12-s159_1.
Process name: c35b4-worst.
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [1].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [1].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [2].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [3].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [4].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [4].
Reading Capacitance Table File /opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-best.capTable ...
Cap table was created using Encounter 09.12-s159_1.
Process name: c35b4-best.
**WARN: (ENCEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man ENCEXT-2773' for more detail.
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [1].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [1].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [2].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [3].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [4].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [4].
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_wc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_wc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_bc
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_bc
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-best/qrcTechFile'
Technology file '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-worst/qrcTechFile' associated with first view 'func_max' specified to command 'set_analysis_view' will be used as the primary corner for the multi-corner extraction. TQRC/IQRC extraction leverages a single primary corner extraction, then derives the other corners based on their technology files and operating conditions from the primary corner.
<CMD_INTERNAL> print {---#   rc_corner        : ams_rc_corner_typ}
---#   rc_corner        : ams_rc_corner_typ
<CMD> create_rc_corner -name ams_rc_corner_wc  -cap_table {/opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-worst.capTable}  -preRoute_res {1.0} -postRoute_res {1.0} -preRoute_cap {1.0} -postRoute_cap {1.0} -postRoute_xcap {1.0}  -qx_tech_file {/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-worst/qrcTechFile}
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-worst.capTable ...
Cap table was created using Encounter 09.12-s159_1.
Process name: c35b4-worst.
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [1].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [1].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [2].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [3].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [4].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [4].
Reading Capacitance Table File /opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-best.capTable ...
Cap table was created using Encounter 09.12-s159_1.
Process name: c35b4-best.
**WARN: (ENCEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man ENCEXT-2773' for more detail.
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [1].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [1].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [2].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [3].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [4].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [4].
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_wc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_wc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_bc
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_bc
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-best/qrcTechFile'
Technology file '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-worst/qrcTechFile' associated with first view 'func_max' specified to command 'set_analysis_view' will be used as the primary corner for the multi-corner extraction. TQRC/IQRC extraction leverages a single primary corner extraction, then derives the other corners based on their technology files and operating conditions from the primary corner.
<CMD_INTERNAL> print {---#   rc_corner        : ams_rc_corner_wc}
---#   rc_corner        : ams_rc_corner_wc
<CMD> create_rc_corner -name ams_rc_corner_bc  -cap_table {/opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-best.capTable}  -preRoute_res {1.0} -postRoute_res {1.0} -preRoute_cap {1.0} -postRoute_cap {1.0} -postRoute_xcap {1.0}  -qx_tech_file {/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-best/qrcTechFile}
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-worst.capTable ...
Cap table was created using Encounter 09.12-s159_1.
Process name: c35b4-worst.
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [1].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [1].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [2].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [3].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [4].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [4].
Reading Capacitance Table File /opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-best.capTable ...
Cap table was created using Encounter 09.12-s159_1.
Process name: c35b4-best.
**WARN: (ENCEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man ENCEXT-2773' for more detail.
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [1].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [1].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [2].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [3].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [4].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [4].
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_wc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_wc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_bc
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_bc
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-best/qrcTechFile'
Technology file '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-worst/qrcTechFile' associated with first view 'func_max' specified to command 'set_analysis_view' will be used as the primary corner for the multi-corner extraction. TQRC/IQRC extraction leverages a single primary corner extraction, then derives the other corners based on their technology files and operating conditions from the primary corner.
<CMD_INTERNAL> print {---#   rc_corner        : ams_rc_corner_bc}
---#   rc_corner        : ams_rc_corner_bc
<CMD> create_library_set -name libs_min -timing {  /opt/cad/designkits/ams/v410/liberty/c35_3.3V/c35_CORELIB_BC.lib  /opt/cad/designkits/ams/v410/liberty/c35_3.3V/c35_IOLIB_BC.lib  }
<CMD> create_library_set -name libs_max -timing {  /opt/cad/designkits/ams/v410/liberty/c35_3.3V/c35_CORELIB_WC.lib  /opt/cad/designkits/ams/v410/liberty/c35_3.3V/c35_IOLIB_WC.lib  }
<CMD> create_library_set -name libs_typ -timing {  /opt/cad/designkits/ams/v410/liberty/c35_3.3V/c35_CORELIB_TYP.lib  /opt/cad/designkits/ams/v410/liberty/c35_3.3V/c35_IOLIB_TYP.lib  }
<CMD_INTERNAL> print {---#   lib-sets         : libs_min, libs_max, libs_typ}
---#   lib-sets         : libs_min, libs_max, libs_typ
<CMD> create_constraint_mode -name $cons -sdc_files $filename
CTE reading timing constraint file 'CONSTRAINTS/computer_test.sdc' ...
Current (total cpu=0:00:13.1, real=0:00:26.0, peak res=491.7M, current mem=651.4M)
Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Constraints read successfully.
WARNING (CTE-25): Line: 9 of File CONSTRAINTS/computer_test.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 8 of File CONSTRAINTS/computer_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=499.8M, current mem=659.9M)
Current (total cpu=0:00:13.2, real=0:00:26.0, peak res=499.8M, current mem=659.9M)
CTE reading timing constraint file 'CONSTRAINTS/computer_func.sdc' ...
Current (total cpu=0:00:13.2, real=0:00:26.0, peak res=499.9M, current mem=659.9M)
Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Constraints read successfully.
WARNING (CTE-25): Line: 9 of File CONSTRAINTS/computer_func.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 8 of File CONSTRAINTS/computer_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=500.2M, current mem=659.9M)
Current (total cpu=0:00:13.2, real=0:00:26.0, peak res=500.2M, current mem=659.9M)
<CMD> create_constraint_mode -name $cons -sdc_files $filename
CTE reading timing constraint file 'CONSTRAINTS/computer_test.sdc' ...
Current (total cpu=0:00:13.4, real=0:00:27.0, peak res=500.2M, current mem=652.4M)
Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Constraints read successfully.
WARNING (CTE-25): Line: 9 of File CONSTRAINTS/computer_test.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 8 of File CONSTRAINTS/computer_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=500.5M, current mem=660.8M)
Current (total cpu=0:00:13.5, real=0:00:27.0, peak res=500.5M, current mem=660.8M)
CTE reading timing constraint file 'CONSTRAINTS/computer_func.sdc' ...
Current (total cpu=0:00:13.5, real=0:00:27.0, peak res=500.5M, current mem=660.8M)
Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Constraints read successfully.
WARNING (CTE-25): Line: 9 of File CONSTRAINTS/computer_func.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 8 of File CONSTRAINTS/computer_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=500.8M, current mem=660.8M)
Current (total cpu=0:00:13.5, real=0:00:27.0, peak res=500.8M, current mem=660.8M)
<CMD_INTERNAL> print {---#   constraint-modes : func test}
---#   constraint-modes : func test
<CMD> create_delay_corner -name corner_min -library_set {libs_min} -opcond_library {c35_CORELIB_BC} -opcond {BEST-MIL} -rc_corner {ams_rc_corner_bc}
<CMD> create_delay_corner -name corner_max -library_set {libs_max} -opcond_library {c35_CORELIB_WC} -opcond {WORST-MIL} -rc_corner {ams_rc_corner_wc}
<CMD> create_delay_corner -name corner_typ -library_set {libs_typ} -opcond_library {c35_CORELIB_TYP} -opcond {TYPICAL} -rc_corner {ams_rc_corner_typ}
<CMD_INTERNAL> print {---#   delay-corners    : corner_min, corner_max, corner_typ}
---#   delay-corners    : corner_min, corner_max, corner_typ
<CMD_INTERNAL> print {---#   analysis-views   : }
---#   analysis-views   : 
---#          #  Name: func_min  # Constraint-Mode: func # Corner: corner_min
---#          #  Name: func_max  # Constraint-Mode: func # Corner: corner_max
---#          #  Name: func_typ  # Constraint-Mode: func # Corner: corner_typ
---#          #  Name: test_min  # Constraint-Mode: test # Corner: corner_min
---#          #  Name: test_max  # Constraint-Mode: test # Corner: corner_max
---#          #  Name: test_typ  # Constraint-Mode: test # Corner: corner_typ
<CMD_INTERNAL> print {---#
---# use following command to show analysis view definitions
         report_analysis_view 
}
---#
---# use following command to show analysis view definitions
         report_analysis_view 

<CMD> set_analysis_view -setup $maxviewList -hold $minviewList
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-worst.capTable ...
Cap table was created using Encounter 09.12-s159_1.
Process name: c35b4-worst.
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [1].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [1].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [2].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [3].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [4].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [4].
Reading Capacitance Table File /opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-best.capTable ...
Cap table was created using Encounter 09.12-s159_1.
Process name: c35b4-best.
**WARN: (ENCEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man ENCEXT-2773' for more detail.
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [1].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [1].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [2].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [3].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [4].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [4].
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_wc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_wc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_bc
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_bc
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-best/qrcTechFile'
Technology file '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-worst/qrcTechFile' associated with first view 'func_max' specified to command 'set_analysis_view' will be used as the primary corner for the multi-corner extraction. TQRC/IQRC extraction leverages a single primary corner extraction, then derives the other corners based on their technology files and operating conditions from the primary corner.
CTE reading timing constraint file 'CONSTRAINTS/computer_test.sdc' ...
Current (total cpu=0:00:13.8, real=0:00:27.0, peak res=500.8M, current mem=624.9M)
Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Constraints read successfully.
WARNING (CTE-25): Line: 9 of File CONSTRAINTS/computer_test.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 8 of File CONSTRAINTS/computer_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=493.1M, current mem=631.9M)
Current (total cpu=0:00:13.8, real=0:00:27.0, peak res=500.8M, current mem=631.9M)
CTE reading timing constraint file 'CONSTRAINTS/computer_func.sdc' ...
Current (total cpu=0:00:13.9, real=0:00:27.0, peak res=500.8M, current mem=631.9M)
Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Constraints read successfully.
WARNING (CTE-25): Line: 9 of File CONSTRAINTS/computer_func.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 8 of File CONSTRAINTS/computer_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=493.4M, current mem=631.9M)
Current (total cpu=0:00:13.9, real=0:00:27.0, peak res=500.8M, current mem=631.9M)
Total number of combinational cells: 144
Total number of sequential cells: 89
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF12 BUF15 BUF2 BUF6 BUF4 BUF8 CLKBU12 CLKBU15 CLKBU2 CLKBU6 CLKBU4 CLKBU8
Total number of usable buffers: 12
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKIN1 CLKIN0 CLKIN12 CLKIN10 CLKIN15 CLKIN3 CLKIN2 CLKIN6 CLKIN4 CLKIN8 INV1 INV0 INV12 INV10 INV15 INV3 INV2 INV6 INV4 INV8
Total number of usable inverters: 20
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY12 DLY22 DLY32 DLY42
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> loadIoFile ../padring/computer.io
Reading IO assignment file "../padring/computer.io" ...
**WARN: (ENCFP-4010):	The io_order 'counterclockwise' defined for ring_number '0' in local is different from the global setting  'clockwise' . Tool will use the local setting for it.
Type 'man ENCFP-4010' for more detail.
<CMD> fit
<CMD> floorPlan -r 1 0.7 60 60 60 60
Adjusting Core to Left to: 61.4000. Core to Bottom to: 61.3000.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> setPreference ConstraintUserXGrid 0.1
<CMD> setPreference ConstraintUserXOffset 0.1
<CMD> setPreference ConstraintUserYGrid 0.1
<CMD> setPreference ConstraintUserYOffset 0.1
<CMD> setPreference SnapAllCorners 1
<CMD> setPreference BlockSnapRule 2
<CMD> snapFPlanIO -usergrid
<CMD> addIoFiller -cell PERI_SPACER_100_P -prefix pfill
Added 7 of filler cell 'PERI_SPACER_100_P' on top side.
Added 8 of filler cell 'PERI_SPACER_100_P' on left side.
Added 7 of filler cell 'PERI_SPACER_100_P' on bottom side.
Added 8 of filler cell 'PERI_SPACER_100_P' on right side.
<CMD> addIoFiller -cell PERI_SPACER_50_P -prefix pfill
Added 7 of filler cell 'PERI_SPACER_50_P' on top side.
Added 0 of filler cell 'PERI_SPACER_50_P' on left side.
Added 7 of filler cell 'PERI_SPACER_50_P' on bottom side.
Added 0 of filler cell 'PERI_SPACER_50_P' on right side.
<CMD> addIoFiller -cell PERI_SPACER_20_P -prefix pfill
Added 7 of filler cell 'PERI_SPACER_20_P' on top side.
Added 16 of filler cell 'PERI_SPACER_20_P' on left side.
Added 7 of filler cell 'PERI_SPACER_20_P' on bottom side.
Added 16 of filler cell 'PERI_SPACER_20_P' on right side.
<CMD> addIoFiller -cell PERI_SPACER_10_P -prefix pfill
Added 7 of filler cell 'PERI_SPACER_10_P' on top side.
Added 0 of filler cell 'PERI_SPACER_10_P' on left side.
Added 7 of filler cell 'PERI_SPACER_10_P' on bottom side.
Added 0 of filler cell 'PERI_SPACER_10_P' on right side.
<CMD> addIoFiller -cell PERI_SPACER_5_P -prefix pfill
Added 0 of filler cell 'PERI_SPACER_5_P' on top side.
Added 0 of filler cell 'PERI_SPACER_5_P' on left side.
Added 0 of filler cell 'PERI_SPACER_5_P' on bottom side.
Added 0 of filler cell 'PERI_SPACER_5_P' on right side.
<CMD> addIoFiller -cell PERI_SPACER_2_P -prefix pfill
Added 0 of filler cell 'PERI_SPACER_2_P' on top side.
Added 8 of filler cell 'PERI_SPACER_2_P' on left side.
Added 0 of filler cell 'PERI_SPACER_2_P' on bottom side.
Added 8 of filler cell 'PERI_SPACER_2_P' on right side.
<CMD> addIoFiller -cell PERI_SPACER_1_P -prefix pfill
Added 0 of filler cell 'PERI_SPACER_1_P' on top side.
Added 2 of filler cell 'PERI_SPACER_1_P' on left side.
Added 0 of filler cell 'PERI_SPACER_1_P' on bottom side.
Added 2 of filler cell 'PERI_SPACER_1_P' on right side.
<CMD> addIoFiller -cell PERI_SPACER_01_P -prefix pfill
Added 0 of filler cell 'PERI_SPACER_01_P' on top side.
Added 0 of filler cell 'PERI_SPACER_01_P' on left side.
Added 0 of filler cell 'PERI_SPACER_01_P' on bottom side.
Added 0 of filler cell 'PERI_SPACER_01_P' on right side.
<CMD> clearGlobalNets
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd! -type pgpin -pin vdd! -inst * -module {}
<CMD_INTERNAL> print {---# GlobalConnect all vdd! pins to net vdd!}
---# GlobalConnect all vdd! pins to net vdd!
<CMD> globalNetConnect gnd! -type pgpin -pin gnd! -inst * -module {}
<CMD_INTERNAL> print {---# GlobalConnect all gnd! pins to net gnd!}
---# GlobalConnect all gnd! pins to net gnd!
<CMD> globalNetConnect vdd3r1! -type pgpin -pin vdd3r1! -inst * -module {}
<CMD_INTERNAL> print {---# GlobalConnect all vdd3r1! pins to net vdd3r1!}
---# GlobalConnect all vdd3r1! pins to net vdd3r1!
<CMD> globalNetConnect vdd3r2! -type pgpin -pin vdd3r2! -inst * -module {}
<CMD_INTERNAL> print {---# GlobalConnect all vdd3r2! pins to net vdd3r2!}
---# GlobalConnect all vdd3r2! pins to net vdd3r2!
<CMD> globalNetConnect vdd3o! -type pgpin -pin vdd3o! -inst * -module {}
<CMD_INTERNAL> print {---# GlobalConnect all vdd3o! pins to net vdd3o!}
---# GlobalConnect all vdd3o! pins to net vdd3o!
<CMD> globalNetConnect gnd3r! -type pgpin -pin gnd3r! -inst * -module {}
<CMD_INTERNAL> print {---# GlobalConnect all gnd3r! pins to net gnd3r!}
---# GlobalConnect all gnd3r! pins to net gnd3r!
<CMD> globalNetConnect gnd3o! -type pgpin -pin gnd3o! -inst * -module {}
<CMD_INTERNAL> print {---# GlobalConnect all gnd3o! pins to net gnd3o!}
---# GlobalConnect all gnd3o! pins to net gnd3o!
<CMD> globalNetConnect gnd! -type pgpin -pin A -inst CORE_GND_* -module {}
<CMD> globalNetConnect vdd! -type pgpin -pin A -inst CORE_VDD_* -module {}
<CMD> addRing -type core_rings -nets {gnd! vdd!} -center 1 -layer {bottom MET3 top MET3 right MET4 left MET4} -width 20 -spacing 2

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 639.9M) ***
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { MET1 MET4 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { MET1 MET4 } -nets { vdd! gnd! } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { MET1 MET4 }
*** Begin SPECIAL ROUTE on Sun Apr 30 22:22:20 2023 ***
SPECIAL ROUTE ran on directory: /home/yz17g22/mydocuments/design/system_on_chip/github/local_chip/place_and_route
SPECIAL ROUTE ran on machine: srv02749 (Linux 3.10.0-1160.88.1.el7.x86_64 Xeon 2.39Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "vdd! gnd!"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 4
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 4
srouteTopTargetLayerLimit set to 4
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1313.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 4 routing layers, 1 overlap layer
Read in 1 nondefault rule, 0 used
Read in 278 macros, 91 used
Read in 227 components
  73 core components: 73 unplaced, 0 placed, 0 fixed
  150 pad components: 0 unplaced, 124 placed, 26 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 22 logical pins
Read in 22 nets
Read in 7 special nets, 2 routed
Read in 918 terminals
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
**WARN: (ENCSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 2
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 266
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Pad Ring connections: 2
  Number of Followpin connections: 133
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1325.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 33 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Sun Apr 30 22:22:21 2023
The viaGen is rebuilding shadow vias for net gnd!.
sroute post-processing ends at Sun Apr 30 22:22:21 2023

sroute post-processing starts at Sun Apr 30 22:22:21 2023
The viaGen is rebuilding shadow vias for net vdd!.
sroute post-processing ends at Sun Apr 30 22:22:21 2023
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 7.30 megs
sroute: Total Peak Memory used = 639.22 megs
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 639.2) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 7600
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.4  MEM: 100.7M)

<CMD> get_metric -value verify.geom.total
<CMD> saveDesign floorplan.enc
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: computer, View: floorplan
If the OA library being created is to be used for interoperability with Virtuoso version 6.1.5, SiP Layout 16.5, or other applications that have not been updated to support compressed databases,  set 'setOaxMode -compressLevel 0' before creating this library. Otherwise, using the library in those tools will require oazip to be run on the created library.
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 421 strips and 798 vias are crated in OA database.
Created 13944 insts; 28354 instTerms; 17027 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.04s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.41s cpu {0h 0m 1s elapsed} Memory = 0.0
Saving AAE Data ...
Saving configuration ...
Saving preference file /home/yz17g22/mydocuments/design/system_on_chip/github/local_chip/place_and_route/FEOADesignlib/computer/floorplan/enc.pref.tcl ...
Saving sdp information ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setDrawView place
<CMD> placeDesign
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.69106 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 687.9M, InitMEM = 685.8M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=756.68 CPU=0:00:01.3 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 756.7M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 473 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.7) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting "NanoPlace(TM) placement v#3 (mem=740.6M)" ...
Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=13324 (0 fixed + 13324 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=154 #net=16506 #term=62921 #term/net=3.81, #fixedIo=154, #floatIo=0, #fixedPin=22, #floatPin=0
stdCell: 13324 single + 0 double + 0 multi
Total standard cell length = 158.8188 (mm), area = 2.0646 (mm^2)
Average module density = 0.693.
Density for the design = 0.693.
       = stdcell_area 113442 sites (2064644 um^2) / alloc_area 163812 sites (2981378 um^2).
Pin Density = 0.555.
            = total # of pins 62921 / total Instance area 113442.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.313e+04 (2.73e+04 2.59e+04)
              Est.  stn bbox = 6.927e+04 (3.66e+04 3.27e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 748.6M
Iteration  2: Total net bbox = 5.313e+04 (2.73e+04 2.59e+04)
              Est.  stn bbox = 6.927e+04 (3.66e+04 3.27e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 748.6M
Iteration  3: Total net bbox = 7.475e+04 (3.85e+04 3.63e+04)
              Est.  stn bbox = 1.041e+05 (5.49e+04 4.92e+04)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 748.6M
Iteration  4: Total net bbox = 1.084e+06 (4.05e+05 6.78e+05)
              Est.  stn bbox = 1.389e+06 (5.07e+05 8.81e+05)
              cpu = 0:00:06.9 real = 0:00:07.0 mem = 748.6M
Iteration  5: Total net bbox = 1.621e+06 (8.88e+05 7.34e+05)
              Est.  stn bbox = 2.061e+06 (1.10e+06 9.56e+05)
              cpu = 0:00:06.9 real = 0:00:07.0 mem = 748.6M
Iteration  6: Total net bbox = 1.893e+06 (9.47e+05 9.46e+05)
              Est.  stn bbox = 2.375e+06 (1.17e+06 1.20e+06)
              cpu = 0:00:11.0 real = 0:00:11.0 mem = 748.6M
Iteration  7: Total net bbox = 2.039e+06 (1.09e+06 9.47e+05)
              Est.  stn bbox = 2.534e+06 (1.33e+06 1.20e+06)
              cpu = 0:00:07.6 real = 0:00:08.0 mem = 736.8M
Iteration  8: Total net bbox = 2.039e+06 (1.09e+06 9.47e+05)
              Est.  stn bbox = 2.534e+06 (1.33e+06 1.20e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 736.8M
Iteration  9: Total net bbox = 2.089e+06 (1.12e+06 9.71e+05)
              Est.  stn bbox = 2.610e+06 (1.37e+06 1.24e+06)
              cpu = 0:00:21.2 real = 0:00:21.0 mem = 738.1M
Iteration 10: Total net bbox = 2.089e+06 (1.12e+06 9.71e+05)
              Est.  stn bbox = 2.610e+06 (1.37e+06 1.24e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 738.1M
Iteration 11: Total net bbox = 2.132e+06 (1.13e+06 1.01e+06)
              Est.  stn bbox = 2.657e+06 (1.38e+06 1.28e+06)
              cpu = 0:00:14.4 real = 0:00:14.0 mem = 739.7M
Iteration 12: Total net bbox = 2.132e+06 (1.13e+06 1.01e+06)
              Est.  stn bbox = 2.657e+06 (1.38e+06 1.28e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 739.7M
Iteration 13: Total net bbox = 2.132e+06 (1.13e+06 1.01e+06)
              Est.  stn bbox = 2.657e+06 (1.38e+06 1.28e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 739.7M
*** cost = 2.132e+06 (1.13e+06 1.01e+06) (cpu for global=0:01:12) real=0:01:12***
Info: 1 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:01:11 real: 0:01:12
**WARN: (ENCSC-1024):	Backward tracing reached IO instance "PAD_SDO".
**WARN: (ENCSC-1024):	Backward tracing reached IO instance "PAD_SDI".
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 1 scan chain  (total 3120 scan bits).
*** Scan Sanity Check Summary:
*** 1 scan chain  passed sanity check.
INFO: Medium effort scan reorder.
*** Summary: Scan Reorder within scan chain
        Total scan reorder time: cpu: 0:00:00.4 , real: 0:00:01.0
Successfully reordered 1 scan chain .
Initial total scan wire length:   236976.789
Final   total scan wire length:    91474.997
Improvement:   145501.792   percent 61.40
*** End of ScanReorder (cpu=0:00:00.4, real=0:00:01.0, mem=934.7M) ***
Total net length = 2.132e+06 (1.125e+06 1.007e+06) (ext = 0.000e+00)
*** Starting refinePlace (0:01:31 mem=934.7M) ***
Total net length = 2.132e+06 (1.125e+06 1.007e+06) (ext = 0.000e+00)
Move report: Detail placement moves 13324 insts, mean move: 9.23 um, max move: 274.19 um
	Max move on inst (U9976): (637.71, 1386.60) --> (707.00, 1181.70)
	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 931.6MB
Summary Report:
Instances move: 13324 (out of 13324 movable)
Mean displacement: 9.23 um
Max displacement: 274.19 um (Instance: U9976) (637.713, 1386.6) -> (707, 1181.7)
	Length: 2 sites, height: 1 rows, site name: standard, cell type: CLKIN3
Total net length = 1.969e+06 (1.005e+06 9.643e+05) (ext = 0.000e+00)
Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 931.6MB
*** Finished refinePlace (0:01:34 mem=931.6M) ***
Total net length = 1.969e+06 (1.003e+06 9.659e+05) (ext = 0.000e+00)
*** End of Placement (cpu=0:01:15, real=0:01:15, mem=931.6M) ***
default core: bins with density >  0.75 =   50 % ( 98 / 196 )
Density distribution unevenness ratio = 13.701%
Starting IO pin assignment...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting trialRoute (mem=931.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
**WARN: (ENCTR-2325):	There are 5 nets connecting a pad term to a fterm without geometry and these nets will not be routed. A pad term is a pin of a pad logically connected to a top level module port (fterm). 
Type 'set trPrintIgnoredPadNets <limit>' prior to trialRoute to have it report each net up to <limit>. 
Review the list of nets and verify they do not require a physical route between the pad pin and fterm. Top level fterms connecting to pad pins typically do not require a physical route because the pad pin will connect to signals external to the design.
Type 'man ENCTR-2325' for more detail.
Options:  -maxRouteLayer 4 -noPinGuide

Nr of prerouted/Fixed nets = 22

Phase 1a-1d Overflow: 8.10% H + 0.50% V (0:00:00.5 931.6M)

Phase 1e-1f Overflow: 0.15% H + 0.09% V (0:00:00.3 931.6M)

Phase 1l Overflow: 1.96% H + 1.63% V (0:00:00.4 931.6M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	7	 0.02%
 -2:	34	 0.10%	76	 0.22%
 -1:	627	 1.82%	448	 1.29%
--------------------------------------
  0:	4781	13.85%	1327	 3.81%
  1:	4322	12.52%	1781	 5.12%
  2:	2576	 7.46%	2310	 6.64%
  3:	2441	 7.07%	3023	 8.68%
  4:	3253	 9.42%	3907	11.22%
  5:	16488	47.76%	21933	63.00%


Total length: 2.646e+06um, number of vias: 135551
M1(H) length: 0.000e+00um, number of vias: 62856
M2(V) length: 8.019e+05um, number of vias: 57081
M3(H) length: 1.179e+06um, number of vias: 15614
M4(V) length: 6.651e+05um

Peak Memory Usage was 931.6M 
*** Finished trialRoute (cpu=0:00:01.7 mem=931.6M) ***

Local HotSpot Analysis: normalized max congestion hotspot area = 22.33, normalized total congestion hotspot area = 40.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.01 vCong = 0.00
Trial Route Overflow 1.955516(H) 1.630485(V).
Start repairing congestion with level 3.
CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Iteration  8: Total net bbox = 1.961e+06 (1.04e+06 9.20e+05)
              Est.  stn bbox = 2.490e+06 (1.30e+06 1.19e+06)
              cpu = 0:00:08.6 real = 0:00:09.0 mem = 763.5M
Iteration  9: Total net bbox = 1.984e+06 (1.05e+06 9.36e+05)
              Est.  stn bbox = 2.512e+06 (1.31e+06 1.20e+06)
              cpu = 0:00:04.2 real = 0:00:04.0 mem = 765.2M
Iteration 10: Total net bbox = 2.015e+06 (1.06e+06 9.57e+05)
              Est.  stn bbox = 2.542e+06 (1.32e+06 1.22e+06)
              cpu = 0:00:03.2 real = 0:00:03.0 mem = 765.2M
*** Starting refinePlace (0:01:52 mem=765.2M) ***
Total net length = 2.053e+06 (1.092e+06 9.609e+05) (ext = 0.000e+00)
Move report: Detail placement moves 13324 insts, mean move: 6.84 um, max move: 103.47 um
	Max move on inst (U12232): (1326.44, 431.13) --> (1226.40, 427.70)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 765.2MB
Summary Report:
Instances move: 13324 (out of 13324 movable)
Mean displacement: 6.84 um
Max displacement: 103.47 um (Instance: U12232) (1326.44, 431.135) -> (1226.4, 427.7)
	Length: 5 sites, height: 1 rows, site name: standard, cell type: AOI220
Total net length = 2.013e+06 (1.042e+06 9.706e+05) (ext = 0.000e+00)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 765.2MB
*** Finished refinePlace (0:01:54 mem=765.2M) ***
Total net length = 2.011e+06 (1.040e+06 9.705e+05) (ext = 0.000e+00)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting trialRoute (mem=765.2M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -maxRouteLayer 4 -noPinGuide

Nr of prerouted/Fixed nets = 22

Phase 1a-1d Overflow: 6.35% H + 0.40% V (0:00:00.5 765.2M)

Phase 1e-1f Overflow: 0.06% H + 0.04% V (0:00:00.3 765.2M)

Phase 1l Overflow: 1.39% H + 1.49% V (0:00:00.4 773.2M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	10	 0.03%	41	 0.12%
 -1:	464	 1.34%	458	 1.32%
--------------------------------------
  0:	5154	14.93%	1410	 4.05%
  1:	5077	14.71%	1742	 5.00%
  2:	2652	 7.68%	2317	 6.66%
  3:	2238	 6.48%	2955	 8.49%
  4:	2999	 8.69%	3818	10.97%
  5:	15928	46.14%	22070	63.40%


Total length: 2.671e+06um, number of vias: 135644
M1(H) length: 0.000e+00um, number of vias: 62856
M2(V) length: 7.966e+05um, number of vias: 56839
M3(H) length: 1.211e+06um, number of vias: 15949
M4(V) length: 6.632e+05um

Peak Memory Usage was 773.2M 
*** Finished trialRoute (cpu=0:00:01.8 mem=773.2M) ***

Local HotSpot Analysis: normalized max congestion hotspot area = 1.33, normalized total congestion hotspot area = 4.44 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Trial Route Overflow 1.385036(H) 1.487173(V).
Start repairing congestion with level 1.
congRepair additional round: bin height 2 and width 2
Iteration  8: Total net bbox = 1.969e+06 (1.05e+06 9.21e+05)
              Est.  stn bbox = 2.500e+06 (1.31e+06 1.19e+06)
              cpu = 0:00:08.0 real = 0:00:08.0 mem = 773.2M
Iteration  9: Total net bbox = 1.993e+06 (1.05e+06 9.38e+05)
              Est.  stn bbox = 2.522e+06 (1.32e+06 1.21e+06)
              cpu = 0:00:04.6 real = 0:00:05.0 mem = 773.2M
Iteration 10: Total net bbox = 2.015e+06 (1.06e+06 9.55e+05)
              Est.  stn bbox = 2.544e+06 (1.32e+06 1.22e+06)
              cpu = 0:00:02.5 real = 0:00:02.0 mem = 773.2M
*** Starting refinePlace (0:02:11 mem=773.2M) ***
Total net length = 2.055e+06 (1.095e+06 9.595e+05) (ext = 0.000e+00)
Move report: Detail placement moves 13324 insts, mean move: 6.58 um, max move: 151.46 um
	Max move on inst (U18026): (1007.38, 694.19) --> (862.40, 687.70)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 773.2MB
Summary Report:
Instances move: 13324 (out of 13324 movable)
Mean displacement: 6.58 um
Max displacement: 151.46 um (Instance: U18026) (1007.38, 694.185) -> (862.4, 687.7)
	Length: 3 sites, height: 1 rows, site name: standard, cell type: NAND20
Total net length = 2.018e+06 (1.048e+06 9.698e+05) (ext = 0.000e+00)
Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 773.2MB
*** Finished refinePlace (0:02:13 mem=773.2M) ***
Total net length = 2.016e+06 (1.046e+06 9.694e+05) (ext = 0.000e+00)
*** Starting trialRoute (mem=773.2M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -maxRouteLayer 4 -noPinGuide

Nr of prerouted/Fixed nets = 22

Phase 1a-1d Overflow: 4.97% H + 0.32% V (0:00:00.5 773.2M)

Phase 1e-1f Overflow: 0.03% H + 0.03% V (0:00:00.3 773.2M)

Phase 1l Overflow: 1.36% H + 1.41% V (0:00:00.4 773.2M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	4	 0.01%
 -2:	11	 0.03%	57	 0.16%
 -1:	455	 1.32%	403	 1.16%
--------------------------------------
  0:	4687	13.58%	1363	 3.92%
  1:	5509	15.96%	1802	 5.18%
  2:	2927	 8.48%	2383	 6.85%
  3:	2297	 6.65%	2985	 8.57%
  4:	3095	 8.97%	3689	10.60%
  5:	15541	45.02%	22125	63.56%


Total length: 2.581e+06um, number of vias: 135139
M1(H) length: 0.000e+00um, number of vias: 62856
M2(V) length: 7.279e+05um, number of vias: 56697
M3(H) length: 1.212e+06um, number of vias: 15586
M4(V) length: 6.414e+05um

Peak Memory Usage was 773.2M 
*** Finished trialRoute (cpu=0:00:02.7 mem=773.2M) ***

Local HotSpot Analysis: normalized max congestion hotspot area = 0.44, normalized total congestion hotspot area = 1.33 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
End of congRepair (cpu=0:00:41.2, real=0:00:41.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 2: 0, real = 0: 2: 1, mem = 759.4M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
WARNING   ENCSC-1024           2  Backward tracing reached IO instance "%s...
WARNING   ENCTR-2325           1  There are %d nets connecting a pad term ...
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> addEndCap -preCap ENDCAPL -postCap ENDCAPR -prefix ENDCAP
Minimum row-size in sites for endcap insertion = 5.
Minimum number of sites for row blockage       = 1.
Inserted 132 pre-endcap <ENDCAPL> cells (prefix ENDCAP).
Inserted 132 post-endcap <ENDCAPR> cells (prefix ENDCAP).
For 264 new insts, *** Applied 9 GNC rules (cpu = 0:00:00.0)
<CMD> setTieHiLoMode -cell {LOGIC1 LOGIC0} -maxFanout 10
<CMD> addTieHiLo
Options: No distance constraint, Max Fan-out = 10.
INFO: Total Number of Tie Cells (LOGIC1) placed: 0
INFO: Total Number of Tie Cells (LOGIC0) placed: 0
<CMD> saveDesign placed.enc
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: computer, View: placed
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 421 strips and 798 vias are crated in OA database.
Created 13742 insts; 27950 instTerms; 16567 nets; 75992 routes.
TIMER: Write OA to disk: 0h 0m  0.19s cpu {0h 0m 0s elapsed} Memory = 5.0
TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  1.06s cpu {0h 0m 1s elapsed} Memory = 13.0
Saving AAE Data ...
Saving configuration ...
Saving preference file /home/yz17g22/mydocuments/design/system_on_chip/github/local_chip/place_and_route/FEOADesignlib/computer/placed/enc.pref.tcl ...
Saving sdp information ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> optDesign -preCTS
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (ENCOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell BUDU12P is dont_touch but not dont_use
			Cell BUDU12P is dont_touch but not dont_use
			Cell BT8SP is dont_touch but not dont_use
			Cell BT8SP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBT8SMP is dont_touch but not dont_use
			Cell BBT8SMP is dont_touch but not dont_use
			Cell ISP is dont_touch but not dont_use
			Cell ISP is dont_touch but not dont_use
			Cell BBCU24SMP is dont_touch but not dont_use
			Cell BBCU24SMP is dont_touch but not dont_use
			Cell BBTD16SP is dont_touch but not dont_use
			Cell BBTD16SP is dont_touch but not dont_use
			Cell BBTU24P is dont_touch but not dont_use
			Cell BBTU24P is dont_touch but not dont_use
			Cell BUDU16P is dont_touch but not dont_use
			Cell BUDU16P is dont_touch but not dont_use
			Cell BBCU8SMP is dont_touch but not dont_use
			Cell BBCU8SMP is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 772.6M, totSessionCpu=0:02:17 **
setTrialRouteMode -maxRouteLayer 4
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**WARN: (ENCOPT-3195):	Analysis mode has changed.
Type 'man ENCOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=772.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=772.6M) ***

Extraction called for design 'computer' of instances=13742 and nets=16567 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design computer.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 772.574M)
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=869.641 CPU=0:00:02.2 REAL=0:00:02.0)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 2886.6  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  13139  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    553 (553)     |  -29.249   |    554 (554)     |
|   max_tran     |   4118 (17848)   |  -153.313  |   4184 (17914)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.475%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 833.5M, totSessionCpu=0:02:22 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 833.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 833.5M) ***
Active setup views: test_max 
Active hold views: func_min test_min 
Info: 22 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: There are 11 candidate Buffer cells
*info: There are 16 candidate Inverter cells

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 879.2M, totSessionCpu=0:02:23 **
Begin: GigaOpt high fanout net optimization
Info: 22 io nets excluded
Info: 2 clock nets excluded from IPO operation.
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 22 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  5302   | 22278   |   844   |    844  |     0   |     0   |     0   |     0   | 2886.55 |          0|          0|  69.48  |            |           |
|   239   |  1337   |     0   |      0  |     0   |     0   |     0   |     0   | 2925.83 |        513|       2249|  71.54  |   0:00:35.0|    1009.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:35.5 real=0:00:36.0 mem=1009.8M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:45, real = 0:00:45, mem = 895.3M, totSessionCpu=0:03:02 **
Begin: GigaOpt Global Optimization
Info: 22 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 22 io nets excluded
*info: 2 clock nets excluded
*info: 7 special nets excluded.
*info: 61 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|            End Point             |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------+
|   0.000|   0.000|    71.54%|   0:00:00.0| 1009.8M|  test_max|       NA| NA                               |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1009.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1009.8M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:47, real = 0:00:47, mem = 893.3M, totSessionCpu=0:03:04 **
Info: 22 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 71.54
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    71.54%|        -|   0.100|   0.000|   0:00:00.0| 1007.8M|
|    71.53%|        3|   0.100|   0.000|   0:00:00.0| 1010.1M|
|    71.45%|      114|   0.100|   0.000|   0:00:03.0| 1010.1M|
|    71.45%|        1|   0.100|   0.000|   0:00:00.0| 1010.1M|
|    71.45%|        0|   0.100|   0.000|   0:00:00.0| 1010.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 71.45
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.4) (real = 0:00:04.0) **
*** Starting refinePlace (0:03:08 mem=1010.1M) ***
*** Starting refinePlace (0:03:08 mem=1010.1M) ***
Total net length = 2.180e+06 (1.124e+06 1.056e+06) (ext = 0.000e+00)
Move report: Detail placement moves 1766 insts, mean move: 18.51 um, max move: 182.80 um
	Max move on inst (master_clock_r_REG1824_S10): (2107.00, 2065.70) --> (1950.20, 2039.70)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1010.1MB
Summary Report:
Instances move: 1766 (out of 13834 movable)
Mean displacement: 18.51 um
Max displacement: 182.80 um (Instance: master_clock_r_REG1824_S10) (2107, 2065.7) -> (1950.2, 2039.7)
	Length: 23 sites, height: 1 rows, site name: standard, cell type: DFSE1
	Violation at original loc: Placement Blockage Violation
Total net length = 2.180e+06 (1.124e+06 1.056e+06) (ext = 0.000e+00)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1010.1MB
*** Finished refinePlace (0:03:08 mem=1010.1M) ***
*** maximum move = 182.80 um ***
*** Finished refinePlace (0:03:08 mem=1010.1M) ***
*** Finished re-routing un-routed nets (1010.1M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1010.1M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=895.61M, totSessionCpu=0:03:08).
Begin: GigaOpt DRV Optimization
Info: 22 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|   243   |  1348   |     0   |      0  |     0   |     0   |     0   |     0   | 2925.55 |          0|          0|  71.45  |            |           |
|    15   |   137   |     0   |      0  |     0   |     0   |     0   |     0   | 2925.68 |         28|        222|  71.91  |   0:00:07.0|    1145.6M|
|     2   |    37   |     0   |      0  |     0   |     0   |     0   |     0   | 2925.68 |          1|         15|  71.95  |   0:00:01.0|    1145.6M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 2925.68 |          0|          2|  71.95  |   0:00:01.0|    1145.6M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:09.1 real=0:00:09.0 mem=1145.6M) ***

*** Starting refinePlace (0:03:19 mem=1145.6M) ***
*** Starting refinePlace (0:03:19 mem=1145.6M) ***
Total net length = 2.231e+06 (1.150e+06 1.081e+06) (ext = 0.000e+00)
Move report: Detail placement moves 759 insts, mean move: 2.91 um, max move: 21.40 um
	Max move on inst (FE_OFC344_n15247): (1789.20, 1233.70) --> (1780.80, 1220.70)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1145.6MB
Summary Report:
Instances move: 759 (out of 13863 movable)
Mean displacement: 2.91 um
Max displacement: 21.40 um (Instance: FE_OFC344_n15247) (1789.2, 1233.7) -> (1780.8, 1220.7)
	Length: 4 sites, height: 1 rows, site name: standard, cell type: BUF6
Total net length = 2.231e+06 (1.150e+06 1.081e+06) (ext = 0.000e+00)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1145.6MB
*** Finished refinePlace (0:03:20 mem=1145.6M) ***
*** maximum move = 21.40 um ***
*** Finished refinePlace (0:03:20 mem=1145.6M) ***
*** Finished re-routing un-routed nets (1145.6M) ***

*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1145.6M) ***
End: GigaOpt DRV Optimization
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min

------------------------------------------------------------
     Summary (cpu=0.18min real=0.18min mem=899.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 2925.7  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  13139  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.947%
Routing Overflow: 1.36% H and 1.41% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:03, real = 0:01:03, mem = 899.9M, totSessionCpu=0:03:20 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Starting trialRoute (mem=899.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -maxRouteLayer 4 -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 22

Phase 1a-1d Overflow: 6.91% H + 0.52% V (0:00:00.7 902.4M)

Phase 1e-1f Overflow: 0.02% H + 0.03% V (0:00:00.3 902.4M)

Phase 1l Overflow: 1.63% H + 1.70% V (0:00:00.8 910.4M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	2	 0.01%
 -2:	14	 0.04%	53	 0.15%
 -1:	542	 1.57%	512	 1.47%
--------------------------------------
  0:	5343	15.48%	1601	 4.60%
  1:	5744	16.64%	2046	 5.88%
  2:	2871	 8.32%	2546	 7.31%
  3:	2321	 6.72%	3209	 9.22%
  4:	3146	 9.11%	3803	10.92%
  5:	14541	42.12%	21040	60.44%


Total length: 2.692e+06um, number of vias: 139334
M1(H) length: 0.000e+00um, number of vias: 63934
M2(V) length: 7.439e+05um, number of vias: 58149
M3(H) length: 1.260e+06um, number of vias: 17251
M4(V) length: 6.880e+05um

Peak Memory Usage was 910.4M 
*** Finished trialRoute (cpu=0:00:03.8 mem=910.4M) ***

Extraction called for design 'computer' of instances=14281 and nets=17106 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design computer.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 910.414M)
Trial Route Overflow 1.62736512912(H) 1.69601694939(V)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Local HotSpot Analysis: normalized max congestion hotspot area = 5.33, normalized total congestion hotspot area = 8.89 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Start repairing congestion with level 2.
congRepair additional round: bin height 2 and width 2
Iteration  8: Total net bbox = 2.048e+06 (1.08e+06 9.65e+05)
              Est.  stn bbox = 2.600e+06 (1.35e+06 1.25e+06)
              cpu = 0:00:10.0 real = 0:00:10.0 mem = 932.5M
Iteration  9: Total net bbox = 2.070e+06 (1.09e+06 9.79e+05)
              Est.  stn bbox = 2.622e+06 (1.36e+06 1.26e+06)
              cpu = 0:00:05.8 real = 0:00:06.0 mem = 932.5M
Iteration 10: Total net bbox = 2.094e+06 (1.10e+06 9.97e+05)
              Est.  stn bbox = 2.646e+06 (1.37e+06 1.28e+06)
              cpu = 0:00:02.5 real = 0:00:03.0 mem = 932.5M
*** Starting trialRoute (mem=932.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -maxRouteLayer 4 -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 22

Phase 1a-1d Overflow: 5.78% H + 0.60% V (0:00:00.5 932.5M)

Phase 1e-1f Overflow: 0.03% H + 0.09% V (0:00:00.3 932.5M)

Phase 1l Overflow: 1.65% H + 1.85% V (0:00:00.6 932.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	2	 0.01%
 -3:	0	 0.00%	15	 0.04%
 -2:	20	 0.06%	87	 0.25%
 -1:	543	 1.57%	492	 1.41%
--------------------------------------
  0:	5088	14.74%	1417	 4.07%
  1:	5729	16.60%	1869	 5.37%
  2:	2813	 8.15%	2324	 6.68%
  3:	2478	 7.18%	3065	 8.80%
  4:	3275	 9.49%	3877	11.14%
  5:	14576	42.22%	21664	62.23%


Total length: 2.753e+06um, number of vias: 137807
M1(H) length: 4.441e+04um, number of vias: 63934
M2(V) length: 7.952e+05um, number of vias: 57964
M3(H) length: 1.264e+06um, number of vias: 15909
M4(V) length: 6.491e+05um

Peak Memory Usage was 932.5M 
*** Finished trialRoute (cpu=0:00:03.0 mem=932.5M) ***

Local HotSpot Analysis: normalized max congestion hotspot area = 5.11, normalized total congestion hotspot area = 7.33 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
End of congRepair (cpu=0:00:21.7, real=0:00:22.0)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:03:47 mem=932.5M) ***
Move report: Detail placement moves 13863 insts, mean move: 7.16 um, max move: 211.05 um
	Max move on inst (FE_OFC476_core1_HWDATA_15_): (1681.55, 1367.11) --> (1883.00, 1376.70)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 932.5MB
Summary Report:
Instances move: 13863 (out of 13863 movable)
Mean displacement: 7.16 um
Max displacement: 211.05 um (Instance: FE_OFC476_core1_HWDATA_15_) (1681.55, 1367.11) -> (1883, 1376.7)
	Length: 4 sites, height: 1 rows, site name: standard, cell type: BUF6
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 932.5MB
*** Finished refinePlace (0:03:48 mem=932.5M) ***
Density distribution unevenness ratio = 14.438%
*** Starting trialRoute (mem=932.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -maxRouteLayer 4 -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 22

Phase 1a-1d Overflow: 5.02% H + 0.27% V (0:00:00.5 932.5M)

Phase 1e-1f Overflow: 0.01% H + 0.02% V (0:00:00.3 932.5M)

Phase 1l Overflow: 1.23% H + 1.34% V (0:00:00.6 932.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	2	 0.01%
 -2:	7	 0.02%	37	 0.11%
 -1:	413	 1.20%	411	 1.18%
--------------------------------------
  0:	4596	13.31%	1390	 3.99%
  1:	5829	16.88%	1923	 5.52%
  2:	2944	 8.53%	2425	 6.97%
  3:	2382	 6.90%	3186	 9.15%
  4:	3027	 8.77%	3856	11.08%
  5:	15324	44.39%	21582	62.00%


Total length: 2.612e+06um, number of vias: 137087
M1(H) length: 0.000e+00um, number of vias: 63934
M2(V) length: 7.388e+05um, number of vias: 56865
M3(H) length: 1.219e+06um, number of vias: 16288
M4(V) length: 6.540e+05um

Peak Memory Usage was 932.5M 
*** Finished trialRoute (cpu=0:00:02.7 mem=932.5M) ***

Extraction called for design 'computer' of instances=14281 and nets=17106 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design computer.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 932.523M)
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=938.133 CPU=0:00:01.9 REAL=0:00:02.0)

------------------------------------------------------------
     Summary (cpu=0.45min real=0.45min mem=885.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 2926.8  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  13139  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      9 (22)      |   -0.587   |      9 (22)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.947%
------------------------------------------------------------
**optDesign ... cpu = 0:01:38, real = 0:01:38, mem = 902.0M, totSessionCpu=0:03:55 **
Begin: GigaOpt DRV Optimization
Info: 22 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|   188   |   887   |     0   |      0  |     0   |     0   |     0   |     0   | 2926.84 |          0|          0|  71.95  |            |           |
|    12   |   279   |     0   |      0  |     0   |     0   |     0   |     0   | 2928.29 |         15|        175|  72.23  |   0:00:06.0|    1095.0M|
|     1   |    31   |     0   |      0  |     0   |     0   |     0   |     0   | 2928.29 |          2|         10|  72.25  |   0:00:01.0|    1095.0M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 2928.29 |          1|          1|  72.25  |   0:00:00.0|    1095.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:07.2 real=0:00:07.0 mem=1095.0M) ***

*** Starting refinePlace (0:04:03 mem=1095.0M) ***
*** Starting refinePlace (0:04:04 mem=1095.0M) ***
Total net length = 2.158e+06 (1.111e+06 1.047e+06) (ext = 0.000e+00)
Move report: Detail placement moves 489 insts, mean move: 2.46 um, max move: 27.00 um
	Max move on inst (U15019): (1769.60, 1467.70) --> (1783.60, 1454.70)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1095.0MB
Summary Report:
Instances move: 489 (out of 13881 movable)
Mean displacement: 2.46 um
Max displacement: 27.00 um (Instance: U15019) (1769.6, 1467.7) -> (1783.6, 1454.7)
	Length: 3 sites, height: 1 rows, site name: standard, cell type: NAND22
Total net length = 2.158e+06 (1.111e+06 1.047e+06) (ext = 0.000e+00)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1095.0MB
*** Finished refinePlace (0:04:04 mem=1095.0M) ***
*** maximum move = 27.00 um ***
*** Finished refinePlace (0:04:04 mem=1095.0M) ***
*** Finished re-routing un-routed nets (1095.0M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1095.0M) ***
End: GigaOpt DRV Optimization
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min

------------------------------------------------------------
     Summary (cpu=0.15min real=0.15min mem=904.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 2928.3  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  13139  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.251%
Routing Overflow: 1.23% H and 1.34% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:48, real = 0:01:48, mem = 904.3M, totSessionCpu=0:04:05 **
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 22 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 72.25
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    72.25%|        -|   0.100|   0.000|   0:00:00.0| 1018.7M|
|    72.22%|       17|   0.100|   0.000|   0:00:01.0| 1021.0M|
|    71.61%|      321|   0.100|   0.000|   0:00:05.0| 1021.0M|
|    71.60%|       13|   0.100|   0.000|   0:00:01.0| 1021.0M|
|    71.60%|        1|   0.100|   0.000|   0:00:00.0| 1021.0M|
|    71.60%|        0|   0.100|   0.000|   0:00:00.0| 1021.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 71.60
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.9) (real = 0:00:07.0) **
*** Starting refinePlace (0:04:12 mem=1021.0M) ***
*** Starting refinePlace (0:04:12 mem=1021.0M) ***
Total net length = 2.159e+06 (1.113e+06 1.046e+06) (ext = 0.000e+00)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1021.0MB
Summary Report:
Instances move: 0 (out of 13864 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 2.159e+06 (1.113e+06 1.046e+06) (ext = 0.000e+00)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1021.0MB
*** Finished refinePlace (0:04:12 mem=1021.0M) ***
*** maximum move = 0.00 um ***
*** Finished refinePlace (0:04:12 mem=1021.0M) ***
*** Finished re-routing un-routed nets (1021.0M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1021.0M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=906.55M, totSessionCpu=0:04:12).
*** Starting trialRoute (mem=906.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -maxRouteLayer 4 -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 22

Phase 1a-1d Overflow: 5.21% H + 0.34% V (0:00:00.7 908.1M)

Phase 1e-1f Overflow: 0.01% H + 0.01% V (0:00:00.3 908.1M)

Phase 1l Overflow: 1.29% H + 1.31% V (0:00:00.8 916.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	3	 0.01%
 -2:	9	 0.03%	39	 0.11%
 -1:	431	 1.25%	394	 1.13%
--------------------------------------
  0:	4757	13.78%	1408	 4.04%
  1:	5791	16.77%	1928	 5.54%
  2:	2904	 8.41%	2402	 6.90%
  3:	2288	 6.63%	3158	 9.07%
  4:	3066	 8.88%	3952	11.35%
  5:	15276	44.25%	21528	61.84%


Total length: 2.614e+06um, number of vias: 137405
M1(H) length: 0.000e+00um, number of vias: 63936
M2(V) length: 7.338e+05um, number of vias: 56902
M3(H) length: 1.222e+06um, number of vias: 16567
M4(V) length: 6.587e+05um

Peak Memory Usage was 916.1M 
*** Finished trialRoute (cpu=0:00:03.7 mem=916.1M) ***

Extraction called for design 'computer' of instances=14282 and nets=17107 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design computer.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 916.062M)
Active setup views: func_max test_max 
Active hold views: func_min test_min 
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 954.2M, InitMEM = 954.2M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=939.203 CPU=0:00:02.2 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.4  real=0:00:02.0  mem= 939.2M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 22 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|    40   |   289   |     0   |      0  |     0   |     0   |     0   |     0   | 2930.69 |          0|          0|  71.60  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 2930.69 |          3|         36|  71.67  |   0:00:02.0|    1053.7M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 2930.69 |          0|          0|  71.67  |   0:00:00.0|    1053.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:02.4 real=0:00:02.0 mem=1053.7M) ***

*** Starting refinePlace (0:04:23 mem=1053.7M) ***
*** Starting refinePlace (0:04:23 mem=1053.7M) ***
Total net length = 2.158e+06 (1.112e+06 1.046e+06) (ext = 0.000e+00)
Move report: Detail placement moves 44 insts, mean move: 9.66 um, max move: 48.40 um
	Max move on inst (U13222): (1682.80, 1467.70) --> (1660.40, 1493.70)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1053.7MB
Summary Report:
Instances move: 44 (out of 13867 movable)
Mean displacement: 9.66 um
Max displacement: 48.40 um (Instance: U13222) (1682.8, 1467.7) -> (1660.4, 1493.7)
	Length: 3 sites, height: 1 rows, site name: standard, cell type: NAND22
Total net length = 2.158e+06 (1.112e+06 1.046e+06) (ext = 0.000e+00)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1053.7MB
*** Finished refinePlace (0:04:24 mem=1053.7M) ***
*** maximum move = 48.40 um ***
*** Finished refinePlace (0:04:24 mem=1053.7M) ***
*** Finished re-routing un-routed nets (1053.7M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1053.7M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.0%; Threshold: 100; Threshold for Hold: 100
*** Starting trialRoute (mem=945.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=945.5M) ***

Extraction called for design 'computer' of instances=14285 and nets=17110 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design computer.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 929.461M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 945.5M, InitMEM = 945.5M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
AAE_THRD: End delay calculation. (MEM=943.484 CPU=0:00:02.3 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 943.5M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:11, real = 0:02:12, mem = 907.3M, totSessionCpu=0:04:29 **
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 2930.7  | 2930.7  | 2974.9  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  13139  |  10001  |  4210   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.668%
Routing Overflow: 1.29% H and 1.31% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:13, real = 0:02:13, mem = 905.3M, totSessionCpu=0:04:30 **
**WARN: (ENCOPT-3195):	Analysis mode has changed.
Type 'man ENCOPT-3195' for more detail.
*** Finished optDesign ***
<CMD> timeDesign -preCTS
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=861.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=861.8M) ***

Extraction called for design 'computer' of instances=14285 and nets=17110 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design computer.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 861.812M)
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
AAE_THRD: End delay calculation. (MEM=899.984 CPU=0:00:02.3 REAL=0:00:03.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 2930.7  | 2930.7  | 2974.9  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  13139  |  10001  |  4210   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.668%
Routing Overflow: 1.29% H and 1.31% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 5.26 sec
Total Real time: 5.0 sec
Total Memory Usage: 861.820312 Mbytes
<CMD> get_metric -value timing.setup.numViolatingPaths.all
<CMD> setCTSMode -engine ck
<CMD> setCTSMode -traceDPinAsLeaf true -traceIOPinAsLeaf true
<CMD> createClockTreeSpec -bufferList {CLKBU2 CLKBU4 CLKBU6 CLKBU8 CLKBU12 CLKBU15  CLKIN0 CLKIN1 CLKIN2 CLKIN3 CLKIN4 CLKIN6  CLKIN8 CLKIN10 CLKIN12 CLKIN15} -routeClkNet -output CONSTRAINTS/clock.clk
**WARN: (ENCTCM-77):	Option "-routeClkNet" for command createClockTreeSpec is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList CLKBU2 CLKBU4 CLKBU6 CLKBU8 CLKBU12 CLKBU15  CLKIN0 CLKIN1 CLKIN2 CLKIN3 CLKIN4 CLKIN6  CLKIN8 CLKIN10 CLKIN12 CLKIN15 -routeClkNet -output CONSTRAINTS/clock.clk 
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: test_min func_min test_max func_max.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
INFO: Include DontTouch Net from EDI DB.
Total 1 clock roots are extracted.
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-worst.capTable ...
Cap table was created using Encounter 09.12-s159_1.
Process name: c35b4-worst.
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [1].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [1].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [2].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [3].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [4].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [4].
Reading Capacitance Table File /opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-best.capTable ...
Cap table was created using Encounter 09.12-s159_1.
Process name: c35b4-best.
**WARN: (ENCEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man ENCEXT-2773' for more detail.
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [1].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [1].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [2].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [3].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [4].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [4].
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_wc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_wc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_bc
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_bc
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-best/qrcTechFile'
Technology file '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-worst/qrcTechFile' associated with first view 'func_max' specified to command 'set_analysis_view' will be used as the primary corner for the multi-corner extraction. TQRC/IQRC extraction leverages a single primary corner extraction, then derives the other corners based on their technology files and operating conditions from the primary corner.
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
CTE reading timing constraint file 'CONSTRAINTS/computer_test.sdc' ...
Current (total cpu=0:04:37, real=0:04:52, peak res=698.5M, current mem=781.9M)
Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Constraints read successfully.
WARNING (CTE-25): Line: 9 of File CONSTRAINTS/computer_test.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 8 of File CONSTRAINTS/computer_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=592.9M, current mem=789.0M)
Current (total cpu=0:04:37, real=0:04:52, peak res=698.5M, current mem=789.0M)
CTE reading timing constraint file 'CONSTRAINTS/computer_func.sdc' ...
Current (total cpu=0:04:37, real=0:04:52, peak res=698.5M, current mem=789.0M)
Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Constraints read successfully.
WARNING (CTE-25): Line: 9 of File CONSTRAINTS/computer_func.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 8 of File CONSTRAINTS/computer_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=593.2M, current mem=789.0M)
Current (total cpu=0:04:37, real=0:04:52, peak res=698.5M, current mem=789.0M)
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'CONSTRAINTS/clock.clk' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M1 M2 M3 M4 
RC Information for View func_max :
Est. Cap                : 0.277238(V=0.250082 H=0.414421) (ff/um) [0.000277238]
Est. Res                : 0.200299(V=0.19864 H=0.238416)(ohm/um) [0.000200299]
Est. Via Res            : 1.69714(ohm) [0]
Est. Via Cap            : 1.11914(ff)
M1(H) w=0.5(um) s=0.45(um) p=1.4(um) es=2.3(um) cap=0.414(ff/um) res=0.238(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.6(um) s=0.5(um) p=1.4(um) es=2.2(um) cap=0.25(ff/um) res=0.199(ohm/um) viaRes=1.69714(ohm) viaCap=1.11914(ff)
M3(H) w=0.6(um) s=0.5(um) p=1.4(um) es=2.2(um) cap=0.25(ff/um) res=0.199(ohm/um) viaRes=1.69714(ohm) viaCap=0.8377(ff)
M4(V) w=0.6(um) s=0.6(um) p=1.4(um) es=2.2(um) cap=0.194(ff/um) res=0.166(ohm/um) viaRes=1.69714(ohm) viaCap=0.752515(ff)

RC Information for View test_max :
Est. Cap                : 0.277238(V=0.250082 H=0.414421) (ff/um) [0.000277238]
Est. Res                : 0.200299(V=0.19864 H=0.238416)(ohm/um) [0.000200299]
Est. Via Res            : 1.69714(ohm) [0]
Est. Via Cap            : 1.11914(ff)
M1(H) w=0.5(um) s=0.45(um) p=1.4(um) es=2.3(um) cap=0.414(ff/um) res=0.238(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.6(um) s=0.5(um) p=1.4(um) es=2.2(um) cap=0.25(ff/um) res=0.199(ohm/um) viaRes=1.69714(ohm) viaCap=1.11914(ff)
M3(H) w=0.6(um) s=0.5(um) p=1.4(um) es=2.2(um) cap=0.25(ff/um) res=0.199(ohm/um) viaRes=1.69714(ohm) viaCap=0.8377(ff)
M4(V) w=0.6(um) s=0.6(um) p=1.4(um) es=2.2(um) cap=0.194(ff/um) res=0.166(ohm/um) viaRes=1.69714(ohm) viaCap=0.752515(ff)

RC Information for View func_min :
Est. Cap                : 0.12557(V=0.126418 H=0.145579) (ff/um) [0.00012557]
Est. Res                : 0.200299(V=0.19864 H=0.238416)(ohm/um) [0.000200299]
Est. Via Res            : 1.69714(ohm) [0]
Est. Via Cap            : 0.468834(ff)
M1(H) w=0.5(um) s=0.45(um) p=1.4(um) es=2.3(um) cap=0.146(ff/um) res=0.238(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.6(um) s=0.5(um) p=1.4(um) es=2.2(um) cap=0.126(ff/um) res=0.199(ohm/um) viaRes=1.69714(ohm) viaCap=0.468834(ff)
M3(H) w=0.6(um) s=0.5(um) p=1.4(um) es=2.2(um) cap=0.126(ff/um) res=0.199(ohm/um) viaRes=1.69714(ohm) viaCap=0.434666(ff)
M4(V) w=0.6(um) s=0.6(um) p=1.4(um) es=2.2(um) cap=0.104(ff/um) res=0.166(ohm/um) viaRes=1.69714(ohm) viaCap=0.395945(ff)

RC Information for View test_min :
Est. Cap                : 0.12557(V=0.126418 H=0.145579) (ff/um) [0.00012557]
Est. Res                : 0.200299(V=0.19864 H=0.238416)(ohm/um) [0.000200299]
Est. Via Res            : 1.69714(ohm) [0]
Est. Via Cap            : 0.468834(ff)
M1(H) w=0.5(um) s=0.45(um) p=1.4(um) es=2.3(um) cap=0.146(ff/um) res=0.238(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.6(um) s=0.5(um) p=1.4(um) es=2.2(um) cap=0.126(ff/um) res=0.199(ohm/um) viaRes=1.69714(ohm) viaCap=0.468834(ff)
M3(H) w=0.6(um) s=0.5(um) p=1.4(um) es=2.2(um) cap=0.126(ff/um) res=0.199(ohm/um) viaRes=1.69714(ohm) viaCap=0.434666(ff)
M4(V) w=0.6(um) s=0.6(um) p=1.4(um) es=2.2(um) cap=0.104(ff/um) res=0.166(ohm/um) viaRes=1.69714(ohm) viaCap=0.395945(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View func_max :
Est. Cap                : 0.222224(V=0.194367 H=0.250082) (ff/um) [0.000222224]
Est. Res                : 0.18207(V=0.1655 H=0.19864)(ohm/um) [0.00018207]
Est. Via Res            : 1.69714(ohm) [3.39429]
Est. Via Cap            : 0.752515(ff)
M1(H) w=0.5(um) s=0.45(um) p=1.4(um) es=2.3(um) cap=0.414(ff/um) res=0.238(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.6(um) s=0.5(um) p=1.4(um) es=2.2(um) cap=0.25(ff/um) res=0.199(ohm/um) viaRes=1.69714(ohm) viaCap=1.11914(ff)
M3(H) w=0.6(um) s=0.5(um) p=1.4(um) es=2.2(um) cap=0.25(ff/um) res=0.199(ohm/um) viaRes=1.69714(ohm) viaCap=0.8377(ff)
M4(V) w=0.6(um) s=0.6(um) p=1.4(um) es=2.2(um) cap=0.194(ff/um) res=0.166(ohm/um) viaRes=1.69714(ohm) viaCap=0.752515(ff)

RC Information for View test_max :
Est. Cap                : 0.222224(V=0.194367 H=0.250082) (ff/um) [0.000222224]
Est. Res                : 0.18207(V=0.1655 H=0.19864)(ohm/um) [0.00018207]
Est. Via Res            : 1.69714(ohm) [3.39429]
Est. Via Cap            : 0.752515(ff)
M1(H) w=0.5(um) s=0.45(um) p=1.4(um) es=2.3(um) cap=0.414(ff/um) res=0.238(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.6(um) s=0.5(um) p=1.4(um) es=2.2(um) cap=0.25(ff/um) res=0.199(ohm/um) viaRes=1.69714(ohm) viaCap=1.11914(ff)
M3(H) w=0.6(um) s=0.5(um) p=1.4(um) es=2.2(um) cap=0.25(ff/um) res=0.199(ohm/um) viaRes=1.69714(ohm) viaCap=0.8377(ff)
M4(V) w=0.6(um) s=0.6(um) p=1.4(um) es=2.2(um) cap=0.194(ff/um) res=0.166(ohm/um) viaRes=1.69714(ohm) viaCap=0.752515(ff)

RC Information for View func_min :
Est. Cap                : 0.115142(V=0.103867 H=0.126418) (ff/um) [0.000115142]
Est. Res                : 0.18207(V=0.1655 H=0.19864)(ohm/um) [0.00018207]
Est. Via Res            : 1.69714(ohm) [3.39429]
Est. Via Cap            : 0.395945(ff)
M1(H) w=0.5(um) s=0.45(um) p=1.4(um) es=2.3(um) cap=0.146(ff/um) res=0.238(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.6(um) s=0.5(um) p=1.4(um) es=2.2(um) cap=0.126(ff/um) res=0.199(ohm/um) viaRes=1.69714(ohm) viaCap=0.468834(ff)
M3(H) w=0.6(um) s=0.5(um) p=1.4(um) es=2.2(um) cap=0.126(ff/um) res=0.199(ohm/um) viaRes=1.69714(ohm) viaCap=0.434666(ff)
M4(V) w=0.6(um) s=0.6(um) p=1.4(um) es=2.2(um) cap=0.104(ff/um) res=0.166(ohm/um) viaRes=1.69714(ohm) viaCap=0.395945(ff)

RC Information for View test_min :
Est. Cap                : 0.115142(V=0.103867 H=0.126418) (ff/um) [0.000115142]
Est. Res                : 0.18207(V=0.1655 H=0.19864)(ohm/um) [0.00018207]
Est. Via Res            : 1.69714(ohm) [3.39429]
Est. Via Cap            : 0.395945(ff)
M1(H) w=0.5(um) s=0.45(um) p=1.4(um) es=2.3(um) cap=0.146(ff/um) res=0.238(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.6(um) s=0.5(um) p=1.4(um) es=2.2(um) cap=0.126(ff/um) res=0.199(ohm/um) viaRes=1.69714(ohm) viaCap=0.468834(ff)
M3(H) w=0.6(um) s=0.5(um) p=1.4(um) es=2.2(um) cap=0.126(ff/um) res=0.199(ohm/um) viaRes=1.69714(ohm) viaCap=0.434666(ff)
M4(V) w=0.6(um) s=0.6(um) p=1.4(um) es=2.2(um) cap=0.104(ff/um) res=0.166(ohm/um) viaRes=1.69714(ohm) viaCap=0.395945(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 func_max
#2 test_max
#3 func_min
#4 test_min
Default Analysis Views is func_max


****** AutoClockRootPin ******
AutoClockRootPin 1: Clock
# NoGating         NO
# SetDPinAsSync    YES
# SetIoPinAsSync   YES
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=799.0M) ***
*** End createClockTreeSpec (cpu=0:00:01.8, real=0:00:02.0, mem=799.0M) ***
<CMD> specifyClockTree -file CONSTRAINTS/clock.clk
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'CONSTRAINTS/clock.clk' ...

**WARN: (ENCCK-661):	Clock Clock has multiple definitions in the clock tree specification file.
Type 'man ENCCK-661' for more detail.
Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 func_max
#2 test_max
#3 func_min
#4 test_min
Default Analysis Views is func_max


****** AutoClockRootPin ******
AutoClockRootPin 1: Clock
# NoGating         NO
# SetDPinAsSync    YES
# SetIoPinAsSync   YES
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=799.0M) ***
<CMD> ckSynthesis
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCCK-951):	Net CORE_Clock have 3123 pins.
**WARN: (ENCCK-951):	Net CORE_Clock have 3123 pins.
List of dont use cells: FILLANT2 FILLANT5 CBU1P CBU2P BUSHD TIELOW FILLANT25 FILLANT10 TIEHIGH FILLANT1 TIE0 TIE1 
List of dont touch cells: FILLANT2 FILLANT5 DLY22 DLY42 DLY32 DLY12 BBTU8SMP BBTU16SMP BBTU16P BBTU24P BBTU4SMP BBTU1P BBTU4P BBTU8P BBTU24SMP BBTU16SP BBTU8SP BBTU24SP BBTD16SMP BBTD8SMP BBTD8SP BBTD8P BBTD16P BBTD16SP BBT8P BBTD4SMP BBT24SP BBTD24SP BBTD4P BBT16SMP BBTD24P BBTD24SMP BBT16SP BBT8SMP BBT16P BBT8SP BBT24SMP BBT4P BBT4SMP BBT1P ITDP ITP ITUP BBCD16P BBCD8SMP BBCD4SMP BBCD8P BBCD16SP BBCD24SP BBCD8SP BBCD1P BBCD24SMP BBCD24P BBCD4P BBCD16SMP BBC4SMP BBC24SMP BBC16SMP BBC24P BBC24SP BBC16SP BBCU24SP BBCU24P BBCU16SP BBCU24SMP BBCU16P BBC8SMP BBCU8SMP BBC4P BBCU8P BBC1P BBCU8SP BBCU4P BBCU4SMP BBCU1P BBSD24SMP BBSD24SP BBSD24P BBSD4P BBSD4SMP BBSD16P BBSD16SP BBSD1P BBSD8P BBSD16SMP BBSD8SP BBSU16SP BBSU8P BBS1P BBSU16P BBSU8SMP BBS4P BBS4SMP BBSU24SP BBSU24P BBS16SMP BBS24SMP BBSU8SP BBS24SP BBSU4P BBSU1P BBS8P BBS16P BBS8SMP BBS24P BBSU4SMP BBSU24SMP BBSU16SMP ICDP ICUP ICP ISDP ISP ISUP CBU1P BUDD1P BUDU1P BT1P ICCK2P ITCK2P CBU2P BT2P BU2P BUDD2P BT4SMP BU4SMP BU4P BUDD4P BUDU4P BT4P ICCK4P ITCK4P BT8SP BU8SP BT8SMP BU12SP BT8P BU8P BUDU8P ICCK8P BT12SMP BT16SP BU16SP BT12P BU12P BUDU12P BUDD12P BT16SMP ITCK16P BT24SP BT16P BUDU16P BUDD16P BT24SMP BU24SMP BT24P GND3ALLP BBC16P BBC8P BBCU16SMP BBSD8SMP BBS16SP GND3OP BBS8SP BUDU2P ITCK8P BU12SMP BU16SMP VDD3ALLP BBTD1P BU8SMP BT12SP ICCK16P BU24SP GND3IP VDD3OP BU16P VDD3IP BBT24P BUDD24P GND3RP BBC8SP BU24P BUDU24P VDD3RP BU1P BUDD8P BUSHD FILLANT25 FILLANT10 FILLANT1 TIE0 TIE1 
List of valid cells: CLKIN0 CLKIN1 CLKIN2 CLKIN3 CLKIN4 CLKIN6 CLKIN8 CLKIN10 CLKIN12 CLKIN15 CLKBU2 CLKBU4 CLKBU6 CLKBU8 CLKBU12 CLKBU15 
***** Allocate Placement Memory Finished (MEM: 798.953M)

Start to trace clock trees ...
*** Begin Tracer (mem=799.0M) ***
Tracing Clock Clock ...

Reconvergent mux Check for spec:Clock 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=799.0M) ***
***** Allocate Obstruction Memory  Finished (MEM: 798.953M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          39(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          2030(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (Clock) Diagnostic check Parameters
Assumed driver input transition                   :          616.8(ps) (derived from CLKIN15)
Threshold for MaxBufTran check                    :          450(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          450(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================
**WARN: (ENCCK-6003):	The input capacitance of cell ICUP(PAD) is 4.891pF, (timing library c35_IOLIB_WC is 4.891pF, macro-model definition is 0.000pF), which may make it difficult to meet max buf transition constraint. Number of gated instances having this cell type = 1.

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock Clock has a maximum of 1 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================
**WARN: (ENCCK-6325):	Found an instance pin PAD_Clock/PAD on clock Clock that has no availble placement location near it. 
The nearest available placement location to place a buffer is at (404.6,  1948.7), which is 76.6 microns away from the pin.
It may be difficult to drive this pin with an acceptable transition time from this location.
Please check and make sure there are availble placement locations near this instance pin.

Max placement distance Checks Finished, CPU=0:00:00.1 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.1 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+
| ICUP                              |  func_maxs  test_maxs                                                                        |
+-----------------------------------+----------------------------------------------------------------------------------------------+


Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================
**WARN: (ENCCK-6316):	The buffer cell choice CLKBU2 (library c35_CORELIB_WC clock Clock) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKBU4 (library c35_CORELIB_WC clock Clock) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKBU6 (library c35_CORELIB_WC clock Clock) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKBU8 (library c35_CORELIB_WC clock Clock) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKBU12 (library c35_CORELIB_WC clock Clock) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKBU15 (library c35_CORELIB_WC clock Clock) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKIN1 (library c35_CORELIB_WC clock Clock) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKIN2 (library c35_CORELIB_WC clock Clock) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKIN3 (library c35_CORELIB_WC clock Clock) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKIN4 (library c35_CORELIB_WC clock Clock) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKIN6 (library c35_CORELIB_WC clock Clock) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKIN8 (library c35_CORELIB_WC clock Clock) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKIN10 (library c35_CORELIB_WC clock Clock) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKIN12 (library c35_CORELIB_WC clock Clock) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKIN15 (library c35_CORELIB_WC clock Clock) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKIN0 (library c35_CORELIB_WC clock Clock) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6329):	The spec for Clock does not appear to include any buffer cell choices that can satisfy the maximum buffer transition constraint. This may lead to poor result quality or excessive run time. Consider updating the buffer cell choice list or revising the transition time constraint.

Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          17
Check root input transition                       :          0
Check pin capacitance                             :          1
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          1
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0

Switching off Advanced RC Correlation modes in AAE mode.

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          280(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          280(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          2030(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          33.9429 Ohm (user set)
   Net length threshold for resistance checks     :          280 um (derived 200*M2 layer pitch)


****** Clock (Clock) Diagnostic check Parameters
Assumed driver input transition                   :          616.8(ps) (derived from CLKIN15)
Threshold for MaxBufTran check                    :          450(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          450(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          17.674351(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (Clock) Structure
Max. Skew           : 1000(ps)
Max. Sink Transition: 500(ps)
Max. Buf Transition : 500(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKIN1) (CLKBU2) (CLKIN2) (CLKIN3) (CLKBU4) (CLKIN4) (CLKBU6) (CLKIN6) (CLKBU8) (CLKIN8) (CLKIN10) (CLKBU12) (CLKIN12) (CLKBU15) (CLKIN15) 
Nr. Subtrees                    : 2
Nr. Sinks                       : 3122
Nr.          Rising  Sync Pins  : 3122
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (PAD_Clock/PAD)
Output_Pin: (PAD_Clock/Y)
Output_Net: (CORE_Clock)   
**** CK_START: TopDown Tree Construction for CORE_Clock (3122-leaf) (mem=807.0M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Phase 1 (2) Starts......
Phase 2 Starts......
Total 5 topdown clustering. 
Trig. Edge Skew=677[2975,3652*] trVio=B154(7483)S1(32)ps N3122 B394 G1 A1192(1192.5) L[9,11] C2/5 score=417631 cpu=0:00:35.0 mem=801M 

**** CK_END: TopDown Tree Construction for CORE_Clock (cpu=0:00:35.2, real=0:00:35.0, mem=801.0M)



**** CK_START: Update Database (mem=801.0M)
394 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.1, real=0:00:00.0, mem=801.0M)
**** CK_START: Macro Models Generation (mem=801.0M)

*buffer: max rise/fall tran=[652,533], (bnd=500ps) 
Macro model: Skew=671[2970,3641]ps N395 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.1, real=0:00:00.0, mem=801.0M)
SubTree No: 1

Input_Pin:  (NULL)
Output_Pin: (Clock)
Output_Net: (Clock)   
**WARN: (ENCCK-3305):	0: Term PAD_Clock_PAD has huge inputcap =  4.89PF.
**** CK_START: TopDown Tree Construction for Clock (1-leaf) (1 macro model) (mem=801.0M)

Total 0 topdown clustering. 
Trig. Edge Skew=671[3124,3795*] trVio=B198(198)ps N1 B0 G2 A0(0.0) L[1,1] score=403761 cpu=0:00:00.0 mem=801M 

**** CK_END: TopDown Tree Construction for Clock (cpu=0:00:00.0, real=0:00:00.0, mem=801.0M)



**** CK_START: Update Database (mem=801.0M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=801.0M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 17.674351 microns (5% of max driving distance).

***** Start Refine Placement.....
*** Starting refinePlace (0:05:13 mem=804.0M) ***
Total net length = 2.181e+06 (1.125e+06 1.056e+06) (ext = 0.000e+00)
Move report: Detail placement moves 2611 insts, mean move: 4.67 um, max move: 28.40 um
	Max move on inst (CORE_Clock__L10_I90): (1652.00, 1961.70) --> (1667.40, 1974.70)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 807.2MB
Summary Report:
Instances move: 2611 (out of 14261 movable)
Mean displacement: 4.67 um
Max displacement: 28.40 um (Instance: CORE_Clock__L10_I90) (1652, 1961.7) -> (1667.4, 1974.7)
	Length: 6 sites, height: 1 rows, site name: standard, cell type: CLKIN15
Total net length = 2.181e+06 (1.125e+06 1.056e+06) (ext = 0.000e+00)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 807.2MB
*** Finished refinePlace (0:05:14 mem=807.2M) ***
***** Refine Placement Finished (CPU Time: 0:00:01.4  MEM: 807.203M)
**WARN: (ENCCK-6323):	The placement of CORE_Clock__L10_I90 was moved by 28.4 microns during refinePlace. Original location : (1652, 1961.7), Refined location : (1667.4, 1974.7)
**WARN: (ENCCK-6323):	The placement of CORE_Clock__L10_I53 was moved by 27 microns during refinePlace. Original location : (1943.2, 700.7), Refined location : (1957.2, 713.7)
**WARN: (ENCCK-6323):	The placement of CORE_Clock__L10_I56 was moved by 27 microns during refinePlace. Original location : (1859.2, 817.7), Refined location : (1873.2, 830.7)
**WARN: (ENCCK-6323):	The placement of CORE_Clock__L10_I67 was moved by 24.2 microns during refinePlace. Original location : (1390.2, 1766.7), Refined location : (1401.4, 1779.7)
**WARN: (ENCCK-6323):	The placement of CORE_Clock__L10_I83 was moved by 24.2 microns during refinePlace. Original location : (1576.4, 1662.7), Refined location : (1587.6, 1675.7)
**WARN: (ENCCK-6323):	The placement of U19736 was moved by 24.2 microns during refinePlace. Original location : (1506.4, 1662.7), Refined location : (1495.2, 1675.7)
**WARN: (ENCCK-6323):	The placement of U16633 was moved by 24.2 microns during refinePlace. Original location : (1512, 1662.7), Refined location : (1500.8, 1675.7)
**WARN: (ENCCK-6323):	The placement of U9730 was moved by 24.2 microns during refinePlace. Original location : (1500.8, 1662.7), Refined location : (1489.6, 1675.7)
**WARN: (ENCCK-6323):	The placement of FE_OFC121_n26591 was moved by 24.2 microns during refinePlace. Original location : (1390.2, 1701.7), Refined location : (1379, 1714.7)
**WARN: (ENCCK-6323):	The placement of CORE_Clock__L9_I10 was moved by 22.8 microns during refinePlace. Original location : (2105.6, 1974.7), Refined location : (2095.8, 1987.7)
**WARN: (ENCCK-6324):	More than 10 instances moved during refinePlace by a value exceeding threshold value of 17.6744 microns.
Refer to file "CTS_RP_MOVE.txt" for complete detail.


**INFO: Total instances moved beyond threshold limit during refinePlace are 54...


Refine place movement check finished, CPU=0:00:01.4 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: func_max
********** Clock Clock Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 3122
Nr. of Buffer                  : 394
Nr. of Level (including gates) : 11
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): TRIP_SYNC_FF1/C 3816.6(ps)
Min trig. edge delay at sink(R): master_clock_r_REG210_S29/C 3137.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 3137.6~3816.6(ps)      0~10(ps)            
Fall Phase Delay               : 3074.8~3793.4(ps)      0~10(ps)            
Trig. Edge Skew                : 679(ps)                1000(ps)            
Rise Skew                      : 679(ps)                
Fall Skew                      : 718.6(ps)              
Max. Rise Buffer Tran.         : 661.3(ps)              500(ps)             
Max. Fall Buffer Tran.         : 538.9(ps)              500(ps)             
Max. Rise Sink Tran.           : 498.1(ps)              500(ps)             
Max. Fall Sink Tran.           : 394.1(ps)              500(ps)             
Min. Rise Buffer Tran.         : 248.7(ps)              0(ps)               
Min. Fall Buffer Tran.         : 205.2(ps)              0(ps)               
Min. Rise Sink Tran.           : 316.5(ps)              0(ps)               
Min. Fall Sink Tran.           : 261.4(ps)              0(ps)               

view func_max : skew = 679ps (required = 1000ps)
view test_max : skew = 679ps (required = 1000ps)
view func_min : skew = 185.8ps (required = 1000ps)
view test_min : skew = 185.8ps (required = 1000ps)


Clock Analysis (CPU Time 0:00:00.3)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
Switching to the default view 'func_max'...
*** Look For Reconvergent Clock Component ***
The clock tree Clock has no reconvergent cell.
Reducing the latency of clock tree 'Clock' in 'func_max' view ...

Calculating pre-route downstream delay for clock tree 'Clock'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'CORE_Clock__L2_I0' from (642600 1753700) to (676200 1714700)
moving 'CORE_Clock__L4_I2' from (1121400 1363700) to (1118600 1389700)
moving 'CORE_Clock__L3_I2' from (935200 1519700) to (926800 1493700)
moving 'CORE_Clock__L6_I10' from (1211000 1246700) to (1185800 1259700)
moving 'CORE_Clock__L4_I0' from (919800 1506700) to (942200 1506700)
moving 'CORE_Clock__L4_I2' from (1118600 1389700) to (1113000 1428700)
moving 'CORE_Clock__L10_I49' from (2053800 1064700) to (2032800 1051700)
MaxTriggerDelay: 3793.9 (ps)
MinTriggerDelay: 3124.2 (ps)
Skew: 669.7 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.3 real=0:00:00.0 mem=835.8M) ***
Reducing the skew of clock tree 'Clock' in 'func_max' view ...

moving 'CORE_Clock__L6_I3' from (1393000 973700) to (1372000 947700)
MaxTriggerDelay: 3787.8 (ps)
MinTriggerDelay: 3309.1 (ps)
Skew: 478.7 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.1 real=0:00:00.0 mem=835.8M) ***
Resized (CLKIN15->CLKIN8): CORE_Clock__L5_I6
Resized (CLKIN15->CLKIN10): CORE_Clock__L5_I7
Resized (CLKIN15->CLKIN12): CORE_Clock__L7_I6
Resized (CLKIN15->CLKIN8): CORE_Clock__L7_I23
Resized (CLKIN15->CLKIN12): CORE_Clock__L8_I12
Resized (CLKIN15->CLKIN10): CORE_Clock__L8_I46
Resized (CLKIN15->CLKIN12): CORE_Clock__L9_I72
Resized (CLKBU15->CLKBU12): CORE_Clock__L4_I5
Resized (CLKBU15->CLKBU12): CORE_Clock__L4_I6
resized 9 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 8 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.4 real=0:00:00.0 mem=835.8M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
*** Starting refinePlace (0:05:15 mem=835.8M) ***
Total net length = 2.186e+06 (1.129e+06 1.057e+06) (ext = 0.000e+00)
Move report: Detail placement moves 31 insts, mean move: 4.53 um, max move: 13.00 um
	Max move on inst (U15093): (1974.00, 1051.70) --> (1974.00, 1038.70)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 835.8MB
Summary Report:
Instances move: 31 (out of 14261 movable)
Mean displacement: 4.53 um
Max displacement: 13.00 um (Instance: U15093) (1974, 1051.7) -> (1974, 1038.7)
	Length: 3 sites, height: 1 rows, site name: standard, cell type: NOR21
Total net length = 2.186e+06 (1.129e+06 1.057e+06) (ext = 0.000e+00)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 835.8MB
*** Finished refinePlace (0:05:16 mem=835.8M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.8  MEM: 835.820M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: func_max
********** Clock Clock Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 3122
Nr. of Buffer                  : 394
Nr. of Level (including gates) : 11
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): master_clock_r_REG2138_S9/C 3794.4(ps)
Min trig. edge delay at sink(R): master_clock_r_REG805_S14/C 3315.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 3315.7~3794.4(ps)      0~10(ps)            
Fall Phase Delay               : 3255.4~3785.6(ps)      0~10(ps)            
Trig. Edge Skew                : 478.7(ps)              1000(ps)            
Rise Skew                      : 478.7(ps)              
Fall Skew                      : 530.2(ps)              
Max. Rise Buffer Tran.         : 659(ps)                500(ps)             
Max. Fall Buffer Tran.         : 538.9(ps)              500(ps)             
Max. Rise Sink Tran.           : 499.4(ps)              500(ps)             
Max. Fall Sink Tran.           : 397(ps)                500(ps)             
Min. Rise Buffer Tran.         : 251.5(ps)              0(ps)               
Min. Fall Buffer Tran.         : 207(ps)                0(ps)               
Min. Rise Sink Tran.           : 316.5(ps)              0(ps)               
Min. Fall Sink Tran.           : 261.4(ps)              0(ps)               

view func_max : skew = 478.7ps (required = 1000ps)
view test_max : skew = 478.7ps (required = 1000ps)
view func_min : skew = 163.4ps (required = 1000ps)
view test_min : skew = 163.4ps (required = 1000ps)


Generating Clock Analysis Report computer.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.2)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** ckSynthesis Opt Latency (cpu=0:00:01.7 real=0:00:02.0 mem=835.8M) ***
***** Start Refine Placement.....
*** Starting refinePlace (0:05:16 mem=835.8M) ***
Total net length = 2.186e+06 (1.129e+06 1.057e+06) (ext = 0.000e+00)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 835.8MB
Summary Report:
Instances move: 0 (out of 14261 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 2.186e+06 (1.129e+06 1.057e+06) (ext = 0.000e+00)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 835.8MB
*** Finished refinePlace (0:05:16 mem=835.8M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.2  MEM: 835.820M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: func_max
********** Clock Clock Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 3122
Nr. of Buffer                  : 394
Nr. of Level (including gates) : 11
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): master_clock_r_REG2138_S9/C 3794.4(ps)
Min trig. edge delay at sink(R): master_clock_r_REG805_S14/C 3315.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 3315.7~3794.4(ps)      0~10(ps)            
Fall Phase Delay               : 3255.4~3785.6(ps)      0~10(ps)            
Trig. Edge Skew                : 478.7(ps)              1000(ps)            
Rise Skew                      : 478.7(ps)              
Fall Skew                      : 530.2(ps)              
Max. Rise Buffer Tran.         : 659(ps)                500(ps)             
Max. Fall Buffer Tran.         : 538.9(ps)              500(ps)             
Max. Rise Sink Tran.           : 499.4(ps)              500(ps)             
Max. Fall Sink Tran.           : 397(ps)                500(ps)             
Min. Rise Buffer Tran.         : 251.5(ps)              0(ps)               
Min. Fall Buffer Tran.         : 207(ps)                0(ps)               
Min. Rise Sink Tran.           : 316.5(ps)              0(ps)               
Min. Fall Sink Tran.           : 261.4(ps)              0(ps)               

view func_max : skew = 478.7ps (required = 1000ps)
view test_max : skew = 478.7ps (required = 1000ps)
view func_min : skew = 163.4ps (required = 1000ps)
view test_min : skew = 163.4ps (required = 1000ps)


Clock Analysis (CPU Time 0:00:00.2)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteStartIteration 0
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sun Apr 30 22:27:25 2023
#
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_GND_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_VDD_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_GND_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_VDD_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_GND_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_VDD_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_GND_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_VDD_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_GND_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_VDD_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_GND_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_VDD_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_GND_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_VDD_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRDB-733) PIN Clock in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN DP in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SDI in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SDO in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN ScanEnable in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SegA in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SegB in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SegC in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SegD in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SegE in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SegF in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SegG in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN Test in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN nCrank in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN nDigit[0] in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN nDigit[1] in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN nDigit[2] in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN nDigit[3] in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN nFork in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN nMode in CELL_VIEW computer,init does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version v14.26-s022 NR150713-1956/14_26-UB
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.630.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [3.630 - 3.630] has 4 nets.
#Voltage range [0.000 - 3.630] has 17497 nets.
# MET1         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.150
# MET2         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.200
# MET3         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.200
# MET4         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.300
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 1.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 801.32 (MB), peak = 987.18 (MB)
#Merging special wires...
#reading routing guides ......
#WARNING (NRGR-8) Clock net CORE_Clock bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net CORE_Clock bottom preferred routing layer as 1.
#WARNING (NRGR-8) Clock net CORE_Clock__L1_N0 bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net CORE_Clock__L1_N0 bottom preferred routing layer as 1.
#WARNING (NRGR-8) Clock net CORE_Clock__L2_N0 bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net CORE_Clock__L2_N0 bottom preferred routing layer as 1.
#WARNING (NRGR-8) Clock net CORE_Clock__L3_N0 bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net CORE_Clock__L3_N0 bottom preferred routing layer as 1.
#WARNING (NRGR-8) Clock net CORE_Clock__L3_N1 bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net CORE_Clock__L3_N1 bottom preferred routing layer as 1.
#WARNING (NRGR-8) Clock net CORE_Clock__L3_N2 bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net CORE_Clock__L3_N2 bottom preferred routing layer as 1.
#WARNING (NRGR-8) Clock net CORE_Clock__L4_N0 bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net CORE_Clock__L4_N0 bottom preferred routing layer as 1.
#WARNING (NRGR-8) Clock net CORE_Clock__L4_N1 bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net CORE_Clock__L4_N1 bottom preferred routing layer as 1.
#WARNING (NRGR-8) Clock net CORE_Clock__L4_N2 bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net CORE_Clock__L4_N2 bottom preferred routing layer as 1.
#WARNING (NRGR-8) Clock net CORE_Clock__L4_N3 bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net CORE_Clock__L4_N3 bottom preferred routing layer as 1.
#WARNING (NRGR-8) Clock net CORE_Clock__L4_N4 bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net CORE_Clock__L4_N4 bottom preferred routing layer as 1.
#WARNING (NRGR-8) Clock net CORE_Clock__L4_N5 bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net CORE_Clock__L4_N5 bottom preferred routing layer as 1.
#WARNING (NRGR-8) Clock net CORE_Clock__L4_N6 bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net CORE_Clock__L4_N6 bottom preferred routing layer as 1.
#WARNING (NRGR-8) Clock net CORE_Clock__L4_N7 bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net CORE_Clock__L4_N7 bottom preferred routing layer as 1.
#WARNING (NRGR-8) Clock net CORE_Clock__L5_N0 bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net CORE_Clock__L5_N0 bottom preferred routing layer as 1.
#WARNING (NRGR-8) Clock net CORE_Clock__L5_N1 bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net CORE_Clock__L5_N1 bottom preferred routing layer as 1.
#WARNING (NRGR-8) Clock net CORE_Clock__L5_N2 bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net CORE_Clock__L5_N2 bottom preferred routing layer as 1.
#WARNING (NRGR-8) Clock net CORE_Clock__L5_N3 bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net CORE_Clock__L5_N3 bottom preferred routing layer as 1.
#WARNING (NRGR-8) Clock net CORE_Clock__L5_N4 bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net CORE_Clock__L5_N4 bottom preferred routing layer as 1.
#WARNING (NRGR-8) Clock net CORE_Clock__L5_N5 bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net CORE_Clock__L5_N5 bottom preferred routing layer as 1.
#WARNING (EMS-27) Message (NRGR-8) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sun Apr 30 22:27:33 2023
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Apr 30 22:27:34 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1026         911       14520    88.31%
#  Metal 2        V         981         834       14520    47.40%
#  Metal 3        H        1015         922       14520    48.55%
#  Metal 4        V         942         873       14520    48.26%
#  --------------------------------------------------------------
#  Total                   3965      47.16%  58080    58.13%
#
#  396 nets (2.26%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 802.50 (MB), peak = 987.18 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 806.13 (MB), peak = 987.18 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 807.05 (MB), peak = 987.18 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 807.13 (MB), peak = 987.18 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 83 (skipped).
#Total number of selected nets for routing = 395.
#Total number of unselected nets (but routable) for routing = 17026 (skipped).
#Total number of nets in the design = 17504.
#
#17026 skipped nets do not have any wires.
#395 routable nets have only global wires.
#395 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                395               0  
#------------------------------------------------
#        Total                395               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                395           17026  
#------------------------------------------------
#        Total                395           17026  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      1(0.01%)   (0.01%)
#   Metal 4      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 396
#Total wire length = 119448 um.
#Total half perimeter of net bounding box = 89157 um.
#Total wire length on LAYER MET1 = 0 um.
#Total wire length on LAYER MET2 = 0 um.
#Total wire length on LAYER MET3 = 72471 um.
#Total wire length on LAYER MET4 = 46977 um.
#Total number of vias = 8655
#Up-Via Summary (total 8655):
#           
#-----------------------
#  Metal 1         3908
#  Metal 2         2966
#  Metal 3         1781
#-----------------------
#                  8655 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.01%.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 807.21 (MB), peak = 987.18 (MB)
#
#
#Start data preparation for track assignment...
#
#Data preparation is done on Sun Apr 30 22:27:34 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 807.23 (MB), peak = 987.18 (MB)
#Start Track Assignment.
#Done with 2100 horizontal wires in 1 hboxes and 1335 vertical wires in 1 hboxes.
#Done with 165 horizontal wires in 1 hboxes and 56 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 396
#Total wire length = 118157 um.
#Total half perimeter of net bounding box = 89157 um.
#Total wire length on LAYER MET1 = 0 um.
#Total wire length on LAYER MET2 = 0 um.
#Total wire length on LAYER MET3 = 71260 um.
#Total wire length on LAYER MET4 = 46897 um.
#Total number of vias = 8655
#Up-Via Summary (total 8655):
#           
#-----------------------
#  Metal 1         3908
#  Metal 2         2966
#  Metal 3         1781
#-----------------------
#                  8655 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 778.14 (MB), peak = 987.18 (MB)
#
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 17.63 (MB)
#Total memory = 778.14 (MB)
#Peak memory = 987.18 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.0% of the total area was rechecked for DRC, and 41.2% required routing.
#    number of violations = 0
#cpu time = 00:00:30, elapsed time = 00:00:30, memory = 811.84 (MB), peak = 987.18 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 811.95 (MB), peak = 987.18 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 396
#Total wire length = 119681 um.
#Total half perimeter of net bounding box = 89157 um.
#Total wire length on LAYER MET1 = 1713 um.
#Total wire length on LAYER MET2 = 5658 um.
#Total wire length on LAYER MET3 = 60633 um.
#Total wire length on LAYER MET4 = 51678 um.
#Total number of vias = 10138
#Up-Via Summary (total 10138):
#           
#-----------------------
#  Metal 1         3616
#  Metal 2         3329
#  Metal 3         3193
#-----------------------
#                 10138 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:31
#Elapsed time = 00:00:31
#Increased memory = 33.81 (MB)
#Total memory = 811.95 (MB)
#Peak memory = 987.18 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:31
#Elapsed time = 00:00:31
#Increased memory = 33.82 (MB)
#Total memory = 811.96 (MB)
#Peak memory = 987.18 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:40
#Elapsed time = 00:00:40
#Increased memory = 62.91 (MB)
#Total memory = 812.04 (MB)
#Peak memory = 987.18 (MB)
#Number of warnings = 56
#Total number of warnings = 56
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Apr 30 22:28:05 2023
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 280 microns

Allowed deviation from route guide is 50%

**WARN: (ENCCK-6327):	The final routing for net "CORE_Clock__L10_N83" is significantly different from the pre-route estimation. Pre-route length estimation: total = 332.6 microns, max path length = 212.1 microns; Routed result: total = 385 microns, max path length = 329.3 microns.
**WARN: (ENCCK-6327):	The final routing for net "CORE_Clock__L10_N119" is significantly different from the pre-route estimation. Pre-route length estimation: total = 335.2 microns, max path length = 151.2 microns; Routed result: total = 376.8 microns, max path length = 304.9 microns.

Routing correlation check finished, CPU=0:00:00.0 
============================================================

Wire resistance checks
============================================================
Calculating clock delays in preRoute mode...
Calculating clock delays in clkRouteOnly mode...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (ENCCK-6350):	Clock net CORE_Clock__L10_N50 has 55.8049 percent resistance deviation between preRoute resistance (81.5907 ohm) and after route resistance (184.615 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CORE_Clock__L10_N136 has 55.6803 percent resistance deviation between preRoute resistance (107.474 ohm) and after route resistance (242.497 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CORE_Clock__L10_N108 has 55.6422 percent resistance deviation between preRoute resistance (101.505 ohm) and after route resistance (228.832 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CORE_Clock__L10_N23 has 54.9816 percent resistance deviation between preRoute resistance (110.099 ohm) and after route resistance (244.565 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CORE_Clock__L10_N27 has 54.9437 percent resistance deviation between preRoute resistance (101.323 ohm) and after route resistance (224.881 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CORE_Clock__L10_N34 has 54.5159 percent resistance deviation between preRoute resistance (106.303 ohm) and after route resistance (233.715 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CORE_Clock__L10_N41 has 54.4894 percent resistance deviation between preRoute resistance (99.1724 ohm) and after route resistance (217.91 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CORE_Clock__L10_N129 has 54.0542 percent resistance deviation between preRoute resistance (115.121 ohm) and after route resistance (250.558 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CORE_Clock__L10_N174 has 54.0003 percent resistance deviation between preRoute resistance (92.3049 ohm) and after route resistance (200.664 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CORE_Clock__L10_N163 has 53.9457 percent resistance deviation between preRoute resistance (104.535 ohm) and after route resistance (226.983 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CORE_Clock__L10_N25 has 53.7996 percent resistance deviation between preRoute resistance (114.702 ohm) and after route resistance (248.271 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CORE_Clock__L10_N44 has 53.7512 percent resistance deviation between preRoute resistance (103.449 ohm) and after route resistance (223.68 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CORE_Clock__L10_N73 has 53.6636 percent resistance deviation between preRoute resistance (87.6103 ohm) and after route resistance (189.075 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CORE_Clock__L10_N147 has 53.4585 percent resistance deviation between preRoute resistance (103.18 ohm) and after route resistance (221.695 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CORE_Clock__L10_N31 has 53.3087 percent resistance deviation between preRoute resistance (129.14 ohm) and after route resistance (276.583 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CORE_Clock__L10_N149 has 53.2727 percent resistance deviation between preRoute resistance (101.079 ohm) and after route resistance (216.317 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CORE_Clock__L10_N102 has 53.1605 percent resistance deviation between preRoute resistance (103.576 ohm) and after route resistance (221.129 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CORE_Clock__L10_N62 has 53.103 percent resistance deviation between preRoute resistance (101.544 ohm) and after route resistance (216.527 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CORE_Clock__L10_N54 has 53.0706 percent resistance deviation between preRoute resistance (105.031 ohm) and after route resistance (223.805 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CORE_Clock__L10_N158 has 52.8974 percent resistance deviation between preRoute resistance (104.106 ohm) and after route resistance (221.02 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (EMS-63):	Message <ENCCK-6350> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.

Wire resistance checks Finished, CPU=0:00:00.1 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: func_max
********** Clock Clock Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 3122
Nr. of Buffer                  : 394
Nr. of Level (including gates) : 11
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): master_clock_r_REG3006_S4/C 3547.1(ps)
Min trig. edge delay at sink(R): master_clock_r_REG2971_S5/C 3015.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 3015.5~3547.1(ps)      0~10(ps)            
Fall Phase Delay               : 2957.4~3512.3(ps)      0~10(ps)            
Trig. Edge Skew                : 531.6(ps)              1000(ps)            
Rise Skew                      : 531.6(ps)              
Fall Skew                      : 554.9(ps)              
Max. Rise Buffer Tran.         : 592.6(ps)              500(ps)             
Max. Fall Buffer Tran.         : 469.1(ps)              500(ps)             
Max. Rise Sink Tran.           : 535.5(ps)              500(ps)             
Max. Fall Sink Tran.           : 423.3(ps)              500(ps)             
Min. Rise Buffer Tran.         : 245.9(ps)              0(ps)               
Min. Fall Buffer Tran.         : 201.4(ps)              0(ps)               
Min. Rise Sink Tran.           : 326.2(ps)              0(ps)               
Min. Fall Sink Tran.           : 268.9(ps)              0(ps)               

view func_max : skew = 531.6ps (required = 1000ps)
view test_max : skew = 531.6ps (required = 1000ps)
view func_min : skew = 171.4ps (required = 1000ps)
view test_min : skew = 171.4ps (required = 1000ps)


Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
setting up for view 'func_max'...
setting up for view 'test_max'...
setting up for view 'func_min'...
setting up for view 'test_min'...
View 'test_max' in clock tree 'Clock' is redundant
View 'test_min' in clock tree 'Clock' is redundant
Selecting the worst MMMC view of clock tree 'Clock' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=872.8M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=872.8M) ***

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'func_max' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

All-RC-Corners-Per-Net-In-Memory is turned ON...
*** Look For Reconvergent Clock Component ***
The clock tree Clock has no reconvergent cell.

# Analysis View: func_max
********** Clock Clock Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 3122
Nr. of Buffer                  : 394
Nr. of Level (including gates) : 11
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): master_clock_r_REG3006_S4/C 3547.1(ps)
Min trig. edge delay at sink(R): master_clock_r_REG2971_S5/C 3015.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 3015.5~3547.1(ps)      0~10(ps)            
Fall Phase Delay               : 2957.4~3512.3(ps)      0~10(ps)            
Trig. Edge Skew                : 531.6(ps)              1000(ps)            
Rise Skew                      : 531.6(ps)              
Fall Skew                      : 554.9(ps)              
Max. Rise Buffer Tran.         : 592.6(ps)              500(ps)             
Max. Fall Buffer Tran.         : 469.1(ps)              500(ps)             
Max. Rise Sink Tran.           : 535.5(ps)              500(ps)             
Max. Fall Sink Tran.           : 423.3(ps)              500(ps)             
Min. Rise Buffer Tran.         : 245.9(ps)              0(ps)               
Min. Fall Buffer Tran.         : 201.4(ps)              0(ps)               
Min. Rise Sink Tran.           : 326.2(ps)              0(ps)               
Min. Fall Sink Tran.           : 268.9(ps)              0(ps)               

view func_max : skew = 531.6ps (required = 1000ps)
view test_max : skew = 531.6ps (required = 1000ps)
view func_min : skew = 171.4ps (required = 1000ps)
view test_min : skew = 171.4ps (required = 1000ps)


Clock Clock has been routed. Routing guide will not be generated.
Generating Clock Analysis Report computer.ctsrpt ....
Generating Clock Routing Guide computer.rguide ....
Clock Analysis (CPU Time 0:00:00.2)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          54
Check route layer follows preference              :          2
Check route follows guide                         :          0
clock gating checks                               :          0
Wire resistance checks                            :          187

test func
*** End ckSynthesis (cpu=0:01:21, real=0:01:21, mem=872.8M) ***
<CMD> saveDesign inc_clock_tree.enc
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
Redoing specifyClockTree ...
Checking spec file integrity...
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: computer, View: inc_clock_tree
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 421 strips and 798 vias are crated in OA database.
Created 14679 insts; 29824 instTerms; 17504 nets; 6484 routes.
TIMER: Write OA to disk: 0h 0m  0.06s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.62s cpu {0h 0m 1s elapsed} Memory = 0.0
Saving AAE Data ...
Saving clock tree spec file '/home/yz17g22/mydocuments/design/system_on_chip/github/local_chip/place_and_route/FEOADesignlib/computer/inc_clock_tree/computer.ctstch' ...
Saving configuration ...
Saving preference file /home/yz17g22/mydocuments/design/system_on_chip/github/local_chip/place_and_route/FEOADesignlib/computer/inc_clock_tree/enc.pref.tcl ...
Saving sdp information ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {func test}
<CMD> set_propagated_clock [all_clocks]
**WARN: (TCLCMD-1126):	Clock object 'master_clock' converted from ideal to propagated mode
**WARN: (TCLCMD-1126):	Clock object 'master_clock' converted from ideal to propagated mode
**WARN: (TCLCMD-1126):	Clock object 'master_clock' converted from ideal to propagated mode
**WARN: (TCLCMD-1126):	Clock object 'master_clock' converted from ideal to propagated mode
<CMD> set_clock_uncertainty -setup 0.5 [get_clocks master_clock]
<CMD> set_clock_uncertainty -hold 0.1 [get_clocks master_clock]
<CMD> set_analysis_view -setup {func_max func_typ func_min} -hold {func_max func_typ func_min}
Initializing multi-corner RC extraction with 3 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-worst.capTable ...
Cap table was created using Encounter 09.12-s159_1.
Process name: c35b4-worst.
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [1].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [1].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [2].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [3].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [4].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_wc [4].
Reading Capacitance Table File /opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-typical.capTable ...
Cap table was created using Encounter 09.12-s159_1.
Process name: c35b4-typical.
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_typ [1].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_typ [1].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_typ [2].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_typ [3].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_typ [4].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_typ [4].
Reading Capacitance Table File /opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-best.capTable ...
Cap table was created using Encounter 09.12-s159_1.
Process name: c35b4-best.
**WARN: (ENCEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man ENCEXT-2773' for more detail.
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [1].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [1].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [2].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [3].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [4].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_bc [4].
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_wc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-worst/qrcTechFile'
 
 Analysis View: func_typ
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-typical.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-typical/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_bc
    RC-Corner Index       : 2
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/opt/cad/designkits/ams/v410/cds/HK_C35/LEF/encounter/c35b4-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-best/qrcTechFile'
Technology file '/opt/cad/designkits/ams/v410/assura/c35b4/c35b4thinall/RCX-worst/qrcTechFile' associated with first view 'func_max' specified to command 'set_analysis_view' will be used as the primary corner for the multi-corner extraction. TQRC/IQRC extraction leverages a single primary corner extraction, then derives the other corners based on their technology files and operating conditions from the primary corner.
*Info: initialize multi-corner CTS.
Reading libs_typ timing library '/srv/cad/designkits/ams/v410/liberty/c35_3.3V/c35_CORELIB_TYP.lib' ...
Read 248 cells in library 'c35_CORELIB_TYP' 
Reading libs_typ timing library '/srv/cad/designkits/ams/v410/liberty/c35_3.3V/c35_IOLIB_TYP.lib' ...
Read 181 cells in library 'c35_IOLIB_TYP' 
CTE reading timing constraint file '/tmp/.mmmcaz8S8k/modes/func/func.sdc' ...
Current (total cpu=0:06:00, real=0:06:16, peak res=698.5M, current mem=816.6M)
computer
Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=629.2M, current mem=823.6M)
Current (total cpu=0:06:01, real=0:06:16, peak res=698.5M, current mem=823.6M)
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
**WARN: (ENCOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell BUDU12P is dont_touch but not dont_use
			Cell BUDU12P is dont_touch but not dont_use
			Cell BUDU12P is dont_touch but not dont_use
			Cell BT8SP is dont_touch but not dont_use
			Cell BT8SP is dont_touch but not dont_use
			Cell BT8SP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBT8SMP is dont_touch but not dont_use
			Cell BBT8SMP is dont_touch but not dont_use
			Cell BBT8SMP is dont_touch but not dont_use
			Cell ISP is dont_touch but not dont_use
			Cell ISP is dont_touch but not dont_use
			Cell ISP is dont_touch but not dont_use
			Cell BBCU24SMP is dont_touch but not dont_use
			Cell BBCU24SMP is dont_touch but not dont_use
			Cell BBCU24SMP is dont_touch but not dont_use
			Cell BBTD16SP is dont_touch but not dont_use
			Cell BBTD16SP is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 852.5M, totSessionCpu=0:06:01 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
*** Starting trialRoute (mem=852.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets will be rerouted.
Options:  -maxRouteLayer 4 -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 417

Phase 1a-1d Overflow: 10.41% H + 1.37% V (0:00:00.5 852.5M)

Phase 1e-1f Overflow: 0.48% H + 0.37% V (0:00:00.4 852.5M)

Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l Overflow: 3.17% H + 2.79% V (0:00:00.6 860.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	2	 0.01%	1	 0.00%
 -4:	5	 0.01%	2	 0.01%
 -3:	12	 0.03%	21	 0.06%
 -2:	101	 0.29%	122	 0.35%
 -1:	917	 2.66%	756	 2.17%
--------------------------------------
  0:	6511	18.86%	2219	 6.37%
  1:	6271	18.17%	2685	 7.71%
  2:	3406	 9.87%	3070	 8.82%
  3:	3187	 9.23%	3464	 9.95%
  4:	3394	 9.83%	4013	11.53%
  5:	10716	31.04%	18459	53.02%


Total length: 2.725e+06um, number of vias: 142977
M1(H) length: 1.713e+03um, number of vias: 64436
M2(V) length: 7.409e+05um, number of vias: 58122
M3(H) length: 1.260e+06um, number of vias: 20419
M4(V) length: 7.219e+05um

Peak Memory Usage was 860.5M 
*** Finished trialRoute (cpu=0:00:02.9 mem=860.5M) ***

Extraction called for design 'computer' of instances=14679 and nets=17504 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design computer.
RC Extraction called in multi-corner(3) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1       2   
Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 860.480M)
DLY12 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (ENCOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man ENCOPT-3080' for more detail.
All-RC-Corners-Per-Net-In-Memory is turned ON...
GigaOpt Hold Optimizer is used
*info: Run optDesign holdfix with 1 thread.
Starting initialization (fixHold) cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:06:06 mem=1073.2M ***
*info: Starting Blocking QThread with 1 CPU
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:06.0 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.7  real=0:00:07.0  mem= 0.0M) ***

Active hold views:
 func_max
  Dominating endpoints: 188
  Dominating TNS: -890.619

Done building cte hold timing graph (fixHold) cpu=0:00:07.8 real=0:00:08.0 totSessionCpu=0:00:07.8 mem=0.0M ***
Found active setup analysis view func_max
Found active setup analysis view func_typ
Found active setup analysis view func_min
Found active hold analysis view func_max
Found active hold analysis view func_typ
Found active hold analysis view func_min
Done building hold timer [4807 node(s), 6068 edge(s), 1 view(s)] (fixHold) cpu=0:00:08.7 real=0:00:09.0 totSessionCpu=0:00:08.7 mem=0.0M ***

#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 1073.2M, InitMEM = 1073.2M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1155.61 CPU=0:00:06.3 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.7  real=0:00:06.0  mem= 1155.6M) ***
Done building cte setup timing graph (fixHold) cpu=0:00:15.7 real=0:00:17.0 totSessionCpu=0:06:21 mem=1155.6M ***
Found active setup analysis view func_max
Found active setup analysis view func_typ
Found active setup analysis view func_min
Found active hold analysis view func_max
Found active hold analysis view func_typ
Found active hold analysis view func_min

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 2930.7  | 2930.7  | 2973.6  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  13139  |  10001  |  4210   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.473  |  0.122  | -2.473  |
|           TNS (ns):|-185.619 |  0.000  |-185.619 |
|    Violating Paths:|   141   |    0    |   141   |
|          All Paths:|  13139  |  10001  |  4210   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      2 (7)       |   -1.084   |      2 (7)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.120%
------------------------------------------------------------
Info: 22 io nets excluded
Info: 395 nets with fixed/cover wires excluded.
Info: 396 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:17.8 real=0:00:19.0 totSessionCpu=0:06:23 mem=1136.3M density=73.120% ***
Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -2.473|  -185.62|     141|          0|       0(     0)|    73.12%|   0:00:19.0|  1139.5M|
|   1|  -2.473|  -185.62|     141|          0|       0(     0)|    73.12%|   0:00:19.0|  1140.5M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -2.473|  -185.62|     141|          0|       0(     0)|    73.12%|   0:00:19.0|  1140.5M|
|   1|  -1.997|   -69.50|     130|          7|       0(     0)|    73.13%|   0:00:20.0|  1157.0M|
|   2|  -1.576|    -6.89|       5|          7|       0(     0)|    73.15%|   0:00:21.0|  1159.7M|
|   3|  -1.097|    -4.69|       5|          5|       0(     0)|    73.16%|   0:00:21.0|  1159.7M|
|   4|  -0.659|    -2.46|       5|          5|       0(     0)|    73.17%|   0:00:21.0|  1159.7M|
|   5|  -0.189|    -0.44|       3|          5|       0(     0)|    73.17%|   0:00:21.0|  1159.7M|
|   6|   0.000|     0.00|       0|          3|       0(     0)|    73.18%|   0:00:21.0|  1159.7M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 32 cells added for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:20.1 real=0:00:21.0 totSessionCpu=0:06:26 mem=1159.7M density=73.180% ***
*info:
*info: Added a total of 32 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            6 cells of type 'BUF2' used
*info:           25 cells of type 'CLKBU2' used
*info:            1 cell  of type 'CLKBU6' used
*info:
*** Starting refinePlace (0:06:26 mem=1159.7M) ***
*** Starting refinePlace (0:06:26 mem=1159.7M) ***
Total net length = 2.258e+06 (1.159e+06 1.099e+06) (ext = 0.000e+00)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1159.7MB
Summary Report:
Instances move: 0 (out of 13899 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 2.258e+06 (1.159e+06 1.099e+06) (ext = 0.000e+00)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1159.7MB
*** Finished refinePlace (0:06:26 mem=1159.7M) ***
*** maximum move = 0.00 um ***
*** Finished refinePlace (0:06:26 mem=1159.7M) ***
*** Finished re-routing un-routed nets (1159.7M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1159.7M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:20.6 real=0:00:22.0 totSessionCpu=0:06:26 mem=1159.7M density=73.180%) ***
**optDesign ... cpu = 0:00:25, real = 0:00:26, mem = 1013.2M, totSessionCpu=0:06:26 **
*** Steiner Routed Nets: 0.188841201717%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 0.188841201717%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:25, real = 0:00:26, mem = 1013.2M, totSessionCpu=0:06:27 **
Found active setup analysis view func_max
Found active setup analysis view func_typ
Found active setup analysis view func_min
Found active hold analysis view func_max
Found active hold analysis view func_typ
Found active hold analysis view func_min
*info: Starting Blocking QThread with 1 CPU
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:06.0 REAL=0:00:06.0)


------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 2930.7  | 2930.7  | 2973.6  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  13139  |  10001  |  4210   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.056  |  0.122  |  0.056  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  13139  |  10001  |  4210   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      2 (7)       |   -1.084   |      2 (7)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.180%
Routing Overflow: 3.17% H and 2.79% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:36, mem = 1011.2M, totSessionCpu=0:06:35 **
*** Finished optDesign ***
<CMD> timeDesign -postCTS -hold
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=926.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=926.5M) ***

Extraction called for design 'computer' of instances=14711 and nets=17536 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design computer.
RC Extraction called in multi-corner(3) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1       2   
Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 926.523M)
Found active setup analysis view func_max
Found active setup analysis view func_typ
Found active setup analysis view func_min
Found active hold analysis view func_max
Found active hold analysis view func_typ
Found active hold analysis view func_min
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1016.27 CPU=0:00:06.3 REAL=0:00:07.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.056  |  0.122  |  0.056  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  13139  |  10001  |  4210   |
+--------------------+---------+---------+---------+

Density: 73.180%
Routing Overflow: 3.17% H and 2.79% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 8.61 sec
Total Real time: 9.0 sec
Total Memory Usage: 943.261719 Mbytes
<CMD> get_metric -value timing.setup.numViolatingPaths.all
<CMD> get_metric -value timing.hold.numViolatingPaths.all
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 830.55 (MB), peak = 987.18 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
Begin checking placement ... (start mem=943.3M, init mem=943.3M)
*info: Placed = 14557          (Fixed = 3780)
*info: Unplaced = 0           
Placement Density:73.18%(2174736/2971769)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=943.3M)
#**INFO: auto set of routeWithTimingDriven to true
#**INFO: auto set of routeWithSiDriven to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (395) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=943.3M) ***

globalDetailRoute

#setNanoRouteMode -drouteStartIteration 0
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sun Apr 30 22:28:55 2023
#
#Generating timing graph information, please wait...
#17475 total nets, 395 already routed, 395 will ignore in trialRoute
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#Dump tif for version 2.1
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1017.43 CPU=0:00:06.0 REAL=0:00:06.0)
#Write timing file took: cpu time = 00:00:09, elapsed time = 00:00:09, memory = 857.59 (MB), peak = 987.18 (MB)
#Done generating timing graph information.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_GND_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_VDD_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_GND_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_VDD_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_GND_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_VDD_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_GND_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_VDD_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_GND_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_VDD_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_GND_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_VDD_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_GND_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_VDD_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-106) Found logical pin nDigit[3] on net nDigit[3]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin nDigit[2] on net nDigit[2]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin nDigit[1] on net nDigit[1]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin nDigit[0] on net nDigit[0]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin nMode on net nMode. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin ScanEnable on net ScanEnable. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin nReset on net nReset. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin SDI on net SDI. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin Test on net Test. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin nCrank on net nCrank. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin nTrip on net nTrip. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin Clock on net Clock. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin nFork on net nFork. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin SegF on net SegF. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin DP on net DP. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin SegC on net SegC. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin SegE on net SegE. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin SegD on net SegD. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin SegA on net SegA. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin SDO on net SDO. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (EMS-27) Message (NRIG-106) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-733) PIN Clock in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN DP in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SDI in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SDO in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN ScanEnable in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SegA in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SegB in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SegC in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SegD in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SegE in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SegF in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SegG in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN Test in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN nCrank in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN nDigit[0] in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN nDigit[1] in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN nDigit[2] in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN nDigit[3] in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN nFork in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN nMode in CELL_VIEW computer,init does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Start reading timing information from file .timing_file_69106.tif.gz ...
#Read in timing information for 22 ports, 14315 instances from timing file .timing_file_69106.tif.gz.
#NanoRoute Version v14.26-s022 NR150713-1956/14_26-UB
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.630.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [3.000 - 3.630] has 4 nets.
#Voltage range [0.000 - 3.630] has 17529 nets.
# MET1         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.150
# MET2         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.200
# MET3         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.200
# MET4         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.300
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 1.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 867.93 (MB), peak = 987.18 (MB)
#Merging special wires...
#Using S.M.A.R.T. routing technology.
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sun Apr 30 22:29:08 2023
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Apr 30 22:29:09 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1026         911       14520    88.31%
#  Metal 2        V         981         834       14520    47.40%
#  Metal 3        H        1015         922       14520    48.55%
#  Metal 4        V         942         873       14520    48.26%
#  --------------------------------------------------------------
#  Total                   3965      47.16%  58080    58.13%
#
#  396 nets (2.26%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 869.21 (MB), peak = 987.18 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 895.66 (MB), peak = 987.18 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 903.83 (MB), peak = 987.18 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 903.85 (MB), peak = 987.18 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 903.85 (MB), peak = 987.18 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 83 (skipped).
#Total number of routable nets = 17453.
#Total number of nets in the design = 17536.
#
#17058 routable nets have only global wires.
#395 routable nets have only detail routed wires.
#395 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           17058  
#-----------------------------
#        Total           17058  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                395           17058  
#------------------------------------------------
#        Total                395           17058  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-9)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1     66(2.27%)      0(0.00%)      0(0.00%)      0(0.00%)   (2.27%)
#   Metal 2    907(11.9%)    404(5.29%)     81(1.06%)     19(0.25%)   (18.5%)
#   Metal 3   1567(20.7%)    299(3.95%)     11(0.15%)      0(0.00%)   (24.8%)
#   Metal 4     28(0.37%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.37%)
#  --------------------------------------------------------------------------
#     Total   2568(10.0%)    703(2.74%)     92(0.36%)     19(0.07%)   (13.2%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 9
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 396
#Total wire length = 2870744 um.
#Total half perimeter of net bounding box = 2292196 um.
#Total wire length on LAYER MET1 = 63747 um.
#Total wire length on LAYER MET2 = 745866 um.
#Total wire length on LAYER MET3 = 1266264 um.
#Total wire length on LAYER MET4 = 794868 um.
#Total number of vias = 117926
#Up-Via Summary (total 117926):
#           
#-----------------------
#  Metal 1        62216
#  Metal 2        40428
#  Metal 3        15282
#-----------------------
#                117926 
#
#Max overcon = 9 tracks.
#Total overcon = 13.19%.
#Worst layer Gcell overcon rate = 24.80%.
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 903.86 (MB), peak = 987.18 (MB)
#
#
#Start data preparation for track assignment...
#
#Data preparation is done on Sun Apr 30 22:29:26 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 903.86 (MB), peak = 987.18 (MB)
#Start Track Assignment.
#Done with 27472 horizontal wires in 1 hboxes and 34185 vertical wires in 1 hboxes.
#Done with 9060 horizontal wires in 1 hboxes and 7422 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 396
#Total wire length = 2854822 um.
#Total half perimeter of net bounding box = 2292196 um.
#Total wire length on LAYER MET1 = 64153 um.
#Total wire length on LAYER MET2 = 738318 um.
#Total wire length on LAYER MET3 = 1256954 um.
#Total wire length on LAYER MET4 = 795397 um.
#Total number of vias = 117926
#Up-Via Summary (total 117926):
#           
#-----------------------
#  Metal 1        62216
#  Metal 2        40428
#  Metal 3        15282
#-----------------------
#                117926 
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 869.36 (MB), peak = 987.18 (MB)
#
#Cpu time = 00:00:25
#Elapsed time = 00:00:25
#Increased memory = 2.89 (MB)
#Total memory = 869.36 (MB)
#Peak memory = 987.18 (MB)
#Using S.M.A.R.T. routing technology.
#routeSiEffort set to high
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 53
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1         15       10       25
#	MET2         17       10       27
#	MET3          1        0        1
#	Totals       33       20       53
#32 out of 14711 instances need to be verified(marked ipoed).
#0.7% of the total area is being checked for drcs
#0.7% of the total area was checked
#    number of violations = 58
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1         19       11       30
#	MET2         17       10       27
#	MET3          1        0        1
#	Totals       37       21       58
#cpu time = 00:02:50, elapsed time = 00:02:51, memory = 1037.86 (MB), peak = 1043.48 (MB)
#start 1st optimization iteration ...
#    number of violations = 42
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1         15        7       22
#	MET2          7       10       17
#	MET3          1        2        3
#	Totals       23       19       42
#    number of process antenna violations = 339
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1029.61 (MB), peak = 1043.48 (MB)
#start 2nd optimization iteration ...
#    number of violations = 25
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1         10        4       14
#	MET2          5        6       11
#	Totals       15       10       25
#    number of process antenna violations = 339
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1029.62 (MB), peak = 1043.48 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 339
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1029.62 (MB), peak = 1043.48 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 339
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1029.62 (MB), peak = 1043.48 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 178
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1029.62 (MB), peak = 1043.48 (MB)
#start 6th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1029.62 (MB), peak = 1043.48 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 396
#Total wire length = 2839154 um.
#Total half perimeter of net bounding box = 2292196 um.
#Total wire length on LAYER MET1 = 121915 um.
#Total wire length on LAYER MET2 = 771173 um.
#Total wire length on LAYER MET3 = 1249572 um.
#Total wire length on LAYER MET4 = 696493 um.
#Total number of vias = 148678
#Total number of multi-cut vias = 20 (  0.0%)
#Total number of single cut vias = 148658 (100.0%)
#Up-Via Summary (total 148678):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       66219 (100.0%)        20 (  0.0%)      66239
#  Metal 2       61855 (100.0%)         0 (  0.0%)      61855
#  Metal 3       20584 (100.0%)         0 (  0.0%)      20584
#-----------------------------------------------------------
#               148658 (100.0%)        20 (  0.0%)     148678 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:57
#Elapsed time = 00:02:57
#Increased memory = 160.26 (MB)
#Total memory = 1029.62 (MB)
#Peak memory = 1043.48 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 870.57 (MB), peak = 1043.48 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 396
#Total wire length = 2839643 um.
#Total half perimeter of net bounding box = 2292196 um.
#Total wire length on LAYER MET1 = 121915 um.
#Total wire length on LAYER MET2 = 771077 um.
#Total wire length on LAYER MET3 = 1249487 um.
#Total wire length on LAYER MET4 = 697164 um.
#Total number of vias = 148994
#Total number of multi-cut vias = 20 (  0.0%)
#Total number of single cut vias = 148974 (100.0%)
#Up-Via Summary (total 148994):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       66219 (100.0%)        20 (  0.0%)      66239
#  Metal 2       61865 (100.0%)         0 (  0.0%)      61865
#  Metal 3       20890 (100.0%)         0 (  0.0%)      20890
#-----------------------------------------------------------
#               148974 (100.0%)        20 (  0.0%)     148994 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 1
#
#
#start delete and reroute for process antenna violation fix ...
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 864.38 (MB), peak = 1047.47 (MB)
#Total number of nets with non-default rule or having extra spacing = 396
#Total wire length = 2839893 um.
#Total half perimeter of net bounding box = 2292196 um.
#Total wire length on LAYER MET1 = 121858 um.
#Total wire length on LAYER MET2 = 770892 um.
#Total wire length on LAYER MET3 = 1249563 um.
#Total wire length on LAYER MET4 = 697579 um.
#Total number of vias = 148999
#Total number of multi-cut vias = 20 (  0.0%)
#Total number of single cut vias = 148979 (100.0%)
#Up-Via Summary (total 148999):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       66214 (100.0%)        20 (  0.0%)      66234
#  Metal 2       61862 (100.0%)         0 (  0.0%)      61862
#  Metal 3       20903 (100.0%)         0 (  0.0%)      20903
#-----------------------------------------------------------
#               148979 (100.0%)        20 (  0.0%)     148999 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun Apr 30 22:32:38 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 864.45 (MB), peak = 1047.47 (MB)
#
#Spread distance (# of tracks): min = 0.500000; max = 2.000000
#
#Start Post Route Wire Spread.
#Done with 6917 horizontal wires in 2 hboxes and 10950 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 396
#Total wire length = 2877621 um.
#Total half perimeter of net bounding box = 2292196 um.
#Total wire length on LAYER MET1 = 122991 um.
#Total wire length on LAYER MET2 = 782147 um.
#Total wire length on LAYER MET3 = 1261140 um.
#Total wire length on LAYER MET4 = 711343 um.
#Total number of vias = 148999
#Total number of multi-cut vias = 20 (  0.0%)
#Total number of single cut vias = 148979 (100.0%)
#Up-Via Summary (total 148999):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       66214 (100.0%)        20 (  0.0%)      66234
#  Metal 2       61862 (100.0%)         0 (  0.0%)      61862
#  Metal 3       20903 (100.0%)         0 (  0.0%)      20903
#-----------------------------------------------------------
#               148979 (100.0%)        20 (  0.0%)     148999 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 898.84 (MB), peak = 1047.47 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 396
#Total wire length = 2877621 um.
#Total half perimeter of net bounding box = 2292196 um.
#Total wire length on LAYER MET1 = 122991 um.
#Total wire length on LAYER MET2 = 782147 um.
#Total wire length on LAYER MET3 = 1261140 um.
#Total wire length on LAYER MET4 = 711343 um.
#Total number of vias = 148999
#Total number of multi-cut vias = 20 (  0.0%)
#Total number of single cut vias = 148979 (100.0%)
#Up-Via Summary (total 148999):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       66214 (100.0%)        20 (  0.0%)      66234
#  Metal 2       61862 (100.0%)         0 (  0.0%)      61862
#  Metal 3       20903 (100.0%)         0 (  0.0%)      20903
#-----------------------------------------------------------
#               148979 (100.0%)        20 (  0.0%)     148999 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1080.80 (MB), peak = 1141.17 (MB)
#    number of violations = 0
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1080.80 (MB), peak = 1141.17 (MB)
#CELL_VIEW computer,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#detailRoute Statistics:
#Cpu time = 00:03:23
#Elapsed time = 00:03:23
#Increased memory = 211.45 (MB)
#Total memory = 1080.80 (MB)
#Peak memory = 1141.17 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:04:01
#Elapsed time = 00:04:01
#Increased memory = 250.21 (MB)
#Total memory = 1080.80 (MB)
#Peak memory = 1141.17 (MB)
#Number of warnings = 56
#Total number of warnings = 113
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Apr 30 22:32:56 2023
#
#routeDesign: cpu time = 00:04:01, elapsed time = 00:04:01, memory = 1080.80 (MB), peak = 1141.17 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCEXT-3530          1  The process node is not set. Use the com...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> setDelayCalMode -engine default -siAware true
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> optDesign -postRoute -hold
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**WARN: (ENCOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man ENCOPT-7077' for more detail.
**WARN: (ENCOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell BUDU12P is dont_touch but not dont_use
			Cell BUDU12P is dont_touch but not dont_use
			Cell BUDU12P is dont_touch but not dont_use
			Cell BT8SP is dont_touch but not dont_use
			Cell BT8SP is dont_touch but not dont_use
			Cell BT8SP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBT8SMP is dont_touch but not dont_use
			Cell BBT8SMP is dont_touch but not dont_use
			Cell BBT8SMP is dont_touch but not dont_use
			Cell ISP is dont_touch but not dont_use
			Cell ISP is dont_touch but not dont_use
			Cell ISP is dont_touch but not dont_use
			Cell BBCU24SMP is dont_touch but not dont_use
			Cell BBCU24SMP is dont_touch but not dont_use
			Cell BBCU24SMP is dont_touch but not dont_use
			Cell BBTD16SP is dont_touch but not dont_use
			Cell BBTD16SP is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1015.0M, totSessionCpu=0:10:46 **
#Created 459 library cell signatures
#Created 17536 NETS and 0 SPECIALNETS signatures
#Created 14712 instance signatures
Begin checking placement ... (start mem=1015.0M, init mem=1015.0M)
*info: Placed = 14557          (Fixed = 658)
*info: Unplaced = 0           
Placement Density:73.18%(2174736/2971769)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1015.0M)
Limited Access feature "encUseAAEForPostRouteOpt" is Set. Starting AAE Based SI Opt 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'computer' of instances=14711 and nets=17536 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design computer.
RC Extraction called in multi-corner(3) mode.
Process corner(s) are loaded.
 Corner: ams_rc_corner_wc
 Corner: ams_rc_corner_typ
 Corner: ams_rc_corner_bc
extractDetailRC Option : -outfile /tmp/computer_69106_nfepYg.rcdb.d  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1       2   
Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1015.0M)
Extracted 10.0005% (CPU Time= 0:00:00.7  MEM= 1073.1M)
Extracted 20.0005% (CPU Time= 0:00:00.9  MEM= 1073.1M)
Extracted 30.0006% (CPU Time= 0:00:01.3  MEM= 1077.1M)
Extracted 40.0006% (CPU Time= 0:00:01.6  MEM= 1077.1M)
Extracted 50.0007% (CPU Time= 0:00:02.0  MEM= 1077.1M)
Extracted 60.0007% (CPU Time= 0:00:02.3  MEM= 1077.1M)
Extracted 70.0007% (CPU Time= 0:00:02.6  MEM= 1077.1M)
Extracted 80.0008% (CPU Time= 0:00:03.1  MEM= 1077.1M)
Extracted 90.0008% (CPU Time= 0:00:03.4  MEM= 1077.1M)
Extracted 100% (CPU Time= 0:00:04.0  MEM= 1077.1M)
Number of Extracted Resistors     : 386421
Number of Extracted Ground Cap.   : 397326
Number of Extracted Coupling Cap. : 1181296
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: ams_rc_corner_wc
 Corner: ams_rc_corner_typ
 Corner: ams_rc_corner_bc
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1017.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.9  Real Time: 0:00:05.0  MEM: 1023.109M)
GigaOpt Hold Optimizer is used
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*info: Run optDesign holdfix with 1 thread.
Starting initialization (fixHold) cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:10:52 mem=1208.8M ***
*info: Starting Blocking QThread with 1 CPU
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 17536,  99.7 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 17536,  99.7 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 17536,  99.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:13.4 REAL=0:00:14.0)
*** CDM Built up (cpu=0:00:14.6  real=0:00:15.0  mem= 0.0M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..
Active setup views: func_min 
Active hold views: func_min 
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 17536,  99.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:08.2 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:08.2  real=0:00:08.0  mem= 0.0M) ***
Done building cte hold timing graph (fixHold) cpu=0:00:25.2 real=0:00:25.0 totSessionCpu=0:00:40.2 mem=0.0M ***
Found active setup analysis view func_max
Found active setup analysis view func_typ
Found active setup analysis view func_min
Found active hold analysis view func_max
Found active hold analysis view func_typ
Found active hold analysis view func_min
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:25.9 real=0:00:26.0 totSessionCpu=0:00:40.9 mem=0.0M ***
Active setup views: func_max func_typ func_min 
Active hold views: func_max func_typ func_min 
Timing Data dump into file .holdtw.func_min.69106.twf, for view: func_min 
	 Dumping view 2 func_min 

SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1206.8M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1206.8M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 1206.8M, InitMEM = 1206.8M)
AAE_INFO-618: Total number of nets in the design is 17536,  99.7 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 17536,  99.7 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 17536,  99.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1280.79 CPU=0:00:13.7 REAL=0:00:13.0)
*** CDM Built up (cpu=0:00:14.4  real=0:00:14.0  mem= 1280.8M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1280.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1249.1M)

Executing IPO callback for view pruning ..
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 17536,  99.7 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 17536,  99.7 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 17536,  99.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1284.89 CPU=0:00:29.9 REAL=0:00:30.0)
*** CDM Built up (cpu=0:00:29.9  real=0:00:30.0  mem= 1284.9M) ***
Done building cte setup timing graph (fixHold) cpu=0:01:12 real=0:01:14 totSessionCpu=0:12:04 mem=1284.9M ***
Found active setup analysis view func_max
Found active setup analysis view func_typ
Found active setup analysis view func_min
Found active hold analysis view func_max
Found active hold analysis view func_typ
Found active hold analysis view func_min
Loading timing data from .holdtw.func_min.69106.twf 
	 Loading view 2 func_min 

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 2932.1  | 2932.1  | 2973.6  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  13139  |  10001  |  4210   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.687  |  0.687  |  1.264  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  13139  |  10001  |  4210   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     26 (210)     |   -3.821   |     26 (210)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.180%
------------------------------------------------------------
Info: 22 io nets excluded
Info: 396 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**optDesign ... cpu = 0:01:20, real = 0:01:20, mem = 1134.3M, totSessionCpu=0:12:06 **
Active setup views: func_max func_typ func_min 
Active hold views: func_max func_typ func_min 
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:20, real = 0:01:20, mem = 1134.3M, totSessionCpu=0:12:06 **
Found active setup analysis view func_max
Found active setup analysis view func_typ
Found active setup analysis view func_min
Found active hold analysis view func_max
Found active hold analysis view func_typ
Found active hold analysis view func_min
*info: Starting Blocking QThread with 1 CPU
AAE_INFO-618: Total number of nets in the design is 17536,  99.7 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 17536,  99.7 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 17536,  99.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:13.5 REAL=0:00:13.0)
AAE_INFO-618: Total number of nets in the design is 17536,  99.7 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 17536,  99.7 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 17536,  99.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:25.7 REAL=0:00:26.0)


------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 2932.1  | 2932.1  | 2973.6  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  13139  |  10001  |  4210   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.687  |  0.687  |  1.264  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  13139  |  10001  |  4210   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     26 (210)     |   -3.821   |     26 (210)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.180%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:04, real = 0:02:05, mem = 1132.3M, totSessionCpu=0:12:50 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**WARN: (ENCOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell BUDU12P is dont_touch but not dont_use
			Cell BUDU12P is dont_touch but not dont_use
			Cell BUDU12P is dont_touch but not dont_use
			Cell BT8SP is dont_touch but not dont_use
			Cell BT8SP is dont_touch but not dont_use
			Cell BT8SP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBT8SMP is dont_touch but not dont_use
			Cell BBT8SMP is dont_touch but not dont_use
			Cell BBT8SMP is dont_touch but not dont_use
			Cell ISP is dont_touch but not dont_use
			Cell ISP is dont_touch but not dont_use
			Cell ISP is dont_touch but not dont_use
			Cell BBCU24SMP is dont_touch but not dont_use
			Cell BBCU24SMP is dont_touch but not dont_use
			Cell BBCU24SMP is dont_touch but not dont_use
			Cell BBTD16SP is dont_touch but not dont_use
			Cell BBTD16SP is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1095.1M, totSessionCpu=0:12:52 **
Begin checking placement ... (start mem=1095.1M, init mem=1095.1M)
*info: Placed = 14557          (Fixed = 658)
*info: Unplaced = 0           
Placement Density:73.18%(2174736/2971769)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1095.1M)
Limited Access feature "encUseAAEForPostRouteOpt" is Set. Starting AAE Based SI Opt 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'computer' of instances=14711 and nets=17536 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design computer.
RC Extraction called in multi-corner(3) mode.
Process corner(s) are loaded.
 Corner: ams_rc_corner_wc
 Corner: ams_rc_corner_typ
 Corner: ams_rc_corner_bc
extractDetailRC Option : -outfile /tmp/computer_69106_nfepYg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1       2   
Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1023.0M)
Extracted 10.0005% (CPU Time= 0:00:00.7  MEM= 1051.2M)
Extracted 20.0005% (CPU Time= 0:00:01.0  MEM= 1051.2M)
Extracted 30.0006% (CPU Time= 0:00:01.3  MEM= 1055.2M)
Extracted 40.0006% (CPU Time= 0:00:01.6  MEM= 1055.2M)
Extracted 50.0007% (CPU Time= 0:00:02.0  MEM= 1055.2M)
Extracted 60.0007% (CPU Time= 0:00:02.2  MEM= 1055.2M)
Extracted 70.0007% (CPU Time= 0:00:02.6  MEM= 1055.2M)
Extracted 80.0008% (CPU Time= 0:00:03.1  MEM= 1055.2M)
Extracted 90.0008% (CPU Time= 0:00:03.4  MEM= 1055.2M)
Extracted 100% (CPU Time= 0:00:04.0  MEM= 1055.2M)
Number of Extracted Resistors     : 386421
Number of Extracted Ground Cap.   : 397326
Number of Extracted Coupling Cap. : 1181296
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: ams_rc_corner_wc
 Corner: ams_rc_corner_typ
 Corner: ams_rc_corner_bc
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1012.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.8  Real Time: 0:00:05.0  MEM: 1011.953M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1021.0M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1021.0M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 1023.2M, InitMEM = 1021.0M)
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 17536,  99.7 percent of the nets selected for SI analysis
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 17536,  99.7 percent of the nets selected for SI analysis
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 17536,  99.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1112.7 CPU=0:00:13.8 REAL=0:00:14.0)
*** CDM Built up (cpu=0:00:15.4  real=0:00:15.0  mem= 1112.7M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1112.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1072.5M)

Executing IPO callback for view pruning ..
Active setup views: func_max 
Active hold views: func_max 
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 17536,  99.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1109.3 CPU=0:00:09.7 REAL=0:00:10.0)
*** CDM Built up (cpu=0:00:09.8  real=0:00:10.0  mem= 1109.3M) ***
*** Done Building Timing Graph (cpu=0:00:28, real=0:00:27, mem=1071.14M, totSessionCpu=0:13:25).
Found active setup analysis view func_max
Found active setup analysis view func_typ
Found active setup analysis view func_min
Found active hold analysis view func_max
Found active hold analysis view func_typ
Found active hold analysis view func_min

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 2932.1  | 2932.1  | 2973.6  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  13139  |  10001  |  4210   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     26 (210)     |   -3.821   |     26 (210)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.180%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:34, mem = 1073.1M, totSessionCpu=0:13:26 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 1130.38M) ...
**INFO: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 22 io nets excluded
Info: 396 clock nets excluded from IPO operation.
All-RC-Corners-Per-Net-In-Memory is turned ON...
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    33   |   282   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 2932.08 |          0|          0|  73.18  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 2932.13 |         12|         21|  73.22  |   0:00:05.0|    1318.0M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 2932.13 |          0|          0|  73.22  |   0:00:00.0|    1318.0M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:06.1 real=0:00:06.0 mem=1318.0M) ***

*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:13:33 mem=1232.6M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1232.6MB
Summary Report:
Instances move: 0 (out of 13911 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1232.6MB
*** Finished refinePlace (0:13:33 mem=1232.6M) ***
Density distribution unevenness ratio = 14.688%
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:42, real = 0:00:42, mem = 1194.4M, totSessionCpu=0:13:34 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 1194.44M).
Found active setup analysis view func_max
Found active setup analysis view func_typ
Found active setup analysis view func_min
Found active hold analysis view func_max
Found active hold analysis view func_typ
Found active hold analysis view func_min

------------------------------------------------------------
     SI Timing Summary (cpu=0.12min real=0.12min mem=1194.4M)                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 2932.1  | 2932.1  | 2973.6  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  13139  |  10001  |  4210   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.225%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:42, real = 0:00:43, mem = 1194.4M, totSessionCpu=0:13:34 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Default Rule : ""
Non Default Rules : "VSRDefaultSetup"
Worst Slack : 2932.126 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules : "VSRDefaultSetup"
Worst Slack : 2932.126 ns
Total 0 nets layer assigned (0.2).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Found active setup analysis view func_max
Found active setup analysis view func_typ
Found active setup analysis view func_min
Found active hold analysis view func_max
Found active hold analysis view func_typ
Found active hold analysis view func_min

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 2932.1  | 2932.1  | 2973.6  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  13139  |  10001  |  4210   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.225%
Total number of glitch violations: 0
------------------------------------------------------------
*** Enable all active views. ***
Active setup views: func_max func_typ func_min 
Active hold views: func_max func_typ func_min 
Active setup views: func_max func_typ func_min 
Active hold views: func_max func_typ func_min 
Latch borrow mode reset to max_borrow
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Sun Apr 30 22:35:48 2023
#
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_GND_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_VDD_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_GND_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_VDD_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_GND_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_VDD_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_GND_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_VDD_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_GND_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_VDD_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_GND_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_VDD_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_GND_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_VDD_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRDB-682) Connectivity is broken at PIN A of INST FE_PHC570_n28809 connects to NET FE_PHN577_n28809 at location (420.700 513.500) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_PHN577_n28809 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A of INST U11256 connects to NET FE_OFN546_FE_DBTN2_core1_rom_1_word_address_1_ at location (510.300 669.500) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OFN546_FE_DBTN2_core1_rom_1_word_address_1_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A of INST U8997 connects to NET FE_OFN396_n17065 at location (1066.100 1615.900) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OFN396_n17065 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST FE_OFC338_n14482 connects to NET FE_OFN338_n14482 at location (599.900 1814.800) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OFN338_n14482 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST FE_OFC337_n14477 connects to NET FE_OFN337_n14477 at location (714.700 1965.600) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OFN337_n14477 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST FE_OFC336_n14475 connects to NET FE_OFN336_n14475 at location (706.300 1991.600) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST FE_OFC336_n14475 connects to NET FE_OFN336_n14475 at location (706.300 1996.800) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OFN336_n14475 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST FE_OFC128_n27972 connects to NET FE_OFN128_n27972 at location (1360.100 1653.600) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST FE_OFC128_n27972 connects to NET FE_OFN128_n27972 at location (1360.100 1658.800) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OFN128_n27972 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B of INST U12383 connects to NET FE_OFN95_n26458 at location (1479.100 1510.600) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OFN95_n26458 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B of INST U17798 connects to NET FE_OFN93_n26456 at location (1495.900 1485.900) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OFN93_n26456 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST FE_OFC56_n25648 connects to NET FE_OFN56_n25648 at location (1014.300 1225.900) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OFN56_n25648 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST FE_OFC33_n18338 connects to NET FE_OFN33_n18338 at location (557.900 1606.800) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OFN33_n18338 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST FE_OFC29_n18187 connects to NET FE_OFN29_n18187 at location (542.500 1580.800) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST FE_OFC29_n18187 connects to NET FE_OFN29_n18187 at location (542.500 1575.600) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OFN29_n18187 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST U8997 connects to NET n8108 at location (1070.300 1619.800) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET n8108 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST U12383 connects to NET n9726 at location (1474.900 1514.500) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET n9726 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN D of INST U14540 connects to NET n11517 at location (1239.700 1956.500) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET n11517 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST U14540 connects to NET n11518 at location (1238.300 1956.500) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET n11518 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A of INST U14540 connects to NET n11520 at location (1235.500 1956.500) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET n11520 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET n11521 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET n11668 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET n13738 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-733) PIN Clock in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN DP in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SDI in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SDO in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN ScanEnable in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SegA in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SegB in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SegC in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SegD in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SegE in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SegF in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SegG in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN Test in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN nCrank in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN nDigit[0] in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN nDigit[1] in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN nDigit[2] in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN nDigit[3] in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN nFork in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN nMode in CELL_VIEW computer,init does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version v14.26-s022 NR150713-1956/14_26-UB
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.630.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [3.000 - 3.630] has 4 nets.
#Voltage range [0.000 - 3.630] has 17541 nets.
# MET1         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.150
# MET2         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.200
# MET3         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.200
# MET4         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.300
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 1.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1030.84 (MB), peak = 1141.17 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (1362.900 1656.175) on MET1 for NET FE_OFN128_n27972. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (545.300 1578.175) on MET1 for NET FE_OFN29_n18187. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (704.900 1994.175) on MET1 for NET FE_OFN336_n14475. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (717.500 1968.175) on MET1 for NET FE_OFN337_n14477. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (598.500 1812.175) on MET1 for NET FE_OFN338_n14482. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (574.700 1630.175) on MET1 for NET FE_OFN33_n18338. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at (1067.425 1617.300) on MET1 for NET FE_OFN396_n17065. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at (511.325 668.850) on MET1 for NET FE_OFN546_FE_DBTN2_core1_rom_1_word_address_1_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (1014.200 1226.875) on MET1 for NET FE_OFN56_n25648. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at (1533.700 1513.100) on MET1 for NET FE_OFN93_n26456. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at (1458.100 1513.100) on MET1 for NET FE_OFN95_n26458. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (1102.525 1292.300) on MET1 for NET FE_PDN602_n25649. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (990.525 1045.075) on MET1 for NET FE_PDN603_n26587. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (1448.300 1227.225) on MET1 for NET FE_PDN604_n9442. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (1460.925 1227.075) on MET1 for NET FE_PDN605_n25803. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (1488.925 1318.300) on MET1 for NET FE_PDN606_n17726. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (907.925 2111.075) on MET1 for NET FE_PDN607_n13236. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (1225.725 2098.300) on MET1 for NET FE_PDN608_n16487. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (1414.725 2111.075) on MET1 for NET FE_PDN609_n16482. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (1409.125 2111.075) on MET1 for NET FE_PDN610_n16538. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#88 routed nets are extracted.
#    67 (0.38%) extracted nets are partially routed.
#17377 routed nets are imported.
#83 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 17548.
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 67
#
#Start data preparation...
#
#Data preparation is done on Sun Apr 30 22:35:50 2023
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Apr 30 22:35:51 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1026         911       14520    88.32%
#  Metal 2        V         981         834       14520    47.40%
#  Metal 3        H        1015         922       14520    48.55%
#  Metal 4        V         942         873       14520    48.26%
#  --------------------------------------------------------------
#  Total                   3965      47.16%  58080    58.13%
#
#  396 nets (2.26%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1031.30 (MB), peak = 1141.17 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1031.30 (MB), peak = 1141.17 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 83 (skipped).
#Total number of routable nets = 17465.
#Total number of nets in the design = 17548.
#
#67 routable nets have only global wires.
#17398 routable nets have only detail routed wires.
#395 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              67  
#-----------------------------
#        Total              67  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                395           17070  
#------------------------------------------------
#        Total                395           17070  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      1(0.03%)      0(0.00%)   (0.03%)
#   Metal 2      3(0.04%)      4(0.05%)   (0.09%)
#   Metal 3      3(0.04%)      0(0.00%)   (0.04%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      7(0.03%)      4(0.02%)   (0.04%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 396
#Total wire length = 2878538 um.
#Total half perimeter of net bounding box = 2300341 um.
#Total wire length on LAYER MET1 = 122954 um.
#Total wire length on LAYER MET2 = 782140 um.
#Total wire length on LAYER MET3 = 1261633 um.
#Total wire length on LAYER MET4 = 711811 um.
#Total number of vias = 149062
#Total number of multi-cut vias = 20 (  0.0%)
#Total number of single cut vias = 149042 (100.0%)
#Up-Via Summary (total 149062):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       66240 (100.0%)        20 (  0.0%)      66260
#  Metal 2       61884 (100.0%)         0 (  0.0%)      61884
#  Metal 3       20918 (100.0%)         0 (  0.0%)      20918
#-----------------------------------------------------------
#               149042 (100.0%)        20 (  0.0%)     149062 
#
#Max overcon = 2 tracks.
#Total overcon = 0.04%.
#Worst layer Gcell overcon rate = 0.04%.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1031.31 (MB), peak = 1141.17 (MB)
#
#
#Start data preparation for track assignment...
#
#Data preparation is done on Sun Apr 30 22:35:52 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1031.31 (MB), peak = 1141.17 (MB)
#Start Track Assignment.
#Done with 23 horizontal wires in 1 hboxes and 28 vertical wires in 1 hboxes.
#Done with 2 horizontal wires in 1 hboxes and 3 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 396
#Total wire length = 2878585 um.
#Total half perimeter of net bounding box = 2300341 um.
#Total wire length on LAYER MET1 = 122959 um.
#Total wire length on LAYER MET2 = 782151 um.
#Total wire length on LAYER MET3 = 1261642 um.
#Total wire length on LAYER MET4 = 711832 um.
#Total number of vias = 149055
#Total number of multi-cut vias = 20 (  0.0%)
#Total number of single cut vias = 149035 (100.0%)
#Up-Via Summary (total 149055):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       66235 (100.0%)        20 (  0.0%)      66255
#  Metal 2       61882 (100.0%)         0 (  0.0%)      61882
#  Metal 3       20918 (100.0%)         0 (  0.0%)      20918
#-----------------------------------------------------------
#               149035 (100.0%)        20 (  0.0%)     149055 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1019.55 (MB), peak = 1141.17 (MB)
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 22.32 (MB)
#Total memory = 1019.55 (MB)
#Peak memory = 1141.17 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 31.5% of the total area was rechecked for DRC, and 7.0% required routing.
#    number of violations = 50
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1         23       10       33
#	MET2          4       13       17
#	Totals       27       23       50
#33 out of 14723 instances need to be verified(marked ipoed).
#1.5% of the total area is being checked for drcs
#1.5% of the total area was checked
#    number of violations = 200
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1         66      110      176
#	MET2          5       19       24
#	Totals       71      129      200
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1065.61 (MB), peak = 1141.17 (MB)
#start 1st optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1          0        2        2
#	MET2          1        2        3
#	Totals        1        4        5
#    number of process antenna violations = 40
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1065.99 (MB), peak = 1141.17 (MB)
#start 2nd optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	MET1          2        2
#	Totals        2        2
#    number of process antenna violations = 40
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1065.99 (MB), peak = 1141.17 (MB)
#start 3rd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	MET1          0        0
#	MET2          1        1
#	Totals        1        1
#    number of process antenna violations = 40
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1065.99 (MB), peak = 1141.17 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1065.99 (MB), peak = 1141.17 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 396
#Total wire length = 2878164 um.
#Total half perimeter of net bounding box = 2300341 um.
#Total wire length on LAYER MET1 = 122996 um.
#Total wire length on LAYER MET2 = 781679 um.
#Total wire length on LAYER MET3 = 1261508 um.
#Total wire length on LAYER MET4 = 711981 um.
#Total number of vias = 149140
#Total number of multi-cut vias = 20 (  0.0%)
#Total number of single cut vias = 149120 (100.0%)
#Up-Via Summary (total 149140):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       66231 (100.0%)        20 (  0.0%)      66251
#  Metal 2       61919 (100.0%)         0 (  0.0%)      61919
#  Metal 3       20970 (100.0%)         0 (  0.0%)      20970
#-----------------------------------------------------------
#               149120 (100.0%)        20 (  0.0%)     149140 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = 46.45 (MB)
#Total memory = 1065.99 (MB)
#Peak memory = 1141.17 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 994.96 (MB), peak = 1141.17 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 396
#Total wire length = 2878164 um.
#Total half perimeter of net bounding box = 2300341 um.
#Total wire length on LAYER MET1 = 122996 um.
#Total wire length on LAYER MET2 = 781679 um.
#Total wire length on LAYER MET3 = 1261508 um.
#Total wire length on LAYER MET4 = 711981 um.
#Total number of vias = 149140
#Total number of multi-cut vias = 20 (  0.0%)
#Total number of single cut vias = 149120 (100.0%)
#Up-Via Summary (total 149140):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       66231 (100.0%)        20 (  0.0%)      66251
#  Metal 2       61919 (100.0%)         0 (  0.0%)      61919
#  Metal 3       20970 (100.0%)         0 (  0.0%)      20970
#-----------------------------------------------------------
#               149120 (100.0%)        20 (  0.0%)     149140 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = -24.58 (MB)
#Total memory = 994.96 (MB)
#Peak memory = 1141.17 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = -92.37 (MB)
#Total memory = 922.88 (MB)
#Peak memory = 1141.17 (MB)
#Number of warnings = 98
#Total number of warnings = 211
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Apr 30 22:36:12 2023
#
**optDesign ... cpu = 0:01:08, real = 0:01:08, mem = 1009.6M, totSessionCpu=0:13:59 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'computer' of instances=14723 and nets=17548 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design computer.
RC Extraction called in multi-corner(3) mode.
Process corner(s) are loaded.
 Corner: ams_rc_corner_wc
 Corner: ams_rc_corner_typ
 Corner: ams_rc_corner_bc
extractDetailRC Option : -outfile /tmp/computer_69106_nfepYg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1       2   
Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1009.6M)
Extracted 10.0005% (CPU Time= 0:00:00.7  MEM= 1065.6M)
Extracted 20.0006% (CPU Time= 0:00:01.0  MEM= 1065.6M)
Extracted 30.0007% (CPU Time= 0:00:01.4  MEM= 1069.6M)
Extracted 40.0008% (CPU Time= 0:00:01.6  MEM= 1069.6M)
Extracted 50.0009% (CPU Time= 0:00:02.1  MEM= 1069.6M)
Extracted 60.0005% (CPU Time= 0:00:02.3  MEM= 1069.6M)
Extracted 70.0006% (CPU Time= 0:00:02.7  MEM= 1069.6M)
Extracted 80.0007% (CPU Time= 0:00:03.2  MEM= 1069.6M)
Extracted 90.0008% (CPU Time= 0:00:03.5  MEM= 1069.6M)
Extracted 100% (CPU Time= 0:00:04.2  MEM= 1069.6M)
Number of Extracted Resistors     : 386452
Number of Extracted Ground Cap.   : 397370
Number of Extracted Coupling Cap. : 1181364
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: ams_rc_corner_wc
 Corner: ams_rc_corner_typ
 Corner: ams_rc_corner_bc
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1026.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.0  Real Time: 0:00:05.0  MEM: 1024.344M)
Finished Generating Timing Windows
**optDesign ... cpu = 0:01:13, real = 0:01:13, mem = 1022.3M, totSessionCpu=0:14:04 **
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1024.4M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1024.4M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 1026.6M, InitMEM = 1024.4M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1116.75 CPU=0:00:13.8 REAL=0:00:14.0)
*** CDM Built up (cpu=0:00:15.3  real=0:00:15.0  mem= 1116.8M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1116.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1082.8M)
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1118.55 CPU=0:00:30.1 REAL=0:00:30.0)
*** CDM Built up (cpu=0:00:30.1  real=0:00:30.0  mem= 1118.6M) ***
*** Done Building Timing Graph (cpu=0:00:48, real=0:00:47, mem=1080.39M, totSessionCpu=0:14:52).
Setting latch borrow mode to budget during optimization.
Running setup recovery post routing.
**optDesign ... cpu = 0:02:03, real = 0:02:03, mem = 1084.4M, totSessionCpu=0:14:54 **
Checking DRV degradation...
Skipping DRV degradation check as timing recovery is disabled or not needed
Skipping setup slack recovery as setup timing is met
*** Done Building Timing Graph (cpu=0:00:00, real=0:00:00, mem=1084.41M, totSessionCpu=0:14:54).
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1084.41M, totSessionCpu=0:14:54 .
**optDesign ... cpu = 0:02:03, real = 0:02:03, mem = 1084.4M, totSessionCpu=0:14:54 **

Active setup views: func_max func_typ func_min 
Active hold views: func_max func_typ func_min 
Latch borrow mode reset to max_borrow
Active setup views: func_max func_typ func_min 
Active hold views: func_max func_typ func_min 
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:03, real = 0:02:03, mem = 1084.4M, totSessionCpu=0:14:55 **
Found active setup analysis view func_max
Found active setup analysis view func_typ
Found active setup analysis view func_min
Found active hold analysis view func_max
Found active hold analysis view func_typ
Found active hold analysis view func_min

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 2932.1  | 2932.1  | 2973.5  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  13139  |  10001  |  4210   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.225%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:05, real = 0:02:06, mem = 1084.4M, totSessionCpu=0:14:57 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
<CMD> optDesign -postRoute -drv
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**WARN: (ENCOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell BUDU12P is dont_touch but not dont_use
			Cell BUDU12P is dont_touch but not dont_use
			Cell BUDU12P is dont_touch but not dont_use
			Cell BT8SP is dont_touch but not dont_use
			Cell BT8SP is dont_touch but not dont_use
			Cell BT8SP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBT8SMP is dont_touch but not dont_use
			Cell BBT8SMP is dont_touch but not dont_use
			Cell BBT8SMP is dont_touch but not dont_use
			Cell ISP is dont_touch but not dont_use
			Cell ISP is dont_touch but not dont_use
			Cell ISP is dont_touch but not dont_use
			Cell BBCU24SMP is dont_touch but not dont_use
			Cell BBCU24SMP is dont_touch but not dont_use
			Cell BBCU24SMP is dont_touch but not dont_use
			Cell BBTD16SP is dont_touch but not dont_use
			Cell BBTD16SP is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1084.4M, totSessionCpu=0:14:59 **
Begin checking placement ... (start mem=1084.4M, init mem=1084.4M)
*info: Placed = 14569          (Fixed = 658)
*info: Unplaced = 0           
Placement Density:73.22%(2176065/2971769)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1084.4M)
Limited Access feature "encUseAAEForPostRouteOpt" is Set. Starting AAE Based SI Opt 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
All-RC-Corners-Per-Net-In-Memory is turned ON...
Extraction called for design 'computer' of instances=14723 and nets=17548 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design computer.
RC Extraction called in multi-corner(3) mode.
Process corner(s) are loaded.
 Corner: ams_rc_corner_wc
 Corner: ams_rc_corner_typ
 Corner: ams_rc_corner_bc
extractDetailRC Option : -outfile /tmp/computer_69106_nfepYg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1       2   
Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1012.3M)
Extracted 10.0005% (CPU Time= 0:00:00.8  MEM= 1060.8M)
Extracted 20.0006% (CPU Time= 0:00:01.0  MEM= 1060.8M)
Extracted 30.0007% (CPU Time= 0:00:01.4  MEM= 1064.8M)
Extracted 40.0008% (CPU Time= 0:00:01.6  MEM= 1064.8M)
Extracted 50.0009% (CPU Time= 0:00:02.1  MEM= 1064.8M)
Extracted 60.0005% (CPU Time= 0:00:02.3  MEM= 1064.8M)
Extracted 70.0006% (CPU Time= 0:00:02.6  MEM= 1064.8M)
Extracted 80.0007% (CPU Time= 0:00:03.2  MEM= 1064.8M)
Extracted 90.0008% (CPU Time= 0:00:03.5  MEM= 1064.8M)
Extracted 100% (CPU Time= 0:00:04.1  MEM= 1064.8M)
Number of Extracted Resistors     : 386452
Number of Extracted Ground Cap.   : 397370
Number of Extracted Coupling Cap. : 1181364
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: ams_rc_corner_wc
 Corner: ams_rc_corner_typ
 Corner: ams_rc_corner_bc
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1028.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.0  Real Time: 0:00:05.0  MEM: 1026.781M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1032.8M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1032.8M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 1035.0M, InitMEM = 1032.8M)
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1119 CPU=0:00:13.6 REAL=0:00:14.0)
*** CDM Built up (cpu=0:00:14.7  real=0:00:15.0  mem= 1119.0M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1119.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1081.3M)
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1117.05 CPU=0:00:30.1 REAL=0:00:30.0)
*** CDM Built up (cpu=0:00:30.2  real=0:00:31.0  mem= 1117.1M) ***
*** Done Building Timing Graph (cpu=0:00:47, real=0:00:47, mem=1078.89M, totSessionCpu=0:15:52).
Found active setup analysis view func_max
Found active setup analysis view func_typ
Found active setup analysis view func_min
Found active hold analysis view func_max
Found active hold analysis view func_typ
Found active hold analysis view func_min

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 2932.1  | 2932.1  | 2973.5  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  13139  |  10001  |  4210   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.225%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:54, real = 0:00:54, mem = 1080.9M, totSessionCpu=0:15:53 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 1138.13M) ...
**INFO: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 22 io nets excluded
Info: 396 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1   |     1   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 2932.13 |          0|          0|  73.22  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 2932.13 |          0|          1|  73.23  |   0:00:01.0|    1325.9M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 2932.13 |          0|          0|  73.23  |   0:00:00.0|    1325.9M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:02.5 real=0:00:02.0 mem=1325.9M) ***

*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:15:57 mem=1242.6M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1242.6MB
Summary Report:
Instances move: 0 (out of 13911 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1242.6MB
*** Finished refinePlace (0:15:57 mem=1242.6M) ***
Density distribution unevenness ratio = 14.688%
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:59, real = 0:00:59, mem = 1202.4M, totSessionCpu=0:15:58 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1202.43M).
Found active setup analysis view func_max
Found active setup analysis view func_typ
Found active setup analysis view func_min
Found active hold analysis view func_max
Found active hold analysis view func_typ
Found active hold analysis view func_min

------------------------------------------------------------
     SI Timing Summary (cpu=0.06min real=0.07min mem=1202.4M)                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 2932.1  | 2932.1  | 2973.5  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  13139  |  10001  |  4210   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.225%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:00, real = 0:01:00, mem = 1202.4M, totSessionCpu=0:15:58 **
Found active setup analysis view func_max
Found active setup analysis view func_typ
Found active setup analysis view func_min
Found active hold analysis view func_max
Found active hold analysis view func_typ
Found active hold analysis view func_min

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 2932.1  | 2932.1  | 2973.5  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  13139  |  10001  |  4210   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.225%
Total number of glitch violations: 0
------------------------------------------------------------
Active setup views: func_max func_typ func_min 
Active hold views: func_max func_typ func_min 
Latch borrow mode reset to max_borrow
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Sun Apr 30 22:38:12 2023
#
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_GND_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_VDD_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_GND_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_VDD_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_GND_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_VDD_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_GND_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_VDD_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_GND_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_VDD_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_GND_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_VDD_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_GND_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin A of instance PADS_VDD_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRDB-682) Connectivity is broken at PIN A of INST U16115 connects to NET n12572 at location (451.500 1396.200) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET n12572 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST U16115 connects to NET n12574 at location (454.300 1398.800) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET n12574 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B of INST U16115 connects to NET n12682 at location (450.100 1397.500) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET n12682 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST U16115 connects to NET n16260 at location (452.900 1398.800) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET n16260 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-733) PIN Clock in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN DP in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SDI in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SDO in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN ScanEnable in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SegA in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SegB in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SegC in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SegD in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SegE in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SegF in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN SegG in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN Test in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN nCrank in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN nDigit[0] in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN nDigit[1] in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN nDigit[2] in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN nDigit[3] in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN nFork in CELL_VIEW computer,init does not have physical port.
#WARNING (NRDB-733) PIN nMode in CELL_VIEW computer,init does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version v14.26-s022 NR150713-1956/14_26-UB
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.630.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [3.000 - 3.630] has 4 nets.
#Voltage range [0.000 - 3.630] has 17541 nets.
# MET1         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.150
# MET2         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.200
# MET3         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.200
# MET4         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.300
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 1.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1088.68 (MB), peak = 1141.17 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN A at (450.175 1397.500) on MET1 for NET n12572. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at (452.900 1396.875) on MET1 for NET n12574. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at (448.700 1396.300) on MET1 for NET n12682. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (452.150 1396.300) on MET1 for NET n16260. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#5 routed nets are extracted.
#    4 (0.02%) extracted nets are partially routed.
#17460 routed nets are imported.
#83 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 17548.
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 4
#
#Start data preparation...
#
#Data preparation is done on Sun Apr 30 22:38:14 2023
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Apr 30 22:38:15 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1026         911       14520    88.32%
#  Metal 2        V         981         834       14520    47.40%
#  Metal 3        H        1015         922       14520    48.55%
#  Metal 4        V         942         873       14520    48.26%
#  --------------------------------------------------------------
#  Total                   3965      47.16%  58080    58.13%
#
#  396 nets (2.26%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1088.68 (MB), peak = 1141.17 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1097.30 (MB), peak = 1141.17 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 83 (skipped).
#Total number of routable nets = 17465.
#Total number of nets in the design = 17548.
#
#4 routable nets have only global wires.
#17461 routable nets have only detail routed wires.
#395 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               4  
#-----------------------------
#        Total               4  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                395           17070  
#------------------------------------------------
#        Total                395           17070  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 396
#Total wire length = 2878162 um.
#Total half perimeter of net bounding box = 2300340 um.
#Total wire length on LAYER MET1 = 122993 um.
#Total wire length on LAYER MET2 = 781679 um.
#Total wire length on LAYER MET3 = 1261508 um.
#Total wire length on LAYER MET4 = 711981 um.
#Total number of vias = 149140
#Total number of multi-cut vias = 20 (  0.0%)
#Total number of single cut vias = 149120 (100.0%)
#Up-Via Summary (total 149140):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       66231 (100.0%)        20 (  0.0%)      66251
#  Metal 2       61919 (100.0%)         0 (  0.0%)      61919
#  Metal 3       20970 (100.0%)         0 (  0.0%)      20970
#-----------------------------------------------------------
#               149120 (100.0%)        20 (  0.0%)     149140 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1097.39 (MB), peak = 1141.17 (MB)
#
#
#Start data preparation for track assignment...
#
#Data preparation is done on Sun Apr 30 22:38:16 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1097.39 (MB), peak = 1141.17 (MB)
#Start Track Assignment.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 396
#Total wire length = 2878162 um.
#Total half perimeter of net bounding box = 2300340 um.
#Total wire length on LAYER MET1 = 122993 um.
#Total wire length on LAYER MET2 = 781679 um.
#Total wire length on LAYER MET3 = 1261508 um.
#Total wire length on LAYER MET4 = 711981 um.
#Total number of vias = 149140
#Total number of multi-cut vias = 20 (  0.0%)
#Total number of single cut vias = 149120 (100.0%)
#Up-Via Summary (total 149140):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       66231 (100.0%)        20 (  0.0%)      66251
#  Metal 2       61919 (100.0%)         0 (  0.0%)      61919
#  Metal 3       20970 (100.0%)         0 (  0.0%)      20970
#-----------------------------------------------------------
#               149120 (100.0%)        20 (  0.0%)     149140 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1034.83 (MB), peak = 1141.17 (MB)
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -53.86 (MB)
#Total memory = 1034.83 (MB)
#Peak memory = 1141.17 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.0% of the total area was rechecked for DRC, and 0.2% required routing.
#    number of violations = 0
#1 out of 14723 instances need to be verified(marked ipoed).
#0.1% of the total area is being checked for drcs
#0.1% of the total area was checked
#    number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1          1        2        3
#	Totals        1        2        3
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1066.75 (MB), peak = 1141.17 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1067.47 (MB), peak = 1141.17 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 396
#Total wire length = 2878152 um.
#Total half perimeter of net bounding box = 2300340 um.
#Total wire length on LAYER MET1 = 122988 um.
#Total wire length on LAYER MET2 = 781670 um.
#Total wire length on LAYER MET3 = 1261506 um.
#Total wire length on LAYER MET4 = 711988 um.
#Total number of vias = 149143
#Total number of multi-cut vias = 20 (  0.0%)
#Total number of single cut vias = 149123 (100.0%)
#Up-Via Summary (total 149143):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       66230 (100.0%)        20 (  0.0%)      66250
#  Metal 2       61919 (100.0%)         0 (  0.0%)      61919
#  Metal 3       20974 (100.0%)         0 (  0.0%)      20974
#-----------------------------------------------------------
#               149123 (100.0%)        20 (  0.0%)     149143 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 32.64 (MB)
#Total memory = 1067.47 (MB)
#Peak memory = 1141.17 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1038.85 (MB), peak = 1141.17 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 396
#Total wire length = 2878152 um.
#Total half perimeter of net bounding box = 2300340 um.
#Total wire length on LAYER MET1 = 122988 um.
#Total wire length on LAYER MET2 = 781670 um.
#Total wire length on LAYER MET3 = 1261506 um.
#Total wire length on LAYER MET4 = 711988 um.
#Total number of vias = 149143
#Total number of multi-cut vias = 20 (  0.0%)
#Total number of single cut vias = 149123 (100.0%)
#Up-Via Summary (total 149143):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       66230 (100.0%)        20 (  0.0%)      66250
#  Metal 2       61919 (100.0%)         0 (  0.0%)      61919
#  Metal 3       20974 (100.0%)         0 (  0.0%)      20974
#-----------------------------------------------------------
#               149123 (100.0%)        20 (  0.0%)     149143 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 4.02 (MB)
#Total memory = 1038.85 (MB)
#Peak memory = 1141.17 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = -137.93 (MB)
#Total memory = 966.76 (MB)
#Peak memory = 1141.17 (MB)
#Number of warnings = 47
#Total number of warnings = 258
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Apr 30 22:38:20 2023
#
**optDesign ... cpu = 0:01:09, real = 0:01:09, mem = 1065.8M, totSessionCpu=0:16:08 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'computer' of instances=14723 and nets=17548 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design computer.
RC Extraction called in multi-corner(3) mode.
Process corner(s) are loaded.
 Corner: ams_rc_corner_wc
 Corner: ams_rc_corner_typ
 Corner: ams_rc_corner_bc
extractDetailRC Option : -outfile /tmp/computer_69106_nfepYg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1       2   
Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1065.8M)
Extracted 10.0007% (CPU Time= 0:00:00.7  MEM= 1121.8M)
Extracted 20.0005% (CPU Time= 0:00:01.0  MEM= 1121.8M)
Extracted 30.0008% (CPU Time= 0:00:01.3  MEM= 1125.8M)
Extracted 40.0006% (CPU Time= 0:00:01.6  MEM= 1125.8M)
Extracted 50.0009% (CPU Time= 0:00:02.1  MEM= 1125.8M)
Extracted 60.0007% (CPU Time= 0:00:02.3  MEM= 1125.8M)
Extracted 70.0005% (CPU Time= 0:00:02.6  MEM= 1125.8M)
Extracted 80.0008% (CPU Time= 0:00:03.2  MEM= 1125.8M)
Extracted 90.0006% (CPU Time= 0:00:03.5  MEM= 1125.8M)
Extracted 100% (CPU Time= 0:00:04.1  MEM= 1125.8M)
Number of Extracted Resistors     : 386461
Number of Extracted Ground Cap.   : 397379
Number of Extracted Coupling Cap. : 1181408
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: ams_rc_corner_wc
 Corner: ams_rc_corner_typ
 Corner: ams_rc_corner_bc
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1082.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.9  Real Time: 0:00:05.0  MEM: 1082.500M)
Finished Generating Timing Windows
**optDesign ... cpu = 0:01:14, real = 0:01:14, mem = 1080.5M, totSessionCpu=0:16:13 **
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1082.5M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1082.5M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 1084.7M, InitMEM = 1082.5M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1172.71 CPU=0:00:13.5 REAL=0:00:13.0)
*** CDM Built up (cpu=0:00:15.0  real=0:00:15.0  mem= 1172.7M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1172.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1134.6M)
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1170.26 CPU=0:00:29.8 REAL=0:00:30.0)
*** CDM Built up (cpu=0:00:29.9  real=0:00:30.0  mem= 1170.3M) ***
*** Done Building Timing Graph (cpu=0:00:47, real=0:00:47, mem=1132.11M, totSessionCpu=0:17:00).
Setting latch borrow mode to budget during optimization.
Active setup views: func_max func_typ func_min 
Active hold views: func_max func_typ func_min 
Latch borrow mode reset to max_borrow
Active setup views: func_max func_typ func_min 
Active hold views: func_max func_typ func_min 
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:03, real = 0:02:03, mem = 1132.1M, totSessionCpu=0:17:02 **
Found active setup analysis view func_max
Found active setup analysis view func_typ
Found active setup analysis view func_min
Found active hold analysis view func_max
Found active hold analysis view func_typ
Found active hold analysis view func_min

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 2932.1  | 2932.1  | 2973.5  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  13139  |  10001  |  4210   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.225%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:05, real = 0:02:05, mem = 1132.1M, totSessionCpu=0:17:04 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
<CMD> timeDesign -postRoute -hold
 Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
Extraction called for design 'computer' of instances=14723 and nets=17548 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design computer.
RC Extraction called in multi-corner(3) mode.
Process corner(s) are loaded.
 Corner: ams_rc_corner_wc
 Corner: ams_rc_corner_typ
 Corner: ams_rc_corner_bc
extractDetailRC Option : -outfile /tmp/computer_69106_nfepYg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1       2   
Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1130.1M)
Extracted 10.0007% (CPU Time= 0:00:00.7  MEM= 1150.5M)
Extracted 20.0005% (CPU Time= 0:00:01.0  MEM= 1150.5M)
Extracted 30.0008% (CPU Time= 0:00:01.4  MEM= 1154.6M)
Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 1154.6M)
Extracted 50.0009% (CPU Time= 0:00:02.1  MEM= 1154.6M)
Extracted 60.0007% (CPU Time= 0:00:02.4  MEM= 1154.6M)
Extracted 70.0005% (CPU Time= 0:00:02.7  MEM= 1154.6M)
Extracted 80.0008% (CPU Time= 0:00:03.3  MEM= 1154.6M)
Extracted 90.0006% (CPU Time= 0:00:03.6  MEM= 1154.6M)
Extracted 100% (CPU Time= 0:00:04.2  MEM= 1154.6M)
Number of Extracted Resistors     : 386461
Number of Extracted Ground Cap.   : 397379
Number of Extracted Coupling Cap. : 1181408
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: ams_rc_corner_wc
 Corner: ams_rc_corner_typ
 Corner: ams_rc_corner_bc
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1118.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.1  Real Time: 0:00:05.0  MEM: 1124.555M)
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1050.5M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1050.5M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 1050.5M, InitMEM = 1050.5M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1133.75 CPU=0:00:13.5 REAL=0:00:13.0)
*** CDM Built up (cpu=0:00:14.9  real=0:00:15.0  mem= 1133.8M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1133.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1095.6M)
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1127.3 CPU=0:00:30.5 REAL=0:00:31.0)
*** CDM Built up (cpu=0:00:30.5  real=0:00:31.0  mem= 1127.3M) ***
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
Found active setup analysis view func_max
Found active setup analysis view func_typ
Found active setup analysis view func_min
Found active hold analysis view func_max
Found active hold analysis view func_typ
Found active hold analysis view func_min
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1132.62 CPU=0:00:14.0 REAL=0:00:14.0)
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1124.67 CPU=0:00:25.9 REAL=0:00:26.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.687  |  0.687  |  1.264  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  13139  |  10001  |  4210   |
+--------------------+---------+---------+---------+

Density: 73.225%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 95.88 sec
Total Real time: 96.0 sec
Total Memory Usage: 1008.386719 Mbytes
Reset AAE Options
<CMD> get_metric -value timing.setup.numViolatingPaths.all
<CMD> get_metric -value timing.hold.numViolatingPaths.all
<CMD> addFiller -cell FILL25 FILL10 FILL5 FILL2 -prefix FILLER
**WARN: (ENCSP-5215):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man ENCSP-5215' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 19 filler insts (cell FILL25 / prefix FILLER).
*INFO:   Added 423 filler insts (cell FILL10 / prefix FILLER).
*INFO:   Added 662 filler insts (cell FILL5 / prefix FILLER).
*INFO:   Added 1397 filler insts (cell FILL2 / prefix FILLER).
*INFO: Total 2501 filler insts added - prefix FILLER (CPU: 0:00:04.5).
For 2501 new insts, *** Applied 9 GNC rules (cpu = 0:00:00.0)
<CMD> addFiller -cell FILLRT25 FILLRT10 FILLRT5 FILLRT2 FILLRT1 -prefix FILLERRT
**WARN: (ENCSP-5215):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man ENCSP-5215' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 61 filler insts (cell FILLRT25 / prefix FILLERRT).
*INFO:   Added 1020 filler insts (cell FILLRT10 / prefix FILLERRT).
*INFO:   Added 1708 filler insts (cell FILLRT5 / prefix FILLERRT).
*INFO:   Added 4478 filler insts (cell FILLRT2 / prefix FILLERRT).
*INFO:   Added 3689 filler insts (cell FILLRT1 / prefix FILLERRT).
*INFO: Total 10956 filler insts added - prefix FILLERRT (CPU: 0:00:00.8).
For 10956 new insts, *** Applied 9 GNC rules (cpu = 0:00:00.0)
<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Apr 30 22:40:57 2023

Design Name: computer
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (2541.0250, 2519.2000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 22:40:58 **** Processed 5000 nets.
**** 22:40:58 **** Processed 10000 nets.
**** 22:40:58 **** Processed 15000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sun Apr 30 22:40:59 2023
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.3  MEM: 1.000M)

<CMD> get_metric -value verify.conn
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1013.4) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 7600
VG: elapsed time: 23.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:23.7  MEM: 489.8M)

<CMD> get_metric -value verify.geom.total
<CMD_INTERNAL> print {CHIP SIZE IS {{0.0 0.0 2541.025 2519.2}}}
CHIP SIZE IS {{0.0 0.0 2541.025 2519.2}}
<CMD> saveDesign routed.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
Redoing specifyClockTree ...
Checking spec file integrity...
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: computer, View: routed
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 421 strips and 798 vias are crated in OA database.
Created 28180 insts; 56826 instTerms; 17548 nets; 80618 routes.
TIMER: Write OA to disk: 0h 0m  0.29s cpu {0h 0m 1s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  1.59s cpu {0h 0m 2s elapsed} Memory = 0.0
Saving AAE Data ...
Saving clock tree spec file '/home/yz17g22/mydocuments/design/system_on_chip/github/local_chip/place_and_route/FEOADesignlib/computer/routed/computer.ctstch' ...
Saving configuration ...
Saving preference file /home/yz17g22/mydocuments/design/system_on_chip/github/local_chip/place_and_route/FEOADesignlib/computer/routed/enc.pref.tcl ...
Saving sdp information ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign DB/computer_final.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
Redoing specifyClockTree ...
Checking spec file integrity...
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: computer, View: computer_final
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 421 strips and 798 vias are crated in OA database.
Created 28180 insts; 56826 instTerms; 17548 nets; 80618 routes.
TIMER: Write OA to disk: 0h 0m  0.30s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  1.56s cpu {0h 0m 1s elapsed} Memory = 0.0
Saving AAE Data ...
Saving clock tree spec file '/home/yz17g22/mydocuments/design/system_on_chip/github/local_chip/place_and_route/FEOADesignlib/computer/computer_final/computer.ctstch' ...
Saving configuration ...
Saving preference file /home/yz17g22/mydocuments/design/system_on_chip/github/local_chip/place_and_route/FEOADesignlib/computer/computer_final/enc.pref.tcl ...
Saving sdp information ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> defOut -floorplan -netlist -routing ./computer_final.def
Writing DEF file './computer_final.def', current time is Sun Apr 30 22:41:28 2023 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file './computer_final.def' is written, current time is Sun Apr 30 22:41:29 2023 ...
<CMD> streamOut ./computer_final_fe.gds -mapFile gds2.map -libName DesignLib -structureName computer -attachInstanceName 13 -attachNetName 13 -stripes 1 -units 1000 -mode ALL
Parse map file...
**WARN: (ENCOGDS-399):	 Only 1 layer(s) (MET1) of a VIA object is(are) specified in map file 'gds2.map'. A VIA object needs 3 layers (POLY2 CONT MET1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): POLY2 CONT or remove VIA construct(s) from the map file for the following layer(s): MET1.
Type 'man ENCOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    35                              MET1
    36                              VIA1
    37                              MET2
    38                              VIA2
    39                              MET3
    41                              VIA3
    42                              MET4
    61                              MET1
    61                              MET2
    61                              MET3
    61                              MET4


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          28180

Ports/Pins                             0

Nets                              233559
    metal layer MET1               16235
    metal layer MET2              106076
    metal layer MET3               75705
    metal layer MET4               35543

    Via Instances                 149143

Special Nets                         421
    metal layer MET1                 406
    metal layer MET2                   5
    metal layer MET3                   4
    metal layer MET4                   6

    Via Instances                    798

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  22
    metal layer MET4                  22


Blockages                              0


Custom Text                            0


Custom Box                             0

######Streamout is finished!
<CMD_INTERNAL> print {---# Write PinList to File: ./computer.ports}
---# Write PinList to File: ./computer.ports
<CMD> deselectAll
<CMD> selectIOPin *
<CMD> reportSelect


             Object Type : IO Pin
                    Name : SegG
                   Layer : M4
                Location : 2487.9 1743.4
                   Width : -0.001
                   Depth : -0.001
                  Status : FIXED
                     USE : SIGNAL


             Object Type : IO Pin
                    Name : nFork
                   Layer : M4
                Location : 1410.4 52.9
                   Width : -0.001
                   Depth : -0.001
                  Status : FIXED
                     USE : SIGNAL


             Object Type : IO Pin
                    Name : Clock
                   Layer : M4
                Location : 52.9 1986.4
                   Width : -0.001
                   Depth : -0.001
                  Status : FIXED
                     USE : SIGNAL


             Object Type : IO Pin
                    Name : SegB
                   Layer : M4
                Location : 850.4 2465.9
                   Width : -0.001
                   Depth : -0.001
                  Status : FIXED
                     USE : SIGNAL


             Object Type : IO Pin
                    Name : SDO
                   Layer : M4
                Location : 52.9 774.4
                   Width : -0.001
                   Depth : -0.001
                  Status : FIXED
                     USE : SIGNAL


             Object Type : IO Pin
                    Name : nTrip
                   Layer : M4
                Location : 850.4 52.9
                   Width : -0.001
                   Depth : -0.001
                  Status : FIXED
                     USE : SIGNAL


             Object Type : IO Pin
                    Name : SegA
                   Layer : M4
                Location : 570.4 2465.9
                   Width : -0.001
                   Depth : -0.001
                  Status : FIXED
                     USE : SIGNAL


             Object Type : IO Pin
                    Name : SegD
                   Layer : M4
                Location : 1690.4 2465.9
                   Width : -0.001
                   Depth : -0.001
                  Status : FIXED
                     USE : SIGNAL


             Object Type : IO Pin
                    Name : SegE
                   Layer : M4
                Location : 1970.4 2465.9
                   Width : -0.001
                   Depth : -0.001
                  Status : FIXED
                     USE : SIGNAL


             Object Type : IO Pin
                    Name : SegC
                   Layer : M4
                Location : 1130.4 2465.9
                   Width : -0.001
                   Depth : -0.001
                  Status : FIXED
                     USE : SIGNAL


             Object Type : IO Pin
                    Name : DP
                   Layer : M4
                Location : 2487.9 1501.4
                   Width : -0.001
                   Depth : -0.001
                  Status : FIXED
                     USE : SIGNAL


             Object Type : IO Pin
                    Name : nCrank
                   Layer : M4
                Location : 1690.4 52.9
                   Width : -0.001
                   Depth : -0.001
                  Status : FIXED
                     USE : SIGNAL


             Object Type : IO Pin
                    Name : SegF
                   Layer : M4
                Location : 2487.9 1986.4
                   Width : -0.001
                   Depth : -0.001
                  Status : FIXED
                     USE : SIGNAL


             Object Type : IO Pin
                    Name : Test
                   Layer : M4
                Location : 52.9 1259.4
                   Width : -0.001
                   Depth : -0.001
                  Status : FIXED
                     USE : SIGNAL


             Object Type : IO Pin
                    Name : SDI
                   Layer : M4
                Location : 52.9 1016.4
                   Width : -0.001
                   Depth : -0.001
                  Status : FIXED
                     USE : SIGNAL


             Object Type : IO Pin
                    Name : nDigit[0]
                   Layer : M4
                Location : 2487.9 1016.4
                   Width : -0.001
                   Depth : -0.001
                  Status : FIXED
                     USE : SIGNAL


             Object Type : IO Pin
                    Name : nDigit[1]
                   Layer : M4
                Location : 2487.9 774.4
                   Width : -0.001
                   Depth : -0.001
                  Status : FIXED
                     USE : SIGNAL


             Object Type : IO Pin
                    Name : nDigit[2]
                   Layer : M4
                Location : 2487.9 532.4
                   Width : -0.001
                   Depth : -0.001
                  Status : FIXED
                     USE : SIGNAL


             Object Type : IO Pin
                    Name : nDigit[3]
                   Layer : M4
                Location : 1970.4 52.9
                   Width : -0.001
                   Depth : -0.001
                  Status : FIXED
                     USE : SIGNAL


             Object Type : IO Pin
                    Name : nReset
                   Layer : M4
                Location : 52.9 1743.4
                   Width : -0.001
                   Depth : -0.001
                  Status : FIXED
                     USE : SIGNAL


             Object Type : IO Pin
                    Name : ScanEnable
                   Layer : M4
                Location : 52.9 532.4
                   Width : -0.001
                   Depth : -0.001
                  Status : FIXED
                     USE : SIGNAL


             Object Type : IO Pin
                    Name : nMode
                   Layer : M4
                Location : 570.4 52.9
                   Width : -0.001
                   Depth : -0.001
                  Status : FIXED
                     USE : SIGNAL
<CMD> deselectAll
<CMD_INTERNAL> print {---# End Write PinList}
---# End Write PinList
<CMD_INTERNAL> print {---# Writing Ports to File now: ./computer.ports}
---# Writing Ports to File now: ./computer.ports
<CMD> getLogFileName
<CMD_INTERNAL> print {---# 22 Ports found}
---# 22 Ports found
<CMD> saveNetlist ./computer_final.v
Writing Netlist "./computer_final.v" ...
<CMD> saveNetlist ./computer_final_fillcap.v -excludeLeafCell -includePhysicalInst -excludeCellInst { FILLRT1 FILLRT2 FILLRT5 FILLRT10 FILLRT25 FILL1 ENDCAPL ENDCAPR ENDCAP  PERI_SPACER_100_P PERI_SPACER_50_P PERI_SPACER_20_P PERI_SPACER_10_P PERI_SPACER_5_P PERI_SPACER_2_P PERI_SPACER_1_P PERI_SPACER_01_P CORNERP  }
Writing Netlist "./computer_final_fillcap.v" ...
Warning (Quiet mode): There are 2 pg terms not connected to  global special net.
**WARN: (ENCVL-505):	PG terms are not connected to global pg nets.
**WARN: (ENCVL-520):	P/G pin 'A' of instance 'PADS_GND_1' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man ENCVL-520' for more detail.
**WARN: (ENCVL-520):	P/G pin 'A' of instance 'PADS_VDD_1' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man ENCVL-520' for more detail.
Pwr name (\vdd! ).
Pwr name (\vdd3o! ).
Pwr name (\vdd3r1! ).
Pwr name (\vdd3r2! ).
Gnd name (\gnd! ).
Gnd name (\gnd3o! ).
Gnd name (\gnd3r! ).
4 Pwr names and 3 Gnd names.
<CMD> setExtractRCMode -engine postRoute -effortLevel low
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'computer' of instances=28180 and nets=17548 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design computer.
RC Extraction called in multi-corner(3) mode.
Process corner(s) are loaded.
 Corner: ams_rc_corner_wc
 Corner: ams_rc_corner_typ
 Corner: ams_rc_corner_bc
extractDetailRC Option : -outfile /tmp/computer_69106_nfepYg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1       2   
Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1127.2M)
Extracted 10.0007% (CPU Time= 0:00:00.7  MEM= 1183.2M)
Extracted 20.0005% (CPU Time= 0:00:01.0  MEM= 1183.2M)
Extracted 30.0008% (CPU Time= 0:00:01.4  MEM= 1187.2M)
Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 1187.2M)
Extracted 50.0009% (CPU Time= 0:00:02.1  MEM= 1187.2M)
Extracted 60.0007% (CPU Time= 0:00:02.4  MEM= 1187.2M)
Extracted 70.0005% (CPU Time= 0:00:02.7  MEM= 1187.2M)
Extracted 80.0008% (CPU Time= 0:00:03.3  MEM= 1187.2M)
Extracted 90.0006% (CPU Time= 0:00:03.6  MEM= 1187.2M)
Extracted 100% (CPU Time= 0:00:04.2  MEM= 1187.2M)
Number of Extracted Resistors     : 386461
Number of Extracted Ground Cap.   : 397379
Number of Extracted Coupling Cap. : 1181408
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: ams_rc_corner_wc
 Corner: ams_rc_corner_typ
 Corner: ams_rc_corner_bc
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1151.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.1  Real Time: 0:00:05.0  MEM: 1147.172M)
<CMD> rcOut -spef ./computer_final.spef
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:ams_rc_corner_wc
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.9  MEM= 1147.2M)
<CMD> setExtractRCMode -engine postRoute -effortLevel signoff
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'computer' of instances=28180 and nets=17548 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Encounter to file '/tmp/tmp_qrc_OZpdKG/tmp.lef'.
Writing DEF file '/tmp/tmp_qrc_OZpdKG/qrc.def.gz', current time is Sun Apr 30 22:41:36 2023 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/tmp_qrc_OZpdKG/qrc.def.gz' is written, current time is Sun Apr 30 22:41:36 2023 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
18.1.2-s132 Thu May 10 00:43:37 PDT 2018
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2018 Cadence Design Systems,
Inc.



INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:

extract \
	 -selection "all" \
	 -type "rc_coupled"
extraction_setup \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CONT  via_m1_p1  " \
		"POLY1  poly1  " \
		"MET1  met1  " \
		"VIA1  via_m2_m1  " \
		"MET2  met2  " \
		"VIA2  via_m3_m2  " \
		"MET3  met3  " \
		"VIA3  via_m4_m3  " \
		"MET4  met4  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/tmp_qrc_OZpdKG/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_69106_20230430_22:41:35.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/tmp_qrc_OZpdKG" \
	 -file_name "computer" \
	 -temporary_directory_name "/tmp/tmp_qrc_OZpdKG"
process_technology \
	 -technology_corner \
		"ams_rc_corner_wc" \
		"ams_rc_corner_typ" \
		"ams_rc_corner_bc" \
	 -technology_library_file "/tmp/tmp_qrc_OZpdKG/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25 \
		25 \
		25




INFO (EXTGRMP-102) : Starting at 2023-Apr-30 22:41:37 (2023-Apr-30 21:41:37 GMT) on host
srv02749 with pid 35334.
Running binary as: 
 /eda/cadence/ext/tools/extraction/bin/64bit/qrc -cmd
/tmp/tmp_qrc_OZpdKG/qrc.cmd /tmp/tmp_qrc_OZpdKG/qrc.def.gz  

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/tmp_qrc_OZpdKG/qrc.cmd"
"/tmp/tmp_qrc_OZpdKG/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_69106_20230430_22:41:35.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name = "/tmp/tmp_qrc_OZpdKG"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option user_comment = ""

INFO (EXTGRMP-143) : Option output_cache_directory_name = "/tmp/tmp_qrc_OZpdKG/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "computer"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option output_incomplete_nets_type = "no_pin one_pin disconnected_pin
multiple_partitions floating_resistors"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "100.0"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option ignore_conn_to_bump = "true"

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option enable_active_fill_via_processing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option include_gate_forming_layers = "false"

INFO (EXTGRMP-143) : Option strict_error_reporting = "false"

INFO (EXTGRMP-143) : Option LEF files = "/tmp/tmp_qrc_OZpdKG/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CONT --> via_m1_p1
POLY1 --> poly1
MET1 --> met1
VIA1 --> via_m2_m1
MET2 --> met2
VIA2 --> via_m3_m2
MET3 --> met3
VIA3 --> via_m4_m3
MET4 --> met4

INFO (EXTGRMP-276) : Gds/Oasis Layer Map settings were not specified.

INFO (EXTGRMP-548) : Gds/Oasis Fill layer Map settings were not specified.

INFO (EXTGRMP-550) : Gds/Oasis Active Fill layer Map settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Sun Apr 30 22:41:37 2023.

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

WARNING (EXTGRMP-330) : LEF layer "NTUB" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "NTUB" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "BNTUB" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "BNTUB" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "DIFF" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "DIFF" will not be extracted and will be ignored. 


WARNING (EXTGRMP-605) : Layer "POLY1" will not be extracted and will be ignored. 


WARNING (EXTGRMP-605) : Layer "POLY2" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "PAD" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-184) : Gray-box mode -type lef_obstruction was selected for extraction, but 16 macro definitions did not include any obstruction data. The first 10 were:
 ENDCAP FILL1 FILLANT1 FILLANT10 FILLANT2 FILLANT25 FILLANT5 FILLRT1 FILLRT10 FILLRT2
Check the library inputs and log files from library setup to determine whether there is a problem.

INFO (EXTGRMP-195) : Line 306: reading VIAS section. Expecting 33.

INFO (EXTGRMP-195) : Line 528: reading COMPONENTS section. Expecting 28180.

INFO (EXTGRMP-195) : Line 56891: reading PINS section. Expecting 22.

INFO (EXTGRMP-195) : Line 56938: reading SPECIALNETS section. Expecting 7.

INFO (EXTGRMP-195) : Line 58181: reading NETS section. Expecting 17487.

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Sun Apr 30 22:41:51 2023.

INFO (EXTHPY-247) : Preprocessing stage duration: 00:00:14.

INFO (EXTHPY-173) : Capacitance extraction started at Sun Apr 30 22:41:51 2023.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    1%

INFO (EXTHPY-104) :    2%

INFO (EXTHPY-104) :    3%

INFO (EXTHPY-104) :    4%

INFO (EXTHPY-104) :    5%

INFO (EXTHPY-104) :    6%

INFO (EXTHPY-104) :    7%

INFO (EXTHPY-104) :    8%

INFO (EXTHPY-104) :    9%

INFO (EXTHPY-104) :    10%

INFO (EXTHPY-104) :    11%

INFO (EXTHPY-104) :    12%

INFO (EXTHPY-104) :    13%

INFO (EXTHPY-104) :    14%

INFO (EXTHPY-104) :    15%

INFO (EXTHPY-104) :    16%

INFO (EXTHPY-104) :    17%

INFO (EXTHPY-104) :    18%

INFO (EXTHPY-104) :    19%

INFO (EXTHPY-104) :    20%

INFO (EXTHPY-104) :    21%

INFO (EXTHPY-104) :    22%

INFO (EXTHPY-104) :    23%

INFO (EXTHPY-104) :    24%

INFO (EXTHPY-104) :    25%

INFO (EXTHPY-104) :    26%

INFO (EXTHPY-104) :    27%

INFO (EXTHPY-104) :    28%

INFO (EXTHPY-104) :    29%

INFO (EXTHPY-104) :    30%

INFO (EXTHPY-104) :    31%

INFO (EXTHPY-104) :    32%

INFO (EXTHPY-104) :    33%

INFO (EXTHPY-104) :    34%

INFO (EXTHPY-104) :    35%

INFO (EXTHPY-104) :    36%

INFO (EXTHPY-104) :    37%

INFO (EXTHPY-104) :    38%

INFO (EXTHPY-104) :    39%

INFO (EXTHPY-104) :    40%

INFO (EXTHPY-104) :    41%

INFO (EXTHPY-104) :    42%

INFO (EXTHPY-104) :    43%

INFO (EXTHPY-104) :    44%

INFO (EXTHPY-104) :    45%

INFO (EXTHPY-104) :    46%

INFO (EXTHPY-104) :    47%

INFO (EXTHPY-104) :    48%

INFO (EXTHPY-104) :    49%

INFO (EXTHPY-104) :    50%

INFO (EXTHPY-104) :    51%

INFO (EXTHPY-104) :    52%

INFO (EXTHPY-104) :    53%

INFO (EXTHPY-104) :    54%

INFO (EXTHPY-104) :    55%

INFO (EXTHPY-104) :    56%

INFO (EXTHPY-104) :    57%

INFO (EXTHPY-104) :    58%

INFO (EXTHPY-104) :    59%

INFO (EXTHPY-104) :    60%

INFO (EXTHPY-104) :    61%

INFO (EXTHPY-104) :    62%

INFO (EXTHPY-104) :    63%

INFO (EXTHPY-104) :    64%

INFO (EXTHPY-104) :    65%

INFO (EXTHPY-104) :    66%

INFO (EXTHPY-104) :    67%

INFO (EXTHPY-104) :    68%

INFO (EXTHPY-104) :    69%

INFO (EXTHPY-104) :    70%

INFO (EXTHPY-104) :    71%

INFO (EXTHPY-104) :    72%

INFO (EXTHPY-104) :    73%

INFO (EXTHPY-104) :    74%

INFO (EXTHPY-104) :    75%

INFO (EXTHPY-104) :    76%

INFO (EXTHPY-104) :    77%

INFO (EXTHPY-104) :    78%

INFO (EXTHPY-104) :    79%

INFO (EXTHPY-104) :    80%

INFO (EXTHPY-104) :    81%

INFO (EXTHPY-104) :    82%

INFO (EXTHPY-104) :    83%

INFO (EXTHPY-104) :    84%

INFO (EXTHPY-104) :    85%

INFO (EXTHPY-104) :    86%

INFO (EXTHPY-104) :    87%

INFO (EXTHPY-104) :    88%

INFO (EXTHPY-104) :    89%

INFO (EXTHPY-104) :    90%

INFO (EXTHPY-104) :    91%

INFO (EXTHPY-104) :    92%

INFO (EXTHPY-104) :    93%

INFO (EXTHPY-104) :    94%

INFO (EXTHPY-104) :    95%

INFO (EXTHPY-104) :    96%

INFO (EXTHPY-104) :    97%

INFO (EXTHPY-104) :    98%

INFO (EXTHPY-104) :    99%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Sun Apr 30 22:42:56 2023.

INFO (EXTHPY-248) : Capacitance extraction duration: 00:01:05.

INFO (EXTHPY-175) : Output generation started at Sun Apr 30 22:42:56 2023.

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    10%

INFO (EXTSNZ-156) :    20%

INFO (EXTSNZ-156) :    30%

INFO (EXTSNZ-156) :    40%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    60%

INFO (EXTSNZ-156) :    70%

INFO (EXTSNZ-156) :    80%

INFO (EXTSNZ-156) :    90%

INFO (EXTHPY-176) : Output generation completed successfully at Sun Apr 30 22:43:05 2023.

INFO (EXTHPY-249) : Output generation duration: 00:00:09.

INFO (EXTHPY-143) : ---Summary of Stage Duration
 Preprocessing stage duration: 00:00:14.
 Capacitance extraction duration: 00:01:05.
 Output generation duration: 00:00:09.

Ending at 2023-Apr-30 22:43:06 (2023-Apr-30 21:43:06 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 18.1.2-s132 Thu May 10 00:43:37 PDT 2018
 IR Build No:             132 
 Techfile:                
    ams_rc_corner_wc
/tmp/tmp_qrc_OZpdKG/_qrc_techdir/ams_rc_corner_wc/qrcTechFile ; version:
12.1.0-s488
    ams_rc_corner_typ
/tmp/tmp_qrc_OZpdKG/_qrc_techdir/ams_rc_corner_typ/qrcTechFile ; version:
12.1.0-s488
    ams_rc_corner_bc
/tmp/tmp_qrc_OZpdKG/_qrc_techdir/ams_rc_corner_bc/qrcTechFile ; version:
12.1.0-s488 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL, 1 of
QRC_Advanced_Analysis 
 User Name:               yz17g22
 Host Name:               srv02749
 Host OS Release:         Linux 3.10.0-1160.88.1.el7.x86_64
 Host OS Version:         #1 SMP Sat Feb 18 13:27:00 UTC 2023
 Run duration:            00:01:06 CPU time, 00:01:29 clock time
 Max (Total) memory used: 481 MB
 Max (CPU) memory used:   438 MB
 Max Temp-Directory used: 114 MB
 Nets/hour:               953K nets/CPU-hr, 707K nets/clock-hr
 Design data:
    Components:           28180
    Phy components:       13853
    Nets:                 17487
    Unconnected pins:     0
 Warning messages:        24
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2023-Apr-30
22:43:06 (2023-Apr-30 21:43:06 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner ams_rc_corner_wc /tmp/tmp_qrc_OZpdKG/computer_ams_rc_corner_wc_25.spef.gz 
Spef available for 1 corner(s)but not available for 2 corner(s). Spef reading will be triggered only after spef for all active RC Corners are available.
spefIn Option :  -rc_corner ams_rc_corner_typ /tmp/tmp_qrc_OZpdKG/computer_ams_rc_corner_typ_25.spef.gz 
Spef available for 2 corner(s)but not available for 1 corner(s). Spef reading will be triggered only after spef for all active RC Corners are available.
spefIn Option :  -rc_corner ams_rc_corner_bc /tmp/tmp_qrc_OZpdKG/computer_ams_rc_corner_bc_25.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 1147.172M)


SPEF files for RC Corner ams_rc_corner_wc:
Top-level spef file '/tmp/tmp_qrc_OZpdKG/computer_ams_rc_corner_wc_25.spef.gz'.

Reading TopLevel spef file '/tmp/tmp_qrc_OZpdKG/computer_ams_rc_corner_wc_25.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  247092
Number of Ground Caps   :  212288
Number of Coupling Caps :  227410

SPEF files for RC Corner ams_rc_corner_typ:
Top-level spef file '/tmp/tmp_qrc_OZpdKG/computer_ams_rc_corner_typ_25.spef.gz'.

Reading TopLevel spef file '/tmp/tmp_qrc_OZpdKG/computer_ams_rc_corner_typ_25.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  247092
Number of Ground Caps   :  207068
Number of Coupling Caps :  193964

SPEF files for RC Corner ams_rc_corner_bc:
Top-level spef file '/tmp/tmp_qrc_OZpdKG/computer_ams_rc_corner_bc_25.spef.gz'.

Reading TopLevel spef file '/tmp/tmp_qrc_OZpdKG/computer_ams_rc_corner_bc_25.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  247092
Number of Ground Caps   :  202062
Number of Coupling Caps :  224172
RC Database Merging Started (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1147.2M)
 Corner: ams_rc_corner_wc
 Corner: ams_rc_corner_typ
 Corner: ams_rc_corner_bc
RC Database Merging Completed (CPU Time= 0:00:00.3  Real Time=0:00:01.0  MEM= 1147.2M)
***** SPEF Reading completed (CPU Time: 0:00:03.6 Real Time: 0:00:04.0 MEM: 1139.156M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
<CMD> rcOut -spef ./computer_final_qrc.spef
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:ams_rc_corner_wc
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.7  MEM= 1139.2M)
<CMD_INTERNAL> print {####    Saved data
}
####    Saved data

<CMD_INTERNAL> print {---# Save directory: .}
---# Save directory: .
<CMD_INTERNAL> print {---# DEF           : ./computer_final.def}
---# DEF           : ./computer_final.def
<CMD_INTERNAL> print {---# GDSII         : ./computer_final_fe.gds}
---# GDSII         : ./computer_final_fe.gds
<CMD_INTERNAL> print {---# VerilogNL     : ./computer_final.v}
---# VerilogNL     : ./computer_final.v
<CMD_INTERNAL> print {---# VerilogNL     : ./computer_final_fillcap.v (includes FILLCAPs)}
---# VerilogNL     : ./computer_final_fillcap.v (includes FILLCAPs)
<CMD_INTERNAL> print {---# Encounter SPEF: ./computer_final.spef}
---# Encounter SPEF: ./computer_final.spef
<CMD_INTERNAL> print {---# QRC SPEF      : ./computer_final_qrc.spef}
---# QRC SPEF      : ./computer_final_qrc.spef
<CMD_INTERNAL> print {---# Port List     : ./computer.ports}
---# Port List     : ./computer.ports
<CMD_INTERNAL> print {#### 
}
#### 

<CMD_INTERNAL> print {---# Analysis View: func_max
}
---# Analysis View: func_max

<CMD> write_sdf -version 2.1 -prec 3 -edges check_edge -average_typ_delays  -remashold -splitrecrem -splitsetuphold -force_calculation  -view $view $filename
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1137.2M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1137.2M)
Topological Sorting (CPU = 0:00:00.0, MEM = 1137.2M, InitMEM = 1137.2M)
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=1244.16 CPU=0:00:02.8 REAL=0:00:03.0)
Topological Sorting (CPU = 0:00:00.0, MEM = 1244.2M, InitMEM = 1244.2M)
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=1244.16 CPU=0:00:03.0 REAL=0:00:03.0)
Topological Sorting (CPU = 0:00:00.0, MEM = 1276.2M, InitMEM = 1276.2M)
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=1244.16 CPU=0:00:03.0 REAL=0:00:03.0)
Topological Sorting (CPU = 0:00:00.0, MEM = 1244.2M, InitMEM = 1244.2M)
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=1244.16 CPU=0:00:03.1 REAL=0:00:03.0)
Topological Sorting (CPU = 0:00:00.0, MEM = 1276.2M, InitMEM = 1276.2M)
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=1244.16 CPU=0:00:03.2 REAL=0:00:03.0)
Topological Sorting (CPU = 0:00:00.0, MEM = 1244.2M, InitMEM = 1244.2M)
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=1244.16 CPU=0:00:03.2 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:20.7  real=0:00:20.0  mem= 1276.2M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1276.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1238.0M)
SI iteration 2 ... 
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=1292.21 CPU=0:00:08.7 REAL=0:00:09.0)
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=1292.21 CPU=0:00:10.1 REAL=0:00:10.0)
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=1292.21 CPU=0:00:09.4 REAL=0:00:10.0)
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=1292.21 CPU=0:00:11.4 REAL=0:00:11.0)
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=1292.21 CPU=0:00:09.6 REAL=0:00:10.0)
AAE_INFO-618: Total number of nets in the design is 17548,  99.7 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=1292.21 CPU=0:00:11.5 REAL=0:00:11.0)
*** CDM Built up (cpu=0:01:01  real=0:01:01  mem= 1292.2M) ***
<CMD_INTERNAL> print {---# Created SDF: SDF/computer_func_max.sdf
}
---# Created SDF: SDF/computer_func_max.sdf

**WARN: (ENCOAX-5086):	Command 'saveOaDesign' is obsolete and has been replaced by 'saveDesign -cellview'. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'saveDesign -cellview'.
<CMD> saveDesign -cellview { computer_post_process computer layout }
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Redoing specifyClockTree ...
Checking spec file integrity...
----- oaOut ---------------------------
Saving OA database: Lib: computer_post_process, Cell: computer, View: layout
If the OA library being created is to be used for interoperability with Virtuoso version 6.1.5, SiP Layout 16.5, or other applications that have not been updated to support compressed databases,  set 'setOaxMode -compressLevel 0' before creating this library. Otherwise, using the library in those tools will require oazip to be run on the created library.
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 421 strips and 798 vias are crated in OA database.
Created 28180 insts; 56826 instTerms; 17548 nets; 80618 routes.
TIMER: Write OA to disk: 0h 0m  0.30s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  1.73s cpu {0h 0m 2s elapsed} Memory = 0.0
Saving AAE Data ...
Saving clock tree spec file '/home/yz17g22/mydocuments/design/system_on_chip/github/local_chip/place_and_route/computer_post_process/computer/layout/computer.ctstch' ...
Saving configuration ...
Saving preference file /home/yz17g22/mydocuments/design/system_on_chip/github/local_chip/place_and_route/computer_post_process/computer/layout/enc.pref.tcl ...
Saving sdp information ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD_INTERNAL> print {PLACE AND ROUTE COMPLETED}
PLACE AND ROUTE COMPLETED

*** Memory Usage v#1 (Current mem = 1100.941M, initial mem = 97.332M) ***
*** Message Summary: 324 warning(s), 0 error(s)

--- Ending "Encounter" (totcpu=0:22:24, real=0:22:56, mem=1100.9M) ---
