INFO: [VRFC 10-2263] Analyzing Verilog file "C:/bvp/project_7/project_7.sim/sim_1/synth/func/xsim/top_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m81
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/bvp/project_7/project_7.srcs/sim_1/new/new_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
