// Seed: 2436278595
module module_0 (
    input  tri1 id_0
    , id_3,
    output wire id_1
);
  reg  id_4;
  wire id_5 = 1;
  wire id_6;
  always id_4 <= #1 1 ? 1 : 1;
endmodule
module module_1 (
    input  uwire id_0,
    input  wire  id_1,
    output tri0  id_2,
    inout  tri0  id_3,
    input  wand  id_4,
    output uwire id_5
);
  assign id_2 = id_4;
  xnor primCall (id_5, id_4, id_1, id_3);
  module_0 modCall_1 (
      id_3,
      id_5
  );
  assign modCall_1.type_3 = 0;
endmodule
module module_2 (
    input tri id_0,
    input tri id_1,
    output supply0 id_2,
    output wor id_3,
    output wand id_4
);
  module_0 modCall_1 (
      id_0,
      id_3
  );
  assign modCall_1.type_7 = 0;
endmodule
