{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1579905106783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579905106788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 17:31:46 2020 " "Processing started: Fri Jan 24 17:31:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579905106788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1579905106788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cinnabon -c cinnabon " "Command: quartus_sta cinnabon -c cinnabon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1579905106788 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1579905106880 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1579905107486 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1579905107486 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1579905107556 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1579905107556 ""}
{ "Info" "ISTA_SDC_FOUND" "cinnabon.sdc " "Reading SDC File: 'cinnabon.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1579905108634 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cinnabon.sdc 15 *central_clk_div0* clock " "Ignored filter at cinnabon.sdc(15): *central_clk_div0* could not be matched with a clock" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1579905108687 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cinnabon.sdc 15 *_hssi_pcie_hip* clock " "Ignored filter at cinnabon.sdc(15): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1579905108688 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups cinnabon.sdc 15 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Ignored set_clock_groups at cinnabon.sdc(15): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1579905108688 ""}  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1579905108688 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups cinnabon.sdc 15 Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements " "Ignored set_clock_groups at cinnabon.sdc(15): Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1579905108688 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cinnabon.sdc 16 refclk*clkout clock " "Ignored filter at cinnabon.sdc(16): refclk*clkout could not be matched with a clock" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1579905108688 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cinnabon.sdc 16 *div0*coreclkout clock " "Ignored filter at cinnabon.sdc(16): *div0*coreclkout could not be matched with a clock" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1579905108688 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups cinnabon.sdc 16 Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements " "Ignored set_clock_groups at cinnabon.sdc(16): Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\] " "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\]" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1579905108689 ""}  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1579905108689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups cinnabon.sdc 16 Argument -group with value \[get_clocks \{ *div0*coreclkout\}\] contains zero elements " "Ignored set_clock_groups at cinnabon.sdc(16): Argument -group with value \[get_clocks \{ *div0*coreclkout\}\] contains zero elements" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1579905108689 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1579905108695 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1579905108695 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1579905108695 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1579905108695 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1579905108695 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1579905108695 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1579905108695 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1579905108695 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1579905108695 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1579905108695 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1579905108695 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1579905108695 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1579905108695 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1579905108695 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1579905108695 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1579905108695 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1579905108695 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1579905108695 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1579905108695 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1579905108695 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1579905108695 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1579905108695 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1579905108695 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1579905108695 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1579905108697 ""}
{ "Info" "ISTA_SDC_FOUND" "cinnabon_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'cinnabon_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1579905108701 ""}
{ "Info" "ISTA_SDC_FOUND" "cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1579905108728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 14 *refclk_export port or pin or register or keeper or net or combinational node or node " "Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1579905108818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1579905108819 ""}  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1579905108819 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1579905108823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1579905108823 ""}  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1579905108823 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1579905108827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1579905108827 ""}  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1579905108827 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1579905108828 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups altera_pci_express.sdc 18 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at altera_pci_express.sdc(18): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1579905108828 ""}  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1579905108828 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1579905108917 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1579905108917 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1579905108917 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1579905108917 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1579905108961 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1579905108966 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1579905109004 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1579905109375 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1579905109375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.463 " "Worst-case setup slack is -0.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905109408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905109408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.463             -42.756 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "   -0.463             -42.756 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905109408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.504               0.000 CLOCK_50  " "   11.504               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905109408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.062               0.000 n/a  " "   14.062               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905109408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1579905109408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.251 " "Worst-case hold slack is 0.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905109483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905109483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.251               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905109483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 CLOCK_50  " "    0.392               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905109483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.416               0.000 n/a  " "    5.416               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905109483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1579905109483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.946 " "Worst-case recovery slack is 2.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905109507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905109507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.946               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    2.946               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905109507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1579905109507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.031 " "Worst-case removal slack is 1.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905109532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905109532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.031               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    1.031               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905109532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1579905109532 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905109540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905109540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905109540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout  " "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905109540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.578               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.578               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905109540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.977               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.977               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905109540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.813               0.000 refclk  " "    4.813               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905109540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.666               0.000 CLOCK_50  " "    9.666               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905109540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905109540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905109540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1579905109540 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1579905109861 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579905109899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579905109899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579905109899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579905109899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.066 ns " "Worst Case Available Settling Time: 14.066 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579905109899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579905109899 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1579905109899 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1579905109908 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1579905109960 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1579905111313 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1579905111765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1579905111765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1579905111765 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1579905111765 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1579905111765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.216 " "Worst-case setup slack is 0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905111984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905111984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.216               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905111984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.125               0.000 CLOCK_50  " "   12.125               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905111984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.544               0.000 n/a  " "   14.544               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905111984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1579905111984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.259 " "Worst-case hold slack is 0.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905112056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905112056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.259               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905112056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 CLOCK_50  " "    0.345               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905112056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.967               0.000 n/a  " "    4.967               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905112056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1579905112056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.421 " "Worst-case recovery slack is 3.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905112083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905112083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.421               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.421               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905112083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1579905112083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.938 " "Worst-case removal slack is 0.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905112108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905112108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.938               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.938               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905112108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1579905112108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905112118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905112118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905112118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout  " "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905112118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.522               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.522               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905112118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.971               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.971               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905112118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.811               0.000 refclk  " "    4.811               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905112118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.651               0.000 CLOCK_50  " "    9.651               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905112118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905112118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905112118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1579905112118 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1579905112440 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579905112474 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579905112474 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579905112474 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579905112474 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.262 ns " "Worst Case Available Settling Time: 14.262 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579905112474 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579905112474 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1579905112474 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1579905112484 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1579905112914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1579905112914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1579905112914 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1579905112914 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1579905112914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.868 " "Worst-case setup slack is 3.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905112985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905112985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.868               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.868               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905112985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.365               0.000 CLOCK_50  " "   15.365               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905112985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.955               0.000 n/a  " "   16.955               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905112985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1579905112985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.089 " "Worst-case hold slack is 0.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905113062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905113062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.089               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905113062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 CLOCK_50  " "    0.172               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905113062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.740               0.000 n/a  " "    2.740               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905113062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1579905113062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.255 " "Worst-case recovery slack is 5.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905113092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905113092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.255               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    5.255               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905113092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1579905113092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.491 " "Worst-case removal slack is 0.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905113118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905113118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.491               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905113118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1579905113118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905113131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905113131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905113131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout  " "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905113131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.683               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.683               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905113131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.994               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.994               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905113131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.570               0.000 refclk  " "    4.570               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905113131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.252               0.000 CLOCK_50  " "    9.252               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905113131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905113131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579905113131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1579905113131 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1579905113427 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579905113460 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579905113460 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579905113460 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579905113460 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.052 ns " "Worst Case Available Settling Time: 15.052 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579905113460 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579905113460 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1579905113460 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1579905114266 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1579905114267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 21 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "927 " "Peak virtual memory: 927 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579905114520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 17:31:54 2020 " "Processing ended: Fri Jan 24 17:31:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579905114520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579905114520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579905114520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1579905114520 ""}
