#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec  3 14:07:16 2019
# Process ID: 159736
# Current directory: C:/Users/Aaron/Desktop/HMMs/Pynq_v1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent203888 C:\Users\Aaron\Desktop\HMMs\Pynq_v1\Pynq_v1.xpr
# Log file: C:/Users/Aaron/Desktop/HMMs/Pynq_v1/vivado.log
# Journal file: C:/Users/Aaron/Desktop/HMMs/Pynq_v1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {arduino_a0_a5 ( Arduino Pins A0 through A5 J1 ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_S_AXI_HP1 {0}] [get_bd_cells processing_system7_0]
endgroup
undo
undo
undo
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/HMM_Score/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
validate_bd_design
validate_bd_design -force
make_wrapper -files [get_files C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 {design_1_processing_system7_0_0_synth_1 design_1_axi_smc_0_synth_1}
export_simulation -of_objects [get_files C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.ip_user_files -ipstatic_source_dir C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.cache/compile_simlib/modelsim} {questa=C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.cache/compile_simlib/questa} {riviera=C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.cache/compile_simlib/riviera} {activehdl=C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property location {2 734 -113} [get_bd_cells processing_system7_0]
undo
redo
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets HMM_Score_m_axi_gmem] [get_bd_cells HMM_Score]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_cells rst_ps7_0_100M]
set_property location {4 1406 -367} [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_cells axi_smc]
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:HMM_Scoring:1.0 HMM_Scoring_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/HMM_Scoring_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/HMM_Scoring_0/s_axi_AXILiteS} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins HMM_Scoring_0/s_axi_AXILiteS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {arduino_a0_a5 ( Arduino Pins A0 through A5 J1 ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_SG} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_SG]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_MM2S]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
endgroup
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  design_1_HMM_Scoring_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_HMM_Scoring_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_HMM_Scoring_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_100M_1] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 {design_1_HMM_Scoring_0_1_synth_1 design_1_processing_system7_0_1_synth_1 design_1_axi_gpio_0_0_synth_1 design_1_axi_dma_0_0_synth_1 design_1_xbar_0_synth_1 design_1_axi_smc_1_synth_1}
export_simulation -of_objects [get_files C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.ip_user_files -ipstatic_source_dir C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.cache/compile_simlib/modelsim} {questa=C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.cache/compile_simlib/questa} {riviera=C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.cache/compile_simlib/riviera} {activehdl=C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets axi_dma_0_M_AXI_S2MM] [get_bd_intf_nets axi_dma_0_M_AXI_MM2S] [get_bd_intf_nets axi_dma_0_M_AXI_SG] [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_ps7_0_100M]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_intf_nets HMM_Scoring_0_m_axi_gmem] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_intf_ports arduino_a0_a5]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_cells HMM_Scoring_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:HMM_Scoring:1.0 HMM_Scoring_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/HMM_Scoring_0/s_axi_AXILiteS} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins HMM_Scoring_0/s_axi_AXILiteS]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
undo
undo
undo
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:HMM_Scoring:1.0 HMM_Scoring_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/HMM_Scoring_0/s_axi_AXILiteS} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins HMM_Scoring_0/s_axi_AXILiteS]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/HMM_Scoring_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
validate_bd_design
set_property location {4 1470 -159} [get_bd_cells processing_system7_0]
set_property location {2 925 -77} [get_bd_cells HMM_Scoring_0]
undo
undo
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
write_bd_tcl -force C:/Users/Aaron/Desktop/HMMs/Pynq_v1/design_1.tcl
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:HMM_Scoring:1.0 [get_ips  design_1_HMM_Scoring_0_3] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_HMM_Scoring_0_3] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_HMM_Scoring_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_HMM_Scoring_0_3_synth_1
export_simulation -of_objects [get_files C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.ip_user_files -ipstatic_source_dir C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.cache/compile_simlib/modelsim} {questa=C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.cache/compile_simlib/questa} {riviera=C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.cache/compile_simlib/riviera} {activehdl=C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
report_ip_status -name ip_status 
write_bd_tcl -force C:/Users/Aaron/Desktop/HMMs/Pynq_v1/HMM_v4.tcl
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:HMM_Scoring:1.0 [get_ips  design_1_HMM_Scoring_0_3] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_HMM_Scoring_0_3] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_HMM_Scoring_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.ip_user_files -ipstatic_source_dir C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.cache/compile_simlib/modelsim} {questa=C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.cache/compile_simlib/questa} {riviera=C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.cache/compile_simlib/riviera} {activehdl=C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
write_bd_tcl -force C:/Users/Aaron/Desktop/HMMs/Pynq_v1/HMM_v4.tcl
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:HMM_Scoring:1.0 [get_ips  design_1_HMM_Scoring_0_3] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_HMM_Scoring_0_3] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_HMM_Scoring_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_HMM_Scoring_0_3_synth_1
export_simulation -of_objects [get_files C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.ip_user_files -ipstatic_source_dir C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.cache/compile_simlib/modelsim} {questa=C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.cache/compile_simlib/questa} {riviera=C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.cache/compile_simlib/riviera} {activehdl=C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
report_ip_status -name ip_status 
write_bd_tcl -force C:/Users/Aaron/Desktop/HMMs/Pynq_v1/HMM_v4_3.tcl
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:HMM_Scoring:1.0 [get_ips  design_1_HMM_Scoring_0_3] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_HMM_Scoring_0_3] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_HMM_Scoring_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_HMM_Scoring_0_3_synth_1
export_simulation -of_objects [get_files C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.ip_user_files -ipstatic_source_dir C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.cache/compile_simlib/modelsim} {questa=C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.cache/compile_simlib/questa} {riviera=C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.cache/compile_simlib/riviera} {activehdl=C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
report_ip_status -name ip_status 
write_bd_tcl -force C:/Users/Aaron/Desktop/HMMs/Pynq_v1/HMM_v4_4.tcl
