{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 29 17:09:51 2022 " "Info: Processing started: Wed Jun 29 17:09:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/我的/课程资料/硬件基础实践/进阶版cpu/数据缓存器-dr/dr/dr.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /我的/课程资料/硬件基础实践/进阶版cpu/数据缓存器-dr/dr/dr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DR " "Info: Found entity 1: DR" {  } { { "../../数据缓存器-DR/DR/DR.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据缓存器-DR/DR/DR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/我的/课程资料/硬件基础实践/进阶版cpu/数据缓存器-dr/dr/lpm_latch8_dr.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /我的/课程资料/硬件基础实践/进阶版cpu/数据缓存器-dr/dr/lpm_latch8_dr.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_latch8_DR " "Info: Found entity 1: lpm_latch8_DR" {  } { { "../../数据缓存器-DR/DR/lpm_latch8_DR.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据缓存器-DR/DR/lpm_latch8_DR.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/我的/课程资料/硬件基础实践/进阶版cpu/运算器/alu/alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /我的/课程资料/硬件基础实践/进阶版cpu/运算器/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-func " "Info: Found design unit 1: ALU-func" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/我的/课程资料/硬件基础实践/进阶版cpu/操作控制器/oc/lpm_mux_a41.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /我的/课程资料/硬件基础实践/进阶版cpu/操作控制器/oc/lpm_mux_a41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux_A41 " "Info: Found entity 1: lpm_mux_A41" {  } { { "../../操作控制器/OC/lpm_mux_A41.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/操作控制器/OC/lpm_mux_A41.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/我的/课程资料/硬件基础实践/进阶版cpu/操作控制器/oc/lpm_mux_b41.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /我的/课程资料/硬件基础实践/进阶版cpu/操作控制器/oc/lpm_mux_b41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux_B41 " "Info: Found entity 1: lpm_mux_B41" {  } { { "../../操作控制器/OC/lpm_mux_B41.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/操作控制器/OC/lpm_mux_B41.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/我的/课程资料/硬件基础实践/进阶版cpu/操作控制器/oc/lpm_mux_oc41.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /我的/课程资料/硬件基础实践/进阶版cpu/操作控制器/oc/lpm_mux_oc41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux_oc41 " "Info: Found entity 1: lpm_mux_oc41" {  } { { "../../操作控制器/OC/lpm_mux_oc41.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/操作控制器/OC/lpm_mux_oc41.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/我的/课程资料/硬件基础实践/进阶版cpu/操作控制器/oc/oc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /我的/课程资料/硬件基础实践/进阶版cpu/操作控制器/oc/oc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OC " "Info: Found entity 1: OC" {  } { { "../../操作控制器/OC/OC.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/操作控制器/OC/OC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/我的/课程资料/硬件基础实践/进阶版cpu/通用寄存器/generalpurposeregister/generalpurposeregister.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /我的/课程资料/硬件基础实践/进阶版cpu/通用寄存器/generalpurposeregister/generalpurposeregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GeneralPurposeRegister " "Info: Found entity 1: GeneralPurposeRegister" {  } { { "../../通用寄存器/GeneralPurposeRegister/GeneralPurposeRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/通用寄存器/GeneralPurposeRegister/GeneralPurposeRegister.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/我的/课程资料/硬件基础实践/进阶版cpu/四选一-寄存器/mux41/lpm_mux41.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /我的/课程资料/硬件基础实践/进阶版cpu/四选一-寄存器/mux41/lpm_mux41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux41 " "Info: Found entity 1: lpm_mux41" {  } { { "../../四选一-寄存器/mux41/lpm_mux41.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/四选一-寄存器/mux41/lpm_mux41.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux41 D:/我的/课程资料/硬件基础实践/进阶版CPU/四选一-寄存器/mux41/mux41.bdf " "Warning: Entity \"mux41\" obtained from \"D:/我的/课程资料/硬件基础实践/进阶版CPU/四选一-寄存器/mux41/mux41.bdf\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/我的/课程资料/硬件基础实践/进阶版cpu/四选一-寄存器/mux41/mux41.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /我的/课程资料/硬件基础实践/进阶版cpu/四选一-寄存器/mux41/mux41.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux41 " "Info: Found entity 1: mux41" {  } { { "../../四选一-寄存器/mux41/mux41.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四选一-寄存器/mux41/mux41.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/我的/课程资料/硬件基础实践/进阶版cpu/寄存器组/fourregister/fourregister.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /我的/课程资料/硬件基础实践/进阶版cpu/寄存器组/fourregister/fourregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FourRegister " "Info: Found entity 1: FourRegister" {  } { { "../../寄存器组/FourRegister/FourRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/寄存器组/FourRegister/FourRegister.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/我的/课程资料/硬件基础实践/进阶版cpu/寄存器组/fourregister/lpm_latch_reg8bit.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /我的/课程资料/硬件基础实践/进阶版cpu/寄存器组/fourregister/lpm_latch_reg8bit.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_latch_reg8bit " "Info: Found entity 1: lpm_latch_reg8bit" {  } { { "../../寄存器组/FourRegister/lpm_latch_reg8bit.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/寄存器组/FourRegister/lpm_latch_reg8bit.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/我的/课程资料/硬件基础实践/进阶版cpu/寄存器组/fourregister/lpm_latch8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /我的/课程资料/硬件基础实践/进阶版cpu/寄存器组/fourregister/lpm_latch8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_latch8 " "Info: Found entity 1: lpm_latch8" {  } { { "../../寄存器组/FourRegister/lpm_latch8.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/寄存器组/FourRegister/lpm_latch8.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/我的/课程资料/硬件基础实践/进阶版cpu/数据存储器/rom_data/lpm_rom_data.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /我的/课程资料/硬件基础实践/进阶版cpu/数据存储器/rom_data/lpm_rom_data.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_data " "Info: Found entity 1: lpm_rom_data" {  } { { "../../数据存储器/ROM_data/lpm_rom_data.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/lpm_rom_data.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/我的/课程资料/硬件基础实践/进阶版cpu/数据存储器/rom_data/rom_data.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /我的/课程资料/硬件基础实践/进阶版cpu/数据存储器/rom_data/rom_data.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_data " "Info: Found entity 1: ROM_data" {  } { { "../../数据存储器/ROM_data/ROM_data.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/ROM_data.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/我的/课程资料/硬件基础实践/进阶版cpu/四节拍脉冲/fourpulsegenerator/fourpulsegenerator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /我的/课程资料/硬件基础实践/进阶版cpu/四节拍脉冲/fourpulsegenerator/fourpulsegenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FourPulseGenerator " "Info: Found entity 1: FourPulseGenerator" {  } { { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/我的/课程资料/硬件基础实践/进阶版cpu/指令寄存器-ir/ir/ir.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /我的/课程资料/硬件基础实践/进阶版cpu/指令寄存器-ir/ir/ir.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "../../指令寄存器-IR/IR/IR.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令寄存器-IR/IR/IR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/我的/课程资料/硬件基础实践/进阶版cpu/指令寄存器-ir/ir/lpm_latch_ir.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /我的/课程资料/硬件基础实践/进阶版cpu/指令寄存器-ir/ir/lpm_latch_ir.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_latch_IR " "Info: Found entity 1: lpm_latch_IR" {  } { { "../../指令寄存器-IR/IR/lpm_latch_IR.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令寄存器-IR/IR/lpm_latch_IR.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/我的/课程资料/硬件基础实践/进阶版cpu/程序计数器/pc/lpm_counter_pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /我的/课程资料/硬件基础实践/进阶版cpu/程序计数器/pc/lpm_counter_pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_pc " "Info: Found entity 1: lpm_counter_pc" {  } { { "../../程序计数器/PC/lpm_counter_pc.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/lpm_counter_pc.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/我的/课程资料/硬件基础实践/进阶版cpu/程序计数器/pc/pc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /我的/课程资料/硬件基础实践/进阶版cpu/程序计数器/pc/pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "../../程序计数器/PC/PC.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/PC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/我的/课程资料/硬件基础实践/进阶版cpu/指令存储器/rom_instruction/block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /我的/课程资料/硬件基础实践/进阶版cpu/指令存储器/rom_instruction/block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "../../指令存储器/ROM_instruction/Block1.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/我的/课程资料/硬件基础实践/进阶版cpu/指令存储器/rom_instruction/lpm_ir.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /我的/课程资料/硬件基础实践/进阶版cpu/指令存储器/rom_instruction/lpm_ir.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ir " "Info: Found entity 1: lpm_ir" {  } { { "../../指令存储器/ROM_instruction/lpm_ir.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/lpm_ir.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/我的/课程资料/硬件基础实践/进阶版cpu/指令存储器/rom_instruction/rom_instruction.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /我的/课程资料/硬件基础实践/进阶版cpu/指令存储器/rom_instruction/rom_instruction.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_instruction " "Info: Found entity 1: ROM_instruction" {  } { { "../../指令存储器/ROM_instruction/ROM_instruction.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/ROM_instruction.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourPulseGenerator FourPulseGenerator:inst3 " "Info: Elaborating entity \"FourPulseGenerator\" for hierarchy \"FourPulseGenerator:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 40 -24 72 168 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux FourPulseGenerator:inst3\|21mux:inst4 " "Info: Elaborating entity \"21mux\" for hierarchy \"FourPulseGenerator:inst3\|21mux:inst4\"" {  } { { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "inst4" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 152 604 724 232 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "FourPulseGenerator:inst3\|21mux:inst4 " "Info: Elaborated megafunction instantiation \"FourPulseGenerator:inst3\|21mux:inst4\"" {  } { { "../../四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四节拍脉冲/FourPulseGenerator/FourPulseGenerator.bdf" { { 152 604 724 232 "inst4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OC OC:inst16 " "Info: Elaborating entity \"OC\" for hierarchy \"OC:inst16\"" {  } { { "CPU.bdf" "inst16" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -168 16 176 -8 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux_A41 OC:inst16\|lpm_mux_A41:inst1 " "Info: Elaborating entity \"lpm_mux_A41\" for hierarchy \"OC:inst16\|lpm_mux_A41:inst1\"" {  } { { "../../操作控制器/OC/OC.bdf" "inst1" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/操作控制器/OC/OC.bdf" { { 416 392 528 528 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux OC:inst16\|lpm_mux_A41:inst1\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"OC:inst16\|lpm_mux_A41:inst1\|lpm_mux:lpm_mux_component\"" {  } { { "../../操作控制器/OC/lpm_mux_A41.tdf" "lpm_mux_component" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/操作控制器/OC/lpm_mux_A41.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "OC:inst16\|lpm_mux_A41:inst1\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"OC:inst16\|lpm_mux_A41:inst1\|lpm_mux:lpm_mux_component\"" {  } { { "../../操作控制器/OC/lpm_mux_A41.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/操作控制器/OC/lpm_mux_A41.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OC:inst16\|lpm_mux_A41:inst1\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"OC:inst16\|lpm_mux_A41:inst1\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../操作控制器/OC/lpm_mux_A41.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/操作控制器/OC/lpm_mux_A41.tdf" 51 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vmc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_vmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vmc " "Info: Found entity 1: mux_vmc" {  } { { "db/mux_vmc.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/mux_vmc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vmc OC:inst16\|lpm_mux_A41:inst1\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated " "Info: Elaborating entity \"mux_vmc\" for hierarchy \"OC:inst16\|lpm_mux_A41:inst1\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux_B41 OC:inst16\|lpm_mux_B41:inst2 " "Info: Elaborating entity \"lpm_mux_B41\" for hierarchy \"OC:inst16\|lpm_mux_B41:inst2\"" {  } { { "../../操作控制器/OC/OC.bdf" "inst2" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/操作控制器/OC/OC.bdf" { { 552 392 528 664 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst2 " "Info: Elaborating entity \"IR\" for hierarchy \"IR:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 352 824 1000 448 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch_IR IR:inst2\|lpm_latch_IR:inst " "Info: Elaborating entity \"lpm_latch_IR\" for hierarchy \"IR:inst2\|lpm_latch_IR:inst\"" {  } { { "../../指令寄存器-IR/IR/IR.bdf" "inst" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令寄存器-IR/IR/IR.bdf" { { 256 352 512 360 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component " "Info: Elaborating entity \"lpm_latch\" for hierarchy \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\"" {  } { { "../../指令寄存器-IR/IR/lpm_latch_IR.tdf" "lpm_latch_component" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令寄存器-IR/IR/lpm_latch_IR.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component " "Info: Elaborated megafunction instantiation \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\"" {  } { { "../../指令寄存器-IR/IR/lpm_latch_IR.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令寄存器-IR/IR/lpm_latch_IR.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component " "Info: Instantiated megafunction \"IR:inst2\|lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_LATCH " "Info: Parameter \"LPM_TYPE\" = \"LPM_LATCH\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../指令寄存器-IR/IR/lpm_latch_IR.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令寄存器-IR/IR/lpm_latch_IR.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_instruction ROM_instruction:inst1 " "Info: Elaborating entity \"ROM_instruction\" for hierarchy \"ROM_instruction:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -8 816 992 88 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ir ROM_instruction:inst1\|lpm_ir:inst " "Info: Elaborating entity \"lpm_ir\" for hierarchy \"ROM_instruction:inst1\|lpm_ir:inst\"" {  } { { "../../指令存储器/ROM_instruction/ROM_instruction.bdf" "inst" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/ROM_instruction.bdf" { { 168 632 792 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_instruction:inst1\|lpm_ir:inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ROM_instruction:inst1\|lpm_ir:inst\|altsyncram:altsyncram_component\"" {  } { { "../../指令存储器/ROM_instruction/lpm_ir.tdf" "altsyncram_component" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/lpm_ir.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_instruction:inst1\|lpm_ir:inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ROM_instruction:inst1\|lpm_ir:inst\|altsyncram:altsyncram_component\"" {  } { { "../../指令存储器/ROM_instruction/lpm_ir.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/lpm_ir.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_instruction:inst1\|lpm_ir:inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ROM_instruction:inst1\|lpm_ir:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Info: Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Info: Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Info: Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Info: Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ../../../进阶版CPU/指令存储器/ROM_instruction/ROM_instruction.hex " "Info: Parameter \"INIT_FILE\" = \"../../../进阶版CPU/指令存储器/ROM_instruction/ROM_instruction.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../指令存储器/ROM_instruction/lpm_ir.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令存储器/ROM_instruction/lpm_ir.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ho91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ho91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ho91 " "Info: Found entity 1: altsyncram_ho91" {  } { { "db/altsyncram_ho91.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/altsyncram_ho91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ho91 ROM_instruction:inst1\|lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated " "Info: Elaborating entity \"altsyncram_ho91\" for hierarchy \"ROM_instruction:inst1\|lpm_ir:inst\|altsyncram:altsyncram_component\|altsyncram_ho91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/qurtqus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 160 816 992 288 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter_pc PC:inst\|lpm_counter_pc:inst " "Info: Elaborating entity \"lpm_counter_pc\" for hierarchy \"PC:inst\|lpm_counter_pc:inst\"" {  } { { "../../程序计数器/PC/PC.bdf" "inst" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/PC.bdf" { { 176 416 560 304 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\"" {  } { { "../../程序计数器/PC/lpm_counter_pc.tdf" "lpm_counter_component" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/lpm_counter_pc.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\"" {  } { { "../../程序计数器/PC/lpm_counter_pc.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/lpm_counter_pc.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../程序计数器/PC/lpm_counter_pc.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/程序计数器/PC/lpm_counter_pc.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p2j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_p2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p2j " "Info: Found entity 1: cntr_p2j" {  } { { "db/cntr_p2j.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/cntr_p2j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p2j PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated " "Info: Elaborating entity \"cntr_p2j\" for hierarchy \"PC:inst\|lpm_counter_pc:inst\|lpm_counter:lpm_counter_component\|cntr_p2j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeneralPurposeRegister GeneralPurposeRegister:inst7 " "Info: Elaborating entity \"GeneralPurposeRegister\" for hierarchy \"GeneralPurposeRegister:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 240 40 184 432 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41 GeneralPurposeRegister:inst7\|mux41:inst1 " "Info: Elaborating entity \"mux41\" for hierarchy \"GeneralPurposeRegister:inst7\|mux41:inst1\"" {  } { { "../../通用寄存器/GeneralPurposeRegister/GeneralPurposeRegister.bdf" "inst1" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/通用寄存器/GeneralPurposeRegister/GeneralPurposeRegister.bdf" { { 120 584 720 280 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux41 GeneralPurposeRegister:inst7\|mux41:inst1\|lpm_mux41:inst " "Info: Elaborating entity \"lpm_mux41\" for hierarchy \"GeneralPurposeRegister:inst7\|mux41:inst1\|lpm_mux41:inst\"" {  } { { "../../四选一-寄存器/mux41/mux41.bdf" "inst" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/四选一-寄存器/mux41/mux41.bdf" { { 176 400 536 288 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourRegister GeneralPurposeRegister:inst7\|FourRegister:inst " "Info: Elaborating entity \"FourRegister\" for hierarchy \"GeneralPurposeRegister:inst7\|FourRegister:inst\"" {  } { { "../../通用寄存器/GeneralPurposeRegister/GeneralPurposeRegister.bdf" "inst" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/通用寄存器/GeneralPurposeRegister/GeneralPurposeRegister.bdf" { { 120 160 312 280 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch_reg8bit GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst " "Info: Elaborating entity \"lpm_latch_reg8bit\" for hierarchy \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\"" {  } { { "../../寄存器组/FourRegister/FourRegister.bdf" "inst" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/寄存器组/FourRegister/FourRegister.bdf" { { 144 320 480 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component " "Info: Elaborating entity \"lpm_latch\" for hierarchy \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\"" {  } { { "../../寄存器组/FourRegister/lpm_latch_reg8bit.tdf" "lpm_latch_component" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/寄存器组/FourRegister/lpm_latch_reg8bit.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component " "Info: Elaborated megafunction instantiation \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\"" {  } { { "../../寄存器组/FourRegister/lpm_latch_reg8bit.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/寄存器组/FourRegister/lpm_latch_reg8bit.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component " "Info: Instantiated megafunction \"GeneralPurposeRegister:inst7\|FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_LATCH " "Info: Parameter \"LPM_TYPE\" = \"LPM_LATCH\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../寄存器组/FourRegister/lpm_latch_reg8bit.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/寄存器组/FourRegister/lpm_latch_reg8bit.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_data ROM_data:inst8 " "Info: Elaborating entity \"ROM_data\" for hierarchy \"ROM_data:inst8\"" {  } { { "CPU.bdf" "inst8" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { 280 304 512 376 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_data ROM_data:inst8\|lpm_rom_data:inst " "Info: Elaborating entity \"lpm_rom_data\" for hierarchy \"ROM_data:inst8\|lpm_rom_data:inst\"" {  } { { "../../数据存储器/ROM_data/ROM_data.bdf" "inst" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/ROM_data.bdf" { { 136 512 672 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_data:inst8\|lpm_rom_data:inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ROM_data:inst8\|lpm_rom_data:inst\|altsyncram:altsyncram_component\"" {  } { { "../../数据存储器/ROM_data/lpm_rom_data.tdf" "altsyncram_component" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/lpm_rom_data.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_data:inst8\|lpm_rom_data:inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ROM_data:inst8\|lpm_rom_data:inst\|altsyncram:altsyncram_component\"" {  } { { "../../数据存储器/ROM_data/lpm_rom_data.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/lpm_rom_data.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_data:inst8\|lpm_rom_data:inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ROM_data:inst8\|lpm_rom_data:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Info: Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Info: Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Info: Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ROM_data.hex " "Info: Parameter \"INIT_FILE\" = \"ROM_data.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../数据存储器/ROM_data/lpm_rom_data.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/lpm_rom_data.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c871.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c871.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c871 " "Info: Found entity 1: altsyncram_c871" {  } { { "db/altsyncram_c871.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/db/altsyncram_c871.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c871 ROM_data:inst8\|lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated " "Info: Elaborating entity \"altsyncram_c871\" for hierarchy \"ROM_data:inst8\|lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/qurtqus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DR DR:inst18 " "Info: Elaborating entity \"DR\" for hierarchy \"DR:inst18\"" {  } { { "CPU.bdf" "inst18" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -168 560 728 -72 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch8_DR DR:inst18\|lpm_latch8_DR:inst " "Info: Elaborating entity \"lpm_latch8_DR\" for hierarchy \"DR:inst18\|lpm_latch8_DR:inst\"" {  } { { "../../数据缓存器-DR/DR/DR.bdf" "inst" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据缓存器-DR/DR/DR.bdf" { { 248 600 760 352 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst10 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst10\"" {  } { { "CPU.bdf" "inst10" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/进阶CPU/CPU/CPU.bdf" { { -168 344 464 -72 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain ALU.vhd(25) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(25): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bin ALU.vhd(25) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(25): signal \"Bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ROUT ALU.vhd(26) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(26): signal \"ROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_CY ALU.vhd(27) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(27): signal \"A_CY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_CY ALU.vhd(27) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(27): signal \"B_CY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ROUT_CY ALU.vhd(28) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(28): signal \"ROUT_CY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain ALU.vhd(29) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(29): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bin ALU.vhd(29) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(29): signal \"Bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ROUT ALU.vhd(30) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(30): signal \"ROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_CY ALU.vhd(31) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(31): signal \"A_CY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_CY ALU.vhd(31) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(31): signal \"B_CY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ROUT_CY ALU.vhd(32) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(32): signal \"ROUT_CY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain ALU.vhd(33) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(33): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain ALU.vhd(36) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(36): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bin ALU.vhd(36) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(36): signal \"Bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain ALU.vhd(39) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(39): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain ALU.vhd(42) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(42): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bin ALU.vhd(42) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(42): signal \"Bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain ALU.vhd(45) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(45): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bin ALU.vhd(45) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(45): signal \"Bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain ALU.vhd(48) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(48): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bin ALU.vhd(48) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(48): signal \"Bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ROUT ALU.vhd(55) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(55): signal \"ROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ROUT_CY ALU.vhd(18) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(18): inferring latch(es) for signal or variable \"ROUT_CY\", which holds its previous value in one or more paths through the process" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROUT_CY\[8\] ALU.vhd(18) " "Info (10041): Inferred latch for \"ROUT_CY\[8\]\" at ALU.vhd(18)" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst10\|F\[0\] " "Warning: Converted tri-state buffer \"ALU:inst10\|F\[0\]\" feeding internal logic into a wire" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst10\|F\[1\] " "Warning: Converted tri-state buffer \"ALU:inst10\|F\[1\]\" feeding internal logic into a wire" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst10\|F\[2\] " "Warning: Converted tri-state buffer \"ALU:inst10\|F\[2\]\" feeding internal logic into a wire" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst10\|F\[3\] " "Warning: Converted tri-state buffer \"ALU:inst10\|F\[3\]\" feeding internal logic into a wire" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst10\|F\[4\] " "Warning: Converted tri-state buffer \"ALU:inst10\|F\[4\]\" feeding internal logic into a wire" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst10\|F\[5\] " "Warning: Converted tri-state buffer \"ALU:inst10\|F\[5\]\" feeding internal logic into a wire" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst10\|F\[6\] " "Warning: Converted tri-state buffer \"ALU:inst10\|F\[6\]\" feeding internal logic into a wire" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst10\|F\[7\] " "Warning: Converted tri-state buffer \"ALU:inst10\|F\[7\]\" feeding internal logic into a wire" {  } { { "../../运算器/ALU/ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/运算器/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "257 " "Info: Implemented 257 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Info: Implemented 27 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Info: Implemented 46 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "160 " "Info: Implemented 160 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Info: Implemented 24 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Info: Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 29 17:09:53 2022 " "Info: Processing ended: Wed Jun 29 17:09:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
