{"vcs1":{"timestamp_begin":1730384334.636824830, "rt":1.80, "ut":0.47, "st":0.30}}
{"vcselab":{"timestamp_begin":1730384336.535027177, "rt":2.75, "ut":0.31, "st":0.20}}
{"link":{"timestamp_begin":1730384339.367364530, "rt":0.39, "ut":0.17, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730384333.839743911}
{"VCS_COMP_START_TIME": 1730384333.839743911}
{"VCS_COMP_END_TIME": 1730384343.904637985}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 330904}}
{"stitch_vcselab": {"peak_mem": 223360}}
