/*Auto generated configuration*/
#ifndef RT_CONFIG_H
#define RT_CONFIG_H

#define SOC_SF32LB58X 1
#define CORE "HCPU"
#define CPU "Cortex-M33"
#define BSP_USING_BOARD_EC_LB583XXX 1
#define LXT_FREQ 32768
#define LXT_LP_CYCLE 200
#define BT_TX_POWER_VAL 1
#define BT_TX_POWER_VAL_MAX 10
#define BT_TX_POWER_VAL_MIN 0
#define BT_TX_POWER_VAL_INIT 0
#define ASIC 1
#define TOUCH_IRQ_PIN 69
#define BSP_SUPPORT_DSI 1
#define BSP_USING_PSRAM 1
#define BSP_USING_DMA 1
#define BSP_USING_UART 1
#define BSP_USING_UART4 1
#define BSP_UART4_RX_USING_DMA 1
#define BSP_USING_MPI 1
#define BSP_USING_SPI_FLASH 1
#define BSP_ENABLE_MPI1 1
#define BSP_ENABLE_QSPI1 1
#define BSP_MPI1_MODE_3 1
#define BSP_QSPI1_MODE 3
#define BSP_USING_PSRAM1 1
#define BSP_QSPI1_MEM_SIZE 8
#define BSP_ENABLE_MPI2 1
#define BSP_ENABLE_QSPI2 1
#define BSP_MPI2_MODE_3 1
#define BSP_QSPI2_MODE 3
#define BSP_USING_PSRAM2 1
#define BSP_QSPI2_MEM_SIZE 8
#define BSP_ENABLE_MPI4 1
#define BSP_ENABLE_QSPI4 1
#define BSP_MPI4_MODE_1 1
#define BSP_QSPI4_MODE 1
#define BSP_QSPI4_USING_DMA 1
#define BSP_USING_NAND_FLASH4 1
#define BSP_QSPI4_MEM_SIZE 128
#define BSP_ENABLE_MPI5 1
#define BSP_ENABLE_QSPI5 1
#define BSP_MPI5_MODE_0 1
#define BSP_QSPI5_MODE 0
#define BSP_USING_NOR_FLASH5 1
#define BSP_QSPI5_USING_DMA 1
#define BSP_QSPI5_MEM_SIZE 1
#define BSP_USING_SPI_NAND 1
#define BSP_USING_HW_AES 1
#define BSP_USING_PINMUX 1
#define BSP_USING_RTTHREAD 1
#define RT_USING_COMPONENTS_INIT 1
#define RT_USING_USER_MAIN 1
#define RT_MAIN_THREAD_STACK_SIZE 2048
#define RT_MAIN_THREAD_PRIORITY 10
#define RT_USING_FINSH 1
#define FINSH_THREAD_NAME "tshell"
#define FINSH_USING_SYMTAB 1
#define FINSH_THREAD_PRIORITY 20
#define FINSH_THREAD_STACK_SIZE 8192
#define FINSH_CMD_SIZE 80
#define FINSH_USING_MSH 1
#define FINSH_USING_MSH_DEFAULT 1
#define FINSH_USING_MSH_ONLY 1
#define FINSH_ARG_MAX 10
#define RT_USING_DEVICE_IPC 1
#define RT_PIPE_BUFSZ 512
#define RT_USING_SERIAL 1
#define RT_SERIAL_USING_DMA 1
#define RT_SERIAL_RB_BUFSZ 64
#define RT_SERIAL_DEFAULT_BAUDRATE 1000000
#define RT_NAME_MAX 8
#define RT_ALIGN_SIZE 4
#define RT_THREAD_PRIORITY_32 1
#define RT_THREAD_PRIORITY_MAX 32
#define RT_TICK_PER_SECOND 1000
#define IDLE_THREAD_STACK_SIZE 256
#define RT_USING_SEMAPHORE 1
#define RT_USING_MUTEX 1
#define RT_USING_SMALL_MEM 1
#define RT_USING_HEAP 1
#define RT_USING_DEVICE 1
#define RT_USING_CONSOLE 1
#define RT_CONSOLEBUF_SIZE 128
#define RT_CONSOLE_DEVICE_NAME "uart3"
#define RT_VER_NUM 0x30103
#define BSP_USING_EMPTY_ASSERT 1
#define BSP_USING_DFU 1
#define PKG_SIFLI_MBEDTLS_BOOT 1
#define BF0_HCPU 1
#define CFG_BOOTLOADER 1
#endif
