# do sdram_controller_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/vineesh/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:54 on Apr 11,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_controller
# -- Compiling architecture sdram_controller_arc of sdram_controller
# ** Warning: /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd(55): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 4 is not equal to right length 8).
# End time: 14:48:54 on Apr 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:54 on Apr 11,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_con_tb
# -- Compiling architecture sdram_con_tb_arc of sdram_con_tb
# -- Loading entity sdram_controller
# End time: 14:48:54 on Apr 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sdram_con_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sdram_con_tb 
# Start time: 14:48:54 on Apr 11,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_con_tb(sdram_con_tb_arc)
# Loading work.sdram_controller(sdram_controller_arc)
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/clk_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/cke has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/cs_b has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/ras_b has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/cas_b has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/we_b has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/ba_0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/ba_1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_l has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_h has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/address_out(12 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/data_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 300 us
# 
# stdin: <EOF>
add wave -position insertpoint  \
sim:/sdram_con_tb/uut/cnt_setup_reg
do /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/simulation/modelsim/sdram_controller_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:40 on Apr 11,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_controller
# -- Compiling architecture sdram_controller_arc of sdram_controller
# ** Warning: /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd(55): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 4 is not equal to right length 8).
# End time: 14:51:40 on Apr 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:40 on Apr 11,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_con_tb
# -- Compiling architecture sdram_con_tb_arc of sdram_con_tb
# -- Loading entity sdram_controller
# End time: 14:51:40 on Apr 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sdram_con_tb
# End time: 14:51:41 on Apr 11,2018, Elapsed time: 0:02:47
# Errors: 0, Warnings: 13
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sdram_con_tb 
# Start time: 14:51:41 on Apr 11,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_con_tb(sdram_con_tb_arc)
# Loading work.sdram_controller(sdram_controller_arc)
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/clk_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/cke has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/cs_b has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/ras_b has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/cas_b has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/we_b has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/ba_0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/ba_1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_l has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_h has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/address_out(12 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/data_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# 
# add wave *
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/*
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 300 us
do /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/simulation/modelsim/sdram_controller_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:28 on Apr 11,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_controller
# -- Compiling architecture sdram_controller_arc of sdram_controller
# ** Warning: /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd(96): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 4 is not equal to right length 8).
# End time: 17:15:28 on Apr 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:28 on Apr 11,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_con_tb
# -- Compiling architecture sdram_con_tb_arc of sdram_con_tb
# -- Loading entity sdram_controller
# End time: 17:15:28 on Apr 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sdram_con_tb
# End time: 17:15:29 on Apr 11,2018, Elapsed time: 2:23:48
# Errors: 0, Warnings: 13
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sdram_con_tb 
# Start time: 17:15:29 on Apr 11,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_con_tb(sdram_con_tb_arc)
# Loading work.sdram_controller(sdram_controller_arc)
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/clk_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_l has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_h has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(12 downto 11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(12 downto 11).
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(9 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(9 downto 0).
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/data_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# 
# add wave *
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/*
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 300 us
# Can't move the Now cursor.
do /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/simulation/modelsim/sdram_controller_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:26 on Apr 11,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_controller
# -- Compiling architecture sdram_controller_arc of sdram_controller
# ** Warning: /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd(98): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 4 is not equal to right length 8).
# End time: 20:12:26 on Apr 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:26 on Apr 11,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_con_tb
# -- Compiling architecture sdram_con_tb_arc of sdram_con_tb
# -- Loading entity sdram_controller
# End time: 20:12:26 on Apr 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sdram_con_tb
# End time: 20:12:27 on Apr 11,2018, Elapsed time: 2:56:58
# Errors: 1, Warnings: 7
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sdram_con_tb 
# Start time: 20:12:27 on Apr 11,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_con_tb(sdram_con_tb_arc)
# Loading work.sdram_controller(sdram_controller_arc)
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/clk_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_l has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_h has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(12 downto 11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(12 downto 11).
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(9 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(9 downto 0).
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/data_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# 
# add wave *
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/*
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 300 us
do /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/simulation/modelsim/sdram_controller_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:56 on Apr 11,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_controller
# -- Compiling architecture sdram_controller_arc of sdram_controller
# ** Warning: /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd(98): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 4 is not equal to right length 8).
# End time: 20:13:56 on Apr 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:56 on Apr 11,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_con_tb
# -- Compiling architecture sdram_con_tb_arc of sdram_con_tb
# -- Loading entity sdram_controller
# End time: 20:13:56 on Apr 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sdram_con_tb
# End time: 20:13:57 on Apr 11,2018, Elapsed time: 0:01:30
# Errors: 0, Warnings: 7
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sdram_con_tb 
# Start time: 20:13:57 on Apr 11,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_con_tb(sdram_con_tb_arc)
# Loading work.sdram_controller(sdram_controller_arc)
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/clk_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_l has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_h has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(12 downto 11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(12 downto 11).
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(9 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(9 downto 0).
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/data_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# 
# add wave *
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/*
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 300 us
do /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/simulation/modelsim/sdram_controller_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:16:46 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_controller
# -- Compiling architecture sdram_controller_arc of sdram_controller
# ** Warning: /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd(100): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 4 is not equal to right length 8).
# End time: 02:16:46 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:16:46 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_con_tb
# -- Compiling architecture sdram_con_tb_arc of sdram_con_tb
# -- Loading entity sdram_controller
# End time: 02:16:46 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sdram_con_tb
# End time: 02:16:47 on Apr 12,2018, Elapsed time: 6:02:50
# Errors: 0, Warnings: 7
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sdram_con_tb 
# Start time: 02:16:47 on Apr 12,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_con_tb(sdram_con_tb_arc)
# Loading work.sdram_controller(sdram_controller_arc)
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/clk_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_l has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_h has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(12 downto 11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(12 downto 11).
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(9 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(9 downto 0).
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/data_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# 
# add wave *
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/*
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 300 us
do /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/simulation/modelsim/sdram_controller_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:16 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_controller
# -- Compiling architecture sdram_controller_arc of sdram_controller
# ** Warning: /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd(100): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 4 is not equal to right length 8).
# End time: 02:34:16 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:16 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_con_tb
# -- Compiling architecture sdram_con_tb_arc of sdram_con_tb
# -- Loading entity sdram_controller
# End time: 02:34:16 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sdram_con_tb
# End time: 02:34:16 on Apr 12,2018, Elapsed time: 0:17:29
# Errors: 0, Warnings: 7
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sdram_con_tb 
# Start time: 02:34:16 on Apr 12,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_con_tb(sdram_con_tb_arc)
# Loading work.sdram_controller(sdram_controller_arc)
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/clk_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_l has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_h has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(12 downto 11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(12 downto 11).
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(9 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(9 downto 0).
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/data_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# 
# add wave *
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/*
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 300 us
do /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/simulation/modelsim/sdram_controller_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:13 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_controller
# -- Compiling architecture sdram_controller_arc of sdram_controller
# End time: 02:36:13 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:13 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_con_tb
# -- Compiling architecture sdram_con_tb_arc of sdram_con_tb
# -- Loading entity sdram_controller
# End time: 02:36:13 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sdram_con_tb
# End time: 02:36:14 on Apr 12,2018, Elapsed time: 0:01:58
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sdram_con_tb 
# Start time: 02:36:14 on Apr 12,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_con_tb(sdram_con_tb_arc)
# Loading work.sdram_controller(sdram_controller_arc)
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/clk_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_l has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_h has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(12 downto 11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(12 downto 11).
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(9 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(9 downto 0).
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/data_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# 
# add wave *
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/*
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 300 us
run 300 us + 30 ns
# ** Error: (vsim-4001) Incorrect number of arguments.
# Usage: run [<timesteps> [<time_units>]] | -all | -continue | -next | -step | -over | -out | -init | -final
do /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/simulation/modelsim/sdram_controller_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:53 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_controller
# -- Compiling architecture sdram_controller_arc of sdram_controller
# End time: 02:46:53 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:53 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_con_tb
# -- Compiling architecture sdram_con_tb_arc of sdram_con_tb
# -- Loading entity sdram_controller
# End time: 02:46:53 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sdram_con_tb
# End time: 02:46:54 on Apr 12,2018, Elapsed time: 0:10:40
# Errors: 1, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sdram_con_tb 
# Start time: 02:46:54 on Apr 12,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_con_tb(sdram_con_tb_arc)
# Loading work.sdram_controller(sdram_controller_arc)
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/clk_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_l has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_h has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(12 downto 11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(12 downto 11).
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(9 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(9 downto 0).
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/data_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# 
# add wave *
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/*
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 300.05 us
do /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/simulation/modelsim/sdram_controller_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:51 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_controller
# -- Compiling architecture sdram_controller_arc of sdram_controller
# End time: 02:47:51 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:51 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_con_tb
# -- Compiling architecture sdram_con_tb_arc of sdram_con_tb
# -- Loading entity sdram_controller
# End time: 02:47:51 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sdram_con_tb
# End time: 02:47:51 on Apr 12,2018, Elapsed time: 0:00:57
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sdram_con_tb 
# Start time: 02:47:51 on Apr 12,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_con_tb(sdram_con_tb_arc)
# Loading work.sdram_controller(sdram_controller_arc)
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/clk_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_l has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_h has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(12 downto 11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(12 downto 11).
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(9 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(9 downto 0).
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/data_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# 
# add wave *
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/*
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 200.1 us
do /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/simulation/modelsim/sdram_controller_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:13 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_controller
# -- Compiling architecture sdram_controller_arc of sdram_controller
# End time: 03:02:13 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:13 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_con_tb
# -- Compiling architecture sdram_con_tb_arc of sdram_con_tb
# -- Loading entity sdram_controller
# End time: 03:02:13 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sdram_con_tb
# End time: 03:02:14 on Apr 12,2018, Elapsed time: 0:14:23
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sdram_con_tb 
# Start time: 03:02:14 on Apr 12,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_con_tb(sdram_con_tb_arc)
# Loading work.sdram_controller(sdram_controller_arc)
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/clk_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_l has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_h has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(12 downto 11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(12 downto 11).
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(9 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(9 downto 0).
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/data_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# 
# add wave *
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/*
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 200.1 us
do /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/simulation/modelsim/sdram_controller_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:40 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_controller
# -- Compiling architecture sdram_controller_arc of sdram_controller
# End time: 03:06:40 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:40 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_con_tb
# -- Compiling architecture sdram_con_tb_arc of sdram_con_tb
# -- Loading entity sdram_controller
# End time: 03:06:40 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sdram_con_tb
# End time: 03:06:41 on Apr 12,2018, Elapsed time: 0:04:27
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sdram_con_tb 
# Start time: 03:06:41 on Apr 12,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_con_tb(sdram_con_tb_arc)
# Loading work.sdram_controller(sdram_controller_arc)
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/clk_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_l has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_h has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(12 downto 11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(12 downto 11).
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(9 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(9 downto 0).
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/data_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# 
# add wave *
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/*
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 200.1 us
do /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/simulation/modelsim/sdram_controller_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:06 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_controller
# -- Compiling architecture sdram_controller_arc of sdram_controller
# End time: 03:30:06 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:30:06 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_con_tb
# -- Compiling architecture sdram_con_tb_arc of sdram_con_tb
# -- Loading entity sdram_controller
# End time: 03:30:06 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sdram_con_tb
# End time: 03:30:07 on Apr 12,2018, Elapsed time: 0:23:26
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sdram_con_tb 
# Start time: 03:30:07 on Apr 12,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_con_tb(sdram_con_tb_arc)
# Loading work.sdram_controller(sdram_controller_arc)
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/clk_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_l has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_h has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(12 downto 11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(12 downto 11).
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(9 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(9 downto 0).
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/data_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# 
# add wave *
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/*
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 200.6 us
do /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/simulation/modelsim/sdram_controller_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:48:27 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_controller
# -- Compiling architecture sdram_controller_arc of sdram_controller
# End time: 03:48:27 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:48:27 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_con_tb
# -- Compiling architecture sdram_con_tb_arc of sdram_con_tb
# -- Loading entity sdram_controller
# End time: 03:48:27 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sdram_con_tb
# End time: 03:48:28 on Apr 12,2018, Elapsed time: 0:18:21
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sdram_con_tb 
# Start time: 03:48:28 on Apr 12,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_con_tb(sdram_con_tb_arc)
# Loading work.sdram_controller(sdram_controller_arc)
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/clk_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_l has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_h has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(12 downto 11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(12 downto 11).
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(9 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(9 downto 0).
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/data_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# 
# add wave *
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/*
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 200.6 us
do /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/simulation/modelsim/sdram_controller_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:56:01 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_controller
# -- Compiling architecture sdram_controller_arc of sdram_controller
# End time: 03:56:01 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:56:01 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_con_tb
# -- Compiling architecture sdram_con_tb_arc of sdram_con_tb
# -- Loading entity sdram_controller
# End time: 03:56:01 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sdram_con_tb
# End time: 03:56:02 on Apr 12,2018, Elapsed time: 0:07:34
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sdram_con_tb 
# Start time: 03:56:02 on Apr 12,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_con_tb(sdram_con_tb_arc)
# Loading work.sdram_controller(sdram_controller_arc)
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/clk_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_l has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_h has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(12 downto 11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(12 downto 11).
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(9 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(9 downto 0).
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/data_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# 
# add wave *
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/*
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 200.6 us
do /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/simulation/modelsim/sdram_controller_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:02:33 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_controller
# -- Compiling architecture sdram_controller_arc of sdram_controller
# End time: 04:02:33 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:02:33 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_con_tb
# -- Compiling architecture sdram_con_tb_arc of sdram_con_tb
# -- Loading entity sdram_controller
# End time: 04:02:33 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sdram_con_tb
# End time: 04:02:34 on Apr 12,2018, Elapsed time: 0:06:32
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sdram_con_tb 
# Start time: 04:02:34 on Apr 12,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_con_tb(sdram_con_tb_arc)
# Loading work.sdram_controller(sdram_controller_arc)
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/clk_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_l has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_h has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(12 downto 11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(12 downto 11).
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(9 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(9 downto 0).
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/data_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# 
# add wave *
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/*
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 200.6 us
do /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/simulation/modelsim/sdram_controller_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:07:16 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_controller
# -- Compiling architecture sdram_controller_arc of sdram_controller
# End time: 04:07:16 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:07:16 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_con_tb
# -- Compiling architecture sdram_con_tb_arc of sdram_con_tb
# -- Loading entity sdram_controller
# End time: 04:07:16 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sdram_con_tb
# End time: 04:07:17 on Apr 12,2018, Elapsed time: 0:04:43
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sdram_con_tb 
# Start time: 04:07:17 on Apr 12,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_con_tb(sdram_con_tb_arc)
# Loading work.sdram_controller(sdram_controller_arc)
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/clk_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_l has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_h has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(12 downto 11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(12 downto 11).
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(9 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(9 downto 0).
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/data_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# 
# add wave *
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/*
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 200.6 us
do /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/simulation/modelsim/sdram_controller_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:16:00 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_controller
# -- Compiling architecture sdram_controller_arc of sdram_controller
# End time: 04:16:00 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:16:00 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_con_tb
# -- Compiling architecture sdram_con_tb_arc of sdram_con_tb
# -- Loading entity sdram_controller
# End time: 04:16:00 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sdram_con_tb
# End time: 04:16:01 on Apr 12,2018, Elapsed time: 0:08:44
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sdram_con_tb 
# Start time: 04:16:01 on Apr 12,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_con_tb(sdram_con_tb_arc)
# Loading work.sdram_controller(sdram_controller_arc)
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/clk_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_l has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_h has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(12 downto 11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(12 downto 11).
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(9 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(9 downto 0).
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/data_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# 
# add wave *
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/*
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 200.6 us
do /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/simulation/modelsim/sdram_controller_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:57:20 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_controller
# -- Compiling architecture sdram_controller_arc of sdram_controller
# End time: 17:57:20 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:57:20 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_con_tb
# -- Compiling architecture sdram_con_tb_arc of sdram_con_tb
# -- Loading entity sdram_controller
# End time: 17:57:20 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sdram_con_tb
# End time: 17:57:21 on Apr 12,2018, Elapsed time: 13:41:20
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sdram_con_tb 
# Start time: 17:57:21 on Apr 12,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_con_tb(sdram_con_tb_arc)
# Loading work.sdram_controller(sdram_controller_arc)
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/clk_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_l has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_h has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(12 downto 11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(12 downto 11).
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(9 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(9 downto 0).
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/data_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# 
# add wave *
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/*
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 200.6 us
do /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/simulation/modelsim/sdram_controller_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:54 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_controller
# -- Compiling architecture sdram_controller_arc of sdram_controller
# End time: 17:58:54 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:54 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_con_tb
# -- Compiling architecture sdram_con_tb_arc of sdram_con_tb
# -- Loading entity sdram_controller
# End time: 17:58:54 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sdram_con_tb
# End time: 17:58:55 on Apr 12,2018, Elapsed time: 0:01:34
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sdram_con_tb 
# Start time: 17:58:55 on Apr 12,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_con_tb(sdram_con_tb_arc)
# Loading work.sdram_controller(sdram_controller_arc)
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/clk_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_l has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_h has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(12 downto 11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(12 downto 11).
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(9 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(9 downto 0).
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/data_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# 
# add wave *
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/*
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 200.7 us
do /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/simulation/modelsim/sdram_controller_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:13 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_controller
# -- Compiling architecture sdram_controller_arc of sdram_controller
# ** Error: /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd(218): Enumeration literal "idle" is type state; expecting type cmd.
# ** Error: /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd(223): VHDL Compiler exiting
# End time: 18:26:13 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/vineesh/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/simulation/modelsim/sdram_controller_run_msim_rtl_vhdl.do line 8
# /home/vineesh/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd}"
do /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/simulation/modelsim/sdram_controller_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:27:53 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/rtl/sdram_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_controller
# -- Compiling architecture sdram_controller_arc of sdram_controller
# End time: 18:27:53 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:27:53 on Apr 12,2018
# vcom -reportprogress 300 -93 -work work /home/vineesh/Desktop/705_project/sdram_controller_git/quartus/../tbs/sdram_con_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdram_con_tb
# -- Compiling architecture sdram_con_tb_arc of sdram_con_tb
# -- Loading entity sdram_controller
# End time: 18:27:53 on Apr 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sdram_con_tb
# End time: 18:27:54 on Apr 12,2018, Elapsed time: 0:28:59
# Errors: 5, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sdram_con_tb 
# Start time: 18:27:54 on Apr 12,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_con_tb(sdram_con_tb_arc)
# Loading work.sdram_controller(sdram_controller_arc)
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/clk_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_l has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/dqm_h has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /sdram_con_tb/uut/address_out(12 downto 11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /sdram_con_tb/address_out(12 downto 11).
# ** Warning: (vsim-8683) Uninitialized out port /sdram_con_tb/uut/data_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# 
# add wave *
# add wave -position insertpoint  \
# sim:/sdram_con_tb/uut/*
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 200.7 us
