{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746578554638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746578554638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  6 18:42:34 2025 " "Processing started: Tue May  6 18:42:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746578554638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578554638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578554638 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746578554885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746578554885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startscreen.sv 1 1 " "Found 1 design units, including 1 entities, in source file startscreen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 startScreen " "Found entity 1: startScreen" {  } { { "startScreen.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/startScreen.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746578559307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578559307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "winner_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file winner_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 winner_detection " "Found entity 1: winner_detection" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746578559308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578559308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "videoGen.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746578559310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578559310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/vgaController.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746578559311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578559311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_connect4.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_connect4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_connect4 " "Found entity 1: toplevel_connect4" {  } { { "toplevel_connect4.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746578559312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578559312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/Timer.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746578559313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578559313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START SPI_main.sv(9) " "Verilog HDL Declaration information at SPI_main.sv(9): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "SPI_main.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/SPI_main.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1746578559314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_main.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_main " "Found entity 1: SPI_main" {  } { { "SPI_main.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/SPI_main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746578559314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578559314 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "random_selector.sv(19) " "Verilog HDL information at random_selector.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "random_selector.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1746578559315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file random_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random_selector " "Found entity 1: random_selector" {  } { { "random_selector.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746578559315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578559315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/pll.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746578559316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578559316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixtablerocontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrixtablerocontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrixTableroControl " "Found entity 1: matrixTableroControl" {  } { { "matrixTableroControl.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/matrixTableroControl.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746578559317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578559317 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "matrixTablero.sv(28) " "Verilog HDL information at matrixTablero.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "matrixTablero.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/matrixTablero.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1746578559317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixtablero.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrixtablero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrixTablero " "Found entity 1: matrixTablero" {  } { { "matrixTablero.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/matrixTablero.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746578559318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578559318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameoverscreen.sv 1 1 " "Found 1 design units, including 1 entities, in source file gameoverscreen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameOverScreen " "Found entity 1: gameOverScreen" {  } { { "gameOverScreen.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/gameOverScreen.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746578559319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578559319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Timer " "Found entity 1: Full_Timer" {  } { { "Full_Timer.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/Full_Timer.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746578559319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578559319 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "game_over GAME_OVER connect4_fsm.sv(19) " "Verilog HDL Declaration information at connect4_fsm.sv(19): object \"game_over\" differs only in case from object \"GAME_OVER\" in the same scope" {  } { { "connect4_fsm.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/connect4_fsm.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1746578559320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "connect4_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file connect4_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 connect4_fsm " "Found entity 1: connect4_fsm" {  } { { "connect4_fsm.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/connect4_fsm.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746578559321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578559321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_debonce.sv 1 1 " "Found 1 design units, including 1 entities, in source file button_debonce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Button_debounce " "Found entity 1: Button_debounce" {  } { { "Button_debonce.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/Button_debonce.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746578559322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578559322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_visualizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd_visualizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_Visualizer " "Found entity 1: BCD_Visualizer" {  } { { "BCD_Visualizer.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/BCD_Visualizer.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746578559323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578559323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_interface " "Found entity 1: arduino_interface" {  } { { "arduino_interface.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/arduino_interface.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746578559324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578559324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_toplevel_connect4.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_toplevel_connect4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_toplevel_connect4 " "Found entity 1: tb_toplevel_connect4" {  } { { "tb_toplevel_connect4.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/tb_toplevel_connect4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746578559325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578559325 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel_connect4 " "Elaborating entity \"toplevel_connect4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746578559356 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_game_over_state_active toplevel_connect4.sv(68) " "Verilog HDL or VHDL warning at toplevel_connect4.sv(68): object \"is_game_over_state_active\" assigned a value but never read" {  } { { "toplevel_connect4.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746578559358 "|toplevel_connect4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button_debounce Button_debounce:debounce_shared_left " "Elaborating entity \"Button_debounce\" for hierarchy \"Button_debounce:debounce_shared_left\"" {  } { { "toplevel_connect4.sv" "debounce_shared_left" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746578559359 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Button_debonce.sv(44) " "Verilog HDL assignment warning at Button_debonce.sv(44): truncated value with size 32 to match size of target (19)" {  } { { "Button_debonce.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/Button_debonce.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559359 "|toplevel_connect4|Button_debounce:debounce_left"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"pll:vgapll\"" {  } { { "toplevel_connect4.sv" "vgapll" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746578559360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:vgaCont\"" {  } { { "toplevel_connect4.sv" "vgaCont" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746578559361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "connect4_fsm connect4_fsm:fsm " "Elaborating entity \"connect4_fsm\" for hierarchy \"connect4_fsm:fsm\"" {  } { { "toplevel_connect4.sv" "fsm" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746578559362 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "connect4_fsm.sv(127) " "Verilog HDL Case Statement information at connect4_fsm.sv(127): all case item expressions in this case statement are onehot" {  } { { "connect4_fsm.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/connect4_fsm.sv" 127 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1746578559362 "|toplevel_connect4|connect4_fsm:fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrixTableroControl matrixTableroControl:matrixCtrl " "Elaborating entity \"matrixTableroControl\" for hierarchy \"matrixTableroControl:matrixCtrl\"" {  } { { "toplevel_connect4.sv" "matrixCtrl" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746578559363 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 matrixTableroControl.sv(79) " "Verilog HDL assignment warning at matrixTableroControl.sv(79): truncated value with size 32 to match size of target (3)" {  } { { "matrixTableroControl.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/matrixTableroControl.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559363 "|toplevel_connect4|matrixTableroControl:matrixCtrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 matrixTableroControl.sv(81) " "Verilog HDL assignment warning at matrixTableroControl.sv(81): truncated value with size 32 to match size of target (3)" {  } { { "matrixTableroControl.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/matrixTableroControl.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559363 "|toplevel_connect4|matrixTableroControl:matrixCtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrixTablero matrixTablero:matrixReg " "Elaborating entity \"matrixTablero\" for hierarchy \"matrixTablero:matrixReg\"" {  } { { "toplevel_connect4.sv" "matrixReg" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746578559364 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tb_toplevel_connect4.sv(254) " "Verilog HDL assignment warning at tb_toplevel_connect4.sv(254): truncated value with size 32 to match size of target (3)" {  } { { "tb_toplevel_connect4.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/tb_toplevel_connect4.sv" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559365 "|toplevel_connect4|matrixTablero:matrixReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "winner_detection winner_detection:winnerDetect " "Elaborating entity \"winner_detection\" for hierarchy \"winner_detection:winnerDetect\"" {  } { { "toplevel_connect4.sv" "winnerDetect" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746578559366 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(42) " "Verilog HDL assignment warning at winner_detection.sv(42): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559368 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(45) " "Verilog HDL assignment warning at winner_detection.sv(45): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559369 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(46) " "Verilog HDL assignment warning at winner_detection.sv(46): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559369 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(47) " "Verilog HDL assignment warning at winner_detection.sv(47): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559369 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(48) " "Verilog HDL assignment warning at winner_detection.sv(48): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559369 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 winner_detection.sv(56) " "Verilog HDL assignment warning at winner_detection.sv(56): truncated value with size 32 to match size of target (1)" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559369 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(67) " "Verilog HDL assignment warning at winner_detection.sv(67): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559369 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(69) " "Verilog HDL assignment warning at winner_detection.sv(69): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559369 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(70) " "Verilog HDL assignment warning at winner_detection.sv(70): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559369 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(71) " "Verilog HDL assignment warning at winner_detection.sv(71): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559369 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(72) " "Verilog HDL assignment warning at winner_detection.sv(72): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559369 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 winner_detection.sv(79) " "Verilog HDL assignment warning at winner_detection.sv(79): truncated value with size 32 to match size of target (1)" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559369 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(89) " "Verilog HDL assignment warning at winner_detection.sv(89): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559369 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(90) " "Verilog HDL assignment warning at winner_detection.sv(90): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559369 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(91) " "Verilog HDL assignment warning at winner_detection.sv(91): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559369 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(92) " "Verilog HDL assignment warning at winner_detection.sv(92): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559369 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(94) " "Verilog HDL assignment warning at winner_detection.sv(94): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559369 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(95) " "Verilog HDL assignment warning at winner_detection.sv(95): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559369 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(96) " "Verilog HDL assignment warning at winner_detection.sv(96): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559369 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(97) " "Verilog HDL assignment warning at winner_detection.sv(97): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559369 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 winner_detection.sv(104) " "Verilog HDL assignment warning at winner_detection.sv(104): truncated value with size 32 to match size of target (1)" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559369 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(115) " "Verilog HDL assignment warning at winner_detection.sv(115): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559369 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(116) " "Verilog HDL assignment warning at winner_detection.sv(116): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559369 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(117) " "Verilog HDL assignment warning at winner_detection.sv(117): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559369 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(118) " "Verilog HDL assignment warning at winner_detection.sv(118): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559369 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(121) " "Verilog HDL assignment warning at winner_detection.sv(121): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559369 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(122) " "Verilog HDL assignment warning at winner_detection.sv(122): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559369 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(123) " "Verilog HDL assignment warning at winner_detection.sv(123): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559369 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 winner_detection.sv(124) " "Verilog HDL assignment warning at winner_detection.sv(124): truncated value with size 32 to match size of target (3)" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559369 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 winner_detection.sv(132) " "Verilog HDL assignment warning at winner_detection.sv(132): truncated value with size 32 to match size of target (1)" {  } { { "winner_detection.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559369 "|toplevel_connect4|winner_detection:winnerDetect"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Timer Full_Timer:timer " "Elaborating entity \"Full_Timer\" for hierarchy \"Full_Timer:timer\"" {  } { { "toplevel_connect4.sv" "timer" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746578559369 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Full_Timer.sv(27) " "Verilog HDL assignment warning at Full_Timer.sv(27): truncated value with size 32 to match size of target (4)" {  } { { "Full_Timer.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/Full_Timer.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559370 "|toplevel_connect4|Full_Timer:timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Full_Timer.sv(31) " "Verilog HDL assignment warning at Full_Timer.sv(31): truncated value with size 32 to match size of target (27)" {  } { { "Full_Timer.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/Full_Timer.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559370 "|toplevel_connect4|Full_Timer:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Visualizer BCD_Visualizer:segDisplay " "Elaborating entity \"BCD_Visualizer\" for hierarchy \"BCD_Visualizer:segDisplay\"" {  } { { "toplevel_connect4.sv" "segDisplay" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746578559370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_selector random_selector:randomSel " "Elaborating entity \"random_selector\" for hierarchy \"random_selector:randomSel\"" {  } { { "toplevel_connect4.sv" "randomSel" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746578559371 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 random_selector.sv(33) " "Verilog HDL assignment warning at random_selector.sv(33): truncated value with size 32 to match size of target (3)" {  } { { "random_selector.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559372 "|toplevel_connect4|random_selector:randomSel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen videoGen:gameBoardDrawer " "Elaborating entity \"videoGen\" for hierarchy \"videoGen:gameBoardDrawer\"" {  } { { "toplevel_connect4.sv" "gameBoardDrawer" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746578559372 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 videoGen.sv(21) " "Verilog HDL assignment warning at videoGen.sv(21): truncated value with size 32 to match size of target (11)" {  } { { "videoGen.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559372 "|toplevel_connect4|videoGen:gameBoardDrawer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 videoGen.sv(22) " "Verilog HDL assignment warning at videoGen.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "videoGen.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559373 "|toplevel_connect4|videoGen:gameBoardDrawer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "player1_chip videoGen.sv(72) " "Verilog HDL or VHDL warning at videoGen.sv(72): object \"player1_chip\" assigned a value but never read" {  } { { "videoGen.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746578559375 "|toplevel_connect4|videoGen:gameBoardDrawer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "player2_chip videoGen.sv(72) " "Verilog HDL or VHDL warning at videoGen.sv(72): object \"player2_chip\" assigned a value but never read" {  } { { "videoGen.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746578559375 "|toplevel_connect4|videoGen:gameBoardDrawer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 3 videoGen.sv(96) " "Verilog HDL assignment warning at videoGen.sv(96): truncated value with size 11 to match size of target (3)" {  } { { "videoGen.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559375 "|toplevel_connect4|videoGen:gameBoardDrawer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 3 videoGen.sv(97) " "Verilog HDL assignment warning at videoGen.sv(97): truncated value with size 11 to match size of target (3)" {  } { { "videoGen.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559375 "|toplevel_connect4|videoGen:gameBoardDrawer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 videoGen.sv(98) " "Verilog HDL assignment warning at videoGen.sv(98): truncated value with size 32 to match size of target (3)" {  } { { "videoGen.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559375 "|toplevel_connect4|videoGen:gameBoardDrawer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 videoGen.sv(118) " "Verilog HDL assignment warning at videoGen.sv(118): truncated value with size 32 to match size of target (16)" {  } { { "videoGen.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559376 "|toplevel_connect4|videoGen:gameBoardDrawer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 videoGen.sv(125) " "Verilog HDL assignment warning at videoGen.sv(125): truncated value with size 32 to match size of target (16)" {  } { { "videoGen.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559377 "|toplevel_connect4|videoGen:gameBoardDrawer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 videoGen.sv(132) " "Verilog HDL assignment warning at videoGen.sv(132): truncated value with size 32 to match size of target (16)" {  } { { "videoGen.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559377 "|toplevel_connect4|videoGen:gameBoardDrawer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 videoGen.sv(139) " "Verilog HDL assignment warning at videoGen.sv(139): truncated value with size 32 to match size of target (16)" {  } { { "videoGen.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559377 "|toplevel_connect4|videoGen:gameBoardDrawer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 videoGen.sv(163) " "Verilog HDL assignment warning at videoGen.sv(163): truncated value with size 32 to match size of target (16)" {  } { { "videoGen.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559378 "|toplevel_connect4|videoGen:gameBoardDrawer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startScreen startScreen:initialScreenDrawer " "Elaborating entity \"startScreen\" for hierarchy \"startScreen:initialScreenDrawer\"" {  } { { "toplevel_connect4.sv" "initialScreenDrawer" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746578559400 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startScreen.sv(25) " "Verilog HDL assignment warning at startScreen.sv(25): truncated value with size 32 to match size of target (11)" {  } { { "startScreen.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/startScreen.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559401 "|toplevel_connect4|startScreen:initialScreenDrawer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startScreen.sv(26) " "Verilog HDL assignment warning at startScreen.sv(26): truncated value with size 32 to match size of target (11)" {  } { { "startScreen.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/startScreen.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559401 "|toplevel_connect4|startScreen:initialScreenDrawer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startScreen.sv(27) " "Verilog HDL assignment warning at startScreen.sv(27): truncated value with size 32 to match size of target (11)" {  } { { "startScreen.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/startScreen.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559401 "|toplevel_connect4|startScreen:initialScreenDrawer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startScreen.sv(28) " "Verilog HDL assignment warning at startScreen.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "startScreen.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/startScreen.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746578559401 "|toplevel_connect4|startScreen:initialScreenDrawer"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "videoGen:gameBoardDrawer\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"videoGen:gameBoardDrawer\|Div1\"" {  } { { "videoGen.sv" "Div1" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746578561258 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "videoGen:gameBoardDrawer\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"videoGen:gameBoardDrawer\|Div0\"" {  } { { "videoGen.sv" "Div0" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746578561258 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "random_selector:randomSel\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"random_selector:randomSel\|Mod1\"" {  } { { "random_selector.sv" "Mod1" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746578561258 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "random_selector:randomSel\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"random_selector:randomSel\|Mod0\"" {  } { { "random_selector.sv" "Mod0" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746578561258 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "random_selector:randomSel\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"random_selector:randomSel\|Mod2\"" {  } { { "random_selector.sv" "Mod2" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746578561258 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "random_selector:randomSel\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"random_selector:randomSel\|Mod4\"" {  } { { "random_selector.sv" "Mod4" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746578561258 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "random_selector:randomSel\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"random_selector:randomSel\|Mod3\"" {  } { { "random_selector.sv" "Mod3" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746578561258 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "random_selector:randomSel\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"random_selector:randomSel\|Mod6\"" {  } { { "random_selector.sv" "Mod6" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746578561258 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "random_selector:randomSel\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"random_selector:randomSel\|Mod5\"" {  } { { "random_selector.sv" "Mod5" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746578561258 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1746578561258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:gameBoardDrawer\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"videoGen:gameBoardDrawer\|lpm_divide:Div1\"" {  } { { "videoGen.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746578561283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:gameBoardDrawer\|lpm_divide:Div1 " "Instantiated megafunction \"videoGen:gameBoardDrawer\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746578561283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746578561283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746578561283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746578561283 ""}  } { { "videoGen.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746578561283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746578561311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578561311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746578561318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578561318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746578561328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578561328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "random_selector:randomSel\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"random_selector:randomSel\|lpm_divide:Mod1\"" {  } { { "random_selector.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746578561336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "random_selector:randomSel\|lpm_divide:Mod1 " "Instantiated megafunction \"random_selector:randomSel\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746578561336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746578561336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746578561336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746578561336 ""}  } { { "random_selector.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746578561336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_32m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_32m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_32m " "Found entity 1: lpm_divide_32m" {  } { { "db/lpm_divide_32m.tdf" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/db/lpm_divide_32m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746578561365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578561365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6kh " "Found entity 1: sign_div_unsign_6kh" {  } { { "db/sign_div_unsign_6kh.tdf" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/db/sign_div_unsign_6kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746578561372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578561372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ise.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ise.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ise " "Found entity 1: alt_u_div_ise" {  } { { "db/alt_u_div_ise.tdf" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/db/alt_u_div_ise.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746578561380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578561380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "random_selector:randomSel\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"random_selector:randomSel\|lpm_divide:Mod0\"" {  } { { "random_selector.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746578561383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "random_selector:randomSel\|lpm_divide:Mod0 " "Instantiated megafunction \"random_selector:randomSel\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 3 " "Parameter \"LPM_WIDTHN\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746578561384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746578561384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746578561384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746578561384 ""}  } { { "random_selector.sv" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746578561384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_22m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_22m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_22m " "Found entity 1: lpm_divide_22m" {  } { { "db/lpm_divide_22m.tdf" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/db/lpm_divide_22m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746578561410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578561410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5kh " "Found entity 1: sign_div_unsign_5kh" {  } { { "db/sign_div_unsign_5kh.tdf" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/db/sign_div_unsign_5kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746578561416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578561416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gse " "Found entity 1: alt_u_div_gse" {  } { { "db/alt_u_div_gse.tdf" "" { Text "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/db/alt_u_div_gse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746578561424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578561424 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1746578561579 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746578563946 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746578565931 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/output_files/VGA.map.smsg " "Generated suppressed messages file C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/output_files/VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578565981 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746578566120 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746578566120 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2029 " "Implemented 2029 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746578566237 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746578566237 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1971 " "Implemented 1971 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746578566237 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1746578566237 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746578566237 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4940 " "Peak virtual memory: 4940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746578566250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  6 18:42:46 2025 " "Processing ended: Tue May  6 18:42:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746578566250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746578566250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746578566250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746578566250 ""}
