strict digraph "" {
	node [label="\N"];
	"695:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f90abda41d0>",
		clk_sens=False,
		fillcolor=gold,
		label="695:AL",
		sens="['clk', 'rst_n']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst_n', 'valid', 'waddr']"];
	"696:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f90abda4450>",
		fillcolor=turquoise,
		label="696:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"695:AL" -> "696:BL"	 [cond="[]",
		lineno=None];
	"697:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f90abda4750>",
		fillcolor=turquoise,
		label="697:BL
waddr <= { LUT_ADDR_WIDTH{ 1'b0 } };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f90abda4790>]",
		style=filled,
		typ=Block];
	"Leaf_695:AL"	 [def_var="['waddr']",
		label="Leaf_695:AL"];
	"697:BL" -> "Leaf_695:AL"	 [cond="[]",
		lineno=None];
	"699:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f90abda43d0>",
		fillcolor=turquoise,
		label="699:BL
waddr <= waddr + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f90abda4990>]",
		style=filled,
		typ=Block];
	"699:BL" -> "Leaf_695:AL"	 [cond="[]",
		lineno=None];
	"697:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f90abda4350>",
		fillcolor=springgreen,
		label="697:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"696:BL" -> "697:IF"	 [cond="[]",
		lineno=None];
	"699:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f90abda4110>",
		fillcolor=springgreen,
		label="699:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"699:IF" -> "699:BL"	 [cond="['valid']",
		label=valid,
		lineno=699];
	"697:IF" -> "697:BL"	 [cond="['rst_n']",
		label="(~rst_n)",
		lineno=697];
	"697:IF" -> "699:IF"	 [cond="['rst_n']",
		label="!((~rst_n))",
		lineno=697];
}
