Oh no...

Cycle: 2
MARS instruction number: 3	Instruction: ori $1,$1,65535
Expected:	Register Write to Reg: 0x01 Val: 0xFFFFFFFF
Got     :	Register Write to Reg: 0x01 Val: 0x0000FFFF
Incorrect write

Cycle: 3
MARS instruction number: 4	Instruction: slt $2,$1,$5
Expected:	Register Write to Reg: 0x02 Val: 0x00000001
Got     :	Register Write to Reg: 0x05 Val: 0x00000000
Incorrect write

Cycle: 4
MARS instruction number: 5	Instruction: slt $2,$5,$1
Expected:	Register Write to Reg: 0x02 Val: 0x00000000
Got     :	Register Write to Reg: 0x01 Val: 0x00000000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


