# Computer-Archeticture-Project

Part  1: Full Implementation of RISC-V Single Cycle Processor


For ease of Use of the file Header the standard form is here
/*******************************************************************
*
* Module: module_name.v
* Project: Single Cycle RISC-V
* Author: author author-email
* Description: 
* Change history: Date â€“ Action
*
**********************************************************************/

****TODO*****
*We need to add the above template to all new files.
*Testbench for data memory.
*We also need a 4x1 32-bit MUX.
*Complete the control unit.
