
*** Running vivado
    with args -log DIVISORE.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DIVISORE.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source DIVISORE.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1073.566 ; gain = 143.086 ; free physical = 8717 ; free virtual = 12252
INFO: [Synth 8-638] synthesizing module 'DIVISORE' [/home/daniele/Sistemi_Embedded/Final_project/versione 3 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/DIVISORE/synth/DIVISORE.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'DIVISORE' (13#1) [/home/daniele/Sistemi_Embedded/Final_project/versione 3 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/DIVISORE/synth/DIVISORE.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1176.035 ; gain = 245.555 ; free physical = 8243 ; free virtual = 11780
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1176.035 ; gain = 245.555 ; free physical = 8242 ; free virtual = 11778
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1508.910 ; gain = 3.000 ; free physical = 7940 ; free virtual = 11477
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1508.910 ; gain = 578.430 ; free physical = 7836 ; free virtual = 11372
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1508.910 ; gain = 578.430 ; free physical = 7836 ; free virtual = 11372
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1508.910 ; gain = 578.430 ; free physical = 7835 ; free virtual = 11371
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1508.910 ; gain = 578.430 ; free physical = 7760 ; free virtual = 11296
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1508.910 ; gain = 578.430 ; free physical = 8222 ; free virtual = 11760
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1508.910 ; gain = 578.430 ; free physical = 8145 ; free virtual = 11683
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1508.910 ; gain = 578.430 ; free physical = 8120 ; free virtual = 11661
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1508.910 ; gain = 578.430 ; free physical = 8627 ; free virtual = 12171
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1508.910 ; gain = 578.430 ; free physical = 8626 ; free virtual = 12170
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1508.910 ; gain = 578.430 ; free physical = 8626 ; free virtual = 12170
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1508.910 ; gain = 578.430 ; free physical = 8628 ; free virtual = 12172
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1508.910 ; gain = 578.430 ; free physical = 8628 ; free virtual = 12172
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1508.910 ; gain = 578.430 ; free physical = 8628 ; free virtual = 12172
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1508.910 ; gain = 578.430 ; free physical = 8628 ; free virtual = 12172

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |   105|
|2     |LUT2    |    33|
|3     |LUT3    |   966|
|4     |LUT4    |   794|
|5     |LUT5    |     3|
|6     |LUT6    |    26|
|7     |MUXCY   |   845|
|8     |MUXF7   |     8|
|9     |SRL16E  |   104|
|10    |SRLC32E |     4|
|11    |XORCY   |   845|
|12    |FDRE    |  4367|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1508.910 ; gain = 578.430 ; free physical = 8628 ; free virtual = 12172
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1528.871 ; gain = 530.887 ; free physical = 9152 ; free virtual = 12702
