#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Wed Dec  5 15:03:12 2018
# Process ID: 5056
# Current directory: C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES246/Solutions/1WireSolutions/buffer_projectb
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8024 C:\Users\SET253-15U.HCCMAIN\Documents\GitHub\ENES246\Solutions\1WireSolutions\buffer_projectb\buffers.xpr
# Log file: C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES246/Solutions/1WireSolutions/buffer_projectb/vivado.log
# Journal file: C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES246/Solutions/1WireSolutions/buffer_projectb\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES246/Solutions/1WireSolutions/buffer_projectb/buffers.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES246/Solutions/1WireSolutions/buffer_projectb'
INFO: [Project 1-313] Project file moved from 'C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES246/1Wires/Vivado_RTL' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 849.727 ; gain = 138.930
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: switchLED
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 950.445 ; gain = 89.563
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'switchLED' [C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES246/Solutions/1WireSolutions/buffer_projectb/buffers.srcs/sources_1/imports/RTL/Lab1-1Buffers.v:12]
INFO: [Synth 8-6155] done synthesizing module 'switchLED' (1#1) [C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES246/Solutions/1WireSolutions/buffer_projectb/buffers.srcs/sources_1/imports/RTL/Lab1-1Buffers.v:12]
WARNING: [Synth 8-3330] design switchLED has an empty top module
WARNING: [Synth 8-3917] design switchLED has port LED[15] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[14] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[13] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[12] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[9] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[8] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[7] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[6] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[5] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[4] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[3] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[2] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[1] driven by constant 0
WARNING: [Synth 8-3331] design switchLED has unconnected port SW[15]
WARNING: [Synth 8-3331] design switchLED has unconnected port SW[14]
WARNING: [Synth 8-3331] design switchLED has unconnected port SW[13]
WARNING: [Synth 8-3331] design switchLED has unconnected port SW[12]
WARNING: [Synth 8-3331] design switchLED has unconnected port SW[11]
WARNING: [Synth 8-3331] design switchLED has unconnected port SW[10]
WARNING: [Synth 8-3331] design switchLED has unconnected port SW[9]
WARNING: [Synth 8-3331] design switchLED has unconnected port SW[8]
WARNING: [Synth 8-3331] design switchLED has unconnected port SW[7]
WARNING: [Synth 8-3331] design switchLED has unconnected port SW[6]
WARNING: [Synth 8-3331] design switchLED has unconnected port SW[5]
WARNING: [Synth 8-3331] design switchLED has unconnected port SW[4]
WARNING: [Synth 8-3331] design switchLED has unconnected port SW[3]
WARNING: [Synth 8-3331] design switchLED has unconnected port SW[2]
WARNING: [Synth 8-3331] design switchLED has unconnected port SW[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 990.832 ; gain = 129.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 990.832 ; gain = 129.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 990.832 ; gain = 129.949
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES246/Solutions/1WireSolutions/buffer_projectb/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
Finished Parsing XDC File [C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES246/Solutions/1WireSolutions/buffer_projectb/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1339.125 ; gain = 478.242
8 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1339.125 ; gain = 478.242
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Dec  5 15:12:56 2018] Launched synth_1...
Run output will be captured here: C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES246/Solutions/1WireSolutions/buffer_projectb/buffers.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Dec  5 15:14:58 2018] Launched impl_1...
Run output will be captured here: C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES246/Solutions/1WireSolutions/buffer_projectb/buffers.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Dec  5 15:16:33 2018] Launched synth_1...
Run output will be captured here: C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES246/Solutions/1WireSolutions/buffer_projectb/buffers.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Dec  5 15:17:14 2018] Launched impl_1...
Run output will be captured here: C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES246/Solutions/1WireSolutions/buffer_projectb/buffers.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES246/Solutions/1WireSolutions/buffer_projectb/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
Finished Parsing XDC File [C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES246/Solutions/1WireSolutions/buffer_projectb/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
WARNING: [Synth 8-1751] cannot index into non-array SW [C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES246/Solutions/1WireSolutions/buffer_projectb/buffers.srcs/sources_1/imports/RTL/Lab1-1Buffers.v:16]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1373.918 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'switchLED' [C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES246/Solutions/1WireSolutions/buffer_projectb/buffers.srcs/sources_1/imports/RTL/Lab1-1Buffers.v:12]
ERROR: [Synth 8-373] invalid index for scalar 'SW' [C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES246/Solutions/1WireSolutions/buffer_projectb/buffers.srcs/sources_1/imports/RTL/Lab1-1Buffers.v:16]
ERROR: [Synth 8-6156] failed synthesizing module 'switchLED' [C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES246/Solutions/1WireSolutions/buffer_projectb/buffers.srcs/sources_1/imports/RTL/Lab1-1Buffers.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1410.613 ; gain = 36.695
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1410.613 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'switchLED' [C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES246/Solutions/1WireSolutions/buffer_projectb/buffers.srcs/sources_1/imports/RTL/Lab1-1Buffers.v:12]
INFO: [Synth 8-6155] done synthesizing module 'switchLED' (1#1) [C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES246/Solutions/1WireSolutions/buffer_projectb/buffers.srcs/sources_1/imports/RTL/Lab1-1Buffers.v:12]
WARNING: [Synth 8-3330] design switchLED has an empty top module
WARNING: [Synth 8-3917] design switchLED has port LED[15] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[14] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[13] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[12] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[9] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[8] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[7] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[6] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[5] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[4] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[3] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[2] driven by constant 0
WARNING: [Synth 8-3917] design switchLED has port LED[1] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1412.836 ; gain = 2.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1412.836 ; gain = 2.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1412.836 ; gain = 2.223
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES246/Solutions/1WireSolutions/buffer_projectb/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
Finished Parsing XDC File [C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES246/Solutions/1WireSolutions/buffer_projectb/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1412.836 ; gain = 2.223
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Dec  5 15:20:48 2018] Launched synth_1...
Run output will be captured here: C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES246/Solutions/1WireSolutions/buffer_projectb/buffers.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Dec  5 15:21:28 2018] Launched impl_1...
Run output will be captured here: C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES246/Solutions/1WireSolutions/buffer_projectb/buffers.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1838.277 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1838.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1887.895 ; gain = 475.059
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  5 18:24:19 2018...
