TimeQuest Timing Analyzer report for part2
Sun Sep 30 02:52:50 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'KEY[2]'
 12. Slow Model Setup: 'KEY[1]'
 13. Slow Model Hold: 'KEY[2]'
 14. Slow Model Hold: 'KEY[1]'
 15. Slow Model Minimum Pulse Width: 'KEY[1]'
 16. Slow Model Minimum Pulse Width: 'KEY[2]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'KEY[2]'
 27. Fast Model Setup: 'KEY[1]'
 28. Fast Model Hold: 'KEY[1]'
 29. Fast Model Hold: 'KEY[2]'
 30. Fast Model Minimum Pulse Width: 'KEY[1]'
 31. Fast Model Minimum Pulse Width: 'KEY[2]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; part2                                                              ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C20F484C7                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; KEY[1]     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY[1] } ;
; KEY[2]     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY[2] } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 93.41 MHz  ; 93.41 MHz       ; KEY[2]     ;                                                       ;
; 280.58 MHz ; 216.08 MHz      ; KEY[1]     ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; KEY[2] ; -9.706 ; -758.445      ;
; KEY[1] ; -2.564 ; -26.606       ;
+--------+--------+---------------+


+--------------------------------+
; Slow Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; KEY[2] ; 0.445 ; 0.000         ;
; KEY[1] ; 0.628 ; 0.000         ;
+--------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; KEY[1] ; -1.814 ; -58.371              ;
; KEY[2] ; -1.469 ; -127.335             ;
+--------+--------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'KEY[2]'                                                                                                                     ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -9.706 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.068     ; 10.676     ;
; -9.648 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 10.619     ;
; -9.626 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.068     ; 10.596     ;
; -9.607 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 10.578     ;
; -9.579 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.064     ; 10.553     ;
; -9.568 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 10.539     ;
; -9.546 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.068     ; 10.516     ;
; -9.527 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 10.498     ;
; -9.507 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.064     ; 10.481     ;
; -9.499 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.064     ; 10.473     ;
; -9.488 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 10.459     ;
; -9.466 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.068     ; 10.436     ;
; -9.447 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 10.418     ;
; -9.427 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.064     ; 10.401     ;
; -9.419 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.064     ; 10.393     ;
; -9.408 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 10.379     ;
; -9.371 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 10.342     ;
; -9.367 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 10.338     ;
; -9.347 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.064     ; 10.321     ;
; -9.339 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.064     ; 10.313     ;
; -9.339 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.068     ; 10.309     ;
; -9.307 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 10.278     ;
; -9.292 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.068     ; 10.262     ;
; -9.291 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 10.262     ;
; -9.267 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.064     ; 10.241     ;
; -9.259 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.068     ; 10.229     ;
; -9.256 ; proc:processor|regn:start|Q[6] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 10.227     ;
; -9.234 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 10.205     ;
; -9.227 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 10.198     ;
; -9.212 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.068     ; 10.182     ;
; -9.211 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 10.182     ;
; -9.193 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 10.164     ;
; -9.179 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.068     ; 10.149     ;
; -9.176 ; proc:processor|regn:start|Q[6] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 10.147     ;
; -9.165 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.064     ; 10.139     ;
; -9.154 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 10.125     ;
; -9.147 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 10.118     ;
; -9.131 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 10.102     ;
; -9.113 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 10.084     ;
; -9.113 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 10.084     ;
; -9.099 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.068     ; 10.069     ;
; -9.096 ; proc:processor|regn:start|Q[6] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 10.067     ;
; -9.093 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.064     ; 10.067     ;
; -9.085 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.064     ; 10.059     ;
; -9.067 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 10.038     ;
; -9.046 ; proc:processor|regn:start|Q[5] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 10.017     ;
; -9.033 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 10.004     ;
; -9.022 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_0|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.010      ; 10.070     ;
; -9.016 ; proc:processor|regn:start|Q[6] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 9.987      ;
; -9.013 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.064     ; 9.987      ;
; -8.966 ; proc:processor|regn:start|Q[5] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 9.937      ;
; -8.957 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 9.928      ;
; -8.953 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 9.924      ;
; -8.947 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_6|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.085     ; 9.900      ;
; -8.947 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_0|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.011      ; 9.996      ;
; -8.944 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_5|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.087     ; 9.895      ;
; -8.925 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.068     ; 9.895      ;
; -8.923 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_0|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.011      ; 9.972      ;
; -8.893 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 9.864      ;
; -8.886 ; proc:processor|regn:start|Q[5] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 9.857      ;
; -8.878 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_0|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.014      ; 9.930      ;
; -8.877 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 9.848      ;
; -8.873 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 9.844      ;
; -8.860 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 9.831      ;
; -8.848 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_6|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.084     ; 9.802      ;
; -8.845 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_5|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.086     ; 9.797      ;
; -8.845 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.068     ; 9.815      ;
; -8.842 ; proc:processor|regn:start|Q[6] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 9.813      ;
; -8.841 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_7|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.075     ; 9.804      ;
; -8.838 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_4|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.075     ; 9.801      ;
; -8.823 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_0|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.014      ; 9.875      ;
; -8.816 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_5|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.087     ; 9.767      ;
; -8.813 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 9.784      ;
; -8.806 ; proc:processor|regn:start|Q[5] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 9.777      ;
; -8.797 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_5|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.087     ; 9.748      ;
; -8.795 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_6|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.085     ; 9.748      ;
; -8.791 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.064     ; 9.765      ;
; -8.780 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 9.751      ;
; -8.775 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.068     ; 9.745      ;
; -8.766 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_7|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.074     ; 9.730      ;
; -8.763 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_4|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.074     ; 9.727      ;
; -8.762 ; proc:processor|regn:start|Q[6] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 9.733      ;
; -8.748 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_6|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.081     ; 9.705      ;
; -8.745 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_5|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.083     ; 9.700      ;
; -8.742 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_7|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.074     ; 9.706      ;
; -8.741 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_5|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.086     ; 9.693      ;
; -8.739 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_4|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.074     ; 9.703      ;
; -8.717 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_5|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.086     ; 9.669      ;
; -8.711 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_6|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.084     ; 9.665      ;
; -8.711 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_G|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.064     ; 9.685      ;
; -8.708 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_5|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.086     ; 9.660      ;
; -8.699 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 9.670      ;
; -8.698 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_5|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.086     ; 9.650      ;
; -8.697 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_7|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.071     ; 9.664      ;
; -8.696 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_6|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.084     ; 9.650      ;
; -8.694 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_4|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.071     ; 9.661      ;
; -8.687 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_0|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.011      ; 9.736      ;
; -8.676 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.067     ; 9.647      ;
; -8.672 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_5|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.083     ; 9.627      ;
; -8.669 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[1] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.068     ; 9.639      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'KEY[1]'                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.023     ; 3.501      ;
; -0.936 ; count[0]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.974      ;
; -0.856 ; count[0]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.894      ;
; -0.812 ; count[1]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.850      ;
; -0.777 ; count[2]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.815      ;
; -0.776 ; count[0]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.814      ;
; -0.732 ; count[1]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.770      ;
; -0.697 ; count[2]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.735      ;
; -0.696 ; count[0]                                                                                                  ; count[1]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.734      ;
; -0.652 ; count[3]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.690      ;
; -0.652 ; count[1]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.690      ;
; -0.267 ; count[4]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.305      ;
; -0.266 ; count[0]                                                                                                  ; count[0]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.304      ;
; -0.264 ; count[2]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.302      ;
; -0.220 ; count[3]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.258      ;
; -0.220 ; count[1]                                                                                                  ; count[1]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.258      ;
; 0.035  ; count[2]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; KEY[1]       ; KEY[1]      ; 1.000        ; 1.155      ; 2.080      ;
; 0.041  ; count[0]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]       ; KEY[1]      ; 1.000        ; 1.155      ; 2.074      ;
; 0.069  ; count[4]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; KEY[1]       ; KEY[1]      ; 1.000        ; 1.155      ; 2.046      ;
; 0.071  ; count[1]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; KEY[1]       ; KEY[1]      ; 1.000        ; 1.155      ; 2.044      ;
; 0.082  ; count[3]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; KEY[1]       ; KEY[1]      ; 1.000        ; 1.155      ; 2.033      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'KEY[2]'                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; proc:processor|Tstep_Q.T3                                                        ; proc:processor|Tstep_Q.T3      ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.731      ;
; 0.644 ; proc:processor|Tstep_Q.T3                                                        ; proc:processor|Tstep_Q.T0      ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.930      ;
; 0.964 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|Tstep_Q.T1      ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.003      ; 1.253      ;
; 1.062 ; proc:processor|regn:start|Q[7]                                                   ; proc:processor|Tstep_Q.T0      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.002     ; 1.346      ;
; 1.144 ; proc:processor|regn:reg_4|Q[1]                                                   ; proc:processor|regn:reg_A|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.015      ; 1.445      ;
; 1.149 ; proc:processor|regn:reg_4|Q[6]                                                   ; proc:processor|regn:reg_A|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.006      ; 1.441      ;
; 1.166 ; proc:processor|regn:reg_4|Q[4]                                                   ; proc:processor|regn:reg_A|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.015      ; 1.467      ;
; 1.261 ; proc:processor|regn:reg_3|Q[4]                                                   ; proc:processor|regn:reg_A|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 1.547      ;
; 1.262 ; proc:processor|regn:start|Q[8]                                                   ; proc:processor|Tstep_Q.T0      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.002     ; 1.546      ;
; 1.263 ; proc:processor|regn:start|Q[8]                                                   ; proc:processor|Tstep_Q.T3      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.002     ; 1.547      ;
; 1.269 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.002      ; 1.557      ;
; 1.269 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.002      ; 1.557      ;
; 1.269 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.002      ; 1.557      ;
; 1.269 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.002      ; 1.557      ;
; 1.269 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.002      ; 1.557      ;
; 1.269 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.002      ; 1.557      ;
; 1.269 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.002      ; 1.557      ;
; 1.294 ; proc:processor|Tstep_Q.T1                                                        ; proc:processor|Tstep_Q.T0      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.003     ; 1.577      ;
; 1.299 ; proc:processor|regn:reg_3|Q[1]                                                   ; proc:processor|regn:reg_A|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 1.585      ;
; 1.302 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.001     ; 1.587      ;
; 1.302 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.001     ; 1.587      ;
; 1.377 ; proc:processor|regn:reg_7|Q[8]                                                   ; proc:processor|regn:reg_4|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.003      ; 1.666      ;
; 1.457 ; proc:processor|regn:reg_A|Q[8]                                                   ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.035      ; 1.778      ;
; 1.473 ; proc:processor|regn:reg_A|Q[2]                                                   ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.035      ; 1.794      ;
; 1.473 ; proc:processor|regn:reg_5|Q[3]                                                   ; proc:processor|regn:reg_6|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.010      ; 1.769      ;
; 1.487 ; proc:processor|regn:reg_7|Q[2]                                                   ; proc:processor|regn:reg_4|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 1.773      ;
; 1.502 ; proc:processor|regn:reg_4|Q[3]                                                   ; proc:processor|regn:reg_6|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.002     ; 1.786      ;
; 1.505 ; proc:processor|regn:reg_3|Q[0]                                                   ; proc:processor|regn:reg_2|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.001      ; 1.792      ;
; 1.553 ; proc:processor|regn:reg_A|Q[5]                                                   ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.035      ; 1.874      ;
; 1.559 ; proc:processor|regn:reg_3|Q[3]                                                   ; proc:processor|regn:reg_6|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.001     ; 1.844      ;
; 1.597 ; proc:processor|regn:reg_7|Q[5]                                                   ; proc:processor|regn:reg_4|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.003      ; 1.886      ;
; 1.597 ; proc:processor|regn:reg_5|Q[8]                                                   ; proc:processor|regn:reg_4|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.010     ; 1.873      ;
; 1.612 ; proc:processor|regn:reg_6|Q[7]                                                   ; proc:processor|regn:reg_4|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.012     ; 1.886      ;
; 1.621 ; proc:processor|regn:reg_A|Q[3]                                                   ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.003     ; 1.904      ;
; 1.623 ; proc:processor|regn:reg_4|Q[6]                                                   ; proc:processor|regn:reg_3|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.006      ; 1.915      ;
; 1.686 ; proc:processor|regn:reg_4|Q[0]                                                   ; proc:processor|regn:reg_2|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.026     ; 1.946      ;
; 1.785 ; proc:processor|regn:reg_2|Q[6]                                                   ; proc:processor|regn:reg_A|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.065      ; 2.136      ;
; 1.793 ; proc:processor|regn:reg_4|Q[4]                                                   ; proc:processor|regn:reg_3|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.015      ; 2.094      ;
; 1.813 ; proc:processor|regn:reg_A|Q[7]                                                   ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.003     ; 2.096      ;
; 1.819 ; proc:processor|regn:reg_6|Q[1]                                                   ; proc:processor|regn:reg_A|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.025      ; 2.130      ;
; 1.825 ; proc:processor|regn:reg_7|Q[6]                                                   ; proc:processor|regn:reg_A|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.040      ; 2.151      ;
; 1.836 ; proc:processor|Tstep_Q.T3                                                        ; proc:processor|Tstep_Q.T2      ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.003      ; 2.125      ;
; 1.845 ; proc:processor|regn:reg_5|Q[5]                                                   ; proc:processor|regn:reg_4|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.010     ; 2.121      ;
; 1.846 ; proc:processor|regn:reg_5|Q[6]                                                   ; proc:processor|regn:reg_A|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.027      ; 2.159      ;
; 1.851 ; proc:processor|regn:reg_6|Q[4]                                                   ; proc:processor|regn:reg_A|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.025      ; 2.162      ;
; 1.870 ; proc:processor|regn:reg_1|Q[2]                                                   ; proc:processor|regn:reg_4|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.085     ; 2.071      ;
; 1.877 ; proc:processor|regn:reg_1|Q[1]                                                   ; proc:processor|regn:reg_A|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.070     ; 2.093      ;
; 1.883 ; proc:processor|regn:reg_7|Q[7]                                                   ; proc:processor|regn:reg_4|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.003      ; 2.172      ;
; 1.888 ; proc:processor|regn:reg_3|Q[4]                                                   ; proc:processor|regn:reg_3|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 2.174      ;
; 1.890 ; proc:processor|regn:start|Q[7]                                                   ; proc:processor|Tstep_Q.T3      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.002     ; 2.174      ;
; 1.897 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1] ; proc:processor|regn:start|Q[1] ; KEY[1]       ; KEY[2]      ; 0.000        ; -0.286     ; 1.897      ;
; 1.905 ; proc:processor|regn:start|Q[8]                                                   ; proc:processor|Tstep_Q.T2      ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.001      ; 2.192      ;
; 1.906 ; proc:processor|regn:reg_A|Q[2]                                                   ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.035      ; 2.227      ;
; 1.910 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7] ; proc:processor|regn:start|Q[7] ; KEY[1]       ; KEY[2]      ; 0.000        ; -0.286     ; 1.910      ;
; 1.916 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4] ; proc:processor|regn:start|Q[4] ; KEY[1]       ; KEY[2]      ; 0.000        ; -0.289     ; 1.913      ;
; 1.955 ; proc:processor|regn:reg_7|Q[1]                                                   ; proc:processor|regn:reg_A|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.015      ; 2.256      ;
; 1.961 ; proc:processor|regn:reg_0|Q[4]                                                   ; proc:processor|regn:reg_A|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.070     ; 2.177      ;
; 1.981 ; proc:processor|regn:reg_7|Q[4]                                                   ; proc:processor|regn:reg_A|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.015      ; 2.282      ;
; 1.984 ; proc:processor|regn:reg_A|Q[5]                                                   ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.035      ; 2.305      ;
; 1.986 ; proc:processor|regn:reg_A|Q[2]                                                   ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.035      ; 2.307      ;
; 2.023 ; proc:processor|regn:reg_4|Q[1]                                                   ; proc:processor|regn:reg_3|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.015      ; 2.324      ;
; 2.052 ; proc:processor|regn:reg_A|Q[3]                                                   ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.003     ; 2.335      ;
; 2.064 ; proc:processor|regn:reg_A|Q[5]                                                   ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.035      ; 2.385      ;
; 2.072 ; proc:processor|regn:reg_5|Q[7]                                                   ; proc:processor|regn:reg_4|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.010     ; 2.348      ;
; 2.096 ; proc:processor|regn:reg_5|Q[3]                                                   ; proc:processor|regn:reg_3|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.011      ; 2.393      ;
; 2.101 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8] ; proc:processor|regn:reg_4|Q[8] ; KEY[1]       ; KEY[2]      ; 0.000        ; -0.382     ; 2.005      ;
; 2.116 ; proc:processor|regn:reg_7|Q[8]                                                   ; proc:processor|regn:reg_A|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.003     ; 2.399      ;
; 2.125 ; proc:processor|regn:reg_4|Q[3]                                                   ; proc:processor|regn:reg_3|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.001     ; 2.410      ;
; 2.131 ; proc:processor|regn:reg_5|Q[2]                                                   ; proc:processor|regn:reg_4|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.012      ; 2.429      ;
; 2.138 ; proc:processor|Tstep_Q.T1                                                        ; proc:processor|Tstep_Q.T2      ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 2.424      ;
; 2.140 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8] ; proc:processor|regn:start|Q[8] ; KEY[1]       ; KEY[2]      ; 0.000        ; -0.286     ; 2.140      ;
; 2.144 ; proc:processor|regn:reg_A|Q[5]                                                   ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.035      ; 2.465      ;
; 2.145 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7] ; proc:processor|regn:reg_4|Q[7] ; KEY[1]       ; KEY[2]      ; 0.000        ; -0.382     ; 2.049      ;
; 2.152 ; proc:processor|regn:reg_G|Q[8]                                                   ; proc:processor|regn:reg_4|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.029     ; 2.409      ;
; 2.152 ; proc:processor|regn:reg_5|Q[0]                                                   ; proc:processor|regn:reg_2|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.014     ; 2.424      ;
; 2.160 ; proc:processor|regn:reg_A|Q[0]                                                   ; proc:processor|regn:reg_G|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.003     ; 2.443      ;
; 2.160 ; proc:processor|regn:reg_A|Q[2]                                                   ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.035      ; 2.481      ;
; 2.174 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2] ; proc:processor|regn:start|Q[2] ; KEY[1]       ; KEY[2]      ; 0.000        ; -0.286     ; 2.174      ;
; 2.178 ; proc:processor|regn:reg_3|Q[1]                                                   ; proc:processor|regn:reg_3|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 2.464      ;
; 2.182 ; proc:processor|regn:reg_3|Q[3]                                                   ; proc:processor|regn:reg_3|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 2.468      ;
; 2.183 ; proc:processor|regn:reg_4|Q[1]                                                   ; proc:processor|regn:reg_0|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.031     ; 2.438      ;
; 2.199 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6] ; proc:processor|regn:start|Q[6] ; KEY[1]       ; KEY[2]      ; 0.000        ; -0.286     ; 2.199      ;
; 2.206 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3] ; proc:processor|regn:start|Q[3] ; KEY[1]       ; KEY[2]      ; 0.000        ; -0.289     ; 2.203      ;
; 2.217 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5] ; proc:processor|regn:start|Q[5] ; KEY[1]       ; KEY[2]      ; 0.000        ; -0.286     ; 2.217      ;
; 2.224 ; proc:processor|regn:reg_0|Q[8]                                                   ; proc:processor|regn:reg_4|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.173     ; 2.337      ;
; 2.225 ; proc:processor|regn:reg_4|Q[1]                                                   ; proc:processor|regn:reg_1|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.085      ; 2.596      ;
; 2.226 ; proc:processor|regn:reg_A|Q[3]                                                   ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.003     ; 2.509      ;
; 2.232 ; proc:processor|regn:reg_7|Q[8]                                                   ; proc:processor|regn:reg_2|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.249      ; 2.767      ;
; 2.236 ; proc:processor|regn:reg_7|Q[8]                                                   ; proc:processor|regn:reg_1|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.248      ; 2.770      ;
; 2.240 ; proc:processor|regn:reg_A|Q[2]                                                   ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.035      ; 2.561      ;
; 2.245 ; proc:processor|regn:reg_A|Q[7]                                                   ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.003     ; 2.528      ;
; 2.252 ; proc:processor|regn:reg_2|Q[0]                                                   ; proc:processor|regn:reg_2|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 2.538      ;
; 2.259 ; proc:processor|regn:reg_2|Q[6]                                                   ; proc:processor|regn:reg_3|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.065      ; 2.610      ;
; 2.264 ; proc:processor|regn:reg_7|Q[8]                                                   ; proc:processor|regn:reg_7|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 2.550      ;
; 2.280 ; proc:processor|regn:reg_7|Q[8]                                                   ; proc:processor|regn:reg_3|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.176      ; 2.742      ;
; 2.299 ; proc:processor|regn:reg_7|Q[6]                                                   ; proc:processor|regn:reg_3|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.040      ; 2.625      ;
; 2.301 ; proc:processor|regn:reg_4|Q[6]                                                   ; proc:processor|regn:reg_4|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 2.587      ;
; 2.306 ; proc:processor|regn:reg_A|Q[3]                                                   ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.003     ; 2.589      ;
; 2.316 ; proc:processor|regn:reg_7|Q[3]                                                   ; proc:processor|regn:reg_6|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.002     ; 2.600      ;
; 2.320 ; proc:processor|regn:reg_5|Q[6]                                                   ; proc:processor|regn:reg_3|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.027      ; 2.633      ;
+-------+----------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'KEY[1]'                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.628 ; count[3]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; KEY[1]       ; KEY[1]      ; 0.000        ; 1.155      ; 2.033      ;
; 0.639 ; count[1]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; KEY[1]       ; KEY[1]      ; 0.000        ; 1.155      ; 2.044      ;
; 0.641 ; count[4]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; KEY[1]       ; KEY[1]      ; 0.000        ; 1.155      ; 2.046      ;
; 0.669 ; count[0]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]       ; KEY[1]      ; 0.000        ; 1.155      ; 2.074      ;
; 0.675 ; count[2]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; KEY[1]       ; KEY[1]      ; 0.000        ; 1.155      ; 2.080      ;
; 0.972 ; count[1]                                                                                                  ; count[1]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.258      ;
; 0.972 ; count[3]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.258      ;
; 1.016 ; count[2]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.302      ;
; 1.018 ; count[0]                                                                                                  ; count[0]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.304      ;
; 1.019 ; count[4]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.305      ;
; 1.404 ; count[1]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.690      ;
; 1.404 ; count[3]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.690      ;
; 1.448 ; count[0]                                                                                                  ; count[1]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.734      ;
; 1.449 ; count[2]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.735      ;
; 1.484 ; count[1]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.770      ;
; 1.528 ; count[0]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.814      ;
; 1.529 ; count[2]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.815      ;
; 1.564 ; count[1]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.850      ;
; 1.608 ; count[0]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.894      ;
; 1.688 ; count[0]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.974      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.023     ; 3.501      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KEY[1]'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; KEY[1] ; Rise       ; KEY[1]                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[1] ; Rise       ; count[0]                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[0]                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[1] ; Rise       ; count[1]                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[1]                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[1] ; Rise       ; count[2]                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[2]                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[1] ; Rise       ; count[3]                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[3]                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[1] ; Rise       ; count[4]                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[4]                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; KEY[1]|combout                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; KEY[1]|combout                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[0]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[0]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[1]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[1]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[2]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[2]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[3]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[3]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[4]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[4]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KEY[2]'                                                                         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; KEY[2] ; Rise       ; KEY[2]                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T0      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T0      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T1      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T1      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T2      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T2      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T3      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T3      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_5|Q[0] ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; KEY[1]     ; 4.058 ; 4.058 ; Rise       ; KEY[1]          ;
;  KEY[0]   ; KEY[1]     ; 4.058 ; 4.058 ; Rise       ; KEY[1]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; KEY[1]     ; -3.810 ; -3.810 ; Rise       ; KEY[1]          ;
;  KEY[0]   ; KEY[1]     ; -3.810 ; -3.810 ; Rise       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDR[*]   ; KEY[1]     ; 10.723 ; 10.723 ; Rise       ; KEY[1]          ;
;  LEDR[0]  ; KEY[1]     ; 10.633 ; 10.633 ; Rise       ; KEY[1]          ;
;  LEDR[1]  ; KEY[1]     ; 9.884  ; 9.884  ; Rise       ; KEY[1]          ;
;  LEDR[2]  ; KEY[1]     ; 9.891  ; 9.891  ; Rise       ; KEY[1]          ;
;  LEDR[3]  ; KEY[1]     ; 10.541 ; 10.541 ; Rise       ; KEY[1]          ;
;  LEDR[4]  ; KEY[1]     ; 10.017 ; 10.017 ; Rise       ; KEY[1]          ;
;  LEDR[5]  ; KEY[1]     ; 10.723 ; 10.723 ; Rise       ; KEY[1]          ;
;  LEDR[6]  ; KEY[1]     ; 10.193 ; 10.193 ; Rise       ; KEY[1]          ;
;  LEDR[7]  ; KEY[1]     ; 9.439  ; 9.439  ; Rise       ; KEY[1]          ;
;  LEDR[8]  ; KEY[1]     ; 9.162  ; 9.162  ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[2]     ; 15.529 ; 15.529 ; Rise       ; KEY[2]          ;
;  LEDR[0]  ; KEY[2]     ; 15.223 ; 15.223 ; Rise       ; KEY[2]          ;
;  LEDR[1]  ; KEY[2]     ; 14.565 ; 14.565 ; Rise       ; KEY[2]          ;
;  LEDR[2]  ; KEY[2]     ; 14.846 ; 14.846 ; Rise       ; KEY[2]          ;
;  LEDR[3]  ; KEY[2]     ; 15.529 ; 15.529 ; Rise       ; KEY[2]          ;
;  LEDR[4]  ; KEY[2]     ; 14.841 ; 14.841 ; Rise       ; KEY[2]          ;
;  LEDR[5]  ; KEY[2]     ; 15.263 ; 15.263 ; Rise       ; KEY[2]          ;
;  LEDR[6]  ; KEY[2]     ; 15.002 ; 15.002 ; Rise       ; KEY[2]          ;
;  LEDR[7]  ; KEY[2]     ; 15.104 ; 15.104 ; Rise       ; KEY[2]          ;
;  LEDR[8]  ; KEY[2]     ; 15.260 ; 15.260 ; Rise       ; KEY[2]          ;
;  LEDR[9]  ; KEY[2]     ; 8.703  ; 8.703  ; Rise       ; KEY[2]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDR[*]   ; KEY[1]     ; 9.162  ; 9.162  ; Rise       ; KEY[1]          ;
;  LEDR[0]  ; KEY[1]     ; 10.633 ; 10.633 ; Rise       ; KEY[1]          ;
;  LEDR[1]  ; KEY[1]     ; 9.884  ; 9.884  ; Rise       ; KEY[1]          ;
;  LEDR[2]  ; KEY[1]     ; 9.891  ; 9.891  ; Rise       ; KEY[1]          ;
;  LEDR[3]  ; KEY[1]     ; 10.541 ; 10.541 ; Rise       ; KEY[1]          ;
;  LEDR[4]  ; KEY[1]     ; 10.017 ; 10.017 ; Rise       ; KEY[1]          ;
;  LEDR[5]  ; KEY[1]     ; 10.723 ; 10.723 ; Rise       ; KEY[1]          ;
;  LEDR[6]  ; KEY[1]     ; 10.193 ; 10.193 ; Rise       ; KEY[1]          ;
;  LEDR[7]  ; KEY[1]     ; 9.439  ; 9.439  ; Rise       ; KEY[1]          ;
;  LEDR[8]  ; KEY[1]     ; 9.162  ; 9.162  ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[2]     ; 8.057  ; 8.057  ; Rise       ; KEY[2]          ;
;  LEDR[0]  ; KEY[2]     ; 8.620  ; 8.620  ; Rise       ; KEY[2]          ;
;  LEDR[1]  ; KEY[2]     ; 8.277  ; 8.277  ; Rise       ; KEY[2]          ;
;  LEDR[2]  ; KEY[2]     ; 8.847  ; 8.847  ; Rise       ; KEY[2]          ;
;  LEDR[3]  ; KEY[2]     ; 9.349  ; 9.349  ; Rise       ; KEY[2]          ;
;  LEDR[4]  ; KEY[2]     ; 8.494  ; 8.494  ; Rise       ; KEY[2]          ;
;  LEDR[5]  ; KEY[2]     ; 8.719  ; 8.719  ; Rise       ; KEY[2]          ;
;  LEDR[6]  ; KEY[2]     ; 8.574  ; 8.574  ; Rise       ; KEY[2]          ;
;  LEDR[7]  ; KEY[2]     ; 8.906  ; 8.906  ; Rise       ; KEY[2]          ;
;  LEDR[8]  ; KEY[2]     ; 8.438  ; 8.438  ; Rise       ; KEY[2]          ;
;  LEDR[9]  ; KEY[2]     ; 8.057  ; 8.057  ; Rise       ; KEY[2]          ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------+
; Fast Model Setup Summary        ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; KEY[2] ; -2.969 ; -220.132      ;
; KEY[1] ; -0.979 ; -8.811        ;
+--------+--------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; KEY[1] ; 0.196 ; 0.000         ;
; KEY[2] ; 0.215 ; 0.000         ;
+--------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; KEY[1] ; -1.423 ; -46.066              ;
; KEY[2] ; -1.222 ; -104.222             ;
+--------+--------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'KEY[2]'                                                                                                                     ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -2.969 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.976      ;
; -2.966 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.973      ;
; -2.958 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.965      ;
; -2.953 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 3.962      ;
; -2.934 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.941      ;
; -2.931 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.938      ;
; -2.923 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.930      ;
; -2.918 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 3.927      ;
; -2.905 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 3.914      ;
; -2.899 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.906      ;
; -2.896 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.903      ;
; -2.888 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.895      ;
; -2.884 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.891      ;
; -2.883 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 3.892      ;
; -2.870 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 3.879      ;
; -2.868 ; proc:processor|regn:start|Q[6] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.875      ;
; -2.864 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.871      ;
; -2.861 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.868      ;
; -2.853 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.860      ;
; -2.849 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.856      ;
; -2.848 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 3.857      ;
; -2.838 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.845      ;
; -2.835 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 3.844      ;
; -2.833 ; proc:processor|regn:start|Q[6] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.840      ;
; -2.827 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.834      ;
; -2.814 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.821      ;
; -2.803 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.810      ;
; -2.800 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 3.809      ;
; -2.798 ; proc:processor|regn:start|Q[6] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.805      ;
; -2.792 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.799      ;
; -2.779 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.786      ;
; -2.772 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.779      ;
; -2.770 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.777      ;
; -2.768 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.775      ;
; -2.767 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.774      ;
; -2.763 ; proc:processor|regn:start|Q[6] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.770      ;
; -2.759 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.766      ;
; -2.758 ; proc:processor|regn:start|Q[5] ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.765      ;
; -2.757 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.764      ;
; -2.754 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 3.763      ;
; -2.737 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.744      ;
; -2.735 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.742      ;
; -2.734 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_0|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.007      ; 3.773      ;
; -2.734 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_0|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.007      ; 3.773      ;
; -2.733 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.740      ;
; -2.732 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.739      ;
; -2.724 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.731      ;
; -2.723 ; proc:processor|regn:start|Q[5] ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.730      ;
; -2.723 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_0|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.007      ; 3.762      ;
; -2.722 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.729      ;
; -2.721 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_0|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.009      ; 3.762      ;
; -2.719 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 3.728      ;
; -2.706 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 3.715      ;
; -2.702 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.709      ;
; -2.688 ; proc:processor|regn:start|Q[5] ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.695      ;
; -2.685 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.692      ;
; -2.680 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_6|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.036     ; 3.676      ;
; -2.677 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_7|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.030     ; 3.679      ;
; -2.677 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_7|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.030     ; 3.679      ;
; -2.675 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_5|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.035     ; 3.672      ;
; -2.674 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_4|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.029     ; 3.677      ;
; -2.674 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_4|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.029     ; 3.677      ;
; -2.671 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 3.680      ;
; -2.670 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_0|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.009      ; 3.711      ;
; -2.669 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_6|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.036     ; 3.665      ;
; -2.669 ; proc:processor|regn:start|Q[6] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.676      ;
; -2.667 ; proc:processor|regn:start|Q[2] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.674      ;
; -2.666 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_7|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.030     ; 3.668      ;
; -2.664 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_7|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.028     ; 3.668      ;
; -2.664 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_5|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.035     ; 3.661      ;
; -2.663 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_4|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.029     ; 3.666      ;
; -2.661 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_4|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.027     ; 3.666      ;
; -2.656 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_5|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.035     ; 3.653      ;
; -2.656 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_5|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.035     ; 3.653      ;
; -2.653 ; proc:processor|regn:start|Q[5] ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.660      ;
; -2.650 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.657      ;
; -2.649 ; proc:processor|regn:start|Q[0] ; proc:processor|regn:reg_0|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.007      ; 3.688      ;
; -2.647 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_6|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.034     ; 3.645      ;
; -2.645 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_5|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.035     ; 3.642      ;
; -2.643 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_5|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.033     ; 3.642      ;
; -2.641 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_5|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.035     ; 3.638      ;
; -2.639 ; proc:processor|Tstep_Q.T2      ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.646      ;
; -2.638 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_5|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.035     ; 3.635      ;
; -2.634 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_6|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.032     ; 3.634      ;
; -2.634 ; proc:processor|regn:start|Q[6] ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.641      ;
; -2.632 ; proc:processor|regn:start|Q[6] ; proc:processor|regn:reg_0|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.007      ; 3.671      ;
; -2.630 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_6|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.036     ; 3.626      ;
; -2.630 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_5|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.035     ; 3.627      ;
; -2.629 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_6|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.036     ; 3.625      ;
; -2.628 ; proc:processor|Tstep_Q.T1      ; proc:processor|regn:reg_5|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.035     ; 3.625      ;
; -2.628 ; proc:processor|regn:start|Q[8] ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.635      ;
; -2.625 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_5|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.035     ; 3.622      ;
; -2.625 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_5|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.033     ; 3.624      ;
; -2.622 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 3.629      ;
; -2.619 ; proc:processor|regn:start|Q[1] ; proc:processor|regn:reg_5|Q[5] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.035     ; 3.616      ;
; -2.618 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_6|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.036     ; 3.614      ;
; -2.617 ; proc:processor|regn:start|Q[3] ; proc:processor|regn:reg_6|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.034     ; 3.615      ;
; -2.617 ; proc:processor|regn:start|Q[7] ; proc:processor|regn:reg_5|Q[7] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.035     ; 3.614      ;
; -2.616 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_6|Q[8] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.034     ; 3.614      ;
; -2.613 ; proc:processor|regn:start|Q[4] ; proc:processor|regn:reg_7|Q[0] ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.028     ; 3.617      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'KEY[1]'                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; 0.264  ; count[0]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.768      ;
; 0.299  ; count[0]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.733      ;
; 0.314  ; count[1]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.718      ;
; 0.334  ; count[0]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.698      ;
; 0.334  ; count[2]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.698      ;
; 0.349  ; count[1]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.683      ;
; 0.369  ; count[0]                                                                                                  ; count[1]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.663      ;
; 0.369  ; count[2]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.663      ;
; 0.384  ; count[3]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.648      ;
; 0.384  ; count[1]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.648      ;
; 0.508  ; count[4]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.524      ;
; 0.509  ; count[0]                                                                                                  ; count[0]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.523      ;
; 0.509  ; count[2]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.523      ;
; 0.522  ; count[3]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.510      ;
; 0.522  ; count[1]                                                                                                  ; count[1]                                                                                                  ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.510      ;
; 0.638  ; count[2]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.494      ; 0.855      ;
; 0.640  ; count[0]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.494      ; 0.853      ;
; 0.657  ; count[1]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.494      ; 0.836      ;
; 0.658  ; count[4]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.494      ; 0.835      ;
; 0.665  ; count[3]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.494      ; 0.828      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'KEY[1]'                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.196 ; count[3]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.494      ; 0.828      ;
; 0.203 ; count[4]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.494      ; 0.835      ;
; 0.204 ; count[1]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.494      ; 0.836      ;
; 0.221 ; count[0]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.494      ; 0.853      ;
; 0.223 ; count[2]                                                                                                  ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.494      ; 0.855      ;
; 0.358 ; count[1]                                                                                                  ; count[1]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; count[3]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.510      ;
; 0.371 ; count[0]                                                                                                  ; count[0]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; count[2]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; count[4]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.524      ;
; 0.496 ; count[1]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; count[3]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.648      ;
; 0.511 ; count[0]                                                                                                  ; count[1]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; count[2]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.663      ;
; 0.531 ; count[1]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.683      ;
; 0.546 ; count[0]                                                                                                  ; count[2]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; count[2]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.698      ;
; 0.566 ; count[1]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.718      ;
; 0.581 ; count[0]                                                                                                  ; count[3]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.733      ;
; 0.616 ; count[0]                                                                                                  ; count[4]                                                                                                  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.768      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.018     ; 1.960      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'KEY[2]'                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; proc:processor|Tstep_Q.T3                                                        ; proc:processor|Tstep_Q.T3      ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.367      ;
; 0.252 ; proc:processor|Tstep_Q.T3                                                        ; proc:processor|Tstep_Q.T0      ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.404      ;
; 0.372 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|Tstep_Q.T1      ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.002      ; 0.526      ;
; 0.406 ; proc:processor|regn:start|Q[7]                                                   ; proc:processor|Tstep_Q.T0      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.002     ; 0.556      ;
; 0.460 ; proc:processor|regn:reg_4|Q[1]                                                   ; proc:processor|regn:reg_A|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.008      ; 0.620      ;
; 0.463 ; proc:processor|regn:reg_4|Q[6]                                                   ; proc:processor|regn:reg_A|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.004      ; 0.619      ;
; 0.472 ; proc:processor|regn:reg_4|Q[4]                                                   ; proc:processor|regn:reg_A|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.008      ; 0.632      ;
; 0.476 ; proc:processor|regn:start|Q[8]                                                   ; proc:processor|Tstep_Q.T0      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.002     ; 0.626      ;
; 0.479 ; proc:processor|regn:start|Q[8]                                                   ; proc:processor|Tstep_Q.T3      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.002     ; 0.629      ;
; 0.480 ; proc:processor|Tstep_Q.T1                                                        ; proc:processor|Tstep_Q.T0      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.002     ; 0.630      ;
; 0.497 ; proc:processor|regn:reg_3|Q[4]                                                   ; proc:processor|regn:reg_A|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.649      ;
; 0.506 ; proc:processor|regn:reg_3|Q[1]                                                   ; proc:processor|regn:reg_A|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.658      ;
; 0.527 ; proc:processor|regn:reg_A|Q[8]                                                   ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.024      ; 0.703      ;
; 0.530 ; proc:processor|regn:reg_A|Q[2]                                                   ; proc:processor|regn:reg_G|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.024      ; 0.706      ;
; 0.541 ; proc:processor|regn:reg_7|Q[8]                                                   ; proc:processor|regn:reg_4|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.693      ;
; 0.572 ; proc:processor|regn:reg_5|Q[3]                                                   ; proc:processor|regn:reg_6|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.003      ; 0.727      ;
; 0.573 ; proc:processor|regn:reg_A|Q[5]                                                   ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.024      ; 0.749      ;
; 0.587 ; proc:processor|regn:reg_3|Q[0]                                                   ; proc:processor|regn:reg_2|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.739      ;
; 0.589 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.002      ; 0.743      ;
; 0.589 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.002      ; 0.743      ;
; 0.589 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.002      ; 0.743      ;
; 0.589 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.002      ; 0.743      ;
; 0.589 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.002      ; 0.743      ;
; 0.589 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.002      ; 0.743      ;
; 0.589 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.002      ; 0.743      ;
; 0.590 ; proc:processor|regn:reg_7|Q[2]                                                   ; proc:processor|regn:reg_4|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.001      ; 0.743      ;
; 0.596 ; proc:processor|regn:reg_4|Q[3]                                                   ; proc:processor|regn:reg_6|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.003     ; 0.745      ;
; 0.599 ; proc:processor|regn:reg_A|Q[3]                                                   ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.010      ; 0.761      ;
; 0.605 ; proc:processor|regn:reg_3|Q[3]                                                   ; proc:processor|regn:reg_6|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.001      ; 0.758      ;
; 0.606 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.758      ;
; 0.606 ; proc:processor|Tstep_Q.T0                                                        ; proc:processor|regn:start|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.758      ;
; 0.628 ; proc:processor|regn:reg_4|Q[6]                                                   ; proc:processor|regn:reg_3|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.004      ; 0.784      ;
; 0.645 ; proc:processor|regn:reg_7|Q[5]                                                   ; proc:processor|regn:reg_4|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.797      ;
; 0.647 ; proc:processor|regn:reg_5|Q[8]                                                   ; proc:processor|regn:reg_4|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.010     ; 0.789      ;
; 0.653 ; proc:processor|regn:reg_6|Q[7]                                                   ; proc:processor|regn:reg_4|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.009     ; 0.796      ;
; 0.670 ; proc:processor|regn:reg_A|Q[2]                                                   ; proc:processor|regn:reg_G|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.024      ; 0.846      ;
; 0.678 ; proc:processor|regn:reg_2|Q[6]                                                   ; proc:processor|regn:reg_A|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.045      ; 0.875      ;
; 0.684 ; proc:processor|regn:reg_A|Q[7]                                                   ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.010      ; 0.846      ;
; 0.696 ; proc:processor|regn:reg_7|Q[6]                                                   ; proc:processor|regn:reg_A|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.024      ; 0.872      ;
; 0.700 ; proc:processor|regn:reg_6|Q[1]                                                   ; proc:processor|regn:reg_A|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.015      ; 0.867      ;
; 0.702 ; proc:processor|Tstep_Q.T3                                                        ; proc:processor|Tstep_Q.T2      ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.002      ; 0.856      ;
; 0.703 ; proc:processor|regn:reg_6|Q[4]                                                   ; proc:processor|regn:reg_A|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.015      ; 0.870      ;
; 0.705 ; proc:processor|regn:reg_A|Q[2]                                                   ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.024      ; 0.881      ;
; 0.706 ; proc:processor|regn:reg_5|Q[6]                                                   ; proc:processor|regn:reg_A|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.014      ; 0.872      ;
; 0.710 ; proc:processor|regn:reg_4|Q[0]                                                   ; proc:processor|regn:reg_2|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.026     ; 0.836      ;
; 0.713 ; proc:processor|regn:reg_A|Q[5]                                                   ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.024      ; 0.889      ;
; 0.725 ; proc:processor|regn:reg_7|Q[7]                                                   ; proc:processor|regn:reg_4|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.877      ;
; 0.726 ; proc:processor|regn:reg_5|Q[5]                                                   ; proc:processor|regn:reg_4|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.010     ; 0.868      ;
; 0.727 ; proc:processor|regn:reg_4|Q[4]                                                   ; proc:processor|regn:reg_3|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.008      ; 0.887      ;
; 0.733 ; proc:processor|regn:reg_1|Q[1]                                                   ; proc:processor|regn:reg_A|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.028     ; 0.857      ;
; 0.734 ; proc:processor|regn:start|Q[8]                                                   ; proc:processor|Tstep_Q.T2      ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.886      ;
; 0.738 ; proc:processor|regn:reg_7|Q[1]                                                   ; proc:processor|regn:reg_A|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.009      ; 0.899      ;
; 0.739 ; proc:processor|regn:reg_A|Q[3]                                                   ; proc:processor|regn:reg_G|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.010      ; 0.901      ;
; 0.748 ; proc:processor|regn:reg_A|Q[5]                                                   ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.024      ; 0.924      ;
; 0.751 ; proc:processor|regn:reg_7|Q[4]                                                   ; proc:processor|regn:reg_A|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.009      ; 0.912      ;
; 0.752 ; proc:processor|regn:reg_3|Q[4]                                                   ; proc:processor|regn:reg_3|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.904      ;
; 0.758 ; proc:processor|regn:reg_1|Q[2]                                                   ; proc:processor|regn:reg_4|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.036     ; 0.874      ;
; 0.759 ; proc:processor|regn:reg_0|Q[4]                                                   ; proc:processor|regn:reg_A|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.028     ; 0.883      ;
; 0.761 ; proc:processor|regn:start|Q[7]                                                   ; proc:processor|Tstep_Q.T3      ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.002     ; 0.911      ;
; 0.782 ; proc:processor|regn:reg_G|Q[8]                                                   ; proc:processor|regn:reg_4|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.020     ; 0.914      ;
; 0.783 ; proc:processor|regn:reg_A|Q[5]                                                   ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.024      ; 0.959      ;
; 0.785 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1] ; proc:processor|regn:start|Q[1] ; KEY[1]       ; KEY[2]      ; 0.000        ; -0.133     ; 0.804      ;
; 0.794 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7] ; proc:processor|regn:start|Q[7] ; KEY[1]       ; KEY[2]      ; 0.000        ; -0.133     ; 0.813      ;
; 0.797 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4] ; proc:processor|regn:start|Q[4] ; KEY[1]       ; KEY[2]      ; 0.000        ; -0.135     ; 0.814      ;
; 0.797 ; proc:processor|regn:reg_A|Q[0]                                                   ; proc:processor|regn:reg_G|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.010      ; 0.959      ;
; 0.799 ; proc:processor|regn:reg_A|Q[2]                                                   ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.024      ; 0.975      ;
; 0.805 ; proc:processor|regn:reg_7|Q[8]                                                   ; proc:processor|regn:reg_A|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.004     ; 0.953      ;
; 0.809 ; proc:processor|regn:reg_5|Q[2]                                                   ; proc:processor|regn:reg_4|Q[2] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.006      ; 0.967      ;
; 0.810 ; proc:processor|regn:reg_4|Q[1]                                                   ; proc:processor|regn:reg_3|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.008      ; 0.970      ;
; 0.815 ; proc:processor|regn:reg_5|Q[7]                                                   ; proc:processor|regn:reg_4|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.010     ; 0.957      ;
; 0.818 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8] ; proc:processor|regn:reg_4|Q[8] ; KEY[1]       ; KEY[2]      ; 0.000        ; -0.178     ; 0.792      ;
; 0.818 ; proc:processor|regn:reg_2|Q[0]                                                   ; proc:processor|regn:reg_2|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.970      ;
; 0.818 ; proc:processor|Tstep_Q.T1                                                        ; proc:processor|Tstep_Q.T2      ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 0.970      ;
; 0.822 ; proc:processor|regn:reg_A|Q[7]                                                   ; proc:processor|regn:reg_G|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.010      ; 0.984      ;
; 0.826 ; proc:processor|regn:reg_5|Q[3]                                                   ; proc:processor|regn:reg_3|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.002      ; 0.980      ;
; 0.831 ; proc:processor|regn:reg_5|Q[0]                                                   ; proc:processor|regn:reg_2|Q[0] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.020     ; 0.963      ;
; 0.833 ; proc:processor|regn:reg_A|Q[3]                                                   ; proc:processor|regn:reg_G|Q[5] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.010      ; 0.995      ;
; 0.834 ; proc:processor|regn:reg_A|Q[2]                                                   ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.024      ; 1.010      ;
; 0.839 ; proc:processor|regn:reg_0|Q[8]                                                   ; proc:processor|regn:reg_4|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.041     ; 0.950      ;
; 0.843 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7] ; proc:processor|regn:reg_4|Q[7] ; KEY[1]       ; KEY[2]      ; 0.000        ; -0.178     ; 0.817      ;
; 0.843 ; proc:processor|regn:reg_4|Q[1]                                                   ; proc:processor|regn:reg_0|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.020     ; 0.975      ;
; 0.843 ; proc:processor|regn:reg_2|Q[6]                                                   ; proc:processor|regn:reg_3|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.045      ; 1.040      ;
; 0.850 ; proc:processor|regn:reg_4|Q[3]                                                   ; proc:processor|regn:reg_3|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.004     ; 0.998      ;
; 0.856 ; proc:processor|regn:reg_3|Q[1]                                                   ; proc:processor|regn:reg_3|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 1.008      ;
; 0.859 ; proc:processor|regn:reg_3|Q[3]                                                   ; proc:processor|regn:reg_3|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 1.011      ;
; 0.861 ; proc:processor|regn:reg_7|Q[6]                                                   ; proc:processor|regn:reg_3|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.024      ; 1.037      ;
; 0.866 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8] ; proc:processor|regn:start|Q[8] ; KEY[1]       ; KEY[2]      ; 0.000        ; -0.133     ; 0.885      ;
; 0.866 ; proc:processor|regn:reg_2|Q[4]                                                   ; proc:processor|regn:reg_A|Q[4] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.017      ; 1.035      ;
; 0.868 ; proc:processor|regn:reg_A|Q[3]                                                   ; proc:processor|regn:reg_G|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.010      ; 1.030      ;
; 0.869 ; proc:processor|regn:reg_A|Q[2]                                                   ; proc:processor|regn:reg_G|Q[7] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.024      ; 1.045      ;
; 0.870 ; proc:processor|regn:reg_4|Q[8]                                                   ; proc:processor|regn:reg_4|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 1.022      ;
; 0.871 ; proc:processor|regn:reg_5|Q[6]                                                   ; proc:processor|regn:reg_3|Q[6] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.014      ; 1.037      ;
; 0.876 ; proc:processor|regn:reg_7|Q[3]                                                   ; proc:processor|regn:reg_6|Q[3] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.002     ; 1.026      ;
; 0.877 ; proc:processor|regn:reg_7|Q[8]                                                   ; proc:processor|regn:reg_2|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.076      ; 1.105      ;
; 0.879 ; proc:processor|regn:reg_7|Q[8]                                                   ; proc:processor|regn:reg_1|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.076      ; 1.107      ;
; 0.885 ; proc:processor|regn:reg_4|Q[1]                                                   ; proc:processor|regn:reg_1|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.036      ; 1.073      ;
; 0.886 ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2] ; proc:processor|regn:start|Q[2] ; KEY[1]       ; KEY[2]      ; 0.000        ; -0.133     ; 0.905      ;
; 0.889 ; proc:processor|regn:reg_3|Q[1]                                                   ; proc:processor|regn:reg_0|Q[1] ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.028     ; 1.013      ;
; 0.891 ; proc:processor|regn:reg_7|Q[8]                                                   ; proc:processor|regn:reg_7|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.000      ; 1.043      ;
; 0.891 ; proc:processor|regn:reg_7|Q[8]                                                   ; proc:processor|regn:reg_3|Q[8] ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.041      ; 1.084      ;
+-------+----------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KEY[1]'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY[1] ; Rise       ; KEY[1]                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[0]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[0]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[1]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[1]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[2]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[2]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[3]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[3]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[4]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[4]                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; KEY[1]|combout                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; KEY[1]|combout                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[0]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[0]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[1]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[1]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[2]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[2]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[3]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[3]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; count[4]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; count[4]|clk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KEY[2]'                                                                         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY[2] ; Rise       ; KEY[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T0      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T0      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T1      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T1      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T2      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T2      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T3      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|Tstep_Q.T3      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_0|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_1|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_2|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_3|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; proc:processor|regn:reg_4|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; proc:processor|regn:reg_5|Q[0] ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; KEY[1]     ; 2.315 ; 2.315 ; Rise       ; KEY[1]          ;
;  KEY[0]   ; KEY[1]     ; 2.315 ; 2.315 ; Rise       ; KEY[1]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; KEY[1]     ; -2.195 ; -2.195 ; Rise       ; KEY[1]          ;
;  KEY[0]   ; KEY[1]     ; -2.195 ; -2.195 ; Rise       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; KEY[1]     ; 4.805 ; 4.805 ; Rise       ; KEY[1]          ;
;  LEDR[0]  ; KEY[1]     ; 4.747 ; 4.747 ; Rise       ; KEY[1]          ;
;  LEDR[1]  ; KEY[1]     ; 4.473 ; 4.473 ; Rise       ; KEY[1]          ;
;  LEDR[2]  ; KEY[1]     ; 4.469 ; 4.469 ; Rise       ; KEY[1]          ;
;  LEDR[3]  ; KEY[1]     ; 4.758 ; 4.758 ; Rise       ; KEY[1]          ;
;  LEDR[4]  ; KEY[1]     ; 4.595 ; 4.595 ; Rise       ; KEY[1]          ;
;  LEDR[5]  ; KEY[1]     ; 4.805 ; 4.805 ; Rise       ; KEY[1]          ;
;  LEDR[6]  ; KEY[1]     ; 4.603 ; 4.603 ; Rise       ; KEY[1]          ;
;  LEDR[7]  ; KEY[1]     ; 4.361 ; 4.361 ; Rise       ; KEY[1]          ;
;  LEDR[8]  ; KEY[1]     ; 4.173 ; 4.173 ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[2]     ; 6.522 ; 6.522 ; Rise       ; KEY[2]          ;
;  LEDR[0]  ; KEY[2]     ; 6.378 ; 6.378 ; Rise       ; KEY[2]          ;
;  LEDR[1]  ; KEY[2]     ; 6.129 ; 6.129 ; Rise       ; KEY[2]          ;
;  LEDR[2]  ; KEY[2]     ; 6.235 ; 6.235 ; Rise       ; KEY[2]          ;
;  LEDR[3]  ; KEY[2]     ; 6.522 ; 6.522 ; Rise       ; KEY[2]          ;
;  LEDR[4]  ; KEY[2]     ; 6.294 ; 6.294 ; Rise       ; KEY[2]          ;
;  LEDR[5]  ; KEY[2]     ; 6.441 ; 6.441 ; Rise       ; KEY[2]          ;
;  LEDR[6]  ; KEY[2]     ; 6.291 ; 6.291 ; Rise       ; KEY[2]          ;
;  LEDR[7]  ; KEY[2]     ; 6.367 ; 6.367 ; Rise       ; KEY[2]          ;
;  LEDR[8]  ; KEY[2]     ; 6.334 ; 6.334 ; Rise       ; KEY[2]          ;
;  LEDR[9]  ; KEY[2]     ; 3.961 ; 3.961 ; Rise       ; KEY[2]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; KEY[1]     ; 4.173 ; 4.173 ; Rise       ; KEY[1]          ;
;  LEDR[0]  ; KEY[1]     ; 4.747 ; 4.747 ; Rise       ; KEY[1]          ;
;  LEDR[1]  ; KEY[1]     ; 4.473 ; 4.473 ; Rise       ; KEY[1]          ;
;  LEDR[2]  ; KEY[1]     ; 4.469 ; 4.469 ; Rise       ; KEY[1]          ;
;  LEDR[3]  ; KEY[1]     ; 4.758 ; 4.758 ; Rise       ; KEY[1]          ;
;  LEDR[4]  ; KEY[1]     ; 4.595 ; 4.595 ; Rise       ; KEY[1]          ;
;  LEDR[5]  ; KEY[1]     ; 4.805 ; 4.805 ; Rise       ; KEY[1]          ;
;  LEDR[6]  ; KEY[1]     ; 4.603 ; 4.603 ; Rise       ; KEY[1]          ;
;  LEDR[7]  ; KEY[1]     ; 4.361 ; 4.361 ; Rise       ; KEY[1]          ;
;  LEDR[8]  ; KEY[1]     ; 4.173 ; 4.173 ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[2]     ; 3.734 ; 3.734 ; Rise       ; KEY[2]          ;
;  LEDR[0]  ; KEY[2]     ; 3.977 ; 3.977 ; Rise       ; KEY[2]          ;
;  LEDR[1]  ; KEY[2]     ; 3.866 ; 3.866 ; Rise       ; KEY[2]          ;
;  LEDR[2]  ; KEY[2]     ; 4.072 ; 4.072 ; Rise       ; KEY[2]          ;
;  LEDR[3]  ; KEY[2]     ; 4.293 ; 4.293 ; Rise       ; KEY[2]          ;
;  LEDR[4]  ; KEY[2]     ; 4.017 ; 4.017 ; Rise       ; KEY[2]          ;
;  LEDR[5]  ; KEY[2]     ; 4.044 ; 4.044 ; Rise       ; KEY[2]          ;
;  LEDR[6]  ; KEY[2]     ; 3.986 ; 3.986 ; Rise       ; KEY[2]          ;
;  LEDR[7]  ; KEY[2]     ; 4.171 ; 4.171 ; Rise       ; KEY[2]          ;
;  LEDR[8]  ; KEY[2]     ; 3.896 ; 3.896 ; Rise       ; KEY[2]          ;
;  LEDR[9]  ; KEY[2]     ; 3.734 ; 3.734 ; Rise       ; KEY[2]          ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -9.706   ; 0.196 ; N/A      ; N/A     ; -1.814              ;
;  KEY[1]          ; -2.564   ; 0.196 ; N/A      ; N/A     ; -1.814              ;
;  KEY[2]          ; -9.706   ; 0.215 ; N/A      ; N/A     ; -1.469              ;
; Design-wide TNS  ; -785.051 ; 0.0   ; 0.0      ; 0.0     ; -185.706            ;
;  KEY[1]          ; -26.606  ; 0.000 ; N/A      ; N/A     ; -58.371             ;
;  KEY[2]          ; -758.445 ; 0.000 ; N/A      ; N/A     ; -127.335            ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; KEY[1]     ; 4.058 ; 4.058 ; Rise       ; KEY[1]          ;
;  KEY[0]   ; KEY[1]     ; 4.058 ; 4.058 ; Rise       ; KEY[1]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; KEY[1]     ; -2.195 ; -2.195 ; Rise       ; KEY[1]          ;
;  KEY[0]   ; KEY[1]     ; -2.195 ; -2.195 ; Rise       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDR[*]   ; KEY[1]     ; 10.723 ; 10.723 ; Rise       ; KEY[1]          ;
;  LEDR[0]  ; KEY[1]     ; 10.633 ; 10.633 ; Rise       ; KEY[1]          ;
;  LEDR[1]  ; KEY[1]     ; 9.884  ; 9.884  ; Rise       ; KEY[1]          ;
;  LEDR[2]  ; KEY[1]     ; 9.891  ; 9.891  ; Rise       ; KEY[1]          ;
;  LEDR[3]  ; KEY[1]     ; 10.541 ; 10.541 ; Rise       ; KEY[1]          ;
;  LEDR[4]  ; KEY[1]     ; 10.017 ; 10.017 ; Rise       ; KEY[1]          ;
;  LEDR[5]  ; KEY[1]     ; 10.723 ; 10.723 ; Rise       ; KEY[1]          ;
;  LEDR[6]  ; KEY[1]     ; 10.193 ; 10.193 ; Rise       ; KEY[1]          ;
;  LEDR[7]  ; KEY[1]     ; 9.439  ; 9.439  ; Rise       ; KEY[1]          ;
;  LEDR[8]  ; KEY[1]     ; 9.162  ; 9.162  ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[2]     ; 15.529 ; 15.529 ; Rise       ; KEY[2]          ;
;  LEDR[0]  ; KEY[2]     ; 15.223 ; 15.223 ; Rise       ; KEY[2]          ;
;  LEDR[1]  ; KEY[2]     ; 14.565 ; 14.565 ; Rise       ; KEY[2]          ;
;  LEDR[2]  ; KEY[2]     ; 14.846 ; 14.846 ; Rise       ; KEY[2]          ;
;  LEDR[3]  ; KEY[2]     ; 15.529 ; 15.529 ; Rise       ; KEY[2]          ;
;  LEDR[4]  ; KEY[2]     ; 14.841 ; 14.841 ; Rise       ; KEY[2]          ;
;  LEDR[5]  ; KEY[2]     ; 15.263 ; 15.263 ; Rise       ; KEY[2]          ;
;  LEDR[6]  ; KEY[2]     ; 15.002 ; 15.002 ; Rise       ; KEY[2]          ;
;  LEDR[7]  ; KEY[2]     ; 15.104 ; 15.104 ; Rise       ; KEY[2]          ;
;  LEDR[8]  ; KEY[2]     ; 15.260 ; 15.260 ; Rise       ; KEY[2]          ;
;  LEDR[9]  ; KEY[2]     ; 8.703  ; 8.703  ; Rise       ; KEY[2]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; KEY[1]     ; 4.173 ; 4.173 ; Rise       ; KEY[1]          ;
;  LEDR[0]  ; KEY[1]     ; 4.747 ; 4.747 ; Rise       ; KEY[1]          ;
;  LEDR[1]  ; KEY[1]     ; 4.473 ; 4.473 ; Rise       ; KEY[1]          ;
;  LEDR[2]  ; KEY[1]     ; 4.469 ; 4.469 ; Rise       ; KEY[1]          ;
;  LEDR[3]  ; KEY[1]     ; 4.758 ; 4.758 ; Rise       ; KEY[1]          ;
;  LEDR[4]  ; KEY[1]     ; 4.595 ; 4.595 ; Rise       ; KEY[1]          ;
;  LEDR[5]  ; KEY[1]     ; 4.805 ; 4.805 ; Rise       ; KEY[1]          ;
;  LEDR[6]  ; KEY[1]     ; 4.603 ; 4.603 ; Rise       ; KEY[1]          ;
;  LEDR[7]  ; KEY[1]     ; 4.361 ; 4.361 ; Rise       ; KEY[1]          ;
;  LEDR[8]  ; KEY[1]     ; 4.173 ; 4.173 ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[2]     ; 3.734 ; 3.734 ; Rise       ; KEY[2]          ;
;  LEDR[0]  ; KEY[2]     ; 3.977 ; 3.977 ; Rise       ; KEY[2]          ;
;  LEDR[1]  ; KEY[2]     ; 3.866 ; 3.866 ; Rise       ; KEY[2]          ;
;  LEDR[2]  ; KEY[2]     ; 4.072 ; 4.072 ; Rise       ; KEY[2]          ;
;  LEDR[3]  ; KEY[2]     ; 4.293 ; 4.293 ; Rise       ; KEY[2]          ;
;  LEDR[4]  ; KEY[2]     ; 4.017 ; 4.017 ; Rise       ; KEY[2]          ;
;  LEDR[5]  ; KEY[2]     ; 4.044 ; 4.044 ; Rise       ; KEY[2]          ;
;  LEDR[6]  ; KEY[2]     ; 3.986 ; 3.986 ; Rise       ; KEY[2]          ;
;  LEDR[7]  ; KEY[2]     ; 4.171 ; 4.171 ; Rise       ; KEY[2]          ;
;  LEDR[8]  ; KEY[2]     ; 3.896 ; 3.896 ; Rise       ; KEY[2]          ;
;  LEDR[9]  ; KEY[2]     ; 3.734 ; 3.734 ; Rise       ; KEY[2]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; KEY[1]     ; KEY[1]   ; 65       ; 0        ; 0        ; 0        ;
; KEY[1]     ; KEY[2]   ; 135      ; 0        ; 0        ; 0        ;
; KEY[2]     ; KEY[2]   ; 212647   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; KEY[1]     ; KEY[1]   ; 65       ; 0        ; 0        ; 0        ;
; KEY[1]     ; KEY[2]   ; 135      ; 0        ; 0        ; 0        ;
; KEY[2]     ; KEY[2]   ; 212647   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 9     ; 9    ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 202   ; 202  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Sep 30 02:52:41 2018
Info: Command: quartus_sta part2 -c part2
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'part2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name KEY[1] KEY[1]
    Info (332105): create_clock -period 1.000 -name KEY[2] KEY[2]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -9.706
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.706      -758.445 KEY[2] 
    Info (332119):    -2.564       -26.606 KEY[1] 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 KEY[2] 
    Info (332119):     0.628         0.000 KEY[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.814
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.814       -58.371 KEY[1] 
    Info (332119):    -1.469      -127.335 KEY[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.969
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.969      -220.132 KEY[2] 
    Info (332119):    -0.979        -8.811 KEY[1] 
Info (332146): Worst-case hold slack is 0.196
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.196         0.000 KEY[1] 
    Info (332119):     0.215         0.000 KEY[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423       -46.066 KEY[1] 
    Info (332119):    -1.222      -104.222 KEY[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4614 megabytes
    Info: Processing ended: Sun Sep 30 02:52:50 2018
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:01


