---------------------------------------------
-- USIMM: the Utah SImulated Memory Module --
--              Version: 1.3               --
---------------------------------------------

....................................................
                     Options
....................................................
Cache          Enabled
Subtree        No
Volcano        No
STT            No
STL            No
Write Bypass   No
Rho            No
Timing         No
Prefetch       No
Early WB       No
Snapshot       No
Timeout        Enabled

Ring           Enabled

....................................................
             Simulation Parameters
....................................................
Trace Size    4m
Queue Size    2000
Page Size     4 KB
L1 Latency    3
L2 Latency    10
Mem Latency   0
Warmup Thld   3m
Timeout Thld  10000 (s)
Top Boundry   10
Mid Boundry   20

....................................................
                  ORAM Config
....................................................
Level           24
Path            8388608
Node            16777215
Slot            194246644
Block           33260542
Z               14
U               0.500000
OV Threshold    -150
Stash Size      200
PLB Size        64 KB / 1-way
BK Eviction     0
Empty Top       0
Top Cache       10

L1  9       Z1  12
L2  17      Z2  14
L3  22      Z3  9

LZ 12 12 12 12 12 12 12 12 12 12 14 14 14 14 14 14 14 14 9 9 9 9 9 9 
= 286 ~> oram path length
  166 ~> oram effective path length


....................................................
                  Cache Config
....................................................
Cache Enable   On
LLC Size       2 MB / 8-way
Write Bypass   0

....................................................
                 Subtree Config
....................................................
Subtree Enable 	   Off
Subtree Channels   4
Subtree Size       32768
Subtree Slot	   512
Subtree Bucket     35
Subtree Level      6

....................................................
                   RHO Config
....................................................
Rho Enable          Off
Rho Level           19
Rho Path            262144
Rho Node            524287
Rho Slot            1048574
Rho Block           524287
Rho Set             16000
Rho Way             10
Rho Z               2
Rho OV Threshold    160
Rho Stash Size      200
Rho BK Eviction     0
Rho Empty Top       0
Rho Top Cache       6

Rho   L1  9     Z1  2
Rho   L2  12    Z2  2
Rho   L3  14    Z3  2

Rho LZ 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 
= 38 ~> rho path length
  26 ~> rho effective path length


....................................................
                 Timing Config
....................................................
Timing Enable       Off
T1 Interval         1000 cycles
T2 Interval         100 cycles


....................................................
                 Prefetch Config
....................................................
Prefetch Enable     Off
Buffer Entry #      32


....................................................
                 STT Config
....................................................
STT Enable     Off
STT Size       4096 entry / 4-way


....................................................
                 Ring Config
....................................................
Ring Enable     On
Ring A	        5
Ring S	        7
Ring Z	        5
Write Linger    Off
Ring STL        On
Ring   SL1  9     S1  7
Ring   SL2  17    S2  9
Ring   SL3  22    S3  4

Ring LS 
7 7 7 7 7 7 7 7 7 7 9 9 9 9 9 9 9 9 4 4 4 4 4 4 
....................................................




Initializing.
Core 0: Input trace file .. : Addresses will have prefix 0
Reading vi file: 1Gb_x4.vi	
16 Chips per Rank
----------------------------------------------------------------------------------------
------------------------
- SIMULATOR PARAMETERS -
------------------------

-------------
- PROCESSOR -
-------------
PROCESSOR_CLK_MULTIPLIER:        4
ROBSIZE:                       128
MAX_FETCH:                       4
MAX_RETIRE:                      2
PIPELINEDEPTH:                  10

---------------
- DRAM Config -
---------------
NUM_CHANNELS:                    1
NUM_RANKS:                       2
NUM_BANKS:                       8
NUM_ROWS:                    32768
NUM_COLUMNS:                   128

---------------
- DRAM Timing -
---------------
T_RCD:                          44
T_RP:                           44
T_CAS:                          44
T_RC:                          156
T_RAS:                         112
T_RRD:                          20
T_FAW:                         128
T_WR:                           48
T_WTR:                          24
T_RTP:                          24
T_CCD:                          16
T_RFC:                         352
T_REFI:                      24960
T_CWD:                          20
T_RTRS:                          8
T_PD_MIN:                       16
T_XP:                           20
T_XP_DLL:                       80
T_DATA_TRANS:                   16

---------------------------
- DRAM Idd Specifications -
---------------------------
VDD:                        01.50
IDD0:                       70.00
IDD2P0:                     12.00
IDD2P1:                     30.00
IDD2N:                      45.00
IDD3P:                      35.00
IDD3N:                      45.00
IDD4R:                      140.00
IDD4W:                      145.00
IDD5:                       170.00

-------------------
- DRAM Controller -
-------------------
WQ_CAPACITY:                    64
ADDRESS_MAPPING:                 1
WQ_LOOKUP_LATENCY:              10

----------------------------------------------------------------------------------------
Starting simulation.

Trace            cam4
Endpoint         3382000
Timing Interval  100

51 
119 
102 
133 
120 
125 
125 
126 
129 
122 
117 
118 
127 
121 
123 
114 
127 
111 
138 
122 
111 
129 
124 
123 
118 
128 
135 
129 
119 
123 
119 
121 
128 
133 
97 
116 
118 
110 
120 
114 
139 
123 
111 
134 
125 
123 
110 
127 
118 
135 
123 
117 
115 
125 
124 
126 
126 
121 
112 
128 
122 
129 
126 
131 
114 
123 
126 
111 
119 
132 
112 
126 
124 
114 
118 
109 
118 
111 
127 
115 
120 
121 
126 
130 
126 
122 
123 
121 
116 
102 
116 
108 
116 
115 
112 
152 
111 
130 
116 
126 
122 
119 
113 
119 
113 
115 
138 
119 
115 
136 
113 
121 
121 
125 
128 
129 
104 
116 
123 
128 
127 
109 
120 
126 
122 
132 
106 
133 
128 
116 
108 
117 
114 
116 
110 
118 
136 
137 
125 
122 
127 
126 
115 
126 
121 
116 
111 
116 
120 
120 
119 
119 
140 
117 
127 
138 
120 
128 
131 
121 
104 
119 
126 
122 
127 
117 
114 
128 
107 
125 
121 
119 
119 
113 
113 
126 
117 
122 
120 
121 
118 
109 
129 
118 
126 
121 
126 
105 
137 
127 
134 
130 
116 
115 
120 
135 
114 
116 
122 
120 
109 
119 
126 
118 
110 
125 
123 
136 
124 
131 
119 
131 
115 
115 
129 
108 
131 
125 
109 
123 
118 
112 
133 
124 
115 
113 
117 
125 
123 
112 
121 
122 
132 
111 
120 
124 
121 
114 
119 
132 
112 
119 
122 
121 
130 
116 
120 
120 
119 
116 
116 
121 
121 
140 
124 
115 
118 
117 
125 
114 
127 
132 
115 
125 
121 
123 
131 
125 
115 
121 
100 
126 
115 
118 
131 
124 
117 
121 
113 
121 
115 
116 
131 
122 
121 
123 
107 
131 
134 
123 
120 
132 
107 
120 
125 
125 
122 
120 
116 
123 
123 
121 
106 
130 
115 
118 
118 
126 
120 
117 
125 
118 
117 
114 
128 
113 
128 
122 
115 
123 
122 
115 
137 
115 
123 
125 
122 
135 
126 
116 
130 
130 
123 
112 
130 
127 
Done with loop. Printing stats.
Cycles 1316000809
Done: Core 0: Fetched 77766053 : Committed 77766052 : At time : 1316000809
Sum of execution times for all programs: 1316000809
Num reads merged: 173001
Num writes merged: 4
-------- Channel 0 Stats-----------
Total Reads Serviced :          42781928
Total Writes Serviced :         30905902
Average Read Latency :          1908.65460
Average Read Queue Latency :    1848.65460
Average Write Latency :         1395.05485
Average Write Queue Latency :   1331.05485
Read Page Hit Rate :            0.49181
Write Page Hit Rate :           0.87903
------------------------------------

#-----------------------------Simulated Cycles Break-Up-------------------------------------------
Note:  1.(Read Cycles + Write Cycles + Read Other + Write Other) should add up to % cycles during which
          the channel is busy. This should be the same for all Ranks on a Channel
       2.(PRE_PDN_FAST + PRE_PDN_SLOW + ACT_PDN + ACT_STBY + PRE_STBY) should add up to 100%
       3.Power Down means Clock Enable, CKE = 0. In Standby mode, CKE = 1
#-------------------------------------------------------------------------------------------------
Total Simulation Cycles                       1316000809
---------------------------------------------------------------

Channel 0 Rank 0 Read Cycles(%)                0.26 # % cycles the Rank performed a Read
Channel 0 Rank 0 Write Cycles(%)               0.19 # % cycles the Rank performed a Write
Channel 0 Rank 0 Read Other(%)                 0.26 # % cycles other Ranks on the channel performed a Read
Channel 0 Rank 0 Write Other(%)                0.19 # % cycles other Ranks on the channel performed a Write
Channel 0 Rank 0 PRE_PDN_FAST(%)               0.00 # % cycles the Rank was in Fast Power Down and all Banks were Precharged
Channel 0 Rank 0 PRE_PDN_SLOW(%)               0.00 # % cycles the Rank was in Slow Power Down and all Banks were Precharged
Channel 0 Rank 0 ACT_PDN(%)                    0.00 # % cycles the Rank was in Active Power Down and atleast one Bank was Active
Channel 0 Rank 0 ACT_STBY(%)                   0.99 # % cycles the Rank was in Standby and atleast one bank was Active
Channel 0 Rank 0 PRE_STBY(%)                   0.01 # % cycles the Rank was in Standby and all Banks were Precharged
---------------------------------------------------------------

Channel 0 Rank 1 Read Cycles(%)                0.26 # % cycles the Rank performed a Read
Channel 0 Rank 1 Write Cycles(%)               0.19 # % cycles the Rank performed a Write
Channel 0 Rank 1 Read Other(%)                 0.26 # % cycles other Ranks on the channel performed a Read
Channel 0 Rank 1 Write Other(%)                0.19 # % cycles other Ranks on the channel performed a Write
Channel 0 Rank 1 PRE_PDN_FAST(%)               0.00 # % cycles the Rank was in Fast Power Down and all Banks were Precharged
Channel 0 Rank 1 PRE_PDN_SLOW(%)               0.00 # % cycles the Rank was in Slow Power Down and all Banks were Precharged
Channel 0 Rank 1 ACT_PDN(%)                    0.00 # % cycles the Rank was in Active Power Down and atleast one Bank was Active
Channel 0 Rank 1 ACT_STBY(%)                   0.99 # % cycles the Rank was in Standby and atleast one bank was Active
Channel 0 Rank 1 PRE_STBY(%)                   0.01 # % cycles the Rank was in Standby and all Banks were Precharged
---------------------------------------------------------------


#-------------------------------------- Power Stats ----------------------------------------------
Note:  1. termRoth/termWoth is the power dissipated in the ODT resistors when Read/Writes terminate 
          in other ranks on the same channel
#-------------------------------------------------------------------------------------------------

Channel 0 Rank 0 Background(mw)              67.50 # depends only on Power Down time and time all banks were precharged
Channel 0 Rank 0 Act(mW)                     56.35 # power spend bringing data to the row buffer
Channel 0 Rank 0 Read(mW)                    37.12 # power spent doing a Read  after the Row Buffer is open
Channel 0 Rank 0 Write(mW)                   28.25 # power spent doing a Write after the Row Buffer is open
Channel 0 Rank 0 Read Terminate(mW)           8.34 # power dissipated in ODT resistors during Read
Channel 0 Rank 0 Write Terminate(mW)          0.00 # power dissipated in ODT resistors during Write
Channel 0 Rank 0 termRoth(mW)                64.64 # power dissipated in ODT resistors during Reads  in other ranks
Channel 0 Rank 0 termWoth(mW)                42.88 # power dissipated in ODT resistors during Writes in other ranks
Channel 0 Rank 0 Refresh(mW)                  2.64 # depends on frequency of Refresh (tREFI)
---------------------------------------------------------------
Channel 0 Rank 0 Total Rank Power(mW)      4923.78 # (Sum of above components)*(num chips in each Rank)
---------------------------------------------------------------

Channel 0 Rank 1 Background(mw)              67.50 # depends only on Power Down time and time all banks were precharged
Channel 0 Rank 1 Act(mW)                     56.91 # power spend bringing data to the row buffer
Channel 0 Rank 1 Read(mW)                    37.00 # power spent doing a Read  after the Row Buffer is open
Channel 0 Rank 1 Write(mW)                   28.11 # power spent doing a Write after the Row Buffer is open
Channel 0 Rank 1 Read Terminate(mW)           8.31 # power dissipated in ODT resistors during Read
Channel 0 Rank 1 Write Terminate(mW)          0.00 # power dissipated in ODT resistors during Write
Channel 0 Rank 1 termRoth(mW)                64.87 # power dissipated in ODT resistors during Reads  in other ranks
Channel 0 Rank 1 termWoth(mW)                43.09 # power dissipated in ODT resistors during Writes in other ranks
Channel 0 Rank 1 Refresh(mW)                  2.64 # depends on frequency of Refresh (tREFI)
---------------------------------------------------------------
Channel 0 Rank 1 Total Rank Power(mW)      4934.97 # (Sum of above components)*(num chips in each Rank)
---------------------------------------------------------------


#-------------------------------------------------------------------------------------------------
Total memory system power = 9.858750 W
Miscellaneous system power = 10 W  # Processor uncore power, disk, I/O, cooling, etc.
Processor core power = 5.000000 W  # Assuming that each core consumes 5 W
Total system power = 24.858749 W # Sum of the previous three lines
Energy Delay product (EDP) = 4.204280376 J.s

reshuffle count of each level 
0
15427
30061
36002
38551
39831
40389
40645
40977
40687
11495
11460
11508
11170
10919
10020
8567
5532
85097
37162
9447
1678
272
47




............... ORAM Stats ...............

Execution Time (s)       3870.380000
Total Cycles             1316000809 
Trace Size               3382000
Mem Cycles #             0
Invoke Mem #             761908
ORAM Access #            0
ORAM Dummy #             0
Pos1 Access #            95186
Pos2 Access #            3547
PLB pos0 hit             0.000000%
PLB pos1 hit             69.807116%
PLB pos2 hit             98.426374%
PLB pos0 hit #           0
PLB pos1 hit #           531866
PLB pos2 hit #           226422
PLB pos0 acc #           761908
PLB pos1 acc #           761908
PLB pos2 acc #           230042
oramQ Size               13
Bk Evict                 -nan%
Bk Evict #               0
Cache Hit                0.251570%
Cache Evict              99.955123%
Rho Hit                  0.000000%
Rho Access #             0
Rho  Dummy #             0
Rho Bk Evict             -nan%
Early WB #               0
Early WB Pointer #       0
Cache Dirty #            381590
ptr fail #               0
search fail #            0
pin ctr #                0
unpin ctr #              0
prefetch case #          0
STT Cand #               0
Stash leftover #         0
Stash removed #          0
fill hit #               0
fill miss #              0
Top hit                  5.542497%
Mid hit                  42.895935%
Bot hit                  51.561569%
Ring evict               172128
Stash occ                1
Stash Contain            0
Linger Discard           0
Ring shuff               536944
Ring acc                 860641
