

================================================================
== Vitis HLS Report for 'stage_M_Pipeline_VITIS_LOOP_25_1'
================================================================
* Date:           Wed Nov 15 15:58:04 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.50 ns|  1.308 ns|     0.68 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      392|      392|  0.980 us|  0.980 us|  392|  392|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |      390|      390|         2|          1|          1|   390|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 5 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%v4 = alloca i32 1"   --->   Operation 7 'alloca' 'v4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %v4"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i19 0, i19 %phi_mul"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %phi_urem"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%v4_2 = load i9 %v4" [kernel.cpp:25]   --->   Operation 12 'load' 'v4_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.59ns)   --->   "%icmp_ln25 = icmp_eq  i9 %v4_2, i9 390" [kernel.cpp:25]   --->   Operation 14 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 390, i64 390, i64 390"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.71ns)   --->   "%add_ln25 = add i9 %v4_2, i9 1" [kernel.cpp:25]   --->   Operation 16 'add' 'add_ln25' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.inc.split, void %for.inc19.preheader.exitStub" [kernel.cpp:25]   --->   Operation 17 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%phi_urem_load_1 = load i9 %phi_urem" [kernel.cpp:25]   --->   Operation 18 'load' 'phi_urem_load_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.71ns)   --->   "%add_ln25_1 = add i9 %phi_urem_load_1, i9 1" [kernel.cpp:25]   --->   Operation 19 'add' 'add_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.59ns)   --->   "%icmp_ln25_1 = icmp_ult  i9 %add_ln25_1, i9 39" [kernel.cpp:25]   --->   Operation 20 'icmp' 'icmp_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln25 = store i9 %add_ln25, i9 %v4" [kernel.cpp:25]   --->   Operation 21 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.38>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 151 'ret' 'ret_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.18>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%phi_urem_load = load i9 %phi_urem" [kernel.cpp:26]   --->   Operation 22 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_mul_load = load i19 %phi_mul" [kernel.cpp:26]   --->   Operation 23 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [kernel.cpp:25]   --->   Operation 24 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.80ns)   --->   "%add_ln26 = add i19 %phi_mul_load, i19 841" [kernel.cpp:26]   --->   Operation 25 'add' 'add_ln26' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i19.i32.i32, i19 %phi_mul_load, i32 15, i32 18" [kernel.cpp:26]   --->   Operation 26 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i4 %tmp" [kernel.cpp:26]   --->   Operation 27 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%v2_addr = getelementptr i32 %v2, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 28 'getelementptr' 'v2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%v2_1_addr = getelementptr i32 %v2_1, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 29 'getelementptr' 'v2_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%v2_2_addr = getelementptr i32 %v2_2, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 30 'getelementptr' 'v2_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%v2_3_addr = getelementptr i32 %v2_3, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 31 'getelementptr' 'v2_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%v2_4_addr = getelementptr i32 %v2_4, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 32 'getelementptr' 'v2_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%v2_5_addr = getelementptr i32 %v2_5, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 33 'getelementptr' 'v2_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%v2_6_addr = getelementptr i32 %v2_6, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 34 'getelementptr' 'v2_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%v2_7_addr = getelementptr i32 %v2_7, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 35 'getelementptr' 'v2_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%v2_8_addr = getelementptr i32 %v2_8, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 36 'getelementptr' 'v2_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%v2_9_addr = getelementptr i32 %v2_9, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 37 'getelementptr' 'v2_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%v2_10_addr = getelementptr i32 %v2_10, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 38 'getelementptr' 'v2_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%v2_11_addr = getelementptr i32 %v2_11, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 39 'getelementptr' 'v2_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%v2_12_addr = getelementptr i32 %v2_12, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 40 'getelementptr' 'v2_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%v2_13_addr = getelementptr i32 %v2_13, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 41 'getelementptr' 'v2_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%v2_14_addr = getelementptr i32 %v2_14, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 42 'getelementptr' 'v2_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%v2_15_addr = getelementptr i32 %v2_15, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 43 'getelementptr' 'v2_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%v2_16_addr = getelementptr i32 %v2_16, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 44 'getelementptr' 'v2_16_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%v2_17_addr = getelementptr i32 %v2_17, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 45 'getelementptr' 'v2_17_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%v2_18_addr = getelementptr i32 %v2_18, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 46 'getelementptr' 'v2_18_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%v2_19_addr = getelementptr i32 %v2_19, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 47 'getelementptr' 'v2_19_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%v2_20_addr = getelementptr i32 %v2_20, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 48 'getelementptr' 'v2_20_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%v2_21_addr = getelementptr i32 %v2_21, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 49 'getelementptr' 'v2_21_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%v2_22_addr = getelementptr i32 %v2_22, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 50 'getelementptr' 'v2_22_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%v2_23_addr = getelementptr i32 %v2_23, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 51 'getelementptr' 'v2_23_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%v2_24_addr = getelementptr i32 %v2_24, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 52 'getelementptr' 'v2_24_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%v2_25_addr = getelementptr i32 %v2_25, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 53 'getelementptr' 'v2_25_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%v2_26_addr = getelementptr i32 %v2_26, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 54 'getelementptr' 'v2_26_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%v2_27_addr = getelementptr i32 %v2_27, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 55 'getelementptr' 'v2_27_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%v2_28_addr = getelementptr i32 %v2_28, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 56 'getelementptr' 'v2_28_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%v2_29_addr = getelementptr i32 %v2_29, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 57 'getelementptr' 'v2_29_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%v2_30_addr = getelementptr i32 %v2_30, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 58 'getelementptr' 'v2_30_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%v2_31_addr = getelementptr i32 %v2_31, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 59 'getelementptr' 'v2_31_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%v2_32_addr = getelementptr i32 %v2_32, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 60 'getelementptr' 'v2_32_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%v2_33_addr = getelementptr i32 %v2_33, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 61 'getelementptr' 'v2_33_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%v2_34_addr = getelementptr i32 %v2_34, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 62 'getelementptr' 'v2_34_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%v2_35_addr = getelementptr i32 %v2_35, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 63 'getelementptr' 'v2_35_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%v2_36_addr = getelementptr i32 %v2_36, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 64 'getelementptr' 'v2_36_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%v2_37_addr = getelementptr i32 %v2_37, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 65 'getelementptr' 'v2_37_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%v2_38_addr = getelementptr i32 %v2_38, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 66 'getelementptr' 'v2_38_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i9 %phi_urem_load" [kernel.cpp:26]   --->   Operation 67 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.34ns)   --->   "%switch_ln26 = switch i6 %trunc_ln26, void %arrayidx.case.38, i6 0, void %arrayidx.case.0, i6 1, void %arrayidx.case.1, i6 2, void %arrayidx.case.2, i6 3, void %arrayidx.case.3, i6 4, void %arrayidx.case.4, i6 5, void %arrayidx.case.5, i6 6, void %arrayidx.case.6, i6 7, void %arrayidx.case.7, i6 8, void %arrayidx.case.8, i6 9, void %arrayidx.case.9, i6 10, void %arrayidx.case.10, i6 11, void %arrayidx.case.11, i6 12, void %arrayidx.case.12, i6 13, void %arrayidx.case.13, i6 14, void %arrayidx.case.14, i6 15, void %arrayidx.case.15, i6 16, void %arrayidx.case.16, i6 17, void %arrayidx.case.17, i6 18, void %arrayidx.case.18, i6 19, void %arrayidx.case.19, i6 20, void %arrayidx.case.20, i6 21, void %arrayidx.case.21, i6 22, void %arrayidx.case.22, i6 23, void %arrayidx.case.23, i6 24, void %arrayidx.case.24, i6 25, void %arrayidx.case.25, i6 26, void %arrayidx.case.26, i6 27, void %arrayidx.case.27, i6 28, void %arrayidx.case.28, i6 29, void %arrayidx.case.29, i6 30, void %arrayidx.case.30, i6 31, void %arrayidx.case.31, i6 32, void %arrayidx.case.32, i6 33, void %arrayidx.case.33, i6 34, void %arrayidx.case.34, i6 35, void %arrayidx.case.35, i6 36, void %arrayidx.case.36, i6 37, void %arrayidx.case.37" [kernel.cpp:26]   --->   Operation 68 'switch' 'switch_ln26' <Predicate = true> <Delay = 0.34>
ST_2 : Operation 69 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_37_addr" [kernel.cpp:26]   --->   Operation 69 'store' 'store_ln26' <Predicate = (trunc_ln26 == 37)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 70 'br' 'br_ln26' <Predicate = (trunc_ln26 == 37)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_36_addr" [kernel.cpp:26]   --->   Operation 71 'store' 'store_ln26' <Predicate = (trunc_ln26 == 36)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 72 'br' 'br_ln26' <Predicate = (trunc_ln26 == 36)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_35_addr" [kernel.cpp:26]   --->   Operation 73 'store' 'store_ln26' <Predicate = (trunc_ln26 == 35)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 74 'br' 'br_ln26' <Predicate = (trunc_ln26 == 35)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_34_addr" [kernel.cpp:26]   --->   Operation 75 'store' 'store_ln26' <Predicate = (trunc_ln26 == 34)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 76 'br' 'br_ln26' <Predicate = (trunc_ln26 == 34)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_33_addr" [kernel.cpp:26]   --->   Operation 77 'store' 'store_ln26' <Predicate = (trunc_ln26 == 33)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 78 'br' 'br_ln26' <Predicate = (trunc_ln26 == 33)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_32_addr" [kernel.cpp:26]   --->   Operation 79 'store' 'store_ln26' <Predicate = (trunc_ln26 == 32)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 80 'br' 'br_ln26' <Predicate = (trunc_ln26 == 32)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_31_addr" [kernel.cpp:26]   --->   Operation 81 'store' 'store_ln26' <Predicate = (trunc_ln26 == 31)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 82 'br' 'br_ln26' <Predicate = (trunc_ln26 == 31)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_30_addr" [kernel.cpp:26]   --->   Operation 83 'store' 'store_ln26' <Predicate = (trunc_ln26 == 30)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 84 'br' 'br_ln26' <Predicate = (trunc_ln26 == 30)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_29_addr" [kernel.cpp:26]   --->   Operation 85 'store' 'store_ln26' <Predicate = (trunc_ln26 == 29)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 86 'br' 'br_ln26' <Predicate = (trunc_ln26 == 29)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_28_addr" [kernel.cpp:26]   --->   Operation 87 'store' 'store_ln26' <Predicate = (trunc_ln26 == 28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 88 'br' 'br_ln26' <Predicate = (trunc_ln26 == 28)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_27_addr" [kernel.cpp:26]   --->   Operation 89 'store' 'store_ln26' <Predicate = (trunc_ln26 == 27)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 90 'br' 'br_ln26' <Predicate = (trunc_ln26 == 27)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_26_addr" [kernel.cpp:26]   --->   Operation 91 'store' 'store_ln26' <Predicate = (trunc_ln26 == 26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 92 'br' 'br_ln26' <Predicate = (trunc_ln26 == 26)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_25_addr" [kernel.cpp:26]   --->   Operation 93 'store' 'store_ln26' <Predicate = (trunc_ln26 == 25)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 94 'br' 'br_ln26' <Predicate = (trunc_ln26 == 25)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_24_addr" [kernel.cpp:26]   --->   Operation 95 'store' 'store_ln26' <Predicate = (trunc_ln26 == 24)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 96 'br' 'br_ln26' <Predicate = (trunc_ln26 == 24)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_23_addr" [kernel.cpp:26]   --->   Operation 97 'store' 'store_ln26' <Predicate = (trunc_ln26 == 23)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 98 'br' 'br_ln26' <Predicate = (trunc_ln26 == 23)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_22_addr" [kernel.cpp:26]   --->   Operation 99 'store' 'store_ln26' <Predicate = (trunc_ln26 == 22)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 100 'br' 'br_ln26' <Predicate = (trunc_ln26 == 22)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_21_addr" [kernel.cpp:26]   --->   Operation 101 'store' 'store_ln26' <Predicate = (trunc_ln26 == 21)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 102 'br' 'br_ln26' <Predicate = (trunc_ln26 == 21)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_20_addr" [kernel.cpp:26]   --->   Operation 103 'store' 'store_ln26' <Predicate = (trunc_ln26 == 20)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 104 'br' 'br_ln26' <Predicate = (trunc_ln26 == 20)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_19_addr" [kernel.cpp:26]   --->   Operation 105 'store' 'store_ln26' <Predicate = (trunc_ln26 == 19)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 106 'br' 'br_ln26' <Predicate = (trunc_ln26 == 19)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_18_addr" [kernel.cpp:26]   --->   Operation 107 'store' 'store_ln26' <Predicate = (trunc_ln26 == 18)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 108 'br' 'br_ln26' <Predicate = (trunc_ln26 == 18)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_17_addr" [kernel.cpp:26]   --->   Operation 109 'store' 'store_ln26' <Predicate = (trunc_ln26 == 17)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 110 'br' 'br_ln26' <Predicate = (trunc_ln26 == 17)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_16_addr" [kernel.cpp:26]   --->   Operation 111 'store' 'store_ln26' <Predicate = (trunc_ln26 == 16)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 112 'br' 'br_ln26' <Predicate = (trunc_ln26 == 16)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_15_addr" [kernel.cpp:26]   --->   Operation 113 'store' 'store_ln26' <Predicate = (trunc_ln26 == 15)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 114 'br' 'br_ln26' <Predicate = (trunc_ln26 == 15)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_14_addr" [kernel.cpp:26]   --->   Operation 115 'store' 'store_ln26' <Predicate = (trunc_ln26 == 14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 116 'br' 'br_ln26' <Predicate = (trunc_ln26 == 14)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_13_addr" [kernel.cpp:26]   --->   Operation 117 'store' 'store_ln26' <Predicate = (trunc_ln26 == 13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 118 'br' 'br_ln26' <Predicate = (trunc_ln26 == 13)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_12_addr" [kernel.cpp:26]   --->   Operation 119 'store' 'store_ln26' <Predicate = (trunc_ln26 == 12)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 120 'br' 'br_ln26' <Predicate = (trunc_ln26 == 12)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_11_addr" [kernel.cpp:26]   --->   Operation 121 'store' 'store_ln26' <Predicate = (trunc_ln26 == 11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 122 'br' 'br_ln26' <Predicate = (trunc_ln26 == 11)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_10_addr" [kernel.cpp:26]   --->   Operation 123 'store' 'store_ln26' <Predicate = (trunc_ln26 == 10)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 124 'br' 'br_ln26' <Predicate = (trunc_ln26 == 10)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_9_addr" [kernel.cpp:26]   --->   Operation 125 'store' 'store_ln26' <Predicate = (trunc_ln26 == 9)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 126 'br' 'br_ln26' <Predicate = (trunc_ln26 == 9)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_8_addr" [kernel.cpp:26]   --->   Operation 127 'store' 'store_ln26' <Predicate = (trunc_ln26 == 8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 128 'br' 'br_ln26' <Predicate = (trunc_ln26 == 8)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_7_addr" [kernel.cpp:26]   --->   Operation 129 'store' 'store_ln26' <Predicate = (trunc_ln26 == 7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 130 'br' 'br_ln26' <Predicate = (trunc_ln26 == 7)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_6_addr" [kernel.cpp:26]   --->   Operation 131 'store' 'store_ln26' <Predicate = (trunc_ln26 == 6)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 132 'br' 'br_ln26' <Predicate = (trunc_ln26 == 6)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_5_addr" [kernel.cpp:26]   --->   Operation 133 'store' 'store_ln26' <Predicate = (trunc_ln26 == 5)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 134 'br' 'br_ln26' <Predicate = (trunc_ln26 == 5)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_4_addr" [kernel.cpp:26]   --->   Operation 135 'store' 'store_ln26' <Predicate = (trunc_ln26 == 4)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 136 'br' 'br_ln26' <Predicate = (trunc_ln26 == 4)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_3_addr" [kernel.cpp:26]   --->   Operation 137 'store' 'store_ln26' <Predicate = (trunc_ln26 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 138 'br' 'br_ln26' <Predicate = (trunc_ln26 == 3)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_2_addr" [kernel.cpp:26]   --->   Operation 139 'store' 'store_ln26' <Predicate = (trunc_ln26 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 140 'br' 'br_ln26' <Predicate = (trunc_ln26 == 2)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_1_addr" [kernel.cpp:26]   --->   Operation 141 'store' 'store_ln26' <Predicate = (trunc_ln26 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 142 'br' 'br_ln26' <Predicate = (trunc_ln26 == 1)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_addr" [kernel.cpp:26]   --->   Operation 143 'store' 'store_ln26' <Predicate = (trunc_ln26 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 144 'br' 'br_ln26' <Predicate = (trunc_ln26 == 0)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 0, i4 %v2_38_addr" [kernel.cpp:26]   --->   Operation 145 'store' 'store_ln26' <Predicate = (trunc_ln26 == 63) | (trunc_ln26 == 62) | (trunc_ln26 == 61) | (trunc_ln26 == 60) | (trunc_ln26 == 59) | (trunc_ln26 == 58) | (trunc_ln26 == 57) | (trunc_ln26 == 56) | (trunc_ln26 == 55) | (trunc_ln26 == 54) | (trunc_ln26 == 53) | (trunc_ln26 == 52) | (trunc_ln26 == 51) | (trunc_ln26 == 50) | (trunc_ln26 == 49) | (trunc_ln26 == 48) | (trunc_ln26 == 47) | (trunc_ln26 == 46) | (trunc_ln26 == 45) | (trunc_ln26 == 44) | (trunc_ln26 == 43) | (trunc_ln26 == 42) | (trunc_ln26 == 41) | (trunc_ln26 == 40) | (trunc_ln26 == 39) | (trunc_ln26 == 38)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx.exit" [kernel.cpp:26]   --->   Operation 146 'br' 'br_ln26' <Predicate = (trunc_ln26 == 63) | (trunc_ln26 == 62) | (trunc_ln26 == 61) | (trunc_ln26 == 60) | (trunc_ln26 == 59) | (trunc_ln26 == 58) | (trunc_ln26 == 57) | (trunc_ln26 == 56) | (trunc_ln26 == 55) | (trunc_ln26 == 54) | (trunc_ln26 == 53) | (trunc_ln26 == 52) | (trunc_ln26 == 51) | (trunc_ln26 == 50) | (trunc_ln26 == 49) | (trunc_ln26 == 48) | (trunc_ln26 == 47) | (trunc_ln26 == 46) | (trunc_ln26 == 45) | (trunc_ln26 == 44) | (trunc_ln26 == 43) | (trunc_ln26 == 42) | (trunc_ln26 == 41) | (trunc_ln26 == 40) | (trunc_ln26 == 39) | (trunc_ln26 == 38)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.30ns)   --->   "%select_ln25 = select i1 %icmp_ln25_1, i9 %add_ln25_1, i9 0" [kernel.cpp:25]   --->   Operation 147 'select' 'select_ln25' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.38ns)   --->   "%store_ln25 = store i19 %add_ln26, i19 %phi_mul" [kernel.cpp:25]   --->   Operation 148 'store' 'store_ln25' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 149 [1/1] (0.38ns)   --->   "%store_ln25 = store i9 %select_ln25, i9 %phi_urem" [kernel.cpp:25]   --->   Operation 149 'store' 'store_ln25' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.inc" [kernel.cpp:25]   --->   Operation 150 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.5ns, clock uncertainty: 0.675ns.

 <State 1>: 1.31ns
The critical path consists of the following:
	'alloca' operation ('phi_urem') [40]  (0 ns)
	'load' operation ('phi_urem_load_1', kernel.cpp:25) on local variable 'phi_urem' [220]  (0 ns)
	'add' operation ('add_ln25_1', kernel.cpp:25) [221]  (0.715 ns)
	'icmp' operation ('icmp_ln25_1', kernel.cpp:25) [222]  (0.593 ns)

 <State 2>: 1.19ns
The critical path consists of the following:
	'load' operation ('phi_mul_load', kernel.cpp:26) on local variable 'phi_mul' [56]  (0 ns)
	'add' operation ('add_ln26', kernel.cpp:26) [58]  (0.803 ns)
	'store' operation ('store_ln25', kernel.cpp:25) of variable 'add_ln26', kernel.cpp:26 on local variable 'phi_mul' [225]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
