# Wed Sep 18 11:53:49 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1
Synopsys Lattice Technology Mapper, Version map202309lat, Build 101R, Built May 14 2024 08:42:08, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 193MB peak: 193MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 195MB peak: 208MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 195MB peak: 208MB)


Start loading timing files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 197MB peak: 208MB)


Finished loading timing files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 199MB peak: 208MB)




@N: MF105 |Performing bottom-up mapping of Compile point view:work.axi4_interconnect0_ipgen_lscc_sync_axi_interconnect_Z12_layer0(verilog) 

Begin environment creation (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 302MB peak: 302MB)

@W: BN114 :|Removing instance CP_fanout_cell_axi4_interconnect0_ipgen_lscc_sync_axi_interconnect_Z12_layer0_inst (in view: work.soc_golden_gsrd(verilog)) because it does not drive other instances.

Finished environment creation (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 303MB peak: 303MB)


Start loading ILMs (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 303MB peak: 304MB)


Start creating ILM for FPGA axi4_interconnect0_ipgen_axi_cross_bar_Z11_layer0 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 305MB peak: 305MB)


Finished creating ILM for FPGA axi4_interconnect0_ipgen_axi_cross_bar_Z11_layer0 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 305MB peak: 306MB)


Finished loading ILMs (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 305MB peak: 306MB)


Begin compile point sub-process log

		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 305MB peak: 306MB)

@W: BN114 :|Removing instance CP_fanout_cell_work_axi4_interconnect0_ipgen_lscc_sync_axi_interconnect_Z12_layer0_verilog_0_inst (in view: work.soc_golden_gsrd(verilog)) because it does not drive other instances.
@W: BN161 :|Net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_m_aclk_i[1] has multiple drivers .
@W: BN161 :|Net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_aclk_i has multiple drivers .
@W: BN161 :|Net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_s_awaddr_i[5] has multiple drivers .
@W: BN161 :|Net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_s_awaddr_i[6] has multiple drivers .
@W: BN161 :|Net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_s_awaddr_i[7] has multiple drivers .
@W: BN161 :|Net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_s_awaddr_i[8] has multiple drivers .
@W: BN161 :|Net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_s_awaddr_i[9] has multiple drivers .
@W: BN161 :|Net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_s_awaddr_i[10] has multiple drivers .
@W: BN161 :|Net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_s_awaddr_i[11] has multiple drivers .
@W: BN161 :|Net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_s_awaddr_i[12] has multiple drivers .
@W: BN161 :|Net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_s_awaddr_i[13] has multiple drivers .
@W: BN161 :|Net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_s_awaddr_i[14] has multiple drivers .
@W: BN161 :|Net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_s_awaddr_i[15] has multiple drivers .
@W: BN161 :|Net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_s_awaddr_i[16] has multiple drivers .
@W: BN161 :|Net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_s_awaddr_i[17] has multiple drivers .
@W: BN161 :|Net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_s_awaddr_i[18] has multiple drivers .
@W: BN161 :|Net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_s_awaddr_i[19] has multiple drivers .
@W: BN161 :|Net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_s_awaddr_i[20] has multiple drivers .
@W: BN161 :|Net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_s_awaddr_i[21] has multiple drivers .
@W: BN161 :|Net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_s_awaddr_i[22] has multiple drivers .
@W: BN161 :|Net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_s_awaddr_i[23] has multiple drivers .
@W: BN161 :|Net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_s_awaddr_i[24] has multiple drivers .
@W: BN161 :|Net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_s_awaddr_i[25] has multiple drivers .
@W: BN161 :|Net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_s_awaddr_i[26] has multiple drivers .
@W: BN161 :|Net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_s_awaddr_i[27] has multiple drivers .
@W: BN161 :|Net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_s_awaddr_i[28] has multiple drivers .
@W: BN161 :|Net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_s_awaddr_i[29] has multiple drivers .
@W: BN161 :|Net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_s_awaddr_i[30] has multiple drivers .
@W: BN161 :|Net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_s_awaddr_i[31] has multiple drivers .

Finished RTL optimizations (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 316MB peak: 316MB)

@N: BN362 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3324:4:3324:9|Removing sequential instance axi4_interconnect1_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK\[1\]\.u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[64] (in view: work.soc_golden_gsrd(verilog)) because it does not drive other instances.
@N: BN362 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3324:4:3324:9|Removing sequential instance axi4_interconnect1_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK\[1\]\.u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[63] (in view: work.soc_golden_gsrd(verilog)) because it does not drive other instances.
@N: BN362 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3324:4:3324:9|Removing sequential instance axi4_interconnect1_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK\[1\]\.u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[62] (in view: work.soc_golden_gsrd(verilog)) because it does not drive other instances.
@N: BN362 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3324:4:3324:9|Removing sequential instance axi4_interconnect1_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK\[1\]\.u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[64] (in view: work.soc_golden_gsrd(verilog)) because it does not drive other instances.
@N: BN362 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3324:4:3324:9|Removing sequential instance axi4_interconnect1_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK\[1\]\.u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[63] (in view: work.soc_golden_gsrd(verilog)) because it does not drive other instances.
@N: BN362 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3324:4:3324:9|Removing sequential instance axi4_interconnect1_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK\[1\]\.u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[62] (in view: work.soc_golden_gsrd(verilog)) because it does not drive other instances.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: BN161 :|Net N_15724 has multiple drivers .
@W: BN161 :|Net N_15725 has multiple drivers .
@W: BN161 :|Net N_15726 has multiple drivers .
@W: BN161 :|Net N_15727 has multiple drivers .
@W: BN161 :|Net N_15728 has multiple drivers .
@W: BN161 :|Net N_15729 has multiple drivers .
@W: BN161 :|Net N_15730 has multiple drivers .
@W: BN161 :|Net N_15731 has multiple drivers .
@W: BN161 :|Net N_15732 has multiple drivers .
@W: BN161 :|Net N_15733 has multiple drivers .
@W: BN161 :|Net N_15734 has multiple drivers .
@W: BN161 :|Net N_15735 has multiple drivers .
@W: BN161 :|Net N_15736 has multiple drivers .
@W: BN161 :|Net N_15737 has multiple drivers .
@W: BN161 :|Net N_15738 has multiple drivers .
@W: BN161 :|Net N_15739 has multiple drivers .
@W: BN161 :|Net N_15740 has multiple drivers .
@W: BN161 :|Net N_15741 has multiple drivers .
@W: BN161 :|Net N_15742 has multiple drivers .
@W: BN161 :|Net N_15743 has multiple drivers .
@W: BN161 :|Net N_15744 has multiple drivers .
@W: BN161 :|Net N_15745 has multiple drivers .
@W: BN161 :|Net N_15746 has multiple drivers .
@W: BN161 :|Net N_15747 has multiple drivers .
@W: BN161 :|Net N_15748 has multiple drivers .
@W: BN161 :|Net N_15749 has multiple drivers .
@W: BN161 :|Net N_15750 has multiple drivers .
@W: BN161 :|Net N_15751 has multiple drivers .
@W: BN161 :|Net N_15752 has multiple drivers .
@W: BN161 :|Net N_15753 has multiple drivers .
@W: BN161 :|Net N_15754 has multiple drivers .
@W: BN161 :|Net N_15755 has multiple drivers .
@W: BN161 :|Net N_15756 has multiple drivers .
@W: BN161 :|Net N_15757 has multiple drivers .
@W: BN161 :|Net N_15758 has multiple drivers .
@W: BN161 :|Net N_15759 has multiple drivers .
@W: BN161 :|Net N_15760 has multiple drivers .
@W: BN161 :|Net N_15761 has multiple drivers .
@W: BN161 :|Net N_15762 has multiple drivers .
@W: BN161 :|Net N_15763 has multiple drivers .
@W: BN161 :|Net N_15764 has multiple drivers .
@W: BN161 :|Net N_15765 has multiple drivers .
@W: BN161 :|Net N_15766 has multiple drivers .
@W: BN161 :|Net N_15767 has multiple drivers .
@W: BN161 :|Net N_15768 has multiple drivers .
@W: BN161 :|Net N_15769 has multiple drivers .
@W: BN161 :|Net N_15770 has multiple drivers .
@W: BN161 :|Net N_15771 has multiple drivers .
@W: BN161 :|Net N_15772 has multiple drivers .
@W: BN161 :|Net N_15773 has multiple drivers .
@W: BN161 :|Net N_15774 has multiple drivers .
@W: BN161 :|Net N_15775 has multiple drivers .
@W: BN161 :|Net N_15776 has multiple drivers .
@W: BN161 :|Net N_15777 has multiple drivers .
@W: BN161 :|Net N_15778 has multiple drivers .
@W: BN161 :|Net N_15779 has multiple drivers .
@W: BN161 :|Net N_15780 has multiple drivers .
@W: BN161 :|Net N_15781 has multiple drivers .
@W: BN161 :|Net N_15782 has multiple drivers .
@W: BN161 :|Net N_15783 has multiple drivers .
@W: BN161 :|Net N_15784 has multiple drivers .
@W: BN161 :|Net N_15785 has multiple drivers .
@W: BN161 :|Net N_15786 has multiple drivers .
@W: BN161 :|Net N_15787 has multiple drivers .
@W: BN161 :|Net N_15788 has multiple drivers .
@W: BN161 :|Net N_15789 has multiple drivers .
@W: BN161 :|Net N_15790 has multiple drivers .
@W: BN161 :|Net N_15791 has multiple drivers .
@W: BN161 :|Net N_15792 has multiple drivers .
@W: BN161 :|Net N_15793 has multiple drivers .
@W: BN161 :|Net N_15794 has multiple drivers .

Only the first 100 messages of id 'BN161' are reported. To see all messages use 'report_messages -log C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\axi4_interconnect0_ipgen_lscc_sync_axi_interconnect_Z12_layer0\axi4_interconnect0_ipgen_lscc_sync_axi_interconnect_Z12_layer0.srr -id BN161' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN161} -count unlimited' in the Tcl shell.
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM EXT_MAS_BLK\[0\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.R_FIFO_FULL\.u_r_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem[37:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM EXT_MAS_BLK\[0\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem[39:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.R_FIFO_FULL\.u_r_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem[37:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem[46:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.W_FIFO_FULL\.u_w_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem[35:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem[46:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM EXT_MAS_BLK\[2\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.R_FIFO_FULL\.u_r_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem[37:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM EXT_MAS_BLK\[2\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem[49:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM EXT_MAS_BLK\[2\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.W_FIFO_FULL\.u_w_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem[36:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM EXT_MAS_BLK\[2\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem[49:0]
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[0].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[1].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[2].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[3].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[4].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[5].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[6].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[7].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[8].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[9].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[10].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[11].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[12].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[13].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[14].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[15].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[16].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[17].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[18].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[19].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[20].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[21].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[22].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[23].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[24].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[25].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[26].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[27].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[28].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[29].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[30].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[31].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[32].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[33].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[34].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[35].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[36].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[37].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[38].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[39].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[40].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[41].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[42].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[43].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[44].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[45].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[46].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[0].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[1].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[2].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[3].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[4].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[5].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[6].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[7].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[8].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[9].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[10].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[11].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[12].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[13].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[14].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[15].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[16].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[17].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[18].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[19].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[20].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[21].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[22].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[23].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[24].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[25].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[26].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[27].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[28].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[29].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[30].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[31].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[32].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[33].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[34].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[35].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[36].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[37].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[38].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[39].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[40].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[41].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[42].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[43].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[44].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[45].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[1\]\.u_ext_mas_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[46].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[2\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[0].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[2\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[1].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[2\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[2].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[2\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[3].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[2\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[4].
@N: FX493 |Applying initial value "0" on instance EXT_MAS_BLK\[2\]\.u_ext_mas_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[5].

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report_messages -log C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\axi4_interconnect0_ipgen_lscc_sync_axi_interconnect_Z12_layer0\axi4_interconnect0_ipgen_lscc_sync_axi_interconnect_Z12_layer0.srr -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM mem[4:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM mem[2:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM mem[4:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.R_FIFO_FULL\.u_r_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem[38:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem[54:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.W_FIFO_FULL\.u_w_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem[36:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem[54:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM mem[5:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.R_FIFO_FULL\.u_r_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem[37:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem[54:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.W_FIFO_FULL\.u_w_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem[36:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem[54:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM mem[3:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem[54:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.W_FIFO_FULL\.u_w_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem[35:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem[54:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM mem[5:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM _NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem[38:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM addr_sc_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem[5:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM mem[4:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM _NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem[8:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":3894:8:3894:13|Generating RAM u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._CDC_EN\.dc_fifo.u_fifo0.fifo_dc0._FABRIC\.u_fifo.distmem[54:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":3894:8:3894:13|Generating RAM u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._CDC_EN\.dc_fifo.u_fifo0.fifo_dc0._FABRIC\.u_fifo.distmem[54:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":3894:8:3894:13|Generating RAM distmem[36:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":3894:8:3894:13|Generating RAM distmem[4:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":3894:8:3894:13|Generating RAM _CDC_EN\.dc_fifo.u_fifo0.fifo_dc0._FABRIC\.u_fifo.distmem[37:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.R_FIFO_FULL\.u_r_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem[39:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem[54:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.W_FIFO_FULL\.u_w_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem[36:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem[54:0]
@N: FO126 :"c:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3318:4:3318:9|Generating RAM mem[6:0]

Starting factoring (Real Time elapsed 0h:02m:27s; CPU Time elapsed 0h:02m:23s; Memory used current: 321MB peak: 321MB)


Finished factoring (Real Time elapsed 0h:02m:30s; CPU Time elapsed 0h:02m:26s; Memory used current: 335MB peak: 335MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@A: FX681 :|Initial value on register EXT_SLV_BLK\[4\]\.u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO\.AW_FIFO_FULL\.u_aw_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[12:5] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@W: FX471 |User-specified initial value x is not applied on instance <encrypted> (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance <encrypted> (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance <encrypted> (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance <encrypted> (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance <encrypted> (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance <encrypted> (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance <encrypted> (of type dffe). Initial value must be either 0 or 1.
@A: FX681 :|Initial value on register EXT_SLV_BLK\[4\]\.u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO\.AR_FIFO_FULL\.u_ar_axi_fifo._NO_CDC_EN\.sc_fifo.u_mem0.fifo0._FABRIC\.u_fifo.mem_LUT\.data_raw_r[12:5] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@W: FX471 |User-specified initial value x is not applied on instance <encrypted> (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance <encrypted> (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance <encrypted> (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance <encrypted> (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance <encrypted> (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance <encrypted> (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance <encrypted> (of type dffe). Initial value must be either 0 or 1.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:02m:42s; CPU Time elapsed 0h:02m:39s; Memory used current: 417MB peak: 452MB)


Starting Early Timing Optimization (Real Time elapsed 0h:02m:44s; CPU Time elapsed 0h:02m:41s; Memory used current: 425MB peak: 452MB)


Finished Early Timing Optimization (Real Time elapsed 0h:02m:49s; CPU Time elapsed 0h:02m:45s; Memory used current: 431MB peak: 452MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:02m:50s; CPU Time elapsed 0h:02m:46s; Memory used current: 431MB peak: 452MB)


Finished preparing to map (Real Time elapsed 0h:02m:52s; CPU Time elapsed 0h:02m:48s; Memory used current: 432MB peak: 452MB)


Finished technology mapping (Real Time elapsed 0h:02m:55s; CPU Time elapsed 0h:02m:51s; Memory used current: 494MB peak: 494MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:02m:52s		    -5.11ns		3762 /      5488
   2		0h:02m:52s		    -5.11ns		3750 /      5488
   3		0h:02m:52s		    -4.83ns		3752 /      5488
   4		0h:02m:52s		    -4.84ns		3753 /      5488
   5		0h:02m:52s		    -4.47ns		3752 /      5488
   6		0h:02m:52s		    -4.84ns		3750 /      5488

   7		0h:02m:55s		    -4.70ns		3750 /      5488
   8		0h:02m:55s		    -3.90ns		3753 /      5488
   9		0h:02m:55s		    -4.16ns		3752 /      5488
  10		0h:02m:56s		    -4.09ns		3755 /      5488
Added 3 Registers via timing driven replication
Added 0 LUTs via timing driven replication


  11		0h:02m:57s		    -3.74ns		3796 /      5491
  12		0h:02m:58s		    -3.58ns		3799 /      5491
  13		0h:02m:58s		    -3.58ns		3800 /      5491
  14		0h:02m:58s		    -2.93ns		3804 /      5491
  15		0h:02m:58s		    -3.16ns		3805 /      5491
  16		0h:02m:58s		    -3.36ns		3808 /      5491
  17		0h:02m:58s		    -3.36ns		3808 /      5491
  18		0h:02m:58s		    -3.23ns		3809 /      5491

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:03m:03s; CPU Time elapsed 0h:02m:59s; Memory used current: 495MB peak: 496MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:03m:05s; CPU Time elapsed 0h:03m:01s; Memory used current: 498MB peak: 498MB)


End compile point sub-process log

@W: MT246 :"c:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\soc_golden_gsrd\lib\latticesemi.com\module\pll0\2.5.0\rtl\pll0.v":1384:58:1384:62|Blackbox PLLC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_m_aclk_i[1].
@W: MT420 |Found inferred clock pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_aclk_i.


##### START OF TIMING REPORT #####[
# Timing report written on Wed Sep 18 11:56:55 2024
#


Top view:               soc_golden_gsrd
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\lscc\radiant\2024.1\scripts\tcl\flow\radiant_synplify_vars.tcl
                       C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\soc_golden_gsrd_impl_1_cpe.ldc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.540

                                                                                                                               Requested     Estimated      Requested     Estimated                Clock                                                                            Clock                
Starting Clock                                                                                                                 Frequency     Frequency      Period        Period        Slack      Type                                                                             Group                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk_125_in                                                                                                                     125.0 MHz     NA             8.000         NA            NA         declared                                                                         default_clkgroup     
cpu0_ipgen_vex_jtag_bridge_LAV-AT_14s_0s_0b1_0b0_0b0_0x04000|bbICH_inferred_clock                                              200.0 MHz     NA             5.000         NA            NA         inferred                                                                         Inferred_clkgroup_0_8
cpu0_ipgen_vex_jtag_bridge_LAV-AT_14s_0s_0b1_0b0_0b0_0x04000|bqAaKcoy7LeAHb1_inferred_clock                                    200.0 MHz     NA             5.000         NA            NA         inferred                                                                         Inferred_clkgroup_0_9
lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock                                                           200.0 MHz     NA             5.000         NA            NA         inferred                                                                         Inferred_clkgroup_0_6
osc0_ipgen_lscc_osc_400s_40s_40_LAV-AT_LAV-AT-E70ES1|clk_out_o_inferred_clock                                                  200.0 MHz     NA             5.000         NA            NA         inferred                                                                         Inferred_clkgroup_0_4
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock                                                                  200.0 MHz     117.1 MHz      5.000         8.540         -3.540     inferred                                                                         Inferred_clkgroup_0_3
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock                                                                 200.0 MHz     228.9 MHz      5.000         4.368         0.632      inferred                                                                         Inferred_clkgroup_0_1
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos_o_inferred_clock                                                                  200.0 MHz     NA             5.000         NA            NA         inferred                                                                         Inferred_clkgroup_0_7
pll0_ipgen_lscc_pll_Z262_layer0|clkout_testclk_o_inferred_clock                                                                200.0 MHz     NA             5.000         NA            NA         inferred                                                                         Inferred_clkgroup_0_5
pll_refclk_i                                                                                                                   100.0 MHz     NA             10.000        NA            NA         declared                                                                         default_clkgroup     
soc_golden_gsrd|rgmii_rxc_i                                                                                                    200.0 MHz     NA             5.000         NA            NA         inferred                                                                         Inferred_clkgroup_0_2
tse_to_rgmii_bridge0_ipgen_lpddr4_mc_async_fifo_ipgen_lscc_fifo_dc_fwft_fabric_noreg_1s_9s|_FWFT_ENABLE_re_r_derived_clock     200.0 MHz     NA             5.000         NA            NA         derived (from pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock)     Inferred_clkgroup_0_3
System                                                                                                                         200.0 MHz     1312.3 MHz     5.000         0.762         4.238      system                                                                           system_clkgroup      
=========================================================================================================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                        Ending                                                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                          System                                                          |  5.000       4.238   |  No paths    -      |  No paths    -      |  No paths    -    
System                                                          pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock  |  5.000       4.340   |  No paths    -      |  No paths    -      |  No paths    -    
System                                                          pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock   |  5.000       -0.238  |  No paths    -      |  No paths    -      |  No paths    -    
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock  System                                                          |  5.000       3.157   |  No paths    -      |  No paths    -      |  No paths    -    
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock  pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock  |  5.000       0.632   |  No paths    -      |  No paths    -      |  No paths    -    
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock  pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock   |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock   System                                                          |  5.000       -0.758  |  No paths    -      |  No paths    -      |  No paths    -    
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock   pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock   pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock   |  5.000       -3.540  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock
====================================



Starting Points with Worst Slack
********************************

              Starting                                                                                                             Arrival           
Instance      Reference                                                         Type        Pin     Net                            Time        Slack 
              Clock                                                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
encrypted     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock     FD1P3DX     Q       corlxeeltd23                   1.045       -3.540
encrypted     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock     FD1P3DX     Q       corlxeeltdI3                   1.045       -3.540
encrypted     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock     FD1P3DX     Q       corlxeeltem3                   1.045       -3.540
encrypted     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock     FD1P3DX     Q       corlxeeltd7J                   1.039       -3.534
encrypted     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock     FD1P3DX     Q       corlxeeltdDn                   1.039       -3.534
encrypted     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock     FD1P3DX     Q       corlxeeltehn                   1.039       -3.534
encrypted     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock     FD1P3DX     Q       corlxeeltebJ                   1.048       -3.519
encrypted     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock     FD1P3DX     Q       corlxeelterJ                   1.048       -3.519
encrypted     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock     FD1P3DX     Q       hHvJ7L6uGJK6wDLL16H1qJrGDn     1.027       -3.438
encrypted     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock     FD1P3DX     Q       BLv2wa2jBe1mI1Km3              1.015       -3.425
=====================================================================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                                                                   Required           
Instance      Reference                                                         Type        Pin     Net                  Time         Slack 
              Clock                                                                                                                         
--------------------------------------------------------------------------------------------------------------------------------------------
encrypted     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock     FD1P3DX     D       hmBGC2pABtoHtd23     4.946        -3.540
encrypted     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock     FD1P3DX     D       hmBGC2pABtoHtd7J     4.946        -3.540
encrypted     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock     FD1P3DX     D       hmBGC2pABtoHtdDn     4.946        -3.540
encrypted     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock     FD1P3DX     D       hmBGC2pABtoHtdI3     4.946        -3.540
encrypted     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock     FD1P3DX     D       hmBGC2pABtoHtebJ     4.946        -3.540
encrypted     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock     FD1P3DX     D       hmBGC2pABtoHtehn     4.946        -3.540
encrypted     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock     FD1P3DX     D       hmBGC2pABtoHtem3     4.946        -3.540
encrypted     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock     FD1P3DX     D       hmBGC2pABtoHterJ     4.946        -3.540
encrypted     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock     FD1P3DX     D       hmBGC2pABtoHtd23     4.946        -3.293
encrypted     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock     FD1P3DX     D       hmBGC2pABtoHtd7J     4.946        -3.293
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      8.486
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.540

    Number of logic level(s):                11
    Starting point:                          encrypted / Q
    Ending point:                            encrypted / D
    The start point is clocked by            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
encrypted                                FD1P3DX     Q        Out     1.045     1.045 r     -         
corlxeeltd23                             Net         -        -       -         -           9         
encrypted                                LUT4        A        In      0.000     1.045 r     -         
encrypted                                LUT4        Z        Out     0.390     1.435 f     -         
rEkj1K0J5Dekxuolpjyj2v98ouEmdaiwt        Net         -        -       -         -           1         
encrypted                                LUT4        D        In      0.000     1.435 f     -         
encrypted                                LUT4        Z        Out     0.859     2.294 f     -         
f4H8HzChpyi5dn9mjFDqz7gltJnht            Net         -        -       -         -           28        
encrypted                                LUT4        D        In      0.000     2.294 f     -         
encrypted                                LUT4        Z        Out     0.792     3.086 r     -         
c19kIB79cl61xkkHba1KHC                   Net         -        -       -         -           8         
encrypted                                LUT4        C        In      0.000     3.086 r     -         
encrypted                                LUT4        Z        Out     0.390     3.476 f     -         
bxDyz9vAsggz77a                          Net         -        -       -         -           1         
encrypted                                LUT4        D        In      0.000     3.476 f     -         
encrypted                                LUT4        Z        Out     0.768     4.244 r     -         
igLL5Lwhnrasyp64H3pgq6j77i               Net         -        -       -         -           6         
encrypted                                LUT4        B        In      0.000     4.244 r     -         
encrypted                                LUT4        Z        Out     0.390     4.634 r     -         
iJ4ttv0cL8o9xD1gqzfnLzCtFJyu7IuyetJi     Net         -        -       -         -           1         
encrypted                                LUT4        A        In      0.000     4.634 r     -         
encrypted                                LUT4        Z        Out     0.390     5.024 r     -         
cDJcA8siDw6b8img7t3vCrll43b5L4gt         Net         -        -       -         -           1         
encrypted                                LUT4        B        In      0.000     5.024 r     -         
encrypted                                LUT4        Z        Out     0.606     5.630 r     -         
eo7fCF6u9KI3LkbbLIF                      Net         -        -       -         -           1         
encrypted                                CCU2C       A1       In      0.000     5.630 r     -         
encrypted                                CCU2C       COUT     Out     1.458     7.088 r     -         
u7lhpACcbe                               Net         -        -       -         -           4         
encrypted                                LUT4        B        In      0.000     7.088 r     -         
encrypted                                LUT4        Z        Out     0.792     7.880 r     -         
wKq4LonekhtKwsr3oycb                     Net         -        -       -         -           8         
encrypted                                LUT4        B        In      0.000     7.880 r     -         
encrypted                                LUT4        Z        Out     0.606     8.486 f     -         
hmBGC2pABtoHtd7J                         Net         -        -       -         -           1         
encrypted                                FD1P3DX     D        In      0.000     8.486 f     -         
======================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      8.486
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.540

    Number of logic level(s):                11
    Starting point:                          encrypted / Q
    Ending point:                            encrypted / D
    The start point is clocked by            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
encrypted                                FD1P3DX     Q        Out     1.045     1.045 r     -         
corlxeeltdI3                             Net         -        -       -         -           9         
encrypted                                LUT4        B        In      0.000     1.045 r     -         
encrypted                                LUT4        Z        Out     0.390     1.435 f     -         
rEkj1K0J5Dekxuolpjyj2v98ouEmdaiwt        Net         -        -       -         -           1         
encrypted                                LUT4        D        In      0.000     1.435 f     -         
encrypted                                LUT4        Z        Out     0.859     2.294 f     -         
f4H8HzChpyi5dn9mjFDqz7gltJnht            Net         -        -       -         -           28        
encrypted                                LUT4        D        In      0.000     2.294 f     -         
encrypted                                LUT4        Z        Out     0.792     3.086 r     -         
c19kIB79cl61xkkHba1KHC                   Net         -        -       -         -           8         
encrypted                                LUT4        C        In      0.000     3.086 r     -         
encrypted                                LUT4        Z        Out     0.390     3.476 f     -         
bxDyz9vAsggz77a                          Net         -        -       -         -           1         
encrypted                                LUT4        D        In      0.000     3.476 f     -         
encrypted                                LUT4        Z        Out     0.768     4.244 r     -         
igLL5Lwhnrasyp64H3pgq6j77i               Net         -        -       -         -           6         
encrypted                                LUT4        B        In      0.000     4.244 r     -         
encrypted                                LUT4        Z        Out     0.390     4.634 r     -         
iJ4ttv0cL8o9xD1gqzfnLzCtFJyu7IuyetJi     Net         -        -       -         -           1         
encrypted                                LUT4        A        In      0.000     4.634 r     -         
encrypted                                LUT4        Z        Out     0.390     5.024 r     -         
cDJcA8siDw6b8img7t3vCrll43b5L4gt         Net         -        -       -         -           1         
encrypted                                LUT4        B        In      0.000     5.024 r     -         
encrypted                                LUT4        Z        Out     0.606     5.630 r     -         
eo7fCF6u9KI3LkbbLIF                      Net         -        -       -         -           1         
encrypted                                CCU2C       A1       In      0.000     5.630 r     -         
encrypted                                CCU2C       COUT     Out     1.458     7.088 r     -         
u7lhpACcbe                               Net         -        -       -         -           4         
encrypted                                LUT4        B        In      0.000     7.088 r     -         
encrypted                                LUT4        Z        Out     0.792     7.880 r     -         
wKq4LonekhtKwsr3oycb                     Net         -        -       -         -           8         
encrypted                                LUT4        B        In      0.000     7.880 r     -         
encrypted                                LUT4        Z        Out     0.606     8.486 f     -         
hmBGC2pABtoHtd7J                         Net         -        -       -         -           1         
encrypted                                FD1P3DX     D        In      0.000     8.486 f     -         
======================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      8.486
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.540

    Number of logic level(s):                11
    Starting point:                          encrypted / Q
    Ending point:                            encrypted / D
    The start point is clocked by            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
encrypted                                FD1P3DX     Q        Out     1.045     1.045 r     -         
corlxeeltem3                             Net         -        -       -         -           9         
encrypted                                LUT4        D        In      0.000     1.045 r     -         
encrypted                                LUT4        Z        Out     0.390     1.435 f     -         
rEkj1K0J5Dekxuolpjyj2v98ouEmcL2bb        Net         -        -       -         -           1         
encrypted                                LUT4        C        In      0.000     1.435 f     -         
encrypted                                LUT4        Z        Out     0.859     2.294 f     -         
f4H8HzChpyi5dn9mjFDqz7gltJnht            Net         -        -       -         -           28        
encrypted                                LUT4        D        In      0.000     2.294 f     -         
encrypted                                LUT4        Z        Out     0.792     3.086 r     -         
c19kIB79cl61xkkHba1KHC                   Net         -        -       -         -           8         
encrypted                                LUT4        C        In      0.000     3.086 r     -         
encrypted                                LUT4        Z        Out     0.390     3.476 f     -         
bxDyz9vAsggz77a                          Net         -        -       -         -           1         
encrypted                                LUT4        D        In      0.000     3.476 f     -         
encrypted                                LUT4        Z        Out     0.768     4.244 r     -         
igLL5Lwhnrasyp64H3pgq6j77i               Net         -        -       -         -           6         
encrypted                                LUT4        B        In      0.000     4.244 r     -         
encrypted                                LUT4        Z        Out     0.390     4.634 r     -         
iJ4ttv0cL8o9xD1gqzfnLzCtFJyu7IuyetJi     Net         -        -       -         -           1         
encrypted                                LUT4        A        In      0.000     4.634 r     -         
encrypted                                LUT4        Z        Out     0.390     5.024 r     -         
cDJcA8siDw6b8img7t3vCrll43b5L4gt         Net         -        -       -         -           1         
encrypted                                LUT4        B        In      0.000     5.024 r     -         
encrypted                                LUT4        Z        Out     0.606     5.630 r     -         
eo7fCF6u9KI3LkbbLIF                      Net         -        -       -         -           1         
encrypted                                CCU2C       A1       In      0.000     5.630 r     -         
encrypted                                CCU2C       COUT     Out     1.458     7.088 r     -         
u7lhpACcbe                               Net         -        -       -         -           4         
encrypted                                LUT4        B        In      0.000     7.088 r     -         
encrypted                                LUT4        Z        Out     0.792     7.880 r     -         
wKq4LonekhtKwsr3oycb                     Net         -        -       -         -           8         
encrypted                                LUT4        B        In      0.000     7.880 r     -         
encrypted                                LUT4        Z        Out     0.606     8.486 f     -         
hmBGC2pABtoHtd7J                         Net         -        -       -         -           1         
encrypted                                FD1P3DX     D        In      0.000     8.486 f     -         
======================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      8.486
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.540

    Number of logic level(s):                11
    Starting point:                          encrypted / Q
    Ending point:                            encrypted / D
    The start point is clocked by            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
encrypted                                FD1P3DX     Q        Out     1.045     1.045 r     -         
corlxeeltd23                             Net         -        -       -         -           9         
encrypted                                LUT4        A        In      0.000     1.045 r     -         
encrypted                                LUT4        Z        Out     0.390     1.435 f     -         
rEkj1K0J5Dekxuolpjyj2v98ouEmdaiwt        Net         -        -       -         -           1         
encrypted                                LUT4        D        In      0.000     1.435 f     -         
encrypted                                LUT4        Z        Out     0.859     2.294 f     -         
f4H8HzChpyi5dn9mjFDqz7gltJnht            Net         -        -       -         -           28        
encrypted                                LUT4        D        In      0.000     2.294 f     -         
encrypted                                LUT4        Z        Out     0.792     3.086 r     -         
c19kIB79cl61xkkHba1KHC                   Net         -        -       -         -           8         
encrypted                                LUT4        C        In      0.000     3.086 r     -         
encrypted                                LUT4        Z        Out     0.390     3.476 f     -         
bxDyz9vAsggz77a                          Net         -        -       -         -           1         
encrypted                                LUT4        D        In      0.000     3.476 f     -         
encrypted                                LUT4        Z        Out     0.768     4.244 r     -         
igLL5Lwhnrasyp64H3pgq6j77i               Net         -        -       -         -           6         
encrypted                                LUT4        B        In      0.000     4.244 r     -         
encrypted                                LUT4        Z        Out     0.390     4.634 r     -         
iJ4ttv0cL8o9xD1gqzfnLzCtFJyu7IuyetJi     Net         -        -       -         -           1         
encrypted                                LUT4        A        In      0.000     4.634 r     -         
encrypted                                LUT4        Z        Out     0.390     5.024 r     -         
cDJcA8siDw6b8img7t3vCrll43b5L4gt         Net         -        -       -         -           1         
encrypted                                LUT4        B        In      0.000     5.024 r     -         
encrypted                                LUT4        Z        Out     0.606     5.630 r     -         
eo7fCF6u9KI3LkbbLIF                      Net         -        -       -         -           1         
encrypted                                CCU2C       A1       In      0.000     5.630 r     -         
encrypted                                CCU2C       COUT     Out     1.458     7.088 r     -         
u7lhpACcbe                               Net         -        -       -         -           4         
encrypted                                LUT4        B        In      0.000     7.088 r     -         
encrypted                                LUT4        Z        Out     0.792     7.880 r     -         
wKq4LonekhtKwsr3oycb                     Net         -        -       -         -           8         
encrypted                                LUT4        B        In      0.000     7.880 r     -         
encrypted                                LUT4        Z        Out     0.606     8.486 f     -         
hmBGC2pABtoHterJ                         Net         -        -       -         -           1         
encrypted                                FD1P3DX     D        In      0.000     8.486 f     -         
======================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      8.486
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.540

    Number of logic level(s):                11
    Starting point:                          encrypted / Q
    Ending point:                            encrypted / D
    The start point is clocked by            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
encrypted                                FD1P3DX     Q        Out     1.045     1.045 r     -         
corlxeeltd23                             Net         -        -       -         -           9         
encrypted                                LUT4        A        In      0.000     1.045 r     -         
encrypted                                LUT4        Z        Out     0.390     1.435 f     -         
rEkj1K0J5Dekxuolpjyj2v98ouEmdaiwt        Net         -        -       -         -           1         
encrypted                                LUT4        D        In      0.000     1.435 f     -         
encrypted                                LUT4        Z        Out     0.859     2.294 f     -         
f4H8HzChpyi5dn9mjFDqz7gltJnht            Net         -        -       -         -           28        
encrypted                                LUT4        D        In      0.000     2.294 f     -         
encrypted                                LUT4        Z        Out     0.792     3.086 r     -         
c19kIB79cl61xkkHba1KHC                   Net         -        -       -         -           8         
encrypted                                LUT4        C        In      0.000     3.086 r     -         
encrypted                                LUT4        Z        Out     0.390     3.476 f     -         
bxDyz9vAsggz77a                          Net         -        -       -         -           1         
encrypted                                LUT4        D        In      0.000     3.476 f     -         
encrypted                                LUT4        Z        Out     0.768     4.244 r     -         
igLL5Lwhnrasyp64H3pgq6j77i               Net         -        -       -         -           6         
encrypted                                LUT4        B        In      0.000     4.244 r     -         
encrypted                                LUT4        Z        Out     0.390     4.634 r     -         
iJ4ttv0cL8o9xD1gqzfnLzCtFJyu7IuyetJi     Net         -        -       -         -           1         
encrypted                                LUT4        A        In      0.000     4.634 r     -         
encrypted                                LUT4        Z        Out     0.390     5.024 r     -         
cDJcA8siDw6b8img7t3vCrll43b5L4gt         Net         -        -       -         -           1         
encrypted                                LUT4        B        In      0.000     5.024 r     -         
encrypted                                LUT4        Z        Out     0.606     5.630 r     -         
eo7fCF6u9KI3LkbbLIF                      Net         -        -       -         -           1         
encrypted                                CCU2C       A1       In      0.000     5.630 r     -         
encrypted                                CCU2C       COUT     Out     1.458     7.088 r     -         
u7lhpACcbe                               Net         -        -       -         -           4         
encrypted                                LUT4        B        In      0.000     7.088 r     -         
encrypted                                LUT4        Z        Out     0.792     7.880 r     -         
wKq4LonekhtKwsr3oycb                     Net         -        -       -         -           8         
encrypted                                LUT4        B        In      0.000     7.880 r     -         
encrypted                                LUT4        Z        Out     0.606     8.486 f     -         
hmBGC2pABtoHtem3                         Net         -        -       -         -           1         
encrypted                                FD1P3DX     D        In      0.000     8.486 f     -         
======================================================================================================




====================================
Detailed Report for Clock: pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                     Starting                                                                                                                                                        Arrival          
Instance                                             Reference                                                          Type        Pin     Net                                                                      Time        Slack
                                                     Clock                                                                                                                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
encrypted                                            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3DX     Q       encrypted                                                                1.128       0.632
encrypted                                            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3DX     Q       encrypted                                                                1.127       0.633
encrypted                                            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3DX     Q       encrypted                                                                1.009       0.751
axi2apb0_inst.lscc_axi2apb_inst.axi_slv_rvalid_o     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FDCE        Q       axi4_interconnect0_inst.lscc_axi_interconnect_inst.axi_m_rvalid_i[1]     1.009       0.751
encrypted                                            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3DX     Q       encrypted                                                                1.126       0.904
encrypted                                            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3DX     Q       encrypted                                                                1.124       0.906
encrypted                                            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3DX     Q       encrypted                                                                1.128       0.932
encrypted                                            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3DX     Q       encrypted                                                                1.126       0.982
encrypted                                            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3DX     Q       encrypted                                                                1.124       0.984
encrypted                                            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3DX     Q       qIce68IJzqneubxHm2ptLuu47bIE1LzbJ                                        0.955       1.015
======================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                                                             Required          
Instance      Reference                                                          Type        Pin     Net           Time         Slack
              Clock                                                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------
encrypted     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3DX     D       encrypted     4.946        0.632
encrypted     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3DX     D       encrypted     4.946        0.632
encrypted     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3BX     D       encrypted     4.946        0.904
encrypted     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3BX     D       encrypted     4.946        0.904
encrypted     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3DX     D       encrypted     4.946        0.958
encrypted     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3DX     D       encrypted     4.946        0.958
encrypted     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3DX     D       encrypted     4.946        1.076
encrypted     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3DX     D       encrypted     4.946        1.076
encrypted     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3BX     D       encrypted     4.946        1.176
encrypted     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3BX     D       encrypted     4.946        1.176
=====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      4.314
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.632

    Number of logic level(s):                5
    Starting point:                          encrypted / Q
    Ending point:                            encrypted / D
    The start point is clocked by            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
encrypted          FD1P3DX     Q        Out     1.128     1.128 r     -         
encrypted          Net         -        -       -         -           41        
encrypted          LUT4        B        In      0.000     1.128 r     -         
encrypted          LUT4        Z        Out     0.738     1.866 r     -         
encrypted          Net         -        -       -         -           4         
encrypted          LUT4        C        In      0.000     1.866 r     -         
encrypted          LUT4        Z        Out     0.660     2.526 r     -         
encrypted          Net         -        -       -         -           2         
encrypted          LUT4        D        In      0.000     2.526 r     -         
encrypted          LUT4        Z        Out     0.738     3.264 r     -         
encrypted          Net         -        -       -         -           4         
encrypted          LUT4        B        In      0.000     3.264 r     -         
encrypted          LUT4        Z        Out     0.390     3.654 r     -         
encrypted          Net         -        -       -         -           1         
encrypted          LUT4        A        In      0.000     3.654 r     -         
encrypted          LUT4        Z        Out     0.660     4.314 r     -         
encrypted          Net         -        -       -         -           2         
encrypted          FD1P3DX     D        In      0.000     4.314 r     -         
================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

              Starting                                                     Arrival           
Instance      Reference     Type        Pin     Net                        Time        Slack 
              Clock                                                                          
---------------------------------------------------------------------------------------------
encrypted     System        WIDEFN9     Z       yqDipD40796ic5zHj3hn       0.000       -0.238
encrypted     System        WIDEFN9     Z       yqDipD40796ic5zHj2Dn       0.000       0.074 
encrypted     System        WIDEFN9     Z       yqDipD40796ic5zHj2I3       0.000       0.074 
encrypted     System        WIDEFN9     Z       yqDipD40796ic5zHj3m3       0.000       0.374 
encrypted     System        WIDEFN9     Z       c7F6IutsKtKl0JJpjcfwbJ     0.000       0.380 
encrypted     System        INV         Z       encrypted                  0.000       0.493 
encrypted     System        INV         Z       encrypted                  0.000       0.493 
encrypted     System        INV         Z       encrypted                  0.000       0.493 
encrypted     System        INV         Z       encrypted                  0.000       0.883 
encrypted     System        INV         Z       encrypted                  0.000       0.883 
=============================================================================================


Ending Points with Worst Slack
******************************

              Starting                                               Required           
Instance      Reference     Type        Pin     Net                  Time         Slack 
              Clock                                                                     
----------------------------------------------------------------------------------------
encrypted     System        FD1P3DX     D       hmBGC2pABtoHtd7J     4.946        -0.238
encrypted     System        FD1P3DX     D       hmBGC2pABtoHtdI3     4.946        -0.238
encrypted     System        FD1P3DX     D       hmBGC2pABtoHtebJ     4.946        -0.238
encrypted     System        FD1P3DX     D       hmBGC2pABtoHtehn     4.946        -0.238
encrypted     System        FD1P3DX     D       hmBGC2pABtoHtem3     4.946        -0.238
encrypted     System        FD1P3DX     D       hfHdd4CjiBzvpexA     4.946        0.134 
encrypted     System        FD1P3DX     D       hmBGC2pABtoHtd23     4.946        0.134 
encrypted     System        FD1P3DX     D       hmBGC2pABtoHtdDn     4.946        0.134 
encrypted     System        FD1P3DX     D       hmBGC2pABtoHterJ     4.946        0.134 
encrypted     System        FD1P3DX     D       qoEdAuqDcj           4.946        0.134 
========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      5.184
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.238

    Number of logic level(s):                7
    Starting point:                          encrypted / Z
    Ending point:                            encrypted / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
encrypted                            WIDEFN9     Z        Out     0.000     0.000 r     -         
yqDipD40796ic5zHj3hn                 Net         -        -       -         -           3         
encrypted                            LUT4        B        In      0.000     0.000 r     -         
encrypted                            LUT4        Z        Out     0.660     0.660 f     -         
G1jdbqhvirmGqChbb                    Net         -        -       -         -           2         
encrypted                            LUT4        C        In      0.000     0.660 f     -         
encrypted                            LUT4        Z        Out     0.660     1.320 r     -         
bxDGofmm09fg9wq                      Net         -        -       -         -           2         
encrypted                            LUT4        B        In      0.000     1.320 r     -         
encrypted                            LUT4        Z        Out     0.390     1.710 r     -         
Ha1oL4ghLxmzLLqr7sGoj633Hcy          Net         -        -       -         -           1         
encrypted                            LUT4        B        In      0.000     1.710 r     -         
encrypted                            LUT4        Z        Out     0.606     2.316 f     -         
cDJcA8siDw6b8img7t3vCrll43b5L4gq     Net         -        -       -         -           1         
encrypted                            CCU2C       A1       In      0.000     2.316 f     -         
encrypted                            CCU2C       COUT     Out     1.500     3.816 r     -         
u7lhpACcbe                           Net         -        -       -         -           7         
encrypted                            LUT4        C        In      0.000     3.816 r     -         
encrypted                            LUT4        Z        Out     0.762     4.578 f     -         
eo7fCF6vBH0GLFAGiI3                  Net         -        -       -         -           5         
encrypted                            LUT4        B        In      0.000     4.578 f     -         
encrypted                            LUT4        Z        Out     0.606     5.184 f     -         
hmBGC2pABtoHtd7J                     Net         -        -       -         -           1         
encrypted                            FD1P3DX     D        In      0.000     5.184 f     -         
==================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      5.184
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.238

    Number of logic level(s):                7
    Starting point:                          encrypted / Z
    Ending point:                            encrypted / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
encrypted                            WIDEFN9     Z        Out     0.000     0.000 r     -         
yqDipD40796ic5zHj3hn                 Net         -        -       -         -           3         
encrypted                            LUT4        B        In      0.000     0.000 r     -         
encrypted                            LUT4        Z        Out     0.660     0.660 f     -         
G1jdbqhvirmGqChbb                    Net         -        -       -         -           2         
encrypted                            LUT4        C        In      0.000     0.660 f     -         
encrypted                            LUT4        Z        Out     0.660     1.320 r     -         
bxDGofmm09fg9wq                      Net         -        -       -         -           2         
encrypted                            LUT4        B        In      0.000     1.320 r     -         
encrypted                            LUT4        Z        Out     0.390     1.710 r     -         
Ha1oL4ghLxmzLLqr7sGoj633Hcy          Net         -        -       -         -           1         
encrypted                            LUT4        B        In      0.000     1.710 r     -         
encrypted                            LUT4        Z        Out     0.606     2.316 f     -         
cDJcA8siDw6b8img7t3vCrll43b5L4gq     Net         -        -       -         -           1         
encrypted                            CCU2C       A1       In      0.000     2.316 f     -         
encrypted                            CCU2C       COUT     Out     1.500     3.816 r     -         
u7lhpACcbe                           Net         -        -       -         -           7         
encrypted                            LUT4        C        In      0.000     3.816 r     -         
encrypted                            LUT4        Z        Out     0.762     4.578 f     -         
eo7fCF6vBH0GLFAGiI3                  Net         -        -       -         -           5         
encrypted                            LUT4        B        In      0.000     4.578 f     -         
encrypted                            LUT4        Z        Out     0.606     5.184 f     -         
hmBGC2pABtoHtdI3                     Net         -        -       -         -           1         
encrypted                            FD1P3DX     D        In      0.000     5.184 f     -         
==================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      5.184
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.238

    Number of logic level(s):                7
    Starting point:                          encrypted / Z
    Ending point:                            encrypted / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
encrypted                            WIDEFN9     Z        Out     0.000     0.000 r     -         
yqDipD40796ic5zHj3hn                 Net         -        -       -         -           3         
encrypted                            LUT4        B        In      0.000     0.000 r     -         
encrypted                            LUT4        Z        Out     0.660     0.660 f     -         
G1jdbqhvirmGqChbb                    Net         -        -       -         -           2         
encrypted                            LUT4        C        In      0.000     0.660 f     -         
encrypted                            LUT4        Z        Out     0.660     1.320 r     -         
bxDGofmm09fg9wq                      Net         -        -       -         -           2         
encrypted                            LUT4        B        In      0.000     1.320 r     -         
encrypted                            LUT4        Z        Out     0.390     1.710 r     -         
Ha1oL4ghLxmzLLqr7sGoj633Hcy          Net         -        -       -         -           1         
encrypted                            LUT4        B        In      0.000     1.710 r     -         
encrypted                            LUT4        Z        Out     0.606     2.316 f     -         
cDJcA8siDw6b8img7t3vCrll43b5L4gq     Net         -        -       -         -           1         
encrypted                            CCU2C       A1       In      0.000     2.316 f     -         
encrypted                            CCU2C       COUT     Out     1.500     3.816 r     -         
u7lhpACcbe                           Net         -        -       -         -           7         
encrypted                            LUT4        C        In      0.000     3.816 r     -         
encrypted                            LUT4        Z        Out     0.762     4.578 f     -         
eo7fCF6vBH0GLFAGiI3                  Net         -        -       -         -           5         
encrypted                            LUT4        B        In      0.000     4.578 f     -         
encrypted                            LUT4        Z        Out     0.606     5.184 f     -         
hmBGC2pABtoHtebJ                     Net         -        -       -         -           1         
encrypted                            FD1P3DX     D        In      0.000     5.184 f     -         
==================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      5.184
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.238

    Number of logic level(s):                7
    Starting point:                          encrypted / Z
    Ending point:                            encrypted / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
encrypted                            WIDEFN9     Z        Out     0.000     0.000 r     -         
yqDipD40796ic5zHj3hn                 Net         -        -       -         -           3         
encrypted                            LUT4        B        In      0.000     0.000 r     -         
encrypted                            LUT4        Z        Out     0.660     0.660 f     -         
G1jdbqhvirmGqChbb                    Net         -        -       -         -           2         
encrypted                            LUT4        C        In      0.000     0.660 f     -         
encrypted                            LUT4        Z        Out     0.660     1.320 r     -         
bxDGofmm09fg9wq                      Net         -        -       -         -           2         
encrypted                            LUT4        B        In      0.000     1.320 r     -         
encrypted                            LUT4        Z        Out     0.390     1.710 r     -         
Ha1oL4ghLxmzLLqr7sGoj633Hcy          Net         -        -       -         -           1         
encrypted                            LUT4        B        In      0.000     1.710 r     -         
encrypted                            LUT4        Z        Out     0.606     2.316 f     -         
cDJcA8siDw6b8img7t3vCrll43b5L4gq     Net         -        -       -         -           1         
encrypted                            CCU2C       A1       In      0.000     2.316 f     -         
encrypted                            CCU2C       COUT     Out     1.500     3.816 r     -         
u7lhpACcbe                           Net         -        -       -         -           7         
encrypted                            LUT4        C        In      0.000     3.816 r     -         
encrypted                            LUT4        Z        Out     0.762     4.578 f     -         
eo7fCF6vBH0GLFAGiI3                  Net         -        -       -         -           5         
encrypted                            LUT4        B        In      0.000     4.578 f     -         
encrypted                            LUT4        Z        Out     0.606     5.184 f     -         
hmBGC2pABtoHtehn                     Net         -        -       -         -           1         
encrypted                            FD1P3DX     D        In      0.000     5.184 f     -         
==================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      5.184
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.238

    Number of logic level(s):                7
    Starting point:                          encrypted / Z
    Ending point:                            encrypted / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
encrypted                            WIDEFN9     Z        Out     0.000     0.000 r     -         
yqDipD40796ic5zHj3hn                 Net         -        -       -         -           3         
encrypted                            LUT4        B        In      0.000     0.000 r     -         
encrypted                            LUT4        Z        Out     0.660     0.660 f     -         
G1jdbqhvirmGqChbb                    Net         -        -       -         -           2         
encrypted                            LUT4        C        In      0.000     0.660 f     -         
encrypted                            LUT4        Z        Out     0.660     1.320 r     -         
bxDGofmm09fg9wq                      Net         -        -       -         -           2         
encrypted                            LUT4        B        In      0.000     1.320 r     -         
encrypted                            LUT4        Z        Out     0.390     1.710 r     -         
Ha1oL4ghLxmzLLqr7sGoj633Hcy          Net         -        -       -         -           1         
encrypted                            LUT4        B        In      0.000     1.710 r     -         
encrypted                            LUT4        Z        Out     0.606     2.316 f     -         
cDJcA8siDw6b8img7t3vCrll43b5L4gq     Net         -        -       -         -           1         
encrypted                            CCU2C       A1       In      0.000     2.316 f     -         
encrypted                            CCU2C       COUT     Out     1.500     3.816 r     -         
u7lhpACcbe                           Net         -        -       -         -           7         
encrypted                            LUT4        C        In      0.000     3.816 r     -         
encrypted                            LUT4        Z        Out     0.762     4.578 f     -         
eo7fCF6vBH0GLFAGiI3                  Net         -        -       -         -           5         
encrypted                            LUT4        B        In      0.000     4.578 f     -         
encrypted                            LUT4        Z        Out     0.606     5.184 f     -         
hmBGC2pABtoHtem3                     Net         -        -       -         -           1         
encrypted                            FD1P3DX     D        In      0.000     5.184 f     -         
==================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"c:/code/cva6-joshloo/cva6/corev_apu/fpga/lattice/soc_golden_gsrd/impl_1/soc_golden_gsrd_impl_1_cpe.ldc":121:0:121:0|Timing constraint (to [get_pins lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/u_eclkdiv/RST]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/code/cva6-joshloo/cva6/corev_apu/fpga/lattice/soc_golden_gsrd/impl_1/soc_golden_gsrd_impl_1_cpe.ldc":123:0:123:0|Timing constraint (to [get_pins lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/u_eclksync/SYNC]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
None
Writing compile point status file C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\axi4_interconnect0_ipgen_lscc_sync_axi_interconnect_Z12_layer0\cpprop

Summary of Compile Points :
*************************** 
Name                                                               Status     Reason     
-----------------------------------------------------------------------------------------
axi4_interconnect0_ipgen_lscc_sync_axi_interconnect_Z12_layer0     Mapped     No database
=========================================================================================

Process took 0h:03m:06s realtime, 0h:03m:03s cputime
# Wed Sep 18 11:56:56 2024

###########################################################]
