// Automatically generated by PRGA's RTL generator
`timescale 1ns/1ps
module {{ module.name }} (
    input wire [0:0] clk
    , input wire [0:0] D
    , output reg [0:0] Q

    , input wire [0:0] cfg_e    // programming
    , input wire [0:0] prim_e   // this primitive is enabled in app-emulation
    );

    always @(posedge clk) begin
        if (cfg_e || ~prim_e) begin
            Q <= 1'b0;
        end else begin
            Q <= D;
        end
    end

endmodule
