<map id="lib/Target/AMDGPU/AMDGPUMachineFunction.h" name="lib/Target/AMDGPU/AMDGPUMachineFunction.h">
<area shape="rect" id="node1" title=" " alt="" coords="886,5,1149,47"/>
<area shape="rect" id="node2" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="987,184,1219,225"/>
<area shape="rect" id="node3" href="$AMDGPUMachineFunction_8cpp.html" title=" " alt="" coords="802,95,1065,136"/>
<area shape="rect" id="node4" href="$R600MachineFunctionInfo_8h.html" title=" " alt="" coords="491,95,728,136"/>
<area shape="rect" id="node9" href="$SIMachineFunctionInfo_8h.html" title=" " alt="" coords="4696,95,4912,136"/>
<area shape="rect" id="node5" href="$R600AsmPrinter_8cpp.html" title="The R600AsmPrinter is used to print both assembly string and also binary code." alt="" coords="752,184,963,225"/>
<area shape="rect" id="node6" href="$R600ControlFlowFinalizer_8cpp.html" title="This pass compute turns all control flow pseudo instructions into native one computing their address ..." alt="" coords="5,184,235,225"/>
<area shape="rect" id="node7" href="$R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600." alt="" coords="259,184,466,225"/>
<area shape="rect" id="node8" href="$R600MachineFunctionInfo_8cpp.html" title=" " alt="" coords="491,184,728,225"/>
<area shape="rect" id="node10" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="7111,184,7348,225"/>
<area shape="rect" id="node11" href="$AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel." alt="" coords="7373,184,7606,225"/>
<area shape="rect" id="node12" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="7631,184,7929,225"/>
<area shape="rect" id="node13" href="$AMDGPUInstructionSelector_8cpp.html" title="This file implements the targeting of the InstructionSelector class for AMDGPU." alt="" coords="7953,184,8231,225"/>
<area shape="rect" id="node14" href="$AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target." alt="" coords="4819,273,5051,315"/>
<area shape="rect" id="node15" href="$AMDGPUISelDAGToDAG_8h.html" title="Defines an instruction selector for the AMDGPU target." alt="" coords="1243,184,1475,225"/>
<area shape="rect" id="node17" href="$AMDGPULegalizerInfo_8cpp.html" title="This file implements the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="1499,184,1765,225"/>
<area shape="rect" id="node18" href="$AMDGPUMIRFormatter_8cpp.html" title="Implementation of AMDGPU overrides of MIRFormatter." alt="" coords="1789,191,2112,218"/>
<area shape="rect" id="node19" href="$AMDGPURegBankCombiner_8cpp.html" title=" " alt="" coords="2137,184,2370,225"/>
<area shape="rect" id="node20" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="2394,184,2657,225"/>
<area shape="rect" id="node21" href="$AMDGPUResourceUsageAnalysis_8cpp.html" title="Analyzes how many registers and other resources are used by functions." alt="" coords="2681,184,2949,225"/>
<area shape="rect" id="node22" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="2973,191,3272,218"/>
<area shape="rect" id="node23" href="$AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for S..." alt="" coords="3296,184,3544,225"/>
<area shape="rect" id="node24" href="$GCNIterativeScheduler_8cpp.html" title="This file implements the class GCNIterativeScheduler." alt="" coords="3569,184,3802,225"/>
<area shape="rect" id="node25" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions." alt="" coords="3826,191,4118,218"/>
<area shape="rect" id="node26" href="$GCNSchedStrategy_8cpp.html" title="This contains a MachineSchedStrategy implementation for maximizing wave occupancy on GCN hardware." alt="" coords="4142,184,4359,225"/>
<area shape="rect" id="node27" href="$SIFoldOperands_8cpp.html" title=" " alt="" coords="4383,184,4571,225"/>
<area shape="rect" id="node28" href="$SIFormMemoryClauses_8cpp.html" title=" " alt="" coords="4596,184,4791,225"/>
<area shape="rect" id="node29" href="$SIFrameLowering_8cpp.html" title=" " alt="" coords="4815,184,5017,225"/>
<area shape="rect" id="node30" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="5042,184,5241,225"/>
<area shape="rect" id="node31" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="5265,184,5455,225"/>
<area shape="rect" id="node32" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI." alt="" coords="5479,184,5665,225"/>
<area shape="rect" id="node33" href="$SILateBranchLowering_8cpp.html" title="This pass mainly lowers early terminate pseudo instructions." alt="" coords="5689,184,5879,225"/>
<area shape="rect" id="node34" href="$SILowerSGPRSpills_8cpp.html" title=" " alt="" coords="5903,184,6103,225"/>
<area shape="rect" id="node35" href="$SIMachineFunctionInfo_8cpp.html" title=" " alt="" coords="6127,184,6343,225"/>
<area shape="rect" id="node36" href="$SIOptimizeVGPRLiveRange_8cpp.html" title="This pass tries to remove unnecessary VGPR live ranges in divergent if&#45;else structures and waterfall ..." alt="" coords="6367,184,6587,225"/>
<area shape="rect" id="node37" href="$SIPreAllocateWWMRegs_8cpp.html" title="Pass to pre&#45;allocated WWM registers." alt="" coords="6612,184,6847,225"/>
<area shape="rect" id="node38" href="$SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class." alt="" coords="6871,184,7086,225"/>
<area shape="rect" id="node16" href="$R600ISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the R600 subtarget." alt="" coords="1255,273,1462,315"/>
</map>
