INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/Projekty/project_2/project_2.srcs/sources_1/new/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/Projekty/project_2/project_2.srcs/sources_1/new/single_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/Projekty/project_2/project_2.srcs/sources_1/new/tb_delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_delay_line
