<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2020-07-27 23:15</h4><div class='centered'><table><div class='source-name-title'><pre>/data/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L61'>jump to first uncovered line</a>)</pre></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----- HexagonMCChecker.cpp - Instruction bundle checking -------------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This implements the checking of insns inside a bundle according to the</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// packet constraint rules of the Hexagon ISA.</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/HexagonMCChecker.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/HexagonBaseInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/HexagonMCInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/HexagonMCShuffler.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/HexagonMCTargetDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/Twine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCContext.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCInst.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCInstrDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/CommandLine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/SourceMgr.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cassert&gt;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    RelaxNVChecks(&quot;relax-nv-checks&quot;, cl::init(false), cl::ZeroOrMore,</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                  cl::Hidden, cl::desc(&quot;Relax checks of new-value validity&quot;));</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const HexagonMCChecker::PredSense</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    HexagonMCChecker::Unconditional(Hexagon::NoRegister, false);</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='covered-line'><pre>6.05k</pre></td><td class='code'><pre>void HexagonMCChecker::init() {</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='covered-line'><pre>6.05k</pre></td><td class='code'><pre>  // Initialize read-only registers set.</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='covered-line'><pre>6.05k</pre></td><td class='code'><pre>  ReadOnly.insert(Hexagon::PC);</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='covered-line'><pre>6.05k</pre></td><td class='code'><pre>  ReadOnly.insert(Hexagon::C9_8);</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='covered-line'><pre>6.05k</pre></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='covered-line'><pre>6.05k</pre></td><td class='code'><pre>  // Figure out the loop-registers definitions.</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='covered-line'><pre>6.05k</pre></td><td class='code'><pre>  if (HexagonMCInstrInfo::isInnerLoop(MCB)) {</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    Defs[Hexagon::SA0].insert(Unconditional); // FIXME: define or change SA0?</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    Defs[Hexagon::LC0].insert(Unconditional);</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='covered-line'><pre>6.05k</pre></td><td class='code'><pre>  if (HexagonMCInstrInfo::isOuterLoop(MCB)) {</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    Defs[Hexagon::SA1].insert(Unconditional); // FIXME: define or change SA0?</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    Defs[Hexagon::LC1].insert(Unconditional);</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='covered-line'><pre>6.05k</pre></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='covered-line'><pre>6.05k</pre></td><td class='code'><pre>  if (HexagonMCInstrInfo::isBundle(MCB))</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>6.05k</pre></td><td class='code'><pre>    // Unfurl a bundle.</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>7.62k</pre></td><td class='code'><pre>    <div class='tooltip'>for (auto const &amp;I : HexagonMCInstrInfo::bundleInstructions(MCB))<span class='tooltip-content'>6.05k</span></div> {</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>7.62k</pre></td><td class='code'><pre>      MCInst const &amp;Inst = *I.getInst();</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>7.62k</pre></td><td class='code'><pre>      if (HexagonMCInstrInfo::isDuplex(MCII, Inst)) {</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        init(*Inst.getOperand(0).getInst());</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        init(*Inst.getOperand(1).getInst());</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      } else</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>7.61k</pre></td><td class='code'><pre>        init(Inst);</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>7.62k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>init(MCB)</span>;</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>6.05k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void HexagonMCChecker::initReg(MCInst const &amp;MCI, unsigned R, unsigned &amp;PredReg,</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>                               bool &amp;isTrue) {</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>  if (HexagonMCInstrInfo::isPredicated(MCII, MCI) &amp;&amp; <div class='tooltip'>isPredicateRegister(R)<span class='tooltip-content'>3.33k</span></div>) {</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>    // Note an used predicate register.</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>    PredReg = R;</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>    isTrue = HexagonMCInstrInfo::isPredicatedTrue(MCII, MCI);</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>    // Note use of new predicate register.</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>    if (HexagonMCInstrInfo::isPredicatedNew(MCII, MCI))</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>549</pre></td><td class='code'><pre>      NewPreds.insert(PredReg);</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>  } else</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>    // Note register use.  Super-registers are not tracked directly,</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>    // but their components.</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>    for (MCRegAliasIterator SRI(R, &amp;RI, !MCSubRegIterator(R, &amp;RI).isValid());</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>45.7k</pre></td><td class='code'><pre>         SRI.isValid(); <div class='tooltip'>++SRI<span class='tooltip-content'>33.3k</span></div>)</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>33.3k</pre></td><td class='code'><pre>      if (!MCSubRegIterator(*SRI, &amp;RI).isValid())</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>15.5k</pre></td><td class='code'><pre>        // Skip super-registers used indirectly.</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>15.5k</pre></td><td class='code'><pre>        Uses.insert(*SRI);</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>  if (HexagonMCInstrInfo::IsReverseVecRegPair(R))</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    ReversePairs.insert(R);</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>7.63k</pre></td><td class='code'><pre>void HexagonMCChecker::init(MCInst const &amp;MCI) {</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>7.63k</pre></td><td class='code'><pre>  const MCInstrDesc &amp;MCID = HexagonMCInstrInfo::getDesc(MCII, MCI);</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>7.63k</pre></td><td class='code'><pre>  unsigned PredReg = Hexagon::NoRegister;</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>7.63k</pre></td><td class='code'><pre>  bool isTrue = false;</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>7.63k</pre></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>7.63k</pre></td><td class='code'><pre>  // Get used registers.</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>24.3k</pre></td><td class='code'><pre>  for (unsigned i = MCID.getNumDefs(); i &lt; MCID.getNumOperands(); <div class='tooltip'>++i<span class='tooltip-content'>16.7k</span></div>)</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>16.7k</pre></td><td class='code'><pre>    if (MCI.getOperand(i).isReg())</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>13.2k</pre></td><td class='code'><pre>      initReg(MCI, MCI.getOperand(i).getReg(), PredReg, isTrue);</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>8.13k</pre></td><td class='code'><pre>  for (unsigned i = 0; i &lt; MCID.getNumImplicitUses(); <div class='tooltip'>++i<span class='tooltip-content'>492</span></div>)</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>492</pre></td><td class='code'><pre>    initReg(MCI, MCID.getImplicitUses()[i], PredReg, isTrue);</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>7.63k</pre></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>7.63k</pre></td><td class='code'><pre>  // Get implicit register definitions.</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>7.63k</pre></td><td class='code'><pre>  if (const MCPhysReg *ImpDef = MCID.getImplicitDefs())</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>    <div class='tooltip'>for (; <span class='tooltip-content'>852</span></div>*ImpDef; <div class='tooltip'>++ImpDef<span class='tooltip-content'>1.03k</span></div>) {</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>      unsigned R = *ImpDef;</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>      if (Hexagon::R31 != R &amp;&amp; <div class='tooltip'>MCID.isCall()<span class='tooltip-content'>1.00k</span></div>)</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>        // Any register other than the LR and the PC are actually volatile ones</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>        // as defined by the ABI, not modified implicitly by the call insn.</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>1.00k</pre></td><td class='code'><pre>      if (Hexagon::PC == R)</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>361</pre></td><td class='code'><pre>        // Branches are the only insns that can change the PC,</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>361</pre></td><td class='code'><pre>        // otherwise a read-only register.</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>361</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>641</pre></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>641</pre></td><td class='code'><pre>      if (Hexagon::USR_OVF == R)</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>400</pre></td><td class='code'><pre>        // Many insns change the USR implicitly, but only one or another flag.</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>400</pre></td><td class='code'><pre>        // The instruction table models the USR.OVF flag, which can be</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>400</pre></td><td class='code'><pre>        // implicitly modified more than once, but cannot be modified in the</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>400</pre></td><td class='code'><pre>        // same packet with an instruction that modifies is explicitly. Deal</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>400</pre></td><td class='code'><pre>        // with such situations individually.</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>400</pre></td><td class='code'><pre>        SoftDefs.insert(R);</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>241</pre></td><td class='code'><pre>      else if (isPredicateRegister(R) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>241</pre></td><td class='code'><pre>               <div class='tooltip'>HexagonMCInstrInfo::isPredicateLate(MCII, MCI)<span class='tooltip-content'>88</span></div>)</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        // Include implicit late predicates.</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        LatePreds.insert(R);</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>225</pre></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>225</pre></td><td class='code'><pre>        Defs[R].insert(PredSense(PredReg, isTrue));</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>641</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>7.63k</pre></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>7.63k</pre></td><td class='code'><pre>  // Figure out explicit register definitions.</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>  for (unsigned i = 0; i &lt; MCID.getNumDefs(); <div class='tooltip'>++i<span class='tooltip-content'>6.21k</span></div>) {</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>6.21k</pre></td><td class='code'><pre>    unsigned R = MCI.getOperand(i).getReg(), S = Hexagon::NoRegister;</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>6.21k</pre></td><td class='code'><pre>    // USR has subregisters (while C8 does not for technical reasons), so</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>6.21k</pre></td><td class='code'><pre>    // reset R to USR, since we know how to handle multiple defs of USR,</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>6.21k</pre></td><td class='code'><pre>    // taking into account its subregisters.</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>6.21k</pre></td><td class='code'><pre>    if (R == Hexagon::C8)</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>R = Hexagon::USR</span>;</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>6.21k</pre></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>6.21k</pre></td><td class='code'><pre>    if (HexagonMCInstrInfo::IsReverseVecRegPair(R))</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      ReversePairs.insert(R);</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>6.21k</pre></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>6.21k</pre></td><td class='code'><pre>    // Note register definitions, direct ones as well as indirect side-effects.</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>6.21k</pre></td><td class='code'><pre>    // Super-registers are not tracked directly, but their components.</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>6.21k</pre></td><td class='code'><pre>    for (MCRegAliasIterator SRI(R, &amp;RI, !MCSubRegIterator(R, &amp;RI).isValid());</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>24.9k</pre></td><td class='code'><pre>         SRI.isValid(); <div class='tooltip'>++SRI<span class='tooltip-content'>18.7k</span></div>) {</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>      if (MCSubRegIterator(*SRI, &amp;RI).isValid())</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>9.72k</pre></td><td class='code'><pre>        // Skip super-registers defined indirectly.</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>9.72k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>9.03k</pre></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>9.03k</pre></td><td class='code'><pre>      if (R == *SRI) {</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>4.77k</pre></td><td class='code'><pre>        if (S == R)</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>          // Avoid scoring the defined register multiple times.</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>4.75k</pre></td><td class='code'><pre>        else</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>4.75k</pre></td><td class='code'><pre>          // Note that the defined register has already been scored.</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>4.75k</pre></td><td class='code'><pre>          S = R;</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>4.77k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>9.03k</pre></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>9.03k</pre></td><td class='code'><pre>      <div class='tooltip'>if (<span class='tooltip-content'>9.01k</span></div><div class='tooltip'>Hexagon::P3_0 != R<span class='tooltip-content'>9.01k</span></div> &amp;&amp; <div class='tooltip'>Hexagon::P3_0 == *SRI<span class='tooltip-content'>8.98k</span></div>)</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>691</pre></td><td class='code'><pre>        // P3:0 is a special case, since multiple predicate register definitions</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>691</pre></td><td class='code'><pre>        // in a packet is allowed as the equivalent of their logical &quot;and&quot;.</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>691</pre></td><td class='code'><pre>        // Only an explicit definition of P3:0 is noted as such; if a</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>691</pre></td><td class='code'><pre>        // side-effect, then note as a soft definition.</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>691</pre></td><td class='code'><pre>        SoftDefs.insert(*SRI);</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>8.32k</pre></td><td class='code'><pre>      else if (HexagonMCInstrInfo::isPredicateLate(MCII, MCI) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>8.32k</pre></td><td class='code'><pre>               <div class='tooltip'>isPredicateRegister(*SRI)<span class='tooltip-content'>36</span></div>)</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        // Some insns produce predicates too late to be used in the same packet.</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        LatePreds.insert(*SRI);</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>8.31k</pre></td><td class='code'><pre>      else if (i == 0 &amp;&amp; HexagonMCInstrInfo::getType(MCII, MCI) ==</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>7.93k</pre></td><td class='code'><pre>                             HexagonII::TypeCVI_VM_TMP_LD)</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>        // Temporary loads should be used in the same packet, but don&apos;t commit</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>        // results, so it should be disregarded if another insn changes the same</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>        // register.</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>        // TODO: relies on the impossibility of a current and a temporary loads</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>        // in the same packet.</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>        TmpDefs.insert(*SRI);</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>8.23k</pre></td><td class='code'><pre>      else if (i &lt;= 1 &amp;&amp; HexagonMCInstrInfo::hasNewValue2(MCII, MCI))</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        // vshuff(Vx, Vy, Rx) &lt;- Vx(0) and Vy(1) are both source and</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        // destination registers with this instruction. same for vdeal(Vx,Vy,Rx)</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        Uses.insert(*SRI);</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>8.21k</pre></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>8.21k</pre></td><td class='code'><pre>        Defs[*SRI].insert(PredSense(PredReg, isTrue));</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>9.01k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>6.21k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>7.63k</pre></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>7.63k</pre></td><td class='code'><pre>  // Figure out definitions of new predicate registers.</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>7.63k</pre></td><td class='code'><pre>  if (HexagonMCInstrInfo::isPredicatedNew(MCII, MCI))</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>2.28k</pre></td><td class='code'><pre>    <div class='tooltip'>for (unsigned i = MCID.getNumDefs(); <span class='tooltip-content'>566</span></div>i &lt; MCID.getNumOperands(); <div class='tooltip'>++i<span class='tooltip-content'>1.72k</span></div>)</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>1.72k</pre></td><td class='code'><pre>      if (MCI.getOperand(i).isReg()) {</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>1.16k</pre></td><td class='code'><pre>        unsigned P = MCI.getOperand(i).getReg();</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>1.16k</pre></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>1.16k</pre></td><td class='code'><pre>        if (isPredicateRegister(P))</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>475</pre></td><td class='code'><pre>          NewPreds.insert(P);</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>1.16k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>7.63k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>HexagonMCChecker::HexagonMCChecker(MCContext &amp;Context, MCInstrInfo const &amp;MCII,</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   MCSubtargetInfo const &amp;STI, MCInst &amp;mcb,</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   MCRegisterInfo const &amp;ri, bool ReportErrors)</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    : Context(Context), MCB(mcb), RI(ri), MCII(MCII), STI(STI),</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>6.01k</pre></td><td class='code'><pre>      ReportErrors(ReportErrors), ReversePairs() {</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>6.01k</pre></td><td class='code'><pre>  init();</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>6.01k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>HexagonMCChecker::HexagonMCChecker(HexagonMCChecker const &amp;Other,</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   MCSubtargetInfo const &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   bool CopyReportErrors)</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    : Context(Other.Context), MCB(Other.MCB), RI(Other.RI), MCII(Other.MCII),</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      STI(STI), ReportErrors(CopyReportErrors ? Other.ReportErrors : false),</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>      ReversePairs() {</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>  init();</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>bool HexagonMCChecker::check(bool FullCheck) {</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  bool chkP = checkPredicates();</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  bool chkNV = checkNewValues();</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  bool chkR = checkRegisters();</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  bool chkRRO = checkRegistersReadOnly();</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  checkRegisterCurDefs();</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  bool chkS = checkSolo();</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  bool chkSh = true;</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  if (FullCheck)</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='covered-line'><pre>5.94k</pre></td><td class='code'><pre>    chkSh = checkShuffle();</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  bool chkSl = true;</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  if (FullCheck)</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>5.94k</pre></td><td class='code'><pre>    chkSl = checkSlots();</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  bool chkAXOK = checkAXOK();</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  bool chkCofMax1 = checkCOFMax1();</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  bool chkHWLoop = checkHWLoop();</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  bool chkLegalVecRegPair = checkLegalVecRegPair();</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  bool chk = chkP &amp;&amp; <div class='tooltip'>chkNV<span class='tooltip-content'>8.98k</span></div> &amp;&amp; <div class='tooltip'>chkR<span class='tooltip-content'>8.98k</span></div> &amp;&amp; <div class='tooltip'>chkRRO<span class='tooltip-content'>8.97k</span></div> &amp;&amp; <div class='tooltip'>chkS<span class='tooltip-content'>8.97k</span></div> &amp;&amp; <div class='tooltip'>chkSh<span class='tooltip-content'>8.96k</span></div> &amp;&amp; <div class='tooltip'>chkSl<span class='tooltip-content'>8.96k</span></div> &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>             <div class='tooltip'>chkAXOK<span class='tooltip-content'>8.96k</span></div> &amp;&amp; <div class='tooltip'>chkCofMax1<span class='tooltip-content'>8.96k</span></div> &amp;&amp; <div class='tooltip'>chkHWLoop<span class='tooltip-content'>8.95k</span></div> &amp;&amp; <div class='tooltip'>chkLegalVecRegPair<span class='tooltip-content'>8.95k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  return chk;</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>static bool isDuplexAGroup(unsigned Opcode) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  switch (Opcode) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case Hexagon::SA1_addi:</span></pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Hexagon::SA1_addrx:</span></pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Hexagon::SA1_addsp:</span></pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Hexagon::SA1_and1:</span></pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Hexagon::SA1_clrf:</span></pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Hexagon::SA1_clrfnew:</span></pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Hexagon::SA1_clrt:</span></pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Hexagon::SA1_clrtnew:</span></pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Hexagon::SA1_cmpeqi:</span></pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Hexagon::SA1_combine0i:</span></pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Hexagon::SA1_combine1i:</span></pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Hexagon::SA1_combine2i:</span></pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Hexagon::SA1_combine3i:</span></pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Hexagon::SA1_combinerz:</span></pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Hexagon::SA1_combinezr:</span></pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Hexagon::SA1_dec:</span></pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Hexagon::SA1_inc:</span></pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Hexagon::SA1_seti:</span></pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Hexagon::SA1_setin1:</span></pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Hexagon::SA1_sxtb:</span></pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Hexagon::SA1_sxth:</span></pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Hexagon::SA1_tfr:</span></pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Hexagon::SA1_zxtb:</span></pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Hexagon::SA1_zxth:</span></pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return true</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>default:</span></pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>static bool isNeitherAnorX(MCInstrInfo const &amp;MCII, MCInst const &amp;ID) {</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  unsigned Result = 0;</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  unsigned Type = HexagonMCInstrInfo::getType(MCII, ID);</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  if (Type == HexagonII::TypeDUPLEX) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    unsigned subInst0Opcode = ID.getOperand(0).getInst()-&gt;getOpcode();</span></pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    unsigned subInst1Opcode = ID.getOperand(1).getInst()-&gt;getOpcode();</span></pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Result += !isDuplexAGroup(subInst0Opcode);</span></pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Result += !isDuplexAGroup(subInst1Opcode);</span></pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span> else</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    Result +=</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        Type != HexagonII::TypeALU32_2op &amp;&amp; <div class='tooltip'>Type != HexagonII::TypeALU32_3op<span class='tooltip-content'>3</span></div> &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        <div class='tooltip'>Type != HexagonII::TypeALU32_ADDI<span class='tooltip-content'>3</span></div> &amp;&amp; <div class='tooltip'>Type != HexagonII::TypeS_2op<span class='tooltip-content'>3</span></div> &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        <div class='tooltip'>Type != HexagonII::TypeS_3op<span class='tooltip-content'>2</span></div> &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>2</span></div><div class='tooltip'>Type != HexagonII::TypeALU64<span class='tooltip-content'>2</span></div> || <div class='tooltip'>HexagonMCInstrInfo::isFloat(MCII, ID)<span class='tooltip-content'>1</span></div>);</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  return Result != 0;</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>bool HexagonMCChecker::checkAXOK() {</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  MCInst const *HasSoloAXInst = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>11.3k</pre></td><td class='code'><pre>  for (auto const &amp;I : HexagonMCInstrInfo::bundleInstructions(MCII, MCB)) {</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>11.3k</pre></td><td class='code'><pre>    if (HexagonMCInstrInfo::isSoloAX(MCII, I)) {</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      HasSoloAXInst = &amp;I;</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>11.3k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  if (!HasSoloAXInst)</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>8.96k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  <div class='tooltip'>for (auto const &amp;I : HexagonMCInstrInfo::bundleInstructions(MCII, MCB))<span class='tooltip-content'>30</span></div> {</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    if (&amp;I != HasSoloAXInst &amp;&amp; <div class='tooltip'>isNeitherAnorX(MCII, I)<span class='tooltip-content'>4</span></div>) {</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      reportError(</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          HasSoloAXInst-&gt;getLoc(),</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          Twine(&quot;Instruction can only be in a packet with ALU or non-FPU XTYPE &quot;</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                &quot;instructions&quot;));</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      reportError(I.getLoc(),</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                  Twine(&quot;Not an ALU or non-FPU XTYPE instruction&quot;));</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  <div class='tooltip'>return true<span class='tooltip-content'>28</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>void HexagonMCChecker::reportBranchErrors() {</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  for (auto const &amp;I : HexagonMCInstrInfo::bundleInstructions(MCII, MCB)) {</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    MCInstrDesc const &amp;Desc = HexagonMCInstrInfo::getDesc(MCII, I);</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    if (Desc.isBranch() || <div class='tooltip'>Desc.isCall()<span class='tooltip-content'>7</span></div> || <div class='tooltip'>Desc.isReturn()<span class='tooltip-content'>6</span></div>)</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      reportNote(I.getLoc(), &quot;Branching instruction&quot;);</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>bool HexagonMCChecker::checkHWLoop() {</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  if (!HexagonMCInstrInfo::isInnerLoop(MCB) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>      <div class='tooltip'>!HexagonMCInstrInfo::isOuterLoop(MCB)<span class='tooltip-content'>8.95k</span></div>)</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>8.94k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>  <div class='tooltip'>for (auto const &amp;I : HexagonMCInstrInfo::bundleInstructions(MCII, MCB))<span class='tooltip-content'>42</span></div> {</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    MCInstrDesc const &amp;Desc = HexagonMCInstrInfo::getDesc(MCII, I);</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    if (Desc.isBranch() || <div class='tooltip'>Desc.isCall()<span class='tooltip-content'>84</span></div> || <div class='tooltip'>Desc.isReturn()<span class='tooltip-content'>83</span></div>) {</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      reportError(MCB.getLoc(),</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                  &quot;Branches cannot be in a packet with hardware loops&quot;);</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      reportBranchErrors();</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  <div class='tooltip'>return true<span class='tooltip-content'>38</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>bool HexagonMCChecker::checkCOFMax1() {</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  SmallVector&lt;MCInst const *, 2&gt; BranchLocations;</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>11.3k</pre></td><td class='code'><pre>  for (auto const &amp;I : HexagonMCInstrInfo::bundleInstructions(MCII, MCB)) {</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>11.3k</pre></td><td class='code'><pre>    MCInstrDesc const &amp;Desc = HexagonMCInstrInfo::getDesc(MCII, I);</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>11.3k</pre></td><td class='code'><pre>    if (Desc.isBranch() || <div class='tooltip'>Desc.isCall()<span class='tooltip-content'>10.7k</span></div> || <div class='tooltip'>Desc.isReturn()<span class='tooltip-content'>10.7k</span></div>)</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>575</pre></td><td class='code'><pre>      BranchLocations.push_back(&amp;I);</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>11.3k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>9.56k</pre></td><td class='code'><pre>  for (unsigned J = 0, N = BranchLocations.size(); J &lt; N; <div class='tooltip'>++J<span class='tooltip-content'>572</span></div>) {</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>574</pre></td><td class='code'><pre>    MCInst const &amp;I = *BranchLocations[J];</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>574</pre></td><td class='code'><pre>    if (HexagonMCInstrInfo::isCofMax1(MCII, I)) {</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>574</pre></td><td class='code'><pre>      bool Relax1 = HexagonMCInstrInfo::isCofRelax1(MCII, I);</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>574</pre></td><td class='code'><pre>      bool Relax2 = HexagonMCInstrInfo::isCofRelax2(MCII, I);</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>574</pre></td><td class='code'><pre>      if (N &gt; 1 &amp;&amp; <div class='tooltip'>!Relax1<span class='tooltip-content'>15</span></div> &amp;&amp; <div class='tooltip'>!Relax2<span class='tooltip-content'>5</span></div>) {</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        reportError(I.getLoc(),</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                    &quot;Instruction may not be in a packet with other branches&quot;);</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        reportBranchErrors();</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>572</pre></td><td class='code'><pre>      if (N &gt; 1 &amp;&amp; <div class='tooltip'>J == 0<span class='tooltip-content'>13</span></div> &amp;&amp; <div class='tooltip'>!Relax1<span class='tooltip-content'>7</span></div>) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        reportError(I.getLoc(),</span></pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                    &quot;Instruction may not be the first branch in packet&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        reportBranchErrors();</span></pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        return false;</span></pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>572</pre></td><td class='code'><pre>      if (N &gt; 1 &amp;&amp; <div class='tooltip'>J == 1<span class='tooltip-content'>13</span></div> &amp;&amp; <div class='tooltip'>!Relax2<span class='tooltip-content'>6</span></div>) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        reportError(I.getLoc(),</span></pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                    &quot;Instruction may not be the second branch in packet&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        reportBranchErrors();</span></pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        return false;</span></pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>572</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>574</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  <div class='tooltip'>return true<span class='tooltip-content'>8.98k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>5.94k</pre></td><td class='code'><pre>bool HexagonMCChecker::checkSlots() {</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>5.94k</pre></td><td class='code'><pre>  unsigned slotsUsed = 0;</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>7.41k</pre></td><td class='code'><pre>  for (auto HMI : HexagonMCInstrInfo::bundleInstructions(MCB)) {</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>7.41k</pre></td><td class='code'><pre>    MCInst const &amp;MCI = *HMI.getInst();</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>7.41k</pre></td><td class='code'><pre>    if (HexagonMCInstrInfo::isImmext(MCI))</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>387</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>7.02k</pre></td><td class='code'><pre>    if (HexagonMCInstrInfo::isDuplex(MCII, MCI))</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      slotsUsed += 2;</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>7.01k</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>7.01k</pre></td><td class='code'><pre>      ++slotsUsed;</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>7.02k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>5.94k</pre></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>5.94k</pre></td><td class='code'><pre>  if (slotsUsed &gt; HEXAGON_PACKET_SIZE) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    reportError(&quot;invalid instruction packet: out of slots&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>5.94k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>5.94k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Check legal use of predicate registers.</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>bool HexagonMCChecker::checkPredicates() {</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  // Check for proper use of new predicate registers.</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  for (const auto &amp;I : NewPreds) {</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>819</pre></td><td class='code'><pre>    unsigned P = I;</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>819</pre></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>819</pre></td><td class='code'><pre>    if (!Defs.count(P) || LatePreds.count(P) || Defs.count(Hexagon::P3_0)) {</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      // Error out if the new predicate register is not defined,</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      // or defined &quot;late&quot;</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      // (e.g., &quot;{ if (p3.new)... ; p3 = sp1loop0(#r7:2, Rs) }&quot;).</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      reportErrorNewValue(P);</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>819</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  // Check for proper use of auto-anded of predicate registers.</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  <div class='tooltip'>for (const auto &amp;I : LatePreds)<span class='tooltip-content'>8.98k</span></div> {</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    unsigned P = I;</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    if (LatePreds.count(P) &gt; 1 || Defs.count(P)) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      // Error out if predicate register defined &quot;late&quot; multiple times or</span></pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      // defined late and regularly defined</span></pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      // (e.g., &quot;{ p3 = sp1loop0(...); p3 = cmp.eq(...) }&quot;.</span></pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      reportErrorRegisters(P);</span></pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return false;</span></pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='covered-line'><pre>8.98k</pre></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>8.98k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>8.98k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Check legal use of new values.</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>bool HexagonMCChecker::checkNewValues() {</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='covered-line'><pre>11.3k</pre></td><td class='code'><pre>  for (auto const &amp;I : HexagonMCInstrInfo::bundleInstructions(MCII, MCB)) {</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>11.3k</pre></td><td class='code'><pre>    if (!HexagonMCInstrInfo::isNewValue(MCII, I))</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>637</pre></td><td class='code'><pre>    auto Consumer = HexagonMCInstrInfo::predicateInfo(MCII, I);</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>637</pre></td><td class='code'><pre>    bool Branch = HexagonMCInstrInfo::getDesc(MCII, I).isBranch();</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>637</pre></td><td class='code'><pre>    MCOperand const &amp;Op = HexagonMCInstrInfo::getNewValueOperand(MCII, I);</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>637</pre></td><td class='code'><pre>    assert(Op.isReg());</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>637</pre></td><td class='code'><pre>    auto Producer = registerProducer(Op.getReg(), Consumer);</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>637</pre></td><td class='code'><pre>    if (std::get&lt;0&gt;(Producer) == nullptr) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      reportError(I.getLoc(), &quot;New value register consumer has no producer&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return false;</span></pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='covered-line'><pre>637</pre></td><td class='code'><pre>    if (!RelaxNVChecks) {</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>623</pre></td><td class='code'><pre>      // Checks that statically prove correct new value consumption</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>623</pre></td><td class='code'><pre>      if (std::get&lt;2&gt;(Producer).isPredicated() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>623</pre></td><td class='code'><pre>          <div class='tooltip'>(<span class='tooltip-content'>8</span></div><div class='tooltip'>!Consumer.isPredicated()<span class='tooltip-content'>8</span></div> ||</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>           <div class='tooltip'>llvm::HexagonMCInstrInfo::getType(MCII, I) == HexagonII::TypeNCJ<span class='tooltip-content'>6</span></div>)) {</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        reportNote(</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>            std::get&lt;0&gt;(Producer)-&gt;getLoc(),</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>            &quot;Register producer is predicated and consumer is unconditional&quot;);</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        reportError(I.getLoc(),</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                    &quot;Instruction does not have a valid new register producer&quot;);</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='covered-line'><pre>621</pre></td><td class='code'><pre>      if (std::get&lt;2&gt;(Producer).Register != Hexagon::NoRegister &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='covered-line'><pre>621</pre></td><td class='code'><pre>          <div class='tooltip'>std::get&lt;2&gt;(Producer).Register != Consumer.Register<span class='tooltip-content'>6</span></div>) {</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        reportNote(std::get&lt;0&gt;(Producer)-&gt;getLoc(),</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>                   &quot;Register producer does not use the same predicate &quot;</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>                   &quot;register as the consumer&quot;);</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        reportError(I.getLoc(),</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>                    &quot;Instruction does not have a valid new register producer&quot;);</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>634</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='covered-line'><pre>634</pre></td><td class='code'><pre>    if (std::get&lt;2&gt;(Producer).Register == Consumer.Register &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='covered-line'><pre>634</pre></td><td class='code'><pre>        <div class='tooltip'>Consumer.PredicatedTrue != std::get&lt;2&gt;(Producer).PredicatedTrue<span class='tooltip-content'>368</span></div>) {</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      reportNote(</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          std::get&lt;0&gt;(Producer)-&gt;getLoc(),</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          &quot;Register producer has the opposite predicate sense as consumer&quot;);</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      reportError(I.getLoc(),</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                  &quot;Instruction does not have a valid new register producer&quot;);</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='covered-line'><pre>632</pre></td><td class='code'><pre>    MCInstrDesc const &amp;Desc =</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>632</pre></td><td class='code'><pre>        HexagonMCInstrInfo::getDesc(MCII, *std::get&lt;0&gt;(Producer));</pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>632</pre></td><td class='code'><pre>    if (Desc.OpInfo[std::get&lt;1&gt;(Producer)].RegClass ==</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='covered-line'><pre>632</pre></td><td class='code'><pre>        Hexagon::DoubleRegsRegClassID) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      reportNote(std::get&lt;0&gt;(Producer)-&gt;getLoc(),</span></pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                 &quot;Double registers cannot be new-value producers&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      reportError(I.getLoc(),</span></pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                  &quot;Instruction does not have a valid new register producer&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return false;</span></pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>632</pre></td><td class='code'><pre>    if ((Desc.mayLoad() &amp;&amp; <div class='tooltip'>std::get&lt;1&gt;(Producer) == 1<span class='tooltip-content'>7</span></div>) ||</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>632</pre></td><td class='code'><pre>        (Desc.mayStore() &amp;&amp; <div class='tooltip'><span class='red'>std::get&lt;1&gt;(Producer) == 0</span><span class='tooltip-content'>0</span></div>)) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      unsigned Mode =</span></pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          HexagonMCInstrInfo::getAddrMode(MCII, *std::get&lt;0&gt;(Producer));</span></pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      StringRef ModeError;</span></pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>Mode == HexagonII::AbsoluteSet</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>ModeError = &quot;Absolute-set&quot;</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>Mode == HexagonII::PostInc</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>ModeError = &quot;Auto-increment&quot;</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>!ModeError.empty()</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        reportNote(std::get&lt;0&gt;(Producer)-&gt;getLoc(),</span></pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                   ModeError + &quot; registers cannot be a new-value &quot;</span></pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                               &quot;producer&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        reportError(I.getLoc(),</span></pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                    &quot;Instruction does not have a valid new register producer&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        return false;</span></pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>632</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>632</pre></td><td class='code'><pre>    if (Branch &amp;&amp; <div class='tooltip'>HexagonMCInstrInfo::isFloat(MCII, *std::get&lt;0&gt;(Producer))<span class='tooltip-content'>153</span></div>) {</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      reportNote(std::get&lt;0&gt;(Producer)-&gt;getLoc(),</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                 &quot;FPU instructions cannot be new-value producers for jumps&quot;);</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      reportError(I.getLoc(),</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                  &quot;Instruction does not have a valid new register producer&quot;);</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>632</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  <div class='tooltip'>return true<span class='tooltip-content'>8.98k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>bool HexagonMCChecker::checkRegistersReadOnly() {</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>11.2k</pre></td><td class='code'><pre>  for (auto I : HexagonMCInstrInfo::bundleInstructions(MCB)) {</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>11.2k</pre></td><td class='code'><pre>    MCInst const &amp;Inst = *I.getInst();</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>11.2k</pre></td><td class='code'><pre>    unsigned Defs = HexagonMCInstrInfo::getDesc(MCII, Inst).getNumDefs();</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>20.4k</pre></td><td class='code'><pre>    for (unsigned j = 0; j &lt; Defs; <div class='tooltip'>++j<span class='tooltip-content'>9.15k</span></div>) {</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='covered-line'><pre>9.16k</pre></td><td class='code'><pre>      MCOperand const &amp;Operand = Inst.getOperand(j);</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='covered-line'><pre>9.16k</pre></td><td class='code'><pre>      assert(Operand.isReg() &amp;&amp; &quot;Def is not a register&quot;);</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>9.16k</pre></td><td class='code'><pre>      unsigned Register = Operand.getReg();</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='covered-line'><pre>9.16k</pre></td><td class='code'><pre>      if (ReadOnly.find(Register) != ReadOnly.end()) {</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>        reportError(Inst.getLoc(), &quot;Cannot write to read-only register `&quot; +</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>                                       Twine(RI.getName(Register)) + &quot;&apos;&quot;);</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>9.16k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='covered-line'><pre>11.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  <div class='tooltip'>return true<span class='tooltip-content'>8.98k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>bool HexagonMCChecker::registerUsed(unsigned Register) {</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>  for (auto const &amp;I : HexagonMCInstrInfo::bundleInstructions(MCII, MCB))</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>    for (unsigned j = HexagonMCInstrInfo::getDesc(MCII, I).getNumDefs(),</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>                  n = I.getNumOperands();</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>267</pre></td><td class='code'><pre>         j &lt; n; <div class='tooltip'>++j<span class='tooltip-content'>154</span></div>) {</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>      MCOperand const &amp;Operand = I.getOperand(j);</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>      if (Operand.isReg() &amp;&amp; <div class='tooltip'>Operand.getReg() == Register<span class='tooltip-content'>169</span></div>)</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>  <div class='tooltip'>return false<span class='tooltip-content'>54</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::tuple&lt;MCInst const *, unsigned, HexagonMCInstrInfo::PredicateInfo&gt;</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>HexagonMCChecker::registerProducer(</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>637</pre></td><td class='code'><pre>    unsigned Register, HexagonMCInstrInfo::PredicateInfo ConsumerPredicate) {</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>637</pre></td><td class='code'><pre>  std::tuple&lt;MCInst const *, unsigned, HexagonMCInstrInfo::PredicateInfo&gt;</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>637</pre></td><td class='code'><pre>      WrongSense;</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>  for (auto const &amp;I : HexagonMCInstrInfo::bundleInstructions(MCII, MCB)) {</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>    MCInstrDesc const &amp;Desc = HexagonMCInstrInfo::getDesc(MCII, I);</pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>    auto ProducerPredicate = HexagonMCInstrInfo::predicateInfo(MCII, I);</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>1.49k</pre></td><td class='code'><pre>    for (unsigned J = 0, N = Desc.getNumDefs(); J &lt; N; <div class='tooltip'>++J<span class='tooltip-content'>442</span></div>)</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>813</pre></td><td class='code'><pre>      for (auto K = MCRegAliasIterator(I.getOperand(J).getReg(), &amp;RI, true);</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>1.95k</pre></td><td class='code'><pre>           K.isValid(); <div class='tooltip'>++K<span class='tooltip-content'>1.14k</span></div>)</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>        if (*K == Register) {</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>633</pre></td><td class='code'><pre>          if (RelaxNVChecks ||</pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>633</pre></td><td class='code'><pre>              <div class='tooltip'>(<span class='tooltip-content'>619</span></div><div class='tooltip'>ProducerPredicate.Register == ConsumerPredicate.Register<span class='tooltip-content'>619</span></div> &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>619</pre></td><td class='code'><pre>               <div class='tooltip'>(<span class='tooltip-content'>358</span></div><div class='tooltip'>ProducerPredicate.Register == Hexagon::NoRegister<span class='tooltip-content'>358</span></div> ||</pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>358</pre></td><td class='code'><pre>                ProducerPredicate.PredicatedTrue ==</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>                    ConsumerPredicate.PredicatedTrue)))</pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>371</pre></td><td class='code'><pre>            return std::make_tuple(&amp;I, J, ProducerPredicate);</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>262</pre></td><td class='code'><pre>          std::get&lt;0&gt;(WrongSense) = &amp;I;</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>262</pre></td><td class='code'><pre>          std::get&lt;1&gt;(WrongSense) = J;</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>262</pre></td><td class='code'><pre>          std::get&lt;2&gt;(WrongSense) = ProducerPredicate;</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>262</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>    <div class='tooltip'>if (<span class='tooltip-content'>681</span></div><div class='tooltip'>Register == Hexagon::VTMP<span class='tooltip-content'>681</span></div> &amp;&amp; <div class='tooltip'>HexagonMCInstrInfo::hasTmpDst(MCII, I)<span class='tooltip-content'>8</span></div>)</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      return std::make_tuple(&amp;I, 0, HexagonMCInstrInfo::PredicateInfo());</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='covered-line'><pre>681</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='covered-line'><pre>637</pre></td><td class='code'><pre>  <div class='tooltip'>return WrongSense<span class='tooltip-content'>262</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>637</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>void HexagonMCChecker::checkRegisterCurDefs() {</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>11.3k</pre></td><td class='code'><pre>  for (auto const &amp;I : HexagonMCInstrInfo::bundleInstructions(MCII, MCB)) {</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>11.3k</pre></td><td class='code'><pre>    if (HexagonMCInstrInfo::isCVINew(MCII, I) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>11.3k</pre></td><td class='code'><pre>        <div class='tooltip'>HexagonMCInstrInfo::getDesc(MCII, I).mayLoad()<span class='tooltip-content'>257</span></div>) {</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>      unsigned Register = I.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>      if (!registerUsed(Register))</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>        reportWarning(&quot;Register `&quot; + Twine(RI.getName(Register)) +</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>                      &quot;&apos; used with `.cur&apos; &quot;</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>                      &quot;but not used in the same packet&quot;);</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>11.3k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Check for legal register uses and definitions.</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>bool HexagonMCChecker::checkRegisters() {</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  // Check for proper register definitions.</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>12.6k</pre></td><td class='code'><pre>  for (const auto &amp;I : Defs) {</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>12.6k</pre></td><td class='code'><pre>    unsigned R = I.first;</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>12.6k</pre></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>12.6k</pre></td><td class='code'><pre>    if (isLoopRegister(R) &amp;&amp; <div class='tooltip'>Defs.count(R) &gt; 1<span class='tooltip-content'>198</span></div> &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>12.6k</pre></td><td class='code'><pre>        <div class='tooltip'><span class='red'>(</span><span class='tooltip-content'>0</span></div><div class='tooltip'><span class='red'>HexagonMCInstrInfo::isInnerLoop(MCB)</span><span class='tooltip-content'>0</span></div><span class='red'> ||</span></pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>         </span><span class='red'>HexagonMCInstrInfo::isOuterLoop(MCB)</span><span class='red'>)</span>) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      // Error out for definitions of loop registers at the end of a loop.</span></pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      reportError(&quot;loop-setup and some branch instructions &quot;</span></pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                  &quot;cannot be in the same packet&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return false;</span></pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='covered-line'><pre>12.6k</pre></td><td class='code'><pre>    if (SoftDefs.count(R)) {</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      // Error out for explicit changes to registers also weakly defined</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      // (e.g., &quot;{ usr = r0; r0 = sfadd(...) }&quot;).</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      unsigned UsrR = Hexagon::USR; // Silence warning about mixed types in ?:.</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      unsigned BadR = RI.isSubRegister(Hexagon::USR, R) ? <div class='tooltip'><span class='red'>UsrR</span><span class='tooltip-content'>0</span></div> : R;</pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      reportErrorRegisters(BadR);</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='covered-line'><pre>12.6k</pre></td><td class='code'><pre>    if (!isPredicateRegister(R) &amp;&amp; <div class='tooltip'>Defs[R].size() &gt; 1<span class='tooltip-content'>11.4k</span></div>) {</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      // Check for multiple register definitions.</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      PredSet &amp;PM = Defs[R];</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      // Check for multiple unconditional register definitions.</pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      if (PM.count(Unconditional)) {</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        // Error out on an unconditional change when there are any other</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        // changes, conditional or not.</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        unsigned UsrR = Hexagon::USR;</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        unsigned BadR = RI.isSubRegister(Hexagon::USR, R) ? <div class='tooltip'><span class='red'>UsrR</span><span class='tooltip-content'>0</span></div> : R;</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        reportErrorRegisters(BadR);</pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      // Check for multiple conditional register definitions.</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>      <div class='tooltip'>for (const auto &amp;J : PM)<span class='tooltip-content'>11</span></div> {</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>        PredSense P = J;</pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>        // Check for multiple uses of the same condition.</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>        if (PM.count(P) &gt; 1) {</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          // Error out on conditional changes based on the same predicate</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          // (e.g., &quot;{ if (!p0) r0 =...; if (!p0) r0 =... }&quot;).</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          reportErrorRegisters(R);</pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          return false;</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>        // Check for the use of the complementary condition.</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>        P.second = !P.second;</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>        if (PM.count(P) &amp;&amp; PM.size() &gt; 2) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          // Error out on conditional changes based on the same predicate</span></pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          // multiple times</span></pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          // (e.g., &quot;if (p0) r0 =...; if (!p0) r0 =... }; if (!p0) r0 =...&quot;).</span></pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          reportErrorRegisters(R);</span></pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          return false;</span></pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        }</span></pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='covered-line'><pre>12.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  // Check for use of temporary definitions.</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  <div class='tooltip'>for (const auto &amp;I : TmpDefs)<span class='tooltip-content'>8.98k</span></div> {</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>    unsigned R = I;</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>    if (!Uses.count(R)) {</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>      // special case for vhist</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>      bool vHistFound = false;</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>      for (auto const &amp;HMI : HexagonMCInstrInfo::bundleInstructions(MCB)) {</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>        if (HexagonMCInstrInfo::getType(MCII, *HMI.getInst()) ==</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>            HexagonII::TypeCVI_HIST) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          vHistFound = true; // vhist() implicitly uses ALL REGxx.tmp</span></pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          break;</span></pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        }</span></pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>      // Warn on an unused temporary definition.</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>      if (!vHistFound) {</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>        reportWarning(&quot;register `&quot; + Twine(RI.getName(R)) +</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>                      &quot;&apos; used with `.tmp&apos; but not used in the same packet&quot;);</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='covered-line'><pre>8.98k</pre></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='covered-line'><pre>8.98k</pre></td><td class='code'><pre>  <div class='tooltip'>return true<span class='tooltip-content'>8.92k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='covered-line'><pre>8.98k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Check for legal use of solo insns.</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>bool HexagonMCChecker::checkSolo() {</pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  if (HexagonMCInstrInfo::bundleSize(MCB) &gt; 1)</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='covered-line'><pre>4.12k</pre></td><td class='code'><pre>    <div class='tooltip'>for (auto const &amp;I : HexagonMCInstrInfo::bundleInstructions(MCII, MCB))<span class='tooltip-content'>1.81k</span></div> {</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>4.12k</pre></td><td class='code'><pre>      if (HexagonMCInstrInfo::isSolo(MCII, I)) {</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        reportError(I.getLoc(), &quot;Instruction is marked `isSolo&apos; and &quot;</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>                                &quot;cannot have other instructions in &quot;</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>                                &quot;the same packet&quot;);</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>4.12k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  <div class='tooltip'>return true<span class='tooltip-content'>8.98k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>5.94k</pre></td><td class='code'><pre>bool HexagonMCChecker::checkShuffle() {</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='covered-line'><pre>5.94k</pre></td><td class='code'><pre>  HexagonMCShuffler MCSDX(Context, ReportErrors, MCII, STI, MCB);</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='covered-line'><pre>5.94k</pre></td><td class='code'><pre>  return MCSDX.check();</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>5.94k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>void HexagonMCChecker::compoundRegisterMap(unsigned &amp;Register) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  switch (Register) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case Hexagon::R15:</span></pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Register = Hexagon::R23;</span></pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case Hexagon::R14:</span></pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Register = Hexagon::R22;</span></pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case Hexagon::R13:</span></pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Register = Hexagon::R21;</span></pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case Hexagon::R12:</span></pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Register = Hexagon::R20;</span></pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case Hexagon::R11:</span></pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Register = Hexagon::R19;</span></pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case Hexagon::R10:</span></pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Register = Hexagon::R18;</span></pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case Hexagon::R9:</span></pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Register = Hexagon::R17;</span></pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case Hexagon::R8:</span></pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Register = Hexagon::R16;</span></pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>void HexagonMCChecker::reportErrorRegisters(unsigned Register) {</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  reportError(&quot;register `&quot; + Twine(RI.getName(Register)) +</pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>              &quot;&apos; modified more than once&quot;);</pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>void HexagonMCChecker::reportErrorNewValue(unsigned Register) {</pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  reportError(&quot;register `&quot; + Twine(RI.getName(Register)) +</pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>              &quot;&apos; used with `.new&apos; &quot;</pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>              &quot;but not validly modified in the same packet&quot;);</pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>void HexagonMCChecker::reportError(Twine const &amp;Msg) {</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  reportError(MCB.getLoc(), Msg);</pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>void HexagonMCChecker::reportError(SMLoc Loc, Twine const &amp;Msg) {</pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>  if (ReportErrors)</pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>    Context.reportError(Loc, Msg);</pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>void HexagonMCChecker::reportNote(SMLoc Loc, llvm::Twine const &amp;Msg) {</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  if (ReportErrors) {</pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    auto SM = Context.getSourceManager();</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    if (SM)</pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      SM-&gt;PrintMessage(Loc, SourceMgr::DK_Note, Msg);</pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='covered-line'><pre>116</pre></td><td class='code'><pre>void HexagonMCChecker::reportWarning(Twine const &amp;Msg) {</pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='covered-line'><pre>116</pre></td><td class='code'><pre>  if (ReportErrors)</pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>    Context.reportWarning(MCB.getLoc(), Msg);</pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='covered-line'><pre>116</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>bool HexagonMCChecker::checkLegalVecRegPair() {</pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  const bool IsPermitted = STI.getFeatureBits()[Hexagon::ArchV67];</pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  const bool HasReversePairs = ReversePairs.size() != 0;</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  if (!IsPermitted &amp;&amp; <div class='tooltip'>HasReversePairs<span class='tooltip-content'>7.19k</span></div>) {</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    for (auto R : ReversePairs)</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      reportError(&quot;register pair `&quot; + Twine(RI.getName(R)) +</pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>                  &quot;&apos; is not permitted for this architecture&quot;);</pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='covered-line'><pre>8.98k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='covered-line'><pre>8.98k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>