INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.sim/sim_1/synth/func/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.sim/sim_1/synth/func/xsim/UART_RX_TB_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_UART_RX_0_0_UART_RX'
INFO: [VRFC 10-3107] analyzing entity 'design_1_clk_wiz_0_clk_wiz'
INFO: [VRFC 10-3107] analyzing entity 'design_1_proc_sys_reset_0_0_cdc_sync'
INFO: [VRFC 10-3107] analyzing entity 'design_1_proc_sys_reset_0_0_cdc_sync_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_proc_sys_reset_0_0_upcnt_n'
INFO: [VRFC 10-3107] analyzing entity 'design_1_xlconstant_0_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_slice'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_slice_10'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_slice_12'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_slice_2'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_slice_4'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_slice_7'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_slice__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_32\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_36\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_slice__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_slice__parameterized1_33\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_slice__parameterized1_37\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_async_edge_xfer'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_async_edge_xfer__1\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_async_edge_xfer__2\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_async_edge_xfer__3\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_cfglut4'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_cfglut4__1\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_cfglut5'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_cfglut5__1\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_cfglut5__2\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_cfglut6'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_cfglut6__1\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_cfglut6__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_cfglut7'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_cfglut7__1\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_generic_memrd'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_rising_edge_detection'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_rising_edge_detection__1\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl_16'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl_17'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl_18'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl_19'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl_22'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl_23'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl_24'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl_25'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl_26'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl_29'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl__parameterized1_20\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl__parameterized1_21\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_p2s'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg_p2s__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg_p2s__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg_p2s__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg_p2s__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg_p2s__parameterized4\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg_p2s__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_stat'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_stat_13'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_stat_14'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_stat_15'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_stat_27'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_stat_28'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_xsdbs'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_blk_mem_gen_prim_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_compare'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_compare_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_compare_1'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_compare_2'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_rd_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_reset_blk_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_updn_cntr'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_wr_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_wr_handshaking_flags'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_blk_mem_gen_v8_4_9_bindec'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_blk_mem_gen_v8_4_9_bindec_38'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_blk_mem_gen_v8_4_9_blk_mem_gen_mux__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_blk_mem_gen_v8_4_9_blk_mem_gen_prim_wrapper'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_blk_mem_gen_v8_4_9_blk_mem_gen_prim_wrapper__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_blk_mem_gen_v8_4_9_blk_mem_gen_prim_wrapper__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_blk_mem_gen_v8_4_9_blk_mem_gen_prim_wrapper__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_blk_mem_gen_v8_4_9_blk_mem_gen_prim_wrapper__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_blk_mem_gen_v8_4_9_blk_mem_gen_prim_wrapper__parameterized4\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_blk_mem_gen_v8_4_9_blk_mem_gen_prim_wrapper__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_blk_mem_gen_v8_4_9_blk_mem_gen_prim_wrapper__parameterized6\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_blk_mem_gen_v8_4_9_blk_mem_gen_prim_wrapper__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_UART_RX_0_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_clk_wiz_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_proc_sys_reset_0_0_lpf'
INFO: [VRFC 10-3107] analyzing entity 'design_1_proc_sys_reset_0_0_sequence_psr'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ila_v6_2_16_ila_reset_ctrl'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_1'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_11'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_3'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_6'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_9'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA__parameterized0_31\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA__parameterized0_35\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized19\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized20\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized21\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized22\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized34\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized35\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized36\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized37\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized38\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized39\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized40\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized41\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized42\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized43\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized44\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized45\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized47\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized49\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized52\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_xsdbs_v1_0_4_reg_stream'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_xsdbs_v1_0_4_reg_stream__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_dc_ss'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_rd_status_flags_ss'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_wr_status_flags_ss'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_blk_mem_gen_v8_4_9_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_blk_mem_gen_v8_4_9_blk_mem_gen_prim_width__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_blk_mem_gen_v8_4_9_blk_mem_gen_prim_width__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_blk_mem_gen_v8_4_9_blk_mem_gen_prim_width__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_blk_mem_gen_v8_4_9_blk_mem_gen_prim_width__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_blk_mem_gen_v8_4_9_blk_mem_gen_prim_width__parameterized4\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_blk_mem_gen_v8_4_9_blk_mem_gen_prim_width__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_blk_mem_gen_v8_4_9_blk_mem_gen_prim_width__parameterized6\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_blk_mem_gen_v8_4_9_blk_mem_gen_prim_width__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_proc_sys_reset_0_0_proc_sys_reset'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ila_v6_2_16_ila_register'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_allx_typeA'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_allx_typeA__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_allx_typeA__parameterized0_5\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_allx_typeA__parameterized0_8\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_allx_typeA__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_allx_typeA__parameterized1_0\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_allx_typeA_nodelay'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_allx_typeA_nodelay_30'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_allx_typeA_nodelay_34'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_rd_logic'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_wr_logic'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_blk_mem_gen_v8_4_9_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'design_1_proc_sys_reset_0_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_match'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_match__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_match__parameterized0__1\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_match__parameterized0__2\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_match__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_match__parameterized1__1\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ltlib_v1_0_2_match_nodelay'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_match_nodelay__1\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_system_ila_0_0_ltlib_v1_0_2_match_nodelay__2\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_blk_mem_gen_v8_4_9_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ila_v6_2_16_ila_cap_sample_counter'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ila_v6_2_16_ila_cap_window_counter'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ila_v6_2_16_ila_trig_match'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_blk_mem_gen_v8_4_9_synth'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_blk_mem_gen_v8_4_9_synth'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ila_v6_2_16_ila_cap_addrgen'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ila_v6_2_16_ila_trigger'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_blk_mem_gen_v8_4_9'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_blk_mem_gen_v8_4_9'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ila_v6_2_16_ila_cap_ctrl_legacy'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ila_v6_2_16_ila_trace_memory'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_memory'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ila_v6_2_16_ila_core'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_fifo_generator_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_ila_v6_2_16_ila'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_fifo_generator_top'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_bd_f60c_ila_lib_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_fifo_generator_v13_2_11_synth'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0_bd_f60c'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0_fifo_generator_v13_2_11'
INFO: [VRFC 10-3107] analyzing entity 'design_1_fifo_generator_0_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_system_ila_0_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.srcs/sources_1/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.srcs/sim_1/new/uart_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX_TB'
ERROR: [VRFC 10-719] formal port/generic <i_rx_en> is not declared in <uart_rx> [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.srcs/sim_1/new/uart_tb.vhd:60]
ERROR: [VRFC 10-3353] formal port 'i_rx_serial' has no actual or default value [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.srcs/sim_1/new/uart_tb.vhd:54]
ERROR: [VRFC 10-9458] unit 'behave' is ignored due to previous errors [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.srcs/sim_1/new/uart_tb.vhd:11]
INFO: [VRFC 10-8704] VHDL file '/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.srcs/sim_1/new/uart_tb.vhd' is ignored due to errors
