0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/MONSTER/Desktop/cs223_project/project/project.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,uvm,,,,,,
C:/Users/MONSTER/Desktop/cs223_project/project/project.srcs/sim_1/new/testbench1.sv,1652047496,systemVerilog,,,,testbench1,,uvm,,,,,,
C:/Users/MONSTER/Desktop/cs223_project/project/project.srcs/sim_1/new/testbench2.sv,1652048179,systemVerilog,,,,testbench2,,uvm,,,,,,
C:/Users/MONSTER/Desktop/cs223_project/project/project.srcs/sim_1/new/testbench3.sv,1652118908,systemVerilog,,,,testbench3,,uvm,,,,,,
C:/Users/MONSTER/Desktop/cs223_project/project/project.srcs/sim_1/new/testbench4.sv,1652120962,systemVerilog,,,,testbench4,,uvm,,,,,,
C:/Users/MONSTER/Desktop/cs223_project/project/project.srcs/sources_1/new/alu.sv,1652120658,systemVerilog,,C:/Users/MONSTER/Desktop/cs223_project/project/project.srcs/sim_1/new/testbench4.sv,,alu,,uvm,,,,,,
C:/Users/MONSTER/Desktop/cs223_project/project/project.srcs/sources_1/new/dataMemory.sv,1652047771,systemVerilog,,C:/Users/MONSTER/Desktop/cs223_project/project/project.srcs/sim_1/new/testbench1.sv,,dataMemory,,uvm,,,,,,
C:/Users/MONSTER/Desktop/cs223_project/project/project.srcs/sources_1/new/instructionRegister.sv,1652048179,systemVerilog,,C:/Users/MONSTER/Desktop/cs223_project/project/project.srcs/sim_1/new/testbench2.sv,,instructionRegister,,uvm,,,,,,
C:/Users/MONSTER/Desktop/cs223_project/project/project.srcs/sources_1/new/registerFile.sv,1652118722,systemVerilog,,C:/Users/MONSTER/Desktop/cs223_project/project/project.srcs/sim_1/new/testbench3.sv,,registerFile,,uvm,,,,,,
