Info: Starting: Create simulation model
Info: qsys-generate C:\Users\caman\Documents\Repos\AlarmClock\CPU1\NIOS\cpu.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\caman\Documents\Repos\AlarmClock\CPU1\NIOS\cpu\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading NIOS/cpu.qsys
Progress: Reading input file
Progress: Adding BTN_Edit [altera_avalon_pio 18.1]
Progress: Parameterizing module BTN_Edit
Progress: Adding Buzzer [altera_avalon_pio 18.1]
Progress: Parameterizing module Buzzer
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding Input_Timer [altera_avalon_timer 18.1]
Progress: Parameterizing module Input_Timer
Progress: Adding JTAG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG
Progress: Adding LED_Hour_Tens [altera_avalon_pio 18.1]
Progress: Parameterizing module LED_Hour_Tens
Progress: Adding LED_Hour_Units [altera_avalon_pio 18.1]
Progress: Parameterizing module LED_Hour_Units
Progress: Adding LED_Minutes_Tens [altera_avalon_pio 18.1]
Progress: Parameterizing module LED_Minutes_Tens
Progress: Adding LED_Minutes_Units [altera_avalon_pio 18.1]
Progress: Parameterizing module LED_Minutes_Units
Progress: Adding LED_Seconds_Tens [altera_avalon_pio 18.1]
Progress: Parameterizing module LED_Seconds_Tens
Progress: Adding LED_Seconds_Units [altera_avalon_pio 18.1]
Progress: Parameterizing module LED_Seconds_Units
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding SW_States [altera_avalon_pio 18.1]
Progress: Parameterizing module SW_States
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu.BTN_Edit: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: cpu.SW_States: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu: Generating cpu "cpu" for SIM_VERILOG
Info: BTN_Edit: Starting RTL generation for module 'cpu_BTN_Edit'
Info: BTN_Edit:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_BTN_Edit --dir=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0059_BTN_Edit_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0059_BTN_Edit_gen//cpu_BTN_Edit_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0059_BTN_Edit_gen/  ]
Info: BTN_Edit: Done RTL generation for module 'cpu_BTN_Edit'
Info: BTN_Edit: "cpu" instantiated altera_avalon_pio "BTN_Edit"
Info: Buzzer: Starting RTL generation for module 'cpu_Buzzer'
Info: Buzzer:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_Buzzer --dir=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0060_Buzzer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0060_Buzzer_gen//cpu_Buzzer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0060_Buzzer_gen/  ]
Info: Buzzer: Done RTL generation for module 'cpu_Buzzer'
Info: Buzzer: "cpu" instantiated altera_avalon_pio "Buzzer"
Info: CPU: "cpu" instantiated altera_nios2_gen2 "CPU"
Info: Input_Timer: Starting RTL generation for module 'cpu_Input_Timer'
Info: Input_Timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=cpu_Input_Timer --dir=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0061_Input_Timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0061_Input_Timer_gen//cpu_Input_Timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0061_Input_Timer_gen/  ]
Info: Input_Timer: Done RTL generation for module 'cpu_Input_Timer'
Info: Input_Timer: "cpu" instantiated altera_avalon_timer "Input_Timer"
Info: JTAG: Starting RTL generation for module 'cpu_JTAG'
Info: JTAG:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_JTAG --dir=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0062_JTAG_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0062_JTAG_gen//cpu_JTAG_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0062_JTAG_gen/  ]
Info: JTAG: Done RTL generation for module 'cpu_JTAG'
Info: JTAG: "cpu" instantiated altera_avalon_jtag_uart "JTAG"
Info: LED_Hour_Tens: Starting RTL generation for module 'cpu_LED_Hour_Tens'
Info: LED_Hour_Tens:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_LED_Hour_Tens --dir=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0063_LED_Hour_Tens_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0063_LED_Hour_Tens_gen//cpu_LED_Hour_Tens_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0063_LED_Hour_Tens_gen/  ]
Info: LED_Hour_Tens: Done RTL generation for module 'cpu_LED_Hour_Tens'
Info: LED_Hour_Tens: "cpu" instantiated altera_avalon_pio "LED_Hour_Tens"
Info: RAM: Starting RTL generation for module 'cpu_RAM'
Info: RAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cpu_RAM --dir=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0064_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0064_RAM_gen//cpu_RAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0064_RAM_gen/  ]
Info: RAM: Done RTL generation for module 'cpu_RAM'
Info: RAM: "cpu" instantiated altera_avalon_onchip_memory2 "RAM"
Info: timer: Starting RTL generation for module 'cpu_timer'
Info: timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=cpu_timer --dir=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0065_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0065_timer_gen//cpu_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0065_timer_gen/  ]
Info: timer: Done RTL generation for module 'cpu_timer'
Info: timer: "cpu" instantiated altera_avalon_timer "timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "cpu" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "cpu" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "cpu" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'cpu_CPU_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=cpu_CPU_cpu --dir=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0068_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0068_cpu_gen//cpu_CPU_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0068_cpu_gen/  ]
Info: cpu: # 2024.08.25 20:54:26 (*) Starting Nios II generation
Info: cpu: # 2024.08.25 20:54:26 (*)   Checking for plaintext license.
Info: cpu: # 2024.08.25 20:54:26 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.08.25 20:54:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.08.25 20:54:26 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.08.25 20:54:26 (*)   Plaintext license not found.
Info: cpu: # 2024.08.25 20:54:26 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.08.25 20:54:26 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.08.25 20:54:26 (*)   Creating all objects for CPU
Info: cpu: # 2024.08.25 20:54:27 (*)   Creating 'C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0068_cpu_gen//cpu_CPU_cpu_nios2_waves.do'
Info: cpu: # 2024.08.25 20:54:27 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.08.25 20:54:27 (*)   Creating plain-text RTL
Info: cpu: # 2024.08.25 20:54:28 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'cpu_CPU_cpu'
Info: cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info: CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info: JTAG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_avalon_jtag_slave_translator"
Info: CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info: JTAG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_avalon_jtag_slave_agent"
Info: JTAG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: cpu: Done "cpu" with 32 modules, 52 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\caman\Documents\Repos\AlarmClock\CPU1\NIOS\cpu\cpu.spd --output-directory=C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\caman\Documents\Repos\AlarmClock\CPU1\NIOS\cpu\cpu.spd --output-directory=C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	31 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\caman\Documents\Repos\AlarmClock\CPU1\NIOS\cpu.qsys --block-symbol-file --output-directory=C:\Users\caman\Documents\Repos\AlarmClock\CPU1\NIOS\cpu --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading NIOS/cpu.qsys
Progress: Reading input file
Progress: Adding BTN_Edit [altera_avalon_pio 18.1]
Progress: Parameterizing module BTN_Edit
Progress: Adding Buzzer [altera_avalon_pio 18.1]
Progress: Parameterizing module Buzzer
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding Input_Timer [altera_avalon_timer 18.1]
Progress: Parameterizing module Input_Timer
Progress: Adding JTAG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG
Progress: Adding LED_Hour_Tens [altera_avalon_pio 18.1]
Progress: Parameterizing module LED_Hour_Tens
Progress: Adding LED_Hour_Units [altera_avalon_pio 18.1]
Progress: Parameterizing module LED_Hour_Units
Progress: Adding LED_Minutes_Tens [altera_avalon_pio 18.1]
Progress: Parameterizing module LED_Minutes_Tens
Progress: Adding LED_Minutes_Units [altera_avalon_pio 18.1]
Progress: Parameterizing module LED_Minutes_Units
Progress: Adding LED_Seconds_Tens [altera_avalon_pio 18.1]
Progress: Parameterizing module LED_Seconds_Tens
Progress: Adding LED_Seconds_Units [altera_avalon_pio 18.1]
Progress: Parameterizing module LED_Seconds_Units
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding SW_States [altera_avalon_pio 18.1]
Progress: Parameterizing module SW_States
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu.BTN_Edit: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: cpu.SW_States: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\caman\Documents\Repos\AlarmClock\CPU1\NIOS\cpu.qsys --synthesis=VERILOG --output-directory=C:\Users\caman\Documents\Repos\AlarmClock\CPU1\NIOS\cpu\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading NIOS/cpu.qsys
Progress: Reading input file
Progress: Adding BTN_Edit [altera_avalon_pio 18.1]
Progress: Parameterizing module BTN_Edit
Progress: Adding Buzzer [altera_avalon_pio 18.1]
Progress: Parameterizing module Buzzer
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding Input_Timer [altera_avalon_timer 18.1]
Progress: Parameterizing module Input_Timer
Progress: Adding JTAG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG
Progress: Adding LED_Hour_Tens [altera_avalon_pio 18.1]
Progress: Parameterizing module LED_Hour_Tens
Progress: Adding LED_Hour_Units [altera_avalon_pio 18.1]
Progress: Parameterizing module LED_Hour_Units
Progress: Adding LED_Minutes_Tens [altera_avalon_pio 18.1]
Progress: Parameterizing module LED_Minutes_Tens
Progress: Adding LED_Minutes_Units [altera_avalon_pio 18.1]
Progress: Parameterizing module LED_Minutes_Units
Progress: Adding LED_Seconds_Tens [altera_avalon_pio 18.1]
Progress: Parameterizing module LED_Seconds_Tens
Progress: Adding LED_Seconds_Units [altera_avalon_pio 18.1]
Progress: Parameterizing module LED_Seconds_Units
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding SW_States [altera_avalon_pio 18.1]
Progress: Parameterizing module SW_States
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu.BTN_Edit: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: cpu.SW_States: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu: Generating cpu "cpu" for QUARTUS_SYNTH
Info: BTN_Edit: Starting RTL generation for module 'cpu_BTN_Edit'
Info: BTN_Edit:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_BTN_Edit --dir=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0088_BTN_Edit_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0088_BTN_Edit_gen//cpu_BTN_Edit_component_configuration.pl  --do_build_sim=0  ]
Info: BTN_Edit: Done RTL generation for module 'cpu_BTN_Edit'
Info: BTN_Edit: "cpu" instantiated altera_avalon_pio "BTN_Edit"
Info: Buzzer: Starting RTL generation for module 'cpu_Buzzer'
Info: Buzzer:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_Buzzer --dir=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0089_Buzzer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0089_Buzzer_gen//cpu_Buzzer_component_configuration.pl  --do_build_sim=0  ]
Info: Buzzer: Done RTL generation for module 'cpu_Buzzer'
Info: Buzzer: "cpu" instantiated altera_avalon_pio "Buzzer"
Info: CPU: "cpu" instantiated altera_nios2_gen2 "CPU"
Info: Input_Timer: Starting RTL generation for module 'cpu_Input_Timer'
Info: Input_Timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=cpu_Input_Timer --dir=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0090_Input_Timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0090_Input_Timer_gen//cpu_Input_Timer_component_configuration.pl  --do_build_sim=0  ]
Info: Input_Timer: Done RTL generation for module 'cpu_Input_Timer'
Info: Input_Timer: "cpu" instantiated altera_avalon_timer "Input_Timer"
Info: JTAG: Starting RTL generation for module 'cpu_JTAG'
Info: JTAG:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_JTAG --dir=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0091_JTAG_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0091_JTAG_gen//cpu_JTAG_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG: Done RTL generation for module 'cpu_JTAG'
Info: JTAG: "cpu" instantiated altera_avalon_jtag_uart "JTAG"
Info: LED_Hour_Tens: Starting RTL generation for module 'cpu_LED_Hour_Tens'
Info: LED_Hour_Tens:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_LED_Hour_Tens --dir=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0092_LED_Hour_Tens_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0092_LED_Hour_Tens_gen//cpu_LED_Hour_Tens_component_configuration.pl  --do_build_sim=0  ]
Info: LED_Hour_Tens: Done RTL generation for module 'cpu_LED_Hour_Tens'
Info: LED_Hour_Tens: "cpu" instantiated altera_avalon_pio "LED_Hour_Tens"
Info: RAM: Starting RTL generation for module 'cpu_RAM'
Info: RAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cpu_RAM --dir=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0093_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0093_RAM_gen//cpu_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'cpu_RAM'
Info: RAM: "cpu" instantiated altera_avalon_onchip_memory2 "RAM"
Info: timer: Starting RTL generation for module 'cpu_timer'
Info: timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=cpu_timer --dir=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0094_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0094_timer_gen//cpu_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'cpu_timer'
Info: timer: "cpu" instantiated altera_avalon_timer "timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "cpu" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "cpu" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "cpu" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'cpu_CPU_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=cpu_CPU_cpu --dir=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0097_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/caman/AppData/Local/Temp/alt9961_8769603790344673091.dir/0097_cpu_gen//cpu_CPU_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.08.25 20:54:52 (*) Starting Nios II generation
Info: cpu: # 2024.08.25 20:54:52 (*)   Checking for plaintext license.
Info: cpu: # 2024.08.25 20:54:53 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.08.25 20:54:53 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.08.25 20:54:53 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.08.25 20:54:53 (*)   Plaintext license not found.
Info: cpu: # 2024.08.25 20:54:53 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.08.25 20:54:53 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.08.25 20:54:53 (*)   Creating all objects for CPU
Info: cpu: # 2024.08.25 20:54:54 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.08.25 20:54:54 (*)   Creating plain-text RTL
Info: cpu: # 2024.08.25 20:54:54 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'cpu_CPU_cpu'
Info: cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info: CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info: JTAG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_avalon_jtag_slave_translator"
Info: CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info: JTAG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_avalon_jtag_slave_agent"
Info: JTAG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/caman/Documents/Repos/AlarmClock/CPU1/NIOS/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: cpu: Done "cpu" with 32 modules, 45 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
