(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire0, wire1, wire2, wire3);
  output wire [(32'h2ce):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hd):(1'h0)] wire0;
  input wire signed [(5'h13):(1'h0)] wire1;
  input wire signed [(5'h15):(1'h0)] wire2;
  input wire signed [(4'he):(1'h0)] wire3;
  wire signed [(4'h9):(1'h0)] wire77;
  wire [(5'h11):(1'h0)] wire76;
  wire signed [(5'h15):(1'h0)] wire75;
  wire [(5'h11):(1'h0)] wire74;
  wire [(5'h15):(1'h0)] wire73;
  wire [(3'h6):(1'h0)] wire72;
  wire signed [(4'he):(1'h0)] wire60;
  wire signed [(4'hf):(1'h0)] wire4;
  wire signed [(4'hf):(1'h0)] wire5;
  wire [(5'h15):(1'h0)] wire6;
  wire [(5'h12):(1'h0)] wire7;
  wire signed [(4'ha):(1'h0)] wire8;
  wire signed [(5'h14):(1'h0)] wire39;
  wire [(4'he):(1'h0)] wire40;
  wire signed [(3'h6):(1'h0)] wire41;
  wire [(4'hd):(1'h0)] wire58;
  reg [(3'h5):(1'h0)] reg71 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg70 = (1'h0);
  reg [(3'h6):(1'h0)] reg68 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg67 = (1'h0);
  reg [(4'h8):(1'h0)] reg66 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg65 = (1'h0);
  reg [(4'h8):(1'h0)] reg64 = (1'h0);
  reg [(4'ha):(1'h0)] reg63 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg9 = (1'h0);
  reg [(5'h11):(1'h0)] reg12 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg13 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg14 = (1'h0);
  reg [(4'hc):(1'h0)] reg16 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg17 = (1'h0);
  reg [(4'ha):(1'h0)] reg18 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg20 = (1'h0);
  reg [(4'h9):(1'h0)] reg21 = (1'h0);
  reg signed [(4'he):(1'h0)] reg22 = (1'h0);
  reg signed [(4'he):(1'h0)] reg23 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg24 = (1'h0);
  reg [(4'he):(1'h0)] reg25 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg26 = (1'h0);
  reg [(4'hf):(1'h0)] reg27 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg28 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg29 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg30 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg31 = (1'h0);
  reg [(4'h8):(1'h0)] reg32 = (1'h0);
  reg [(4'h8):(1'h0)] reg33 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg34 = (1'h0);
  reg [(5'h14):(1'h0)] reg35 = (1'h0);
  reg [(5'h11):(1'h0)] reg37 = (1'h0);
  reg [(5'h13):(1'h0)] reg38 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg69 = (1'h0);
  reg [(4'h8):(1'h0)] forvar62 = (1'h0);
  reg [(5'h10):(1'h0)] forvar61 = (1'h0);
  reg signed [(4'he):(1'h0)] reg36 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg19 = (1'h0);
  reg [(2'h3):(1'h0)] reg15 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg11 = (1'h0);
  reg [(5'h14):(1'h0)] forvar10 = (1'h0);
  assign y = {wire77,
                 wire76,
                 wire75,
                 wire74,
                 wire73,
                 wire72,
                 wire60,
                 wire4,
                 wire5,
                 wire6,
                 wire7,
                 wire8,
                 wire39,
                 wire40,
                 wire41,
                 wire58,
                 reg71,
                 reg70,
                 reg68,
                 reg67,
                 reg66,
                 reg65,
                 reg64,
                 reg63,
                 reg9,
                 reg12,
                 reg13,
                 reg14,
                 reg16,
                 reg17,
                 reg18,
                 reg20,
                 reg21,
                 reg22,
                 reg23,
                 reg24,
                 reg25,
                 reg26,
                 reg27,
                 reg28,
                 reg29,
                 reg30,
                 reg31,
                 reg32,
                 reg33,
                 reg34,
                 reg35,
                 reg37,
                 reg38,
                 reg69,
                 forvar62,
                 forvar61,
                 reg36,
                 reg19,
                 reg15,
                 reg11,
                 forvar10,
                 (1'h0)};
  assign wire4 = wire1;
  assign wire5 = wire4;
  assign wire6 = "qHkuP";
  assign wire7 = (8'ha0);
  assign wire8 = $signed("Gal6ey4cv");
  always
    @(posedge clk) begin
      reg9 <= wire8;
      for (forvar10 = (1'h0); (forvar10 < (2'h2)); forvar10 = (forvar10 + (1'h1)))
        begin
          reg11 = (~($signed(({wire2, wire1} || "tp")) ?
              $signed(wire8[(4'h9):(3'h4)]) : {reg9}));
          if ($unsigned(((+($unsigned((8'hb0)) ?
                  reg9[(1'h0):(1'h0)] : $unsigned(wire6))) ?
              "0Erf4mTGIzUnlM" : $signed(({wire4} ^~ $signed((8'hb7)))))))
            begin
              reg12 <= $unsigned(((~&($signed(wire8) ?
                      (!wire8) : reg9[(2'h2):(2'h2)])) ?
                  ($signed("BUVZM") ?
                      $unsigned((^~wire7)) : (-reg11[(5'h12):(4'hb)])) : wire0));
              reg13 <= $signed($signed(forvar10));
              reg14 <= ($unsigned((~^$unsigned((-wire6)))) - $signed({reg13}));
              reg15 = $unsigned($unsigned(wire7[(1'h1):(1'h0)]));
              reg16 <= (~(((~&$unsigned(reg9)) ?
                  (~(wire7 ?
                      wire8 : wire3)) : (reg9 || reg12[(4'he):(4'hd)])) + {$signed((~(8'h9e)))}));
            end
          else
            begin
              reg12 <= reg12;
              reg13 <= wire6;
            end
          reg17 <= (("HcEToRSKHRKwH9" ^~ (!$signed(reg12[(2'h2):(2'h2)]))) ?
              wire1[(5'h11):(4'he)] : (~&((~^$signed(wire8)) >> (wire3 - (|reg13)))));
        end
      if (wire2[(3'h6):(1'h0)])
        begin
          if (reg17)
            begin
              reg18 <= reg9;
              reg19 = ((reg12 ? wire6[(2'h2):(1'h1)] : (~wire5)) == (~wire2));
              reg20 <= $unsigned((~^(-(8'hb5))));
              reg21 <= $signed((~(^$signed(reg12))));
              reg22 <= wire0;
            end
          else
            begin
              reg18 <= "RVNLrvIbtv";
              reg20 <= $signed("4N705YVxEvVokLoz");
              reg21 <= ("2O5m" ? "UKLS4uSev9seEXZEh" : (&"vzUawAndv"));
              reg22 <= wire7;
            end
        end
      else
        begin
          reg18 <= $unsigned($signed(reg13));
          reg20 <= ((~|((8'hb7) <= $unsigned(forvar10[(1'h0):(1'h0)]))) && "ItbDuEq");
        end
      reg23 <= wire3[(4'h8):(3'h5)];
    end
  always
    @(posedge clk) begin
      reg24 <= $signed((+"JCutR"));
      if ((~reg12[(3'h6):(2'h2)]))
        begin
          if (reg20[(3'h5):(2'h3)])
            begin
              reg25 <= $unsigned("nS2cdS");
              reg26 <= reg20;
              reg27 <= "2WtvKdrCg2tlR5KhDIfo";
              reg28 <= "0N";
              reg29 <= "84RI2NVzPcU4Tn";
            end
          else
            begin
              reg25 <= $signed(reg29[(3'h5):(3'h5)]);
              reg26 <= {reg12,
                  $signed({$signed(wire2[(4'hd):(4'h8)]),
                      $unsigned(reg14[(2'h2):(1'h1)])})};
              reg27 <= reg14;
              reg28 <= $signed({$unsigned("L9xSi"),
                  ("bBNaWJFe" ? "3apKyCC502Zos" : {reg9})});
            end
          reg30 <= (8'hbe);
          if ((^reg27))
            begin
              reg31 <= reg20;
            end
          else
            begin
              reg31 <= reg26[(3'h7):(3'h6)];
              reg32 <= ((^~$signed(wire3)) ?
                  (&("mzlfScaAZmG" != reg9)) : ("N5SuvDHDBx9CWZxQ5" | ($signed($signed(reg29)) >>> ("ZRD" ?
                      (reg29 ? reg30 : reg14) : $signed((8'ha7))))));
              reg33 <= $signed((wire7[(5'h11):(4'he)] ?
                  (reg31[(1'h0):(1'h0)] ?
                      (8'hb4) : $unsigned("9")) : {("UboA7kDT" ?
                          $signed((8'hb8)) : $signed(reg17))}));
              reg34 <= wire1[(3'h4):(1'h0)];
              reg35 <= reg9;
            end
          reg36 = reg26[(2'h3):(1'h1)];
          reg37 <= reg31[(1'h1):(1'h1)];
        end
      else
        begin
          reg25 <= $signed($signed("XPGe71kNmbHQYB"));
          reg26 <= reg22;
          reg27 <= reg13;
          reg28 <= reg36;
        end
      reg38 <= wire6;
    end
  assign wire39 = (reg16[(4'hc):(3'h6)] ?
                      $signed((wire5 ?
                          $signed("LskVYTm0IqrUE") : reg16[(3'h5):(3'h5)])) : (("b6QzmQZmEVFfOv" ?
                          $unsigned($unsigned(wire3)) : reg14) && ((^~reg31[(1'h1):(1'h0)]) ^ "YhmNB7mD")));
  assign wire40 = ((~reg18) < reg33[(3'h4):(2'h2)]);
  assign wire41 = ({(~reg12[(4'hb):(3'h7)])} ^~ ((reg24 > (~^$unsigned((8'ha4)))) ?
                      $unsigned($signed((^~reg35))) : reg29));
  module42 #() modinst59 (.wire43(wire4), .wire44(reg29), .wire46(wire40), .wire45(wire0), .y(wire58), .clk(clk));
  assign wire60 = wire40[(4'hd):(3'h5)];
  always
    @(posedge clk) begin
      for (forvar61 = (1'h0); (forvar61 < (1'h0)); forvar61 = (forvar61 + (1'h1)))
        begin
          for (forvar62 = (1'h0); (forvar62 < (3'h4)); forvar62 = (forvar62 + (1'h1)))
            begin
              reg63 <= ($signed(wire3[(4'hb):(3'h4)]) ?
                  $unsigned((($unsigned(wire0) >> (-reg38)) >> $signed((8'hb6)))) : $unsigned("m3sYJ7Q5eEQ"));
              reg64 <= (-reg12);
              reg65 <= $unsigned($signed(reg18[(2'h3):(1'h1)]));
              reg66 <= ($signed("FgrtyD") <= (wire40[(2'h3):(1'h1)] ~^ $signed((reg64[(3'h7):(1'h0)] ?
                  $unsigned(reg64) : "266"))));
            end
        end
      reg67 <= ("O7JeUK0DY6yHKLyrHTGa" > ($unsigned(reg29) + "PZOfr4hw8"));
      reg68 <= ((reg27[(3'h6):(3'h4)] ^~ $signed((+(reg67 == reg27)))) || $signed((~|(|(|forvar61)))));
      reg69 = reg32;
      if (($signed(((((8'ha0) ? reg12 : reg35) - reg23) ?
          $signed({reg68,
              reg35}) : wire5[(1'h0):(1'h0)])) ^~ wire39[(4'ha):(2'h2)]))
        begin
          reg70 <= $signed("TUhewE2VgukA");
        end
      else
        begin
          if (($signed({reg23[(4'hc):(4'ha)]}) | reg16[(3'h4):(2'h2)]))
            begin
              reg70 <= (wire58[(1'h1):(1'h0)] + reg9);
              reg71 <= (|{({reg68} ?
                      ($unsigned(wire8) == wire39) : ((!wire39) != (reg31 ?
                          wire2 : (8'hbb))))});
            end
          else
            begin
              reg70 <= (~&$unsigned((-"xRBqoAvLR")));
              reg71 <= (~&(^$unsigned($signed((reg65 - wire2)))));
            end
        end
    end
  assign wire72 = $signed(((~&(~reg71[(1'h0):(1'h0)])) == (~$unsigned(reg35[(3'h4):(1'h0)]))));
  assign wire73 = {reg26,
                      {(("1ovGPohpNtqQJQe" ?
                              (wire0 ?
                                  reg14 : wire3) : $signed(reg14)) + (~^$unsigned(wire7)))}};
  assign wire74 = {{"TCR", reg38[(3'h6):(1'h0)]},
                      {("n2Mnyd45Gg" ? {(!wire39)} : "kfadD5D409QwK")}};
  assign wire75 = (((^($signed(wire40) ?
                      {reg12, wire5} : (~reg66))) ~^ ((~|(wire72 <<< reg31)) ?
                      (-$signed(reg26)) : reg24[(2'h3):(1'h1)])) * $unsigned(reg14[(1'h0):(1'h0)]));
  assign wire76 = (($signed(((wire7 ?
                      reg29 : reg32) >>> $unsigned(reg24))) == (reg68 ?
                      $signed("PlcVe400bRS1xWfJKQp") : (~^(8'haa)))) < $unsigned(wire73));
  assign wire77 = (reg64[(3'h7):(1'h1)] ?
                      (("iO0UbZGVQdeZGUYyy4W1" * wire2) || wire41) : (|(~&(8'h9c))));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module42  (y, clk, wire46, wire45, wire44, wire43);
  output wire [(32'h75):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'he):(1'h0)] wire46;
  input wire [(4'hd):(1'h0)] wire45;
  input wire signed [(4'hf):(1'h0)] wire44;
  input wire [(4'hf):(1'h0)] wire43;
  wire [(3'h7):(1'h0)] wire57;
  wire signed [(4'hf):(1'h0)] wire56;
  wire signed [(3'h6):(1'h0)] wire55;
  wire [(4'hc):(1'h0)] wire54;
  wire [(2'h2):(1'h0)] wire53;
  wire signed [(4'h9):(1'h0)] wire52;
  wire [(4'hc):(1'h0)] wire51;
  wire signed [(5'h15):(1'h0)] wire50;
  wire signed [(4'hc):(1'h0)] wire49;
  wire signed [(5'h11):(1'h0)] wire48;
  wire [(2'h3):(1'h0)] wire47;
  assign y = {wire57,
                 wire56,
                 wire55,
                 wire54,
                 wire53,
                 wire52,
                 wire51,
                 wire50,
                 wire49,
                 wire48,
                 wire47,
                 (1'h0)};
  assign wire47 = wire44[(4'he):(4'ha)];
  assign wire48 = $signed($unsigned(wire44[(4'hf):(4'hd)]));
  assign wire49 = (~"gCZ2hxmNCxSeu");
  assign wire50 = wire47[(1'h0):(1'h0)];
  assign wire51 = wire48;
  assign wire52 = ((&($signed(wire50) ^~ (~|((8'h9f) ^~ wire43)))) ?
                      (^~($unsigned("gRsk") ?
                          {(wire51 ? wire49 : wire51),
                              wire46[(4'ha):(4'h8)]} : {wire44[(4'hf):(2'h3)]})) : wire45);
  assign wire53 = wire48[(1'h0):(1'h0)];
  assign wire54 = (&wire47);
  assign wire55 = wire51;
  assign wire56 = (($unsigned(((-wire50) ?
                          wire46[(4'hd):(1'h1)] : "nGaNVtPTNzdDQ4p")) - ($signed($signed((8'hae))) ?
                          $signed($unsigned(wire51)) : ((8'ha6) ?
                              wire45 : $signed(wire46)))) ?
                      "" : (|$unsigned((-$unsigned(wire51)))));
  assign wire57 = ($unsigned(wire53) ?
                      ($signed("Hk") || $unsigned(wire43[(2'h3):(2'h2)])) : $unsigned($unsigned({(wire47 ?
                              wire51 : wire45)})));
endmodule