subject
lc
ram
upgrade
slow
andrew
geweke
writes
speak
dale
quite
sure
macintosh
uses
full
bit
bit
data
path
full
advantage
running
fast
two
four
pin
simms
would
one
pin
simm
may
longword
accesses
assuming
bit
data
path
get
first
byte
first
simm
second
byte
second
would
mean
longword
memory
actually
split
among
four
simms
one
byte
hand
could
simms
interleaved
word
longword
byte
could
successive
memory
memory
controller
deals
eightbit
data
path
one
suspect
though
interleaved
extent
bits
read
written
would
indicate
bytelevel
interleave
confusing
new
machines
longword
interleave
two
pin
simms
sort
although
seems
sort
idea
get
essential
bit
data
path
ro
excuse
ram
instead
bit
one
yes
cpu
cant
handle
writing
successive
addresses
speeds
something
dale
right
pin
simms
interleaved
bytes
allowing
full
data
bus
common
usenet
particular
clueless
everyone
else
conclusion
drawn
im
trying
figure
kind
memory
configuration
lc
iii
bit
datapath
would
fastest
ideas
thanks
jason
macdonald
jason
scott
macdonald
technology
sufficiently
advanced
indistinguishable
magic
cats
exist
arthur
c
clarke
may
caress
lion
