<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>suoglu.github.io</spirit:vendor>
  <spirit:library>ip</spirit:library>
  <spirit:name>ad1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_BUSIF">S_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_RESET">s_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ext_spi_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_spi_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.EXT_SPI_CLK.ASSOCIATED_BUSIF">SPI</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>SPI</spirit:name>
      <spirit:busType spirit:vendor="suoglu.github.io" spirit:library="interface" spirit:name="dual_spi_miso" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="suoglu.github.io" spirit:library="interface" spirit:name="dual_spi_miso_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCK_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SCK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>MISO1_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>D1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>MISO0_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>D0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SS_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>CS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI.S_AXI_REG.OFFSET_BASE_PARAM">C_S_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI.S_AXI_REG.OFFSET_HIGH_PARAM">C_S_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ad1_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ef3b1c81</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ad1_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ef3b1c81</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a25fa5f1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a24d8bcb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d22b2595</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_spi_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SCK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>D0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>D1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.D1" xilinx:dependency="$DUAL_MODE">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>CS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DUAL_MODE</spirit:name>
        <spirit:displayName>Dual Mode</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DUAL_MODE">true</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>OFFSET_CH0</spirit:name>
        <spirit:displayName>Offset Ch0</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.OFFSET_CH0">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>OFFSET_CH1</spirit:name>
        <spirit:displayName>Offset Ch1</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.OFFSET_CH1">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>OFFSET_STATUS</spirit:name>
        <spirit:displayName>Offset Status</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.OFFSET_STATUS">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>OFFSET_CONFIG</spirit:name>
        <spirit:displayName>Offset Config</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.OFFSET_CONFIG">12</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/ad1_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_ef3b1c81</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/ad1_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/ad1_v1_0/data/ad1.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ad1_v1_0/data/ad1.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ad1_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ad1_v1_0/src/ad1.h</spirit:name>
        <spirit:fileType>cppSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ad1_v1_0/src/ad1.cpp</spirit:name>
        <spirit:fileType>cppSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ad1_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_a24d8bcb</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Analog to Digital Converter, Pmod AD1 (AD7476A)</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ad1_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DUAL_MODE</spirit:name>
      <spirit:displayName>Dual Mode</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.DUAL_MODE">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>OFFSET_CH0</spirit:name>
      <spirit:displayName>ADC 0</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.OFFSET_CH0">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.OFFSET_CH0">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>OFFSET_CH1</spirit:name>
      <spirit:displayName>ADC 1</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.OFFSET_CH1">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.OFFSET_CH1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>OFFSET_STATUS</spirit:name>
      <spirit:displayName>Status</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.OFFSET_STATUS">8</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.OFFSET_STATUS">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>OFFSET_CONFIG</spirit:name>
      <spirit:displayName>Configutations</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.OFFSET_CONFIG">12</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.OFFSET_CONFIG">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">kintexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">virtex7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/ADC</xilinx:taxonomy>
        <xilinx:taxonomy>/AXI_Peripheral</xilinx:taxonomy>
        <xilinx:taxonomy>/Analog</xilinx:taxonomy>
        <xilinx:taxonomy>/Pmod</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AD1</xilinx:displayName>
      <xilinx:autoFamilySupportLevel>level_0</xilinx:autoFamilySupportLevel>
      <xilinx:coreRevision>16</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>user.org:user:ad1:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2021-12-23T21:38:31Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5695cc39_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cf1b310_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44828fc4_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@272feab8_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ff0d318_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22547764_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49198caa_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39b0f1eb_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ffbf2e7_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34d468be_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4dd2c828_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d086021_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61b6144f_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ba0a8f4_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b1d4cf9_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ddcb199_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@392fe249_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f953220_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ea25ebc_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d176608_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ba4dd81_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35759c20_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37217110_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75d17310_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a8ac5b_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47e4ab21_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@213768d7_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a4254e2_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fb4e192_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f8b94f9_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@317b3307_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27a2a75c_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56639b72_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6689acb1_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ae43195_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ea82e6f_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68d6a42a_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4108acec_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74a639c_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61e9cd9c_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fa02cc_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f4fc89f_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72abd773_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6305546c_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c64b236_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c49c3d3_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26e79d63_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a7a2612_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50e6f2ff_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ec027a4_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25bc76e9_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56532785_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ec3e53f_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a7cb659_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75045f8f_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43cacaaf_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39a8fdc2_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@302320f1_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@465d4d8f_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3dff9b23_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52fd04cc_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55ac467d_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fa952c8_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ad8e5b6_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5962318_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@206f0a3d_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47ad9200_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3477b841_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bdd975d_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63338435_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ce5c8ad_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f866d6b_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22329d85_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1810c96a_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4110c97b_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f74acc6_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1571328_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a6c59e5_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ec4c302_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19368e09_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25daa3d7_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9e1f724_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4873c748_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d4e676e_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@367d14d8_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fc1fd55_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ea8eab7_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36ac8d33_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fd16a09_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a735045_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54c9c7c5_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@128bd4b3_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6dd35cef_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4dc09f07_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@756acf22_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b84b545_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32e33e94_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49529b6e_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f57e3a6_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cfb7a_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10d250be_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59053518_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3372646c_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46d24051_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2375bf4c_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bbca6f4_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@404a0503_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7276aab6_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58caf592_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40de6ef3_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c4f869_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@361e9cf2_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5556ee03_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@441521bd_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@97e0f84_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7097b99e_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@95512d2_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b67a280_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29fbd40a_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6774f1f6_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d0beedc_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b163f58_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19e33e10_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@361deb43_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6804f20c_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d026d00_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c99af1f_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31d6e312_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23f74b52_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@442680e8_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60b3241d_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72ceb87b_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@236bca70_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8e368be_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14608e0a_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71582a42_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14fc69a5_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a52897d_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@536de630_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2868a69b_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b2bb751_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50eb78b4_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69d16756_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5db39ed3_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2127f450_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@420d3fba_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bfa552c_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f67b9aa_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f423a27_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@726456a9_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1730d4e0_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78dc522_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39de5e43_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@528220f4_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@263f54b7_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e0c4e9b_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c56bd58_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5929bfa0_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a6f5ca7_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2228f899_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e3743d_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@be0b6b1_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b9d9f4e_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1074b081_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b3e557e_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12fb30da_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7243fe53_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fb27a47_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ae1f88e_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18d7de7c_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52b11af4_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@542c30f7_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@273948c5_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71e09048_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39460ed4_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71d370e3_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2cfe133a_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61e0bde6_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b4a0d05_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b611c99_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34eac9ae_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c85dd77_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@266d927b_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e7cef35_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64de2fb0_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79ecd2eb_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75fd05d_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f822878_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e9b27e_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cd6f77e_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fdff2c1_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34a85dcb_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a2542cd_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d4c2046_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1691c73e_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/AD1/Sources/ip_repo/ad1_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="71b1b266"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="c30980da"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="61f3aa1e"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="a5643e05"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="85ead368"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="7bf8847c"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
