### SystemVerilog General Syntax
___
#### Data Types

| Type (Two-state)| Description |
| ------ | ----------- |
| bit   |  |
| byte| |
| shortint    | |
| int | |
| longint | |

| Type (Four-state)| Description |
| ------ | ----------- |
| reg| reg [7:0] a_byte; |
| logic| logic [7:0] a_byte; |
| integer| integer i, j, k; |