Info: Generated by version: 24.3 build 212
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/janux/vinitg2/r1bes_v243_m5_hppb_2chan/hardware_test_design/common/mc_top/emif_ip/emif.ip --block-symbol-file --output-directory=/home/janux/vinitg2/r1bes_v243_m5_hppb_2chan/hardware_test_design/common/mc_top/emif_ip/emif --family="Agilex 7" --part=AGIB027R29A1E2VR3
Warning: emif: Used altera_emif_fm 2.7.5 (instead of 2.7.4)
Info: emif.emif.arch: EMIF IP requires EMIF Calibration IP to source its calbus clock and calbus conduit.
Info: emif.emif.arch: PHY and controller running at 2x the frequency of user logic for improved efficiency.
Info: emif.emif.arch: Placement of address/command pins must follow "DDR4 Scheme 2: Component and DIMM".
Info: emif.emif.arch: Interface estimated to require 2 I/O Bank(s) and 3 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: emif.emif.arch: Valid memory frequencies for the current PLL reference clock of 33.33 MHz and user clock rate, in MHz: 1599.84, 1466.52, 1333.2, 1199.88, 1066.56, 933.24, 799.92, 666.6
Info: emif.emif.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/janux/vinitg2/r1bes_v243_m5_hppb_2chan/hardware_test_design/common/mc_top/emif_ip/emif.ip --synthesis=VERILOG --output-directory=/home/janux/vinitg2/r1bes_v243_m5_hppb_2chan/hardware_test_design/common/mc_top/emif_ip/emif --family="Agilex 7" --part=AGIB027R29A1E2VR3
Warning: emif: Used altera_emif_fm 2.7.5 (instead of 2.7.4)
Info: emif.emif.arch: EMIF IP requires EMIF Calibration IP to source its calbus clock and calbus conduit.
Info: emif.emif.arch: PHY and controller running at 2x the frequency of user logic for improved efficiency.
Info: emif.emif.arch: Placement of address/command pins must follow "DDR4 Scheme 2: Component and DIMM".
Info: emif.emif.arch: Interface estimated to require 2 I/O Bank(s) and 3 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: emif.emif.arch: Valid memory frequencies for the current PLL reference clock of 33.33 MHz and user clock rate, in MHz: 1599.84, 1466.52, 1333.2, 1199.88, 1066.56, 933.24, 799.92, 666.6
Info: emif.emif.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: emif: "Transforming system: emif"
Info: emif: "Naming system components in system: emif"
Info: emif: "Processing generation queue"
Info: emif: "Generating: emif"
Info: emif: "Generating: emif_altera_emif_fm_275_6p2yhdi"
Info: emif: "Generating: emif_altera_emif_arch_fm_191_gasyapq"
Info: emif: Done "emif" with 3 modules, 50 files
Info: Finished: Create HDL design files for synthesis
