..
   Copyright (c) 2023 OpenHW Group

   Licensed under the Solderpad Hardware Licence, Version 2.1 (the "License");
   you may not use this file except in compliance with the License.
   You may obtain a copy of the License at

   https://solderpad.org/licenses/SHL-2.1/

   Unless required by applicable law or agreed to in writing, software
   distributed under the License is distributed on an "AS IS" BASIS,
   WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
   See the License for the specific language governing permissions and
   limitations under the License.

   SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1

CORE-V Verification Projects Documentation
==========================================

CORE-V-Verif and Related
------------------------

CORE-V-Verif is the System Verilog/UVM testbench developed by the `OpenHW Group ecosystem <https//openhwgroup.org/>`_ to support the verification of the CORE-V family of open-source cores.



CORE-V Verif Strategy
#####################

`OpenHW Group CORE-V Verification Strategy <https://docs.openhwgroup.org/projects/core-v-verif/en/latest/>`_.
