{
  "Top": "top",
  "RtlTop": "top",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_sdx -optimization_level=none",
      "config_sdx -target=none",
      "config_export -vivado_optimization_level=2"
    ]},
  "Args": {
    "input": {
      "index": "0",
      "type": {
        "kinds": ["pointer"],
        "dataType": "ap_fixed",
        "interfaceRef": "s_axi_control",
        "registerRefs": ["input_V"]
      }
    },
    "outputConv": {
      "index": "1",
      "type": {
        "kinds": ["pointer"],
        "dataType": "ap_fixed",
        "interfaceRef": "s_axi_control",
        "registerRefs": ["outputConv_V"]
      }
    },
    "weight": {
      "index": "2",
      "type": {
        "kinds": ["pointer"],
        "dataType": "ap_fixed",
        "interfaceRef": "s_axi_control",
        "registerRefs": ["weight_V"]
      }
    },
    "bias": {
      "index": "3",
      "type": {
        "kinds": ["pointer"],
        "dataType": "ap_fixed",
        "interfaceRef": "s_axi_control",
        "registerRefs": ["bias_V"]
      }
    },
    "outputPool": {
      "index": "4",
      "type": {
        "kinds": ["pointer"],
        "dataType": "ap_fixed",
        "interfaceRef": "s_axi_control",
        "registerRefs": ["outputPool_V"]
      }
    },
    "weight2": {
      "index": "5",
      "type": {
        "kinds": ["pointer"],
        "dataType": "ap_fixed",
        "interfaceRef": "s_axi_control",
        "registerRefs": ["weight2_V"]
      }
    },
    "bias2": {
      "index": "6",
      "type": {
        "kinds": ["pointer"],
        "dataType": "ap_fixed",
        "interfaceRef": "s_axi_control",
        "registerRefs": ["bias2_V"]
      }
    },
    "outputConv2": {
      "index": "7",
      "type": {
        "kinds": ["pointer"],
        "dataType": "ap_fixed",
        "interfaceRef": "s_axi_control",
        "registerRefs": ["outputConv2_V"]
      }
    },
    "outputPool2": {
      "index": "8",
      "type": {
        "kinds": ["pointer"],
        "dataType": "ap_fixed",
        "interfaceRef": "s_axi_control",
        "registerRefs": ["outputPool2_V"]
      }
    },
    "outputDense": {
      "index": "9",
      "type": {
        "kinds": ["pointer"],
        "dataType": "ap_fixed",
        "interfaceRef": "s_axi_control",
        "registerRefs": ["outputDense_V"]
      }
    },
    "fcWeight": {
      "index": "10",
      "type": {
        "kinds": ["pointer"],
        "dataType": "ap_fixed",
        "interfaceRef": "s_axi_control",
        "registerRefs": ["fcWeight_V"]
      }
    },
    "fcBias": {
      "index": "11",
      "type": {
        "kinds": ["pointer"],
        "dataType": "ap_fixed",
        "interfaceRef": "s_axi_control",
        "registerRefs": ["fcBias_V"]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "423377",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top",
    "Version": "1.0",
    "DisplayName": "Top",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/src\/conv.cpp",
      "..\/src\/dense.cpp",
      "..\/src\/eight.cpp",
      "..\/src\/pool.cpp",
      "..\/src\/testbench.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/conv1.vhd",
      "impl\/vhdl\/conv1_temp_0_V.vhd",
      "impl\/vhdl\/conv2.vhd",
      "impl\/vhdl\/conv2_temp_0_V.vhd",
      "impl\/vhdl\/conv2_temp_2_V.vhd",
      "impl\/vhdl\/dense.vhd",
      "impl\/vhdl\/dense_temp_0_V.vhd",
      "impl\/vhdl\/pool.vhd",
      "impl\/vhdl\/top_control_s_axi.vhd",
      "impl\/vhdl\/top_gmem_m_axi.vhd",
      "impl\/vhdl\/top_mac_muladd_8sfYi.vhd",
      "impl\/vhdl\/top_mul_mul_12ns_dEe.vhd",
      "impl\/vhdl\/top_mul_mul_13ns_eOg.vhd",
      "impl\/vhdl\/top_mux_2832_8_1_1.vhd",
      "impl\/vhdl\/top_urem_9ns_9ns_ibs.vhd",
      "impl\/vhdl\/top_urem_10ns_9nsg8j.vhd",
      "impl\/vhdl\/top_urem_11ns_9nshbi.vhd",
      "impl\/vhdl\/top_urem_12ns_6nscud.vhd",
      "impl\/vhdl\/top_urem_13ns_6nsbkb.vhd",
      "impl\/vhdl\/top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/conv1.v",
      "impl\/verilog\/conv1_temp_0_V.v",
      "impl\/verilog\/conv2.v",
      "impl\/verilog\/conv2_temp_0_V.v",
      "impl\/verilog\/conv2_temp_2_V.v",
      "impl\/verilog\/dense.v",
      "impl\/verilog\/dense_temp_0_V.v",
      "impl\/verilog\/pool.v",
      "impl\/verilog\/top_control_s_axi.v",
      "impl\/verilog\/top_gmem_m_axi.v",
      "impl\/verilog\/top_mac_muladd_8sfYi.v",
      "impl\/verilog\/top_mul_mul_12ns_dEe.v",
      "impl\/verilog\/top_mul_mul_13ns_eOg.v",
      "impl\/verilog\/top_mux_2832_8_1_1.v",
      "impl\/verilog\/top_urem_9ns_9ns_ibs.v",
      "impl\/verilog\/top_urem_10ns_9nsg8j.v",
      "impl\/verilog\/top_urem_11ns_9nshbi.v",
      "impl\/verilog\/top_urem_12ns_6nscud.v",
      "impl\/verilog\/top_urem_13ns_6nsbkb.v",
      "impl\/verilog\/top.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/top_v1_0\/data\/top.mdd",
      "impl\/misc\/drivers\/top_v1_0\/data\/top.tcl",
      "impl\/misc\/drivers\/top_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/top_v1_0\/src\/xtop.c",
      "impl\/misc\/drivers\/top_v1_0\/src\/xtop.h",
      "impl\/misc\/drivers\/top_v1_0\/src\/xtop_hw.h",
      "impl\/misc\/drivers\/top_v1_0\/src\/xtop_linux.c",
      "impl\/misc\/drivers\/top_v1_0\/src\/xtop_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "D:\/CNN2.0\/hls\/cnn\/solution1\/.autopilot\/db\/top.design.xml",
    "DebugDir": "D:\/CNN2.0\/hls\/cnn\/solution1\/.debug",
    "ProtoInst": ["D:\/CNN2.0\/hls\/cnn\/solution1\/.debug\/top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_control m_axi_gmem",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "control",
      "bundle_role": "interrupt"
    },
    "m_axi_gmem": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_gmem",
      "data_width": "32",
      "param_prefix": "C_M_AXI_GMEM",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "real fixed signed 3",
          "Width": "8"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "real fixed signed 3",
          "Width": "8"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "offset_slave_name": "s_axi_control",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "s_axi_control": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_control",
      "param_prefix": "C_S_AXI_CONTROL",
      "addr_bits": "7",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "input_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of input_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of input_V"
            }]
        },
        {
          "offset": "0x18",
          "name": "outputConv_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of outputConv_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "outputConv_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of outputConv_V"
            }]
        },
        {
          "offset": "0x20",
          "name": "weight_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of weight_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weight_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of weight_V"
            }]
        },
        {
          "offset": "0x28",
          "name": "bias_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of bias_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bias_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of bias_V"
            }]
        },
        {
          "offset": "0x30",
          "name": "outputPool_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of outputPool_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "outputPool_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of outputPool_V"
            }]
        },
        {
          "offset": "0x38",
          "name": "weight2_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of weight2_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weight2_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of weight2_V"
            }]
        },
        {
          "offset": "0x40",
          "name": "bias2_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of bias2_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bias2_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of bias2_V"
            }]
        },
        {
          "offset": "0x48",
          "name": "outputConv2_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of outputConv2_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "outputConv2_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of outputConv2_V"
            }]
        },
        {
          "offset": "0x50",
          "name": "outputPool2_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of outputPool2_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "outputPool2_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of outputPool2_V"
            }]
        },
        {
          "offset": "0x58",
          "name": "outputDense_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of outputDense_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "outputDense_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of outputDense_V"
            }]
        },
        {
          "offset": "0x60",
          "name": "fcWeight_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of fcWeight_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "fcWeight_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of fcWeight_V"
            }]
        },
        {
          "offset": "0x68",
          "name": "fcBias_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of fcBias_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "fcBias_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of fcBias_V"
            }]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "7",
        "AWADDR": "7",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top",
      "Instances": [
        {
          "ModuleName": "conv2",
          "InstanceName": "grp_conv2_fu_188"
        },
        {
          "ModuleName": "conv1",
          "InstanceName": "grp_conv1_fu_198"
        },
        {
          "ModuleName": "dense",
          "InstanceName": "grp_dense_fu_208"
        },
        {
          "ModuleName": "pool",
          "InstanceName": "grp_pool_fu_218"
        }
      ]
    },
    "Info": {
      "conv1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pool": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "conv1": {
        "Latency": {
          "LatencyBest": "65107",
          "LatencyAvg": "65107",
          "LatencyWorst": "65107",
          "PipelineII": "65107",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "11.169"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "784",
            "Latency": "2352",
            "PipelineII": "",
            "PipelineDepth": "3"
          },
          {
            "Name": "Loop 2",
            "TripCount": "6272",
            "Latency": "62746",
            "PipelineII": "10",
            "PipelineDepth": "37"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "18",
          "FF": "6657",
          "LUT": "8573",
          "URAM": "0"
        }
      },
      "pool": {
        "Latency": {
          "LatencyBest": "17769",
          "LatencyAvg": "",
          "LatencyWorst": "141601",
          "PipelineIIMin": "17769",
          "PipelineIIMax": "141601",
          "PipelineII": "17769 ~ 141601",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "17768",
            "LatencyMax": "141600",
            "Latency": "17768 ~ 141600",
            "PipelineII": "",
            "PipelineDepthMin": "2221",
            "PipelineDepthMax": "8850",
            "PipelineDepth": "2221 ~ 8850",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "LatencyMin": "2219",
                "LatencyMax": "8848",
                "Latency": "2219 ~ 8848",
                "PipelineII": "",
                "PipelineDepthMin": "317",
                "PipelineDepthMax": "632",
                "PipelineDepth": "317 ~ 632",
                "Loops": [{
                    "Name": "Loop 1.1.1",
                    "TripCount": "",
                    "LatencyMin": "315",
                    "LatencyMax": "630",
                    "Latency": "315 ~ 630",
                    "PipelineII": "",
                    "PipelineDepth": "45"
                  }]
              }]
          }],
        "Area": {
          "DSP48E": "0",
          "FF": "630",
          "LUT": "1164",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "conv2": {
        "Latency": {
          "LatencyBest": "241502",
          "LatencyAvg": "247774",
          "LatencyWorst": "247774",
          "PipelineIIMin": "241502",
          "PipelineIIMax": "247774",
          "PipelineII": "241502 ~ 247774",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "10.693"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "6272",
            "LatencyMin": "12544",
            "LatencyMax": "18816",
            "Latency": "12544 ~ 18816",
            "PipelineII": "",
            "PipelineDepthMin": "2",
            "PipelineDepthMax": "3",
            "PipelineDepth": "2 ~ 3"
          },
          {
            "Name": "Loop 2",
            "TripCount": "3136",
            "Latency": "228949",
            "PipelineII": "73",
            "PipelineDepth": "95"
          }
        ],
        "Area": {
          "BRAM_18K": "8",
          "DSP48E": "72",
          "FF": "26565",
          "LUT": "27234",
          "URAM": "0"
        }
      },
      "dense": {
        "Latency": {
          "LatencyBest": "81220",
          "LatencyAvg": "81220",
          "LatencyWorst": "81220",
          "PipelineII": "81220",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "784",
            "Latency": "2352",
            "PipelineII": "",
            "PipelineDepth": "3"
          },
          {
            "Name": "Loop 2",
            "TripCount": "10",
            "Latency": "78860",
            "PipelineII": "",
            "PipelineDepth": "7886",
            "Loops": [{
                "Name": "Loop 2.1",
                "TripCount": "28",
                "Latency": "7868",
                "PipelineII": "",
                "PipelineDepth": "281"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "28",
          "FF": "3192",
          "LUT": "5188",
          "URAM": "0"
        }
      },
      "top": {
        "Latency": {
          "LatencyBest": "423377",
          "LatencyAvg": "",
          "LatencyWorst": "677313",
          "PipelineIIMin": "423378",
          "PipelineIIMax": "677314",
          "PipelineII": "423378 ~ 677314",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "11.169"
        },
        "Area": {
          "BRAM_18K": "10",
          "DSP48E": "118",
          "FF": "38483",
          "LUT": "44659",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "top",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-07-09 15:09:31 +0500",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
