#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001d18c63eb10 .scope module, "test_bench" "test_bench" 2 1;
 .timescale 0 0;
v000001d18c6b2a10_0 .var "clock", 0 0;
S_000001d18c63eca0 .scope module, "boot" "start" 2 4, 3 1 0, S_000001d18c63eb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
P_000001d18c64a0c0 .param/l "A_in" 0 3 8, +C4<00000000000000000000000000001010>;
P_000001d18c64a0f8 .param/l "A_out" 0 3 9, +C4<00000000000000000000000000001110>;
P_000001d18c64a130 .param/l "B_in" 0 3 8, +C4<00000000000000000000000000001011>;
P_000001d18c64a168 .param/l "B_out" 0 3 9, +C4<00000000000000000000000000001111>;
P_000001d18c64a1a0 .param/l "C_in" 0 3 8, +C4<00000000000000000000000000001100>;
P_000001d18c64a1d8 .param/l "C_out" 0 3 9, +C4<00000000000000000000000000010000>;
P_000001d18c64a210 .param/l "D_in" 0 3 8, +C4<00000000000000000000000000001101>;
P_000001d18c64a248 .param/l "D_out" 0 3 9, +C4<00000000000000000000000000010001>;
P_000001d18c64a280 .param/l "IR_in" 0 3 9, +C4<00000000000000000000000000010100>;
P_000001d18c64a2b8 .param/l "IR_out" 0 3 9, +C4<00000000000000000000000000010101>;
P_000001d18c64a2f0 .param/l "MAR_in" 0 3 9, +C4<00000000000000000000000000010010>;
P_000001d18c64a328 .param/l "MBR_out" 0 3 9, +C4<00000000000000000000000000010011>;
P_000001d18c64a360 .param/l "N" 0 3 4, +C4<00000000000000000000000000000111>;
P_000001d18c64a398 .param/l "SZ" 0 3 4, +C4<00000000000000000000000000011011>;
P_000001d18c64a3d0 .param/l "WMFC" 0 3 7, +C4<00000000000000000000000000001000>;
P_000001d18c64a408 .param/l "add" 0 3 6, +C4<00000000000000000000000000000000>;
P_000001d18c64a440 .param/l "andd" 0 3 6, +C4<00000000000000000000000000000100>;
P_000001d18c64a478 .param/l "comp" 0 3 6, +C4<00000000000000000000000000000001>;
P_000001d18c64a4b0 .param/l "dec_addr_out" 0 3 9, +C4<00000000000000000000000000011000>;
P_000001d18c64a4e8 .param/l "dec_data_out" 0 3 9, +C4<00000000000000000000000000010111>;
P_000001d18c64a520 .param/l "endd" 0 3 9, +C4<000000000000000000000000000011010>;
P_000001d18c64a558 .param/l "increment" 0 3 7, +C4<00000000000000000000000000000111>;
P_000001d18c64a590 .param/l "orr" 0 3 6, +C4<00000000000000000000000000000101>;
P_000001d18c64a5c8 .param/l "pN" 0 3 4, +C4<00000000000000000000000010000000>;
P_000001d18c64a600 .param/l "pc_out" 0 3 7, +C4<00000000000000000000000000000110>;
P_000001d18c64a638 .param/l "rnw" 0 3 7, +C4<00000000000000000000000000001001>;
P_000001d18c64a670 .param/l "select_decoder" 0 3 9, +C4<00000000000000000000000000010110>;
P_000001d18c64a6a8 .param/l "sub" 0 3 6, +C4<00000000000000000000000000000010>;
P_000001d18c64a6e0 .param/l "sz" 0 3 4, +C4<00000000000000000000000000010101>;
P_000001d18c64a718 .param/l "xorr" 0 3 6, +C4<00000000000000000000000000000011>;
P_000001d18c64a750 .param/l "z_out" 0 3 9, +C4<00000000000000000000000000011001>;
v000001d18c6b2150_0 .net "CS_bus", 26 0, L_000001d18c701f20;  1 drivers
v000001d18c6b1a70_0 .net "MFC", 0 0, L_000001d18c6ffbc0;  1 drivers
RS_000001d18c64a7f8 .resolv tri, L_000001d18c6b2970, L_000001d18c6b5360, L_000001d18c701ac0, L_000001d18c7003a0, L_000001d18c700940, L_000001d18c7026a0, L_000001d18c701480, L_000001d18c700a80, L_000001d18c701d40, L_000001d18c6ffdf0;
v000001d18c6b1bb0_0 .net8 "bus", 7 0, RS_000001d18c64a7f8;  10 drivers
v000001d18c6b1c50_0 .net "clk", 0 0, v000001d18c6b2a10_0;  1 drivers
o000001d18c64d768 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001d18c6b1e30_0 .net "ins", 7 0, o000001d18c64d768;  0 drivers
v000001d18c6b21f0_0 .net "out_A", 7 0, L_000001d18c6ffd10;  1 drivers
v000001d18c6b25b0_0 .net "out_IR", 7 0, L_000001d18c6ff6f0;  1 drivers
v000001d18c6b2650_0 .net "out_MAR", 7 0, L_000001d18c6ffca0;  1 drivers
v000001d18c6b2830_0 .net "out_MBR", 7 0, L_000001d18c6ff290;  1 drivers
v000001d18c6b28d0_0 .net "out_ram", 7 0, L_000001d18c6ff370;  1 drivers
L_000001d18c6b57c0 .part L_000001d18c701f20, 7, 1;
L_000001d18c6b6440 .part L_000001d18c701f20, 6, 1;
L_000001d18c701a20 .part L_000001d18c701f20, 18, 1;
L_000001d18c7008a0 .part L_000001d18c701f20, 19, 1;
L_000001d18c701520 .part L_000001d18c701f20, 20, 1;
L_000001d18c7010c0 .part L_000001d18c701f20, 21, 1;
L_000001d18c700f80 .part L_000001d18c701f20, 8, 1;
L_000001d18c700120 .part L_000001d18c701f20, 9, 1;
L_000001d18c701840 .part L_000001d18c701f20, 10, 1;
L_000001d18c7027e0 .part L_000001d18c701f20, 14, 1;
L_000001d18c701b60 .part L_000001d18c701f20, 11, 1;
L_000001d18c7004e0 .part L_000001d18c701f20, 15, 1;
L_000001d18c702740 .part L_000001d18c701f20, 12, 1;
L_000001d18c701ca0 .part L_000001d18c701f20, 16, 1;
L_000001d18c7006c0 .part L_000001d18c701f20, 13, 1;
L_000001d18c701660 .part L_000001d18c701f20, 17, 1;
S_000001d18c63ee30 .scope module, "A" "register_2" 3 25, 4 1 0, S_000001d18c63eca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
    .port_info 5 /OUTPUT 8 "value";
L_000001d18c6ffd10 .functor BUFZ 8, v000001d18c640530_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001d18c640490_0 .net "CLK", 0 0, v000001d18c6b2a10_0;  alias, 1 drivers
o000001d18c64a7c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000001d18c6414d0_0 name=_ivl_0
v000001d18c641930_0 .net8 "ibus", 7 0, RS_000001d18c64a7f8;  alias, 10 drivers
v000001d18c6417f0_0 .net8 "obus", 7 0, RS_000001d18c64a7f8;  alias, 10 drivers
v000001d18c641ed0_0 .net "r_in", 0 0, L_000001d18c701840;  1 drivers
v000001d18c6400d0_0 .net "r_out", 0 0, L_000001d18c7027e0;  1 drivers
v000001d18c640530_0 .var "val_out", 7 0;
v000001d18c641750_0 .net "value", 7 0, L_000001d18c6ffd10;  alias, 1 drivers
E_000001d18c61f190 .event posedge, v000001d18c640490_0;
L_000001d18c700940 .functor MUXZ 8, o000001d18c64a7c8, v000001d18c640530_0, L_000001d18c7027e0, C4<>;
S_000001d18c5e52d0 .scope module, "B" "register" 3 26, 5 1 0, S_000001d18c63eca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
v000001d18c640850_0 .net "CLK", 0 0, v000001d18c6b2a10_0;  alias, 1 drivers
o000001d18c64aa08 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000001d18c6405d0_0 name=_ivl_0
v000001d18c641c50_0 .net8 "ibus", 7 0, RS_000001d18c64a7f8;  alias, 10 drivers
v000001d18c641610_0 .net8 "obus", 7 0, RS_000001d18c64a7f8;  alias, 10 drivers
v000001d18c641cf0_0 .net "r_in", 0 0, L_000001d18c701b60;  1 drivers
v000001d18c6408f0_0 .net "r_out", 0 0, L_000001d18c7004e0;  1 drivers
v000001d18c641d90_0 .var "val_out", 7 0;
L_000001d18c7026a0 .functor MUXZ 8, o000001d18c64aa08, v000001d18c641d90_0, L_000001d18c7004e0, C4<>;
S_000001d18c5e5460 .scope module, "C" "register" 3 27, 5 1 0, S_000001d18c63eca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
v000001d18c641f70_0 .net "CLK", 0 0, v000001d18c6b2a10_0;  alias, 1 drivers
o000001d18c64abb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000001d18c6416b0_0 name=_ivl_0
v000001d18c641570_0 .net8 "ibus", 7 0, RS_000001d18c64a7f8;  alias, 10 drivers
v000001d18c6419d0_0 .net8 "obus", 7 0, RS_000001d18c64a7f8;  alias, 10 drivers
v000001d18c640ad0_0 .net "r_in", 0 0, L_000001d18c702740;  1 drivers
v000001d18c641e30_0 .net "r_out", 0 0, L_000001d18c701ca0;  1 drivers
v000001d18c640b70_0 .var "val_out", 7 0;
L_000001d18c701480 .functor MUXZ 8, o000001d18c64abb8, v000001d18c640b70_0, L_000001d18c701ca0, C4<>;
S_000001d18c5e55f0 .scope module, "D" "register" 3 28, 5 1 0, S_000001d18c63eca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
v000001d18c640d50_0 .net "CLK", 0 0, v000001d18c6b2a10_0;  alias, 1 drivers
o000001d18c64ad68 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000001d18c640df0_0 name=_ivl_0
v000001d18c62ee00_0 .net8 "ibus", 7 0, RS_000001d18c64a7f8;  alias, 10 drivers
v000001d18c62f1c0_0 .net8 "obus", 7 0, RS_000001d18c64a7f8;  alias, 10 drivers
v000001d18c62d820_0 .net "r_in", 0 0, L_000001d18c7006c0;  1 drivers
v000001d18c62dbe0_0 .net "r_out", 0 0, L_000001d18c701660;  1 drivers
v000001d18c62db40_0 .var "val_out", 7 0;
L_000001d18c700a80 .functor MUXZ 8, o000001d18c64ad68, v000001d18c62db40_0, L_000001d18c701660, C4<>;
S_000001d18c59df70 .scope module, "IR" "register_2" 3 22, 4 1 0, S_000001d18c63eca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
    .port_info 5 /OUTPUT 8 "value";
L_000001d18c6ff6f0 .functor BUFZ 8, v000001d18c62eb80_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001d18c62e720_0 .net "CLK", 0 0, v000001d18c6b2a10_0;  alias, 1 drivers
o000001d18c64af18 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000001d18c62de60_0 name=_ivl_0
v000001d18c62e400_0 .net8 "ibus", 7 0, RS_000001d18c64a7f8;  alias, 10 drivers
v000001d18c62e860_0 .net8 "obus", 7 0, RS_000001d18c64a7f8;  alias, 10 drivers
v000001d18c62e900_0 .net "r_in", 0 0, L_000001d18c701520;  1 drivers
v000001d18c62e9a0_0 .net "r_out", 0 0, L_000001d18c7010c0;  1 drivers
v000001d18c62eb80_0 .var "val_out", 7 0;
v000001d18c62ec20_0 .net "value", 7 0, L_000001d18c6ff6f0;  alias, 1 drivers
L_000001d18c7003a0 .functor MUXZ 8, o000001d18c64af18, v000001d18c62eb80_0, L_000001d18c7010c0, C4<>;
S_000001d18c59e100 .scope module, "MAR" "register_2" 3 20, 4 1 0, S_000001d18c63eca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
    .port_info 5 /OUTPUT 8 "value";
L_000001d18c6ffca0 .functor BUFZ 8, v000001d18c5a0c40_0, C4<00000000>, C4<00000000>, C4<00000000>;
o000001d18c64b128 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_000001d18c6ffdf0 .functor BUFT 8, o000001d18c64b128, C4<00000000>, C4<00000000>, C4<00000000>;
v000001d18c62f300_0 .net "CLK", 0 0, v000001d18c6b2a10_0;  alias, 1 drivers
; Elide local net with no drivers, v000001d18c62f3a0_0 name=_ivl_0
v000001d18c603600_0 .net8 "ibus", 7 0, RS_000001d18c64a7f8;  alias, 10 drivers
v000001d18c603ba0_0 .net8 "obus", 7 0, RS_000001d18c64a7f8;  alias, 10 drivers
v000001d18c6040a0_0 .net "r_in", 0 0, L_000001d18c701a20;  1 drivers
L_000001d18c6b72d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d18c604140_0 .net "r_out", 0 0, L_000001d18c6b72d8;  1 drivers
v000001d18c5a0c40_0 .var "val_out", 7 0;
v000001d18c5a1140_0 .net "value", 7 0, L_000001d18c6ffca0;  alias, 1 drivers
S_000001d18c59e290 .scope module, "MBR" "register_2" 3 21, 4 1 0, S_000001d18c63eca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
    .port_info 5 /OUTPUT 8 "value";
L_000001d18c6ff290 .functor BUFZ 8, v000001d18c6ab470_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001d18c6ab3d0_0 .net "CLK", 0 0, v000001d18c6b2a10_0;  alias, 1 drivers
o000001d18c64b338 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000001d18c6abbf0_0 name=_ivl_0
v000001d18c6ab830_0 .net "ibus", 7 0, L_000001d18c6ff370;  alias, 1 drivers
v000001d18c6abe70_0 .net8 "obus", 7 0, RS_000001d18c64a7f8;  alias, 10 drivers
L_000001d18c6b7320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001d18c6ab290_0 .net "r_in", 0 0, L_000001d18c6b7320;  1 drivers
v000001d18c6abf10_0 .net "r_out", 0 0, L_000001d18c7008a0;  1 drivers
v000001d18c6ab470_0 .var "val_out", 7 0;
v000001d18c6ab010_0 .net "value", 7 0, L_000001d18c6ff290;  alias, 1 drivers
L_000001d18c701ac0 .functor MUXZ 8, o000001d18c64b338, v000001d18c6ab470_0, L_000001d18c7008a0, C4<>;
S_000001d18c5d9030 .scope module, "RAM" "ram" 3 23, 6 1 0, S_000001d18c63eca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 8 "MAR";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "bus";
    .port_info 4 /INPUT 1 "rnw";
    .port_info 5 /OUTPUT 8 "MBR";
    .port_info 6 /OUTPUT 1 "MFC";
L_000001d18c6ffbc0 .functor BUFZ 1, v000001d18c6abdd0_0, C4<0>, C4<0>, C4<0>;
L_000001d18c6ff370 .functor BUFZ 8, v000001d18c6aa430_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001d18c6abb50_0 .net "CLK", 0 0, v000001d18c6b2a10_0;  alias, 1 drivers
v000001d18c6aa070_0 .net "MAR", 7 0, L_000001d18c6ffca0;  alias, 1 drivers
v000001d18c6ab330_0 .net "MBR", 7 0, L_000001d18c6ff370;  alias, 1 drivers
v000001d18c6aa6b0_0 .net "MFC", 0 0, L_000001d18c6ffbc0;  alias, 1 drivers
v000001d18c6ab510_0 .net8 "bus", 7 0, RS_000001d18c64a7f8;  alias, 10 drivers
v000001d18c6aa430_0 .var "data_out", 7 0;
v000001d18c6aabb0_0 .net "enable", 0 0, L_000001d18c700f80;  1 drivers
v000001d18c6aa1b0 .array "memo", 0 255, 7 0;
v000001d18c6aba10_0 .net "rnw", 0 0, L_000001d18c700120;  1 drivers
v000001d18c6abdd0_0 .var "tmp", 0 0;
E_000001d18c61e590 .event negedge, v000001d18c6aabb0_0;
E_000001d18c61e610 .event posedge, v000001d18c6aabb0_0;
S_000001d18c5d91c0 .scope module, "alu" "ALU" 3 30, 7 1 0, S_000001d18c63eca0;
 .timescale 0 0;
    .port_info 0 /INPUT 27 "CS_bus";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "acc";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
P_000001d18c5954b0 .param/l "SZ" 0 7 1, +C4<00000000000000000000000000011011>;
P_000001d18c5954e8 .param/l "add" 0 7 8, +C4<00000000000000000000000000000000>;
P_000001d18c595520 .param/l "andd" 0 7 8, +C4<00000000000000000000000000000100>;
P_000001d18c595558 .param/l "comp" 0 7 8, +C4<00000000000000000000000000000001>;
P_000001d18c595590 .param/l "orr" 0 7 8, +C4<00000000000000000000000000000101>;
P_000001d18c5955c8 .param/l "sub" 0 7 8, +C4<00000000000000000000000000000010>;
P_000001d18c595600 .param/l "xorr" 0 7 8, +C4<00000000000000000000000000000011>;
P_000001d18c595638 .param/l "z_out" 0 7 8, +C4<00000000000000000000000000011001>;
L_000001d18c6ff7d0 .functor XOR 8, L_000001d18c6ffd10, RS_000001d18c64a7f8, C4<00000000>, C4<00000000>;
L_000001d18c6ffd80 .functor AND 8, L_000001d18c6ffd10, RS_000001d18c64a7f8, C4<11111111>, C4<11111111>;
L_000001d18c6ffa00 .functor OR 8, L_000001d18c6ffd10, RS_000001d18c64a7f8, C4<00000000>, C4<00000000>;
L_000001d18c6ff140 .functor OR 1, L_000001d18c700580, L_000001d18c702060, C4<0>, C4<0>;
L_000001d18c6ff4c0 .functor OR 1, L_000001d18c6ff140, L_000001d18c7021a0, C4<0>, C4<0>;
L_000001d18c6ffa70 .functor OR 1, L_000001d18c6ff4c0, L_000001d18c700bc0, C4<0>, C4<0>;
L_000001d18c6ffae0 .functor OR 1, L_000001d18c6ffa70, L_000001d18c7024c0, C4<0>, C4<0>;
L_000001d18c6ff3e0 .functor OR 1, L_000001d18c6ffae0, L_000001d18c702240, C4<0>, C4<0>;
v000001d18c6abc90_0 .net "CLK", 0 0, v000001d18c6b2a10_0;  alias, 1 drivers
v000001d18c6aa390_0 .net "CS_bus", 26 0, L_000001d18c701f20;  alias, 1 drivers
v000001d18c6ab650_0 .net *"_ivl_11", 0 0, L_000001d18c7001c0;  1 drivers
v000001d18c6abd30_0 .net *"_ivl_12", 7 0, L_000001d18c6ff7d0;  1 drivers
v000001d18c6aaf70_0 .net *"_ivl_15", 0 0, L_000001d18c702100;  1 drivers
v000001d18c6aa890_0 .net *"_ivl_16", 7 0, L_000001d18c6ffd80;  1 drivers
v000001d18c6ab8d0_0 .net *"_ivl_19", 0 0, L_000001d18c701e80;  1 drivers
v000001d18c6aa110_0 .net *"_ivl_20", 7 0, L_000001d18c6ffa00;  1 drivers
L_000001d18c6b7368 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001d18c6aaed0_0 .net/2u *"_ivl_22", 7 0, L_000001d18c6b7368;  1 drivers
v000001d18c6aa570_0 .net *"_ivl_24", 7 0, L_000001d18c700800;  1 drivers
v000001d18c6ab6f0_0 .net *"_ivl_26", 7 0, L_000001d18c700260;  1 drivers
v000001d18c6ab0b0_0 .net *"_ivl_28", 7 0, L_000001d18c701fc0;  1 drivers
v000001d18c6aa610_0 .net *"_ivl_3", 0 0, L_000001d18c7012a0;  1 drivers
v000001d18c6aa930_0 .net *"_ivl_30", 7 0, L_000001d18c700760;  1 drivers
v000001d18c6aac50_0 .net *"_ivl_35", 0 0, L_000001d18c700580;  1 drivers
v000001d18c6ab150_0 .net *"_ivl_37", 0 0, L_000001d18c702060;  1 drivers
v000001d18c6ab790_0 .net *"_ivl_38", 0 0, L_000001d18c6ff140;  1 drivers
v000001d18c6aa750_0 .net *"_ivl_4", 7 0, L_000001d18c7017a0;  1 drivers
v000001d18c6aa7f0_0 .net *"_ivl_41", 0 0, L_000001d18c7021a0;  1 drivers
v000001d18c6aaa70_0 .net *"_ivl_42", 0 0, L_000001d18c6ff4c0;  1 drivers
v000001d18c6ab970_0 .net *"_ivl_45", 0 0, L_000001d18c700bc0;  1 drivers
v000001d18c6aad90_0 .net *"_ivl_46", 0 0, L_000001d18c6ffa70;  1 drivers
v000001d18c6ab1f0_0 .net *"_ivl_49", 0 0, L_000001d18c7024c0;  1 drivers
v000001d18c6aae30_0 .net *"_ivl_50", 0 0, L_000001d18c6ffae0;  1 drivers
v000001d18c6abab0_0 .net *"_ivl_53", 0 0, L_000001d18c702240;  1 drivers
v000001d18c6ac620_0 .net *"_ivl_7", 0 0, L_000001d18c7009e0;  1 drivers
v000001d18c6acee0_0 .net *"_ivl_8", 7 0, L_000001d18c7018e0;  1 drivers
v000001d18c6adc00_0 .net "acc", 7 0, L_000001d18c6ffd10;  alias, 1 drivers
v000001d18c6ac580_0 .net "enable", 0 0, L_000001d18c6ff3e0;  1 drivers
v000001d18c6ada20_0 .net8 "ibus", 7 0, RS_000001d18c64a7f8;  alias, 10 drivers
v000001d18c6ade80_0 .net8 "obus", 7 0, RS_000001d18c64a7f8;  alias, 10 drivers
v000001d18c6ad160_0 .net "z_val", 7 0, L_000001d18c700b20;  1 drivers
L_000001d18c701020 .part L_000001d18c701f20, 25, 1;
L_000001d18c7012a0 .part L_000001d18c701f20, 0, 1;
L_000001d18c7017a0 .arith/sum 8, L_000001d18c6ffd10, RS_000001d18c64a7f8;
L_000001d18c7009e0 .part L_000001d18c701f20, 2, 1;
L_000001d18c7018e0 .arith/sub 8, L_000001d18c6ffd10, RS_000001d18c64a7f8;
L_000001d18c7001c0 .part L_000001d18c701f20, 3, 1;
L_000001d18c702100 .part L_000001d18c701f20, 4, 1;
L_000001d18c701e80 .part L_000001d18c701f20, 5, 1;
L_000001d18c700800 .functor MUXZ 8, L_000001d18c6b7368, L_000001d18c6ffa00, L_000001d18c701e80, C4<>;
L_000001d18c700260 .functor MUXZ 8, L_000001d18c700800, L_000001d18c6ffd80, L_000001d18c702100, C4<>;
L_000001d18c701fc0 .functor MUXZ 8, L_000001d18c700260, L_000001d18c6ff7d0, L_000001d18c7001c0, C4<>;
L_000001d18c700760 .functor MUXZ 8, L_000001d18c701fc0, L_000001d18c7018e0, L_000001d18c7009e0, C4<>;
L_000001d18c700b20 .functor MUXZ 8, L_000001d18c700760, L_000001d18c7017a0, L_000001d18c7012a0, C4<>;
L_000001d18c700580 .part L_000001d18c701f20, 0, 1;
L_000001d18c702060 .part L_000001d18c701f20, 1, 1;
L_000001d18c7021a0 .part L_000001d18c701f20, 2, 1;
L_000001d18c700bc0 .part L_000001d18c701f20, 3, 1;
L_000001d18c7024c0 .part L_000001d18c701f20, 5, 1;
L_000001d18c702240 .part L_000001d18c701f20, 4, 1;
S_000001d18c5d9350 .scope module, "Z" "register" 7 12, 5 1 0, S_000001d18c5d91c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
v000001d18c6aacf0_0 .net "CLK", 0 0, v000001d18c6b2a10_0;  alias, 1 drivers
o000001d18c64b7b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000001d18c6aa250_0 name=_ivl_0
v000001d18c6aa4d0_0 .net "ibus", 7 0, L_000001d18c700b20;  alias, 1 drivers
v000001d18c6aab10_0 .net8 "obus", 7 0, RS_000001d18c64a7f8;  alias, 10 drivers
v000001d18c6aa9d0_0 .net "r_in", 0 0, L_000001d18c6ff3e0;  alias, 1 drivers
v000001d18c6aa2f0_0 .net "r_out", 0 0, L_000001d18c701020;  1 drivers
v000001d18c6ab5b0_0 .var "val_out", 7 0;
L_000001d18c701d40 .functor MUXZ 8, o000001d18c64b7b8, v000001d18c6ab5b0_0, L_000001d18c701020, C4<>;
S_000001d18c58bba0 .scope module, "control_unit" "cu" 3 19, 8 3 0, S_000001d18c63eca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 8 "ins";
    .port_info 2 /INPUT 8 "out_IR";
    .port_info 3 /OUTPUT 8 "bus";
    .port_info 4 /OUTPUT 27 "CS_bus";
P_000001d18c6ae040 .param/l "A_in" 0 8 12, +C4<00000000000000000000000000001010>;
P_000001d18c6ae078 .param/l "A_out" 0 8 13, +C4<00000000000000000000000000001110>;
P_000001d18c6ae0b0 .param/l "B_in" 0 8 12, +C4<00000000000000000000000000001011>;
P_000001d18c6ae0e8 .param/l "B_out" 0 8 13, +C4<00000000000000000000000000001111>;
P_000001d18c6ae120 .param/l "C_in" 0 8 12, +C4<00000000000000000000000000001100>;
P_000001d18c6ae158 .param/l "C_out" 0 8 13, +C4<00000000000000000000000000010000>;
P_000001d18c6ae190 .param/l "D_in" 0 8 12, +C4<00000000000000000000000000001101>;
P_000001d18c6ae1c8 .param/l "D_out" 0 8 13, +C4<00000000000000000000000000010001>;
P_000001d18c6ae200 .param/l "IR_in" 0 8 13, +C4<00000000000000000000000000010100>;
P_000001d18c6ae238 .param/l "IR_out" 0 8 13, +C4<00000000000000000000000000010101>;
P_000001d18c6ae270 .param/l "MAR_in" 0 8 13, +C4<00000000000000000000000000010010>;
P_000001d18c6ae2a8 .param/l "MBR_out" 0 8 13, +C4<00000000000000000000000000010011>;
P_000001d18c6ae2e0 .param/l "N" 0 8 3, +C4<00000000000000000000000000000111>;
P_000001d18c6ae318 .param/l "SZ" 0 8 3, +C4<00000000000000000000000000011011>;
P_000001d18c6ae350 .param/l "WMFC" 0 8 11, +C4<00000000000000000000000000001000>;
P_000001d18c6ae388 .param/l "add" 0 8 10, +C4<00000000000000000000000000000000>;
P_000001d18c6ae3c0 .param/l "andd" 0 8 10, +C4<00000000000000000000000000000100>;
P_000001d18c6ae3f8 .param/l "comp" 0 8 10, +C4<00000000000000000000000000000001>;
P_000001d18c6ae430 .param/l "dec_addr_out" 0 8 13, +C4<00000000000000000000000000011000>;
P_000001d18c6ae468 .param/l "dec_data_out" 0 8 13, +C4<00000000000000000000000000010111>;
P_000001d18c6ae4a0 .param/l "endd" 0 8 13, +C4<000000000000000000000000000011010>;
P_000001d18c6ae4d8 .param/l "increment" 0 8 11, +C4<00000000000000000000000000000111>;
P_000001d18c6ae510 .param/l "orr" 0 8 10, +C4<00000000000000000000000000000101>;
P_000001d18c6ae548 .param/l "pc_out" 0 8 11, +C4<00000000000000000000000000000110>;
P_000001d18c6ae580 .param/l "rnw" 0 8 11, +C4<00000000000000000000000000001001>;
P_000001d18c6ae5b8 .param/l "select_decoder" 0 8 13, +C4<00000000000000000000000000010110>;
P_000001d18c6ae5f0 .param/l "sub" 0 8 10, +C4<00000000000000000000000000000010>;
P_000001d18c6ae628 .param/l "sz" 0 8 3, +C4<00000000000000000000000000010101>;
P_000001d18c6ae660 .param/l "xorr" 0 8 10, +C4<00000000000000000000000000000011>;
P_000001d18c6ae698 .param/l "z_out" 0 8 13, +C4<00000000000000000000000000011001>;
v000001d18c6b2e70_0 .net "CLK", 0 0, v000001d18c6b2a10_0;  alias, 1 drivers
v000001d18c6b2790_0 .net "CS_bus", 26 0, L_000001d18c701f20;  alias, 1 drivers
v000001d18c6b3050_0 .net8 "bus", 7 0, RS_000001d18c64a7f8;  alias, 10 drivers
v000001d18c6b30f0_0 .net "ins", 7 0, o000001d18c64d768;  alias, 0 drivers
v000001d18c6b1890_0 .net "out_CAR", 6 0, v000001d18c6ad340_0;  1 drivers
v000001d18c6b2b50_0 .net "out_CBR", 20 0, v000001d18c6ac080_0;  1 drivers
v000001d18c6b1930_0 .net "out_IR", 7 0, L_000001d18c6ff6f0;  alias, 1 drivers
v000001d18c6b19d0_0 .net "out_NAG", 6 0, L_000001d18c6b6bc0;  1 drivers
v000001d18c6b2f10_0 .net "out_dec", 6 0, L_000001d18c6b5040;  1 drivers
v000001d18c6b2d30_0 .net "out_store", 20 0, L_000001d18c62b490;  1 drivers
v000001d18c6b2330_0 .net "rd", 1 0, L_000001d18c6b5540;  1 drivers
v000001d18c6b23d0_0 .net "rs", 1 0, L_000001d18c6b5220;  1 drivers
L_000001d18c6b5e00 .part L_000001d18c701f20, 23, 1;
L_000001d18c6b5b80 .part L_000001d18c701f20, 24, 1;
L_000001d18c6b5400 .part L_000001d18c701f20, 26, 1;
L_000001d18c6b50e0 .part L_000001d18c701f20, 22, 1;
S_000001d18c58bd30 .scope module, "car" "CAR" 8 22, 9 1 0, S_000001d18c58bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 7 "val_in";
    .port_info 2 /OUTPUT 7 "addr";
P_000001d18c61e390 .param/l "N" 0 9 1, +C4<00000000000000000000000000000111>;
v000001d18c6adf20_0 .net "CLK", 0 0, v000001d18c6b2a10_0;  alias, 1 drivers
v000001d18c6ad480_0 .net "addr", 6 0, v000001d18c6ad340_0;  alias, 1 drivers
v000001d18c6ad520_0 .net "val_in", 6 0, L_000001d18c6b6bc0;  alias, 1 drivers
v000001d18c6ad340_0 .var "val_out", 6 0;
S_000001d18c58bec0 .scope module, "cbr" "CBR" 8 24, 10 1 0, S_000001d18c58bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 2 "rs";
    .port_info 2 /INPUT 2 "rd";
    .port_info 3 /INPUT 21 "val_in";
    .port_info 4 /OUTPUT 21 "val_out";
P_000001d18c61edd0 .param/l "sz" 0 10 1, +C4<00000000000000000000000000010101>;
v000001d18c6ac260_0 .net "CLK", 0 0, v000001d18c6b2a10_0;  alias, 1 drivers
o000001d18c64c088 .functor BUFZ 2, C4<zz>; HiZ drive
v000001d18c6adca0_0 .net "rd", 1 0, o000001d18c64c088;  0 drivers
o000001d18c64c0b8 .functor BUFZ 2, C4<zz>; HiZ drive
v000001d18c6acd00_0 .net "rs", 1 0, o000001d18c64c0b8;  0 drivers
v000001d18c6ac080_0 .var "val", 20 0;
v000001d18c6ac4e0_0 .net "val_in", 20 0, L_000001d18c62b490;  alias, 1 drivers
v000001d18c6ac3a0_0 .net "val_out", 20 0, v000001d18c6ac080_0;  alias, 1 drivers
E_000001d18c61e690 .event negedge, v000001d18c640490_0;
S_000001d18c589fe0 .scope module, "csd" "control_signal_decoder" 8 25, 11 1 0, S_000001d18c58bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 21 "val_in";
    .port_info 1 /INPUT 2 "rs";
    .port_info 2 /INPUT 2 "rd";
    .port_info 3 /OUTPUT 27 "val_out";
P_000001d18c58a170 .param/l "A_in" 0 11 7, +C4<00000000000000000000000000001010>;
P_000001d18c58a1a8 .param/l "A_out" 0 11 8, +C4<00000000000000000000000000001110>;
P_000001d18c58a1e0 .param/l "B_in" 0 11 7, +C4<00000000000000000000000000001011>;
P_000001d18c58a218 .param/l "B_out" 0 11 8, +C4<00000000000000000000000000001111>;
P_000001d18c58a250 .param/l "C_in" 0 11 7, +C4<00000000000000000000000000001100>;
P_000001d18c58a288 .param/l "C_out" 0 11 8, +C4<00000000000000000000000000010000>;
P_000001d18c58a2c0 .param/l "D_in" 0 11 7, +C4<00000000000000000000000000001101>;
P_000001d18c58a2f8 .param/l "D_out" 0 11 8, +C4<00000000000000000000000000010001>;
P_000001d18c58a330 .param/l "SZ" 0 11 1, +C4<00000000000000000000000000011011>;
P_000001d18c58a368 .param/l "r_in" 0 11 8, +C4<00000000000000000000000000001010>;
P_000001d18c58a3a0 .param/l "r_out" 0 11 8, +C4<00000000000000000000000000001011>;
P_000001d18c58a3d8 .param/l "sz" 0 11 1, +C4<00000000000000000000000000010101>;
v000001d18c6b0820_0 .net *"_ivl_3", 8 0, L_000001d18c6b6d00;  1 drivers
v000001d18c6b0a00_0 .net *"_ivl_7", 9 0, L_000001d18c6b5900;  1 drivers
v000001d18c6afec0_0 .net "rd", 1 0, L_000001d18c6b5540;  alias, 1 drivers
v000001d18c6b12c0_0 .net "rs", 1 0, L_000001d18c6b5220;  alias, 1 drivers
v000001d18c6afd80_0 .net "val_in", 20 0, v000001d18c6ac080_0;  alias, 1 drivers
v000001d18c6b1540_0 .net "val_out", 26 0, L_000001d18c701f20;  alias, 1 drivers
L_000001d18c6b6d00 .part v000001d18c6ac080_0, 12, 9;
L_000001d18c6b5900 .part v000001d18c6ac080_0, 0, 10;
L_000001d18c6b5c20 .part v000001d18c6ac080_0, 10, 1;
L_000001d18c7015c0 .part v000001d18c6ac080_0, 11, 1;
L_000001d18c701f20 .concat8 [ 10 4 4 9], L_000001d18c6b5900, L_000001d18c6b5720, L_000001d18c701c00, L_000001d18c6b6d00;
S_000001d18c599690 .scope module, "in" "t2fdecoder" 11 13, 12 1 0, S_000001d18c589fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "val_in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "val_out";
L_000001d18c62b1f0 .functor AND 1, L_000001d18c6b55e0, L_000001d18c6b5ea0, C4<1>, C4<1>;
L_000001d18c62b260 .functor AND 1, L_000001d18c62b1f0, L_000001d18c6b5c20, C4<1>, C4<1>;
L_000001d18c62a620 .functor AND 1, L_000001d18c6b5680, L_000001d18c6b6e40, C4<1>, C4<1>;
L_000001d18c5d8a80 .functor AND 1, L_000001d18c62a620, L_000001d18c6b5c20, C4<1>, C4<1>;
L_000001d18c5d8460 .functor AND 1, L_000001d18c6b59a0, L_000001d18c6b5f40, C4<1>, C4<1>;
L_000001d18c6ff220 .functor AND 1, L_000001d18c5d8460, L_000001d18c6b5c20, C4<1>, C4<1>;
L_000001d18c6ff610 .functor AND 1, L_000001d18c6b5fe0, L_000001d18c6b5a40, C4<1>, C4<1>;
L_000001d18c6ffc30 .functor AND 1, L_000001d18c6ff610, L_000001d18c6b5c20, C4<1>, C4<1>;
v000001d18c6ac6c0_0 .net *"_ivl_10", 0 0, L_000001d18c62b1f0;  1 drivers
v000001d18c6adac0_0 .net *"_ivl_12", 0 0, L_000001d18c62b260;  1 drivers
v000001d18c6ac760_0 .net *"_ivl_17", 0 0, L_000001d18c6b5680;  1 drivers
v000001d18c6ac800_0 .net *"_ivl_19", 0 0, L_000001d18c6b6da0;  1 drivers
v000001d18c6acda0_0 .net *"_ivl_21", 0 0, L_000001d18c6b6e40;  1 drivers
v000001d18c6ad200_0 .net *"_ivl_22", 0 0, L_000001d18c62a620;  1 drivers
v000001d18c6ac8a0_0 .net *"_ivl_24", 0 0, L_000001d18c5d8a80;  1 drivers
v000001d18c6ad5c0_0 .net *"_ivl_29", 0 0, L_000001d18c6b6ee0;  1 drivers
v000001d18c6ad020_0 .net *"_ivl_3", 0 0, L_000001d18c6b6080;  1 drivers
v000001d18c6ac940_0 .net *"_ivl_31", 0 0, L_000001d18c6b59a0;  1 drivers
v000001d18c6acf80_0 .net *"_ivl_33", 0 0, L_000001d18c6b5f40;  1 drivers
v000001d18c6ac9e0_0 .net *"_ivl_34", 0 0, L_000001d18c5d8460;  1 drivers
v000001d18c6ac440_0 .net *"_ivl_36", 0 0, L_000001d18c6ff220;  1 drivers
v000001d18c6aca80_0 .net *"_ivl_42", 0 0, L_000001d18c6b5fe0;  1 drivers
v000001d18c6acb20_0 .net *"_ivl_44", 0 0, L_000001d18c6b5a40;  1 drivers
v000001d18c6ac1c0_0 .net *"_ivl_45", 0 0, L_000001d18c6ff610;  1 drivers
v000001d18c6acbc0_0 .net *"_ivl_47", 0 0, L_000001d18c6ffc30;  1 drivers
v000001d18c6acc60_0 .net *"_ivl_5", 0 0, L_000001d18c6b55e0;  1 drivers
v000001d18c6ace40_0 .net *"_ivl_7", 0 0, L_000001d18c6b6620;  1 drivers
v000001d18c6ac120_0 .net *"_ivl_9", 0 0, L_000001d18c6b5ea0;  1 drivers
v000001d18c6ad0c0_0 .net "enable", 0 0, L_000001d18c6b5c20;  1 drivers
v000001d18c6ad2a0_0 .net "val_in", 1 0, L_000001d18c6b5540;  alias, 1 drivers
v000001d18c6ad3e0_0 .net "val_out", 3 0, L_000001d18c6b5720;  1 drivers
L_000001d18c6b6080 .part L_000001d18c6b5540, 0, 1;
L_000001d18c6b55e0 .reduce/nor L_000001d18c6b6080;
L_000001d18c6b6620 .part L_000001d18c6b5540, 1, 1;
L_000001d18c6b5ea0 .reduce/nor L_000001d18c6b6620;
L_000001d18c6b5680 .part L_000001d18c6b5540, 0, 1;
L_000001d18c6b6da0 .part L_000001d18c6b5540, 1, 1;
L_000001d18c6b6e40 .reduce/nor L_000001d18c6b6da0;
L_000001d18c6b6ee0 .part L_000001d18c6b5540, 0, 1;
L_000001d18c6b59a0 .reduce/nor L_000001d18c6b6ee0;
L_000001d18c6b5f40 .part L_000001d18c6b5540, 1, 1;
L_000001d18c6b5720 .concat8 [ 1 1 1 1], L_000001d18c62b260, L_000001d18c5d8a80, L_000001d18c6ff220, L_000001d18c6ffc30;
L_000001d18c6b5fe0 .part L_000001d18c6b5540, 0, 1;
L_000001d18c6b5a40 .part L_000001d18c6b5540, 1, 1;
S_000001d18c6aebe0 .scope module, "out" "t2fdecoder" 11 14, 12 1 0, S_000001d18c589fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "val_in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "val_out";
L_000001d18c6ff760 .functor AND 1, L_000001d18c700300, L_000001d18c700440, C4<1>, C4<1>;
L_000001d18c6ff840 .functor AND 1, L_000001d18c6ff760, L_000001d18c7015c0, C4<1>, C4<1>;
L_000001d18c6ff8b0 .functor AND 1, L_000001d18c700620, L_000001d18c700080, C4<1>, C4<1>;
L_000001d18c6ff060 .functor AND 1, L_000001d18c6ff8b0, L_000001d18c7015c0, C4<1>, C4<1>;
L_000001d18c6ff5a0 .functor AND 1, L_000001d18c7013e0, L_000001d18c701200, C4<1>, C4<1>;
L_000001d18c6ff990 .functor AND 1, L_000001d18c6ff5a0, L_000001d18c7015c0, C4<1>, C4<1>;
L_000001d18c6ff680 .functor AND 1, L_000001d18c701340, L_000001d18c701980, C4<1>, C4<1>;
L_000001d18c6ffb50 .functor AND 1, L_000001d18c6ff680, L_000001d18c7015c0, C4<1>, C4<1>;
v000001d18c6ad980_0 .net *"_ivl_10", 0 0, L_000001d18c6ff760;  1 drivers
v000001d18c6ac300_0 .net *"_ivl_12", 0 0, L_000001d18c6ff840;  1 drivers
v000001d18c6ad660_0 .net *"_ivl_17", 0 0, L_000001d18c700620;  1 drivers
v000001d18c6ad700_0 .net *"_ivl_19", 0 0, L_000001d18c701de0;  1 drivers
v000001d18c6ad7a0_0 .net *"_ivl_21", 0 0, L_000001d18c700080;  1 drivers
v000001d18c6ad840_0 .net *"_ivl_22", 0 0, L_000001d18c6ff8b0;  1 drivers
v000001d18c6adb60_0 .net *"_ivl_24", 0 0, L_000001d18c6ff060;  1 drivers
v000001d18c6add40_0 .net *"_ivl_29", 0 0, L_000001d18c701700;  1 drivers
v000001d18c6ad8e0_0 .net *"_ivl_3", 0 0, L_000001d18c6b6120;  1 drivers
v000001d18c6adde0_0 .net *"_ivl_31", 0 0, L_000001d18c7013e0;  1 drivers
v000001d18c6afc40_0 .net *"_ivl_33", 0 0, L_000001d18c701200;  1 drivers
v000001d18c6b0140_0 .net *"_ivl_34", 0 0, L_000001d18c6ff5a0;  1 drivers
v000001d18c6b10e0_0 .net *"_ivl_36", 0 0, L_000001d18c6ff990;  1 drivers
v000001d18c6af880_0 .net *"_ivl_42", 0 0, L_000001d18c701340;  1 drivers
v000001d18c6afb00_0 .net *"_ivl_44", 0 0, L_000001d18c701980;  1 drivers
v000001d18c6b00a0_0 .net *"_ivl_45", 0 0, L_000001d18c6ff680;  1 drivers
v000001d18c6b0780_0 .net *"_ivl_47", 0 0, L_000001d18c6ffb50;  1 drivers
v000001d18c6afce0_0 .net *"_ivl_5", 0 0, L_000001d18c700300;  1 drivers
v000001d18c6b05a0_0 .net *"_ivl_7", 0 0, L_000001d18c701160;  1 drivers
v000001d18c6b0960_0 .net *"_ivl_9", 0 0, L_000001d18c700440;  1 drivers
v000001d18c6aff60_0 .net "enable", 0 0, L_000001d18c7015c0;  1 drivers
v000001d18c6b0320_0 .net "val_in", 1 0, L_000001d18c6b5220;  alias, 1 drivers
v000001d18c6b0d20_0 .net "val_out", 3 0, L_000001d18c701c00;  1 drivers
L_000001d18c6b6120 .part L_000001d18c6b5220, 0, 1;
L_000001d18c700300 .reduce/nor L_000001d18c6b6120;
L_000001d18c701160 .part L_000001d18c6b5220, 1, 1;
L_000001d18c700440 .reduce/nor L_000001d18c701160;
L_000001d18c700620 .part L_000001d18c6b5220, 0, 1;
L_000001d18c701de0 .part L_000001d18c6b5220, 1, 1;
L_000001d18c700080 .reduce/nor L_000001d18c701de0;
L_000001d18c701700 .part L_000001d18c6b5220, 0, 1;
L_000001d18c7013e0 .reduce/nor L_000001d18c701700;
L_000001d18c701200 .part L_000001d18c6b5220, 1, 1;
L_000001d18c701c00 .concat8 [ 1 1 1 1], L_000001d18c6ff840, L_000001d18c6ff060, L_000001d18c6ff990, L_000001d18c6ffb50;
L_000001d18c701340 .part L_000001d18c6b5220, 0, 1;
L_000001d18c701980 .part L_000001d18c6b5220, 1, 1;
S_000001d18c6af090 .scope module, "dec" "decoder" 8 20, 13 1 0, S_000001d18c58bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ins";
    .port_info 1 /INPUT 1 "dec_data_out";
    .port_info 2 /INPUT 1 "dec_addr_out";
    .port_info 3 /OUTPUT 7 "ins_addr";
    .port_info 4 /OUTPUT 2 "rs";
    .port_info 5 /OUTPUT 2 "rd";
    .port_info 6 /OUTPUT 8 "bus";
P_000001d18c61ef10 .param/l "N" 0 13 1, +C4<00000000000000000000000000000111>;
v000001d18c6b0aa0_0 .net *"_ivl_1", 3 0, L_000001d18c6b6800;  1 drivers
L_000001d18c6b7098 .functor BUFT 1, C4<0000100>, C4<0>, C4<0>, C4<0>;
v000001d18c6b08c0_0 .net/2u *"_ivl_10", 6 0, L_000001d18c6b7098;  1 drivers
v000001d18c6afe20_0 .net *"_ivl_15", 2 0, L_000001d18c6b6260;  1 drivers
L_000001d18c6b70e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001d18c6b0000_0 .net/2u *"_ivl_16", 2 0, L_000001d18c6b70e0;  1 drivers
v000001d18c6af920_0 .net *"_ivl_18", 0 0, L_000001d18c6b5180;  1 drivers
v000001d18c6af9c0_0 .net *"_ivl_2", 6 0, L_000001d18c6b5cc0;  1 drivers
L_000001d18c6b7128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d18c6b06e0_0 .net/2u *"_ivl_20", 1 0, L_000001d18c6b7128;  1 drivers
v000001d18c6b03c0_0 .net *"_ivl_23", 1 0, L_000001d18c6b6a80;  1 drivers
v000001d18c6b0dc0_0 .net *"_ivl_27", 2 0, L_000001d18c6b61c0;  1 drivers
L_000001d18c6b7170 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001d18c6afba0_0 .net/2u *"_ivl_28", 2 0, L_000001d18c6b7170;  1 drivers
v000001d18c6b01e0_0 .net *"_ivl_30", 0 0, L_000001d18c6b54a0;  1 drivers
L_000001d18c6b71b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d18c6b0280_0 .net/2u *"_ivl_32", 1 0, L_000001d18c6b71b8;  1 drivers
v000001d18c6af740_0 .net *"_ivl_35", 1 0, L_000001d18c6b5d60;  1 drivers
v000001d18c6b0460_0 .net *"_ivl_39", 0 0, L_000001d18c6b52c0;  1 drivers
v000001d18c6b1360_0 .net *"_ivl_40", 5 0, L_000001d18c6b6300;  1 drivers
v000001d18c6b0f00_0 .net *"_ivl_43", 1 0, L_000001d18c6b66c0;  1 drivers
v000001d18c6b15e0_0 .net *"_ivl_47", 0 0, L_000001d18c6b6760;  1 drivers
v000001d18c6af7e0_0 .net *"_ivl_48", 3 0, L_000001d18c6b6b20;  1 drivers
L_000001d18c6b7008 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001d18c6afa60_0 .net *"_ivl_5", 2 0, L_000001d18c6b7008;  1 drivers
v000001d18c6b0500_0 .net *"_ivl_51", 3 0, L_000001d18c6b68a0;  1 drivers
o000001d18c64d108 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000001d18c6b0640_0 name=_ivl_54
v000001d18c6b0e60_0 .net *"_ivl_56", 7 0, L_000001d18c6b64e0;  1 drivers
L_000001d18c6b7050 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v000001d18c6b0b40_0 .net/2u *"_ivl_6", 6 0, L_000001d18c6b7050;  1 drivers
v000001d18c6b0c80_0 .net *"_ivl_8", 6 0, L_000001d18c6b5ae0;  1 drivers
v000001d18c6b0be0_0 .net8 "bus", 7 0, RS_000001d18c64a7f8;  alias, 10 drivers
v000001d18c6b0fa0_0 .net "dec_addr_out", 0 0, L_000001d18c6b5b80;  1 drivers
v000001d18c6b1040_0 .net "dec_data_out", 0 0, L_000001d18c6b5e00;  1 drivers
v000001d18c6b1180_0 .net "decoded_address", 7 0, L_000001d18c6b63a0;  1 drivers
v000001d18c6b1220_0 .net "decoded_data", 7 0, L_000001d18c6b5860;  1 drivers
v000001d18c6b1400_0 .net "ins", 7 0, L_000001d18c6ff6f0;  alias, 1 drivers
v000001d18c6b14a0_0 .net "ins_addr", 6 0, L_000001d18c6b5040;  alias, 1 drivers
v000001d18c6b34b0_0 .net "rd", 1 0, L_000001d18c6b5540;  alias, 1 drivers
v000001d18c6b32d0_0 .net "rs", 1 0, L_000001d18c6b5220;  alias, 1 drivers
L_000001d18c6b6800 .part L_000001d18c6ff6f0, 4, 4;
L_000001d18c6b5cc0 .concat [ 4 3 0 0], L_000001d18c6b6800, L_000001d18c6b7008;
L_000001d18c6b5ae0 .arith/sum 7, L_000001d18c6b5cc0, L_000001d18c6b7050;
L_000001d18c6b5040 .arith/mult 7, L_000001d18c6b5ae0, L_000001d18c6b7098;
L_000001d18c6b6260 .part L_000001d18c6ff6f0, 5, 3;
L_000001d18c6b5180 .cmp/eq 3, L_000001d18c6b6260, L_000001d18c6b70e0;
L_000001d18c6b6a80 .part L_000001d18c6ff6f0, 0, 2;
L_000001d18c6b5220 .functor MUXZ 2, L_000001d18c6b6a80, L_000001d18c6b7128, L_000001d18c6b5180, C4<>;
L_000001d18c6b61c0 .part L_000001d18c6ff6f0, 5, 3;
L_000001d18c6b54a0 .cmp/eq 3, L_000001d18c6b61c0, L_000001d18c6b7170;
L_000001d18c6b5d60 .part L_000001d18c6ff6f0, 2, 2;
L_000001d18c6b5540 .functor MUXZ 2, L_000001d18c6b5d60, L_000001d18c6b71b8, L_000001d18c6b54a0, C4<>;
L_000001d18c6b52c0 .part L_000001d18c6ff6f0, 1, 1;
LS_000001d18c6b6300_0_0 .concat [ 1 1 1 1], L_000001d18c6b52c0, L_000001d18c6b52c0, L_000001d18c6b52c0, L_000001d18c6b52c0;
LS_000001d18c6b6300_0_4 .concat [ 1 1 0 0], L_000001d18c6b52c0, L_000001d18c6b52c0;
L_000001d18c6b6300 .concat [ 4 2 0 0], LS_000001d18c6b6300_0_0, LS_000001d18c6b6300_0_4;
L_000001d18c6b66c0 .part L_000001d18c6ff6f0, 0, 2;
L_000001d18c6b5860 .concat [ 2 6 0 0], L_000001d18c6b66c0, L_000001d18c6b6300;
L_000001d18c6b6760 .part L_000001d18c6ff6f0, 3, 1;
L_000001d18c6b6b20 .concat [ 1 1 1 1], L_000001d18c6b6760, L_000001d18c6b6760, L_000001d18c6b6760, L_000001d18c6b6760;
L_000001d18c6b68a0 .part L_000001d18c6ff6f0, 0, 4;
L_000001d18c6b63a0 .concat [ 4 4 0 0], L_000001d18c6b68a0, L_000001d18c6b6b20;
L_000001d18c6b64e0 .functor MUXZ 8, o000001d18c64d108, L_000001d18c6b63a0, L_000001d18c6b5b80, C4<>;
L_000001d18c6b5360 .functor MUXZ 8, L_000001d18c6b64e0, L_000001d18c6b5860, L_000001d18c6b5e00, C4<>;
S_000001d18c6ae8c0 .scope module, "nag" "NAG" 8 21, 14 1 0, S_000001d18c58bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "CAR";
    .port_info 1 /INPUT 7 "decoder";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "select_decoder";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /OUTPUT 7 "next_addr";
P_000001d18c61eb50 .param/l "N" 0 14 1, +C4<00000000000000000000000000000111>;
v000001d18c6b3550_0 .net "CAR", 6 0, v000001d18c6ad340_0;  alias, 1 drivers
v000001d18c6b2470_0 .net "CLK", 0 0, v000001d18c6b2a10_0;  alias, 1 drivers
L_000001d18c6b7200 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001d18c6b1b10_0 .net/2u *"_ivl_0", 6 0, L_000001d18c6b7200;  1 drivers
L_000001d18c6b7248 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v000001d18c6b3410_0 .net/2u *"_ivl_2", 6 0, L_000001d18c6b7248;  1 drivers
v000001d18c6b1ed0_0 .net *"_ivl_4", 6 0, L_000001d18c6b6c60;  1 drivers
v000001d18c6b17f0_0 .net *"_ivl_6", 6 0, L_000001d18c6b6940;  1 drivers
v000001d18c6b1cf0_0 .net "decoder", 6 0, L_000001d18c6b5040;  alias, 1 drivers
v000001d18c6b3190_0 .net "next_addr", 6 0, L_000001d18c6b6bc0;  alias, 1 drivers
v000001d18c6b1f70_0 .net "reset", 0 0, L_000001d18c6b5400;  1 drivers
v000001d18c6b35f0_0 .net "select_decoder", 0 0, L_000001d18c6b50e0;  1 drivers
L_000001d18c6b6c60 .arith/sum 7, v000001d18c6ad340_0, L_000001d18c6b7248;
L_000001d18c6b6940 .functor MUXZ 7, L_000001d18c6b6c60, L_000001d18c6b5040, L_000001d18c6b50e0, C4<>;
L_000001d18c6b6bc0 .functor MUXZ 7, L_000001d18c6b6940, L_000001d18c6b7200, L_000001d18c6b5400, C4<>;
S_000001d18c6aef00 .scope module, "store" "control_store" 8 23, 15 1 0, S_000001d18c58bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "CAR";
    .port_info 1 /OUTPUT 21 "CBR";
P_000001d18c6b4720 .param/l "IR_in" 0 15 9, +C4<00000000000000000000000000001110>;
P_000001d18c6b4758 .param/l "IR_out" 0 15 9, +C4<00000000000000000000000000001111>;
P_000001d18c6b4790 .param/l "MAR_in" 0 15 9, +C4<00000000000000000000000000001100>;
P_000001d18c6b47c8 .param/l "MBR_out" 0 15 9, +C4<00000000000000000000000000001101>;
P_000001d18c6b4800 .param/l "N" 0 15 1, +C4<00000000000000000000000000000111>;
P_000001d18c6b4838 .param/l "WMFC" 0 15 8, +C4<00000000000000000000000000001000>;
P_000001d18c6b4870 .param/l "add" 0 15 7, +C4<00000000000000000000000000000000>;
P_000001d18c6b48a8 .param/l "andd" 0 15 7, +C4<00000000000000000000000000000100>;
P_000001d18c6b48e0 .param/l "andd_imm" 0 15 11, +C4<00000000000000000000000000001111>;
P_000001d18c6b4918 .param/l "andd_r" 0 15 11, +C4<00000000000000000000000000000111>;
P_000001d18c6b4950 .param/l "comp" 0 15 7, +C4<00000000000000000000000000000001>;
P_000001d18c6b4988 .param/l "dec_addr_out" 0 15 9, +C4<00000000000000000000000000010010>;
P_000001d18c6b49c0 .param/l "dec_data_out" 0 15 9, +C4<00000000000000000000000000010001>;
P_000001d18c6b49f8 .param/l "endd" 0 15 9, +C4<000000000000000000000000000010100>;
P_000001d18c6b4a30 .param/l "fetch" 0 15 11, +C4<00000000000000000000000000000000>;
P_000001d18c6b4a68 .param/l "increment" 0 15 8, +C4<00000000000000000000000000000111>;
P_000001d18c6b4aa0 .param/l "load" 0 15 11, +C4<00000000000000000000000000000001>;
P_000001d18c6b4ad8 .param/l "move_immediate" 0 15 11, +C4<00000000000000000000000000000011>;
P_000001d18c6b4b10 .param/l "move_register" 0 15 11, +C4<00000000000000000000000000000100>;
P_000001d18c6b4b48 .param/l "n" 0 15 5, +C4<00000000000000000000000000000100>;
P_000001d18c6b4b80 .param/l "orr" 0 15 7, +C4<00000000000000000000000000000101>;
P_000001d18c6b4bb8 .param/l "orr_imm" 0 15 11, +C4<00000000000000000000000000001010>;
P_000001d18c6b4bf0 .param/l "orr_r" 0 15 11, +C4<00000000000000000000000000001001>;
P_000001d18c6b4c28 .param/l "pN" 0 15 1, +C4<00000000000000000000000010000000>;
P_000001d18c6b4c60 .param/l "pc_out" 0 15 8, +C4<00000000000000000000000000000110>;
P_000001d18c6b4c98 .param/l "r_in" 0 15 9, +C4<00000000000000000000000000001010>;
P_000001d18c6b4cd0 .param/l "r_out" 0 15 9, +C4<00000000000000000000000000001011>;
P_000001d18c6b4d08 .param/l "rnw" 0 15 8, +C4<00000000000000000000000000001001>;
P_000001d18c6b4d40 .param/l "select_decoder" 0 15 9, +C4<00000000000000000000000000010000>;
P_000001d18c6b4d78 .param/l "store" 0 15 11, +C4<00000000000000000000000000000010>;
P_000001d18c6b4db0 .param/l "sub" 0 15 7, +C4<00000000000000000000000000000010>;
P_000001d18c6b4de8 .param/l "sub_imm" 0 15 11, +C4<00000000000000000000000000001110>;
P_000001d18c6b4e20 .param/l "sub_r" 0 15 11, +C4<00000000000000000000000000000110>;
P_000001d18c6b4e58 .param/l "sum_imm" 0 15 11, +C4<00000000000000000000000000001101>;
P_000001d18c6b4e90 .param/l "sum_r" 0 15 11, +C4<00000000000000000000000000000101>;
P_000001d18c6b4ec8 .param/l "sz" 0 15 1, +C4<00000000000000000000000000010101>;
P_000001d18c6b4f00 .param/l "xorr" 0 15 7, +C4<00000000000000000000000000000011>;
P_000001d18c6b4f38 .param/l "xorr_imm" 0 15 11, +C4<00000000000000000000000000001100>;
P_000001d18c6b4f70 .param/l "xorr_r" 0 15 11, +C4<00000000000000000000000000001011>;
P_000001d18c6b4fa8 .param/l "z_out" 0 15 9, +C4<00000000000000000000000000010011>;
L_000001d18c62b490 .functor BUFZ 21, L_000001d18c6b69e0, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
v000001d18c6b3230_0 .net "CAR", 6 0, v000001d18c6ad340_0;  alias, 1 drivers
v000001d18c6b2dd0_0 .net "CBR", 20 0, L_000001d18c62b490;  alias, 1 drivers
v000001d18c6b2010_0 .net *"_ivl_0", 20 0, L_000001d18c6b69e0;  1 drivers
v000001d18c6b1750_0 .net *"_ivl_2", 8 0, L_000001d18c6b6580;  1 drivers
L_000001d18c6b7290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d18c6b26f0_0 .net *"_ivl_5", 1 0, L_000001d18c6b7290;  1 drivers
v000001d18c6b2ab0_0 .var/i "i", 31 0;
v000001d18c6b2fb0 .array "ins_mem", 0 127, 20 0;
L_000001d18c6b69e0 .array/port v000001d18c6b2fb0, L_000001d18c6b6580;
L_000001d18c6b6580 .concat [ 7 2 0 0], v000001d18c6ad340_0, L_000001d18c6b7290;
S_000001d18c6aed70 .scope module, "program_counter" "pc" 3 18, 16 1 0, S_000001d18c63eca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "increment";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "pc_out";
    .port_info 3 /OUTPUT 8 "bus";
v000001d18c6b2510_0 .net "CLK", 0 0, v000001d18c6b2a10_0;  alias, 1 drivers
o000001d18c64d888 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000001d18c6b2290_0 name=_ivl_0
v000001d18c6b2bf0_0 .var "addr_in", 7 0;
v000001d18c6b3370_0 .var "addr_out", 7 0;
v000001d18c6b2c90_0 .net8 "bus", 7 0, RS_000001d18c64a7f8;  alias, 10 drivers
v000001d18c6b20b0_0 .net "increment", 0 0, L_000001d18c6b57c0;  1 drivers
v000001d18c6b1d90_0 .net "pc_out", 0 0, L_000001d18c6b6440;  1 drivers
L_000001d18c6b2970 .functor MUXZ 8, o000001d18c64d888, v000001d18c6b3370_0, L_000001d18c6b6440, C4<>;
    .scope S_000001d18c6aed70;
T_0 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000001d18c6b2bf0_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000001d18c6b3370_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_000001d18c6aed70;
T_1 ;
    %wait E_000001d18c61f190;
    %load/vec4 v000001d18c6b20b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001d18c6b3370_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001d18c6b2bf0_0, 0;
T_1.0 ;
    %load/vec4 v000001d18c6b2bf0_0;
    %assign/vec4 v000001d18c6b3370_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d18c58bd30;
T_2 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001d18c6ad340_0, 0, 7;
    %end;
    .thread T_2;
    .scope S_000001d18c58bd30;
T_3 ;
    %wait E_000001d18c61f190;
    %load/vec4 v000001d18c6ad520_0;
    %assign/vec4 v000001d18c6ad340_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d18c6aef00;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d18c6b2ab0_0, 0, 32;
T_4.0 ;
    %load/vec4 v000001d18c6b2ab0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 21;
    %ix/getv/s 4, v000001d18c6b2ab0_0;
    %store/vec4a v000001d18c6b2fb0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001d18c6b2ab0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001d18c6b2ab0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_000001d18c6aef00;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 6, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 7, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 12, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 9, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 13, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 14, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %end;
    .thread T_5;
    .scope S_000001d18c6aef00;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 18, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 12, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 9, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 13, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 20, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %end;
    .thread T_6;
    .scope S_000001d18c6aef00;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 18, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 12, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 9, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 20, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %end;
    .thread T_7;
    .scope S_000001d18c6aef00;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 17, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 20, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %end;
    .thread T_8;
    .scope S_000001d18c6aef00;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 20, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %end;
    .thread T_9;
    .scope S_000001d18c6aef00;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 20, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %end;
    .thread T_10;
    .scope S_000001d18c6aef00;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 17, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 20, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %end;
    .thread T_11;
    .scope S_000001d18c6aef00;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 20, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %end;
    .thread T_12;
    .scope S_000001d18c6aef00;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 17, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 20, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %end;
    .thread T_13;
    .scope S_000001d18c6aef00;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 4, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 20, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %end;
    .thread T_14;
    .scope S_000001d18c6aef00;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 17, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 4, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 20, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %end;
    .thread T_15;
    .scope S_000001d18c6aef00;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 5, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 20, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %end;
    .thread T_16;
    .scope S_000001d18c6aef00;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 17, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 5, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 20, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %end;
    .thread T_17;
    .scope S_000001d18c6aef00;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 20, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %end;
    .thread T_18;
    .scope S_000001d18c6aef00;
T_19 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 17, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 20, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d18c6b2fb0, 4, 5;
    %end;
    .thread T_19;
    .scope S_000001d18c58bec0;
T_20 ;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001d18c6ac080_0, 0, 21;
    %end;
    .thread T_20;
    .scope S_000001d18c58bec0;
T_21 ;
    %wait E_000001d18c61e690;
    %load/vec4 v000001d18c6ac4e0_0;
    %store/vec4 v000001d18c6ac080_0, 0, 21;
    %jmp T_21;
    .thread T_21;
    .scope S_000001d18c58bba0;
T_22 ;
    %wait E_000001d18c61f190;
    %load/vec4 v000001d18c6b2790_0;
    %parti/s 1, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v000001d18c6b2790_0;
    %parti/s 1, 26, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
T_22.2 ;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001d18c59e100;
T_23 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d18c5a0c40_0, 0, 8;
    %end;
    .thread T_23;
    .scope S_000001d18c59e100;
T_24 ;
    %wait E_000001d18c61f190;
    %load/vec4 v000001d18c6040a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v000001d18c603600_0;
    %store/vec4 v000001d18c5a0c40_0, 0, 8;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000001d18c59e290;
T_25 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d18c6ab470_0, 0, 8;
    %end;
    .thread T_25;
    .scope S_000001d18c59e290;
T_26 ;
    %wait E_000001d18c61f190;
    %load/vec4 v000001d18c6ab290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v000001d18c6ab830_0;
    %store/vec4 v000001d18c6ab470_0, 0, 8;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000001d18c59df70;
T_27 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d18c62eb80_0, 0, 8;
    %end;
    .thread T_27;
    .scope S_000001d18c59df70;
T_28 ;
    %wait E_000001d18c61f190;
    %load/vec4 v000001d18c62e900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v000001d18c62e400_0;
    %store/vec4 v000001d18c62eb80_0, 0, 8;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_000001d18c5d9030;
T_29 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d18c6aa430_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d18c6abdd0_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_000001d18c5d9030;
T_30 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d18c6aa1b0, 4, 0;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d18c6aa1b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d18c6aa1b0, 4, 0;
    %pushi/vec4 89, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d18c6aa1b0, 4, 0;
    %pushi/vec4 218, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d18c6aa1b0, 4, 0;
    %pushi/vec4 105, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d18c6aa1b0, 4, 0;
    %pushi/vec4 235, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d18c6aa1b0, 4, 0;
    %pushi/vec4 137, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d18c6aa1b0, 4, 0;
    %pushi/vec4 153, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d18c6aa1b0, 4, 0;
    %pushi/vec4 169, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d18c6aa1b0, 4, 0;
    %pushi/vec4 187, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d18c6aa1b0, 4, 0;
    %pushi/vec4 17, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d18c6aa1b0, 4, 0;
    %pushi/vec4 36, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d18c6aa1b0, 4, 0;
    %end;
    .thread T_30;
    .scope S_000001d18c5d9030;
T_31 ;
    %wait E_000001d18c61e610;
    %load/vec4 v000001d18c6aba10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v000001d18c6aa070_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001d18c6aa1b0, 4;
    %store/vec4 v000001d18c6aa430_0, 0, 8;
T_31.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d18c6abdd0_0, 0, 1;
    %jmp T_31;
    .thread T_31;
    .scope S_000001d18c5d9030;
T_32 ;
    %wait E_000001d18c61f190;
    %load/vec4 v000001d18c6aabb0_0;
    %load/vec4 v000001d18c6aba10_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v000001d18c6ab510_0;
    %load/vec4 v000001d18c6aa070_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v000001d18c6aa1b0, 4, 0;
T_32.0 ;
    %load/vec4 v000001d18c6aabb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d18c6abdd0_0, 0, 1;
T_32.2 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000001d18c5d9030;
T_33 ;
    %wait E_000001d18c61e590;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d18c6abdd0_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_000001d18c63ee30;
T_34 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d18c640530_0, 0, 8;
    %end;
    .thread T_34;
    .scope S_000001d18c63ee30;
T_35 ;
    %wait E_000001d18c61f190;
    %load/vec4 v000001d18c641ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v000001d18c641930_0;
    %store/vec4 v000001d18c640530_0, 0, 8;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_000001d18c5e52d0;
T_36 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d18c641d90_0, 0, 8;
    %end;
    .thread T_36;
    .scope S_000001d18c5e52d0;
T_37 ;
    %wait E_000001d18c61f190;
    %load/vec4 v000001d18c641cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v000001d18c641c50_0;
    %store/vec4 v000001d18c641d90_0, 0, 8;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000001d18c5e5460;
T_38 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d18c640b70_0, 0, 8;
    %end;
    .thread T_38;
    .scope S_000001d18c5e5460;
T_39 ;
    %wait E_000001d18c61f190;
    %load/vec4 v000001d18c640ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v000001d18c641570_0;
    %store/vec4 v000001d18c640b70_0, 0, 8;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000001d18c5e55f0;
T_40 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d18c62db40_0, 0, 8;
    %end;
    .thread T_40;
    .scope S_000001d18c5e55f0;
T_41 ;
    %wait E_000001d18c61f190;
    %load/vec4 v000001d18c62d820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v000001d18c62ee00_0;
    %store/vec4 v000001d18c62db40_0, 0, 8;
T_41.0 ;
    %jmp T_41;
    .thread T_41;
    .scope S_000001d18c5d9350;
T_42 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d18c6ab5b0_0, 0, 8;
    %end;
    .thread T_42;
    .scope S_000001d18c5d9350;
T_43 ;
    %wait E_000001d18c61f190;
    %load/vec4 v000001d18c6aa9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v000001d18c6aa4d0_0;
    %store/vec4 v000001d18c6ab5b0_0, 0, 8;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_000001d18c63eb10;
T_44 ;
    %vpi_call 2 8 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars" {0 0 0};
    %end;
    .thread T_44;
    .scope S_000001d18c63eb10;
T_45 ;
    %delay 3000, 0;
    %vpi_call 2 12 "$finish" {0 0 0};
    %end;
    .thread T_45;
    .scope S_000001d18c63eb10;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d18c6b2a10_0, 0, 1;
    %delay 5, 0;
T_46.0 ;
    %delay 5, 0;
    %load/vec4 v000001d18c6b2a10_0;
    %inv;
    %store/vec4 v000001d18c6b2a10_0, 0, 1;
    %jmp T_46.0;
    %end;
    .thread T_46;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "testbench.v";
    "start.v";
    "register_2.v";
    "register.v";
    "ram.v";
    "ALU.v";
    "cu.v";
    "CAR.v";
    "CBR.v";
    "control_signal_decoder.v";
    "t2fdecoder.v";
    "decoder.v";
    "NAG.v";
    "control_store.v";
    "pc.v";
