-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Wed Nov 21 16:24:00 2018
-- Host        : Drew-GLT running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ SideServos_SideServos_0_0_sim_netlist.vhdl
-- Design      : SideServos_SideServos_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clkFreqDivider is
  port (
    CLK : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clkFreqDivider;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clkFreqDivider is
  signal \^clk\ : STD_LOGIC;
  signal clkSignal_i_1_n_0 : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count0_carry__0_n_0\ : STD_LOGIC;
  signal \count0_carry__0_n_1\ : STD_LOGIC;
  signal \count0_carry__0_n_2\ : STD_LOGIC;
  signal \count0_carry__0_n_3\ : STD_LOGIC;
  signal \count0_carry__1_n_0\ : STD_LOGIC;
  signal \count0_carry__1_n_1\ : STD_LOGIC;
  signal \count0_carry__1_n_2\ : STD_LOGIC;
  signal \count0_carry__1_n_3\ : STD_LOGIC;
  signal \count0_carry__2_n_0\ : STD_LOGIC;
  signal \count0_carry__2_n_1\ : STD_LOGIC;
  signal \count0_carry__2_n_2\ : STD_LOGIC;
  signal \count0_carry__2_n_3\ : STD_LOGIC;
  signal \count0_carry__3_n_0\ : STD_LOGIC;
  signal \count0_carry__3_n_1\ : STD_LOGIC;
  signal \count0_carry__3_n_2\ : STD_LOGIC;
  signal \count0_carry__3_n_3\ : STD_LOGIC;
  signal \count0_carry__4_n_0\ : STD_LOGIC;
  signal \count0_carry__4_n_1\ : STD_LOGIC;
  signal \count0_carry__4_n_2\ : STD_LOGIC;
  signal \count0_carry__4_n_3\ : STD_LOGIC;
  signal \count0_carry__5_n_0\ : STD_LOGIC;
  signal \count0_carry__5_n_1\ : STD_LOGIC;
  signal \count0_carry__5_n_2\ : STD_LOGIC;
  signal \count0_carry__5_n_3\ : STD_LOGIC;
  signal \count0_carry__6_n_2\ : STD_LOGIC;
  signal \count0_carry__6_n_3\ : STD_LOGIC;
  signal count0_carry_n_0 : STD_LOGIC;
  signal count0_carry_n_1 : STD_LOGIC;
  signal count0_carry_n_2 : STD_LOGIC;
  signal count0_carry_n_3 : STD_LOGIC;
  signal \count[31]_i_2_n_0\ : STD_LOGIC;
  signal \count[31]_i_3_n_0\ : STD_LOGIC;
  signal \count[31]_i_4_n_0\ : STD_LOGIC;
  signal \count[31]_i_5_n_0\ : STD_LOGIC;
  signal \count[31]_i_6_n_0\ : STD_LOGIC;
  signal \count[31]_i_7_n_0\ : STD_LOGIC;
  signal \count[31]_i_8_n_0\ : STD_LOGIC;
  signal \count[31]_i_9_n_0\ : STD_LOGIC;
  signal count_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_count0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  CLK <= \^clk\;
clkSignal_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => \^clk\,
      O => clkSignal_i_1_n_0
    );
clkSignal_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => clkSignal_i_1_n_0,
      Q => \^clk\
    );
count0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => count0_carry_n_0,
      CO(2) => count0_carry_n_1,
      CO(1) => count0_carry_n_2,
      CO(0) => count0_carry_n_3,
      CYINIT => count(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3 downto 0) => count(4 downto 1)
    );
\count0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => count0_carry_n_0,
      CO(3) => \count0_carry__0_n_0\,
      CO(2) => \count0_carry__0_n_1\,
      CO(1) => \count0_carry__0_n_2\,
      CO(0) => \count0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3 downto 0) => count(8 downto 5)
    );
\count0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0_carry__0_n_0\,
      CO(3) => \count0_carry__1_n_0\,
      CO(2) => \count0_carry__1_n_1\,
      CO(1) => \count0_carry__1_n_2\,
      CO(0) => \count0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3 downto 0) => count(12 downto 9)
    );
\count0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0_carry__1_n_0\,
      CO(3) => \count0_carry__2_n_0\,
      CO(2) => \count0_carry__2_n_1\,
      CO(1) => \count0_carry__2_n_2\,
      CO(0) => \count0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3 downto 0) => count(16 downto 13)
    );
\count0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0_carry__2_n_0\,
      CO(3) => \count0_carry__3_n_0\,
      CO(2) => \count0_carry__3_n_1\,
      CO(1) => \count0_carry__3_n_2\,
      CO(0) => \count0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3 downto 0) => count(20 downto 17)
    );
\count0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0_carry__3_n_0\,
      CO(3) => \count0_carry__4_n_0\,
      CO(2) => \count0_carry__4_n_1\,
      CO(1) => \count0_carry__4_n_2\,
      CO(0) => \count0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3 downto 0) => count(24 downto 21)
    );
\count0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0_carry__4_n_0\,
      CO(3) => \count0_carry__5_n_0\,
      CO(2) => \count0_carry__5_n_1\,
      CO(1) => \count0_carry__5_n_2\,
      CO(0) => \count0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3 downto 0) => count(28 downto 25)
    );
\count0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_count0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count0_carry__6_n_2\,
      CO(0) => \count0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => count(31 downto 29)
    );
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(0),
      O => count_0(0)
    );
\count[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(10),
      O => count_0(10)
    );
\count[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(11),
      O => count_0(11)
    );
\count[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(12),
      O => count_0(12)
    );
\count[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(13),
      O => count_0(13)
    );
\count[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(14),
      O => count_0(14)
    );
\count[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(15),
      O => count_0(15)
    );
\count[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(16),
      O => count_0(16)
    );
\count[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(17),
      O => count_0(17)
    );
\count[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(18),
      O => count_0(18)
    );
\count[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(19),
      O => count_0(19)
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(1),
      O => count_0(1)
    );
\count[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(20),
      O => count_0(20)
    );
\count[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(21),
      O => count_0(21)
    );
\count[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(22),
      O => count_0(22)
    );
\count[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(23),
      O => count_0(23)
    );
\count[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(24),
      O => count_0(24)
    );
\count[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(25),
      O => count_0(25)
    );
\count[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(26),
      O => count_0(26)
    );
\count[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(27),
      O => count_0(27)
    );
\count[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(28),
      O => count_0(28)
    );
\count[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(29),
      O => count_0(29)
    );
\count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(2),
      O => count_0(2)
    );
\count[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(30),
      O => count_0(30)
    );
\count[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(31),
      O => count_0(31)
    );
\count[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => count(10),
      I1 => count(11),
      I2 => count(8),
      I3 => count(9),
      I4 => \count[31]_i_6_n_0\,
      O => \count[31]_i_2_n_0\
    );
\count[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => count(2),
      I1 => count(3),
      I2 => count(0),
      I3 => count(1),
      I4 => \count[31]_i_7_n_0\,
      O => \count[31]_i_3_n_0\
    );
\count[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => count(26),
      I1 => count(27),
      I2 => count(24),
      I3 => count(25),
      I4 => \count[31]_i_8_n_0\,
      O => \count[31]_i_4_n_0\
    );
\count[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => count(18),
      I1 => count(19),
      I2 => count(16),
      I3 => count(17),
      I4 => \count[31]_i_9_n_0\,
      O => \count[31]_i_5_n_0\
    );
\count[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => count(13),
      I1 => count(12),
      I2 => count(14),
      I3 => count(15),
      O => \count[31]_i_6_n_0\
    );
\count[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => count(5),
      I1 => count(4),
      I2 => count(6),
      I3 => count(7),
      O => \count[31]_i_7_n_0\
    );
\count[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => count(29),
      I1 => count(28),
      I2 => count(31),
      I3 => count(30),
      O => \count[31]_i_8_n_0\
    );
\count[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => count(21),
      I1 => count(20),
      I2 => count(23),
      I3 => count(22),
      O => \count[31]_i_9_n_0\
    );
\count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(3),
      O => count_0(3)
    );
\count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(4),
      O => count_0(4)
    );
\count[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(5),
      O => count_0(5)
    );
\count[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(6),
      O => count_0(6)
    );
\count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(7),
      O => count_0(7)
    );
\count[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(8),
      O => count_0(8)
    );
\count[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \count[31]_i_2_n_0\,
      I1 => \count[31]_i_3_n_0\,
      I2 => \count[31]_i_4_n_0\,
      I3 => \count[31]_i_5_n_0\,
      I4 => data0(9),
      O => count_0(9)
    );
\count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count_0(0),
      PRE => Q(0),
      Q => count(0)
    );
\count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(10),
      Q => count(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(11),
      Q => count(11)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(12),
      Q => count(12)
    );
\count_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(13),
      Q => count(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(14),
      Q => count(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(15),
      Q => count(15)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(16),
      Q => count(16)
    );
\count_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(17),
      Q => count(17)
    );
\count_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(18),
      Q => count(18)
    );
\count_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(19),
      Q => count(19)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(1),
      Q => count(1)
    );
\count_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(20),
      Q => count(20)
    );
\count_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(21),
      Q => count(21)
    );
\count_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(22),
      Q => count(22)
    );
\count_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(23),
      Q => count(23)
    );
\count_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(24),
      Q => count(24)
    );
\count_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(25),
      Q => count(25)
    );
\count_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(26),
      Q => count(26)
    );
\count_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(27),
      Q => count(27)
    );
\count_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(28),
      Q => count(28)
    );
\count_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(29),
      Q => count(29)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(2),
      Q => count(2)
    );
\count_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(30),
      Q => count(30)
    );
\count_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(31),
      Q => count(31)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(3),
      Q => count(3)
    );
\count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(4),
      Q => count(4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(5),
      Q => count(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(6),
      Q => count(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(7),
      Q => count(7)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(8),
      Q => count(8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => count_0(9),
      Q => count(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_servos is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_pwm_left : out STD_LOGIC;
    s00_pwm_right : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_left_val_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_right_val_reg[31]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_left_val_reg[31]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_right_val_reg[31]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_left_val_reg[31]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_left_val_reg[31]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_12\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_left_val_reg[31]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_14\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_16\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_right_val_reg[31]_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_right_val_reg[31]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_10\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_right_val_reg[31]_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_14\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_15\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_right_val_reg[31]_16\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_17\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_18\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_19\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reg_wren__2\ : out STD_LOGIC;
    \axi_rdata_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \axi_rdata_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    leftServo2_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    leftServo2_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rightServo2_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    leftServo2_5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_10 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_12 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    leftServo2_14 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    leftServo2_15 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_16 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_17 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_18 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_19 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_20 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_21 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_22 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_23 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rightServo2_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rightServo2_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rightServo2_7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_10 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_12 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_13 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_14 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rightServo2_16 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rightServo2_17 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_18 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_19 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_20 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_21 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_22 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_23 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_24 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_25 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_awvalid : in STD_LOGIC;
    axi_awready_reg : in STD_LOGIC;
    axi_wready_reg : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_servos;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_servos is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clkSignal : STD_LOGIC;
  signal \count_left_val[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_left_val[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_left_val[0]_i_4_n_0\ : STD_LOGIC;
  signal count_left_val_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^count_left_val_reg[0]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^count_left_val_reg[0]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_left_val_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \count_left_val_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \count_left_val_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \count_left_val_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \count_left_val_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \count_left_val_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \count_left_val_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \count_left_val_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \count_left_val_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_left_val_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_left_val_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_left_val_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_left_val_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_left_val_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_left_val_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_left_val_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_left_val_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \count_left_val_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \count_left_val_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \count_left_val_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \count_left_val_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \count_left_val_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \count_left_val_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \count_left_val_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_left_val_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \count_left_val_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \count_left_val_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \count_left_val_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \count_left_val_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \count_left_val_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \count_left_val_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \count_left_val_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \count_left_val_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \count_left_val_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \count_left_val_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \count_left_val_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \count_left_val_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \count_left_val_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \count_left_val_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \count_left_val_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \count_left_val_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \count_left_val_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \count_left_val_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \count_left_val_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \count_left_val_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \count_left_val_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \count_left_val_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \^count_left_val_reg[31]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^count_left_val_reg[31]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^count_left_val_reg[31]_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^count_left_val_reg[31]_3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^count_left_val_reg[31]_8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_left_val_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_left_val_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_left_val_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_left_val_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_left_val_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_left_val_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_left_val_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_left_val_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_left_val_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_left_val_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_left_val_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_left_val_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_left_val_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_left_val_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_left_val_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_left_val_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal count_left_var : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \count_right_val[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_right_val[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_right_val[0]_i_4_n_0\ : STD_LOGIC;
  signal count_right_val_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count_right_val_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \count_right_val_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \count_right_val_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \count_right_val_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \count_right_val_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \count_right_val_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \count_right_val_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \count_right_val_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \count_right_val_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_right_val_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_right_val_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_right_val_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_right_val_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_right_val_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_right_val_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_right_val_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_right_val_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \count_right_val_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \count_right_val_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \count_right_val_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \count_right_val_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \count_right_val_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \count_right_val_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \count_right_val_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_right_val_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \count_right_val_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \count_right_val_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \count_right_val_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \count_right_val_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \count_right_val_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \count_right_val_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \count_right_val_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \count_right_val_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \count_right_val_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \count_right_val_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \count_right_val_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \count_right_val_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \count_right_val_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \count_right_val_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \count_right_val_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \count_right_val_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \count_right_val_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \count_right_val_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \count_right_val_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \count_right_val_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \count_right_val_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \count_right_val_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \^count_right_val_reg[31]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^count_right_val_reg[31]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^count_right_val_reg[31]_11\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^count_right_val_reg[31]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^count_right_val_reg[31]_3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^count_right_val_reg[31]_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^count_right_val_reg[31]_5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^count_right_val_reg[31]_6\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \count_right_val_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_right_val_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_right_val_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_right_val_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_right_val_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_right_val_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_right_val_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_right_val_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_right_val_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_right_val_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_right_val_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_right_val_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_right_val_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_right_val_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_right_val_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_right_val_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal count_right_var : STD_LOGIC_VECTOR ( 0 to 0 );
  signal leftServo : STD_LOGIC_VECTOR ( 18 downto 3 );
  signal leftServo1 : STD_LOGIC_VECTOR ( 16 downto 3 );
  signal leftServo2_n_100 : STD_LOGIC;
  signal leftServo2_n_101 : STD_LOGIC;
  signal leftServo2_n_102 : STD_LOGIC;
  signal leftServo2_n_103 : STD_LOGIC;
  signal leftServo2_n_104 : STD_LOGIC;
  signal leftServo2_n_105 : STD_LOGIC;
  signal leftServo2_n_82 : STD_LOGIC;
  signal leftServo2_n_83 : STD_LOGIC;
  signal leftServo2_n_84 : STD_LOGIC;
  signal leftServo2_n_85 : STD_LOGIC;
  signal leftServo2_n_86 : STD_LOGIC;
  signal leftServo2_n_87 : STD_LOGIC;
  signal leftServo2_n_88 : STD_LOGIC;
  signal leftServo2_n_89 : STD_LOGIC;
  signal leftServo2_n_90 : STD_LOGIC;
  signal leftServo2_n_91 : STD_LOGIC;
  signal leftServo2_n_92 : STD_LOGIC;
  signal leftServo2_n_93 : STD_LOGIC;
  signal leftServo2_n_94 : STD_LOGIC;
  signal leftServo2_n_95 : STD_LOGIC;
  signal leftServo2_n_96 : STD_LOGIC;
  signal leftServo2_n_97 : STD_LOGIC;
  signal leftServo2_n_98 : STD_LOGIC;
  signal leftServo2_n_99 : STD_LOGIC;
  signal left_servo_angle10_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal left_servo_angle3 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal \left_servo_angle[0]_i_101_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_102_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_103_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_104_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_105_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_106_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_107_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_108_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_109_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_10_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_110_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_111_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_112_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_113_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_114_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_115_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_116_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_117_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_118_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_119_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_11_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_120_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_121_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_122_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_123_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_124_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_125_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_126_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_127_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_128_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_129_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_12_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_130_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_131_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_134_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_135_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_136_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_137_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_138_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_139_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_13_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_140_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_141_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_142_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_143_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_144_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_145_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_146_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_147_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_148_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_149_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_14_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_150_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_151_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_152_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_153_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_155_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_156_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_157_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_158_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_159_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_15_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_160_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_161_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_162_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_164_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_165_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_166_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_167_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_168_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_169_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_16_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_170_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_171_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_172_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_173_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_174_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_175_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_176_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_177_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_178_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_179_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_180_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_181_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_182_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_183_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_184_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_185_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_186_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_187_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_188_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_189_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_18_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_190_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_191_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_192_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_193_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_194_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_195_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_196_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_197_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_199_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_19_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_1_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_200_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_201_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_202_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_203_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_204_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_205_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_206_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_208_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_209_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_20_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_210_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_211_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_212_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_213_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_215_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_216_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_217_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_218_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_219_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_21_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_220_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_221_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_222_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_223_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_224_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_225_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_226_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_227_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_228_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_229_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_22_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_230_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_231_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_232_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_23_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_25_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_26_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_27_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_28_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_29_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_2_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_30_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_31_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_32_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_34_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_35_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_36_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_37_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_38_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_39_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_40_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_41_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_42_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_43_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_44_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_46_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_47_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_48_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_49_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_50_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_51_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_52_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_53_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_54_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_60_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_61_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_62_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_63_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_64_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_65_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_66_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_67_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_68_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_69_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_72_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_73_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_74_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_75_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_76_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_77_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_79_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_80_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_81_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_82_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_83_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_84_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_85_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_86_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_87_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_88_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_89_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_90_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_92_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_93_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_94_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_95_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_96_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_97_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_98_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_99_n_0\ : STD_LOGIC;
  signal \left_servo_angle[0]_i_9_n_0\ : STD_LOGIC;
  signal \left_servo_angle[1]_i_1_n_0\ : STD_LOGIC;
  signal \left_servo_angle[2]_i_1_n_0\ : STD_LOGIC;
  signal \left_servo_angle[2]_i_2_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_100_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_101_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_102_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_103_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_104_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_105_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_106_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_107_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_108_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_109_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_10_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_110_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_111_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_112_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_113_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_114_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_115_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_116_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_117_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_118_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_119_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_11_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_120_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_121_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_122_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_123_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_124_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_125_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_126_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_127_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_128_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_129_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_12_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_130_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_131_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_132_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_136_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_137_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_139_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_13_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_140_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_141_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_142_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_143_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_144_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_145_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_146_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_149_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_14_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_150_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_153_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_154_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_155_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_156_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_157_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_158_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_159_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_15_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_160_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_161_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_162_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_163_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_164_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_165_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_166_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_167_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_168_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_169_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_170_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_171_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_172_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_173_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_174_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_175_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_176_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_177_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_178_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_179_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_17_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_180_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_181_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_182_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_183_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_184_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_185_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_186_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_188_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_18_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_190_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_191_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_192_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_193_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_194_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_195_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_196_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_197_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_198_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_199_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_19_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_1_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_200_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_201_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_202_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_203_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_204_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_206_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_207_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_208_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_209_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_20_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_210_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_211_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_212_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_213_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_217_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_219_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_21_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_220_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_221_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_222_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_223_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_224_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_225_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_226_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_227_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_228_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_229_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_22_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_230_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_231_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_232_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_233_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_234_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_235_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_236_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_237_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_238_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_239_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_23_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_240_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_241_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_242_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_243_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_244_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_245_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_246_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_247_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_248_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_249_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_24_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_250_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_251_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_252_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_253_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_254_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_255_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_256_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_257_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_258_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_259_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_260_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_261_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_262_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_263_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_266_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_267_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_268_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_269_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_270_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_271_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_272_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_273_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_274_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_275_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_276_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_277_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_278_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_279_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_27_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_280_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_281_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_282_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_283_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_284_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_285_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_286_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_287_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_288_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_289_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_28_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_292_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_293_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_294_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_295_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_296_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_297_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_298_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_299_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_2_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_300_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_301_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_302_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_303_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_304_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_305_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_306_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_307_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_308_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_309_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_310_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_311_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_312_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_31_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_32_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_34_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_35_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_36_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_37_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_38_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_39_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_40_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_41_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_44_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_45_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_48_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_49_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_50_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_51_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_52_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_53_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_54_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_55_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_56_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_57_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_58_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_59_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_60_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_61_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_62_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_63_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_64_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_65_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_66_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_67_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_68_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_69_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_70_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_71_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_72_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_73_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_74_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_75_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_76_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_77_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_78_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_79_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_7_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_80_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_81_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_83_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_84_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_85_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_86_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_87_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_88_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_89_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_8_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_90_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_93_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_94_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_97_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_98_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_99_n_0\ : STD_LOGIC;
  signal \left_servo_angle[3]_i_9_n_0\ : STD_LOGIC;
  signal \left_servo_angle[4]_i_1_n_0\ : STD_LOGIC;
  signal \left_servo_angle[4]_i_2_n_0\ : STD_LOGIC;
  signal \left_servo_angle[5]_i_1_n_0\ : STD_LOGIC;
  signal \left_servo_angle[5]_i_2_n_0\ : STD_LOGIC;
  signal \left_servo_angle[6]_i_1_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_100_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_101_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_102_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_103_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_104_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_105_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_106_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_107_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_108_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_110_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_111_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_112_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_113_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_115_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_116_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_117_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_118_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_119_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_121_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_122_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_123_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_124_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_125_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_126_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_127_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_131_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_132_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_133_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_134_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_138_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_139_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_140_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_141_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_142_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_143_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_144_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_145_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_146_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_147_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_148_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_149_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_14_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_150_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_151_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_152_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_153_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_154_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_155_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_156_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_157_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_158_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_159_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_15_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_160_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_161_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_162_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_163_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_164_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_165_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_166_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_167_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_168_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_169_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_16_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_170_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_17_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_18_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_19_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_1_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_20_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_21_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_24_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_25_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_26_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_27_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_32_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_33_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_36_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_37_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_38_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_42_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_43_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_45_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_46_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_47_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_48_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_49_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_4_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_50_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_51_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_52_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_53_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_54_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_55_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_56_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_57_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_58_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_59_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_60_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_61_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_62_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_63_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_64_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_65_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_66_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_67_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_68_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_69_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_6_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_70_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_71_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_72_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_73_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_74_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_75_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_76_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_77_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_78_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_79_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_80_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_81_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_82_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_83_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_84_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_85_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_86_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_87_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_88_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_89_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_90_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_91_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_92_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_93_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_94_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_95_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_96_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_97_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_98_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_99_n_0\ : STD_LOGIC;
  signal \left_servo_angle[7]_i_9_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_100_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_100_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_100_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_100_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_100_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_100_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_100_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_100_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_132_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_132_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_132_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_132_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_132_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_132_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_132_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_132_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_133_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_133_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_133_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_133_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_133_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_133_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_133_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_133_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_154_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_154_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_154_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_154_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_163_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_163_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_163_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_163_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_163_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_163_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_163_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_163_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_17_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_17_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_17_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_17_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_17_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_17_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_17_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_198_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_198_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_198_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_198_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_207_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_207_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_207_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_207_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_207_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_207_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_207_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_207_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_214_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_214_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_214_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_214_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_24_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_24_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_24_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_24_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_24_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_24_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_24_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_33_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_33_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_33_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_33_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_45_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_45_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_45_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_45_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_45_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_45_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_45_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_45_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_4_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_55_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_55_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_55_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_55_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_56_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_57_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_57_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_57_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_57_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_57_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_57_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_58_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_58_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_58_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_58_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_58_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_58_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_58_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_58_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_59_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_59_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_59_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_59_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_59_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_59_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_59_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_59_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_5_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_5_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_5_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_6_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_70_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_70_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_70_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_70_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_70_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_70_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_70_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_70_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_71_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_71_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_71_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_71_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_71_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_71_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_71_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_71_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_78_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_78_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_78_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_78_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_7_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_7_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_7_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_7_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_8_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_91_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_91_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_91_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_91_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_91_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_91_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_91_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[0]_i_91_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_133_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_133_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_133_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_133_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_134_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_134_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_134_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_134_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_134_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_134_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_134_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_134_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_135_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_135_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_135_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_135_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_135_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_135_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_135_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_135_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_138_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_138_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_138_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_138_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_147_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_147_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_147_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_147_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_147_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_147_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_147_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_147_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_148_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_148_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_148_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_148_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_148_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_148_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_148_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_148_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_151_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_151_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_151_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_151_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_151_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_151_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_151_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_152_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_152_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_152_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_152_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_152_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_152_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_152_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_152_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_16_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_16_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_16_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_16_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_187_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_187_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_187_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_187_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_189_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_189_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_189_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_189_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_189_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_189_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_189_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_189_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_205_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_205_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_205_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_205_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_214_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_214_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_214_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_214_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_214_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_214_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_214_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_214_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_215_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_215_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_215_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_215_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_215_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_215_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_215_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_215_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_216_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_216_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_216_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_216_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_216_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_216_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_216_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_216_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_218_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_218_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_218_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_218_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_218_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_25_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_25_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_25_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_25_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_25_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_25_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_25_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_25_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_264_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_264_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_264_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_264_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_264_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_264_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_264_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_264_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_265_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_265_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_265_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_265_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_265_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_265_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_265_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_265_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_26_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_26_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_26_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_26_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_26_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_26_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_26_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_26_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_290_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_290_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_290_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_290_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_290_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_290_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_290_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_291_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_291_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_291_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_291_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_291_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_291_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_291_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_29_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_29_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_29_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_29_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_29_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_29_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_29_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_29_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_30_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_30_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_30_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_30_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_30_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_30_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_30_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_30_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_33_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_33_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_33_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_33_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_3_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_3_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_3_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_3_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_42_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_42_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_42_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_42_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_42_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_42_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_42_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_42_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_43_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_43_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_43_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_43_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_43_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_43_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_43_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_43_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_46_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_46_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_46_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_46_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_46_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_46_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_46_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_46_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_47_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_47_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_47_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_47_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_47_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_47_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_47_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_47_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_4_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_4_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_4_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_4_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_4_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_4_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_4_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_6_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_6_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_6_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_82_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_82_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_82_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_82_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_91_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_91_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_91_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_91_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_91_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_91_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_91_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_91_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_92_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_92_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_92_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_92_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_92_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_92_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_92_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_92_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_95_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_95_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_95_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_95_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_95_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_95_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_95_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_95_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_96_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_96_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_96_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_96_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_96_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_96_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_96_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[3]_i_96_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_109_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_109_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_109_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_109_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_114_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_114_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_114_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_114_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_114_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_114_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_114_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_114_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_120_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_120_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_120_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_120_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_128_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_128_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_128_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_128_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_128_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_128_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_129_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_129_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_129_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_129_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_130_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_130_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_130_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_130_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_130_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_130_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_130_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_130_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_135_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_135_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_135_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_135_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_136_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_136_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_136_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_136_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_136_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_136_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_136_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_136_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_137_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_137_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_137_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_137_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_137_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_137_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_137_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_137_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_22_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_23_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_23_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_23_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_23_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_23_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_23_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_23_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_23_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_28_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_28_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_28_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_28_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_28_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_28_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_28_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_28_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_29_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_29_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_29_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_29_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_29_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_29_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_29_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_29_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_30_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_30_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_30_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_30_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_30_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_30_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_30_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_30_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_31_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_31_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_31_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_31_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_31_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_31_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_31_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_31_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_34_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_34_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_34_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_34_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_34_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_34_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_34_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_34_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_35_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_35_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_35_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_35_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_35_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_35_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_35_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_35_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_39_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_39_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_39_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_39_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_40_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_40_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_40_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_40_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_40_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_40_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_40_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_40_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_41_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_41_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_41_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_41_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_44_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_44_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_44_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_44_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_44_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_44_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_44_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_44_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_5_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_5_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_5_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_5_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_5_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_7_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_7_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_7_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_7_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_7_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_7_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_7_n_7\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_8_n_1\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_8_n_2\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_8_n_3\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_8_n_4\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_8_n_5\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_8_n_6\ : STD_LOGIC;
  signal \left_servo_angle_reg[7]_i_8_n_7\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal pwm_left1 : STD_LOGIC;
  signal pwm_left14_in : STD_LOGIC;
  signal pwm_left_i_101_n_0 : STD_LOGIC;
  signal pwm_left_i_104_n_0 : STD_LOGIC;
  signal pwm_left_i_107_n_0 : STD_LOGIC;
  signal pwm_left_i_108_n_0 : STD_LOGIC;
  signal pwm_left_i_10_n_0 : STD_LOGIC;
  signal pwm_left_i_115_n_0 : STD_LOGIC;
  signal pwm_left_i_116_n_0 : STD_LOGIC;
  signal pwm_left_i_117_n_0 : STD_LOGIC;
  signal pwm_left_i_11_n_0 : STD_LOGIC;
  signal pwm_left_i_129_n_0 : STD_LOGIC;
  signal pwm_left_i_12_n_0 : STD_LOGIC;
  signal pwm_left_i_130_n_0 : STD_LOGIC;
  signal pwm_left_i_131_n_0 : STD_LOGIC;
  signal pwm_left_i_132_n_0 : STD_LOGIC;
  signal pwm_left_i_133_n_0 : STD_LOGIC;
  signal pwm_left_i_134_n_0 : STD_LOGIC;
  signal pwm_left_i_135_n_0 : STD_LOGIC;
  signal pwm_left_i_136_n_0 : STD_LOGIC;
  signal pwm_left_i_137_n_0 : STD_LOGIC;
  signal pwm_left_i_138_n_0 : STD_LOGIC;
  signal pwm_left_i_139_n_0 : STD_LOGIC;
  signal pwm_left_i_13_n_0 : STD_LOGIC;
  signal pwm_left_i_140_n_0 : STD_LOGIC;
  signal pwm_left_i_141_n_0 : STD_LOGIC;
  signal pwm_left_i_142_n_0 : STD_LOGIC;
  signal pwm_left_i_143_n_0 : STD_LOGIC;
  signal pwm_left_i_14_n_0 : STD_LOGIC;
  signal pwm_left_i_15_n_0 : STD_LOGIC;
  signal pwm_left_i_162_n_0 : STD_LOGIC;
  signal pwm_left_i_163_n_0 : STD_LOGIC;
  signal pwm_left_i_164_n_0 : STD_LOGIC;
  signal pwm_left_i_165_n_0 : STD_LOGIC;
  signal pwm_left_i_166_n_0 : STD_LOGIC;
  signal pwm_left_i_167_n_0 : STD_LOGIC;
  signal pwm_left_i_168_n_0 : STD_LOGIC;
  signal pwm_left_i_169_n_0 : STD_LOGIC;
  signal pwm_left_i_170_n_0 : STD_LOGIC;
  signal pwm_left_i_171_n_0 : STD_LOGIC;
  signal pwm_left_i_172_n_0 : STD_LOGIC;
  signal pwm_left_i_174_n_0 : STD_LOGIC;
  signal pwm_left_i_175_n_0 : STD_LOGIC;
  signal pwm_left_i_176_n_0 : STD_LOGIC;
  signal pwm_left_i_177_n_0 : STD_LOGIC;
  signal pwm_left_i_17_n_0 : STD_LOGIC;
  signal pwm_left_i_188_n_0 : STD_LOGIC;
  signal pwm_left_i_189_n_0 : STD_LOGIC;
  signal pwm_left_i_18_n_0 : STD_LOGIC;
  signal pwm_left_i_190_n_0 : STD_LOGIC;
  signal pwm_left_i_191_n_0 : STD_LOGIC;
  signal pwm_left_i_192_n_0 : STD_LOGIC;
  signal pwm_left_i_193_n_0 : STD_LOGIC;
  signal pwm_left_i_194_n_0 : STD_LOGIC;
  signal pwm_left_i_195_n_0 : STD_LOGIC;
  signal pwm_left_i_19_n_0 : STD_LOGIC;
  signal pwm_left_i_1_n_0 : STD_LOGIC;
  signal pwm_left_i_20_n_0 : STD_LOGIC;
  signal pwm_left_i_22_n_0 : STD_LOGIC;
  signal pwm_left_i_232_n_0 : STD_LOGIC;
  signal pwm_left_i_233_n_0 : STD_LOGIC;
  signal pwm_left_i_234_n_0 : STD_LOGIC;
  signal pwm_left_i_235_n_0 : STD_LOGIC;
  signal pwm_left_i_236_n_0 : STD_LOGIC;
  signal pwm_left_i_237_n_0 : STD_LOGIC;
  signal pwm_left_i_238_n_0 : STD_LOGIC;
  signal pwm_left_i_239_n_0 : STD_LOGIC;
  signal pwm_left_i_23_n_0 : STD_LOGIC;
  signal pwm_left_i_240_n_0 : STD_LOGIC;
  signal pwm_left_i_241_n_0 : STD_LOGIC;
  signal pwm_left_i_242_n_0 : STD_LOGIC;
  signal pwm_left_i_243_n_0 : STD_LOGIC;
  signal pwm_left_i_244_n_0 : STD_LOGIC;
  signal pwm_left_i_245_n_0 : STD_LOGIC;
  signal pwm_left_i_246_n_0 : STD_LOGIC;
  signal pwm_left_i_247_n_0 : STD_LOGIC;
  signal pwm_left_i_248_n_0 : STD_LOGIC;
  signal pwm_left_i_249_n_0 : STD_LOGIC;
  signal pwm_left_i_24_n_0 : STD_LOGIC;
  signal pwm_left_i_250_n_0 : STD_LOGIC;
  signal pwm_left_i_251_n_0 : STD_LOGIC;
  signal pwm_left_i_252_n_0 : STD_LOGIC;
  signal pwm_left_i_253_n_0 : STD_LOGIC;
  signal pwm_left_i_254_n_0 : STD_LOGIC;
  signal pwm_left_i_255_n_0 : STD_LOGIC;
  signal pwm_left_i_256_n_0 : STD_LOGIC;
  signal pwm_left_i_257_n_0 : STD_LOGIC;
  signal pwm_left_i_258_n_0 : STD_LOGIC;
  signal pwm_left_i_259_n_0 : STD_LOGIC;
  signal pwm_left_i_25_n_0 : STD_LOGIC;
  signal pwm_left_i_260_n_0 : STD_LOGIC;
  signal pwm_left_i_261_n_0 : STD_LOGIC;
  signal pwm_left_i_262_n_0 : STD_LOGIC;
  signal pwm_left_i_263_n_0 : STD_LOGIC;
  signal pwm_left_i_264_n_0 : STD_LOGIC;
  signal pwm_left_i_265_n_0 : STD_LOGIC;
  signal pwm_left_i_266_n_0 : STD_LOGIC;
  signal pwm_left_i_267_n_0 : STD_LOGIC;
  signal pwm_left_i_268_n_0 : STD_LOGIC;
  signal pwm_left_i_269_n_0 : STD_LOGIC;
  signal pwm_left_i_270_n_0 : STD_LOGIC;
  signal pwm_left_i_271_n_0 : STD_LOGIC;
  signal pwm_left_i_272_n_0 : STD_LOGIC;
  signal pwm_left_i_273_n_0 : STD_LOGIC;
  signal pwm_left_i_274_n_0 : STD_LOGIC;
  signal pwm_left_i_275_n_0 : STD_LOGIC;
  signal pwm_left_i_276_n_0 : STD_LOGIC;
  signal pwm_left_i_277_n_0 : STD_LOGIC;
  signal pwm_left_i_278_n_0 : STD_LOGIC;
  signal pwm_left_i_279_n_0 : STD_LOGIC;
  signal pwm_left_i_27_n_0 : STD_LOGIC;
  signal pwm_left_i_280_n_0 : STD_LOGIC;
  signal pwm_left_i_281_n_0 : STD_LOGIC;
  signal pwm_left_i_282_n_0 : STD_LOGIC;
  signal pwm_left_i_283_n_0 : STD_LOGIC;
  signal pwm_left_i_284_n_0 : STD_LOGIC;
  signal pwm_left_i_285_n_0 : STD_LOGIC;
  signal pwm_left_i_286_n_0 : STD_LOGIC;
  signal pwm_left_i_287_n_0 : STD_LOGIC;
  signal pwm_left_i_288_n_0 : STD_LOGIC;
  signal pwm_left_i_289_n_0 : STD_LOGIC;
  signal pwm_left_i_28_n_0 : STD_LOGIC;
  signal pwm_left_i_290_n_0 : STD_LOGIC;
  signal pwm_left_i_291_n_0 : STD_LOGIC;
  signal pwm_left_i_292_n_0 : STD_LOGIC;
  signal pwm_left_i_293_n_0 : STD_LOGIC;
  signal pwm_left_i_294_n_0 : STD_LOGIC;
  signal pwm_left_i_295_n_0 : STD_LOGIC;
  signal pwm_left_i_296_n_0 : STD_LOGIC;
  signal pwm_left_i_297_n_0 : STD_LOGIC;
  signal pwm_left_i_298_n_0 : STD_LOGIC;
  signal pwm_left_i_299_n_0 : STD_LOGIC;
  signal pwm_left_i_29_n_0 : STD_LOGIC;
  signal pwm_left_i_300_n_0 : STD_LOGIC;
  signal pwm_left_i_301_n_0 : STD_LOGIC;
  signal pwm_left_i_30_n_0 : STD_LOGIC;
  signal pwm_left_i_314_n_0 : STD_LOGIC;
  signal pwm_left_i_315_n_0 : STD_LOGIC;
  signal pwm_left_i_316_n_0 : STD_LOGIC;
  signal pwm_left_i_317_n_0 : STD_LOGIC;
  signal pwm_left_i_318_n_0 : STD_LOGIC;
  signal pwm_left_i_319_n_0 : STD_LOGIC;
  signal pwm_left_i_31_n_0 : STD_LOGIC;
  signal pwm_left_i_320_n_0 : STD_LOGIC;
  signal pwm_left_i_321_n_0 : STD_LOGIC;
  signal pwm_left_i_322_n_0 : STD_LOGIC;
  signal pwm_left_i_323_n_0 : STD_LOGIC;
  signal pwm_left_i_324_n_0 : STD_LOGIC;
  signal pwm_left_i_325_n_0 : STD_LOGIC;
  signal pwm_left_i_326_n_0 : STD_LOGIC;
  signal pwm_left_i_327_n_0 : STD_LOGIC;
  signal pwm_left_i_328_n_0 : STD_LOGIC;
  signal pwm_left_i_329_n_0 : STD_LOGIC;
  signal pwm_left_i_32_n_0 : STD_LOGIC;
  signal pwm_left_i_330_n_0 : STD_LOGIC;
  signal pwm_left_i_331_n_0 : STD_LOGIC;
  signal pwm_left_i_332_n_0 : STD_LOGIC;
  signal pwm_left_i_333_n_0 : STD_LOGIC;
  signal pwm_left_i_334_n_0 : STD_LOGIC;
  signal pwm_left_i_335_n_0 : STD_LOGIC;
  signal pwm_left_i_336_n_0 : STD_LOGIC;
  signal pwm_left_i_337_n_0 : STD_LOGIC;
  signal pwm_left_i_338_n_0 : STD_LOGIC;
  signal pwm_left_i_339_n_0 : STD_LOGIC;
  signal pwm_left_i_33_n_0 : STD_LOGIC;
  signal pwm_left_i_340_n_0 : STD_LOGIC;
  signal pwm_left_i_341_n_0 : STD_LOGIC;
  signal pwm_left_i_342_n_0 : STD_LOGIC;
  signal pwm_left_i_343_n_0 : STD_LOGIC;
  signal pwm_left_i_344_n_0 : STD_LOGIC;
  signal pwm_left_i_345_n_0 : STD_LOGIC;
  signal pwm_left_i_346_n_0 : STD_LOGIC;
  signal pwm_left_i_347_n_0 : STD_LOGIC;
  signal pwm_left_i_348_n_0 : STD_LOGIC;
  signal pwm_left_i_349_n_0 : STD_LOGIC;
  signal pwm_left_i_34_n_0 : STD_LOGIC;
  signal pwm_left_i_350_n_0 : STD_LOGIC;
  signal pwm_left_i_351_n_0 : STD_LOGIC;
  signal pwm_left_i_352_n_0 : STD_LOGIC;
  signal pwm_left_i_353_n_0 : STD_LOGIC;
  signal pwm_left_i_368_n_0 : STD_LOGIC;
  signal pwm_left_i_369_n_0 : STD_LOGIC;
  signal pwm_left_i_36_n_0 : STD_LOGIC;
  signal pwm_left_i_370_n_0 : STD_LOGIC;
  signal pwm_left_i_371_n_0 : STD_LOGIC;
  signal pwm_left_i_372_n_0 : STD_LOGIC;
  signal pwm_left_i_373_n_0 : STD_LOGIC;
  signal pwm_left_i_374_n_0 : STD_LOGIC;
  signal pwm_left_i_375_n_0 : STD_LOGIC;
  signal pwm_left_i_378_n_0 : STD_LOGIC;
  signal pwm_left_i_379_n_0 : STD_LOGIC;
  signal pwm_left_i_37_n_0 : STD_LOGIC;
  signal pwm_left_i_380_n_0 : STD_LOGIC;
  signal pwm_left_i_382_n_0 : STD_LOGIC;
  signal pwm_left_i_383_n_0 : STD_LOGIC;
  signal pwm_left_i_384_n_0 : STD_LOGIC;
  signal pwm_left_i_387_n_0 : STD_LOGIC;
  signal pwm_left_i_388_n_0 : STD_LOGIC;
  signal pwm_left_i_389_n_0 : STD_LOGIC;
  signal pwm_left_i_38_n_0 : STD_LOGIC;
  signal pwm_left_i_390_n_0 : STD_LOGIC;
  signal pwm_left_i_391_n_0 : STD_LOGIC;
  signal pwm_left_i_392_n_0 : STD_LOGIC;
  signal pwm_left_i_393_n_0 : STD_LOGIC;
  signal pwm_left_i_394_n_0 : STD_LOGIC;
  signal pwm_left_i_395_n_0 : STD_LOGIC;
  signal pwm_left_i_396_n_0 : STD_LOGIC;
  signal pwm_left_i_397_n_0 : STD_LOGIC;
  signal pwm_left_i_398_n_0 : STD_LOGIC;
  signal pwm_left_i_399_n_0 : STD_LOGIC;
  signal pwm_left_i_39_n_0 : STD_LOGIC;
  signal pwm_left_i_400_n_0 : STD_LOGIC;
  signal pwm_left_i_401_n_0 : STD_LOGIC;
  signal pwm_left_i_402_n_0 : STD_LOGIC;
  signal pwm_left_i_403_n_0 : STD_LOGIC;
  signal pwm_left_i_404_n_0 : STD_LOGIC;
  signal pwm_left_i_405_n_0 : STD_LOGIC;
  signal pwm_left_i_406_n_0 : STD_LOGIC;
  signal pwm_left_i_40_n_0 : STD_LOGIC;
  signal pwm_left_i_41_n_0 : STD_LOGIC;
  signal pwm_left_i_421_n_0 : STD_LOGIC;
  signal pwm_left_i_422_n_0 : STD_LOGIC;
  signal pwm_left_i_423_n_0 : STD_LOGIC;
  signal pwm_left_i_424_n_0 : STD_LOGIC;
  signal pwm_left_i_425_n_0 : STD_LOGIC;
  signal pwm_left_i_426_n_0 : STD_LOGIC;
  signal pwm_left_i_427_n_0 : STD_LOGIC;
  signal pwm_left_i_428_n_0 : STD_LOGIC;
  signal pwm_left_i_429_n_0 : STD_LOGIC;
  signal pwm_left_i_430_n_0 : STD_LOGIC;
  signal pwm_left_i_431_n_0 : STD_LOGIC;
  signal pwm_left_i_432_n_0 : STD_LOGIC;
  signal pwm_left_i_433_n_0 : STD_LOGIC;
  signal pwm_left_i_434_n_0 : STD_LOGIC;
  signal pwm_left_i_435_n_0 : STD_LOGIC;
  signal pwm_left_i_437_n_0 : STD_LOGIC;
  signal pwm_left_i_438_n_0 : STD_LOGIC;
  signal pwm_left_i_439_n_0 : STD_LOGIC;
  signal pwm_left_i_43_n_0 : STD_LOGIC;
  signal pwm_left_i_440_n_0 : STD_LOGIC;
  signal pwm_left_i_441_n_0 : STD_LOGIC;
  signal pwm_left_i_442_n_0 : STD_LOGIC;
  signal pwm_left_i_443_n_0 : STD_LOGIC;
  signal pwm_left_i_444_n_0 : STD_LOGIC;
  signal pwm_left_i_445_n_0 : STD_LOGIC;
  signal pwm_left_i_446_n_0 : STD_LOGIC;
  signal pwm_left_i_447_n_0 : STD_LOGIC;
  signal pwm_left_i_448_n_0 : STD_LOGIC;
  signal pwm_left_i_449_n_0 : STD_LOGIC;
  signal pwm_left_i_44_n_0 : STD_LOGIC;
  signal pwm_left_i_450_n_0 : STD_LOGIC;
  signal pwm_left_i_451_n_0 : STD_LOGIC;
  signal pwm_left_i_453_n_0 : STD_LOGIC;
  signal pwm_left_i_45_n_0 : STD_LOGIC;
  signal pwm_left_i_462_n_0 : STD_LOGIC;
  signal pwm_left_i_463_n_0 : STD_LOGIC;
  signal pwm_left_i_464_n_0 : STD_LOGIC;
  signal pwm_left_i_465_n_0 : STD_LOGIC;
  signal pwm_left_i_466_n_0 : STD_LOGIC;
  signal pwm_left_i_467_n_0 : STD_LOGIC;
  signal pwm_left_i_468_n_0 : STD_LOGIC;
  signal pwm_left_i_46_n_0 : STD_LOGIC;
  signal pwm_left_i_470_n_0 : STD_LOGIC;
  signal pwm_left_i_471_n_0 : STD_LOGIC;
  signal pwm_left_i_472_n_0 : STD_LOGIC;
  signal pwm_left_i_473_n_0 : STD_LOGIC;
  signal pwm_left_i_474_n_0 : STD_LOGIC;
  signal pwm_left_i_475_n_0 : STD_LOGIC;
  signal pwm_left_i_476_n_0 : STD_LOGIC;
  signal pwm_left_i_477_n_0 : STD_LOGIC;
  signal pwm_left_i_478_n_0 : STD_LOGIC;
  signal pwm_left_i_479_n_0 : STD_LOGIC;
  signal pwm_left_i_47_n_0 : STD_LOGIC;
  signal pwm_left_i_480_n_0 : STD_LOGIC;
  signal pwm_left_i_481_n_0 : STD_LOGIC;
  signal pwm_left_i_482_n_0 : STD_LOGIC;
  signal pwm_left_i_483_n_0 : STD_LOGIC;
  signal pwm_left_i_484_n_0 : STD_LOGIC;
  signal pwm_left_i_48_n_0 : STD_LOGIC;
  signal pwm_left_i_49_n_0 : STD_LOGIC;
  signal pwm_left_i_50_n_0 : STD_LOGIC;
  signal pwm_left_i_52_n_0 : STD_LOGIC;
  signal pwm_left_i_53_n_0 : STD_LOGIC;
  signal pwm_left_i_54_n_0 : STD_LOGIC;
  signal pwm_left_i_55_n_0 : STD_LOGIC;
  signal pwm_left_i_56_n_0 : STD_LOGIC;
  signal pwm_left_i_57_n_0 : STD_LOGIC;
  signal pwm_left_i_58_n_0 : STD_LOGIC;
  signal pwm_left_i_59_n_0 : STD_LOGIC;
  signal pwm_left_i_62_n_0 : STD_LOGIC;
  signal pwm_left_i_63_n_0 : STD_LOGIC;
  signal pwm_left_i_64_n_0 : STD_LOGIC;
  signal pwm_left_i_65_n_0 : STD_LOGIC;
  signal pwm_left_i_66_n_0 : STD_LOGIC;
  signal pwm_left_i_67_n_0 : STD_LOGIC;
  signal pwm_left_i_68_n_0 : STD_LOGIC;
  signal pwm_left_i_69_n_0 : STD_LOGIC;
  signal pwm_left_i_6_n_0 : STD_LOGIC;
  signal pwm_left_i_70_n_0 : STD_LOGIC;
  signal pwm_left_i_71_n_0 : STD_LOGIC;
  signal pwm_left_i_72_n_0 : STD_LOGIC;
  signal pwm_left_i_73_n_0 : STD_LOGIC;
  signal pwm_left_i_74_n_0 : STD_LOGIC;
  signal pwm_left_i_75_n_0 : STD_LOGIC;
  signal pwm_left_i_76_n_0 : STD_LOGIC;
  signal pwm_left_i_77_n_0 : STD_LOGIC;
  signal pwm_left_i_78_n_0 : STD_LOGIC;
  signal pwm_left_i_79_n_0 : STD_LOGIC;
  signal pwm_left_i_80_n_0 : STD_LOGIC;
  signal pwm_left_i_81_n_0 : STD_LOGIC;
  signal pwm_left_i_82_n_0 : STD_LOGIC;
  signal pwm_left_i_83_n_0 : STD_LOGIC;
  signal pwm_left_i_86_n_0 : STD_LOGIC;
  signal pwm_left_i_89_n_0 : STD_LOGIC;
  signal pwm_left_i_8_n_0 : STD_LOGIC;
  signal pwm_left_i_90_n_0 : STD_LOGIC;
  signal pwm_left_i_91_n_0 : STD_LOGIC;
  signal pwm_left_i_92_n_0 : STD_LOGIC;
  signal pwm_left_i_93_n_0 : STD_LOGIC;
  signal pwm_left_i_94_n_0 : STD_LOGIC;
  signal pwm_left_i_95_n_0 : STD_LOGIC;
  signal pwm_left_i_96_n_0 : STD_LOGIC;
  signal pwm_left_i_9_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_110_n_7 : STD_LOGIC;
  signal pwm_left_reg_i_111_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_111_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_111_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_113_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_113_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_113_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_113_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_120_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_120_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_120_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_120_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_121_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_121_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_121_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_121_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_122_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_122_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_122_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_122_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_124_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_124_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_124_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_124_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_126_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_126_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_126_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_126_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_126_n_4 : STD_LOGIC;
  signal pwm_left_reg_i_126_n_5 : STD_LOGIC;
  signal pwm_left_reg_i_126_n_6 : STD_LOGIC;
  signal pwm_left_reg_i_126_n_7 : STD_LOGIC;
  signal pwm_left_reg_i_128_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_128_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_128_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_128_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_153_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_153_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_153_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_153_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_16_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_16_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_16_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_16_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_178_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_178_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_178_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_178_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_178_n_4 : STD_LOGIC;
  signal pwm_left_reg_i_178_n_5 : STD_LOGIC;
  signal pwm_left_reg_i_178_n_6 : STD_LOGIC;
  signal pwm_left_reg_i_178_n_7 : STD_LOGIC;
  signal pwm_left_reg_i_187_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_187_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_187_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_187_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_196_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_196_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_196_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_196_n_4 : STD_LOGIC;
  signal pwm_left_reg_i_196_n_5 : STD_LOGIC;
  signal pwm_left_reg_i_196_n_6 : STD_LOGIC;
  signal pwm_left_reg_i_196_n_7 : STD_LOGIC;
  signal pwm_left_reg_i_197_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_197_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_197_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_197_n_5 : STD_LOGIC;
  signal pwm_left_reg_i_197_n_6 : STD_LOGIC;
  signal pwm_left_reg_i_197_n_7 : STD_LOGIC;
  signal pwm_left_reg_i_198_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_198_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_198_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_199_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_199_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_199_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_199_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_199_n_4 : STD_LOGIC;
  signal pwm_left_reg_i_199_n_5 : STD_LOGIC;
  signal pwm_left_reg_i_199_n_6 : STD_LOGIC;
  signal pwm_left_reg_i_199_n_7 : STD_LOGIC;
  signal pwm_left_reg_i_200_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_200_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_200_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_200_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_200_n_4 : STD_LOGIC;
  signal pwm_left_reg_i_201_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_201_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_201_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_201_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_201_n_4 : STD_LOGIC;
  signal pwm_left_reg_i_201_n_5 : STD_LOGIC;
  signal pwm_left_reg_i_202_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_202_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_202_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_202_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_203_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_203_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_203_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_203_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_204_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_204_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_204_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_204_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_205_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_205_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_205_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_205_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_214_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_214_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_214_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_214_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_215_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_215_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_215_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_215_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_216_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_216_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_216_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_216_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_217_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_217_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_217_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_217_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_217_n_4 : STD_LOGIC;
  signal pwm_left_reg_i_217_n_5 : STD_LOGIC;
  signal pwm_left_reg_i_217_n_6 : STD_LOGIC;
  signal pwm_left_reg_i_217_n_7 : STD_LOGIC;
  signal pwm_left_reg_i_218_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_218_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_218_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_218_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_218_n_4 : STD_LOGIC;
  signal pwm_left_reg_i_218_n_5 : STD_LOGIC;
  signal pwm_left_reg_i_218_n_6 : STD_LOGIC;
  signal pwm_left_reg_i_218_n_7 : STD_LOGIC;
  signal pwm_left_reg_i_219_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_219_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_219_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_219_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_219_n_4 : STD_LOGIC;
  signal pwm_left_reg_i_219_n_5 : STD_LOGIC;
  signal pwm_left_reg_i_219_n_6 : STD_LOGIC;
  signal pwm_left_reg_i_219_n_7 : STD_LOGIC;
  signal pwm_left_reg_i_21_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_21_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_21_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_21_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_231_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_231_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_231_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_231_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_26_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_26_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_26_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_26_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_302_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_302_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_302_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_302_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_311_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_311_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_311_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_311_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_312_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_312_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_312_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_312_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_313_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_313_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_313_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_313_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_354_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_354_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_354_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_354_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_354_n_4 : STD_LOGIC;
  signal pwm_left_reg_i_354_n_5 : STD_LOGIC;
  signal pwm_left_reg_i_354_n_6 : STD_LOGIC;
  signal pwm_left_reg_i_354_n_7 : STD_LOGIC;
  signal pwm_left_reg_i_35_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_35_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_35_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_35_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_367_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_367_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_367_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_367_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_376_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_376_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_376_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_376_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_385_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_385_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_385_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_385_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_386_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_386_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_386_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_386_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_386_n_7 : STD_LOGIC;
  signal pwm_left_reg_i_3_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_3_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_3_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_407_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_407_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_407_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_407_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_407_n_4 : STD_LOGIC;
  signal pwm_left_reg_i_407_n_5 : STD_LOGIC;
  signal pwm_left_reg_i_407_n_6 : STD_LOGIC;
  signal pwm_left_reg_i_407_n_7 : STD_LOGIC;
  signal pwm_left_reg_i_420_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_420_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_420_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_420_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_42_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_42_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_42_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_42_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_436_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_436_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_436_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_436_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_436_n_4 : STD_LOGIC;
  signal pwm_left_reg_i_436_n_5 : STD_LOGIC;
  signal pwm_left_reg_i_436_n_6 : STD_LOGIC;
  signal pwm_left_reg_i_436_n_7 : STD_LOGIC;
  signal pwm_left_reg_i_469_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_469_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_469_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_469_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_469_n_4 : STD_LOGIC;
  signal pwm_left_reg_i_4_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_4_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_4_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_4_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_51_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_51_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_51_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_51_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_5_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_5_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_5_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_5_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_60_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_60_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_61_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_61_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_61_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_61_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_7_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_7_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_7_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_7_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_84_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_84_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_84_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_84_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_85_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_85_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_85_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_85_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_97_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_97_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_97_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_97_n_3 : STD_LOGIC;
  signal pwm_right1 : STD_LOGIC;
  signal pwm_right_i_103_n_0 : STD_LOGIC;
  signal pwm_right_i_10_n_0 : STD_LOGIC;
  signal pwm_right_i_113_n_0 : STD_LOGIC;
  signal pwm_right_i_11_n_0 : STD_LOGIC;
  signal pwm_right_i_120_n_0 : STD_LOGIC;
  signal pwm_right_i_121_n_0 : STD_LOGIC;
  signal pwm_right_i_122_n_0 : STD_LOGIC;
  signal pwm_right_i_123_n_0 : STD_LOGIC;
  signal pwm_right_i_129_n_0 : STD_LOGIC;
  signal pwm_right_i_12_n_0 : STD_LOGIC;
  signal pwm_right_i_130_n_0 : STD_LOGIC;
  signal pwm_right_i_131_n_0 : STD_LOGIC;
  signal pwm_right_i_132_n_0 : STD_LOGIC;
  signal pwm_right_i_133_n_0 : STD_LOGIC;
  signal pwm_right_i_134_n_0 : STD_LOGIC;
  signal pwm_right_i_135_n_0 : STD_LOGIC;
  signal pwm_right_i_138_n_0 : STD_LOGIC;
  signal pwm_right_i_13_n_0 : STD_LOGIC;
  signal pwm_right_i_148_n_0 : STD_LOGIC;
  signal pwm_right_i_149_n_0 : STD_LOGIC;
  signal pwm_right_i_14_n_0 : STD_LOGIC;
  signal pwm_right_i_150_n_0 : STD_LOGIC;
  signal pwm_right_i_151_n_0 : STD_LOGIC;
  signal pwm_right_i_152_n_0 : STD_LOGIC;
  signal pwm_right_i_153_n_0 : STD_LOGIC;
  signal pwm_right_i_154_n_0 : STD_LOGIC;
  signal pwm_right_i_155_n_0 : STD_LOGIC;
  signal pwm_right_i_15_n_0 : STD_LOGIC;
  signal pwm_right_i_166_n_0 : STD_LOGIC;
  signal pwm_right_i_167_n_0 : STD_LOGIC;
  signal pwm_right_i_168_n_0 : STD_LOGIC;
  signal pwm_right_i_169_n_0 : STD_LOGIC;
  signal pwm_right_i_170_n_0 : STD_LOGIC;
  signal pwm_right_i_171_n_0 : STD_LOGIC;
  signal pwm_right_i_172_n_0 : STD_LOGIC;
  signal pwm_right_i_173_n_0 : STD_LOGIC;
  signal pwm_right_i_17_n_0 : STD_LOGIC;
  signal pwm_right_i_188_n_0 : STD_LOGIC;
  signal pwm_right_i_189_n_0 : STD_LOGIC;
  signal pwm_right_i_18_n_0 : STD_LOGIC;
  signal pwm_right_i_190_n_0 : STD_LOGIC;
  signal pwm_right_i_191_n_0 : STD_LOGIC;
  signal pwm_right_i_192_n_0 : STD_LOGIC;
  signal pwm_right_i_193_n_0 : STD_LOGIC;
  signal pwm_right_i_194_n_0 : STD_LOGIC;
  signal pwm_right_i_195_n_0 : STD_LOGIC;
  signal pwm_right_i_196_n_0 : STD_LOGIC;
  signal pwm_right_i_197_n_0 : STD_LOGIC;
  signal pwm_right_i_198_n_0 : STD_LOGIC;
  signal pwm_right_i_19_n_0 : STD_LOGIC;
  signal pwm_right_i_1_n_0 : STD_LOGIC;
  signal pwm_right_i_200_n_0 : STD_LOGIC;
  signal pwm_right_i_201_n_0 : STD_LOGIC;
  signal pwm_right_i_202_n_0 : STD_LOGIC;
  signal pwm_right_i_203_n_0 : STD_LOGIC;
  signal pwm_right_i_20_n_0 : STD_LOGIC;
  signal pwm_right_i_218_n_0 : STD_LOGIC;
  signal pwm_right_i_219_n_0 : STD_LOGIC;
  signal pwm_right_i_21_n_0 : STD_LOGIC;
  signal pwm_right_i_220_n_0 : STD_LOGIC;
  signal pwm_right_i_221_n_0 : STD_LOGIC;
  signal pwm_right_i_222_n_0 : STD_LOGIC;
  signal pwm_right_i_223_n_0 : STD_LOGIC;
  signal pwm_right_i_224_n_0 : STD_LOGIC;
  signal pwm_right_i_225_n_0 : STD_LOGIC;
  signal pwm_right_i_226_n_0 : STD_LOGIC;
  signal pwm_right_i_227_n_0 : STD_LOGIC;
  signal pwm_right_i_228_n_0 : STD_LOGIC;
  signal pwm_right_i_229_n_0 : STD_LOGIC;
  signal pwm_right_i_22_n_0 : STD_LOGIC;
  signal pwm_right_i_230_n_0 : STD_LOGIC;
  signal pwm_right_i_231_n_0 : STD_LOGIC;
  signal pwm_right_i_233_n_0 : STD_LOGIC;
  signal pwm_right_i_234_n_0 : STD_LOGIC;
  signal pwm_right_i_235_n_0 : STD_LOGIC;
  signal pwm_right_i_236_n_0 : STD_LOGIC;
  signal pwm_right_i_238_n_0 : STD_LOGIC;
  signal pwm_right_i_239_n_0 : STD_LOGIC;
  signal pwm_right_i_23_n_0 : STD_LOGIC;
  signal pwm_right_i_240_n_0 : STD_LOGIC;
  signal pwm_right_i_241_n_0 : STD_LOGIC;
  signal pwm_right_i_24_n_0 : STD_LOGIC;
  signal pwm_right_i_267_n_0 : STD_LOGIC;
  signal pwm_right_i_268_n_0 : STD_LOGIC;
  signal pwm_right_i_269_n_0 : STD_LOGIC;
  signal pwm_right_i_26_n_0 : STD_LOGIC;
  signal pwm_right_i_270_n_0 : STD_LOGIC;
  signal pwm_right_i_271_n_0 : STD_LOGIC;
  signal pwm_right_i_272_n_0 : STD_LOGIC;
  signal pwm_right_i_273_n_0 : STD_LOGIC;
  signal pwm_right_i_274_n_0 : STD_LOGIC;
  signal pwm_right_i_27_n_0 : STD_LOGIC;
  signal pwm_right_i_289_n_0 : STD_LOGIC;
  signal pwm_right_i_28_n_0 : STD_LOGIC;
  signal pwm_right_i_290_n_0 : STD_LOGIC;
  signal pwm_right_i_291_n_0 : STD_LOGIC;
  signal pwm_right_i_292_n_0 : STD_LOGIC;
  signal pwm_right_i_293_n_0 : STD_LOGIC;
  signal pwm_right_i_294_n_0 : STD_LOGIC;
  signal pwm_right_i_295_n_0 : STD_LOGIC;
  signal pwm_right_i_296_n_0 : STD_LOGIC;
  signal pwm_right_i_297_n_0 : STD_LOGIC;
  signal pwm_right_i_298_n_0 : STD_LOGIC;
  signal pwm_right_i_299_n_0 : STD_LOGIC;
  signal pwm_right_i_29_n_0 : STD_LOGIC;
  signal pwm_right_i_300_n_0 : STD_LOGIC;
  signal pwm_right_i_301_n_0 : STD_LOGIC;
  signal pwm_right_i_302_n_0 : STD_LOGIC;
  signal pwm_right_i_303_n_0 : STD_LOGIC;
  signal pwm_right_i_304_n_0 : STD_LOGIC;
  signal pwm_right_i_305_n_0 : STD_LOGIC;
  signal pwm_right_i_306_n_0 : STD_LOGIC;
  signal pwm_right_i_307_n_0 : STD_LOGIC;
  signal pwm_right_i_308_n_0 : STD_LOGIC;
  signal pwm_right_i_309_n_0 : STD_LOGIC;
  signal pwm_right_i_310_n_0 : STD_LOGIC;
  signal pwm_right_i_311_n_0 : STD_LOGIC;
  signal pwm_right_i_312_n_0 : STD_LOGIC;
  signal pwm_right_i_31_n_0 : STD_LOGIC;
  signal pwm_right_i_325_n_0 : STD_LOGIC;
  signal pwm_right_i_326_n_0 : STD_LOGIC;
  signal pwm_right_i_327_n_0 : STD_LOGIC;
  signal pwm_right_i_328_n_0 : STD_LOGIC;
  signal pwm_right_i_329_n_0 : STD_LOGIC;
  signal pwm_right_i_32_n_0 : STD_LOGIC;
  signal pwm_right_i_330_n_0 : STD_LOGIC;
  signal pwm_right_i_331_n_0 : STD_LOGIC;
  signal pwm_right_i_332_n_0 : STD_LOGIC;
  signal pwm_right_i_333_n_0 : STD_LOGIC;
  signal pwm_right_i_334_n_0 : STD_LOGIC;
  signal pwm_right_i_335_n_0 : STD_LOGIC;
  signal pwm_right_i_336_n_0 : STD_LOGIC;
  signal pwm_right_i_337_n_0 : STD_LOGIC;
  signal pwm_right_i_338_n_0 : STD_LOGIC;
  signal pwm_right_i_339_n_0 : STD_LOGIC;
  signal pwm_right_i_33_n_0 : STD_LOGIC;
  signal pwm_right_i_340_n_0 : STD_LOGIC;
  signal pwm_right_i_341_n_0 : STD_LOGIC;
  signal pwm_right_i_342_n_0 : STD_LOGIC;
  signal pwm_right_i_343_n_0 : STD_LOGIC;
  signal pwm_right_i_344_n_0 : STD_LOGIC;
  signal pwm_right_i_345_n_0 : STD_LOGIC;
  signal pwm_right_i_346_n_0 : STD_LOGIC;
  signal pwm_right_i_347_n_0 : STD_LOGIC;
  signal pwm_right_i_348_n_0 : STD_LOGIC;
  signal pwm_right_i_349_n_0 : STD_LOGIC;
  signal pwm_right_i_34_n_0 : STD_LOGIC;
  signal pwm_right_i_350_n_0 : STD_LOGIC;
  signal pwm_right_i_351_n_0 : STD_LOGIC;
  signal pwm_right_i_352_n_0 : STD_LOGIC;
  signal pwm_right_i_353_n_0 : STD_LOGIC;
  signal pwm_right_i_354_n_0 : STD_LOGIC;
  signal pwm_right_i_355_n_0 : STD_LOGIC;
  signal pwm_right_i_356_n_0 : STD_LOGIC;
  signal pwm_right_i_357_n_0 : STD_LOGIC;
  signal pwm_right_i_358_n_0 : STD_LOGIC;
  signal pwm_right_i_359_n_0 : STD_LOGIC;
  signal pwm_right_i_35_n_0 : STD_LOGIC;
  signal pwm_right_i_360_n_0 : STD_LOGIC;
  signal pwm_right_i_361_n_0 : STD_LOGIC;
  signal pwm_right_i_362_n_0 : STD_LOGIC;
  signal pwm_right_i_363_n_0 : STD_LOGIC;
  signal pwm_right_i_364_n_0 : STD_LOGIC;
  signal pwm_right_i_365_n_0 : STD_LOGIC;
  signal pwm_right_i_366_n_0 : STD_LOGIC;
  signal pwm_right_i_367_n_0 : STD_LOGIC;
  signal pwm_right_i_368_n_0 : STD_LOGIC;
  signal pwm_right_i_369_n_0 : STD_LOGIC;
  signal pwm_right_i_36_n_0 : STD_LOGIC;
  signal pwm_right_i_370_n_0 : STD_LOGIC;
  signal pwm_right_i_371_n_0 : STD_LOGIC;
  signal pwm_right_i_372_n_0 : STD_LOGIC;
  signal pwm_right_i_373_n_0 : STD_LOGIC;
  signal pwm_right_i_374_n_0 : STD_LOGIC;
  signal pwm_right_i_375_n_0 : STD_LOGIC;
  signal pwm_right_i_376_n_0 : STD_LOGIC;
  signal pwm_right_i_377_n_0 : STD_LOGIC;
  signal pwm_right_i_378_n_0 : STD_LOGIC;
  signal pwm_right_i_379_n_0 : STD_LOGIC;
  signal pwm_right_i_380_n_0 : STD_LOGIC;
  signal pwm_right_i_381_n_0 : STD_LOGIC;
  signal pwm_right_i_382_n_0 : STD_LOGIC;
  signal pwm_right_i_383_n_0 : STD_LOGIC;
  signal pwm_right_i_384_n_0 : STD_LOGIC;
  signal pwm_right_i_385_n_0 : STD_LOGIC;
  signal pwm_right_i_386_n_0 : STD_LOGIC;
  signal pwm_right_i_387_n_0 : STD_LOGIC;
  signal pwm_right_i_388_n_0 : STD_LOGIC;
  signal pwm_right_i_38_n_0 : STD_LOGIC;
  signal pwm_right_i_39_n_0 : STD_LOGIC;
  signal pwm_right_i_403_n_0 : STD_LOGIC;
  signal pwm_right_i_404_n_0 : STD_LOGIC;
  signal pwm_right_i_405_n_0 : STD_LOGIC;
  signal pwm_right_i_406_n_0 : STD_LOGIC;
  signal pwm_right_i_407_n_0 : STD_LOGIC;
  signal pwm_right_i_408_n_0 : STD_LOGIC;
  signal pwm_right_i_409_n_0 : STD_LOGIC;
  signal pwm_right_i_40_n_0 : STD_LOGIC;
  signal pwm_right_i_410_n_0 : STD_LOGIC;
  signal pwm_right_i_413_n_0 : STD_LOGIC;
  signal pwm_right_i_414_n_0 : STD_LOGIC;
  signal pwm_right_i_415_n_0 : STD_LOGIC;
  signal pwm_right_i_417_n_0 : STD_LOGIC;
  signal pwm_right_i_418_n_0 : STD_LOGIC;
  signal pwm_right_i_419_n_0 : STD_LOGIC;
  signal pwm_right_i_41_n_0 : STD_LOGIC;
  signal pwm_right_i_422_n_0 : STD_LOGIC;
  signal pwm_right_i_423_n_0 : STD_LOGIC;
  signal pwm_right_i_424_n_0 : STD_LOGIC;
  signal pwm_right_i_425_n_0 : STD_LOGIC;
  signal pwm_right_i_426_n_0 : STD_LOGIC;
  signal pwm_right_i_427_n_0 : STD_LOGIC;
  signal pwm_right_i_428_n_0 : STD_LOGIC;
  signal pwm_right_i_429_n_0 : STD_LOGIC;
  signal pwm_right_i_42_n_0 : STD_LOGIC;
  signal pwm_right_i_430_n_0 : STD_LOGIC;
  signal pwm_right_i_431_n_0 : STD_LOGIC;
  signal pwm_right_i_432_n_0 : STD_LOGIC;
  signal pwm_right_i_433_n_0 : STD_LOGIC;
  signal pwm_right_i_434_n_0 : STD_LOGIC;
  signal pwm_right_i_435_n_0 : STD_LOGIC;
  signal pwm_right_i_436_n_0 : STD_LOGIC;
  signal pwm_right_i_437_n_0 : STD_LOGIC;
  signal pwm_right_i_438_n_0 : STD_LOGIC;
  signal pwm_right_i_439_n_0 : STD_LOGIC;
  signal pwm_right_i_43_n_0 : STD_LOGIC;
  signal pwm_right_i_440_n_0 : STD_LOGIC;
  signal pwm_right_i_441_n_0 : STD_LOGIC;
  signal pwm_right_i_443_n_0 : STD_LOGIC;
  signal pwm_right_i_44_n_0 : STD_LOGIC;
  signal pwm_right_i_452_n_0 : STD_LOGIC;
  signal pwm_right_i_453_n_0 : STD_LOGIC;
  signal pwm_right_i_454_n_0 : STD_LOGIC;
  signal pwm_right_i_455_n_0 : STD_LOGIC;
  signal pwm_right_i_456_n_0 : STD_LOGIC;
  signal pwm_right_i_457_n_0 : STD_LOGIC;
  signal pwm_right_i_458_n_0 : STD_LOGIC;
  signal pwm_right_i_459_n_0 : STD_LOGIC;
  signal pwm_right_i_45_n_0 : STD_LOGIC;
  signal pwm_right_i_460_n_0 : STD_LOGIC;
  signal pwm_right_i_461_n_0 : STD_LOGIC;
  signal pwm_right_i_462_n_0 : STD_LOGIC;
  signal pwm_right_i_463_n_0 : STD_LOGIC;
  signal pwm_right_i_464_n_0 : STD_LOGIC;
  signal pwm_right_i_465_n_0 : STD_LOGIC;
  signal pwm_right_i_467_n_0 : STD_LOGIC;
  signal pwm_right_i_468_n_0 : STD_LOGIC;
  signal pwm_right_i_469_n_0 : STD_LOGIC;
  signal pwm_right_i_470_n_0 : STD_LOGIC;
  signal pwm_right_i_471_n_0 : STD_LOGIC;
  signal pwm_right_i_472_n_0 : STD_LOGIC;
  signal pwm_right_i_473_n_0 : STD_LOGIC;
  signal pwm_right_i_474_n_0 : STD_LOGIC;
  signal pwm_right_i_475_n_0 : STD_LOGIC;
  signal pwm_right_i_476_n_0 : STD_LOGIC;
  signal pwm_right_i_477_n_0 : STD_LOGIC;
  signal pwm_right_i_478_n_0 : STD_LOGIC;
  signal pwm_right_i_479_n_0 : STD_LOGIC;
  signal pwm_right_i_480_n_0 : STD_LOGIC;
  signal pwm_right_i_481_n_0 : STD_LOGIC;
  signal pwm_right_i_483_n_0 : STD_LOGIC;
  signal pwm_right_i_484_n_0 : STD_LOGIC;
  signal pwm_right_i_485_n_0 : STD_LOGIC;
  signal pwm_right_i_486_n_0 : STD_LOGIC;
  signal pwm_right_i_487_n_0 : STD_LOGIC;
  signal pwm_right_i_488_n_0 : STD_LOGIC;
  signal pwm_right_i_489_n_0 : STD_LOGIC;
  signal pwm_right_i_48_n_0 : STD_LOGIC;
  signal pwm_right_i_490_n_0 : STD_LOGIC;
  signal pwm_right_i_491_n_0 : STD_LOGIC;
  signal pwm_right_i_492_n_0 : STD_LOGIC;
  signal pwm_right_i_493_n_0 : STD_LOGIC;
  signal pwm_right_i_494_n_0 : STD_LOGIC;
  signal pwm_right_i_495_n_0 : STD_LOGIC;
  signal pwm_right_i_496_n_0 : STD_LOGIC;
  signal pwm_right_i_497_n_0 : STD_LOGIC;
  signal pwm_right_i_49_n_0 : STD_LOGIC;
  signal pwm_right_i_50_n_0 : STD_LOGIC;
  signal pwm_right_i_51_n_0 : STD_LOGIC;
  signal pwm_right_i_52_n_0 : STD_LOGIC;
  signal pwm_right_i_53_n_0 : STD_LOGIC;
  signal pwm_right_i_54_n_0 : STD_LOGIC;
  signal pwm_right_i_55_n_0 : STD_LOGIC;
  signal pwm_right_i_57_n_0 : STD_LOGIC;
  signal pwm_right_i_58_n_0 : STD_LOGIC;
  signal pwm_right_i_59_n_0 : STD_LOGIC;
  signal pwm_right_i_60_n_0 : STD_LOGIC;
  signal pwm_right_i_61_n_0 : STD_LOGIC;
  signal pwm_right_i_62_n_0 : STD_LOGIC;
  signal pwm_right_i_63_n_0 : STD_LOGIC;
  signal pwm_right_i_65_n_0 : STD_LOGIC;
  signal pwm_right_i_66_n_0 : STD_LOGIC;
  signal pwm_right_i_67_n_0 : STD_LOGIC;
  signal pwm_right_i_68_n_0 : STD_LOGIC;
  signal pwm_right_i_69_n_0 : STD_LOGIC;
  signal pwm_right_i_6_n_0 : STD_LOGIC;
  signal pwm_right_i_70_n_0 : STD_LOGIC;
  signal pwm_right_i_71_n_0 : STD_LOGIC;
  signal pwm_right_i_72_n_0 : STD_LOGIC;
  signal pwm_right_i_75_n_0 : STD_LOGIC;
  signal pwm_right_i_76_n_0 : STD_LOGIC;
  signal pwm_right_i_77_n_0 : STD_LOGIC;
  signal pwm_right_i_78_n_0 : STD_LOGIC;
  signal pwm_right_i_79_n_0 : STD_LOGIC;
  signal pwm_right_i_80_n_0 : STD_LOGIC;
  signal pwm_right_i_81_n_0 : STD_LOGIC;
  signal pwm_right_i_82_n_0 : STD_LOGIC;
  signal pwm_right_i_83_n_0 : STD_LOGIC;
  signal pwm_right_i_84_n_0 : STD_LOGIC;
  signal pwm_right_i_85_n_0 : STD_LOGIC;
  signal pwm_right_i_86_n_0 : STD_LOGIC;
  signal pwm_right_i_87_n_0 : STD_LOGIC;
  signal pwm_right_i_88_n_0 : STD_LOGIC;
  signal pwm_right_i_89_n_0 : STD_LOGIC;
  signal pwm_right_i_8_n_0 : STD_LOGIC;
  signal pwm_right_i_90_n_0 : STD_LOGIC;
  signal pwm_right_i_91_n_0 : STD_LOGIC;
  signal pwm_right_i_92_n_0 : STD_LOGIC;
  signal pwm_right_i_93_n_0 : STD_LOGIC;
  signal pwm_right_i_94_n_0 : STD_LOGIC;
  signal pwm_right_i_95_n_0 : STD_LOGIC;
  signal pwm_right_i_96_n_0 : STD_LOGIC;
  signal pwm_right_i_97_n_0 : STD_LOGIC;
  signal pwm_right_i_9_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_106_n_7 : STD_LOGIC;
  signal pwm_right_reg_i_107_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_107_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_107_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_109_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_109_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_109_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_109_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_125_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_125_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_125_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_125_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_126_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_126_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_126_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_126_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_126_n_4 : STD_LOGIC;
  signal pwm_right_reg_i_126_n_5 : STD_LOGIC;
  signal pwm_right_reg_i_126_n_6 : STD_LOGIC;
  signal pwm_right_reg_i_126_n_7 : STD_LOGIC;
  signal pwm_right_reg_i_128_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_128_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_128_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_128_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_143_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_143_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_143_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_143_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_145_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_145_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_145_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_145_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_146_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_146_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_146_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_146_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_156_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_156_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_156_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_156_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_156_n_4 : STD_LOGIC;
  signal pwm_right_reg_i_156_n_5 : STD_LOGIC;
  signal pwm_right_reg_i_156_n_6 : STD_LOGIC;
  signal pwm_right_reg_i_156_n_7 : STD_LOGIC;
  signal pwm_right_reg_i_165_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_165_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_165_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_165_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_16_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_16_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_16_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_16_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_174_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_174_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_174_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_174_n_4 : STD_LOGIC;
  signal pwm_right_reg_i_174_n_5 : STD_LOGIC;
  signal pwm_right_reg_i_174_n_6 : STD_LOGIC;
  signal pwm_right_reg_i_174_n_7 : STD_LOGIC;
  signal pwm_right_reg_i_175_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_175_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_175_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_175_n_5 : STD_LOGIC;
  signal pwm_right_reg_i_175_n_6 : STD_LOGIC;
  signal pwm_right_reg_i_175_n_7 : STD_LOGIC;
  signal pwm_right_reg_i_176_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_176_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_176_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_177_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_177_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_177_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_177_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_179_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_179_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_179_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_179_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_204_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_204_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_204_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_204_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_204_n_4 : STD_LOGIC;
  signal pwm_right_reg_i_204_n_5 : STD_LOGIC;
  signal pwm_right_reg_i_204_n_6 : STD_LOGIC;
  signal pwm_right_reg_i_204_n_7 : STD_LOGIC;
  signal pwm_right_reg_i_205_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_205_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_205_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_205_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_205_n_4 : STD_LOGIC;
  signal pwm_right_reg_i_205_n_5 : STD_LOGIC;
  signal pwm_right_reg_i_205_n_6 : STD_LOGIC;
  signal pwm_right_reg_i_205_n_7 : STD_LOGIC;
  signal pwm_right_reg_i_217_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_217_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_217_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_217_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_232_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_232_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_232_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_232_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_232_n_4 : STD_LOGIC;
  signal pwm_right_reg_i_232_n_5 : STD_LOGIC;
  signal pwm_right_reg_i_232_n_6 : STD_LOGIC;
  signal pwm_right_reg_i_232_n_7 : STD_LOGIC;
  signal pwm_right_reg_i_237_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_237_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_237_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_237_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_250_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_250_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_250_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_250_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_259_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_259_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_259_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_259_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_25_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_25_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_25_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_25_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_260_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_260_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_260_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_260_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_261_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_261_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_261_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_261_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_262_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_262_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_262_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_262_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_263_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_263_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_263_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_263_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_264_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_264_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_264_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_264_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_264_n_4 : STD_LOGIC;
  signal pwm_right_reg_i_264_n_5 : STD_LOGIC;
  signal pwm_right_reg_i_264_n_6 : STD_LOGIC;
  signal pwm_right_reg_i_264_n_7 : STD_LOGIC;
  signal pwm_right_reg_i_265_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_265_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_265_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_265_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_265_n_4 : STD_LOGIC;
  signal pwm_right_reg_i_265_n_5 : STD_LOGIC;
  signal pwm_right_reg_i_266_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_266_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_266_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_266_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_266_n_4 : STD_LOGIC;
  signal pwm_right_reg_i_275_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_275_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_275_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_275_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_275_n_4 : STD_LOGIC;
  signal pwm_right_reg_i_275_n_5 : STD_LOGIC;
  signal pwm_right_reg_i_275_n_6 : STD_LOGIC;
  signal pwm_right_reg_i_275_n_7 : STD_LOGIC;
  signal pwm_right_reg_i_288_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_288_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_288_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_288_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_30_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_30_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_30_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_30_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_313_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_313_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_313_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_313_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_322_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_322_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_322_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_322_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_323_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_323_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_323_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_323_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_324_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_324_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_324_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_324_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_37_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_37_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_37_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_37_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_389_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_389_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_389_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_389_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_389_n_4 : STD_LOGIC;
  signal pwm_right_reg_i_389_n_5 : STD_LOGIC;
  signal pwm_right_reg_i_389_n_6 : STD_LOGIC;
  signal pwm_right_reg_i_389_n_7 : STD_LOGIC;
  signal pwm_right_reg_i_3_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_3_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_3_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_3_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_402_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_402_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_402_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_402_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_411_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_411_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_411_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_411_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_420_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_420_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_420_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_420_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_421_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_421_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_421_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_421_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_421_n_7 : STD_LOGIC;
  signal pwm_right_reg_i_466_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_466_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_466_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_466_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_466_n_4 : STD_LOGIC;
  signal pwm_right_reg_i_466_n_5 : STD_LOGIC;
  signal pwm_right_reg_i_466_n_6 : STD_LOGIC;
  signal pwm_right_reg_i_466_n_7 : STD_LOGIC;
  signal pwm_right_reg_i_46_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_47_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_47_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_47_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_47_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_482_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_482_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_482_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_482_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_482_n_4 : STD_LOGIC;
  signal pwm_right_reg_i_4_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_4_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_4_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_4_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_56_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_56_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_56_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_56_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_5_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_5_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_5_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_5_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_64_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_64_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_64_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_64_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_73_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_73_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_73_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_73_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_7_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_7_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_7_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_7_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_98_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_98_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_98_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_98_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_99_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_99_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_99_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_99_n_3 : STD_LOGIC;
  signal rightServo0 : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal rightServo2_n_100 : STD_LOGIC;
  signal rightServo2_n_101 : STD_LOGIC;
  signal rightServo2_n_102 : STD_LOGIC;
  signal rightServo2_n_103 : STD_LOGIC;
  signal rightServo2_n_104 : STD_LOGIC;
  signal rightServo2_n_105 : STD_LOGIC;
  signal rightServo2_n_82 : STD_LOGIC;
  signal rightServo2_n_83 : STD_LOGIC;
  signal rightServo2_n_84 : STD_LOGIC;
  signal rightServo2_n_85 : STD_LOGIC;
  signal rightServo2_n_86 : STD_LOGIC;
  signal rightServo2_n_87 : STD_LOGIC;
  signal rightServo2_n_88 : STD_LOGIC;
  signal rightServo2_n_89 : STD_LOGIC;
  signal rightServo2_n_90 : STD_LOGIC;
  signal rightServo2_n_91 : STD_LOGIC;
  signal rightServo2_n_92 : STD_LOGIC;
  signal rightServo2_n_93 : STD_LOGIC;
  signal rightServo2_n_94 : STD_LOGIC;
  signal rightServo2_n_95 : STD_LOGIC;
  signal rightServo2_n_96 : STD_LOGIC;
  signal rightServo2_n_97 : STD_LOGIC;
  signal rightServo2_n_98 : STD_LOGIC;
  signal rightServo2_n_99 : STD_LOGIC;
  signal right_servo_angle10_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal right_servo_angle3 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal \right_servo_angle[0]_i_100_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_101_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_102_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_103_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_104_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_105_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_106_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_107_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_108_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_109_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_10_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_110_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_111_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_112_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_113_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_114_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_118_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_119_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_11_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_120_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_121_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_122_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_123_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_124_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_125_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_127_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_128_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_129_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_12_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_130_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_131_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_132_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_133_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_134_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_136_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_137_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_138_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_139_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_13_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_140_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_141_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_142_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_143_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_145_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_146_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_147_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_148_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_149_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_150_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_151_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_152_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_153_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_154_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_155_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_156_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_157_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_158_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_15_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_160_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_161_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_162_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_163_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_164_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_165_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_166_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_167_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_168_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_169_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_16_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_170_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_171_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_172_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_173_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_174_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_176_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_177_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_178_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_179_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_17_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_180_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_181_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_182_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_183_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_185_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_186_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_187_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_188_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_189_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_18_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_190_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_191_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_192_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_194_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_195_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_196_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_197_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_198_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_199_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_19_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_1_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_200_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_201_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_202_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_203_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_204_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_205_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_206_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_207_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_208_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_209_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_20_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_210_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_211_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_21_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_22_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_23_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_25_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_26_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_27_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_28_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_29_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_30_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_31_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_32_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_38_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_39_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_3_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_40_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_41_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_42_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_43_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_44_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_45_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_46_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_48_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_49_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_50_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_51_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_52_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_53_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_54_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_55_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_58_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_59_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_60_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_61_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_62_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_63_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_64_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_65_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_66_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_67_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_68_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_69_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_6_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_70_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_71_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_72_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_73_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_74_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_75_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_76_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_77_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_78_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_79_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_7_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_81_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_82_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_83_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_84_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_85_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_86_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_87_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_88_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_90_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_91_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_92_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_93_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_94_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_95_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_96_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_97_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_99_n_0\ : STD_LOGIC;
  signal \right_servo_angle[0]_i_9_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_103_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_104_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_105_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_106_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_107_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_108_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_109_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_10_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_110_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_112_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_113_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_114_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_115_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_116_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_117_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_118_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_119_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_11_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_120_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_121_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_122_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_123_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_124_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_125_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_126_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_127_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_129_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_130_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_131_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_132_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_133_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_134_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_135_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_136_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_138_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_139_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_13_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_140_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_141_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_142_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_143_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_144_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_145_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_146_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_147_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_148_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_149_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_14_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_150_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_151_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_152_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_153_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_154_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_156_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_157_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_158_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_159_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_15_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_160_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_161_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_162_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_163_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_164_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_165_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_166_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_167_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_168_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_169_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_16_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_170_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_172_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_173_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_174_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_175_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_176_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_177_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_178_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_179_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_17_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_181_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_182_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_183_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_184_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_185_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_186_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_187_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_188_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_18_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_190_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_191_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_192_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_193_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_194_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_195_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_196_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_197_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_198_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_199_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_19_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_1_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_200_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_201_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_202_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_203_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_204_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_206_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_207_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_208_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_209_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_20_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_210_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_211_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_212_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_214_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_215_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_216_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_217_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_218_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_219_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_21_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_220_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_221_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_222_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_223_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_224_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_225_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_226_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_227_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_228_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_22_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_230_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_231_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_232_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_233_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_234_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_235_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_236_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_237_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_238_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_239_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_23_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_240_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_241_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_242_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_24_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_26_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_27_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_28_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_29_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_33_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_34_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_35_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_36_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_37_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_38_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_39_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_40_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_41_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_42_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_43_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_44_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_46_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_47_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_48_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_49_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_4_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_52_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_53_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_54_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_55_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_56_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_57_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_58_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_59_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_5_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_62_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_63_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_64_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_65_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_66_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_67_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_68_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_69_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_6_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_70_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_71_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_72_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_73_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_74_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_75_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_76_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_77_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_79_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_7_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_80_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_81_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_82_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_83_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_84_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_85_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_86_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_87_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_88_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_89_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_8_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_90_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_92_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_93_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_94_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_95_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_96_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_97_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_98_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_99_n_0\ : STD_LOGIC;
  signal \right_servo_angle[1]_i_9_n_0\ : STD_LOGIC;
  signal \right_servo_angle[2]_i_1_n_0\ : STD_LOGIC;
  signal \right_servo_angle[2]_i_2_n_0\ : STD_LOGIC;
  signal \right_servo_angle[3]_i_1_n_0\ : STD_LOGIC;
  signal \right_servo_angle[3]_i_2_n_0\ : STD_LOGIC;
  signal \right_servo_angle[3]_i_5_n_0\ : STD_LOGIC;
  signal \right_servo_angle[4]_i_1_n_0\ : STD_LOGIC;
  signal \right_servo_angle[4]_i_2_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_10_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_11_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_12_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_13_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_14_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_16_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_17_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_18_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_19_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_1_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_22_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_23_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_24_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_25_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_26_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_27_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_28_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_29_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_2_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_30_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_31_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_34_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_35_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_36_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_37_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_38_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_39_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_40_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_41_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_42_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_43_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_44_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_45_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_46_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_47_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_48_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_49_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_4_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_50_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_51_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_52_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_53_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_54_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_55_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_56_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_57_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_5_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_6_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_7_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_8_n_0\ : STD_LOGIC;
  signal \right_servo_angle[5]_i_9_n_0\ : STD_LOGIC;
  signal \right_servo_angle[6]_i_1_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_100_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_101_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_102_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_103_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_104_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_105_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_106_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_107_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_108_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_109_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_10_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_110_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_111_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_112_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_113_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_114_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_115_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_116_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_117_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_118_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_119_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_11_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_120_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_121_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_122_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_123_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_124_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_125_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_126_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_127_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_128_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_16_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_17_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_18_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_19_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_1_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_20_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_21_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_22_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_23_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_26_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_27_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_28_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_29_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_30_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_34_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_36_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_37_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_39_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_40_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_41_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_42_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_43_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_45_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_46_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_48_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_49_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_4_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_50_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_51_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_53_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_54_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_55_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_56_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_57_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_58_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_59_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_60_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_61_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_62_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_63_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_64_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_65_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_66_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_67_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_68_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_69_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_6_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_70_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_71_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_72_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_73_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_74_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_75_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_76_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_77_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_80_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_81_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_82_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_83_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_84_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_85_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_86_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_87_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_90_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_91_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_92_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_93_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_94_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_95_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_96_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_97_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_98_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_99_n_0\ : STD_LOGIC;
  signal \right_servo_angle[7]_i_9_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_115_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_115_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_115_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_115_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_116_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_116_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_116_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_116_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_116_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_116_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_116_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_116_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_117_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_117_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_117_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_117_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_126_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_126_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_126_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_126_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_126_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_126_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_126_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_126_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_135_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_135_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_135_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_135_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_135_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_135_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_135_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_135_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_144_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_14_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_14_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_14_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_159_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_159_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_159_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_159_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_175_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_175_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_175_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_175_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_175_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_175_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_175_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_175_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_184_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_184_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_184_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_184_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_193_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_193_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_193_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_193_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_193_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_193_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_193_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_193_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_24_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_24_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_24_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_24_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_24_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_24_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_24_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_33_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_33_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_33_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_33_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_33_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_33_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_33_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_34_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_34_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_35_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_35_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_35_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_35_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_35_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_35_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_35_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_35_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_36_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_36_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_36_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_36_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_36_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_36_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_36_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_36_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_37_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_37_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_37_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_37_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_47_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_47_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_47_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_47_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_47_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_47_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_47_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_47_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_4_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_4_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_56_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_56_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_56_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_56_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_56_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_56_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_56_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_56_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_57_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_57_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_57_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_57_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_57_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_57_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_57_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_57_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_80_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_80_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_80_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_80_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_89_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_89_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_89_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_89_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_89_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_89_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_89_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_89_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_8_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_8_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_8_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_8_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_8_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_98_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_98_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_98_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_98_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_98_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_98_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_98_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[0]_i_98_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_100_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_100_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_100_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_100_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_100_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_100_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_100_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_100_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_101_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_101_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_101_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_101_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_102_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_102_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_102_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_102_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_102_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_102_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_102_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_102_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_111_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_111_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_111_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_111_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_111_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_111_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_111_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_111_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_128_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_128_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_128_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_128_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_12_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_12_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_12_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_137_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_137_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_137_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_137_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_137_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_137_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_137_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_137_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_155_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_155_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_155_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_155_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_155_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_155_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_155_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_155_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_171_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_171_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_171_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_171_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_180_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_180_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_180_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_180_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_180_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_180_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_180_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_180_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_189_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_189_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_189_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_189_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_189_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_189_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_189_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_189_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_205_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_205_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_205_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_205_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_205_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_205_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_205_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_205_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_213_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_213_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_213_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_213_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_213_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_213_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_213_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_229_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_229_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_229_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_229_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_25_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_25_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_25_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_25_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_25_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_25_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_25_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_25_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_2_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_2_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_30_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_30_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_30_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_30_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_30_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_30_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_30_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_30_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_31_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_31_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_31_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_31_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_31_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_31_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_31_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_31_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_32_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_32_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_32_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_32_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_3_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_45_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_45_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_45_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_45_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_45_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_45_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_45_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_45_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_50_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_50_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_50_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_50_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_50_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_50_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_50_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_50_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_51_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_51_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_51_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_51_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_51_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_51_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_51_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_51_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_60_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_60_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_60_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_60_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_60_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_60_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_60_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_60_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_61_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_61_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_61_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_61_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_78_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_78_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_78_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_78_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_91_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_91_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_91_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_91_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_91_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_91_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_91_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[1]_i_91_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[3]_i_3_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[3]_i_3_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[3]_i_3_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[3]_i_3_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_15_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_15_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_15_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_15_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_15_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_15_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_15_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_15_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_20_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_20_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_20_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_20_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_20_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_20_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_20_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_20_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_21_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_21_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_21_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_21_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_21_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_21_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_21_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_21_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_32_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_32_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_32_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_32_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_32_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_32_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_32_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_32_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_33_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_33_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_33_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_33_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_3_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_3_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_3_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_3_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_3_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_3_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[5]_i_3_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_24_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_25_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_25_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_25_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_25_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_25_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_25_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_25_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_25_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_31_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_31_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_31_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_31_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_31_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_31_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_31_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_31_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_32_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_32_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_32_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_32_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_32_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_32_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_32_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_32_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_33_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_33_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_33_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_33_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_35_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_35_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_35_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_35_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_35_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_35_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_35_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_35_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_38_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_38_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_38_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_38_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_38_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_38_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_38_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_38_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_44_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_44_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_44_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_44_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_47_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_47_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_47_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_47_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_47_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_47_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_47_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_47_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_52_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_52_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_52_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_52_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_5_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_5_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_5_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_5_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_5_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_78_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_78_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_78_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_78_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_78_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_78_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_78_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_78_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_79_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_79_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_79_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_79_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_7_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_7_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_7_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_7_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_7_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_7_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_7_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_88_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_88_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_88_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_88_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_88_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_88_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_88_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_88_n_7\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_89_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_89_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_89_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_89_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_8_n_1\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_8_n_2\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_8_n_3\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_8_n_4\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_8_n_5\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_8_n_6\ : STD_LOGIC;
  signal \right_servo_angle_reg[7]_i_8_n_7\ : STD_LOGIC;
  signal \^s00_pwm_left\ : STD_LOGIC;
  signal \^s00_pwm_right\ : STD_LOGIC;
  signal \^slv_reg_wren__2\ : STD_LOGIC;
  signal \NLW_count_left_val_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_right_val_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_leftServo2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_leftServo2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_leftServo2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_leftServo2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_leftServo2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_leftServo2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_leftServo2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_leftServo2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_leftServo2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_leftServo2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_leftServo2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_left_servo_angle_reg[0]_i_154_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_servo_angle_reg[0]_i_198_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_servo_angle_reg[0]_i_214_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_servo_angle_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_left_servo_angle_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_left_servo_angle_reg[0]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_servo_angle_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_servo_angle_reg[0]_i_55_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_left_servo_angle_reg[0]_i_55_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_left_servo_angle_reg[0]_i_56_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_servo_angle_reg[0]_i_56_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_left_servo_angle_reg[0]_i_57_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_left_servo_angle_reg[0]_i_57_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_left_servo_angle_reg[0]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_servo_angle_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_left_servo_angle_reg[0]_i_78_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_servo_angle_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_servo_angle_reg[3]_i_138_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_servo_angle_reg[3]_i_151_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_left_servo_angle_reg[3]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_servo_angle_reg[3]_i_205_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_servo_angle_reg[3]_i_218_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_left_servo_angle_reg[3]_i_290_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_left_servo_angle_reg[3]_i_291_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_left_servo_angle_reg[3]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_servo_angle_reg[3]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_servo_angle_reg[3]_i_82_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_servo_angle_reg[7]_i_128_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_left_servo_angle_reg[7]_i_128_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_left_servo_angle_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_left_servo_angle_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_left_servo_angle_reg[7]_i_22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_left_servo_angle_reg[7]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_left_servo_angle_reg[7]_i_39_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_left_servo_angle_reg[7]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_left_servo_angle_reg[7]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_pwm_left_reg_i_110_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_left_reg_i_110_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_pwm_left_reg_i_111_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_pwm_left_reg_i_111_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_left_reg_i_112_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_left_reg_i_112_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_pwm_left_reg_i_121_O_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_pwm_left_reg_i_128_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_left_reg_i_153_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_left_reg_i_16_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_left_reg_i_187_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_left_reg_i_196_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_pwm_left_reg_i_197_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_pwm_left_reg_i_197_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_pwm_left_reg_i_198_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_pwm_left_reg_i_198_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_pwm_left_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_pwm_left_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_left_reg_i_205_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_left_reg_i_21_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_left_reg_i_231_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_left_reg_i_26_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_left_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_left_reg_i_302_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_left_reg_i_35_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_left_reg_i_367_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_left_reg_i_376_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_left_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_left_reg_i_42_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_left_reg_i_420_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_left_reg_i_469_O_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_pwm_left_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_left_reg_i_51_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_left_reg_i_60_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_pwm_left_reg_i_60_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_pwm_left_reg_i_61_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_left_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_right_reg_i_106_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_right_reg_i_106_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_pwm_right_reg_i_107_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_pwm_right_reg_i_107_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_right_reg_i_108_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_right_reg_i_108_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_pwm_right_reg_i_128_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_right_reg_i_143_O_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_pwm_right_reg_i_16_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_right_reg_i_165_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_right_reg_i_174_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_pwm_right_reg_i_175_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_pwm_right_reg_i_175_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_pwm_right_reg_i_176_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_pwm_right_reg_i_176_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_pwm_right_reg_i_179_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_right_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_pwm_right_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_right_reg_i_217_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_right_reg_i_25_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_right_reg_i_250_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_right_reg_i_288_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_right_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_right_reg_i_30_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_right_reg_i_313_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_right_reg_i_37_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_right_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_right_reg_i_402_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_right_reg_i_411_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_right_reg_i_46_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_right_reg_i_46_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_pwm_right_reg_i_47_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_right_reg_i_482_O_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_pwm_right_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_right_reg_i_56_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_right_reg_i_64_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_right_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rightServo2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rightServo2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rightServo2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rightServo2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rightServo2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_rightServo2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_rightServo2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_rightServo2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_rightServo2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rightServo2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_rightServo2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_right_servo_angle_reg[0]_i_115_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_right_servo_angle_reg[0]_i_115_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_right_servo_angle_reg[0]_i_117_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_servo_angle_reg[0]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_servo_angle_reg[0]_i_144_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_right_servo_angle_reg[0]_i_144_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_servo_angle_reg[0]_i_159_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_servo_angle_reg[0]_i_184_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_servo_angle_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_right_servo_angle_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_servo_angle_reg[0]_i_33_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_right_servo_angle_reg[0]_i_34_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_servo_angle_reg[0]_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_right_servo_angle_reg[0]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_servo_angle_reg[0]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_right_servo_angle_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_right_servo_angle_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_servo_angle_reg[0]_i_80_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_servo_angle_reg[1]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_servo_angle_reg[1]_i_128_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_servo_angle_reg[1]_i_171_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_servo_angle_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_right_servo_angle_reg[1]_i_213_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_right_servo_angle_reg[1]_i_229_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_servo_angle_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_servo_angle_reg[1]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_servo_angle_reg[1]_i_78_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_right_servo_angle_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_right_servo_angle_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_right_servo_angle_reg[7]_i_24_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_right_servo_angle_reg[7]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_right_servo_angle_reg[7]_i_33_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_right_servo_angle_reg[7]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_right_servo_angle_reg[7]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of leftServo2 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \left_servo_angle[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \left_servo_angle[0]_i_128\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \left_servo_angle[0]_i_129\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \left_servo_angle[0]_i_130\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \left_servo_angle[0]_i_131\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \left_servo_angle[0]_i_134\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \left_servo_angle[0]_i_135\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \left_servo_angle[0]_i_136\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \left_servo_angle[0]_i_137\ : label is "soft_lutpair39";
  attribute HLUTNM : string;
  attribute HLUTNM of \left_servo_angle[0]_i_164\ : label is "lutpair6";
  attribute HLUTNM of \left_servo_angle[0]_i_165\ : label is "lutpair5";
  attribute HLUTNM of \left_servo_angle[0]_i_166\ : label is "lutpair4";
  attribute HLUTNM of \left_servo_angle[0]_i_167\ : label is "lutpair3";
  attribute HLUTNM of \left_servo_angle[0]_i_168\ : label is "lutpair7";
  attribute HLUTNM of \left_servo_angle[0]_i_169\ : label is "lutpair6";
  attribute HLUTNM of \left_servo_angle[0]_i_170\ : label is "lutpair5";
  attribute HLUTNM of \left_servo_angle[0]_i_171\ : label is "lutpair4";
  attribute SOFT_HLUTNM of \left_servo_angle[0]_i_180\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \left_servo_angle[0]_i_181\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \left_servo_angle[0]_i_182\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \left_servo_angle[0]_i_183\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \left_servo_angle[0]_i_184\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \left_servo_angle[0]_i_185\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \left_servo_angle[0]_i_2\ : label is "soft_lutpair2";
  attribute HLUTNM of \left_servo_angle[0]_i_208\ : label is "lutpair2";
  attribute HLUTNM of \left_servo_angle[0]_i_210\ : label is "lutpair3";
  attribute HLUTNM of \left_servo_angle[0]_i_211\ : label is "lutpair2";
  attribute SOFT_HLUTNM of \left_servo_angle[0]_i_42\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \left_servo_angle[0]_i_43\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \left_servo_angle[0]_i_44\ : label is "soft_lutpair8";
  attribute HLUTNM of \left_servo_angle[0]_i_47\ : label is "lutpair13";
  attribute HLUTNM of \left_servo_angle[0]_i_48\ : label is "lutpair12";
  attribute HLUTNM of \left_servo_angle[0]_i_49\ : label is "lutpair11";
  attribute HLUTNM of \left_servo_angle[0]_i_52\ : label is "lutpair13";
  attribute HLUTNM of \left_servo_angle[0]_i_53\ : label is "lutpair12";
  attribute SOFT_HLUTNM of \left_servo_angle[0]_i_54\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \left_servo_angle[0]_i_68\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \left_servo_angle[0]_i_69\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \left_servo_angle[0]_i_72\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \left_servo_angle[0]_i_74\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \left_servo_angle[0]_i_75\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \left_servo_angle[0]_i_76\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \left_servo_angle[0]_i_77\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \left_servo_angle[0]_i_87\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \left_servo_angle[0]_i_89\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \left_servo_angle[0]_i_90\ : label is "soft_lutpair22";
  attribute HLUTNM of \left_servo_angle[0]_i_92\ : label is "lutpair10";
  attribute HLUTNM of \left_servo_angle[0]_i_93\ : label is "lutpair9";
  attribute HLUTNM of \left_servo_angle[0]_i_94\ : label is "lutpair8";
  attribute HLUTNM of \left_servo_angle[0]_i_95\ : label is "lutpair7";
  attribute HLUTNM of \left_servo_angle[0]_i_96\ : label is "lutpair11";
  attribute HLUTNM of \left_servo_angle[0]_i_97\ : label is "lutpair10";
  attribute HLUTNM of \left_servo_angle[0]_i_98\ : label is "lutpair9";
  attribute HLUTNM of \left_servo_angle[0]_i_99\ : label is "lutpair8";
  attribute SOFT_HLUTNM of \left_servo_angle[3]_i_131\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \left_servo_angle[3]_i_132\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \left_servo_angle[3]_i_136\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \left_servo_angle[3]_i_137\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \left_servo_angle[3]_i_186\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \left_servo_angle[3]_i_188\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \left_servo_angle[3]_i_190\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \left_servo_angle[3]_i_191\ : label is "soft_lutpair4";
  attribute HLUTNM of \left_servo_angle[3]_i_209\ : label is "lutpair1";
  attribute HLUTNM of \left_servo_angle[3]_i_256\ : label is "lutpair0";
  attribute HLUTNM of \left_servo_angle[3]_i_260\ : label is "lutpair1";
  attribute HLUTNM of \left_servo_angle[3]_i_261\ : label is "lutpair0";
  attribute SOFT_HLUTNM of \left_servo_angle[3]_i_5\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \left_servo_angle[7]_i_119\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \left_servo_angle[7]_i_121\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \left_servo_angle[7]_i_122\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \left_servo_angle[7]_i_123\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \left_servo_angle[7]_i_124\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \left_servo_angle[7]_i_125\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \left_servo_angle[7]_i_126\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \left_servo_angle[7]_i_127\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \left_servo_angle[7]_i_131\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \left_servo_angle[7]_i_132\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \left_servo_angle[7]_i_133\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \left_servo_angle[7]_i_134\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \left_servo_angle[7]_i_138\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \left_servo_angle[7]_i_139\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \left_servo_angle[7]_i_6\ : label is "soft_lutpair2";
  attribute HLUTNM of pwm_left_i_136 : label is "lutpair63";
  attribute HLUTNM of pwm_left_i_137 : label is "lutpair62";
  attribute HLUTNM of pwm_left_i_138 : label is "lutpair61";
  attribute HLUTNM of pwm_left_i_139 : label is "lutpair60";
  attribute HLUTNM of pwm_left_i_141 : label is "lutpair63";
  attribute HLUTNM of pwm_left_i_142 : label is "lutpair62";
  attribute HLUTNM of pwm_left_i_143 : label is "lutpair61";
  attribute HLUTNM of pwm_left_i_162 : label is "lutpair59";
  attribute HLUTNM of pwm_left_i_163 : label is "lutpair58";
  attribute HLUTNM of pwm_left_i_164 : label is "lutpair57";
  attribute HLUTNM of pwm_left_i_165 : label is "lutpair56";
  attribute HLUTNM of pwm_left_i_166 : label is "lutpair60";
  attribute HLUTNM of pwm_left_i_167 : label is "lutpair59";
  attribute HLUTNM of pwm_left_i_168 : label is "lutpair58";
  attribute HLUTNM of pwm_left_i_169 : label is "lutpair57";
  attribute HLUTNM of pwm_left_i_170 : label is "lutpair55";
  attribute HLUTNM of pwm_left_i_171 : label is "lutpair54";
  attribute HLUTNM of pwm_left_i_172 : label is "lutpair53";
  attribute HLUTNM of pwm_left_i_174 : label is "lutpair56";
  attribute HLUTNM of pwm_left_i_175 : label is "lutpair55";
  attribute HLUTNM of pwm_left_i_176 : label is "lutpair54";
  attribute HLUTNM of pwm_left_i_177 : label is "lutpair53";
  attribute HLUTNM of pwm_left_i_254 : label is "lutpair37";
  attribute HLUTNM of pwm_left_i_255 : label is "lutpair36";
  attribute HLUTNM of pwm_left_i_256 : label is "lutpair35";
  attribute HLUTNM of pwm_left_i_257 : label is "lutpair34";
  attribute HLUTNM of pwm_left_i_259 : label is "lutpair37";
  attribute HLUTNM of pwm_left_i_260 : label is "lutpair36";
  attribute HLUTNM of pwm_left_i_261 : label is "lutpair35";
  attribute HLUTNM of pwm_left_i_262 : label is "lutpair29";
  attribute HLUTNM of pwm_left_i_263 : label is "lutpair28";
  attribute HLUTNM of pwm_left_i_264 : label is "lutpair27";
  attribute HLUTNM of pwm_left_i_265 : label is "lutpair26";
  attribute HLUTNM of pwm_left_i_266 : label is "lutpair30";
  attribute HLUTNM of pwm_left_i_267 : label is "lutpair29";
  attribute HLUTNM of pwm_left_i_268 : label is "lutpair28";
  attribute HLUTNM of pwm_left_i_269 : label is "lutpair27";
  attribute HLUTNM of pwm_left_i_286 : label is "lutpair25";
  attribute HLUTNM of pwm_left_i_287 : label is "lutpair24";
  attribute HLUTNM of pwm_left_i_288 : label is "lutpair23";
  attribute HLUTNM of pwm_left_i_289 : label is "lutpair22";
  attribute HLUTNM of pwm_left_i_290 : label is "lutpair26";
  attribute HLUTNM of pwm_left_i_291 : label is "lutpair25";
  attribute HLUTNM of pwm_left_i_292 : label is "lutpair24";
  attribute HLUTNM of pwm_left_i_293 : label is "lutpair23";
  attribute HLUTNM of pwm_left_i_322 : label is "lutpair21";
  attribute HLUTNM of pwm_left_i_323 : label is "lutpair20";
  attribute HLUTNM of pwm_left_i_324 : label is "lutpair19";
  attribute HLUTNM of pwm_left_i_326 : label is "lutpair22";
  attribute HLUTNM of pwm_left_i_327 : label is "lutpair21";
  attribute HLUTNM of pwm_left_i_328 : label is "lutpair20";
  attribute HLUTNM of pwm_left_i_329 : label is "lutpair19";
  attribute HLUTNM of pwm_left_i_346 : label is "lutpair33";
  attribute HLUTNM of pwm_left_i_347 : label is "lutpair32";
  attribute HLUTNM of pwm_left_i_348 : label is "lutpair31";
  attribute HLUTNM of pwm_left_i_349 : label is "lutpair30";
  attribute HLUTNM of pwm_left_i_350 : label is "lutpair34";
  attribute HLUTNM of pwm_left_i_351 : label is "lutpair33";
  attribute HLUTNM of pwm_left_i_352 : label is "lutpair32";
  attribute HLUTNM of pwm_left_i_353 : label is "lutpair31";
  attribute HLUTNM of pwm_right_i_148 : label is "lutpair104";
  attribute HLUTNM of pwm_right_i_149 : label is "lutpair103";
  attribute HLUTNM of pwm_right_i_150 : label is "lutpair102";
  attribute HLUTNM of pwm_right_i_151 : label is "lutpair101";
  attribute HLUTNM of pwm_right_i_153 : label is "lutpair104";
  attribute HLUTNM of pwm_right_i_154 : label is "lutpair103";
  attribute HLUTNM of pwm_right_i_155 : label is "lutpair102";
  attribute HLUTNM of pwm_right_i_188 : label is "lutpair100";
  attribute HLUTNM of pwm_right_i_189 : label is "lutpair99";
  attribute HLUTNM of pwm_right_i_190 : label is "lutpair98";
  attribute HLUTNM of pwm_right_i_191 : label is "lutpair97";
  attribute HLUTNM of pwm_right_i_192 : label is "lutpair101";
  attribute HLUTNM of pwm_right_i_193 : label is "lutpair100";
  attribute HLUTNM of pwm_right_i_194 : label is "lutpair99";
  attribute HLUTNM of pwm_right_i_195 : label is "lutpair98";
  attribute HLUTNM of pwm_right_i_196 : label is "lutpair96";
  attribute HLUTNM of pwm_right_i_197 : label is "lutpair95";
  attribute HLUTNM of pwm_right_i_198 : label is "lutpair94";
  attribute HLUTNM of pwm_right_i_200 : label is "lutpair97";
  attribute HLUTNM of pwm_right_i_201 : label is "lutpair96";
  attribute HLUTNM of pwm_right_i_202 : label is "lutpair95";
  attribute HLUTNM of pwm_right_i_203 : label is "lutpair94";
  attribute HLUTNM of pwm_right_i_267 : label is "lutpair80";
  attribute HLUTNM of pwm_right_i_268 : label is "lutpair79";
  attribute HLUTNM of pwm_right_i_269 : label is "lutpair78";
  attribute HLUTNM of pwm_right_i_270 : label is "lutpair77";
  attribute HLUTNM of pwm_right_i_272 : label is "lutpair80";
  attribute HLUTNM of pwm_right_i_273 : label is "lutpair79";
  attribute HLUTNM of pwm_right_i_274 : label is "lutpair78";
  attribute HLUTNM of pwm_right_i_325 : label is "lutpair68";
  attribute HLUTNM of pwm_right_i_326 : label is "lutpair67";
  attribute HLUTNM of pwm_right_i_327 : label is "lutpair66";
  attribute HLUTNM of pwm_right_i_328 : label is "lutpair65";
  attribute HLUTNM of pwm_right_i_329 : label is "lutpair69";
  attribute HLUTNM of pwm_right_i_330 : label is "lutpair68";
  attribute HLUTNM of pwm_right_i_331 : label is "lutpair67";
  attribute HLUTNM of pwm_right_i_332 : label is "lutpair66";
  attribute HLUTNM of pwm_right_i_349 : label is "lutpair64";
  attribute HLUTNM of pwm_right_i_353 : label is "lutpair65";
  attribute HLUTNM of pwm_right_i_354 : label is "lutpair64";
  attribute HLUTNM of pwm_right_i_365 : label is "lutpair76";
  attribute HLUTNM of pwm_right_i_366 : label is "lutpair75";
  attribute HLUTNM of pwm_right_i_367 : label is "lutpair74";
  attribute HLUTNM of pwm_right_i_368 : label is "lutpair73";
  attribute HLUTNM of pwm_right_i_369 : label is "lutpair77";
  attribute HLUTNM of pwm_right_i_370 : label is "lutpair76";
  attribute HLUTNM of pwm_right_i_371 : label is "lutpair75";
  attribute HLUTNM of pwm_right_i_372 : label is "lutpair74";
  attribute HLUTNM of pwm_right_i_381 : label is "lutpair72";
  attribute HLUTNM of pwm_right_i_382 : label is "lutpair71";
  attribute HLUTNM of pwm_right_i_383 : label is "lutpair70";
  attribute HLUTNM of pwm_right_i_384 : label is "lutpair69";
  attribute HLUTNM of pwm_right_i_385 : label is "lutpair73";
  attribute HLUTNM of pwm_right_i_386 : label is "lutpair72";
  attribute HLUTNM of pwm_right_i_387 : label is "lutpair71";
  attribute HLUTNM of pwm_right_i_388 : label is "lutpair70";
  attribute METHODOLOGY_DRC_VIOS of rightServo2 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \right_servo_angle[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \right_servo_angle[0]_i_146\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \right_servo_angle[0]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \right_servo_angle[0]_i_46\ : label is "soft_lutpair18";
  attribute HLUTNM of \right_servo_angle[1]_i_131\ : label is "lutpair14";
  attribute HLUTNM of \right_servo_angle[1]_i_132\ : label is "lutpair105";
  attribute HLUTNM of \right_servo_angle[1]_i_133\ : label is "lutpair15";
  attribute HLUTNM of \right_servo_angle[1]_i_136\ : label is "lutpair14";
  attribute HLUTNM of \right_servo_angle[1]_i_176\ : label is "lutpair105";
  attribute SOFT_HLUTNM of \right_servo_angle[1]_i_21\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \right_servo_angle[1]_i_23\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \right_servo_angle[1]_i_26\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \right_servo_angle[1]_i_28\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \right_servo_angle[1]_i_43\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \right_servo_angle[1]_i_46\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \right_servo_angle[1]_i_48\ : label is "soft_lutpair7";
  attribute HLUTNM of \right_servo_angle[1]_i_79\ : label is "lutpair18";
  attribute HLUTNM of \right_servo_angle[1]_i_80\ : label is "lutpair17";
  attribute HLUTNM of \right_servo_angle[1]_i_81\ : label is "lutpair16";
  attribute HLUTNM of \right_servo_angle[1]_i_82\ : label is "lutpair15";
  attribute HLUTNM of \right_servo_angle[1]_i_84\ : label is "lutpair18";
  attribute HLUTNM of \right_servo_angle[1]_i_85\ : label is "lutpair17";
  attribute HLUTNM of \right_servo_angle[1]_i_86\ : label is "lutpair16";
  attribute SOFT_HLUTNM of \right_servo_angle[1]_i_87\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \right_servo_angle[1]_i_89\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \right_servo_angle[3]_i_4\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \right_servo_angle[5]_i_12\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \right_servo_angle[5]_i_13\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \right_servo_angle[5]_i_14\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \right_servo_angle[5]_i_16\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \right_servo_angle[5]_i_18\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \right_servo_angle[5]_i_22\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \right_servo_angle[5]_i_23\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \right_servo_angle[7]_i_102\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \right_servo_angle[7]_i_103\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \right_servo_angle[7]_i_104\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \right_servo_angle[7]_i_105\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \right_servo_angle[7]_i_106\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \right_servo_angle[7]_i_107\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \right_servo_angle[7]_i_108\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \right_servo_angle[7]_i_30\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \right_servo_angle[7]_i_34\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \right_servo_angle[7]_i_36\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \right_servo_angle[7]_i_37\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \right_servo_angle[7]_i_39\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \right_servo_angle[7]_i_40\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \right_servo_angle[7]_i_41\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \right_servo_angle[7]_i_42\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \right_servo_angle[7]_i_43\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \right_servo_angle[7]_i_6\ : label is "soft_lutpair3";
begin
  E(0) <= \^e\(0);
  O(0) <= \^o\(0);
  SR(0) <= \^sr\(0);
  \count_left_val_reg[0]_0\(3 downto 0) <= \^count_left_val_reg[0]_0\(3 downto 0);
  \count_left_val_reg[0]_1\(3 downto 0) <= \^count_left_val_reg[0]_1\(3 downto 0);
  \count_left_val_reg[31]_0\(0) <= \^count_left_val_reg[31]_0\(0);
  \count_left_val_reg[31]_1\(3 downto 0) <= \^count_left_val_reg[31]_1\(3 downto 0);
  \count_left_val_reg[31]_2\(3 downto 0) <= \^count_left_val_reg[31]_2\(3 downto 0);
  \count_left_val_reg[31]_3\(2 downto 0) <= \^count_left_val_reg[31]_3\(2 downto 0);
  \count_left_val_reg[31]_8\(3 downto 0) <= \^count_left_val_reg[31]_8\(3 downto 0);
  \count_right_val_reg[31]_0\(0) <= \^count_right_val_reg[31]_0\(0);
  \count_right_val_reg[31]_1\(3 downto 0) <= \^count_right_val_reg[31]_1\(3 downto 0);
  \count_right_val_reg[31]_11\(3 downto 0) <= \^count_right_val_reg[31]_11\(3 downto 0);
  \count_right_val_reg[31]_2\(0) <= \^count_right_val_reg[31]_2\(0);
  \count_right_val_reg[31]_3\(3 downto 0) <= \^count_right_val_reg[31]_3\(3 downto 0);
  \count_right_val_reg[31]_4\(3 downto 0) <= \^count_right_val_reg[31]_4\(3 downto 0);
  \count_right_val_reg[31]_5\(3 downto 0) <= \^count_right_val_reg[31]_5\(3 downto 0);
  \count_right_val_reg[31]_6\(2 downto 0) <= \^count_right_val_reg[31]_6\(2 downto 0);
  s00_pwm_left <= \^s00_pwm_left\;
  s00_pwm_right <= \^s00_pwm_right\;
  \slv_reg_wren__2\ <= \^slv_reg_wren__2\;
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => \^sr\(0)
    );
\count_left_val[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_left_reg_i_4_n_0,
      I1 => pwm_left1,
      O => \count_left_val[0]_i_1_n_0\
    );
\count_left_val[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => pwm_left_reg_i_4_n_0,
      I1 => pwm_left1,
      I2 => pwm_left14_in,
      O => \count_left_val[0]_i_2_n_0\
    );
\count_left_val[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(0),
      O => \count_left_val[0]_i_4_n_0\
    );
\count_left_val_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[0]_i_3_n_7\,
      Q => count_left_val_reg(0),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_left_val_reg[0]_i_3_n_0\,
      CO(2) => \count_left_val_reg[0]_i_3_n_1\,
      CO(1) => \count_left_val_reg[0]_i_3_n_2\,
      CO(0) => \count_left_val_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_left_val_reg[0]_i_3_n_4\,
      O(2) => \count_left_val_reg[0]_i_3_n_5\,
      O(1) => \count_left_val_reg[0]_i_3_n_6\,
      O(0) => \count_left_val_reg[0]_i_3_n_7\,
      S(3 downto 1) => count_left_val_reg(3 downto 1),
      S(0) => \count_left_val[0]_i_4_n_0\
    );
\count_left_val_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[8]_i_1_n_5\,
      Q => count_left_val_reg(10),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[8]_i_1_n_4\,
      Q => count_left_val_reg(11),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[12]_i_1_n_7\,
      Q => count_left_val_reg(12),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_left_val_reg[8]_i_1_n_0\,
      CO(3) => \count_left_val_reg[12]_i_1_n_0\,
      CO(2) => \count_left_val_reg[12]_i_1_n_1\,
      CO(1) => \count_left_val_reg[12]_i_1_n_2\,
      CO(0) => \count_left_val_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_left_val_reg[12]_i_1_n_4\,
      O(2) => \count_left_val_reg[12]_i_1_n_5\,
      O(1) => \count_left_val_reg[12]_i_1_n_6\,
      O(0) => \count_left_val_reg[12]_i_1_n_7\,
      S(3 downto 0) => count_left_val_reg(15 downto 12)
    );
\count_left_val_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[12]_i_1_n_6\,
      Q => count_left_val_reg(13),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[12]_i_1_n_5\,
      Q => count_left_val_reg(14),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[12]_i_1_n_4\,
      Q => count_left_val_reg(15),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[16]_i_1_n_7\,
      Q => count_left_val_reg(16),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_left_val_reg[12]_i_1_n_0\,
      CO(3) => \count_left_val_reg[16]_i_1_n_0\,
      CO(2) => \count_left_val_reg[16]_i_1_n_1\,
      CO(1) => \count_left_val_reg[16]_i_1_n_2\,
      CO(0) => \count_left_val_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_left_val_reg[16]_i_1_n_4\,
      O(2) => \count_left_val_reg[16]_i_1_n_5\,
      O(1) => \count_left_val_reg[16]_i_1_n_6\,
      O(0) => \count_left_val_reg[16]_i_1_n_7\,
      S(3 downto 0) => count_left_val_reg(19 downto 16)
    );
\count_left_val_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[16]_i_1_n_6\,
      Q => count_left_val_reg(17),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[16]_i_1_n_5\,
      Q => count_left_val_reg(18),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[16]_i_1_n_4\,
      Q => count_left_val_reg(19),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[0]_i_3_n_6\,
      Q => count_left_val_reg(1),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[20]_i_1_n_7\,
      Q => count_left_val_reg(20),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_left_val_reg[16]_i_1_n_0\,
      CO(3) => \count_left_val_reg[20]_i_1_n_0\,
      CO(2) => \count_left_val_reg[20]_i_1_n_1\,
      CO(1) => \count_left_val_reg[20]_i_1_n_2\,
      CO(0) => \count_left_val_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_left_val_reg[20]_i_1_n_4\,
      O(2) => \count_left_val_reg[20]_i_1_n_5\,
      O(1) => \count_left_val_reg[20]_i_1_n_6\,
      O(0) => \count_left_val_reg[20]_i_1_n_7\,
      S(3 downto 0) => count_left_val_reg(23 downto 20)
    );
\count_left_val_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[20]_i_1_n_6\,
      Q => count_left_val_reg(21),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[20]_i_1_n_5\,
      Q => count_left_val_reg(22),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[20]_i_1_n_4\,
      Q => count_left_val_reg(23),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[24]_i_1_n_7\,
      Q => count_left_val_reg(24),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_left_val_reg[20]_i_1_n_0\,
      CO(3) => \count_left_val_reg[24]_i_1_n_0\,
      CO(2) => \count_left_val_reg[24]_i_1_n_1\,
      CO(1) => \count_left_val_reg[24]_i_1_n_2\,
      CO(0) => \count_left_val_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_left_val_reg[24]_i_1_n_4\,
      O(2) => \count_left_val_reg[24]_i_1_n_5\,
      O(1) => \count_left_val_reg[24]_i_1_n_6\,
      O(0) => \count_left_val_reg[24]_i_1_n_7\,
      S(3 downto 0) => count_left_val_reg(27 downto 24)
    );
\count_left_val_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[24]_i_1_n_6\,
      Q => count_left_val_reg(25),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[24]_i_1_n_5\,
      Q => count_left_val_reg(26),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[24]_i_1_n_4\,
      Q => count_left_val_reg(27),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[28]_i_1_n_7\,
      Q => count_left_val_reg(28),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_left_val_reg[24]_i_1_n_0\,
      CO(3) => \NLW_count_left_val_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_left_val_reg[28]_i_1_n_1\,
      CO(1) => \count_left_val_reg[28]_i_1_n_2\,
      CO(0) => \count_left_val_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_left_val_reg[28]_i_1_n_4\,
      O(2) => \count_left_val_reg[28]_i_1_n_5\,
      O(1) => \count_left_val_reg[28]_i_1_n_6\,
      O(0) => \count_left_val_reg[28]_i_1_n_7\,
      S(3 downto 0) => count_left_val_reg(31 downto 28)
    );
\count_left_val_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[28]_i_1_n_6\,
      Q => count_left_val_reg(29),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[0]_i_3_n_5\,
      Q => count_left_val_reg(2),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[28]_i_1_n_5\,
      Q => count_left_val_reg(30),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[28]_i_1_n_4\,
      Q => count_left_val_reg(31),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[0]_i_3_n_4\,
      Q => count_left_val_reg(3),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[4]_i_1_n_7\,
      Q => count_left_val_reg(4),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_left_val_reg[0]_i_3_n_0\,
      CO(3) => \count_left_val_reg[4]_i_1_n_0\,
      CO(2) => \count_left_val_reg[4]_i_1_n_1\,
      CO(1) => \count_left_val_reg[4]_i_1_n_2\,
      CO(0) => \count_left_val_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_left_val_reg[4]_i_1_n_4\,
      O(2) => \count_left_val_reg[4]_i_1_n_5\,
      O(1) => \count_left_val_reg[4]_i_1_n_6\,
      O(0) => \count_left_val_reg[4]_i_1_n_7\,
      S(3 downto 0) => count_left_val_reg(7 downto 4)
    );
\count_left_val_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[4]_i_1_n_6\,
      Q => count_left_val_reg(5),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[4]_i_1_n_5\,
      Q => count_left_val_reg(6),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[4]_i_1_n_4\,
      Q => count_left_val_reg(7),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[8]_i_1_n_7\,
      Q => count_left_val_reg(8),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_left_val_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_left_val_reg[4]_i_1_n_0\,
      CO(3) => \count_left_val_reg[8]_i_1_n_0\,
      CO(2) => \count_left_val_reg[8]_i_1_n_1\,
      CO(1) => \count_left_val_reg[8]_i_1_n_2\,
      CO(0) => \count_left_val_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_left_val_reg[8]_i_1_n_4\,
      O(2) => \count_left_val_reg[8]_i_1_n_5\,
      O(1) => \count_left_val_reg[8]_i_1_n_6\,
      O(0) => \count_left_val_reg[8]_i_1_n_7\,
      S(3 downto 0) => count_left_val_reg(11 downto 8)
    );
\count_left_val_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_left_val[0]_i_2_n_0\,
      D => \count_left_val_reg[8]_i_1_n_6\,
      Q => count_left_val_reg(9),
      R => \count_left_val[0]_i_1_n_0\
    );
\count_right_val[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_right_reg_i_3_n_0,
      I1 => pwm_right_reg_i_4_n_0,
      O => \count_right_val[0]_i_1_n_0\
    );
\count_right_val[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pwm_right_reg_i_4_n_0,
      I1 => pwm_right1,
      O => \count_right_val[0]_i_2_n_0\
    );
\count_right_val[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(0),
      O => \count_right_val[0]_i_4_n_0\
    );
\count_right_val_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[0]_i_3_n_7\,
      Q => count_right_val_reg(0),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_right_val_reg[0]_i_3_n_0\,
      CO(2) => \count_right_val_reg[0]_i_3_n_1\,
      CO(1) => \count_right_val_reg[0]_i_3_n_2\,
      CO(0) => \count_right_val_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_right_val_reg[0]_i_3_n_4\,
      O(2) => \count_right_val_reg[0]_i_3_n_5\,
      O(1) => \count_right_val_reg[0]_i_3_n_6\,
      O(0) => \count_right_val_reg[0]_i_3_n_7\,
      S(3 downto 1) => count_right_val_reg(3 downto 1),
      S(0) => \count_right_val[0]_i_4_n_0\
    );
\count_right_val_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[8]_i_1_n_5\,
      Q => count_right_val_reg(10),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[8]_i_1_n_4\,
      Q => count_right_val_reg(11),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[12]_i_1_n_7\,
      Q => count_right_val_reg(12),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_right_val_reg[8]_i_1_n_0\,
      CO(3) => \count_right_val_reg[12]_i_1_n_0\,
      CO(2) => \count_right_val_reg[12]_i_1_n_1\,
      CO(1) => \count_right_val_reg[12]_i_1_n_2\,
      CO(0) => \count_right_val_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_right_val_reg[12]_i_1_n_4\,
      O(2) => \count_right_val_reg[12]_i_1_n_5\,
      O(1) => \count_right_val_reg[12]_i_1_n_6\,
      O(0) => \count_right_val_reg[12]_i_1_n_7\,
      S(3 downto 0) => count_right_val_reg(15 downto 12)
    );
\count_right_val_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[12]_i_1_n_6\,
      Q => count_right_val_reg(13),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[12]_i_1_n_5\,
      Q => count_right_val_reg(14),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[12]_i_1_n_4\,
      Q => count_right_val_reg(15),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[16]_i_1_n_7\,
      Q => count_right_val_reg(16),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_right_val_reg[12]_i_1_n_0\,
      CO(3) => \count_right_val_reg[16]_i_1_n_0\,
      CO(2) => \count_right_val_reg[16]_i_1_n_1\,
      CO(1) => \count_right_val_reg[16]_i_1_n_2\,
      CO(0) => \count_right_val_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_right_val_reg[16]_i_1_n_4\,
      O(2) => \count_right_val_reg[16]_i_1_n_5\,
      O(1) => \count_right_val_reg[16]_i_1_n_6\,
      O(0) => \count_right_val_reg[16]_i_1_n_7\,
      S(3 downto 0) => count_right_val_reg(19 downto 16)
    );
\count_right_val_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[16]_i_1_n_6\,
      Q => count_right_val_reg(17),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[16]_i_1_n_5\,
      Q => count_right_val_reg(18),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[16]_i_1_n_4\,
      Q => count_right_val_reg(19),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[0]_i_3_n_6\,
      Q => count_right_val_reg(1),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[20]_i_1_n_7\,
      Q => count_right_val_reg(20),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_right_val_reg[16]_i_1_n_0\,
      CO(3) => \count_right_val_reg[20]_i_1_n_0\,
      CO(2) => \count_right_val_reg[20]_i_1_n_1\,
      CO(1) => \count_right_val_reg[20]_i_1_n_2\,
      CO(0) => \count_right_val_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_right_val_reg[20]_i_1_n_4\,
      O(2) => \count_right_val_reg[20]_i_1_n_5\,
      O(1) => \count_right_val_reg[20]_i_1_n_6\,
      O(0) => \count_right_val_reg[20]_i_1_n_7\,
      S(3 downto 0) => count_right_val_reg(23 downto 20)
    );
\count_right_val_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[20]_i_1_n_6\,
      Q => count_right_val_reg(21),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[20]_i_1_n_5\,
      Q => count_right_val_reg(22),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[20]_i_1_n_4\,
      Q => count_right_val_reg(23),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[24]_i_1_n_7\,
      Q => count_right_val_reg(24),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_right_val_reg[20]_i_1_n_0\,
      CO(3) => \count_right_val_reg[24]_i_1_n_0\,
      CO(2) => \count_right_val_reg[24]_i_1_n_1\,
      CO(1) => \count_right_val_reg[24]_i_1_n_2\,
      CO(0) => \count_right_val_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_right_val_reg[24]_i_1_n_4\,
      O(2) => \count_right_val_reg[24]_i_1_n_5\,
      O(1) => \count_right_val_reg[24]_i_1_n_6\,
      O(0) => \count_right_val_reg[24]_i_1_n_7\,
      S(3 downto 0) => count_right_val_reg(27 downto 24)
    );
\count_right_val_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[24]_i_1_n_6\,
      Q => count_right_val_reg(25),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[24]_i_1_n_5\,
      Q => count_right_val_reg(26),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[24]_i_1_n_4\,
      Q => count_right_val_reg(27),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[28]_i_1_n_7\,
      Q => count_right_val_reg(28),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_right_val_reg[24]_i_1_n_0\,
      CO(3) => \NLW_count_right_val_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_right_val_reg[28]_i_1_n_1\,
      CO(1) => \count_right_val_reg[28]_i_1_n_2\,
      CO(0) => \count_right_val_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_right_val_reg[28]_i_1_n_4\,
      O(2) => \count_right_val_reg[28]_i_1_n_5\,
      O(1) => \count_right_val_reg[28]_i_1_n_6\,
      O(0) => \count_right_val_reg[28]_i_1_n_7\,
      S(3 downto 0) => count_right_val_reg(31 downto 28)
    );
\count_right_val_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[28]_i_1_n_6\,
      Q => count_right_val_reg(29),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[0]_i_3_n_5\,
      Q => count_right_val_reg(2),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[28]_i_1_n_5\,
      Q => count_right_val_reg(30),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[28]_i_1_n_4\,
      Q => count_right_val_reg(31),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[0]_i_3_n_4\,
      Q => count_right_val_reg(3),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[4]_i_1_n_7\,
      Q => count_right_val_reg(4),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_right_val_reg[0]_i_3_n_0\,
      CO(3) => \count_right_val_reg[4]_i_1_n_0\,
      CO(2) => \count_right_val_reg[4]_i_1_n_1\,
      CO(1) => \count_right_val_reg[4]_i_1_n_2\,
      CO(0) => \count_right_val_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_right_val_reg[4]_i_1_n_4\,
      O(2) => \count_right_val_reg[4]_i_1_n_5\,
      O(1) => \count_right_val_reg[4]_i_1_n_6\,
      O(0) => \count_right_val_reg[4]_i_1_n_7\,
      S(3 downto 0) => count_right_val_reg(7 downto 4)
    );
\count_right_val_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[4]_i_1_n_6\,
      Q => count_right_val_reg(5),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[4]_i_1_n_5\,
      Q => count_right_val_reg(6),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[4]_i_1_n_4\,
      Q => count_right_val_reg(7),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[8]_i_1_n_7\,
      Q => count_right_val_reg(8),
      R => \count_right_val[0]_i_1_n_0\
    );
\count_right_val_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_right_val_reg[4]_i_1_n_0\,
      CO(3) => \count_right_val_reg[8]_i_1_n_0\,
      CO(2) => \count_right_val_reg[8]_i_1_n_1\,
      CO(1) => \count_right_val_reg[8]_i_1_n_2\,
      CO(0) => \count_right_val_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_right_val_reg[8]_i_1_n_4\,
      O(2) => \count_right_val_reg[8]_i_1_n_5\,
      O(1) => \count_right_val_reg[8]_i_1_n_6\,
      O(0) => \count_right_val_reg[8]_i_1_n_7\,
      S(3 downto 0) => count_right_val_reg(11 downto 8)
    );
\count_right_val_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count_right_val[0]_i_2_n_0\,
      D => \count_right_val_reg[8]_i_1_n_6\,
      Q => count_right_val_reg(9),
      R => \count_right_val[0]_i_1_n_0\
    );
leftServo2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 7) => B"00000000000000000000000",
      A(6 downto 0) => s00_axi_wdata(6 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_leftServo2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"011000000101101011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_leftServo2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_leftServo2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_leftServo2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^e\(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s00_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_leftServo2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_leftServo2_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_leftServo2_P_UNCONNECTED(47 downto 24),
      P(23) => leftServo2_n_82,
      P(22) => leftServo2_n_83,
      P(21) => leftServo2_n_84,
      P(20) => leftServo2_n_85,
      P(19) => leftServo2_n_86,
      P(18) => leftServo2_n_87,
      P(17) => leftServo2_n_88,
      P(16) => leftServo2_n_89,
      P(15) => leftServo2_n_90,
      P(14) => leftServo2_n_91,
      P(13) => leftServo2_n_92,
      P(12) => leftServo2_n_93,
      P(11) => leftServo2_n_94,
      P(10) => leftServo2_n_95,
      P(9) => leftServo2_n_96,
      P(8) => leftServo2_n_97,
      P(7) => leftServo2_n_98,
      P(6) => leftServo2_n_99,
      P(5) => leftServo2_n_100,
      P(4) => leftServo2_n_101,
      P(3) => leftServo2_n_102,
      P(2) => leftServo2_n_103,
      P(1) => leftServo2_n_104,
      P(0) => leftServo2_n_105,
      PATTERNBDETECT => NLW_leftServo2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_leftServo2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_leftServo2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => \^sr\(0),
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_leftServo2_UNDERFLOW_UNCONNECTED
    );
leftServo2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \^slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(0),
      I4 => p_0_in(0),
      O => \^e\(0)
    );
leftServo2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => axi_awready_reg,
      I2 => axi_wready_reg,
      I3 => s00_axi_wvalid,
      O => \^slv_reg_wren__2\
    );
\left_servo_angle[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_3_n_7\,
      I1 => \left_servo_angle[0]_i_2_n_0\,
      I2 => \left_servo_angle_reg[0]_i_3_n_6\,
      I3 => \left_servo_angle_reg[0]_i_4_n_0\,
      I4 => \left_servo_angle_reg[3]_i_4_n_7\,
      O => \left_servo_angle[0]_i_1_n_0\
    );
\left_servo_angle[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_5_n_4\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(28),
      I3 => \left_servo_angle_reg[7]_i_8_n_6\,
      O => \left_servo_angle[0]_i_10_n_0\
    );
\left_servo_angle[0]_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => left_servo_angle3(30),
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => \left_servo_angle_reg[7]_i_8_n_4\,
      O => \left_servo_angle[0]_i_101_n_0\
    );
\left_servo_angle[0]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_8_n_5\,
      I1 => left_servo_angle3(29),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[0]_i_102_n_0\
    );
\left_servo_angle[0]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_8_n_4\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(30),
      O => \left_servo_angle[0]_i_103_n_0\
    );
\left_servo_angle[0]_i_104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAC355C3"
    )
        port map (
      I0 => left_servo_angle3(29),
      I1 => \left_servo_angle_reg[7]_i_8_n_5\,
      I2 => \left_servo_angle_reg[7]_i_8_n_4\,
      I3 => \left_servo_angle_reg[7]_i_2_n_7\,
      I4 => left_servo_angle3(30),
      O => \left_servo_angle[0]_i_104_n_0\
    );
\left_servo_angle[0]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C03FA0A0C03F5F5F"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_8_n_5\,
      I1 => left_servo_angle3(29),
      I2 => \left_servo_angle_reg[7]_i_128_n_0\,
      I3 => left_servo_angle3(30),
      I4 => \left_servo_angle_reg[7]_i_2_n_7\,
      I5 => \left_servo_angle_reg[7]_i_8_n_4\,
      O => \left_servo_angle[0]_i_105_n_0\
    );
\left_servo_angle[0]_i_106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => left_servo_angle3(30),
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => \left_servo_angle_reg[7]_i_8_n_4\,
      O => \left_servo_angle[0]_i_106_n_0\
    );
\left_servo_angle[0]_i_107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACFFFCF"
    )
        port map (
      I0 => left_servo_angle3(28),
      I1 => \left_servo_angle_reg[7]_i_8_n_6\,
      I2 => \left_servo_angle_reg[7]_i_8_n_4\,
      I3 => \left_servo_angle_reg[7]_i_2_n_7\,
      I4 => left_servo_angle3(30),
      O => \left_servo_angle[0]_i_107_n_0\
    );
\left_servo_angle[0]_i_108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFCAFFF"
    )
        port map (
      I0 => left_servo_angle3(27),
      I1 => \left_servo_angle_reg[7]_i_8_n_7\,
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => left_servo_angle3(29),
      I4 => \left_servo_angle_reg[7]_i_8_n_5\,
      O => \left_servo_angle[0]_i_108_n_0\
    );
\left_servo_angle[0]_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_8_n_4\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(30),
      O => \left_servo_angle[0]_i_109_n_0\
    );
\left_servo_angle[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_5_n_5\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(27),
      I3 => \left_servo_angle_reg[7]_i_8_n_7\,
      O => \left_servo_angle[0]_i_11_n_0\
    );
\left_servo_angle[0]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8FFCF7747"
    )
        port map (
      I0 => left_servo_angle3(30),
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => \left_servo_angle_reg[7]_i_8_n_4\,
      I3 => \left_servo_angle_reg[7]_i_8_n_6\,
      I4 => left_servo_angle3(28),
      I5 => \left_servo_angle[0]_i_42_n_0\,
      O => \left_servo_angle[0]_i_110_n_0\
    );
\left_servo_angle[0]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2D2D22D2D2DD22D"
    )
        port map (
      I0 => \left_servo_angle[0]_i_42_n_0\,
      I1 => \left_servo_angle[0]_i_44_n_0\,
      I2 => \left_servo_angle[0]_i_43_n_0\,
      I3 => \left_servo_angle_reg[7]_i_8_n_4\,
      I4 => \left_servo_angle_reg[7]_i_2_n_7\,
      I5 => left_servo_angle3(30),
      O => \left_servo_angle[0]_i_111_n_0\
    );
\left_servo_angle[0]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444450F5DDDD50F5"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_128_n_0\,
      I1 => left_servo_angle3(28),
      I2 => \left_servo_angle_reg[7]_i_8_n_6\,
      I3 => \left_servo_angle_reg[7]_i_8_n_4\,
      I4 => \left_servo_angle_reg[7]_i_2_n_7\,
      I5 => left_servo_angle3(30),
      O => \left_servo_angle[0]_i_112_n_0\
    );
\left_servo_angle[0]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3120B3A27531F7B3"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_128_n_0\,
      I2 => left_servo_angle3(27),
      I3 => \left_servo_angle_reg[7]_i_8_n_7\,
      I4 => left_servo_angle3(29),
      I5 => \left_servo_angle_reg[7]_i_8_n_5\,
      O => \left_servo_angle[0]_i_113_n_0\
    );
\left_servo_angle[0]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37BF23AB15370123"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_128_n_0\,
      I2 => \left_servo_angle_reg[7]_i_8_n_6\,
      I3 => left_servo_angle3(28),
      I4 => \left_servo_angle_reg[7]_i_23_n_4\,
      I5 => left_servo_angle3(26),
      O => \left_servo_angle[0]_i_114_n_0\
    );
\left_servo_angle[0]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32107351BA32FB73"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_128_n_0\,
      I2 => \left_servo_angle_reg[7]_i_23_n_5\,
      I3 => left_servo_angle3(25),
      I4 => \left_servo_angle_reg[7]_i_8_n_7\,
      I5 => left_servo_angle3(27),
      O => \left_servo_angle[0]_i_115_n_0\
    );
\left_servo_angle[0]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"470000B8B8FFFF47"
    )
        port map (
      I0 => left_servo_angle3(30),
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => \left_servo_angle_reg[7]_i_8_n_4\,
      I3 => \left_servo_angle[0]_i_43_n_0\,
      I4 => \left_servo_angle_reg[7]_i_128_n_0\,
      I5 => \left_servo_angle[0]_i_42_n_0\,
      O => \left_servo_angle[0]_i_116_n_0\
    );
\left_servo_angle[0]_i_117\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4D24B2D"
    )
        port map (
      I0 => \left_servo_angle[0]_i_42_n_0\,
      I1 => \left_servo_angle[0]_i_44_n_0\,
      I2 => \left_servo_angle[0]_i_2_n_0\,
      I3 => \left_servo_angle_reg[7]_i_128_n_0\,
      I4 => \left_servo_angle[0]_i_43_n_0\,
      O => \left_servo_angle[0]_i_117_n_0\
    );
\left_servo_angle[0]_i_118\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D2B42D4B"
    )
        port map (
      I0 => \left_servo_angle[0]_i_87_n_0\,
      I1 => \left_servo_angle[0]_i_43_n_0\,
      I2 => \left_servo_angle[0]_i_42_n_0\,
      I3 => \left_servo_angle_reg[7]_i_128_n_0\,
      I4 => \left_servo_angle[0]_i_44_n_0\,
      O => \left_servo_angle[0]_i_118_n_0\
    );
\left_servo_angle[0]_i_119\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4D24B2D"
    )
        port map (
      I0 => \left_servo_angle[0]_i_44_n_0\,
      I1 => \left_servo_angle[0]_i_88_n_0\,
      I2 => \left_servo_angle[0]_i_43_n_0\,
      I3 => \left_servo_angle_reg[7]_i_128_n_0\,
      I4 => \left_servo_angle[0]_i_87_n_0\,
      O => \left_servo_angle[0]_i_119_n_0\
    );
\left_servo_angle[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_5_n_6\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(26),
      I3 => \left_servo_angle_reg[7]_i_23_n_4\,
      O => \left_servo_angle[0]_i_12_n_0\
    );
\left_servo_angle[0]_i_120\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D44D4DD4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_39_n_1\,
      I1 => \left_servo_angle[0]_i_180_n_0\,
      I2 => \left_servo_angle_reg[0]_i_100_n_7\,
      I3 => \left_servo_angle_reg[0]_i_132_n_5\,
      I4 => \left_servo_angle_reg[0]_i_133_n_5\,
      O => \left_servo_angle[0]_i_120_n_0\
    );
\left_servo_angle[0]_i_121\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D44D4DD4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_39_n_1\,
      I1 => \left_servo_angle[0]_i_181_n_0\,
      I2 => \left_servo_angle_reg[7]_i_40_n_4\,
      I3 => \left_servo_angle_reg[0]_i_132_n_6\,
      I4 => \left_servo_angle_reg[0]_i_133_n_6\,
      O => \left_servo_angle[0]_i_121_n_0\
    );
\left_servo_angle[0]_i_122\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_28_n_4\,
      I1 => \left_servo_angle_reg[7]_i_29_n_4\,
      I2 => \left_servo_angle_reg[7]_i_40_n_6\,
      I3 => \left_servo_angle_reg[7]_i_39_n_6\,
      I4 => \left_servo_angle[0]_i_182_n_0\,
      O => \left_servo_angle[0]_i_122_n_0\
    );
\left_servo_angle[0]_i_123\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_28_n_5\,
      I1 => \left_servo_angle_reg[7]_i_29_n_5\,
      I2 => \left_servo_angle_reg[7]_i_40_n_7\,
      I3 => \left_servo_angle_reg[7]_i_39_n_7\,
      I4 => \left_servo_angle[7]_i_38_n_0\,
      O => \left_servo_angle[0]_i_123_n_0\
    );
\left_servo_angle[0]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9336366C366C6CC9"
    )
        port map (
      I0 => \left_servo_angle[0]_i_180_n_0\,
      I1 => \left_servo_angle[0]_i_183_n_0\,
      I2 => \left_servo_angle_reg[7]_i_39_n_1\,
      I3 => \left_servo_angle_reg[0]_i_100_n_7\,
      I4 => \left_servo_angle_reg[0]_i_132_n_5\,
      I5 => \left_servo_angle_reg[0]_i_133_n_5\,
      O => \left_servo_angle[0]_i_124_n_0\
    );
\left_servo_angle[0]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9336366C366C6CC9"
    )
        port map (
      I0 => \left_servo_angle[0]_i_181_n_0\,
      I1 => \left_servo_angle[0]_i_184_n_0\,
      I2 => \left_servo_angle_reg[7]_i_39_n_1\,
      I3 => \left_servo_angle_reg[7]_i_40_n_4\,
      I4 => \left_servo_angle_reg[0]_i_132_n_6\,
      I5 => \left_servo_angle_reg[0]_i_133_n_6\,
      O => \left_servo_angle[0]_i_125_n_0\
    );
\left_servo_angle[0]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \left_servo_angle[0]_i_122_n_0\,
      I1 => \left_servo_angle[0]_i_185_n_0\,
      I2 => \left_servo_angle_reg[7]_i_39_n_1\,
      I3 => \left_servo_angle_reg[7]_i_40_n_5\,
      I4 => \left_servo_angle_reg[0]_i_132_n_7\,
      I5 => \left_servo_angle_reg[0]_i_133_n_7\,
      O => \left_servo_angle[0]_i_126_n_0\
    );
\left_servo_angle[0]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \left_servo_angle[0]_i_123_n_0\,
      I1 => \left_servo_angle[0]_i_182_n_0\,
      I2 => \left_servo_angle_reg[7]_i_39_n_6\,
      I3 => \left_servo_angle_reg[7]_i_40_n_6\,
      I4 => \left_servo_angle_reg[7]_i_29_n_4\,
      I5 => \left_servo_angle_reg[7]_i_28_n_4\,
      O => \left_servo_angle[0]_i_127_n_0\
    );
\left_servo_angle[0]_i_128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_100_n_4\,
      I1 => \left_servo_angle_reg[0]_i_70_n_6\,
      I2 => \left_servo_angle_reg[0]_i_71_n_6\,
      O => \left_servo_angle[0]_i_128_n_0\
    );
\left_servo_angle[0]_i_129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_100_n_5\,
      I1 => \left_servo_angle_reg[0]_i_70_n_7\,
      I2 => \left_servo_angle_reg[0]_i_71_n_7\,
      O => \left_servo_angle[0]_i_129_n_0\
    );
\left_servo_angle[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B44BB4B4B44B4B4B"
    )
        port map (
      I0 => \left_servo_angle[0]_i_42_n_0\,
      I1 => \left_servo_angle_reg[0]_i_3_n_7\,
      I2 => \left_servo_angle_reg[0]_i_3_n_6\,
      I3 => left_servo_angle3(30),
      I4 => \left_servo_angle_reg[7]_i_2_n_7\,
      I5 => \left_servo_angle_reg[7]_i_8_n_4\,
      O => \left_servo_angle[0]_i_13_n_0\
    );
\left_servo_angle[0]_i_130\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_100_n_6\,
      I1 => \left_servo_angle_reg[0]_i_132_n_4\,
      I2 => \left_servo_angle_reg[0]_i_133_n_4\,
      O => \left_servo_angle[0]_i_130_n_0\
    );
\left_servo_angle[0]_i_131\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_100_n_7\,
      I1 => \left_servo_angle_reg[0]_i_132_n_5\,
      I2 => \left_servo_angle_reg[0]_i_133_n_5\,
      O => \left_servo_angle[0]_i_131_n_0\
    );
\left_servo_angle[0]_i_134\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_55_n_6\,
      I1 => \left_servo_angle_reg[0]_i_70_n_4\,
      I2 => \left_servo_angle_reg[0]_i_71_n_4\,
      O => \left_servo_angle[0]_i_134_n_0\
    );
\left_servo_angle[0]_i_135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_55_n_7\,
      I1 => \left_servo_angle_reg[0]_i_70_n_5\,
      I2 => \left_servo_angle_reg[0]_i_71_n_5\,
      O => \left_servo_angle[0]_i_135_n_0\
    );
\left_servo_angle[0]_i_136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_100_n_4\,
      I1 => \left_servo_angle_reg[0]_i_70_n_6\,
      I2 => \left_servo_angle_reg[0]_i_71_n_6\,
      O => \left_servo_angle[0]_i_136_n_0\
    );
\left_servo_angle[0]_i_137\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_100_n_5\,
      I1 => \left_servo_angle_reg[0]_i_70_n_7\,
      I2 => \left_servo_angle_reg[0]_i_71_n_7\,
      O => \left_servo_angle[0]_i_137_n_0\
    );
\left_servo_angle[0]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32107351BA32FB73"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_128_n_0\,
      I2 => \left_servo_angle_reg[7]_i_23_n_6\,
      I3 => left_servo_angle3(24),
      I4 => \left_servo_angle_reg[7]_i_23_n_4\,
      I5 => left_servo_angle3(26),
      O => \left_servo_angle[0]_i_138_n_0\
    );
\left_servo_angle[0]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32107351BA32FB73"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_128_n_0\,
      I2 => \left_servo_angle_reg[7]_i_23_n_7\,
      I3 => left_servo_angle3(23),
      I4 => \left_servo_angle_reg[7]_i_23_n_5\,
      I5 => left_servo_angle3(25),
      O => \left_servo_angle[0]_i_139_n_0\
    );
\left_servo_angle[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_8_n_6\,
      I2 => left_servo_angle3(28),
      I3 => \left_servo_angle_reg[0]_i_5_n_4\,
      I4 => \left_servo_angle_reg[0]_i_3_n_7\,
      I5 => \left_servo_angle[0]_i_42_n_0\,
      O => \left_servo_angle[0]_i_14_n_0\
    );
\left_servo_angle[0]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32107351BA32FB73"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_128_n_0\,
      I2 => \left_servo_angle_reg[7]_i_44_n_4\,
      I3 => left_servo_angle3(22),
      I4 => \left_servo_angle_reg[7]_i_23_n_6\,
      I5 => left_servo_angle3(24),
      O => \left_servo_angle[0]_i_140_n_0\
    );
\left_servo_angle[0]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32107351BA32FB73"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_128_n_0\,
      I2 => \left_servo_angle_reg[7]_i_44_n_5\,
      I3 => left_servo_angle3(21),
      I4 => \left_servo_angle_reg[7]_i_23_n_7\,
      I5 => left_servo_angle3(23),
      O => \left_servo_angle[0]_i_141_n_0\
    );
\left_servo_angle[0]_i_142\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4D24B2D"
    )
        port map (
      I0 => \left_servo_angle[0]_i_87_n_0\,
      I1 => \left_servo_angle[0]_i_89_n_0\,
      I2 => \left_servo_angle[0]_i_44_n_0\,
      I3 => \left_servo_angle_reg[7]_i_128_n_0\,
      I4 => \left_servo_angle[0]_i_88_n_0\,
      O => \left_servo_angle[0]_i_142_n_0\
    );
\left_servo_angle[0]_i_143\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4D24B2D"
    )
        port map (
      I0 => \left_servo_angle[0]_i_88_n_0\,
      I1 => \left_servo_angle[0]_i_90_n_0\,
      I2 => \left_servo_angle[0]_i_87_n_0\,
      I3 => \left_servo_angle_reg[7]_i_128_n_0\,
      I4 => \left_servo_angle[0]_i_89_n_0\,
      O => \left_servo_angle[0]_i_143_n_0\
    );
\left_servo_angle[0]_i_144\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4D24B2D"
    )
        port map (
      I0 => \left_servo_angle[0]_i_89_n_0\,
      I1 => \left_servo_angle[7]_i_125_n_0\,
      I2 => \left_servo_angle[0]_i_88_n_0\,
      I3 => \left_servo_angle_reg[7]_i_128_n_0\,
      I4 => \left_servo_angle[0]_i_90_n_0\,
      O => \left_servo_angle[0]_i_144_n_0\
    );
\left_servo_angle[0]_i_145\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4D24B2D"
    )
        port map (
      I0 => \left_servo_angle[0]_i_90_n_0\,
      I1 => \left_servo_angle[7]_i_126_n_0\,
      I2 => \left_servo_angle[0]_i_89_n_0\,
      I3 => \left_servo_angle_reg[7]_i_128_n_0\,
      I4 => \left_servo_angle[7]_i_125_n_0\,
      O => \left_servo_angle[0]_i_145_n_0\
    );
\left_servo_angle[0]_i_146\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_8_n_5\,
      I1 => left_servo_angle3(29),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => \left_servo_angle_reg[7]_i_8_n_7\,
      I4 => left_servo_angle3(27),
      O => \left_servo_angle[0]_i_146_n_0\
    );
\left_servo_angle[0]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32107351BA32FB73"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle[0]_i_42_n_0\,
      I2 => \left_servo_angle_reg[7]_i_23_n_5\,
      I3 => left_servo_angle3(25),
      I4 => \left_servo_angle_reg[7]_i_8_n_7\,
      I5 => left_servo_angle3(27),
      O => \left_servo_angle[0]_i_147_n_0\
    );
\left_servo_angle[0]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B005F11BB0AFF1B"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_8_n_6\,
      I2 => left_servo_angle3(28),
      I3 => \left_servo_angle[0]_i_89_n_0\,
      I4 => \left_servo_angle_reg[7]_i_23_n_4\,
      I5 => left_servo_angle3(26),
      O => \left_servo_angle[0]_i_148_n_0\
    );
\left_servo_angle[0]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B005F11BB0AFF1B"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_8_n_7\,
      I2 => left_servo_angle3(27),
      I3 => \left_servo_angle[0]_i_90_n_0\,
      I4 => \left_servo_angle_reg[7]_i_23_n_5\,
      I5 => left_servo_angle3(25),
      O => \left_servo_angle[0]_i_149_n_0\
    );
\left_servo_angle[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_8_n_7\,
      I2 => left_servo_angle3(27),
      I3 => \left_servo_angle_reg[0]_i_5_n_5\,
      I4 => \left_servo_angle_reg[0]_i_5_n_4\,
      I5 => \left_servo_angle[0]_i_43_n_0\,
      O => \left_servo_angle[0]_i_15_n_0\
    );
\left_servo_angle[0]_i_150\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[0]_i_87_n_0\,
      I1 => \left_servo_angle[0]_i_43_n_0\,
      I2 => \left_servo_angle[0]_i_2_n_0\,
      I3 => \left_servo_angle[0]_i_44_n_0\,
      I4 => \left_servo_angle[0]_i_42_n_0\,
      O => \left_servo_angle[0]_i_150_n_0\
    );
\left_servo_angle[0]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[0]_i_44_n_0\,
      I1 => \left_servo_angle[0]_i_88_n_0\,
      I2 => \left_servo_angle[0]_i_42_n_0\,
      I3 => \left_servo_angle[0]_i_43_n_0\,
      I4 => \left_servo_angle[0]_i_87_n_0\,
      I5 => \left_servo_angle[0]_i_2_n_0\,
      O => \left_servo_angle[0]_i_151_n_0\
    );
\left_servo_angle[0]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[0]_i_87_n_0\,
      I1 => \left_servo_angle[0]_i_89_n_0\,
      I2 => \left_servo_angle[0]_i_43_n_0\,
      I3 => \left_servo_angle[0]_i_44_n_0\,
      I4 => \left_servo_angle[0]_i_88_n_0\,
      I5 => \left_servo_angle[0]_i_42_n_0\,
      O => \left_servo_angle[0]_i_152_n_0\
    );
\left_servo_angle[0]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[0]_i_88_n_0\,
      I1 => \left_servo_angle[0]_i_90_n_0\,
      I2 => \left_servo_angle[0]_i_44_n_0\,
      I3 => \left_servo_angle[0]_i_87_n_0\,
      I4 => \left_servo_angle[0]_i_89_n_0\,
      I5 => \left_servo_angle[0]_i_43_n_0\,
      O => \left_servo_angle[0]_i_153_n_0\
    );
\left_servo_angle[0]_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_45_n_7\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(17),
      I3 => \left_servo_angle_reg[7]_i_114_n_5\,
      O => \left_servo_angle[0]_i_155_n_0\
    );
\left_servo_angle[0]_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_91_n_4\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(16),
      I3 => \left_servo_angle_reg[7]_i_114_n_6\,
      O => \left_servo_angle[0]_i_156_n_0\
    );
\left_servo_angle[0]_i_157\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_91_n_5\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(15),
      I3 => \left_servo_angle_reg[7]_i_114_n_7\,
      O => \left_servo_angle[0]_i_157_n_0\
    );
\left_servo_angle[0]_i_158\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_91_n_6\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(14),
      I3 => \left_servo_angle_reg[7]_i_130_n_4\,
      O => \left_servo_angle[0]_i_158_n_0\
    );
\left_servo_angle[0]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_114_n_5\,
      I2 => left_servo_angle3(17),
      I3 => \left_servo_angle_reg[0]_i_45_n_7\,
      I4 => \left_servo_angle_reg[0]_i_45_n_6\,
      I5 => \left_servo_angle[7]_i_119_n_0\,
      O => \left_servo_angle[0]_i_159_n_0\
    );
\left_servo_angle[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_23_n_4\,
      I2 => left_servo_angle3(26),
      I3 => \left_servo_angle_reg[0]_i_5_n_6\,
      I4 => \left_servo_angle_reg[0]_i_5_n_5\,
      I5 => \left_servo_angle[0]_i_44_n_0\,
      O => \left_servo_angle[0]_i_16_n_0\
    );
\left_servo_angle[0]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_114_n_6\,
      I2 => left_servo_angle3(16),
      I3 => \left_servo_angle_reg[0]_i_91_n_4\,
      I4 => \left_servo_angle_reg[0]_i_45_n_7\,
      I5 => \left_servo_angle[7]_i_121_n_0\,
      O => \left_servo_angle[0]_i_160_n_0\
    );
\left_servo_angle[0]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_114_n_7\,
      I2 => left_servo_angle3(15),
      I3 => \left_servo_angle_reg[0]_i_91_n_5\,
      I4 => \left_servo_angle_reg[0]_i_91_n_4\,
      I5 => \left_servo_angle[7]_i_122_n_0\,
      O => \left_servo_angle[0]_i_161_n_0\
    );
\left_servo_angle[0]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_130_n_4\,
      I2 => left_servo_angle3(14),
      I3 => \left_servo_angle_reg[0]_i_91_n_6\,
      I4 => \left_servo_angle_reg[0]_i_91_n_5\,
      I5 => \left_servo_angle[7]_i_123_n_0\,
      O => \left_servo_angle[0]_i_162_n_0\
    );
\left_servo_angle[0]_i_164\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_24_n_7\,
      I1 => \left_servo_angle_reg[7]_i_5_n_6\,
      I2 => \left_servo_angle_reg[0]_i_59_n_6\,
      O => \left_servo_angle[0]_i_164_n_0\
    );
\left_servo_angle[0]_i_165\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_59_n_4\,
      I1 => \left_servo_angle_reg[7]_i_5_n_7\,
      I2 => \left_servo_angle_reg[0]_i_59_n_7\,
      O => \left_servo_angle[0]_i_165_n_0\
    );
\left_servo_angle[0]_i_166\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_59_n_5\,
      I1 => \left_servo_angle_reg[3]_i_3_n_4\,
      I2 => \left_servo_angle_reg[7]_i_5_n_4\,
      O => \left_servo_angle[0]_i_166_n_0\
    );
\left_servo_angle[0]_i_167\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_59_n_6\,
      I1 => \left_servo_angle_reg[3]_i_3_n_5\,
      I2 => \left_servo_angle_reg[7]_i_5_n_5\,
      O => \left_servo_angle[0]_i_167_n_0\
    );
\left_servo_angle[0]_i_168\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_24_n_6\,
      I1 => \left_servo_angle_reg[7]_i_5_n_5\,
      I2 => \left_servo_angle_reg[0]_i_59_n_5\,
      I3 => \left_servo_angle[0]_i_164_n_0\,
      O => \left_servo_angle[0]_i_168_n_0\
    );
\left_servo_angle[0]_i_169\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_24_n_7\,
      I1 => \left_servo_angle_reg[7]_i_5_n_6\,
      I2 => \left_servo_angle_reg[0]_i_59_n_6\,
      I3 => \left_servo_angle[0]_i_165_n_0\,
      O => \left_servo_angle[0]_i_169_n_0\
    );
\left_servo_angle[0]_i_170\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_59_n_4\,
      I1 => \left_servo_angle_reg[7]_i_5_n_7\,
      I2 => \left_servo_angle_reg[0]_i_59_n_7\,
      I3 => \left_servo_angle[0]_i_166_n_0\,
      O => \left_servo_angle[0]_i_170_n_0\
    );
\left_servo_angle[0]_i_171\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_59_n_5\,
      I1 => \left_servo_angle_reg[3]_i_3_n_4\,
      I2 => \left_servo_angle_reg[7]_i_5_n_4\,
      I3 => \left_servo_angle[0]_i_167_n_0\,
      O => \left_servo_angle[0]_i_171_n_0\
    );
\left_servo_angle[0]_i_172\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CAA0C"
    )
        port map (
      I0 => left_servo_angle3(28),
      I1 => \left_servo_angle_reg[7]_i_8_n_6\,
      I2 => \left_servo_angle_reg[7]_i_8_n_4\,
      I3 => \left_servo_angle_reg[7]_i_2_n_7\,
      I4 => left_servo_angle3(30),
      O => \left_servo_angle[0]_i_172_n_0\
    );
\left_servo_angle[0]_i_173\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A00CAC"
    )
        port map (
      I0 => left_servo_angle3(27),
      I1 => \left_servo_angle_reg[7]_i_8_n_7\,
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => left_servo_angle3(29),
      I4 => \left_servo_angle_reg[7]_i_8_n_5\,
      O => \left_servo_angle[0]_i_173_n_0\
    );
\left_servo_angle[0]_i_174\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A00CAC"
    )
        port map (
      I0 => left_servo_angle3(26),
      I1 => \left_servo_angle_reg[7]_i_23_n_4\,
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => left_servo_angle3(28),
      I4 => \left_servo_angle_reg[7]_i_8_n_6\,
      O => \left_servo_angle[0]_i_174_n_0\
    );
\left_servo_angle[0]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88EECFCF88EE0C0C"
    )
        port map (
      I0 => left_servo_angle3(30),
      I1 => \left_servo_angle[0]_i_88_n_0\,
      I2 => \left_servo_angle_reg[7]_i_8_n_7\,
      I3 => left_servo_angle3(27),
      I4 => \left_servo_angle_reg[7]_i_2_n_7\,
      I5 => \left_servo_angle_reg[7]_i_8_n_4\,
      O => \left_servo_angle[0]_i_175_n_0\
    );
\left_servo_angle[0]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47440300B8BBFCFF"
    )
        port map (
      I0 => left_servo_angle3(30),
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => \left_servo_angle_reg[7]_i_8_n_4\,
      I3 => \left_servo_angle_reg[7]_i_8_n_6\,
      I4 => left_servo_angle3(28),
      I5 => \left_servo_angle[0]_i_42_n_0\,
      O => \left_servo_angle[0]_i_176_n_0\
    );
\left_servo_angle[0]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4B4B44B4B4BB44B"
    )
        port map (
      I0 => \left_servo_angle[0]_i_42_n_0\,
      I1 => \left_servo_angle[0]_i_44_n_0\,
      I2 => \left_servo_angle[0]_i_43_n_0\,
      I3 => \left_servo_angle_reg[7]_i_8_n_4\,
      I4 => \left_servo_angle_reg[7]_i_2_n_7\,
      I5 => left_servo_angle3(30),
      O => \left_servo_angle[0]_i_177_n_0\
    );
\left_servo_angle[0]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDEF32103210CDEF"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle[0]_i_43_n_0\,
      I2 => \left_servo_angle_reg[7]_i_23_n_4\,
      I3 => left_servo_angle3(26),
      I4 => \left_servo_angle[0]_i_44_n_0\,
      I5 => \left_servo_angle[0]_i_42_n_0\,
      O => \left_servo_angle[0]_i_178_n_0\
    );
\left_servo_angle[0]_i_179\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[0]_i_44_n_0\,
      I1 => \left_servo_angle[0]_i_88_n_0\,
      I2 => \left_servo_angle[0]_i_2_n_0\,
      I3 => \left_servo_angle[0]_i_87_n_0\,
      I4 => \left_servo_angle[0]_i_43_n_0\,
      O => \left_servo_angle[0]_i_179_n_0\
    );
\left_servo_angle[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_24_n_4\,
      I1 => \left_servo_angle_reg[0]_i_7_n_4\,
      O => \left_servo_angle[0]_i_18_n_0\
    );
\left_servo_angle[0]_i_180\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_40_n_4\,
      I1 => \left_servo_angle_reg[0]_i_132_n_6\,
      I2 => \left_servo_angle_reg[0]_i_133_n_6\,
      O => \left_servo_angle[0]_i_180_n_0\
    );
\left_servo_angle[0]_i_181\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_40_n_5\,
      I1 => \left_servo_angle_reg[0]_i_132_n_7\,
      I2 => \left_servo_angle_reg[0]_i_133_n_7\,
      O => \left_servo_angle[0]_i_181_n_0\
    );
\left_servo_angle[0]_i_182\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_40_n_5\,
      I1 => \left_servo_angle_reg[0]_i_132_n_7\,
      I2 => \left_servo_angle_reg[0]_i_133_n_7\,
      O => \left_servo_angle[0]_i_182_n_0\
    );
\left_servo_angle[0]_i_183\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_100_n_6\,
      I1 => \left_servo_angle_reg[0]_i_132_n_4\,
      I2 => \left_servo_angle_reg[0]_i_133_n_4\,
      O => \left_servo_angle[0]_i_183_n_0\
    );
\left_servo_angle[0]_i_184\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_100_n_7\,
      I1 => \left_servo_angle_reg[0]_i_132_n_5\,
      I2 => \left_servo_angle_reg[0]_i_133_n_5\,
      O => \left_servo_angle[0]_i_184_n_0\
    );
\left_servo_angle[0]_i_185\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_40_n_4\,
      I1 => \left_servo_angle_reg[0]_i_132_n_6\,
      I2 => \left_servo_angle_reg[0]_i_133_n_6\,
      O => \left_servo_angle[0]_i_185_n_0\
    );
\left_servo_angle[0]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32107351BA32FB73"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_128_n_0\,
      I2 => \left_servo_angle_reg[7]_i_44_n_6\,
      I3 => left_servo_angle3(20),
      I4 => \left_servo_angle_reg[7]_i_44_n_4\,
      I5 => left_servo_angle3(22),
      O => \left_servo_angle[0]_i_186_n_0\
    );
\left_servo_angle[0]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32107351BA32FB73"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_128_n_0\,
      I2 => \left_servo_angle_reg[7]_i_44_n_7\,
      I3 => left_servo_angle3(19),
      I4 => \left_servo_angle_reg[7]_i_44_n_5\,
      I5 => left_servo_angle3(21),
      O => \left_servo_angle[0]_i_187_n_0\
    );
\left_servo_angle[0]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32107351BA32FB73"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_128_n_0\,
      I2 => \left_servo_angle_reg[7]_i_114_n_4\,
      I3 => left_servo_angle3(18),
      I4 => \left_servo_angle_reg[7]_i_44_n_6\,
      I5 => left_servo_angle3(20),
      O => \left_servo_angle[0]_i_188_n_0\
    );
\left_servo_angle[0]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32107351BA32FB73"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_128_n_0\,
      I2 => \left_servo_angle_reg[7]_i_114_n_5\,
      I3 => left_servo_angle3(17),
      I4 => \left_servo_angle_reg[7]_i_44_n_7\,
      I5 => left_servo_angle3(19),
      O => \left_servo_angle[0]_i_189_n_0\
    );
\left_servo_angle[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_24_n_5\,
      I1 => \left_servo_angle_reg[0]_i_7_n_5\,
      O => \left_servo_angle[0]_i_19_n_0\
    );
\left_servo_angle[0]_i_190\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4D24B2D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_125_n_0\,
      I1 => \left_servo_angle[7]_i_124_n_0\,
      I2 => \left_servo_angle[0]_i_90_n_0\,
      I3 => \left_servo_angle_reg[7]_i_128_n_0\,
      I4 => \left_servo_angle[7]_i_126_n_0\,
      O => \left_servo_angle[0]_i_190_n_0\
    );
\left_servo_angle[0]_i_191\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4D24B2D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_126_n_0\,
      I1 => \left_servo_angle[7]_i_127_n_0\,
      I2 => \left_servo_angle[7]_i_125_n_0\,
      I3 => \left_servo_angle_reg[7]_i_128_n_0\,
      I4 => \left_servo_angle[7]_i_124_n_0\,
      O => \left_servo_angle[0]_i_191_n_0\
    );
\left_servo_angle[0]_i_192\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4D24B2D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_124_n_0\,
      I1 => \left_servo_angle[7]_i_119_n_0\,
      I2 => \left_servo_angle[7]_i_126_n_0\,
      I3 => \left_servo_angle_reg[7]_i_128_n_0\,
      I4 => \left_servo_angle[7]_i_127_n_0\,
      O => \left_servo_angle[0]_i_192_n_0\
    );
\left_servo_angle[0]_i_193\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4D24B2D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_127_n_0\,
      I1 => \left_servo_angle[7]_i_121_n_0\,
      I2 => \left_servo_angle[7]_i_124_n_0\,
      I3 => \left_servo_angle_reg[7]_i_128_n_0\,
      I4 => \left_servo_angle[7]_i_119_n_0\,
      O => \left_servo_angle[0]_i_193_n_0\
    );
\left_servo_angle[0]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[0]_i_89_n_0\,
      I1 => \left_servo_angle[7]_i_125_n_0\,
      I2 => \left_servo_angle[0]_i_87_n_0\,
      I3 => \left_servo_angle[0]_i_88_n_0\,
      I4 => \left_servo_angle[0]_i_90_n_0\,
      I5 => \left_servo_angle[0]_i_44_n_0\,
      O => \left_servo_angle[0]_i_194_n_0\
    );
\left_servo_angle[0]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[0]_i_90_n_0\,
      I1 => \left_servo_angle[7]_i_126_n_0\,
      I2 => \left_servo_angle[0]_i_88_n_0\,
      I3 => \left_servo_angle[0]_i_89_n_0\,
      I4 => \left_servo_angle[7]_i_125_n_0\,
      I5 => \left_servo_angle[0]_i_87_n_0\,
      O => \left_servo_angle[0]_i_195_n_0\
    );
\left_servo_angle[0]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_125_n_0\,
      I1 => \left_servo_angle[7]_i_124_n_0\,
      I2 => \left_servo_angle[0]_i_89_n_0\,
      I3 => \left_servo_angle[0]_i_90_n_0\,
      I4 => \left_servo_angle[7]_i_126_n_0\,
      I5 => \left_servo_angle[0]_i_88_n_0\,
      O => \left_servo_angle[0]_i_196_n_0\
    );
\left_servo_angle[0]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_126_n_0\,
      I1 => \left_servo_angle[7]_i_127_n_0\,
      I2 => \left_servo_angle[0]_i_90_n_0\,
      I3 => \left_servo_angle[7]_i_125_n_0\,
      I4 => \left_servo_angle[7]_i_124_n_0\,
      I5 => \left_servo_angle[0]_i_89_n_0\,
      O => \left_servo_angle[0]_i_197_n_0\
    );
\left_servo_angle[0]_i_199\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_91_n_7\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(13),
      I3 => \left_servo_angle_reg[7]_i_130_n_5\,
      O => \left_servo_angle[0]_i_199_n_0\
    );
\left_servo_angle[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => left_servo_angle3(30),
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => \left_servo_angle_reg[7]_i_8_n_4\,
      O => \left_servo_angle[0]_i_2_n_0\
    );
\left_servo_angle[0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_6_n_7\,
      I1 => \left_servo_angle_reg[0]_i_7_n_7\,
      I2 => \left_servo_angle_reg[0]_i_7_n_6\,
      O => \left_servo_angle[0]_i_20_n_0\
    );
\left_servo_angle[0]_i_200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_163_n_4\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(12),
      I3 => \left_servo_angle_reg[7]_i_130_n_6\,
      O => \left_servo_angle[0]_i_200_n_0\
    );
\left_servo_angle[0]_i_201\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_163_n_5\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(11),
      I3 => \left_servo_angle_reg[7]_i_130_n_7\,
      O => \left_servo_angle[0]_i_201_n_0\
    );
\left_servo_angle[0]_i_202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEBF"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_163_n_6\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(10),
      I3 => \left_servo_angle_reg[7]_i_137_n_4\,
      O => \left_servo_angle[0]_i_202_n_0\
    );
\left_servo_angle[0]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_130_n_5\,
      I2 => left_servo_angle3(13),
      I3 => \left_servo_angle_reg[0]_i_91_n_7\,
      I4 => \left_servo_angle_reg[0]_i_91_n_6\,
      I5 => \left_servo_angle[7]_i_131_n_0\,
      O => \left_servo_angle[0]_i_203_n_0\
    );
\left_servo_angle[0]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_130_n_6\,
      I2 => left_servo_angle3(12),
      I3 => \left_servo_angle_reg[0]_i_163_n_4\,
      I4 => \left_servo_angle_reg[0]_i_91_n_7\,
      I5 => \left_servo_angle[7]_i_132_n_0\,
      O => \left_servo_angle[0]_i_204_n_0\
    );
\left_servo_angle[0]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_130_n_7\,
      I2 => left_servo_angle3(11),
      I3 => \left_servo_angle_reg[0]_i_163_n_5\,
      I4 => \left_servo_angle_reg[0]_i_163_n_4\,
      I5 => \left_servo_angle[7]_i_133_n_0\,
      O => \left_servo_angle[0]_i_205_n_0\
    );
\left_servo_angle[0]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FF1BFF1B00E4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_137_n_4\,
      I2 => left_servo_angle3(10),
      I3 => \left_servo_angle_reg[0]_i_163_n_6\,
      I4 => \left_servo_angle_reg[0]_i_163_n_5\,
      I5 => \left_servo_angle[7]_i_134_n_0\,
      O => \left_servo_angle[0]_i_206_n_0\
    );
\left_servo_angle[0]_i_208\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_59_n_7\,
      I1 => \left_servo_angle_reg[3]_i_3_n_6\,
      I2 => \left_servo_angle_reg[7]_i_5_n_6\,
      O => \left_servo_angle[0]_i_208_n_0\
    );
\left_servo_angle[0]_i_209\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_59_n_7\,
      I1 => \left_servo_angle_reg[3]_i_3_n_6\,
      I2 => \left_servo_angle_reg[7]_i_5_n_6\,
      O => \left_servo_angle[0]_i_209_n_0\
    );
\left_servo_angle[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_7_n_4\,
      I1 => \left_servo_angle_reg[0]_i_24_n_4\,
      I2 => \left_servo_angle_reg[0]_i_7_n_7\,
      I3 => \left_servo_angle_reg[0]_i_6_n_7\,
      O => \left_servo_angle[0]_i_21_n_0\
    );
\left_servo_angle[0]_i_210\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_59_n_6\,
      I1 => \left_servo_angle_reg[3]_i_3_n_5\,
      I2 => \left_servo_angle_reg[7]_i_5_n_5\,
      I3 => \left_servo_angle[0]_i_208_n_0\,
      O => \left_servo_angle[0]_i_210_n_0\
    );
\left_servo_angle[0]_i_211\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_59_n_7\,
      I1 => \left_servo_angle_reg[3]_i_3_n_6\,
      I2 => \left_servo_angle_reg[7]_i_5_n_6\,
      I3 => \left_servo_angle_reg[7]_i_5_n_7\,
      I4 => \left_servo_angle_reg[3]_i_3_n_7\,
      O => \left_servo_angle[0]_i_211_n_0\
    );
\left_servo_angle[0]_i_212\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_3_n_7\,
      I1 => \left_servo_angle_reg[7]_i_5_n_7\,
      I2 => \left_servo_angle_reg[7]_i_5_n_4\,
      O => \left_servo_angle[0]_i_212_n_0\
    );
\left_servo_angle[0]_i_213\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_5_n_5\,
      I1 => \left_servo_angle_reg[3]_i_3_n_4\,
      O => \left_servo_angle[0]_i_213_n_0\
    );
\left_servo_angle[0]_i_215\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_163_n_7\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(9),
      I3 => \left_servo_angle_reg[7]_i_137_n_5\,
      O => \left_servo_angle[0]_i_215_n_0\
    );
\left_servo_angle[0]_i_216\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_207_n_4\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(8),
      I3 => \left_servo_angle_reg[7]_i_137_n_6\,
      O => \left_servo_angle[0]_i_216_n_0\
    );
\left_servo_angle[0]_i_217\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_207_n_5\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(7),
      I3 => \left_servo_angle_reg[7]_i_137_n_7\,
      O => \left_servo_angle[0]_i_217_n_0\
    );
\left_servo_angle[0]_i_218\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEBF"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_207_n_6\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(6),
      I3 => \left_servo_angle_reg[3]_i_135_n_4\,
      O => \left_servo_angle[0]_i_218_n_0\
    );
\left_servo_angle[0]_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B00E4FFE4FF1B00"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_137_n_5\,
      I2 => left_servo_angle3(9),
      I3 => \left_servo_angle_reg[0]_i_163_n_7\,
      I4 => \left_servo_angle_reg[0]_i_163_n_6\,
      I5 => \left_servo_angle[7]_i_138_n_0\,
      O => \left_servo_angle[0]_i_219_n_0\
    );
\left_servo_angle[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_7_n_5\,
      I1 => \left_servo_angle_reg[0]_i_24_n_5\,
      I2 => \left_servo_angle_reg[0]_i_24_n_4\,
      I3 => \left_servo_angle_reg[0]_i_7_n_4\,
      O => \left_servo_angle[0]_i_22_n_0\
    );
\left_servo_angle[0]_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_137_n_6\,
      I2 => left_servo_angle3(8),
      I3 => \left_servo_angle_reg[0]_i_207_n_4\,
      I4 => \left_servo_angle_reg[0]_i_163_n_7\,
      I5 => \left_servo_angle[7]_i_139_n_0\,
      O => \left_servo_angle[0]_i_220_n_0\
    );
\left_servo_angle[0]_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_137_n_7\,
      I2 => left_servo_angle3(7),
      I3 => \left_servo_angle_reg[0]_i_207_n_5\,
      I4 => \left_servo_angle_reg[0]_i_207_n_4\,
      I5 => \left_servo_angle[3]_i_131_n_0\,
      O => \left_servo_angle[0]_i_221_n_0\
    );
\left_servo_angle[0]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FF1BFF1B00E4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[3]_i_135_n_4\,
      I2 => left_servo_angle3(6),
      I3 => \left_servo_angle_reg[0]_i_207_n_6\,
      I4 => \left_servo_angle_reg[0]_i_207_n_5\,
      I5 => \left_servo_angle[3]_i_132_n_0\,
      O => \left_servo_angle[0]_i_222_n_0\
    );
\left_servo_angle[0]_i_223\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_5_n_6\,
      I1 => \left_servo_angle_reg[3]_i_3_n_5\,
      O => \left_servo_angle[0]_i_223_n_0\
    );
\left_servo_angle[0]_i_224\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_5_n_7\,
      I1 => \left_servo_angle_reg[3]_i_3_n_6\,
      O => \left_servo_angle[0]_i_224_n_0\
    );
\left_servo_angle[0]_i_225\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_3_n_4\,
      I1 => \left_servo_angle_reg[3]_i_3_n_7\,
      O => \left_servo_angle[0]_i_225_n_0\
    );
\left_servo_angle[0]_i_226\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_207_n_7\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(5),
      I3 => \left_servo_angle_reg[3]_i_135_n_5\,
      O => \left_servo_angle[0]_i_226_n_0\
    );
\left_servo_angle[0]_i_227\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_3_n_6\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(4),
      I3 => \left_servo_angle_reg[3]_i_135_n_6\,
      O => \left_servo_angle[0]_i_227_n_0\
    );
\left_servo_angle[0]_i_228\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEBF"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_3_n_7\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(3),
      I3 => \left_servo_angle_reg[3]_i_135_n_7\,
      O => \left_servo_angle[0]_i_228_n_0\
    );
\left_servo_angle[0]_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B00E4FFE4FF1B00"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[3]_i_135_n_5\,
      I2 => left_servo_angle3(5),
      I3 => \left_servo_angle_reg[0]_i_207_n_7\,
      I4 => \left_servo_angle_reg[0]_i_207_n_6\,
      I5 => \left_servo_angle[3]_i_136_n_0\,
      O => \left_servo_angle[0]_i_229_n_0\
    );
\left_servo_angle[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78E1E187E187871E"
    )
        port map (
      I0 => \left_servo_angle[0]_i_54_n_0\,
      I1 => \left_servo_angle_reg[0]_i_55_n_1\,
      I2 => \left_servo_angle_reg[0]_i_56_n_7\,
      I3 => \left_servo_angle_reg[0]_i_57_n_0\,
      I4 => \left_servo_angle_reg[7]_i_39_n_1\,
      I5 => \left_servo_angle_reg[0]_i_58_n_4\,
      O => \left_servo_angle[0]_i_23_n_0\
    );
\left_servo_angle[0]_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[3]_i_135_n_6\,
      I2 => left_servo_angle3(4),
      I3 => \left_servo_angle_reg[3]_i_3_n_6\,
      I4 => \left_servo_angle_reg[0]_i_207_n_7\,
      I5 => \left_servo_angle[3]_i_137_n_0\,
      O => \left_servo_angle[0]_i_230_n_0\
    );
\left_servo_angle[0]_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FF1BFF1B00E4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[3]_i_135_n_7\,
      I2 => left_servo_angle3(3),
      I3 => \left_servo_angle_reg[3]_i_3_n_7\,
      I4 => \left_servo_angle_reg[3]_i_3_n_6\,
      I5 => \left_servo_angle[3]_i_186_n_0\,
      O => \left_servo_angle[0]_i_231_n_0\
    );
\left_servo_angle[0]_i_232\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"27D8"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => left_servo_angle3(3),
      I2 => \left_servo_angle_reg[3]_i_135_n_7\,
      I3 => \left_servo_angle_reg[3]_i_3_n_7\,
      O => \left_servo_angle[0]_i_232_n_0\
    );
\left_servo_angle[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7331D554D5547331"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_39_n_1\,
      I1 => \left_servo_angle_reg[0]_i_55_n_1\,
      I2 => \left_servo_angle_reg[0]_i_58_n_6\,
      I3 => \left_servo_angle_reg[0]_i_57_n_6\,
      I4 => \left_servo_angle_reg[0]_i_58_n_5\,
      I5 => \left_servo_angle_reg[0]_i_57_n_5\,
      O => \left_servo_angle[0]_i_25_n_0\
    );
\left_servo_angle[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7331D554D5547331"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_39_n_1\,
      I1 => \left_servo_angle_reg[0]_i_55_n_1\,
      I2 => \left_servo_angle_reg[0]_i_58_n_7\,
      I3 => \left_servo_angle_reg[0]_i_57_n_7\,
      I4 => \left_servo_angle_reg[0]_i_58_n_6\,
      I5 => \left_servo_angle_reg[0]_i_57_n_6\,
      O => \left_servo_angle[0]_i_26_n_0\
    );
\left_servo_angle[0]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DD4D44D"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_39_n_1\,
      I1 => \left_servo_angle[0]_i_68_n_0\,
      I2 => \left_servo_angle_reg[0]_i_58_n_7\,
      I3 => \left_servo_angle_reg[0]_i_57_n_7\,
      I4 => \left_servo_angle_reg[0]_i_55_n_1\,
      O => \left_servo_angle[0]_i_27_n_0\
    );
\left_servo_angle[0]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D44D4DD4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_39_n_1\,
      I1 => \left_servo_angle[0]_i_69_n_0\,
      I2 => \left_servo_angle_reg[0]_i_55_n_6\,
      I3 => \left_servo_angle_reg[0]_i_70_n_4\,
      I4 => \left_servo_angle_reg[0]_i_71_n_4\,
      O => \left_servo_angle[0]_i_28_n_0\
    );
\left_servo_angle[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"36936C366C36C96C"
    )
        port map (
      I0 => \left_servo_angle[0]_i_72_n_0\,
      I1 => \left_servo_angle[0]_i_73_n_0\,
      I2 => \left_servo_angle_reg[7]_i_39_n_1\,
      I3 => \left_servo_angle_reg[0]_i_55_n_1\,
      I4 => \left_servo_angle_reg[0]_i_58_n_5\,
      I5 => \left_servo_angle_reg[0]_i_57_n_5\,
      O => \left_servo_angle[0]_i_29_n_0\
    );
\left_servo_angle[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"36936C366C36C96C"
    )
        port map (
      I0 => \left_servo_angle[0]_i_74_n_0\,
      I1 => \left_servo_angle[0]_i_75_n_0\,
      I2 => \left_servo_angle_reg[7]_i_39_n_1\,
      I3 => \left_servo_angle_reg[0]_i_55_n_1\,
      I4 => \left_servo_angle_reg[0]_i_58_n_6\,
      I5 => \left_servo_angle_reg[0]_i_57_n_6\,
      O => \left_servo_angle[0]_i_30_n_0\
    );
\left_servo_angle[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"36936C366C36C96C"
    )
        port map (
      I0 => \left_servo_angle[0]_i_68_n_0\,
      I1 => \left_servo_angle[0]_i_76_n_0\,
      I2 => \left_servo_angle_reg[7]_i_39_n_1\,
      I3 => \left_servo_angle_reg[0]_i_55_n_1\,
      I4 => \left_servo_angle_reg[0]_i_58_n_7\,
      I5 => \left_servo_angle_reg[0]_i_57_n_7\,
      O => \left_servo_angle[0]_i_31_n_0\
    );
\left_servo_angle[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9336366C366C6CC9"
    )
        port map (
      I0 => \left_servo_angle[0]_i_69_n_0\,
      I1 => \left_servo_angle[0]_i_77_n_0\,
      I2 => \left_servo_angle_reg[7]_i_39_n_1\,
      I3 => \left_servo_angle_reg[0]_i_55_n_6\,
      I4 => \left_servo_angle_reg[0]_i_70_n_4\,
      I5 => \left_servo_angle_reg[0]_i_71_n_4\,
      O => \left_servo_angle[0]_i_32_n_0\
    );
\left_servo_angle[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_5_n_7\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(25),
      I3 => \left_servo_angle_reg[7]_i_23_n_5\,
      O => \left_servo_angle[0]_i_34_n_0\
    );
\left_servo_angle[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_17_n_4\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(24),
      I3 => \left_servo_angle_reg[7]_i_23_n_6\,
      O => \left_servo_angle[0]_i_35_n_0\
    );
\left_servo_angle[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_17_n_5\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(23),
      I3 => \left_servo_angle_reg[7]_i_23_n_7\,
      O => \left_servo_angle[0]_i_36_n_0\
    );
\left_servo_angle[0]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_17_n_6\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(22),
      I3 => \left_servo_angle_reg[7]_i_44_n_4\,
      O => \left_servo_angle[0]_i_37_n_0\
    );
\left_servo_angle[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_23_n_5\,
      I2 => left_servo_angle3(25),
      I3 => \left_servo_angle_reg[0]_i_5_n_7\,
      I4 => \left_servo_angle_reg[0]_i_5_n_6\,
      I5 => \left_servo_angle[0]_i_87_n_0\,
      O => \left_servo_angle[0]_i_38_n_0\
    );
\left_servo_angle[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_23_n_6\,
      I2 => left_servo_angle3(24),
      I3 => \left_servo_angle_reg[0]_i_17_n_4\,
      I4 => \left_servo_angle_reg[0]_i_5_n_7\,
      I5 => \left_servo_angle[0]_i_88_n_0\,
      O => \left_servo_angle[0]_i_39_n_0\
    );
\left_servo_angle[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_23_n_7\,
      I2 => left_servo_angle3(23),
      I3 => \left_servo_angle_reg[0]_i_17_n_5\,
      I4 => \left_servo_angle_reg[0]_i_17_n_4\,
      I5 => \left_servo_angle[0]_i_89_n_0\,
      O => \left_servo_angle[0]_i_40_n_0\
    );
\left_servo_angle[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_44_n_4\,
      I2 => left_servo_angle3(22),
      I3 => \left_servo_angle_reg[0]_i_17_n_6\,
      I4 => \left_servo_angle_reg[0]_i_17_n_5\,
      I5 => \left_servo_angle[0]_i_90_n_0\,
      O => \left_servo_angle[0]_i_41_n_0\
    );
\left_servo_angle[0]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_8_n_5\,
      I1 => left_servo_angle3(29),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[0]_i_42_n_0\
    );
\left_servo_angle[0]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_8_n_6\,
      I1 => left_servo_angle3(28),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[0]_i_43_n_0\
    );
\left_servo_angle[0]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_8_n_7\,
      I1 => left_servo_angle3(27),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[0]_i_44_n_0\
    );
\left_servo_angle[0]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_6_n_7\,
      I1 => \left_servo_angle_reg[0]_i_24_n_6\,
      I2 => \left_servo_angle_reg[0]_i_7_n_6\,
      O => \left_servo_angle[0]_i_46_n_0\
    );
\left_servo_angle[0]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_7_n_4\,
      I1 => \left_servo_angle_reg[0]_i_24_n_7\,
      I2 => \left_servo_angle_reg[0]_i_7_n_7\,
      O => \left_servo_angle[0]_i_47_n_0\
    );
\left_servo_angle[0]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_7_n_5\,
      I1 => \left_servo_angle_reg[0]_i_59_n_4\,
      I2 => \left_servo_angle_reg[0]_i_24_n_4\,
      O => \left_servo_angle[0]_i_48_n_0\
    );
\left_servo_angle[0]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_7_n_6\,
      I1 => \left_servo_angle_reg[0]_i_59_n_5\,
      I2 => \left_servo_angle_reg[0]_i_24_n_5\,
      O => \left_servo_angle[0]_i_49_n_0\
    );
\left_servo_angle[0]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_7_n_6\,
      I1 => \left_servo_angle_reg[0]_i_24_n_6\,
      I2 => \left_servo_angle_reg[0]_i_6_n_7\,
      I3 => \left_servo_angle_reg[0]_i_24_n_5\,
      I4 => \left_servo_angle_reg[0]_i_7_n_5\,
      O => \left_servo_angle[0]_i_50_n_0\
    );
\left_servo_angle[0]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_servo_angle[0]_i_47_n_0\,
      I1 => \left_servo_angle_reg[0]_i_7_n_6\,
      I2 => \left_servo_angle_reg[0]_i_24_n_6\,
      I3 => \left_servo_angle_reg[0]_i_6_n_7\,
      O => \left_servo_angle[0]_i_51_n_0\
    );
\left_servo_angle[0]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_7_n_4\,
      I1 => \left_servo_angle_reg[0]_i_24_n_7\,
      I2 => \left_servo_angle_reg[0]_i_7_n_7\,
      I3 => \left_servo_angle[0]_i_48_n_0\,
      O => \left_servo_angle[0]_i_52_n_0\
    );
\left_servo_angle[0]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_7_n_5\,
      I1 => \left_servo_angle_reg[0]_i_59_n_4\,
      I2 => \left_servo_angle_reg[0]_i_24_n_4\,
      I3 => \left_servo_angle[0]_i_49_n_0\,
      O => \left_servo_angle[0]_i_53_n_0\
    );
\left_servo_angle[0]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_55_n_1\,
      I1 => \left_servo_angle_reg[0]_i_58_n_5\,
      I2 => \left_servo_angle_reg[0]_i_57_n_5\,
      O => \left_servo_angle[0]_i_54_n_0\
    );
\left_servo_angle[0]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D44D4DD4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_39_n_1\,
      I1 => \left_servo_angle[0]_i_128_n_0\,
      I2 => \left_servo_angle_reg[0]_i_55_n_7\,
      I3 => \left_servo_angle_reg[0]_i_70_n_5\,
      I4 => \left_servo_angle_reg[0]_i_71_n_5\,
      O => \left_servo_angle[0]_i_60_n_0\
    );
\left_servo_angle[0]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D44D4DD4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_39_n_1\,
      I1 => \left_servo_angle[0]_i_129_n_0\,
      I2 => \left_servo_angle_reg[0]_i_100_n_4\,
      I3 => \left_servo_angle_reg[0]_i_70_n_6\,
      I4 => \left_servo_angle_reg[0]_i_71_n_6\,
      O => \left_servo_angle[0]_i_61_n_0\
    );
\left_servo_angle[0]_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D44D4DD4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_39_n_1\,
      I1 => \left_servo_angle[0]_i_130_n_0\,
      I2 => \left_servo_angle_reg[0]_i_100_n_5\,
      I3 => \left_servo_angle_reg[0]_i_70_n_7\,
      I4 => \left_servo_angle_reg[0]_i_71_n_7\,
      O => \left_servo_angle[0]_i_62_n_0\
    );
\left_servo_angle[0]_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D44D4DD4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_39_n_1\,
      I1 => \left_servo_angle[0]_i_131_n_0\,
      I2 => \left_servo_angle_reg[0]_i_100_n_6\,
      I3 => \left_servo_angle_reg[0]_i_132_n_4\,
      I4 => \left_servo_angle_reg[0]_i_133_n_4\,
      O => \left_servo_angle[0]_i_63_n_0\
    );
\left_servo_angle[0]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9336366C366C6CC9"
    )
        port map (
      I0 => \left_servo_angle[0]_i_128_n_0\,
      I1 => \left_servo_angle[0]_i_134_n_0\,
      I2 => \left_servo_angle_reg[7]_i_39_n_1\,
      I3 => \left_servo_angle_reg[0]_i_55_n_7\,
      I4 => \left_servo_angle_reg[0]_i_70_n_5\,
      I5 => \left_servo_angle_reg[0]_i_71_n_5\,
      O => \left_servo_angle[0]_i_64_n_0\
    );
\left_servo_angle[0]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9336366C366C6CC9"
    )
        port map (
      I0 => \left_servo_angle[0]_i_129_n_0\,
      I1 => \left_servo_angle[0]_i_135_n_0\,
      I2 => \left_servo_angle_reg[7]_i_39_n_1\,
      I3 => \left_servo_angle_reg[0]_i_100_n_4\,
      I4 => \left_servo_angle_reg[0]_i_70_n_6\,
      I5 => \left_servo_angle_reg[0]_i_71_n_6\,
      O => \left_servo_angle[0]_i_65_n_0\
    );
\left_servo_angle[0]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9336366C366C6CC9"
    )
        port map (
      I0 => \left_servo_angle[0]_i_130_n_0\,
      I1 => \left_servo_angle[0]_i_136_n_0\,
      I2 => \left_servo_angle_reg[7]_i_39_n_1\,
      I3 => \left_servo_angle_reg[0]_i_100_n_5\,
      I4 => \left_servo_angle_reg[0]_i_70_n_7\,
      I5 => \left_servo_angle_reg[0]_i_71_n_7\,
      O => \left_servo_angle[0]_i_66_n_0\
    );
\left_servo_angle[0]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9336366C366C6CC9"
    )
        port map (
      I0 => \left_servo_angle[0]_i_131_n_0\,
      I1 => \left_servo_angle[0]_i_137_n_0\,
      I2 => \left_servo_angle_reg[7]_i_39_n_1\,
      I3 => \left_servo_angle_reg[0]_i_100_n_6\,
      I4 => \left_servo_angle_reg[0]_i_132_n_4\,
      I5 => \left_servo_angle_reg[0]_i_133_n_4\,
      O => \left_servo_angle[0]_i_67_n_0\
    );
\left_servo_angle[0]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_55_n_6\,
      I1 => \left_servo_angle_reg[0]_i_70_n_4\,
      I2 => \left_servo_angle_reg[0]_i_71_n_4\,
      O => \left_servo_angle[0]_i_68_n_0\
    );
\left_servo_angle[0]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_55_n_7\,
      I1 => \left_servo_angle_reg[0]_i_70_n_5\,
      I2 => \left_servo_angle_reg[0]_i_71_n_5\,
      O => \left_servo_angle[0]_i_69_n_0\
    );
\left_servo_angle[0]_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_55_n_1\,
      I1 => \left_servo_angle_reg[0]_i_58_n_6\,
      I2 => \left_servo_angle_reg[0]_i_57_n_6\,
      O => \left_servo_angle[0]_i_72_n_0\
    );
\left_servo_angle[0]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_57_n_0\,
      I1 => \left_servo_angle_reg[0]_i_58_n_4\,
      I2 => \left_servo_angle_reg[0]_i_55_n_1\,
      O => \left_servo_angle[0]_i_73_n_0\
    );
\left_servo_angle[0]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_55_n_1\,
      I1 => \left_servo_angle_reg[0]_i_58_n_7\,
      I2 => \left_servo_angle_reg[0]_i_57_n_7\,
      O => \left_servo_angle[0]_i_74_n_0\
    );
\left_servo_angle[0]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_58_n_5\,
      I1 => \left_servo_angle_reg[0]_i_57_n_5\,
      I2 => \left_servo_angle_reg[0]_i_55_n_1\,
      O => \left_servo_angle[0]_i_75_n_0\
    );
\left_servo_angle[0]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_58_n_6\,
      I1 => \left_servo_angle_reg[0]_i_57_n_6\,
      I2 => \left_servo_angle_reg[0]_i_55_n_1\,
      O => \left_servo_angle[0]_i_76_n_0\
    );
\left_servo_angle[0]_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_58_n_7\,
      I1 => \left_servo_angle_reg[0]_i_57_n_7\,
      I2 => \left_servo_angle_reg[0]_i_55_n_1\,
      O => \left_servo_angle[0]_i_77_n_0\
    );
\left_servo_angle[0]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_17_n_7\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(21),
      I3 => \left_servo_angle_reg[7]_i_44_n_5\,
      O => \left_servo_angle[0]_i_79_n_0\
    );
\left_servo_angle[0]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_45_n_4\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(20),
      I3 => \left_servo_angle_reg[7]_i_44_n_6\,
      O => \left_servo_angle[0]_i_80_n_0\
    );
\left_servo_angle[0]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_45_n_5\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(19),
      I3 => \left_servo_angle_reg[7]_i_44_n_7\,
      O => \left_servo_angle[0]_i_81_n_0\
    );
\left_servo_angle[0]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_45_n_6\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(18),
      I3 => \left_servo_angle_reg[7]_i_114_n_4\,
      O => \left_servo_angle[0]_i_82_n_0\
    );
\left_servo_angle[0]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_44_n_5\,
      I2 => left_servo_angle3(21),
      I3 => \left_servo_angle_reg[0]_i_17_n_7\,
      I4 => \left_servo_angle_reg[0]_i_17_n_6\,
      I5 => \left_servo_angle[7]_i_125_n_0\,
      O => \left_servo_angle[0]_i_83_n_0\
    );
\left_servo_angle[0]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_44_n_6\,
      I2 => left_servo_angle3(20),
      I3 => \left_servo_angle_reg[0]_i_45_n_4\,
      I4 => \left_servo_angle_reg[0]_i_17_n_7\,
      I5 => \left_servo_angle[7]_i_126_n_0\,
      O => \left_servo_angle[0]_i_84_n_0\
    );
\left_servo_angle[0]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_44_n_7\,
      I2 => left_servo_angle3(19),
      I3 => \left_servo_angle_reg[0]_i_45_n_5\,
      I4 => \left_servo_angle_reg[0]_i_45_n_4\,
      I5 => \left_servo_angle[7]_i_124_n_0\,
      O => \left_servo_angle[0]_i_85_n_0\
    );
\left_servo_angle[0]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_114_n_4\,
      I2 => left_servo_angle3(18),
      I3 => \left_servo_angle_reg[0]_i_45_n_6\,
      I4 => \left_servo_angle_reg[0]_i_45_n_5\,
      I5 => \left_servo_angle[7]_i_127_n_0\,
      O => \left_servo_angle[0]_i_86_n_0\
    );
\left_servo_angle[0]_i_87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_23_n_4\,
      I1 => left_servo_angle3(26),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[0]_i_87_n_0\
    );
\left_servo_angle[0]_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_23_n_5\,
      I1 => left_servo_angle3(25),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[0]_i_88_n_0\
    );
\left_servo_angle[0]_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_23_n_6\,
      I1 => left_servo_angle3(24),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[0]_i_89_n_0\
    );
\left_servo_angle[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_3_n_7\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(29),
      I3 => \left_servo_angle_reg[7]_i_8_n_5\,
      O => \left_servo_angle[0]_i_9_n_0\
    );
\left_servo_angle[0]_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_23_n_7\,
      I1 => left_servo_angle3(23),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[0]_i_90_n_0\
    );
\left_servo_angle[0]_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_7_n_7\,
      I1 => \left_servo_angle_reg[0]_i_59_n_6\,
      I2 => \left_servo_angle_reg[0]_i_24_n_6\,
      O => \left_servo_angle[0]_i_92_n_0\
    );
\left_servo_angle[0]_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_24_n_4\,
      I1 => \left_servo_angle_reg[0]_i_59_n_7\,
      I2 => \left_servo_angle_reg[0]_i_24_n_7\,
      O => \left_servo_angle[0]_i_93_n_0\
    );
\left_servo_angle[0]_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_24_n_5\,
      I1 => \left_servo_angle_reg[7]_i_5_n_4\,
      I2 => \left_servo_angle_reg[0]_i_59_n_4\,
      O => \left_servo_angle[0]_i_94_n_0\
    );
\left_servo_angle[0]_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_24_n_6\,
      I1 => \left_servo_angle_reg[7]_i_5_n_5\,
      I2 => \left_servo_angle_reg[0]_i_59_n_5\,
      O => \left_servo_angle[0]_i_95_n_0\
    );
\left_servo_angle[0]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_7_n_6\,
      I1 => \left_servo_angle_reg[0]_i_59_n_5\,
      I2 => \left_servo_angle_reg[0]_i_24_n_5\,
      I3 => \left_servo_angle[0]_i_92_n_0\,
      O => \left_servo_angle[0]_i_96_n_0\
    );
\left_servo_angle[0]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_7_n_7\,
      I1 => \left_servo_angle_reg[0]_i_59_n_6\,
      I2 => \left_servo_angle_reg[0]_i_24_n_6\,
      I3 => \left_servo_angle[0]_i_93_n_0\,
      O => \left_servo_angle[0]_i_97_n_0\
    );
\left_servo_angle[0]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_24_n_4\,
      I1 => \left_servo_angle_reg[0]_i_59_n_7\,
      I2 => \left_servo_angle_reg[0]_i_24_n_7\,
      I3 => \left_servo_angle[0]_i_94_n_0\,
      O => \left_servo_angle[0]_i_98_n_0\
    );
\left_servo_angle[0]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_servo_angle_reg[0]_i_24_n_5\,
      I1 => \left_servo_angle_reg[7]_i_5_n_4\,
      I2 => \left_servo_angle_reg[0]_i_59_n_4\,
      I3 => \left_servo_angle[0]_i_95_n_0\,
      O => \left_servo_angle[0]_i_99_n_0\
    );
\left_servo_angle[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FA077775FA08888"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[3]_i_4_n_7\,
      I2 => \left_servo_angle_reg[3]_i_3_n_7\,
      I3 => \left_servo_angle_reg[3]_i_3_n_6\,
      I4 => \left_servo_angle[7]_i_6_n_0\,
      I5 => \left_servo_angle_reg[3]_i_4_n_6\,
      O => \left_servo_angle[1]_i_1_n_0\
    );
\left_servo_angle[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95CFC0"
    )
        port map (
      I0 => \left_servo_angle[2]_i_2_n_0\,
      I1 => \left_servo_angle_reg[3]_i_3_n_5\,
      I2 => \left_servo_angle[7]_i_6_n_0\,
      I3 => \left_servo_angle_reg[3]_i_4_n_5\,
      I4 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[2]_i_1_n_0\
    );
\left_servo_angle[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_4_n_6\,
      I1 => \left_servo_angle_reg[3]_i_3_n_6\,
      I2 => \left_servo_angle_reg[3]_i_4_n_7\,
      I3 => \left_servo_angle[7]_i_6_n_0\,
      I4 => \left_servo_angle_reg[3]_i_3_n_7\,
      O => \left_servo_angle[2]_i_2_n_0\
    );
\left_servo_angle[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95CFC0"
    )
        port map (
      I0 => \left_servo_angle[3]_i_2_n_0\,
      I1 => \left_servo_angle_reg[3]_i_3_n_4\,
      I2 => \left_servo_angle[7]_i_6_n_0\,
      I3 => \left_servo_angle_reg[3]_i_4_n_4\,
      I4 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_1_n_0\
    );
\left_servo_angle[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_29_n_5\,
      I1 => \left_servo_angle_reg[3]_i_30_n_5\,
      I2 => \left_servo_angle_reg[3]_i_25_n_7\,
      I3 => \left_servo_angle_reg[3]_i_26_n_7\,
      I4 => \left_servo_angle[3]_i_32_n_0\,
      O => \left_servo_angle[3]_i_10_n_0\
    );
\left_servo_angle[3]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400F544EEA0FFE4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_114_n_6\,
      I2 => left_servo_angle3(16),
      I3 => \left_servo_angle[7]_i_134_n_0\,
      I4 => \left_servo_angle_reg[7]_i_130_n_5\,
      I5 => left_servo_angle3(13),
      O => \left_servo_angle[3]_i_100_n_0\
    );
\left_servo_angle[3]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400F544EEA0FFE4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_114_n_7\,
      I2 => left_servo_angle3(15),
      I3 => \left_servo_angle[7]_i_138_n_0\,
      I4 => \left_servo_angle_reg[7]_i_130_n_6\,
      I5 => left_servo_angle3(12),
      O => \left_servo_angle[3]_i_101_n_0\
    );
\left_servo_angle[3]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400F544EEA0FFE4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_130_n_4\,
      I2 => left_servo_angle3(14),
      I3 => \left_servo_angle[7]_i_139_n_0\,
      I4 => \left_servo_angle_reg[7]_i_130_n_7\,
      I5 => left_servo_angle3(11),
      O => \left_servo_angle[3]_i_102_n_0\
    );
\left_servo_angle[3]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[7]_i_131_n_0\,
      I1 => \left_servo_angle[7]_i_133_n_0\,
      I2 => \left_servo_angle[7]_i_121_n_0\,
      I3 => \left_servo_angle[7]_i_123_n_0\,
      I4 => \left_servo_angle[7]_i_132_n_0\,
      I5 => \left_servo_angle[7]_i_119_n_0\,
      O => \left_servo_angle[3]_i_103_n_0\
    );
\left_servo_angle[3]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[7]_i_132_n_0\,
      I1 => \left_servo_angle[7]_i_134_n_0\,
      I2 => \left_servo_angle[7]_i_122_n_0\,
      I3 => \left_servo_angle[7]_i_131_n_0\,
      I4 => \left_servo_angle[7]_i_133_n_0\,
      I5 => \left_servo_angle[7]_i_121_n_0\,
      O => \left_servo_angle[3]_i_104_n_0\
    );
\left_servo_angle[3]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[7]_i_133_n_0\,
      I1 => \left_servo_angle[7]_i_138_n_0\,
      I2 => \left_servo_angle[7]_i_123_n_0\,
      I3 => \left_servo_angle[7]_i_132_n_0\,
      I4 => \left_servo_angle[7]_i_134_n_0\,
      I5 => \left_servo_angle[7]_i_122_n_0\,
      O => \left_servo_angle[3]_i_105_n_0\
    );
\left_servo_angle[3]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[7]_i_134_n_0\,
      I1 => \left_servo_angle[7]_i_139_n_0\,
      I2 => \left_servo_angle[7]_i_131_n_0\,
      I3 => \left_servo_angle[7]_i_133_n_0\,
      I4 => \left_servo_angle[7]_i_138_n_0\,
      I5 => \left_servo_angle[7]_i_123_n_0\,
      O => \left_servo_angle[3]_i_106_n_0\
    );
\left_servo_angle[3]_i_107\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_44_n_6\,
      I1 => left_servo_angle3(20),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_107_n_0\
    );
\left_servo_angle[3]_i_108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_44_n_7\,
      I1 => left_servo_angle3(19),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_108_n_0\
    );
\left_servo_angle[3]_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_114_n_4\,
      I1 => left_servo_angle3(18),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_109_n_0\
    );
\left_servo_angle[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \left_servo_angle[3]_i_7_n_0\,
      I1 => \left_servo_angle[7]_i_37_n_0\,
      I2 => \left_servo_angle_reg[7]_i_31_n_7\,
      I3 => \left_servo_angle_reg[7]_i_30_n_7\,
      I4 => \left_servo_angle_reg[7]_i_35_n_5\,
      I5 => \left_servo_angle_reg[7]_i_34_n_5\,
      O => \left_servo_angle[3]_i_11_n_0\
    );
\left_servo_angle[3]_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_114_n_5\,
      I1 => left_servo_angle3(17),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_110_n_0\
    );
\left_servo_angle[3]_i_111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => left_servo_angle3(20),
      I1 => \left_servo_angle_reg[7]_i_44_n_6\,
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => left_servo_angle3(23),
      I4 => \left_servo_angle_reg[7]_i_23_n_7\,
      O => \left_servo_angle[3]_i_111_n_0\
    );
\left_servo_angle[3]_i_112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => left_servo_angle3(19),
      I1 => \left_servo_angle_reg[7]_i_44_n_7\,
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => left_servo_angle3(22),
      I4 => \left_servo_angle_reg[7]_i_44_n_4\,
      O => \left_servo_angle[3]_i_112_n_0\
    );
\left_servo_angle[3]_i_113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => left_servo_angle3(18),
      I1 => \left_servo_angle_reg[7]_i_114_n_4\,
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => left_servo_angle3(21),
      I4 => \left_servo_angle_reg[7]_i_44_n_5\,
      O => \left_servo_angle[3]_i_113_n_0\
    );
\left_servo_angle[3]_i_114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => left_servo_angle3(17),
      I1 => \left_servo_angle_reg[7]_i_114_n_5\,
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => left_servo_angle3(20),
      I4 => \left_servo_angle_reg[7]_i_44_n_6\,
      O => \left_servo_angle[3]_i_114_n_0\
    );
\left_servo_angle[3]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B005F11BB0AFF1B"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_137_n_4\,
      I2 => left_servo_angle3(10),
      I3 => \left_servo_angle[3]_i_136_n_0\,
      I4 => \left_servo_angle_reg[7]_i_137_n_6\,
      I5 => left_servo_angle3(8),
      O => \left_servo_angle[3]_i_115_n_0\
    );
\left_servo_angle[3]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B005F11BB0AFF1B"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_137_n_5\,
      I2 => left_servo_angle3(9),
      I3 => \left_servo_angle[3]_i_137_n_0\,
      I4 => \left_servo_angle_reg[7]_i_137_n_7\,
      I5 => left_servo_angle3(7),
      O => \left_servo_angle[3]_i_116_n_0\
    );
\left_servo_angle[3]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B005F11BB0AFF1B"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_137_n_6\,
      I2 => left_servo_angle3(8),
      I3 => \left_servo_angle[3]_i_186_n_0\,
      I4 => \left_servo_angle_reg[3]_i_135_n_4\,
      I5 => left_servo_angle3(6),
      O => \left_servo_angle[3]_i_117_n_0\
    );
\left_servo_angle[3]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B0A1100FFBB5F1B"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_137_n_7\,
      I2 => left_servo_angle3(7),
      I3 => \left_servo_angle_reg[3]_i_135_n_7\,
      I4 => left_servo_angle3(3),
      I5 => \left_servo_angle[3]_i_137_n_0\,
      O => \left_servo_angle[3]_i_118_n_0\
    );
\left_servo_angle[3]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[3]_i_131_n_0\,
      I1 => \left_servo_angle[3]_i_136_n_0\,
      I2 => \left_servo_angle[7]_i_138_n_0\,
      I3 => \left_servo_angle[7]_i_139_n_0\,
      I4 => \left_servo_angle[3]_i_132_n_0\,
      I5 => \left_servo_angle[7]_i_134_n_0\,
      O => \left_servo_angle[3]_i_119_n_0\
    );
\left_servo_angle[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \left_servo_angle[3]_i_8_n_0\,
      I1 => \left_servo_angle[3]_i_27_n_0\,
      I2 => \left_servo_angle_reg[3]_i_26_n_4\,
      I3 => \left_servo_angle_reg[3]_i_25_n_4\,
      I4 => \left_servo_angle_reg[7]_i_35_n_6\,
      I5 => \left_servo_angle_reg[7]_i_34_n_6\,
      O => \left_servo_angle[3]_i_12_n_0\
    );
\left_servo_angle[3]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[3]_i_132_n_0\,
      I1 => \left_servo_angle[3]_i_137_n_0\,
      I2 => \left_servo_angle[7]_i_139_n_0\,
      I3 => \left_servo_angle[3]_i_131_n_0\,
      I4 => \left_servo_angle[3]_i_136_n_0\,
      I5 => \left_servo_angle[7]_i_138_n_0\,
      O => \left_servo_angle[3]_i_120_n_0\
    );
\left_servo_angle[3]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[3]_i_136_n_0\,
      I1 => \left_servo_angle[3]_i_186_n_0\,
      I2 => \left_servo_angle[3]_i_131_n_0\,
      I3 => \left_servo_angle[3]_i_132_n_0\,
      I4 => \left_servo_angle[3]_i_137_n_0\,
      I5 => \left_servo_angle[7]_i_139_n_0\,
      O => \left_servo_angle[3]_i_121_n_0\
    );
\left_servo_angle[3]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[3]_i_137_n_0\,
      I1 => \left_servo_angle[3]_i_188_n_0\,
      I2 => \left_servo_angle[3]_i_132_n_0\,
      I3 => \left_servo_angle[3]_i_136_n_0\,
      I4 => \left_servo_angle[3]_i_186_n_0\,
      I5 => \left_servo_angle[3]_i_131_n_0\,
      O => \left_servo_angle[3]_i_122_n_0\
    );
\left_servo_angle[3]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C840DC54EAC8FEDC"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[3]_i_134_n_7\,
      I2 => \left_servo_angle_reg[3]_i_135_n_6\,
      I3 => left_servo_angle3(4),
      I4 => \left_servo_angle_reg[3]_i_135_n_4\,
      I5 => left_servo_angle3(6),
      O => \left_servo_angle[3]_i_123_n_0\
    );
\left_servo_angle[3]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C840DC54EAC8FEDC"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[3]_i_189_n_4\,
      I2 => \left_servo_angle_reg[3]_i_135_n_7\,
      I3 => left_servo_angle3(3),
      I4 => \left_servo_angle_reg[3]_i_135_n_5\,
      I5 => left_servo_angle3(5),
      O => \left_servo_angle[3]_i_124_n_0\
    );
\left_servo_angle[3]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C840DC54EAC8FEDC"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[3]_i_189_n_5\,
      I2 => count_left_val_reg(2),
      I3 => left_servo_angle3(2),
      I4 => \left_servo_angle_reg[3]_i_135_n_6\,
      I5 => left_servo_angle3(4),
      O => \left_servo_angle[3]_i_125_n_0\
    );
\left_servo_angle[3]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C840DC54EAC8FEDC"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[3]_i_189_n_6\,
      I2 => count_left_val_reg(1),
      I3 => left_servo_angle3(1),
      I4 => \left_servo_angle_reg[3]_i_135_n_7\,
      I5 => left_servo_angle3(3),
      O => \left_servo_angle[3]_i_126_n_0\
    );
\left_servo_angle[3]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[3]_i_136_n_0\,
      I1 => \left_servo_angle[3]_i_186_n_0\,
      I2 => \left_servo_angle_reg[3]_i_134_n_7\,
      I3 => \left_servo_angle[3]_i_132_n_0\,
      I4 => \left_servo_angle_reg[3]_i_134_n_6\,
      I5 => \left_servo_angle[3]_i_137_n_0\,
      O => \left_servo_angle[3]_i_127_n_0\
    );
\left_servo_angle[3]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[3]_i_137_n_0\,
      I1 => \left_servo_angle[3]_i_188_n_0\,
      I2 => \left_servo_angle_reg[3]_i_189_n_4\,
      I3 => \left_servo_angle[3]_i_136_n_0\,
      I4 => \left_servo_angle_reg[3]_i_134_n_7\,
      I5 => \left_servo_angle[3]_i_186_n_0\,
      O => \left_servo_angle[3]_i_128_n_0\
    );
\left_servo_angle[3]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[3]_i_186_n_0\,
      I1 => \left_servo_angle[3]_i_190_n_0\,
      I2 => \left_servo_angle_reg[3]_i_189_n_5\,
      I3 => \left_servo_angle[3]_i_137_n_0\,
      I4 => \left_servo_angle_reg[3]_i_189_n_4\,
      I5 => \left_servo_angle[3]_i_188_n_0\,
      O => \left_servo_angle[3]_i_129_n_0\
    );
\left_servo_angle[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \left_servo_angle[3]_i_9_n_0\,
      I1 => \left_servo_angle[3]_i_28_n_0\,
      I2 => \left_servo_angle_reg[3]_i_26_n_5\,
      I3 => \left_servo_angle_reg[3]_i_25_n_5\,
      I4 => \left_servo_angle_reg[7]_i_35_n_7\,
      I5 => \left_servo_angle_reg[7]_i_34_n_7\,
      O => \left_servo_angle[3]_i_13_n_0\
    );
\left_servo_angle[3]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[3]_i_188_n_0\,
      I1 => \left_servo_angle[3]_i_191_n_0\,
      I2 => \left_servo_angle_reg[3]_i_189_n_6\,
      I3 => \left_servo_angle[3]_i_186_n_0\,
      I4 => \left_servo_angle_reg[3]_i_189_n_5\,
      I5 => \left_servo_angle[3]_i_190_n_0\,
      O => \left_servo_angle[3]_i_130_n_0\
    );
\left_servo_angle[3]_i_131\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_137_n_6\,
      I1 => left_servo_angle3(8),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_131_n_0\
    );
\left_servo_angle[3]_i_132\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_137_n_7\,
      I1 => left_servo_angle3(7),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_132_n_0\
    );
\left_servo_angle[3]_i_136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_135_n_4\,
      I1 => left_servo_angle3(6),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_136_n_0\
    );
\left_servo_angle[3]_i_137\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_135_n_5\,
      I1 => left_servo_angle3(5),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_137_n_0\
    );
\left_servo_angle[3]_i_139\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_151_n_6\,
      I1 => \left_servo_angle_reg[3]_i_214_n_4\,
      I2 => \left_servo_angle_reg[3]_i_215_n_4\,
      I3 => \left_servo_angle_reg[3]_i_216_n_4\,
      I4 => \left_servo_angle[3]_i_217_n_0\,
      O => \left_servo_angle[3]_i_139_n_0\
    );
\left_servo_angle[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \left_servo_angle[3]_i_10_n_0\,
      I1 => \left_servo_angle[3]_i_31_n_0\,
      I2 => \left_servo_angle_reg[3]_i_26_n_6\,
      I3 => \left_servo_angle_reg[3]_i_25_n_6\,
      I4 => \left_servo_angle_reg[3]_i_30_n_4\,
      I5 => \left_servo_angle_reg[3]_i_29_n_4\,
      O => \left_servo_angle[3]_i_14_n_0\
    );
\left_servo_angle[3]_i_140\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_218_n_7\,
      I1 => \left_servo_angle_reg[3]_i_214_n_5\,
      I2 => \left_servo_angle_reg[3]_i_215_n_5\,
      I3 => \left_servo_angle_reg[3]_i_216_n_5\,
      I4 => \left_servo_angle[3]_i_219_n_0\,
      O => \left_servo_angle[3]_i_140_n_0\
    );
\left_servo_angle[3]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88080F880F8F880"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_215_n_6\,
      I1 => \left_servo_angle_reg[3]_i_214_n_6\,
      I2 => \left_servo_angle_reg[3]_i_216_n_6\,
      I3 => \left_servo_angle_reg[3]_i_215_n_5\,
      I4 => \left_servo_angle_reg[3]_i_214_n_5\,
      I5 => \left_servo_angle_reg[3]_i_218_n_7\,
      O => \left_servo_angle[3]_i_141_n_0\
    );
\left_servo_angle[3]_i_142\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80F8F880"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_215_n_7\,
      I1 => \left_servo_angle_reg[3]_i_214_n_7\,
      I2 => \left_servo_angle_reg[3]_i_216_n_7\,
      I3 => \left_servo_angle_reg[3]_i_215_n_6\,
      I4 => \left_servo_angle_reg[3]_i_214_n_6\,
      O => \left_servo_angle[3]_i_142_n_0\
    );
\left_servo_angle[3]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \left_servo_angle[3]_i_139_n_0\,
      I1 => \left_servo_angle[3]_i_154_n_0\,
      I2 => \left_servo_angle_reg[3]_i_148_n_7\,
      I3 => \left_servo_angle_reg[3]_i_147_n_7\,
      I4 => \left_servo_angle_reg[3]_i_152_n_7\,
      I5 => \left_servo_angle_reg[3]_i_151_n_5\,
      O => \left_servo_angle[3]_i_143_n_0\
    );
\left_servo_angle[3]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \left_servo_angle[3]_i_140_n_0\,
      I1 => \left_servo_angle[3]_i_217_n_0\,
      I2 => \left_servo_angle_reg[3]_i_216_n_4\,
      I3 => \left_servo_angle_reg[3]_i_215_n_4\,
      I4 => \left_servo_angle_reg[3]_i_214_n_4\,
      I5 => \left_servo_angle_reg[3]_i_151_n_6\,
      O => \left_servo_angle[3]_i_144_n_0\
    );
\left_servo_angle[3]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \left_servo_angle[3]_i_141_n_0\,
      I1 => \left_servo_angle[3]_i_219_n_0\,
      I2 => \left_servo_angle_reg[3]_i_216_n_5\,
      I3 => \left_servo_angle_reg[3]_i_215_n_5\,
      I4 => \left_servo_angle_reg[3]_i_214_n_5\,
      I5 => \left_servo_angle_reg[3]_i_218_n_7\,
      O => \left_servo_angle[3]_i_145_n_0\
    );
\left_servo_angle[3]_i_146\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \left_servo_angle[3]_i_142_n_0\,
      I1 => \left_servo_angle[3]_i_220_n_0\,
      I2 => \left_servo_angle_reg[3]_i_216_n_6\,
      I3 => \left_servo_angle_reg[3]_i_214_n_6\,
      I4 => \left_servo_angle_reg[3]_i_215_n_6\,
      O => \left_servo_angle[3]_i_146_n_0\
    );
\left_servo_angle[3]_i_149\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_91_n_7\,
      I1 => \left_servo_angle_reg[3]_i_96_n_5\,
      I2 => \left_servo_angle_reg[3]_i_95_n_5\,
      O => \left_servo_angle[3]_i_149_n_0\
    );
\left_servo_angle[3]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_3_n_7\,
      O => \left_servo_angle[3]_i_15_n_0\
    );
\left_servo_angle[3]_i_150\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_147_n_4\,
      I1 => \left_servo_angle_reg[3]_i_96_n_6\,
      I2 => \left_servo_angle_reg[3]_i_95_n_6\,
      O => \left_servo_angle[3]_i_150_n_0\
    );
\left_servo_angle[3]_i_153\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_147_n_5\,
      I1 => \left_servo_angle_reg[3]_i_96_n_7\,
      I2 => \left_servo_angle_reg[3]_i_95_n_7\,
      O => \left_servo_angle[3]_i_153_n_0\
    );
\left_servo_angle[3]_i_154\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_147_n_6\,
      I1 => \left_servo_angle_reg[3]_i_152_n_6\,
      I2 => \left_servo_angle_reg[3]_i_151_n_4\,
      O => \left_servo_angle[3]_i_154_n_0\
    );
\left_servo_angle[3]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400F544EEA0FFE4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_130_n_5\,
      I2 => left_servo_angle3(13),
      I3 => \left_servo_angle[3]_i_131_n_0\,
      I4 => \left_servo_angle_reg[7]_i_137_n_4\,
      I5 => left_servo_angle3(10),
      O => \left_servo_angle[3]_i_155_n_0\
    );
\left_servo_angle[3]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400F544EEA0FFE4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_130_n_6\,
      I2 => left_servo_angle3(12),
      I3 => \left_servo_angle[3]_i_132_n_0\,
      I4 => \left_servo_angle_reg[7]_i_137_n_5\,
      I5 => left_servo_angle3(9),
      O => \left_servo_angle[3]_i_156_n_0\
    );
\left_servo_angle[3]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400F544EEA0FFE4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_130_n_7\,
      I2 => left_servo_angle3(11),
      I3 => \left_servo_angle[3]_i_136_n_0\,
      I4 => \left_servo_angle_reg[7]_i_137_n_6\,
      I5 => left_servo_angle3(8),
      O => \left_servo_angle[3]_i_157_n_0\
    );
\left_servo_angle[3]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400F544EEA0FFE4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_137_n_4\,
      I2 => left_servo_angle3(10),
      I3 => \left_servo_angle[3]_i_137_n_0\,
      I4 => \left_servo_angle_reg[7]_i_137_n_7\,
      I5 => left_servo_angle3(7),
      O => \left_servo_angle[3]_i_158_n_0\
    );
\left_servo_angle[3]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[7]_i_138_n_0\,
      I1 => \left_servo_angle[3]_i_131_n_0\,
      I2 => \left_servo_angle[7]_i_132_n_0\,
      I3 => \left_servo_angle[7]_i_134_n_0\,
      I4 => \left_servo_angle[7]_i_139_n_0\,
      I5 => \left_servo_angle[7]_i_131_n_0\,
      O => \left_servo_angle[3]_i_159_n_0\
    );
\left_servo_angle[3]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[7]_i_139_n_0\,
      I1 => \left_servo_angle[3]_i_132_n_0\,
      I2 => \left_servo_angle[7]_i_133_n_0\,
      I3 => \left_servo_angle[7]_i_138_n_0\,
      I4 => \left_servo_angle[3]_i_131_n_0\,
      I5 => \left_servo_angle[7]_i_132_n_0\,
      O => \left_servo_angle[3]_i_160_n_0\
    );
\left_servo_angle[3]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[3]_i_131_n_0\,
      I1 => \left_servo_angle[3]_i_136_n_0\,
      I2 => \left_servo_angle[7]_i_134_n_0\,
      I3 => \left_servo_angle[7]_i_139_n_0\,
      I4 => \left_servo_angle[3]_i_132_n_0\,
      I5 => \left_servo_angle[7]_i_133_n_0\,
      O => \left_servo_angle[3]_i_161_n_0\
    );
\left_servo_angle[3]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[3]_i_132_n_0\,
      I1 => \left_servo_angle[3]_i_137_n_0\,
      I2 => \left_servo_angle[7]_i_138_n_0\,
      I3 => \left_servo_angle[3]_i_131_n_0\,
      I4 => \left_servo_angle[3]_i_136_n_0\,
      I5 => \left_servo_angle[7]_i_134_n_0\,
      O => \left_servo_angle[3]_i_162_n_0\
    );
\left_servo_angle[3]_i_163\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_114_n_6\,
      I1 => left_servo_angle3(16),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_163_n_0\
    );
\left_servo_angle[3]_i_164\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_114_n_7\,
      I1 => left_servo_angle3(15),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_164_n_0\
    );
\left_servo_angle[3]_i_165\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_130_n_4\,
      I1 => left_servo_angle3(14),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_165_n_0\
    );
\left_servo_angle[3]_i_166\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_130_n_5\,
      I1 => left_servo_angle3(13),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_166_n_0\
    );
\left_servo_angle[3]_i_167\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => left_servo_angle3(16),
      I1 => \left_servo_angle_reg[7]_i_114_n_6\,
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => left_servo_angle3(19),
      I4 => \left_servo_angle_reg[7]_i_44_n_7\,
      O => \left_servo_angle[3]_i_167_n_0\
    );
\left_servo_angle[3]_i_168\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => left_servo_angle3(15),
      I1 => \left_servo_angle_reg[7]_i_114_n_7\,
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => left_servo_angle3(18),
      I4 => \left_servo_angle_reg[7]_i_114_n_4\,
      O => \left_servo_angle[3]_i_168_n_0\
    );
\left_servo_angle[3]_i_169\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => left_servo_angle3(14),
      I1 => \left_servo_angle_reg[7]_i_130_n_4\,
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => left_servo_angle3(17),
      I4 => \left_servo_angle_reg[7]_i_114_n_5\,
      O => \left_servo_angle[3]_i_169_n_0\
    );
\left_servo_angle[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_29_n_6\,
      I1 => \left_servo_angle_reg[3]_i_30_n_6\,
      I2 => \left_servo_angle_reg[3]_i_42_n_4\,
      I3 => \left_servo_angle_reg[3]_i_43_n_4\,
      I4 => \left_servo_angle[3]_i_44_n_0\,
      O => \left_servo_angle[3]_i_17_n_0\
    );
\left_servo_angle[3]_i_170\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => left_servo_angle3(13),
      I1 => \left_servo_angle_reg[7]_i_130_n_5\,
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => left_servo_angle3(16),
      I4 => \left_servo_angle_reg[7]_i_114_n_6\,
      O => \left_servo_angle[3]_i_170_n_0\
    );
\left_servo_angle[3]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B0A1100FFBB5F1B"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[3]_i_135_n_4\,
      I2 => left_servo_angle3(6),
      I3 => count_left_val_reg(2),
      I4 => left_servo_angle3(2),
      I5 => \left_servo_angle[3]_i_186_n_0\,
      O => \left_servo_angle[3]_i_171_n_0\
    );
\left_servo_angle[3]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32107351BA32FB73"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle[3]_i_137_n_0\,
      I2 => count_left_val_reg(1),
      I3 => left_servo_angle3(1),
      I4 => \left_servo_angle_reg[3]_i_135_n_7\,
      I5 => left_servo_angle3(3),
      O => \left_servo_angle[3]_i_172_n_0\
    );
\left_servo_angle[3]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B005F11BB0AFF1B"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[3]_i_135_n_6\,
      I2 => left_servo_angle3(4),
      I3 => count_left_val_reg(0),
      I4 => count_left_val_reg(2),
      I5 => left_servo_angle3(2),
      O => \left_servo_angle[3]_i_173_n_0\
    );
\left_servo_angle[3]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D827728D8D7227D8"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => left_servo_angle3(4),
      I2 => \left_servo_angle_reg[3]_i_135_n_6\,
      I3 => count_left_val_reg(0),
      I4 => left_servo_angle3(2),
      I5 => count_left_val_reg(2),
      O => \left_servo_angle[3]_i_174_n_0\
    );
\left_servo_angle[3]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[3]_i_186_n_0\,
      I1 => \left_servo_angle[3]_i_190_n_0\,
      I2 => \left_servo_angle[3]_i_136_n_0\,
      I3 => \left_servo_angle[3]_i_137_n_0\,
      I4 => \left_servo_angle[3]_i_188_n_0\,
      I5 => \left_servo_angle[3]_i_132_n_0\,
      O => \left_servo_angle[3]_i_175_n_0\
    );
\left_servo_angle[3]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[3]_i_188_n_0\,
      I1 => \left_servo_angle[3]_i_191_n_0\,
      I2 => \left_servo_angle[3]_i_137_n_0\,
      I3 => \left_servo_angle[3]_i_186_n_0\,
      I4 => \left_servo_angle[3]_i_190_n_0\,
      I5 => \left_servo_angle[3]_i_136_n_0\,
      O => \left_servo_angle[3]_i_176_n_0\
    );
\left_servo_angle[3]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => count_left_val_reg(0),
      I1 => \left_servo_angle[3]_i_190_n_0\,
      I2 => \left_servo_angle[3]_i_186_n_0\,
      I3 => \left_servo_angle[3]_i_188_n_0\,
      I4 => \left_servo_angle[3]_i_191_n_0\,
      I5 => \left_servo_angle[3]_i_137_n_0\,
      O => \left_servo_angle[3]_i_177_n_0\
    );
\left_servo_angle[3]_i_178\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969669"
    )
        port map (
      I0 => \left_servo_angle[3]_i_190_n_0\,
      I1 => count_left_val_reg(0),
      I2 => \left_servo_angle[3]_i_186_n_0\,
      I3 => \left_servo_angle[3]_i_188_n_0\,
      I4 => \left_servo_angle[3]_i_191_n_0\,
      O => \left_servo_angle[3]_i_178_n_0\
    );
\left_servo_angle[3]_i_179\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888EE8EE"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_189_n_7\,
      I1 => count_left_val_reg(0),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => count_left_val_reg(2),
      I4 => left_servo_angle3(2),
      O => \left_servo_angle[3]_i_179_n_0\
    );
\left_servo_angle[3]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_29_n_7\,
      I1 => \left_servo_angle_reg[3]_i_30_n_7\,
      I2 => \left_servo_angle_reg[3]_i_42_n_5\,
      I3 => \left_servo_angle_reg[3]_i_43_n_5\,
      I4 => \left_servo_angle[3]_i_45_n_0\,
      O => \left_servo_angle[3]_i_18_n_0\
    );
\left_servo_angle[3]_i_180\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66996969"
    )
        port map (
      I0 => count_left_val_reg(0),
      I1 => \left_servo_angle_reg[3]_i_189_n_7\,
      I2 => count_left_val_reg(2),
      I3 => left_servo_angle3(2),
      I4 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_180_n_0\
    );
\left_servo_angle[3]_i_181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_152_n_5\,
      I1 => count_left_val_reg(0),
      O => \left_servo_angle[3]_i_181_n_0\
    );
\left_servo_angle[3]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => count_left_val_reg(0),
      I1 => \left_servo_angle[3]_i_190_n_0\,
      I2 => \left_servo_angle_reg[3]_i_189_n_7\,
      I3 => \left_servo_angle[3]_i_188_n_0\,
      I4 => \left_servo_angle_reg[3]_i_189_n_6\,
      I5 => \left_servo_angle[3]_i_191_n_0\,
      O => \left_servo_angle[3]_i_182_n_0\
    );
\left_servo_angle[3]_i_183\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \left_servo_angle[3]_i_190_n_0\,
      I1 => \left_servo_angle_reg[3]_i_189_n_7\,
      I2 => count_left_val_reg(0),
      I3 => \left_servo_angle[3]_i_191_n_0\,
      I4 => \left_servo_angle_reg[3]_i_152_n_4\,
      O => \left_servo_angle[3]_i_183_n_0\
    );
\left_servo_angle[3]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CF359A6A659F30C"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => count_left_val_reg(0),
      I2 => \left_servo_angle_reg[3]_i_152_n_5\,
      I3 => \left_servo_angle_reg[3]_i_152_n_4\,
      I4 => count_left_val_reg(1),
      I5 => left_servo_angle3(1),
      O => \left_servo_angle[3]_i_184_n_0\
    );
\left_servo_angle[3]_i_185\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_left_val_reg(0),
      I1 => \left_servo_angle_reg[3]_i_152_n_5\,
      O => \left_servo_angle[3]_i_185_n_0\
    );
\left_servo_angle[3]_i_186\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_135_n_6\,
      I1 => left_servo_angle3(4),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_186_n_0\
    );
\left_servo_angle[3]_i_188\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_135_n_7\,
      I1 => left_servo_angle3(3),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_188_n_0\
    );
\left_servo_angle[3]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_46_n_4\,
      I1 => \left_servo_angle_reg[3]_i_47_n_4\,
      I2 => \left_servo_angle_reg[3]_i_42_n_6\,
      I3 => \left_servo_angle_reg[3]_i_43_n_6\,
      I4 => \left_servo_angle[3]_i_48_n_0\,
      O => \left_servo_angle[3]_i_19_n_0\
    );
\left_servo_angle[3]_i_190\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => count_left_val_reg(2),
      I1 => left_servo_angle3(2),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_190_n_0\
    );
\left_servo_angle[3]_i_191\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => count_left_val_reg(1),
      I1 => left_servo_angle3(1),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_191_n_0\
    );
\left_servo_angle[3]_i_192\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_137_n_6\,
      O => \left_servo_angle[3]_i_192_n_0\
    );
\left_servo_angle[3]_i_193\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_137_n_7\,
      O => \left_servo_angle[3]_i_193_n_0\
    );
\left_servo_angle[3]_i_194\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_135_n_4\,
      O => \left_servo_angle[3]_i_194_n_0\
    );
\left_servo_angle[3]_i_195\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_135_n_5\,
      O => \left_servo_angle[3]_i_195_n_0\
    );
\left_servo_angle[3]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B005F11BB0AFF1B"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_23_n_4\,
      I2 => left_servo_angle3(26),
      I3 => \left_servo_angle[7]_i_125_n_0\,
      I4 => \left_servo_angle_reg[7]_i_23_n_6\,
      I5 => left_servo_angle3(24),
      O => \left_servo_angle[3]_i_196_n_0\
    );
\left_servo_angle[3]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B005F11BB0AFF1B"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_23_n_5\,
      I2 => left_servo_angle3(25),
      I3 => \left_servo_angle[7]_i_126_n_0\,
      I4 => \left_servo_angle_reg[7]_i_23_n_7\,
      I5 => left_servo_angle3(23),
      O => \left_servo_angle[3]_i_197_n_0\
    );
\left_servo_angle[3]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B005F11BB0AFF1B"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_23_n_6\,
      I2 => left_servo_angle3(24),
      I3 => \left_servo_angle[7]_i_124_n_0\,
      I4 => \left_servo_angle_reg[7]_i_44_n_4\,
      I5 => left_servo_angle3(22),
      O => \left_servo_angle[3]_i_198_n_0\
    );
\left_servo_angle[3]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B005F11BB0AFF1B"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_23_n_7\,
      I2 => left_servo_angle3(23),
      I3 => \left_servo_angle[7]_i_127_n_0\,
      I4 => \left_servo_angle_reg[7]_i_44_n_5\,
      I5 => left_servo_angle3(21),
      O => \left_servo_angle[3]_i_199_n_0\
    );
\left_servo_angle[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000511110005"
    )
        port map (
      I0 => left_servo_angle10_in(0),
      I1 => \left_servo_angle_reg[3]_i_3_n_6\,
      I2 => \left_servo_angle_reg[3]_i_4_n_6\,
      I3 => \left_servo_angle_reg[3]_i_4_n_5\,
      I4 => \left_servo_angle[7]_i_6_n_0\,
      I5 => \left_servo_angle_reg[3]_i_3_n_5\,
      O => \left_servo_angle[3]_i_2_n_0\
    );
\left_servo_angle[3]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_46_n_5\,
      I1 => \left_servo_angle_reg[3]_i_47_n_5\,
      I2 => \left_servo_angle_reg[3]_i_42_n_7\,
      I3 => \left_servo_angle_reg[3]_i_43_n_7\,
      I4 => \left_servo_angle[3]_i_49_n_0\,
      O => \left_servo_angle[3]_i_20_n_0\
    );
\left_servo_angle[3]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[0]_i_89_n_0\,
      I1 => \left_servo_angle[7]_i_125_n_0\,
      I2 => \left_servo_angle[0]_i_87_n_0\,
      I3 => \left_servo_angle[0]_i_88_n_0\,
      I4 => \left_servo_angle[0]_i_90_n_0\,
      I5 => \left_servo_angle[0]_i_44_n_0\,
      O => \left_servo_angle[3]_i_200_n_0\
    );
\left_servo_angle[3]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[0]_i_90_n_0\,
      I1 => \left_servo_angle[7]_i_126_n_0\,
      I2 => \left_servo_angle[0]_i_88_n_0\,
      I3 => \left_servo_angle[0]_i_89_n_0\,
      I4 => \left_servo_angle[7]_i_125_n_0\,
      I5 => \left_servo_angle[0]_i_87_n_0\,
      O => \left_servo_angle[3]_i_201_n_0\
    );
\left_servo_angle[3]_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_125_n_0\,
      I1 => \left_servo_angle[7]_i_124_n_0\,
      I2 => \left_servo_angle[0]_i_89_n_0\,
      I3 => \left_servo_angle[0]_i_90_n_0\,
      I4 => \left_servo_angle[7]_i_126_n_0\,
      I5 => \left_servo_angle[0]_i_88_n_0\,
      O => \left_servo_angle[3]_i_202_n_0\
    );
\left_servo_angle[3]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_126_n_0\,
      I1 => \left_servo_angle[7]_i_127_n_0\,
      I2 => \left_servo_angle[0]_i_90_n_0\,
      I3 => \left_servo_angle[7]_i_125_n_0\,
      I4 => \left_servo_angle[7]_i_124_n_0\,
      I5 => \left_servo_angle[0]_i_89_n_0\,
      O => \left_servo_angle[3]_i_203_n_0\
    );
\left_servo_angle[3]_i_204\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(4),
      O => \left_servo_angle[3]_i_204_n_0\
    );
\left_servo_angle[3]_i_206\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80F8F880"
    )
        port map (
      I0 => \left_servo_angle[3]_i_190_n_0\,
      I1 => \left_servo_angle_reg[3]_i_264_n_4\,
      I2 => \left_servo_angle_reg[3]_i_265_n_4\,
      I3 => \left_servo_angle_reg[3]_i_215_n_7\,
      I4 => \left_servo_angle_reg[3]_i_214_n_7\,
      O => \left_servo_angle[3]_i_206_n_0\
    );
\left_servo_angle[3]_i_207\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80F8F880"
    )
        port map (
      I0 => \left_servo_angle[3]_i_191_n_0\,
      I1 => \left_servo_angle_reg[3]_i_264_n_5\,
      I2 => \left_servo_angle_reg[3]_i_265_n_5\,
      I3 => \left_servo_angle[3]_i_190_n_0\,
      I4 => \left_servo_angle_reg[3]_i_264_n_4\,
      O => \left_servo_angle[3]_i_207_n_0\
    );
\left_servo_angle[3]_i_208\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80F8F880"
    )
        port map (
      I0 => count_left_val_reg(0),
      I1 => \left_servo_angle_reg[3]_i_264_n_6\,
      I2 => \left_servo_angle_reg[3]_i_265_n_6\,
      I3 => \left_servo_angle[3]_i_191_n_0\,
      I4 => \left_servo_angle_reg[3]_i_264_n_5\,
      O => \left_servo_angle[3]_i_208_n_0\
    );
\left_servo_angle[3]_i_209\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_265_n_7\,
      I1 => \left_servo_angle_reg[3]_i_264_n_6\,
      I2 => count_left_val_reg(0),
      O => \left_servo_angle[3]_i_209_n_0\
    );
\left_servo_angle[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \left_servo_angle[3]_i_17_n_0\,
      I1 => \left_servo_angle[3]_i_32_n_0\,
      I2 => \left_servo_angle_reg[3]_i_26_n_7\,
      I3 => \left_servo_angle_reg[3]_i_25_n_7\,
      I4 => \left_servo_angle_reg[3]_i_30_n_5\,
      I5 => \left_servo_angle_reg[3]_i_29_n_5\,
      O => \left_servo_angle[3]_i_21_n_0\
    );
\left_servo_angle[3]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => \left_servo_angle[3]_i_206_n_0\,
      I1 => \left_servo_angle_reg[3]_i_214_n_6\,
      I2 => \left_servo_angle_reg[3]_i_215_n_6\,
      I3 => \left_servo_angle_reg[3]_i_216_n_7\,
      I4 => \left_servo_angle_reg[3]_i_214_n_7\,
      I5 => \left_servo_angle_reg[3]_i_215_n_7\,
      O => \left_servo_angle[3]_i_210_n_0\
    );
\left_servo_angle[3]_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => \left_servo_angle[3]_i_207_n_0\,
      I1 => \left_servo_angle_reg[3]_i_214_n_7\,
      I2 => \left_servo_angle_reg[3]_i_215_n_7\,
      I3 => \left_servo_angle_reg[3]_i_265_n_4\,
      I4 => \left_servo_angle_reg[3]_i_264_n_4\,
      I5 => \left_servo_angle[3]_i_190_n_0\,
      O => \left_servo_angle[3]_i_211_n_0\
    );
\left_servo_angle[3]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => \left_servo_angle[3]_i_208_n_0\,
      I1 => \left_servo_angle_reg[3]_i_264_n_4\,
      I2 => \left_servo_angle[3]_i_190_n_0\,
      I3 => \left_servo_angle_reg[3]_i_265_n_5\,
      I4 => \left_servo_angle_reg[3]_i_264_n_5\,
      I5 => \left_servo_angle[3]_i_191_n_0\,
      O => \left_servo_angle[3]_i_212_n_0\
    );
\left_servo_angle[3]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"966969963CC3C33C"
    )
        port map (
      I0 => count_left_val_reg(0),
      I1 => \left_servo_angle[3]_i_209_n_0\,
      I2 => \left_servo_angle_reg[3]_i_264_n_5\,
      I3 => \left_servo_angle[3]_i_191_n_0\,
      I4 => \left_servo_angle_reg[3]_i_265_n_6\,
      I5 => \left_servo_angle_reg[3]_i_264_n_6\,
      O => \left_servo_angle[3]_i_213_n_0\
    );
\left_servo_angle[3]_i_217\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_147_n_7\,
      I1 => \left_servo_angle_reg[3]_i_152_n_7\,
      I2 => \left_servo_angle_reg[3]_i_151_n_5\,
      O => \left_servo_angle[3]_i_217_n_0\
    );
\left_servo_angle[3]_i_219\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_215_n_4\,
      I1 => \left_servo_angle_reg[3]_i_214_n_4\,
      I2 => \left_servo_angle_reg[3]_i_151_n_6\,
      O => \left_servo_angle[3]_i_219_n_0\
    );
\left_servo_angle[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \left_servo_angle[3]_i_18_n_0\,
      I1 => \left_servo_angle[3]_i_44_n_0\,
      I2 => \left_servo_angle_reg[3]_i_43_n_4\,
      I3 => \left_servo_angle_reg[3]_i_42_n_4\,
      I4 => \left_servo_angle_reg[3]_i_30_n_6\,
      I5 => \left_servo_angle_reg[3]_i_29_n_6\,
      O => \left_servo_angle[3]_i_22_n_0\
    );
\left_servo_angle[3]_i_220\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_215_n_5\,
      I1 => \left_servo_angle_reg[3]_i_214_n_5\,
      I2 => \left_servo_angle_reg[3]_i_218_n_7\,
      O => \left_servo_angle[3]_i_220_n_0\
    );
\left_servo_angle[3]_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400F544EEA0FFE4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_137_n_5\,
      I2 => left_servo_angle3(9),
      I3 => \left_servo_angle[3]_i_186_n_0\,
      I4 => \left_servo_angle_reg[3]_i_135_n_4\,
      I5 => left_servo_angle3(6),
      O => \left_servo_angle[3]_i_221_n_0\
    );
\left_servo_angle[3]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4A04400FFEEF5E4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_137_n_6\,
      I2 => left_servo_angle3(8),
      I3 => \left_servo_angle_reg[3]_i_135_n_7\,
      I4 => left_servo_angle3(3),
      I5 => \left_servo_angle[3]_i_137_n_0\,
      O => \left_servo_angle[3]_i_222_n_0\
    );
\left_servo_angle[3]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4A04400FFEEF5E4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_137_n_7\,
      I2 => left_servo_angle3(7),
      I3 => count_left_val_reg(2),
      I4 => left_servo_angle3(2),
      I5 => \left_servo_angle[3]_i_186_n_0\,
      O => \left_servo_angle[3]_i_223_n_0\
    );
\left_servo_angle[3]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C840DC54EAC8FEDC"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle[3]_i_136_n_0\,
      I2 => count_left_val_reg(1),
      I3 => left_servo_angle3(1),
      I4 => \left_servo_angle_reg[3]_i_135_n_7\,
      I5 => left_servo_angle3(3),
      O => \left_servo_angle[3]_i_224_n_0\
    );
\left_servo_angle[3]_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[3]_i_136_n_0\,
      I1 => \left_servo_angle[3]_i_186_n_0\,
      I2 => \left_servo_angle[7]_i_139_n_0\,
      I3 => \left_servo_angle[3]_i_132_n_0\,
      I4 => \left_servo_angle[3]_i_137_n_0\,
      I5 => \left_servo_angle[7]_i_138_n_0\,
      O => \left_servo_angle[3]_i_225_n_0\
    );
\left_servo_angle[3]_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[3]_i_137_n_0\,
      I1 => \left_servo_angle[3]_i_188_n_0\,
      I2 => \left_servo_angle[3]_i_131_n_0\,
      I3 => \left_servo_angle[3]_i_136_n_0\,
      I4 => \left_servo_angle[3]_i_186_n_0\,
      I5 => \left_servo_angle[7]_i_139_n_0\,
      O => \left_servo_angle[3]_i_226_n_0\
    );
\left_servo_angle[3]_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[3]_i_186_n_0\,
      I1 => \left_servo_angle[3]_i_190_n_0\,
      I2 => \left_servo_angle[3]_i_132_n_0\,
      I3 => \left_servo_angle[3]_i_137_n_0\,
      I4 => \left_servo_angle[3]_i_188_n_0\,
      I5 => \left_servo_angle[3]_i_131_n_0\,
      O => \left_servo_angle[3]_i_227_n_0\
    );
\left_servo_angle[3]_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[3]_i_188_n_0\,
      I1 => \left_servo_angle[3]_i_191_n_0\,
      I2 => \left_servo_angle[3]_i_136_n_0\,
      I3 => \left_servo_angle[3]_i_186_n_0\,
      I4 => \left_servo_angle[3]_i_190_n_0\,
      I5 => \left_servo_angle[3]_i_132_n_0\,
      O => \left_servo_angle[3]_i_228_n_0\
    );
\left_servo_angle[3]_i_229\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_130_n_6\,
      I1 => left_servo_angle3(12),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_229_n_0\
    );
\left_servo_angle[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \left_servo_angle[3]_i_19_n_0\,
      I1 => \left_servo_angle[3]_i_45_n_0\,
      I2 => \left_servo_angle_reg[3]_i_43_n_5\,
      I3 => \left_servo_angle_reg[3]_i_42_n_5\,
      I4 => \left_servo_angle_reg[3]_i_30_n_7\,
      I5 => \left_servo_angle_reg[3]_i_29_n_7\,
      O => \left_servo_angle[3]_i_23_n_0\
    );
\left_servo_angle[3]_i_230\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_130_n_7\,
      I1 => left_servo_angle3(11),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_230_n_0\
    );
\left_servo_angle[3]_i_231\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_137_n_4\,
      I1 => left_servo_angle3(10),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_231_n_0\
    );
\left_servo_angle[3]_i_232\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_137_n_5\,
      I1 => left_servo_angle3(9),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_232_n_0\
    );
\left_servo_angle[3]_i_233\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => left_servo_angle3(12),
      I1 => \left_servo_angle_reg[7]_i_130_n_6\,
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => left_servo_angle3(15),
      I4 => \left_servo_angle_reg[7]_i_114_n_7\,
      O => \left_servo_angle[3]_i_233_n_0\
    );
\left_servo_angle[3]_i_234\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => left_servo_angle3(11),
      I1 => \left_servo_angle_reg[7]_i_130_n_7\,
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => left_servo_angle3(14),
      I4 => \left_servo_angle_reg[7]_i_130_n_4\,
      O => \left_servo_angle[3]_i_234_n_0\
    );
\left_servo_angle[3]_i_235\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => left_servo_angle3(10),
      I1 => \left_servo_angle_reg[7]_i_137_n_4\,
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => left_servo_angle3(13),
      I4 => \left_servo_angle_reg[7]_i_130_n_5\,
      O => \left_servo_angle[3]_i_235_n_0\
    );
\left_servo_angle[3]_i_236\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => left_servo_angle3(9),
      I1 => \left_servo_angle_reg[7]_i_137_n_5\,
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => left_servo_angle3(12),
      I4 => \left_servo_angle_reg[7]_i_130_n_6\,
      O => \left_servo_angle[3]_i_236_n_0\
    );
\left_servo_angle[3]_i_237\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(0),
      O => \left_servo_angle[3]_i_237_n_0\
    );
\left_servo_angle[3]_i_238\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_left_val_reg(0),
      O => \left_servo_angle[3]_i_238_n_0\
    );
\left_servo_angle[3]_i_239\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"396C93C66C39C693"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => count_left_val_reg(0),
      I2 => left_servo_angle3(1),
      I3 => count_left_val_reg(1),
      I4 => left_servo_angle3(3),
      I5 => \left_servo_angle_reg[3]_i_135_n_7\,
      O => \left_servo_angle[3]_i_239_n_0\
    );
\left_servo_angle[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \left_servo_angle[3]_i_20_n_0\,
      I1 => \left_servo_angle[3]_i_48_n_0\,
      I2 => \left_servo_angle_reg[3]_i_43_n_6\,
      I3 => \left_servo_angle_reg[3]_i_42_n_6\,
      I4 => \left_servo_angle_reg[3]_i_47_n_4\,
      I5 => \left_servo_angle_reg[3]_i_46_n_4\,
      O => \left_servo_angle[3]_i_24_n_0\
    );
\left_servo_angle[3]_i_240\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A695"
    )
        port map (
      I0 => count_left_val_reg(0),
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(2),
      I3 => count_left_val_reg(2),
      O => \left_servo_angle[3]_i_240_n_0\
    );
\left_servo_angle[3]_i_241\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => left_servo_angle3(1),
      I2 => count_left_val_reg(1),
      O => \left_servo_angle[3]_i_241_n_0\
    );
\left_servo_angle[3]_i_242\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_left_val_reg(0),
      O => \left_servo_angle[3]_i_242_n_0\
    );
\left_servo_angle[3]_i_243\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_122_n_0\,
      I1 => \left_servo_angle[7]_i_131_n_0\,
      I2 => \left_servo_angle[7]_i_119_n_0\,
      I3 => \left_servo_angle[7]_i_121_n_0\,
      I4 => \left_servo_angle[7]_i_123_n_0\,
      I5 => \left_servo_angle[7]_i_127_n_0\,
      O => \left_servo_angle[3]_i_243_n_0\
    );
\left_servo_angle[3]_i_244\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_123_n_0\,
      I1 => \left_servo_angle[7]_i_132_n_0\,
      I2 => \left_servo_angle[7]_i_121_n_0\,
      I3 => \left_servo_angle[7]_i_122_n_0\,
      I4 => \left_servo_angle[7]_i_131_n_0\,
      I5 => \left_servo_angle[7]_i_119_n_0\,
      O => \left_servo_angle[3]_i_244_n_0\
    );
\left_servo_angle[3]_i_245\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_131_n_0\,
      I1 => \left_servo_angle[7]_i_133_n_0\,
      I2 => \left_servo_angle[7]_i_122_n_0\,
      I3 => \left_servo_angle[7]_i_123_n_0\,
      I4 => \left_servo_angle[7]_i_132_n_0\,
      I5 => \left_servo_angle[7]_i_121_n_0\,
      O => \left_servo_angle[3]_i_245_n_0\
    );
\left_servo_angle[3]_i_246\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_132_n_0\,
      I1 => \left_servo_angle[7]_i_134_n_0\,
      I2 => \left_servo_angle[7]_i_123_n_0\,
      I3 => \left_servo_angle[7]_i_131_n_0\,
      I4 => \left_servo_angle[7]_i_133_n_0\,
      I5 => \left_servo_angle[7]_i_122_n_0\,
      O => \left_servo_angle[3]_i_246_n_0\
    );
\left_servo_angle[3]_i_247\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(0),
      O => \left_servo_angle[3]_i_247_n_0\
    );
\left_servo_angle[3]_i_248\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_135_n_6\,
      O => \left_servo_angle[3]_i_248_n_0\
    );
\left_servo_angle[3]_i_249\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_135_n_7\,
      O => \left_servo_angle[3]_i_249_n_0\
    );
\left_servo_angle[3]_i_250\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(2),
      O => \left_servo_angle[3]_i_250_n_0\
    );
\left_servo_angle[3]_i_251\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(1),
      O => \left_servo_angle[3]_i_251_n_0\
    );
\left_servo_angle[3]_i_252\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_124_n_0\,
      I1 => \left_servo_angle[7]_i_119_n_0\,
      I2 => \left_servo_angle[7]_i_125_n_0\,
      I3 => \left_servo_angle[7]_i_126_n_0\,
      I4 => \left_servo_angle[7]_i_127_n_0\,
      I5 => \left_servo_angle[0]_i_90_n_0\,
      O => \left_servo_angle[3]_i_252_n_0\
    );
\left_servo_angle[3]_i_253\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_127_n_0\,
      I1 => \left_servo_angle[7]_i_121_n_0\,
      I2 => \left_servo_angle[7]_i_126_n_0\,
      I3 => \left_servo_angle[7]_i_124_n_0\,
      I4 => \left_servo_angle[7]_i_119_n_0\,
      I5 => \left_servo_angle[7]_i_125_n_0\,
      O => \left_servo_angle[3]_i_253_n_0\
    );
\left_servo_angle[3]_i_254\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_119_n_0\,
      I1 => \left_servo_angle[7]_i_122_n_0\,
      I2 => \left_servo_angle[7]_i_124_n_0\,
      I3 => \left_servo_angle[7]_i_127_n_0\,
      I4 => \left_servo_angle[7]_i_121_n_0\,
      I5 => \left_servo_angle[7]_i_126_n_0\,
      O => \left_servo_angle[3]_i_254_n_0\
    );
\left_servo_angle[3]_i_255\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_121_n_0\,
      I1 => \left_servo_angle[7]_i_123_n_0\,
      I2 => \left_servo_angle[7]_i_127_n_0\,
      I3 => \left_servo_angle[7]_i_119_n_0\,
      I4 => \left_servo_angle[7]_i_122_n_0\,
      I5 => \left_servo_angle[7]_i_124_n_0\,
      O => \left_servo_angle[3]_i_255_n_0\
    );
\left_servo_angle[3]_i_256\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_290_n_4\,
      I1 => \left_servo_angle_reg[3]_i_264_n_7\,
      O => \left_servo_angle[3]_i_256_n_0\
    );
\left_servo_angle[3]_i_257\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_290_n_5\,
      I1 => \left_servo_angle_reg[3]_i_291_n_4\,
      O => \left_servo_angle[3]_i_257_n_0\
    );
\left_servo_angle[3]_i_258\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_290_n_6\,
      I1 => \left_servo_angle_reg[3]_i_291_n_5\,
      O => \left_servo_angle[3]_i_258_n_0\
    );
\left_servo_angle[3]_i_259\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => count_left_val_reg(0),
      I1 => \left_servo_angle_reg[3]_i_291_n_6\,
      O => \left_servo_angle[3]_i_259_n_0\
    );
\left_servo_angle[3]_i_260\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_265_n_7\,
      I1 => \left_servo_angle_reg[3]_i_264_n_6\,
      I2 => count_left_val_reg(0),
      I3 => \left_servo_angle[3]_i_256_n_0\,
      O => \left_servo_angle[3]_i_260_n_0\
    );
\left_servo_angle[3]_i_261\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_290_n_4\,
      I1 => \left_servo_angle_reg[3]_i_264_n_7\,
      I2 => \left_servo_angle_reg[3]_i_291_n_4\,
      I3 => \left_servo_angle_reg[3]_i_290_n_5\,
      O => \left_servo_angle[3]_i_261_n_0\
    );
\left_servo_angle[3]_i_262\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_291_n_5\,
      I1 => \left_servo_angle_reg[3]_i_290_n_6\,
      I2 => \left_servo_angle_reg[3]_i_290_n_5\,
      I3 => \left_servo_angle_reg[3]_i_291_n_4\,
      O => \left_servo_angle[3]_i_262_n_0\
    );
\left_servo_angle[3]_i_263\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_291_n_6\,
      I1 => count_left_val_reg(0),
      I2 => \left_servo_angle_reg[3]_i_290_n_6\,
      I3 => \left_servo_angle_reg[3]_i_291_n_5\,
      O => \left_servo_angle[3]_i_263_n_0\
    );
\left_servo_angle[3]_i_266\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_133_n_0\,
      I1 => \left_servo_angle[7]_i_138_n_0\,
      I2 => \left_servo_angle[7]_i_131_n_0\,
      I3 => \left_servo_angle[7]_i_132_n_0\,
      I4 => \left_servo_angle[7]_i_134_n_0\,
      I5 => \left_servo_angle[7]_i_123_n_0\,
      O => \left_servo_angle[3]_i_266_n_0\
    );
\left_servo_angle[3]_i_267\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_134_n_0\,
      I1 => \left_servo_angle[7]_i_139_n_0\,
      I2 => \left_servo_angle[7]_i_132_n_0\,
      I3 => \left_servo_angle[7]_i_133_n_0\,
      I4 => \left_servo_angle[7]_i_138_n_0\,
      I5 => \left_servo_angle[7]_i_131_n_0\,
      O => \left_servo_angle[3]_i_267_n_0\
    );
\left_servo_angle[3]_i_268\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_138_n_0\,
      I1 => \left_servo_angle[3]_i_131_n_0\,
      I2 => \left_servo_angle[7]_i_133_n_0\,
      I3 => \left_servo_angle[7]_i_134_n_0\,
      I4 => \left_servo_angle[7]_i_139_n_0\,
      I5 => \left_servo_angle[7]_i_132_n_0\,
      O => \left_servo_angle[3]_i_268_n_0\
    );
\left_servo_angle[3]_i_269\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_139_n_0\,
      I1 => \left_servo_angle[3]_i_132_n_0\,
      I2 => \left_servo_angle[7]_i_134_n_0\,
      I3 => \left_servo_angle[7]_i_138_n_0\,
      I4 => \left_servo_angle[3]_i_131_n_0\,
      I5 => \left_servo_angle[7]_i_133_n_0\,
      O => \left_servo_angle[3]_i_269_n_0\
    );
\left_servo_angle[3]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_30_n_7\,
      I1 => \left_servo_angle_reg[7]_i_35_n_5\,
      I2 => \left_servo_angle_reg[7]_i_34_n_5\,
      O => \left_servo_angle[3]_i_27_n_0\
    );
\left_servo_angle[3]_i_270\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400F544EEA0FFE4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[3]_i_135_n_5\,
      I2 => left_servo_angle3(5),
      I3 => count_left_val_reg(0),
      I4 => count_left_val_reg(2),
      I5 => left_servo_angle3(2),
      O => \left_servo_angle[3]_i_270_n_0\
    );
\left_servo_angle[3]_i_271\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27D88D72728DD827"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => left_servo_angle3(5),
      I2 => \left_servo_angle_reg[3]_i_135_n_5\,
      I3 => count_left_val_reg(0),
      I4 => left_servo_angle3(2),
      I5 => count_left_val_reg(2),
      O => \left_servo_angle[3]_i_271_n_0\
    );
\left_servo_angle[3]_i_272\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACFF"
    )
        port map (
      I0 => left_servo_angle3(3),
      I1 => \left_servo_angle_reg[3]_i_135_n_7\,
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => count_left_val_reg(0),
      O => \left_servo_angle[3]_i_272_n_0\
    );
\left_servo_angle[3]_i_273\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => count_left_val_reg(0),
      I1 => \left_servo_angle[3]_i_190_n_0\,
      I2 => \left_servo_angle[3]_i_137_n_0\,
      I3 => \left_servo_angle[3]_i_188_n_0\,
      I4 => \left_servo_angle[3]_i_191_n_0\,
      I5 => \left_servo_angle[3]_i_136_n_0\,
      O => \left_servo_angle[3]_i_273_n_0\
    );
\left_servo_angle[3]_i_274\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \left_servo_angle[3]_i_190_n_0\,
      I1 => count_left_val_reg(0),
      I2 => \left_servo_angle[3]_i_137_n_0\,
      I3 => \left_servo_angle[3]_i_191_n_0\,
      I4 => \left_servo_angle[3]_i_186_n_0\,
      O => \left_servo_angle[3]_i_274_n_0\
    );
\left_servo_angle[3]_i_275\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"048CFB73FB73048C"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => count_left_val_reg(0),
      I2 => \left_servo_angle_reg[3]_i_135_n_7\,
      I3 => left_servo_angle3(3),
      I4 => \left_servo_angle[3]_i_191_n_0\,
      I5 => \left_servo_angle[3]_i_186_n_0\,
      O => \left_servo_angle[3]_i_275_n_0\
    );
\left_servo_angle[3]_i_276\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => left_servo_angle3(3),
      I1 => \left_servo_angle_reg[3]_i_135_n_7\,
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => count_left_val_reg(0),
      O => \left_servo_angle[3]_i_276_n_0\
    );
\left_servo_angle[3]_i_277\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_137_n_6\,
      I1 => left_servo_angle3(8),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_277_n_0\
    );
\left_servo_angle[3]_i_278\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_137_n_7\,
      I1 => left_servo_angle3(7),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_278_n_0\
    );
\left_servo_angle[3]_i_279\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_135_n_4\,
      I1 => left_servo_angle3(6),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_279_n_0\
    );
\left_servo_angle[3]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_25_n_4\,
      I1 => \left_servo_angle_reg[7]_i_35_n_6\,
      I2 => \left_servo_angle_reg[7]_i_34_n_6\,
      O => \left_servo_angle[3]_i_28_n_0\
    );
\left_servo_angle[3]_i_280\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_135_n_5\,
      I1 => left_servo_angle3(5),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_280_n_0\
    );
\left_servo_angle[3]_i_281\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => left_servo_angle3(8),
      I1 => \left_servo_angle_reg[7]_i_137_n_6\,
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => left_servo_angle3(11),
      I4 => \left_servo_angle_reg[7]_i_130_n_7\,
      O => \left_servo_angle[3]_i_281_n_0\
    );
\left_servo_angle[3]_i_282\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => left_servo_angle3(7),
      I1 => \left_servo_angle_reg[7]_i_137_n_7\,
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => left_servo_angle3(10),
      I4 => \left_servo_angle_reg[7]_i_137_n_4\,
      O => \left_servo_angle[3]_i_282_n_0\
    );
\left_servo_angle[3]_i_283\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => left_servo_angle3(6),
      I1 => \left_servo_angle_reg[3]_i_135_n_4\,
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => left_servo_angle3(9),
      I4 => \left_servo_angle_reg[7]_i_137_n_5\,
      O => \left_servo_angle[3]_i_283_n_0\
    );
\left_servo_angle[3]_i_284\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => left_servo_angle3(5),
      I1 => \left_servo_angle_reg[3]_i_135_n_5\,
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => left_servo_angle3(8),
      I4 => \left_servo_angle_reg[7]_i_137_n_6\,
      O => \left_servo_angle[3]_i_284_n_0\
    );
\left_servo_angle[3]_i_285\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_left_val_reg(0),
      O => \left_servo_angle[3]_i_285_n_0\
    );
\left_servo_angle[3]_i_286\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"396C93C66C39C693"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => count_left_val_reg(0),
      I2 => left_servo_angle3(1),
      I3 => count_left_val_reg(1),
      I4 => left_servo_angle3(3),
      I5 => \left_servo_angle_reg[3]_i_135_n_7\,
      O => \left_servo_angle[3]_i_286_n_0\
    );
\left_servo_angle[3]_i_287\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A695"
    )
        port map (
      I0 => count_left_val_reg(0),
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(2),
      I3 => count_left_val_reg(2),
      O => \left_servo_angle[3]_i_287_n_0\
    );
\left_servo_angle[3]_i_288\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => left_servo_angle3(1),
      I2 => count_left_val_reg(1),
      O => \left_servo_angle[3]_i_288_n_0\
    );
\left_servo_angle[3]_i_289\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_left_val_reg(0),
      O => \left_servo_angle[3]_i_289_n_0\
    );
\left_servo_angle[3]_i_292\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[3]_i_131_n_0\,
      I1 => \left_servo_angle[3]_i_136_n_0\,
      I2 => \left_servo_angle[7]_i_138_n_0\,
      I3 => \left_servo_angle[7]_i_139_n_0\,
      I4 => \left_servo_angle[3]_i_132_n_0\,
      I5 => \left_servo_angle[7]_i_134_n_0\,
      O => \left_servo_angle[3]_i_292_n_0\
    );
\left_servo_angle[3]_i_293\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[3]_i_132_n_0\,
      I1 => \left_servo_angle[3]_i_137_n_0\,
      I2 => \left_servo_angle[7]_i_139_n_0\,
      I3 => \left_servo_angle[3]_i_131_n_0\,
      I4 => \left_servo_angle[3]_i_136_n_0\,
      I5 => \left_servo_angle[7]_i_138_n_0\,
      O => \left_servo_angle[3]_i_293_n_0\
    );
\left_servo_angle[3]_i_294\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[3]_i_136_n_0\,
      I1 => \left_servo_angle[3]_i_186_n_0\,
      I2 => \left_servo_angle[3]_i_131_n_0\,
      I3 => \left_servo_angle[3]_i_132_n_0\,
      I4 => \left_servo_angle[3]_i_137_n_0\,
      I5 => \left_servo_angle[7]_i_139_n_0\,
      O => \left_servo_angle[3]_i_294_n_0\
    );
\left_servo_angle[3]_i_295\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[3]_i_137_n_0\,
      I1 => \left_servo_angle[3]_i_188_n_0\,
      I2 => \left_servo_angle[3]_i_132_n_0\,
      I3 => \left_servo_angle[3]_i_136_n_0\,
      I4 => \left_servo_angle[3]_i_186_n_0\,
      I5 => \left_servo_angle[3]_i_131_n_0\,
      O => \left_servo_angle[3]_i_295_n_0\
    );
\left_servo_angle[3]_i_296\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_135_n_6\,
      I1 => left_servo_angle3(4),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_296_n_0\
    );
\left_servo_angle[3]_i_297\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_135_n_7\,
      I1 => left_servo_angle3(3),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_297_n_0\
    );
\left_servo_angle[3]_i_298\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => count_left_val_reg(2),
      I1 => left_servo_angle3(2),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_298_n_0\
    );
\left_servo_angle[3]_i_299\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => count_left_val_reg(1),
      I1 => left_servo_angle3(1),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_299_n_0\
    );
\left_servo_angle[3]_i_300\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => left_servo_angle3(4),
      I1 => \left_servo_angle_reg[3]_i_135_n_6\,
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => left_servo_angle3(7),
      I4 => \left_servo_angle_reg[7]_i_137_n_7\,
      O => \left_servo_angle[3]_i_300_n_0\
    );
\left_servo_angle[3]_i_301\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => left_servo_angle3(3),
      I1 => \left_servo_angle_reg[3]_i_135_n_7\,
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => left_servo_angle3(6),
      I4 => \left_servo_angle_reg[3]_i_135_n_4\,
      O => \left_servo_angle[3]_i_301_n_0\
    );
\left_servo_angle[3]_i_302\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => left_servo_angle3(2),
      I1 => count_left_val_reg(2),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => left_servo_angle3(5),
      I4 => \left_servo_angle_reg[3]_i_135_n_5\,
      O => \left_servo_angle[3]_i_302_n_0\
    );
\left_servo_angle[3]_i_303\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => left_servo_angle3(1),
      I1 => count_left_val_reg(1),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => left_servo_angle3(4),
      I4 => \left_servo_angle_reg[3]_i_135_n_6\,
      O => \left_servo_angle[3]_i_303_n_0\
    );
\left_servo_angle[3]_i_304\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_left_val_reg(0),
      O => \left_servo_angle[3]_i_304_n_0\
    );
\left_servo_angle[3]_i_305\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => count_left_val_reg(0),
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => \left_servo_angle_reg[3]_i_135_n_7\,
      I3 => left_servo_angle3(3),
      O => \left_servo_angle[3]_i_305_n_0\
    );
\left_servo_angle[3]_i_306\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => left_servo_angle3(2),
      I2 => count_left_val_reg(2),
      O => \left_servo_angle[3]_i_306_n_0\
    );
\left_servo_angle[3]_i_307\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => left_servo_angle3(1),
      I2 => count_left_val_reg(1),
      O => \left_servo_angle[3]_i_307_n_0\
    );
\left_servo_angle[3]_i_308\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_left_val_reg(0),
      O => \left_servo_angle[3]_i_308_n_0\
    );
\left_servo_angle[3]_i_309\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[3]_i_186_n_0\,
      I1 => \left_servo_angle[3]_i_190_n_0\,
      I2 => \left_servo_angle[3]_i_136_n_0\,
      I3 => \left_servo_angle[3]_i_137_n_0\,
      I4 => \left_servo_angle[3]_i_188_n_0\,
      I5 => \left_servo_angle[3]_i_132_n_0\,
      O => \left_servo_angle[3]_i_309_n_0\
    );
\left_servo_angle[3]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_25_n_5\,
      I1 => \left_servo_angle_reg[7]_i_35_n_7\,
      I2 => \left_servo_angle_reg[7]_i_34_n_7\,
      O => \left_servo_angle[3]_i_31_n_0\
    );
\left_servo_angle[3]_i_310\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[3]_i_188_n_0\,
      I1 => \left_servo_angle[3]_i_191_n_0\,
      I2 => \left_servo_angle[3]_i_137_n_0\,
      I3 => \left_servo_angle[3]_i_186_n_0\,
      I4 => \left_servo_angle[3]_i_190_n_0\,
      I5 => \left_servo_angle[3]_i_136_n_0\,
      O => \left_servo_angle[3]_i_310_n_0\
    );
\left_servo_angle[3]_i_311\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => count_left_val_reg(0),
      I1 => \left_servo_angle[3]_i_190_n_0\,
      I2 => \left_servo_angle[3]_i_186_n_0\,
      I3 => \left_servo_angle[3]_i_188_n_0\,
      I4 => \left_servo_angle[3]_i_191_n_0\,
      I5 => \left_servo_angle[3]_i_137_n_0\,
      O => \left_servo_angle[3]_i_311_n_0\
    );
\left_servo_angle[3]_i_312\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969669"
    )
        port map (
      I0 => \left_servo_angle[3]_i_190_n_0\,
      I1 => count_left_val_reg(0),
      I2 => \left_servo_angle[3]_i_186_n_0\,
      I3 => \left_servo_angle[3]_i_188_n_0\,
      I4 => \left_servo_angle[3]_i_191_n_0\,
      O => \left_servo_angle[3]_i_312_n_0\
    );
\left_servo_angle[3]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_25_n_6\,
      I1 => \left_servo_angle_reg[3]_i_30_n_4\,
      I2 => \left_servo_angle_reg[3]_i_29_n_4\,
      O => \left_servo_angle[3]_i_32_n_0\
    );
\left_servo_angle[3]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_46_n_6\,
      I1 => \left_servo_angle_reg[3]_i_47_n_6\,
      I2 => \left_servo_angle_reg[3]_i_91_n_4\,
      I3 => \left_servo_angle_reg[3]_i_92_n_4\,
      I4 => \left_servo_angle[3]_i_93_n_0\,
      O => \left_servo_angle[3]_i_34_n_0\
    );
\left_servo_angle[3]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_46_n_7\,
      I1 => \left_servo_angle_reg[3]_i_47_n_7\,
      I2 => \left_servo_angle_reg[3]_i_91_n_5\,
      I3 => \left_servo_angle_reg[3]_i_92_n_5\,
      I4 => \left_servo_angle[3]_i_94_n_0\,
      O => \left_servo_angle[3]_i_35_n_0\
    );
\left_servo_angle[3]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_95_n_4\,
      I1 => \left_servo_angle_reg[3]_i_96_n_4\,
      I2 => \left_servo_angle_reg[3]_i_91_n_6\,
      I3 => \left_servo_angle_reg[3]_i_92_n_6\,
      I4 => \left_servo_angle[3]_i_97_n_0\,
      O => \left_servo_angle[3]_i_36_n_0\
    );
\left_servo_angle[3]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_95_n_5\,
      I1 => \left_servo_angle_reg[3]_i_96_n_5\,
      I2 => \left_servo_angle_reg[3]_i_91_n_7\,
      I3 => \left_servo_angle_reg[3]_i_92_n_7\,
      I4 => \left_servo_angle[3]_i_98_n_0\,
      O => \left_servo_angle[3]_i_37_n_0\
    );
\left_servo_angle[3]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \left_servo_angle[3]_i_34_n_0\,
      I1 => \left_servo_angle[3]_i_49_n_0\,
      I2 => \left_servo_angle_reg[3]_i_43_n_7\,
      I3 => \left_servo_angle_reg[3]_i_42_n_7\,
      I4 => \left_servo_angle_reg[3]_i_47_n_5\,
      I5 => \left_servo_angle_reg[3]_i_46_n_5\,
      O => \left_servo_angle[3]_i_38_n_0\
    );
\left_servo_angle[3]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \left_servo_angle[3]_i_35_n_0\,
      I1 => \left_servo_angle[3]_i_93_n_0\,
      I2 => \left_servo_angle_reg[3]_i_92_n_4\,
      I3 => \left_servo_angle_reg[3]_i_91_n_4\,
      I4 => \left_servo_angle_reg[3]_i_47_n_6\,
      I5 => \left_servo_angle_reg[3]_i_46_n_6\,
      O => \left_servo_angle[3]_i_39_n_0\
    );
\left_servo_angle[3]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \left_servo_angle[3]_i_36_n_0\,
      I1 => \left_servo_angle[3]_i_94_n_0\,
      I2 => \left_servo_angle_reg[3]_i_92_n_5\,
      I3 => \left_servo_angle_reg[3]_i_91_n_5\,
      I4 => \left_servo_angle_reg[3]_i_47_n_7\,
      I5 => \left_servo_angle_reg[3]_i_46_n_7\,
      O => \left_servo_angle[3]_i_40_n_0\
    );
\left_servo_angle[3]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \left_servo_angle[3]_i_37_n_0\,
      I1 => \left_servo_angle[3]_i_97_n_0\,
      I2 => \left_servo_angle_reg[3]_i_92_n_6\,
      I3 => \left_servo_angle_reg[3]_i_91_n_6\,
      I4 => \left_servo_angle_reg[3]_i_96_n_4\,
      I5 => \left_servo_angle_reg[3]_i_95_n_4\,
      O => \left_servo_angle[3]_i_41_n_0\
    );
\left_servo_angle[3]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_25_n_7\,
      I1 => \left_servo_angle_reg[3]_i_30_n_5\,
      I2 => \left_servo_angle_reg[3]_i_29_n_5\,
      O => \left_servo_angle[3]_i_44_n_0\
    );
\left_servo_angle[3]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_42_n_4\,
      I1 => \left_servo_angle_reg[3]_i_30_n_6\,
      I2 => \left_servo_angle_reg[3]_i_29_n_6\,
      O => \left_servo_angle[3]_i_45_n_0\
    );
\left_servo_angle[3]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_42_n_5\,
      I1 => \left_servo_angle_reg[3]_i_30_n_7\,
      I2 => \left_servo_angle_reg[3]_i_29_n_7\,
      O => \left_servo_angle[3]_i_48_n_0\
    );
\left_servo_angle[3]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_42_n_6\,
      I1 => \left_servo_angle_reg[3]_i_47_n_4\,
      I2 => \left_servo_angle_reg[3]_i_46_n_4\,
      O => \left_servo_angle[3]_i_49_n_0\
    );
\left_servo_angle[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_3_n_7\,
      I1 => \left_servo_angle[0]_i_2_n_0\,
      I2 => \left_servo_angle_reg[0]_i_3_n_6\,
      I3 => \left_servo_angle_reg[0]_i_4_n_0\,
      I4 => \left_servo_angle_reg[3]_i_4_n_7\,
      O => left_servo_angle10_in(0)
    );
\left_servo_angle[3]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400F544EEA0FFE4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_44_n_5\,
      I2 => left_servo_angle3(21),
      I3 => \left_servo_angle[7]_i_122_n_0\,
      I4 => \left_servo_angle_reg[7]_i_114_n_4\,
      I5 => left_servo_angle3(18),
      O => \left_servo_angle[3]_i_50_n_0\
    );
\left_servo_angle[3]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400F544EEA0FFE4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_44_n_6\,
      I2 => left_servo_angle3(20),
      I3 => \left_servo_angle[7]_i_123_n_0\,
      I4 => \left_servo_angle_reg[7]_i_114_n_5\,
      I5 => left_servo_angle3(17),
      O => \left_servo_angle[3]_i_51_n_0\
    );
\left_servo_angle[3]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400F544EEA0FFE4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_44_n_7\,
      I2 => left_servo_angle3(19),
      I3 => \left_servo_angle[7]_i_131_n_0\,
      I4 => \left_servo_angle_reg[7]_i_114_n_6\,
      I5 => left_servo_angle3(16),
      O => \left_servo_angle[3]_i_52_n_0\
    );
\left_servo_angle[3]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400F544EEA0FFE4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_114_n_4\,
      I2 => left_servo_angle3(18),
      I3 => \left_servo_angle[7]_i_132_n_0\,
      I4 => \left_servo_angle_reg[7]_i_114_n_7\,
      I5 => left_servo_angle3(15),
      O => \left_servo_angle[3]_i_53_n_0\
    );
\left_servo_angle[3]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[7]_i_119_n_0\,
      I1 => \left_servo_angle[7]_i_122_n_0\,
      I2 => \left_servo_angle[7]_i_126_n_0\,
      I3 => \left_servo_angle[7]_i_127_n_0\,
      I4 => \left_servo_angle[7]_i_121_n_0\,
      I5 => \left_servo_angle[7]_i_125_n_0\,
      O => \left_servo_angle[3]_i_54_n_0\
    );
\left_servo_angle[3]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[7]_i_121_n_0\,
      I1 => \left_servo_angle[7]_i_123_n_0\,
      I2 => \left_servo_angle[7]_i_124_n_0\,
      I3 => \left_servo_angle[7]_i_119_n_0\,
      I4 => \left_servo_angle[7]_i_122_n_0\,
      I5 => \left_servo_angle[7]_i_126_n_0\,
      O => \left_servo_angle[3]_i_55_n_0\
    );
\left_servo_angle[3]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[7]_i_122_n_0\,
      I1 => \left_servo_angle[7]_i_131_n_0\,
      I2 => \left_servo_angle[7]_i_127_n_0\,
      I3 => \left_servo_angle[7]_i_121_n_0\,
      I4 => \left_servo_angle[7]_i_123_n_0\,
      I5 => \left_servo_angle[7]_i_124_n_0\,
      O => \left_servo_angle[3]_i_56_n_0\
    );
\left_servo_angle[3]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[7]_i_123_n_0\,
      I1 => \left_servo_angle[7]_i_132_n_0\,
      I2 => \left_servo_angle[7]_i_119_n_0\,
      I3 => \left_servo_angle[7]_i_122_n_0\,
      I4 => \left_servo_angle[7]_i_131_n_0\,
      I5 => \left_servo_angle[7]_i_127_n_0\,
      O => \left_servo_angle[3]_i_57_n_0\
    );
\left_servo_angle[3]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_23_n_6\,
      I1 => left_servo_angle3(24),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_58_n_0\
    );
\left_servo_angle[3]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_23_n_7\,
      I1 => left_servo_angle3(23),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_59_n_0\
    );
\left_servo_angle[3]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_44_n_4\,
      I1 => left_servo_angle3(22),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_60_n_0\
    );
\left_servo_angle[3]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_44_n_5\,
      I1 => left_servo_angle3(21),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[3]_i_61_n_0\
    );
\left_servo_angle[3]_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => left_servo_angle3(24),
      I1 => \left_servo_angle_reg[7]_i_23_n_6\,
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => left_servo_angle3(27),
      I4 => \left_servo_angle_reg[7]_i_8_n_7\,
      O => \left_servo_angle[3]_i_62_n_0\
    );
\left_servo_angle[3]_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => left_servo_angle3(23),
      I1 => \left_servo_angle_reg[7]_i_23_n_7\,
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => left_servo_angle3(26),
      I4 => \left_servo_angle_reg[7]_i_23_n_4\,
      O => \left_servo_angle[3]_i_63_n_0\
    );
\left_servo_angle[3]_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => left_servo_angle3(22),
      I1 => \left_servo_angle_reg[7]_i_44_n_4\,
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => left_servo_angle3(25),
      I4 => \left_servo_angle_reg[7]_i_23_n_5\,
      O => \left_servo_angle[3]_i_64_n_0\
    );
\left_servo_angle[3]_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => left_servo_angle3(21),
      I1 => \left_servo_angle_reg[7]_i_44_n_5\,
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => left_servo_angle3(24),
      I4 => \left_servo_angle_reg[7]_i_23_n_6\,
      O => \left_servo_angle[3]_i_65_n_0\
    );
\left_servo_angle[3]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B005F11BB0AFF1B"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_130_n_4\,
      I2 => left_servo_angle3(14),
      I3 => \left_servo_angle[7]_i_138_n_0\,
      I4 => \left_servo_angle_reg[7]_i_130_n_6\,
      I5 => left_servo_angle3(12),
      O => \left_servo_angle[3]_i_66_n_0\
    );
\left_servo_angle[3]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B005F11BB0AFF1B"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_130_n_5\,
      I2 => left_servo_angle3(13),
      I3 => \left_servo_angle[7]_i_139_n_0\,
      I4 => \left_servo_angle_reg[7]_i_130_n_7\,
      I5 => left_servo_angle3(11),
      O => \left_servo_angle[3]_i_67_n_0\
    );
\left_servo_angle[3]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B005F11BB0AFF1B"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_130_n_6\,
      I2 => left_servo_angle3(12),
      I3 => \left_servo_angle[3]_i_131_n_0\,
      I4 => \left_servo_angle_reg[7]_i_137_n_4\,
      I5 => left_servo_angle3(10),
      O => \left_servo_angle[3]_i_68_n_0\
    );
\left_servo_angle[3]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B005F11BB0AFF1B"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_130_n_7\,
      I2 => left_servo_angle3(11),
      I3 => \left_servo_angle[3]_i_132_n_0\,
      I4 => \left_servo_angle_reg[7]_i_137_n_5\,
      I5 => left_servo_angle3(9),
      O => \left_servo_angle[3]_i_69_n_0\
    );
\left_servo_angle[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_34_n_6\,
      I1 => \left_servo_angle_reg[7]_i_35_n_6\,
      I2 => \left_servo_angle_reg[3]_i_25_n_4\,
      I3 => \left_servo_angle_reg[3]_i_26_n_4\,
      I4 => \left_servo_angle[3]_i_27_n_0\,
      O => \left_servo_angle[3]_i_7_n_0\
    );
\left_servo_angle[3]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_133_n_0\,
      I1 => \left_servo_angle[7]_i_138_n_0\,
      I2 => \left_servo_angle[7]_i_131_n_0\,
      I3 => \left_servo_angle[7]_i_132_n_0\,
      I4 => \left_servo_angle[7]_i_134_n_0\,
      I5 => \left_servo_angle[7]_i_123_n_0\,
      O => \left_servo_angle[3]_i_70_n_0\
    );
\left_servo_angle[3]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_134_n_0\,
      I1 => \left_servo_angle[7]_i_139_n_0\,
      I2 => \left_servo_angle[7]_i_132_n_0\,
      I3 => \left_servo_angle[7]_i_133_n_0\,
      I4 => \left_servo_angle[7]_i_138_n_0\,
      I5 => \left_servo_angle[7]_i_131_n_0\,
      O => \left_servo_angle[3]_i_71_n_0\
    );
\left_servo_angle[3]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_138_n_0\,
      I1 => \left_servo_angle[3]_i_131_n_0\,
      I2 => \left_servo_angle[7]_i_133_n_0\,
      I3 => \left_servo_angle[7]_i_134_n_0\,
      I4 => \left_servo_angle[7]_i_139_n_0\,
      I5 => \left_servo_angle[7]_i_132_n_0\,
      O => \left_servo_angle[3]_i_72_n_0\
    );
\left_servo_angle[3]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_139_n_0\,
      I1 => \left_servo_angle[3]_i_132_n_0\,
      I2 => \left_servo_angle[7]_i_134_n_0\,
      I3 => \left_servo_angle[7]_i_138_n_0\,
      I4 => \left_servo_angle[3]_i_131_n_0\,
      I5 => \left_servo_angle[7]_i_133_n_0\,
      O => \left_servo_angle[3]_i_73_n_0\
    );
\left_servo_angle[3]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C840DC54EAC8FEDC"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_136_n_7\,
      I2 => \left_servo_angle_reg[7]_i_137_n_6\,
      I3 => left_servo_angle3(8),
      I4 => \left_servo_angle_reg[7]_i_137_n_4\,
      I5 => left_servo_angle3(10),
      O => \left_servo_angle[3]_i_74_n_0\
    );
\left_servo_angle[3]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C840DC54EAC8FEDC"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[3]_i_134_n_4\,
      I2 => \left_servo_angle_reg[7]_i_137_n_7\,
      I3 => left_servo_angle3(7),
      I4 => \left_servo_angle_reg[7]_i_137_n_5\,
      I5 => left_servo_angle3(9),
      O => \left_servo_angle[3]_i_75_n_0\
    );
\left_servo_angle[3]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C840DC54EAC8FEDC"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[3]_i_134_n_5\,
      I2 => \left_servo_angle_reg[3]_i_135_n_4\,
      I3 => left_servo_angle3(6),
      I4 => \left_servo_angle_reg[7]_i_137_n_6\,
      I5 => left_servo_angle3(8),
      O => \left_servo_angle[3]_i_76_n_0\
    );
\left_servo_angle[3]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C840DC54EAC8FEDC"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[3]_i_134_n_6\,
      I2 => \left_servo_angle_reg[3]_i_135_n_5\,
      I3 => left_servo_angle3(5),
      I4 => \left_servo_angle_reg[7]_i_137_n_7\,
      I5 => left_servo_angle3(7),
      O => \left_servo_angle[3]_i_77_n_0\
    );
\left_servo_angle[3]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[7]_i_138_n_0\,
      I1 => \left_servo_angle[3]_i_131_n_0\,
      I2 => \left_servo_angle_reg[7]_i_136_n_7\,
      I3 => \left_servo_angle[7]_i_134_n_0\,
      I4 => \left_servo_angle_reg[7]_i_136_n_6\,
      I5 => \left_servo_angle[7]_i_139_n_0\,
      O => \left_servo_angle[3]_i_78_n_0\
    );
\left_servo_angle[3]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[7]_i_139_n_0\,
      I1 => \left_servo_angle[3]_i_132_n_0\,
      I2 => \left_servo_angle_reg[3]_i_134_n_4\,
      I3 => \left_servo_angle[7]_i_138_n_0\,
      I4 => \left_servo_angle_reg[7]_i_136_n_7\,
      I5 => \left_servo_angle[3]_i_131_n_0\,
      O => \left_servo_angle[3]_i_79_n_0\
    );
\left_servo_angle[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_34_n_7\,
      I1 => \left_servo_angle_reg[7]_i_35_n_7\,
      I2 => \left_servo_angle_reg[3]_i_25_n_5\,
      I3 => \left_servo_angle_reg[3]_i_26_n_5\,
      I4 => \left_servo_angle[3]_i_28_n_0\,
      O => \left_servo_angle[3]_i_8_n_0\
    );
\left_servo_angle[3]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[3]_i_131_n_0\,
      I1 => \left_servo_angle[3]_i_136_n_0\,
      I2 => \left_servo_angle_reg[3]_i_134_n_5\,
      I3 => \left_servo_angle[7]_i_139_n_0\,
      I4 => \left_servo_angle_reg[3]_i_134_n_4\,
      I5 => \left_servo_angle[3]_i_132_n_0\,
      O => \left_servo_angle[3]_i_80_n_0\
    );
\left_servo_angle[3]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[3]_i_132_n_0\,
      I1 => \left_servo_angle[3]_i_137_n_0\,
      I2 => \left_servo_angle_reg[3]_i_134_n_6\,
      I3 => \left_servo_angle[3]_i_131_n_0\,
      I4 => \left_servo_angle_reg[3]_i_134_n_5\,
      I5 => \left_servo_angle[3]_i_136_n_0\,
      O => \left_servo_angle[3]_i_81_n_0\
    );
\left_servo_angle[3]_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_95_n_6\,
      I1 => \left_servo_angle_reg[3]_i_96_n_6\,
      I2 => \left_servo_angle_reg[3]_i_147_n_4\,
      I3 => \left_servo_angle_reg[3]_i_148_n_4\,
      I4 => \left_servo_angle[3]_i_149_n_0\,
      O => \left_servo_angle[3]_i_83_n_0\
    );
\left_servo_angle[3]_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_95_n_7\,
      I1 => \left_servo_angle_reg[3]_i_96_n_7\,
      I2 => \left_servo_angle_reg[3]_i_147_n_5\,
      I3 => \left_servo_angle_reg[3]_i_148_n_5\,
      I4 => \left_servo_angle[3]_i_150_n_0\,
      O => \left_servo_angle[3]_i_84_n_0\
    );
\left_servo_angle[3]_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_151_n_4\,
      I1 => \left_servo_angle_reg[3]_i_152_n_6\,
      I2 => \left_servo_angle_reg[3]_i_147_n_6\,
      I3 => \left_servo_angle_reg[3]_i_148_n_6\,
      I4 => \left_servo_angle[3]_i_153_n_0\,
      O => \left_servo_angle[3]_i_85_n_0\
    );
\left_servo_angle[3]_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_151_n_5\,
      I1 => \left_servo_angle_reg[3]_i_152_n_7\,
      I2 => \left_servo_angle_reg[3]_i_147_n_7\,
      I3 => \left_servo_angle_reg[3]_i_148_n_7\,
      I4 => \left_servo_angle[3]_i_154_n_0\,
      O => \left_servo_angle[3]_i_86_n_0\
    );
\left_servo_angle[3]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \left_servo_angle[3]_i_83_n_0\,
      I1 => \left_servo_angle[3]_i_98_n_0\,
      I2 => \left_servo_angle_reg[3]_i_92_n_7\,
      I3 => \left_servo_angle_reg[3]_i_91_n_7\,
      I4 => \left_servo_angle_reg[3]_i_96_n_5\,
      I5 => \left_servo_angle_reg[3]_i_95_n_5\,
      O => \left_servo_angle[3]_i_87_n_0\
    );
\left_servo_angle[3]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \left_servo_angle[3]_i_84_n_0\,
      I1 => \left_servo_angle[3]_i_149_n_0\,
      I2 => \left_servo_angle_reg[3]_i_148_n_4\,
      I3 => \left_servo_angle_reg[3]_i_147_n_4\,
      I4 => \left_servo_angle_reg[3]_i_96_n_6\,
      I5 => \left_servo_angle_reg[3]_i_95_n_6\,
      O => \left_servo_angle[3]_i_88_n_0\
    );
\left_servo_angle[3]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \left_servo_angle[3]_i_85_n_0\,
      I1 => \left_servo_angle[3]_i_150_n_0\,
      I2 => \left_servo_angle_reg[3]_i_148_n_5\,
      I3 => \left_servo_angle_reg[3]_i_147_n_5\,
      I4 => \left_servo_angle_reg[3]_i_96_n_7\,
      I5 => \left_servo_angle_reg[3]_i_95_n_7\,
      O => \left_servo_angle[3]_i_89_n_0\
    );
\left_servo_angle[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_29_n_4\,
      I1 => \left_servo_angle_reg[3]_i_30_n_4\,
      I2 => \left_servo_angle_reg[3]_i_25_n_6\,
      I3 => \left_servo_angle_reg[3]_i_26_n_6\,
      I4 => \left_servo_angle[3]_i_31_n_0\,
      O => \left_servo_angle[3]_i_9_n_0\
    );
\left_servo_angle[3]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \left_servo_angle[3]_i_86_n_0\,
      I1 => \left_servo_angle[3]_i_153_n_0\,
      I2 => \left_servo_angle_reg[3]_i_148_n_6\,
      I3 => \left_servo_angle_reg[3]_i_147_n_6\,
      I4 => \left_servo_angle_reg[3]_i_152_n_6\,
      I5 => \left_servo_angle_reg[3]_i_151_n_4\,
      O => \left_servo_angle[3]_i_90_n_0\
    );
\left_servo_angle[3]_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_42_n_7\,
      I1 => \left_servo_angle_reg[3]_i_47_n_5\,
      I2 => \left_servo_angle_reg[3]_i_46_n_5\,
      O => \left_servo_angle[3]_i_93_n_0\
    );
\left_servo_angle[3]_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_91_n_4\,
      I1 => \left_servo_angle_reg[3]_i_47_n_6\,
      I2 => \left_servo_angle_reg[3]_i_46_n_6\,
      O => \left_servo_angle[3]_i_94_n_0\
    );
\left_servo_angle[3]_i_97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_91_n_5\,
      I1 => \left_servo_angle_reg[3]_i_47_n_7\,
      I2 => \left_servo_angle_reg[3]_i_46_n_7\,
      O => \left_servo_angle[3]_i_97_n_0\
    );
\left_servo_angle[3]_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_91_n_6\,
      I1 => \left_servo_angle_reg[3]_i_96_n_4\,
      I2 => \left_servo_angle_reg[3]_i_95_n_4\,
      O => \left_servo_angle[3]_i_98_n_0\
    );
\left_servo_angle[3]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400F544EEA0FFE4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_114_n_5\,
      I2 => left_servo_angle3(17),
      I3 => \left_servo_angle[7]_i_133_n_0\,
      I4 => \left_servo_angle_reg[7]_i_130_n_4\,
      I5 => left_servo_angle3(14),
      O => \left_servo_angle[3]_i_99_n_0\
    );
\left_servo_angle[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95CFC0"
    )
        port map (
      I0 => \left_servo_angle[4]_i_2_n_0\,
      I1 => \left_servo_angle_reg[7]_i_5_n_7\,
      I2 => \left_servo_angle[7]_i_6_n_0\,
      I3 => \left_servo_angle_reg[7]_i_7_n_7\,
      I4 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[4]_i_1_n_0\
    );
\left_servo_angle[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_3_n_5\,
      I1 => \left_servo_angle_reg[3]_i_4_n_5\,
      I2 => \left_servo_angle[2]_i_2_n_0\,
      I3 => \left_servo_angle_reg[3]_i_4_n_4\,
      I4 => \left_servo_angle[7]_i_6_n_0\,
      I5 => \left_servo_angle_reg[3]_i_3_n_4\,
      O => \left_servo_angle[4]_i_2_n_0\
    );
\left_servo_angle[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95CFC0"
    )
        port map (
      I0 => \left_servo_angle[5]_i_2_n_0\,
      I1 => \left_servo_angle_reg[7]_i_5_n_6\,
      I2 => \left_servo_angle[7]_i_6_n_0\,
      I3 => \left_servo_angle_reg[7]_i_7_n_6\,
      I4 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[5]_i_1_n_0\
    );
\left_servo_angle[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000044404"
    )
        port map (
      I0 => left_servo_angle10_in(3),
      I1 => \left_servo_angle[2]_i_2_n_0\,
      I2 => \left_servo_angle_reg[3]_i_4_n_5\,
      I3 => \left_servo_angle[7]_i_6_n_0\,
      I4 => \left_servo_angle_reg[3]_i_3_n_5\,
      I5 => left_servo_angle10_in(4),
      O => \left_servo_angle[5]_i_2_n_0\
    );
\left_servo_angle[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95CFC0"
    )
        port map (
      I0 => \left_servo_angle[7]_i_4_n_0\,
      I1 => \left_servo_angle_reg[7]_i_5_n_5\,
      I2 => \left_servo_angle[7]_i_6_n_0\,
      I3 => \left_servo_angle_reg[7]_i_7_n_5\,
      I4 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[6]_i_1_n_0\
    );
\left_servo_angle[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"758A7575758A8A8A"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => left_servo_angle10_in(6),
      I2 => \left_servo_angle[7]_i_4_n_0\,
      I3 => \left_servo_angle_reg[7]_i_5_n_4\,
      I4 => \left_servo_angle[7]_i_6_n_0\,
      I5 => \left_servo_angle_reg[7]_i_7_n_4\,
      O => \left_servo_angle[7]_i_1_n_0\
    );
\left_servo_angle[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_5_n_7\,
      I1 => \left_servo_angle[0]_i_2_n_0\,
      I2 => \left_servo_angle_reg[0]_i_3_n_6\,
      I3 => \left_servo_angle_reg[0]_i_4_n_0\,
      I4 => \left_servo_angle_reg[7]_i_7_n_7\,
      O => left_servo_angle10_in(4)
    );
\left_servo_angle[7]_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => left_servo_angle3(29),
      I2 => \left_servo_angle_reg[7]_i_8_n_5\,
      O => \left_servo_angle[7]_i_100_n_0\
    );
\left_servo_angle[7]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C840DC54EAC8FEDC"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle[0]_i_42_n_0\,
      I2 => \left_servo_angle_reg[7]_i_23_n_6\,
      I3 => left_servo_angle3(24),
      I4 => \left_servo_angle_reg[7]_i_23_n_4\,
      I5 => left_servo_angle3(26),
      O => \left_servo_angle[7]_i_101_n_0\
    );
\left_servo_angle[7]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400F544EEA0FFE4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_8_n_6\,
      I2 => left_servo_angle3(28),
      I3 => \left_servo_angle[0]_i_90_n_0\,
      I4 => \left_servo_angle_reg[7]_i_23_n_5\,
      I5 => left_servo_angle3(25),
      O => \left_servo_angle[7]_i_102_n_0\
    );
\left_servo_angle[7]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400F544EEA0FFE4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_8_n_7\,
      I2 => left_servo_angle3(27),
      I3 => \left_servo_angle[7]_i_125_n_0\,
      I4 => \left_servo_angle_reg[7]_i_23_n_6\,
      I5 => left_servo_angle3(24),
      O => \left_servo_angle[7]_i_103_n_0\
    );
\left_servo_angle[7]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400F544EEA0FFE4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_23_n_4\,
      I2 => left_servo_angle3(26),
      I3 => \left_servo_angle[7]_i_126_n_0\,
      I4 => \left_servo_angle_reg[7]_i_23_n_7\,
      I5 => left_servo_angle3(23),
      O => \left_servo_angle[7]_i_104_n_0\
    );
\left_servo_angle[7]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[0]_i_87_n_0\,
      I1 => \left_servo_angle[0]_i_89_n_0\,
      I2 => \left_servo_angle[0]_i_42_n_0\,
      I3 => \left_servo_angle[0]_i_44_n_0\,
      I4 => \left_servo_angle[0]_i_88_n_0\,
      I5 => \left_servo_angle[0]_i_2_n_0\,
      O => \left_servo_angle[7]_i_105_n_0\
    );
\left_servo_angle[7]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[0]_i_88_n_0\,
      I1 => \left_servo_angle[0]_i_90_n_0\,
      I2 => \left_servo_angle[0]_i_43_n_0\,
      I3 => \left_servo_angle[0]_i_87_n_0\,
      I4 => \left_servo_angle[0]_i_89_n_0\,
      I5 => \left_servo_angle[0]_i_42_n_0\,
      O => \left_servo_angle[7]_i_106_n_0\
    );
\left_servo_angle[7]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[0]_i_89_n_0\,
      I1 => \left_servo_angle[7]_i_125_n_0\,
      I2 => \left_servo_angle[0]_i_44_n_0\,
      I3 => \left_servo_angle[0]_i_88_n_0\,
      I4 => \left_servo_angle[0]_i_90_n_0\,
      I5 => \left_servo_angle[0]_i_43_n_0\,
      O => \left_servo_angle[7]_i_107_n_0\
    );
\left_servo_angle[7]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[0]_i_90_n_0\,
      I1 => \left_servo_angle[7]_i_126_n_0\,
      I2 => \left_servo_angle[0]_i_87_n_0\,
      I3 => \left_servo_angle[0]_i_89_n_0\,
      I4 => \left_servo_angle[7]_i_125_n_0\,
      I5 => \left_servo_angle[0]_i_44_n_0\,
      O => \left_servo_angle[7]_i_108_n_0\
    );
\left_servo_angle[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_3_n_5\,
      I1 => \left_servo_angle[0]_i_2_n_0\,
      I2 => \left_servo_angle_reg[0]_i_3_n_6\,
      I3 => \left_servo_angle_reg[0]_i_4_n_0\,
      I4 => \left_servo_angle_reg[3]_i_4_n_5\,
      O => left_servo_angle10_in(2)
    );
\left_servo_angle[7]_i_110\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_8_n_6\,
      O => \left_servo_angle[7]_i_110_n_0\
    );
\left_servo_angle[7]_i_111\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_8_n_7\,
      O => \left_servo_angle[7]_i_111_n_0\
    );
\left_servo_angle[7]_i_112\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_23_n_4\,
      O => \left_servo_angle[7]_i_112_n_0\
    );
\left_servo_angle[7]_i_113\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_23_n_5\,
      O => \left_servo_angle[7]_i_113_n_0\
    );
\left_servo_angle[7]_i_115\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(22),
      O => \left_servo_angle[7]_i_115_n_0\
    );
\left_servo_angle[7]_i_116\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(21),
      O => \left_servo_angle[7]_i_116_n_0\
    );
\left_servo_angle[7]_i_117\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(20),
      O => \left_servo_angle[7]_i_117_n_0\
    );
\left_servo_angle[7]_i_118\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(19),
      O => \left_servo_angle[7]_i_118_n_0\
    );
\left_servo_angle[7]_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_114_n_4\,
      I1 => left_servo_angle3(18),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[7]_i_119_n_0\
    );
\left_servo_angle[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \left_servo_angle_reg[3]_i_3_n_4\,
      I1 => \left_servo_angle[0]_i_2_n_0\,
      I2 => \left_servo_angle_reg[0]_i_3_n_6\,
      I3 => \left_servo_angle_reg[0]_i_4_n_0\,
      I4 => \left_servo_angle_reg[3]_i_4_n_4\,
      O => left_servo_angle10_in(3)
    );
\left_servo_angle[7]_i_121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_114_n_5\,
      I1 => left_servo_angle3(17),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[7]_i_121_n_0\
    );
\left_servo_angle[7]_i_122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_114_n_6\,
      I1 => left_servo_angle3(16),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[7]_i_122_n_0\
    );
\left_servo_angle[7]_i_123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_114_n_7\,
      I1 => left_servo_angle3(15),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[7]_i_123_n_0\
    );
\left_servo_angle[7]_i_124\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_44_n_6\,
      I1 => left_servo_angle3(20),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[7]_i_124_n_0\
    );
\left_servo_angle[7]_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_44_n_4\,
      I1 => left_servo_angle3(22),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[7]_i_125_n_0\
    );
\left_servo_angle[7]_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_44_n_5\,
      I1 => left_servo_angle3(21),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[7]_i_126_n_0\
    );
\left_servo_angle[7]_i_127\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_44_n_7\,
      I1 => left_servo_angle3(19),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[7]_i_127_n_0\
    );
\left_servo_angle[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_5_n_6\,
      I1 => \left_servo_angle[0]_i_2_n_0\,
      I2 => \left_servo_angle_reg[0]_i_3_n_6\,
      I3 => \left_servo_angle_reg[0]_i_4_n_0\,
      I4 => \left_servo_angle_reg[7]_i_7_n_6\,
      O => left_servo_angle10_in(5)
    );
\left_servo_angle[7]_i_131\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_130_n_4\,
      I1 => left_servo_angle3(14),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[7]_i_131_n_0\
    );
\left_servo_angle[7]_i_132\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_130_n_5\,
      I1 => left_servo_angle3(13),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[7]_i_132_n_0\
    );
\left_servo_angle[7]_i_133\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_130_n_6\,
      I1 => left_servo_angle3(12),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[7]_i_133_n_0\
    );
\left_servo_angle[7]_i_134\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_130_n_7\,
      I1 => left_servo_angle3(11),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[7]_i_134_n_0\
    );
\left_servo_angle[7]_i_138\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_137_n_4\,
      I1 => left_servo_angle3(10),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[7]_i_138_n_0\
    );
\left_servo_angle[7]_i_139\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_137_n_5\,
      I1 => left_servo_angle3(9),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[7]_i_139_n_0\
    );
\left_servo_angle[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_28_n_6\,
      I1 => \left_servo_angle_reg[7]_i_29_n_6\,
      I2 => \left_servo_angle_reg[7]_i_30_n_4\,
      I3 => \left_servo_angle_reg[7]_i_31_n_4\,
      I4 => \left_servo_angle[7]_i_32_n_0\,
      O => \left_servo_angle[7]_i_14_n_0\
    );
\left_servo_angle[7]_i_140\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_23_n_6\,
      O => \left_servo_angle[7]_i_140_n_0\
    );
\left_servo_angle[7]_i_141\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_23_n_7\,
      O => \left_servo_angle[7]_i_141_n_0\
    );
\left_servo_angle[7]_i_142\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_44_n_4\,
      O => \left_servo_angle[7]_i_142_n_0\
    );
\left_servo_angle[7]_i_143\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_44_n_5\,
      O => \left_servo_angle[7]_i_143_n_0\
    );
\left_servo_angle[7]_i_144\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(18),
      O => \left_servo_angle[7]_i_144_n_0\
    );
\left_servo_angle[7]_i_145\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(16),
      O => \left_servo_angle[7]_i_145_n_0\
    );
\left_servo_angle[7]_i_146\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(15),
      O => \left_servo_angle[7]_i_146_n_0\
    );
\left_servo_angle[7]_i_147\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_44_n_6\,
      O => \left_servo_angle[7]_i_147_n_0\
    );
\left_servo_angle[7]_i_148\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_44_n_7\,
      O => \left_servo_angle[7]_i_148_n_0\
    );
\left_servo_angle[7]_i_149\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_114_n_4\,
      O => \left_servo_angle[7]_i_149_n_0\
    );
\left_servo_angle[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_28_n_7\,
      I1 => \left_servo_angle_reg[7]_i_29_n_7\,
      I2 => \left_servo_angle_reg[7]_i_30_n_5\,
      I3 => \left_servo_angle_reg[7]_i_31_n_5\,
      I4 => \left_servo_angle[7]_i_33_n_0\,
      O => \left_servo_angle[7]_i_15_n_0\
    );
\left_servo_angle[7]_i_150\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_114_n_5\,
      O => \left_servo_angle[7]_i_150_n_0\
    );
\left_servo_angle[7]_i_151\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => left_servo_angle3(30),
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => \left_servo_angle_reg[7]_i_8_n_4\,
      O => \left_servo_angle[7]_i_151_n_0\
    );
\left_servo_angle[7]_i_152\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_8_n_4\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(30),
      O => \left_servo_angle[7]_i_152_n_0\
    );
\left_servo_angle[7]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8FFCF7747"
    )
        port map (
      I0 => left_servo_angle3(30),
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => \left_servo_angle_reg[7]_i_8_n_4\,
      I3 => \left_servo_angle_reg[7]_i_8_n_6\,
      I4 => left_servo_angle3(28),
      I5 => \left_servo_angle[0]_i_42_n_0\,
      O => \left_servo_angle[7]_i_153_n_0\
    );
\left_servo_angle[7]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2D2D22D2D2DD22D"
    )
        port map (
      I0 => \left_servo_angle[0]_i_42_n_0\,
      I1 => \left_servo_angle[0]_i_44_n_0\,
      I2 => \left_servo_angle[0]_i_43_n_0\,
      I3 => \left_servo_angle_reg[7]_i_8_n_4\,
      I4 => \left_servo_angle_reg[7]_i_2_n_7\,
      I5 => left_servo_angle3(30),
      O => \left_servo_angle[7]_i_154_n_0\
    );
\left_servo_angle[7]_i_155\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_114_n_6\,
      O => \left_servo_angle[7]_i_155_n_0\
    );
\left_servo_angle[7]_i_156\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_114_n_7\,
      O => \left_servo_angle[7]_i_156_n_0\
    );
\left_servo_angle[7]_i_157\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_130_n_4\,
      O => \left_servo_angle[7]_i_157_n_0\
    );
\left_servo_angle[7]_i_158\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_130_n_5\,
      O => \left_servo_angle[7]_i_158_n_0\
    );
\left_servo_angle[7]_i_159\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(13),
      O => \left_servo_angle[7]_i_159_n_0\
    );
\left_servo_angle[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_34_n_4\,
      I1 => \left_servo_angle_reg[7]_i_35_n_4\,
      I2 => \left_servo_angle_reg[7]_i_30_n_6\,
      I3 => \left_servo_angle_reg[7]_i_31_n_6\,
      I4 => \left_servo_angle[7]_i_36_n_0\,
      O => \left_servo_angle[7]_i_16_n_0\
    );
\left_servo_angle[7]_i_160\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(12),
      O => \left_servo_angle[7]_i_160_n_0\
    );
\left_servo_angle[7]_i_161\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_130_n_6\,
      O => \left_servo_angle[7]_i_161_n_0\
    );
\left_servo_angle[7]_i_162\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_130_n_7\,
      O => \left_servo_angle[7]_i_162_n_0\
    );
\left_servo_angle[7]_i_163\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_137_n_4\,
      O => \left_servo_angle[7]_i_163_n_0\
    );
\left_servo_angle[7]_i_164\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_137_n_5\,
      O => \left_servo_angle[7]_i_164_n_0\
    );
\left_servo_angle[7]_i_165\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[0]_i_87_n_0\,
      I1 => \left_servo_angle[0]_i_43_n_0\,
      I2 => \left_servo_angle[0]_i_2_n_0\,
      I3 => \left_servo_angle[0]_i_44_n_0\,
      I4 => \left_servo_angle[0]_i_42_n_0\,
      O => \left_servo_angle[7]_i_165_n_0\
    );
\left_servo_angle[7]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[0]_i_44_n_0\,
      I1 => \left_servo_angle[0]_i_88_n_0\,
      I2 => \left_servo_angle[0]_i_42_n_0\,
      I3 => \left_servo_angle[0]_i_43_n_0\,
      I4 => \left_servo_angle[0]_i_87_n_0\,
      I5 => \left_servo_angle[0]_i_2_n_0\,
      O => \left_servo_angle[7]_i_166_n_0\
    );
\left_servo_angle[7]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[0]_i_87_n_0\,
      I1 => \left_servo_angle[0]_i_89_n_0\,
      I2 => \left_servo_angle[0]_i_43_n_0\,
      I3 => \left_servo_angle[0]_i_44_n_0\,
      I4 => \left_servo_angle[0]_i_88_n_0\,
      I5 => \left_servo_angle[0]_i_42_n_0\,
      O => \left_servo_angle[7]_i_167_n_0\
    );
\left_servo_angle[7]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[0]_i_88_n_0\,
      I1 => \left_servo_angle[0]_i_90_n_0\,
      I2 => \left_servo_angle[0]_i_44_n_0\,
      I3 => \left_servo_angle[0]_i_87_n_0\,
      I4 => \left_servo_angle[0]_i_89_n_0\,
      I5 => \left_servo_angle[0]_i_43_n_0\,
      O => \left_servo_angle[7]_i_168_n_0\
    );
\left_servo_angle[7]_i_169\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(10),
      O => \left_servo_angle[7]_i_169_n_0\
    );
\left_servo_angle[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_34_n_5\,
      I1 => \left_servo_angle_reg[7]_i_35_n_5\,
      I2 => \left_servo_angle_reg[7]_i_30_n_7\,
      I3 => \left_servo_angle_reg[7]_i_31_n_7\,
      I4 => \left_servo_angle[7]_i_37_n_0\,
      O => \left_servo_angle[7]_i_17_n_0\
    );
\left_servo_angle[7]_i_170\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(9),
      O => \left_servo_angle[7]_i_170_n_0\
    );
\left_servo_angle[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \left_servo_angle[7]_i_14_n_0\,
      I1 => \left_servo_angle[7]_i_38_n_0\,
      I2 => \left_servo_angle_reg[7]_i_39_n_7\,
      I3 => \left_servo_angle_reg[7]_i_40_n_7\,
      I4 => \left_servo_angle_reg[7]_i_29_n_5\,
      I5 => \left_servo_angle_reg[7]_i_28_n_5\,
      O => \left_servo_angle[7]_i_18_n_0\
    );
\left_servo_angle[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \left_servo_angle[7]_i_15_n_0\,
      I1 => \left_servo_angle[7]_i_32_n_0\,
      I2 => \left_servo_angle_reg[7]_i_31_n_4\,
      I3 => \left_servo_angle_reg[7]_i_30_n_4\,
      I4 => \left_servo_angle_reg[7]_i_29_n_6\,
      I5 => \left_servo_angle_reg[7]_i_28_n_6\,
      O => \left_servo_angle[7]_i_19_n_0\
    );
\left_servo_angle[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \left_servo_angle[7]_i_16_n_0\,
      I1 => \left_servo_angle[7]_i_33_n_0\,
      I2 => \left_servo_angle_reg[7]_i_31_n_5\,
      I3 => \left_servo_angle_reg[7]_i_30_n_5\,
      I4 => \left_servo_angle_reg[7]_i_29_n_7\,
      I5 => \left_servo_angle_reg[7]_i_28_n_7\,
      O => \left_servo_angle[7]_i_20_n_0\
    );
\left_servo_angle[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \left_servo_angle[7]_i_17_n_0\,
      I1 => \left_servo_angle[7]_i_36_n_0\,
      I2 => \left_servo_angle_reg[7]_i_31_n_6\,
      I3 => \left_servo_angle_reg[7]_i_30_n_6\,
      I4 => \left_servo_angle_reg[7]_i_35_n_4\,
      I5 => \left_servo_angle_reg[7]_i_34_n_4\,
      O => \left_servo_angle[7]_i_21_n_0\
    );
\left_servo_angle[7]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(30),
      O => \left_servo_angle[7]_i_24_n_0\
    );
\left_servo_angle[7]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(29),
      O => \left_servo_angle[7]_i_25_n_0\
    );
\left_servo_angle[7]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(28),
      O => \left_servo_angle[7]_i_26_n_0\
    );
\left_servo_angle[7]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(27),
      O => \left_servo_angle[7]_i_27_n_0\
    );
\left_servo_angle[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_5_n_5\,
      I1 => \left_servo_angle[0]_i_2_n_0\,
      I2 => \left_servo_angle_reg[0]_i_3_n_6\,
      I3 => \left_servo_angle_reg[0]_i_4_n_0\,
      I4 => \left_servo_angle_reg[7]_i_7_n_5\,
      O => left_servo_angle10_in(6)
    );
\left_servo_angle[7]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_40_n_7\,
      I1 => \left_servo_angle_reg[7]_i_29_n_5\,
      I2 => \left_servo_angle_reg[7]_i_28_n_5\,
      O => \left_servo_angle[7]_i_32_n_0\
    );
\left_servo_angle[7]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_30_n_4\,
      I1 => \left_servo_angle_reg[7]_i_29_n_6\,
      I2 => \left_servo_angle_reg[7]_i_28_n_6\,
      O => \left_servo_angle[7]_i_33_n_0\
    );
\left_servo_angle[7]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_30_n_5\,
      I1 => \left_servo_angle_reg[7]_i_29_n_7\,
      I2 => \left_servo_angle_reg[7]_i_28_n_7\,
      O => \left_servo_angle[7]_i_36_n_0\
    );
\left_servo_angle[7]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_30_n_6\,
      I1 => \left_servo_angle_reg[7]_i_35_n_4\,
      I2 => \left_servo_angle_reg[7]_i_34_n_4\,
      O => \left_servo_angle[7]_i_37_n_0\
    );
\left_servo_angle[7]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_40_n_6\,
      I1 => \left_servo_angle_reg[7]_i_29_n_4\,
      I2 => \left_servo_angle_reg[7]_i_28_n_4\,
      O => \left_servo_angle[7]_i_38_n_0\
    );
\left_servo_angle[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => left_servo_angle10_in(4),
      I1 => left_servo_angle10_in(2),
      I2 => \left_servo_angle[2]_i_2_n_0\,
      I3 => left_servo_angle10_in(3),
      I4 => left_servo_angle10_in(5),
      O => \left_servo_angle[7]_i_4_n_0\
    );
\left_servo_angle[7]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_8_n_4\,
      O => \left_servo_angle[7]_i_42_n_0\
    );
\left_servo_angle[7]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_8_n_5\,
      O => \left_servo_angle[7]_i_43_n_0\
    );
\left_servo_angle[7]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(26),
      O => \left_servo_angle[7]_i_45_n_0\
    );
\left_servo_angle[7]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(25),
      O => \left_servo_angle[7]_i_46_n_0\
    );
\left_servo_angle[7]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(24),
      O => \left_servo_angle[7]_i_47_n_0\
    );
\left_servo_angle[7]_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(23),
      O => \left_servo_angle[7]_i_48_n_0\
    );
\left_servo_angle[7]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B005F11BB0AFF1B"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_44_n_4\,
      I2 => left_servo_angle3(22),
      I3 => \left_servo_angle[7]_i_119_n_0\,
      I4 => \left_servo_angle_reg[7]_i_44_n_6\,
      I5 => left_servo_angle3(20),
      O => \left_servo_angle[7]_i_49_n_0\
    );
\left_servo_angle[7]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B005F11BB0AFF1B"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_44_n_5\,
      I2 => left_servo_angle3(21),
      I3 => \left_servo_angle[7]_i_121_n_0\,
      I4 => \left_servo_angle_reg[7]_i_44_n_7\,
      I5 => left_servo_angle3(19),
      O => \left_servo_angle[7]_i_50_n_0\
    );
\left_servo_angle[7]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B005F11BB0AFF1B"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_44_n_6\,
      I2 => left_servo_angle3(20),
      I3 => \left_servo_angle[7]_i_122_n_0\,
      I4 => \left_servo_angle_reg[7]_i_114_n_4\,
      I5 => left_servo_angle3(18),
      O => \left_servo_angle[7]_i_51_n_0\
    );
\left_servo_angle[7]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B005F11BB0AFF1B"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_44_n_7\,
      I2 => left_servo_angle3(19),
      I3 => \left_servo_angle[7]_i_123_n_0\,
      I4 => \left_servo_angle_reg[7]_i_114_n_5\,
      I5 => left_servo_angle3(17),
      O => \left_servo_angle[7]_i_52_n_0\
    );
\left_servo_angle[7]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_124_n_0\,
      I1 => \left_servo_angle[7]_i_119_n_0\,
      I2 => \left_servo_angle[7]_i_125_n_0\,
      I3 => \left_servo_angle[7]_i_126_n_0\,
      I4 => \left_servo_angle[7]_i_127_n_0\,
      I5 => \left_servo_angle[0]_i_90_n_0\,
      O => \left_servo_angle[7]_i_53_n_0\
    );
\left_servo_angle[7]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_127_n_0\,
      I1 => \left_servo_angle[7]_i_121_n_0\,
      I2 => \left_servo_angle[7]_i_126_n_0\,
      I3 => \left_servo_angle[7]_i_124_n_0\,
      I4 => \left_servo_angle[7]_i_119_n_0\,
      I5 => \left_servo_angle[7]_i_125_n_0\,
      O => \left_servo_angle[7]_i_54_n_0\
    );
\left_servo_angle[7]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_119_n_0\,
      I1 => \left_servo_angle[7]_i_122_n_0\,
      I2 => \left_servo_angle[7]_i_124_n_0\,
      I3 => \left_servo_angle[7]_i_127_n_0\,
      I4 => \left_servo_angle[7]_i_121_n_0\,
      I5 => \left_servo_angle[7]_i_126_n_0\,
      O => \left_servo_angle[7]_i_55_n_0\
    );
\left_servo_angle[7]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_121_n_0\,
      I1 => \left_servo_angle[7]_i_123_n_0\,
      I2 => \left_servo_angle[7]_i_127_n_0\,
      I3 => \left_servo_angle[7]_i_119_n_0\,
      I4 => \left_servo_angle[7]_i_122_n_0\,
      I5 => \left_servo_angle[7]_i_124_n_0\,
      O => \left_servo_angle[7]_i_56_n_0\
    );
\left_servo_angle[7]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32107351BA32FB73"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_128_n_0\,
      I2 => \left_servo_angle_reg[7]_i_114_n_6\,
      I3 => left_servo_angle3(16),
      I4 => \left_servo_angle_reg[7]_i_114_n_4\,
      I5 => left_servo_angle3(18),
      O => \left_servo_angle[7]_i_57_n_0\
    );
\left_servo_angle[7]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32107351BA32FB73"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_128_n_0\,
      I2 => \left_servo_angle_reg[7]_i_114_n_7\,
      I3 => left_servo_angle3(15),
      I4 => \left_servo_angle_reg[7]_i_114_n_5\,
      I5 => left_servo_angle3(17),
      O => \left_servo_angle[7]_i_58_n_0\
    );
\left_servo_angle[7]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C840DC54EAC8FEDC"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_128_n_5\,
      I2 => \left_servo_angle_reg[7]_i_130_n_4\,
      I3 => left_servo_angle3(14),
      I4 => \left_servo_angle_reg[7]_i_114_n_6\,
      I5 => left_servo_angle3(16),
      O => \left_servo_angle[7]_i_59_n_0\
    );
\left_servo_angle[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4700"
    )
        port map (
      I0 => left_servo_angle3(30),
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => \left_servo_angle_reg[7]_i_8_n_4\,
      I3 => \left_servo_angle_reg[0]_i_3_n_6\,
      I4 => \left_servo_angle_reg[0]_i_4_n_0\,
      O => \left_servo_angle[7]_i_6_n_0\
    );
\left_servo_angle[7]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C840DC54EAC8FEDC"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_128_n_6\,
      I2 => \left_servo_angle_reg[7]_i_130_n_5\,
      I3 => left_servo_angle3(13),
      I4 => \left_servo_angle_reg[7]_i_114_n_7\,
      I5 => left_servo_angle3(15),
      O => \left_servo_angle[7]_i_60_n_0\
    );
\left_servo_angle[7]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4D24B2D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_119_n_0\,
      I1 => \left_servo_angle[7]_i_122_n_0\,
      I2 => \left_servo_angle[7]_i_127_n_0\,
      I3 => \left_servo_angle_reg[7]_i_128_n_0\,
      I4 => \left_servo_angle[7]_i_121_n_0\,
      O => \left_servo_angle[7]_i_61_n_0\
    );
\left_servo_angle[7]_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4D24B2D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_121_n_0\,
      I1 => \left_servo_angle[7]_i_123_n_0\,
      I2 => \left_servo_angle[7]_i_119_n_0\,
      I3 => \left_servo_angle_reg[7]_i_128_n_0\,
      I4 => \left_servo_angle[7]_i_122_n_0\,
      O => \left_servo_angle[7]_i_62_n_0\
    );
\left_servo_angle[7]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BD4D42BD42B2BD4"
    )
        port map (
      I0 => \left_servo_angle[7]_i_122_n_0\,
      I1 => \left_servo_angle[7]_i_131_n_0\,
      I2 => \left_servo_angle_reg[7]_i_128_n_5\,
      I3 => \left_servo_angle[7]_i_121_n_0\,
      I4 => \left_servo_angle_reg[7]_i_128_n_0\,
      I5 => \left_servo_angle[7]_i_123_n_0\,
      O => \left_servo_angle[7]_i_63_n_0\
    );
\left_servo_angle[7]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[7]_i_123_n_0\,
      I1 => \left_servo_angle[7]_i_132_n_0\,
      I2 => \left_servo_angle_reg[7]_i_128_n_6\,
      I3 => \left_servo_angle[7]_i_122_n_0\,
      I4 => \left_servo_angle_reg[7]_i_128_n_5\,
      I5 => \left_servo_angle[7]_i_131_n_0\,
      O => \left_servo_angle[7]_i_64_n_0\
    );
\left_servo_angle[7]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400F544EEA0FFE4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_23_n_5\,
      I2 => left_servo_angle3(25),
      I3 => \left_servo_angle[7]_i_124_n_0\,
      I4 => \left_servo_angle_reg[7]_i_44_n_4\,
      I5 => left_servo_angle3(22),
      O => \left_servo_angle[7]_i_65_n_0\
    );
\left_servo_angle[7]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400F544EEA0FFE4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_23_n_6\,
      I2 => left_servo_angle3(24),
      I3 => \left_servo_angle[7]_i_127_n_0\,
      I4 => \left_servo_angle_reg[7]_i_44_n_5\,
      I5 => left_servo_angle3(21),
      O => \left_servo_angle[7]_i_66_n_0\
    );
\left_servo_angle[7]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400F544EEA0FFE4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_23_n_7\,
      I2 => left_servo_angle3(23),
      I3 => \left_servo_angle[7]_i_119_n_0\,
      I4 => \left_servo_angle_reg[7]_i_44_n_6\,
      I5 => left_servo_angle3(20),
      O => \left_servo_angle[7]_i_67_n_0\
    );
\left_servo_angle[7]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400F544EEA0FFE4"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_44_n_4\,
      I2 => left_servo_angle3(22),
      I3 => \left_servo_angle[7]_i_121_n_0\,
      I4 => \left_servo_angle_reg[7]_i_44_n_7\,
      I5 => left_servo_angle3(19),
      O => \left_servo_angle[7]_i_68_n_0\
    );
\left_servo_angle[7]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[7]_i_125_n_0\,
      I1 => \left_servo_angle[7]_i_124_n_0\,
      I2 => \left_servo_angle[0]_i_88_n_0\,
      I3 => \left_servo_angle[0]_i_90_n_0\,
      I4 => \left_servo_angle[7]_i_126_n_0\,
      I5 => \left_servo_angle[0]_i_87_n_0\,
      O => \left_servo_angle[7]_i_69_n_0\
    );
\left_servo_angle[7]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[7]_i_126_n_0\,
      I1 => \left_servo_angle[7]_i_127_n_0\,
      I2 => \left_servo_angle[0]_i_89_n_0\,
      I3 => \left_servo_angle[7]_i_125_n_0\,
      I4 => \left_servo_angle[7]_i_124_n_0\,
      I5 => \left_servo_angle[0]_i_88_n_0\,
      O => \left_servo_angle[7]_i_70_n_0\
    );
\left_servo_angle[7]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[7]_i_124_n_0\,
      I1 => \left_servo_angle[7]_i_119_n_0\,
      I2 => \left_servo_angle[0]_i_90_n_0\,
      I3 => \left_servo_angle[7]_i_126_n_0\,
      I4 => \left_servo_angle[7]_i_127_n_0\,
      I5 => \left_servo_angle[0]_i_89_n_0\,
      O => \left_servo_angle[7]_i_71_n_0\
    );
\left_servo_angle[7]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[7]_i_127_n_0\,
      I1 => \left_servo_angle[7]_i_121_n_0\,
      I2 => \left_servo_angle[7]_i_125_n_0\,
      I3 => \left_servo_angle[7]_i_124_n_0\,
      I4 => \left_servo_angle[7]_i_119_n_0\,
      I5 => \left_servo_angle[0]_i_90_n_0\,
      O => \left_servo_angle[7]_i_72_n_0\
    );
\left_servo_angle[7]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_8_n_6\,
      I1 => left_servo_angle3(28),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[7]_i_73_n_0\
    );
\left_servo_angle[7]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_8_n_7\,
      I1 => left_servo_angle3(27),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[7]_i_74_n_0\
    );
\left_servo_angle[7]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_23_n_4\,
      I1 => left_servo_angle3(26),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[7]_i_75_n_0\
    );
\left_servo_angle[7]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_23_n_5\,
      I1 => left_servo_angle3(25),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[7]_i_76_n_0\
    );
\left_servo_angle[7]_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => left_servo_angle3(28),
      I2 => \left_servo_angle_reg[7]_i_8_n_6\,
      O => \left_servo_angle[7]_i_77_n_0\
    );
\left_servo_angle[7]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAC355C3"
    )
        port map (
      I0 => left_servo_angle3(27),
      I1 => \left_servo_angle_reg[7]_i_8_n_7\,
      I2 => \left_servo_angle_reg[7]_i_8_n_4\,
      I3 => \left_servo_angle_reg[7]_i_2_n_7\,
      I4 => left_servo_angle3(30),
      O => \left_servo_angle[7]_i_78_n_0\
    );
\left_servo_angle[7]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => left_servo_angle3(26),
      I1 => \left_servo_angle_reg[7]_i_23_n_4\,
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => left_servo_angle3(29),
      I4 => \left_servo_angle_reg[7]_i_8_n_5\,
      O => \left_servo_angle[7]_i_79_n_0\
    );
\left_servo_angle[7]_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => left_servo_angle3(25),
      I1 => \left_servo_angle_reg[7]_i_23_n_5\,
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      I3 => left_servo_angle3(28),
      I4 => \left_servo_angle_reg[7]_i_8_n_6\,
      O => \left_servo_angle[7]_i_80_n_0\
    );
\left_servo_angle[7]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B005F11BB0AFF1B"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_114_n_4\,
      I2 => left_servo_angle3(18),
      I3 => \left_servo_angle[7]_i_131_n_0\,
      I4 => \left_servo_angle_reg[7]_i_114_n_6\,
      I5 => left_servo_angle3(16),
      O => \left_servo_angle[7]_i_81_n_0\
    );
\left_servo_angle[7]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B005F11BB0AFF1B"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_114_n_5\,
      I2 => left_servo_angle3(17),
      I3 => \left_servo_angle[7]_i_132_n_0\,
      I4 => \left_servo_angle_reg[7]_i_114_n_7\,
      I5 => left_servo_angle3(15),
      O => \left_servo_angle[7]_i_82_n_0\
    );
\left_servo_angle[7]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B005F11BB0AFF1B"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_114_n_6\,
      I2 => left_servo_angle3(16),
      I3 => \left_servo_angle[7]_i_133_n_0\,
      I4 => \left_servo_angle_reg[7]_i_130_n_4\,
      I5 => left_servo_angle3(14),
      O => \left_servo_angle[7]_i_83_n_0\
    );
\left_servo_angle[7]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B005F11BB0AFF1B"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_114_n_7\,
      I2 => left_servo_angle3(15),
      I3 => \left_servo_angle[7]_i_134_n_0\,
      I4 => \left_servo_angle_reg[7]_i_130_n_5\,
      I5 => left_servo_angle3(13),
      O => \left_servo_angle[7]_i_84_n_0\
    );
\left_servo_angle[7]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_122_n_0\,
      I1 => \left_servo_angle[7]_i_131_n_0\,
      I2 => \left_servo_angle[7]_i_119_n_0\,
      I3 => \left_servo_angle[7]_i_121_n_0\,
      I4 => \left_servo_angle[7]_i_123_n_0\,
      I5 => \left_servo_angle[7]_i_127_n_0\,
      O => \left_servo_angle[7]_i_85_n_0\
    );
\left_servo_angle[7]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_123_n_0\,
      I1 => \left_servo_angle[7]_i_132_n_0\,
      I2 => \left_servo_angle[7]_i_121_n_0\,
      I3 => \left_servo_angle[7]_i_122_n_0\,
      I4 => \left_servo_angle[7]_i_131_n_0\,
      I5 => \left_servo_angle[7]_i_119_n_0\,
      O => \left_servo_angle[7]_i_86_n_0\
    );
\left_servo_angle[7]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_131_n_0\,
      I1 => \left_servo_angle[7]_i_133_n_0\,
      I2 => \left_servo_angle[7]_i_122_n_0\,
      I3 => \left_servo_angle[7]_i_123_n_0\,
      I4 => \left_servo_angle[7]_i_132_n_0\,
      I5 => \left_servo_angle[7]_i_121_n_0\,
      O => \left_servo_angle[7]_i_87_n_0\
    );
\left_servo_angle[7]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \left_servo_angle[7]_i_132_n_0\,
      I1 => \left_servo_angle[7]_i_134_n_0\,
      I2 => \left_servo_angle[7]_i_123_n_0\,
      I3 => \left_servo_angle[7]_i_131_n_0\,
      I4 => \left_servo_angle[7]_i_133_n_0\,
      I5 => \left_servo_angle[7]_i_122_n_0\,
      O => \left_servo_angle[7]_i_88_n_0\
    );
\left_servo_angle[7]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C840DC54EAC8FEDC"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_128_n_7\,
      I2 => \left_servo_angle_reg[7]_i_130_n_6\,
      I3 => left_servo_angle3(12),
      I4 => \left_servo_angle_reg[7]_i_130_n_4\,
      I5 => left_servo_angle3(14),
      O => \left_servo_angle[7]_i_89_n_0\
    );
\left_servo_angle[7]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(31),
      O => \left_servo_angle[7]_i_9_n_0\
    );
\left_servo_angle[7]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C840DC54EAC8FEDC"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_136_n_4\,
      I2 => \left_servo_angle_reg[7]_i_130_n_7\,
      I3 => left_servo_angle3(11),
      I4 => \left_servo_angle_reg[7]_i_130_n_5\,
      I5 => left_servo_angle3(13),
      O => \left_servo_angle[7]_i_90_n_0\
    );
\left_servo_angle[7]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C840DC54EAC8FEDC"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_136_n_5\,
      I2 => \left_servo_angle_reg[7]_i_137_n_4\,
      I3 => left_servo_angle3(10),
      I4 => \left_servo_angle_reg[7]_i_130_n_6\,
      I5 => left_servo_angle3(12),
      O => \left_servo_angle[7]_i_91_n_0\
    );
\left_servo_angle[7]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C840DC54EAC8FEDC"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_2_n_7\,
      I1 => \left_servo_angle_reg[7]_i_136_n_6\,
      I2 => \left_servo_angle_reg[7]_i_137_n_5\,
      I3 => left_servo_angle3(9),
      I4 => \left_servo_angle_reg[7]_i_130_n_7\,
      I5 => left_servo_angle3(11),
      O => \left_servo_angle[7]_i_92_n_0\
    );
\left_servo_angle[7]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[7]_i_131_n_0\,
      I1 => \left_servo_angle[7]_i_133_n_0\,
      I2 => \left_servo_angle_reg[7]_i_128_n_7\,
      I3 => \left_servo_angle[7]_i_123_n_0\,
      I4 => \left_servo_angle_reg[7]_i_128_n_6\,
      I5 => \left_servo_angle[7]_i_132_n_0\,
      O => \left_servo_angle[7]_i_93_n_0\
    );
\left_servo_angle[7]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[7]_i_132_n_0\,
      I1 => \left_servo_angle[7]_i_134_n_0\,
      I2 => \left_servo_angle_reg[7]_i_136_n_4\,
      I3 => \left_servo_angle[7]_i_131_n_0\,
      I4 => \left_servo_angle_reg[7]_i_128_n_7\,
      I5 => \left_servo_angle[7]_i_133_n_0\,
      O => \left_servo_angle[7]_i_94_n_0\
    );
\left_servo_angle[7]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[7]_i_133_n_0\,
      I1 => \left_servo_angle[7]_i_138_n_0\,
      I2 => \left_servo_angle_reg[7]_i_136_n_5\,
      I3 => \left_servo_angle[7]_i_132_n_0\,
      I4 => \left_servo_angle_reg[7]_i_136_n_4\,
      I5 => \left_servo_angle[7]_i_134_n_0\,
      O => \left_servo_angle[7]_i_95_n_0\
    );
\left_servo_angle[7]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \left_servo_angle[7]_i_134_n_0\,
      I1 => \left_servo_angle[7]_i_139_n_0\,
      I2 => \left_servo_angle_reg[7]_i_136_n_6\,
      I3 => \left_servo_angle[7]_i_133_n_0\,
      I4 => \left_servo_angle_reg[7]_i_136_n_5\,
      I5 => \left_servo_angle[7]_i_138_n_0\,
      O => \left_servo_angle[7]_i_96_n_0\
    );
\left_servo_angle[7]_i_97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => left_servo_angle3(30),
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => \left_servo_angle_reg[7]_i_8_n_4\,
      O => \left_servo_angle[7]_i_97_n_0\
    );
\left_servo_angle[7]_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_8_n_5\,
      I1 => left_servo_angle3(29),
      I2 => \left_servo_angle_reg[7]_i_2_n_7\,
      O => \left_servo_angle[7]_i_98_n_0\
    );
\left_servo_angle[7]_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \left_servo_angle_reg[7]_i_8_n_4\,
      I1 => \left_servo_angle_reg[7]_i_2_n_7\,
      I2 => left_servo_angle3(30),
      O => \left_servo_angle[7]_i_99_n_0\
    );
\left_servo_angle_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clkSignal,
      CE => '1',
      CLR => Q(0),
      D => \left_servo_angle[0]_i_1_n_0\,
      Q => \axi_rdata_reg[7]\(0)
    );
\left_servo_angle_reg[0]_i_100\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[7]_i_40_n_0\,
      CO(3) => \left_servo_angle_reg[0]_i_100_n_0\,
      CO(2) => \left_servo_angle_reg[0]_i_100_n_1\,
      CO(1) => \left_servo_angle_reg[0]_i_100_n_2\,
      CO(0) => \left_servo_angle_reg[0]_i_100_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[0]_i_172_n_0\,
      DI(2) => \left_servo_angle[0]_i_173_n_0\,
      DI(1) => \left_servo_angle[0]_i_174_n_0\,
      DI(0) => \left_servo_angle[0]_i_175_n_0\,
      O(3) => \left_servo_angle_reg[0]_i_100_n_4\,
      O(2) => \left_servo_angle_reg[0]_i_100_n_5\,
      O(1) => \left_servo_angle_reg[0]_i_100_n_6\,
      O(0) => \left_servo_angle_reg[0]_i_100_n_7\,
      S(3) => \left_servo_angle[0]_i_176_n_0\,
      S(2) => \left_servo_angle[0]_i_177_n_0\,
      S(1) => \left_servo_angle[0]_i_178_n_0\,
      S(0) => \left_servo_angle[0]_i_179_n_0\
    );
\left_servo_angle_reg[0]_i_132\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[7]_i_29_n_0\,
      CO(3) => \left_servo_angle_reg[0]_i_132_n_0\,
      CO(2) => \left_servo_angle_reg[0]_i_132_n_1\,
      CO(1) => \left_servo_angle_reg[0]_i_132_n_2\,
      CO(0) => \left_servo_angle_reg[0]_i_132_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[0]_i_186_n_0\,
      DI(2) => \left_servo_angle[0]_i_187_n_0\,
      DI(1) => \left_servo_angle[0]_i_188_n_0\,
      DI(0) => \left_servo_angle[0]_i_189_n_0\,
      O(3) => \left_servo_angle_reg[0]_i_132_n_4\,
      O(2) => \left_servo_angle_reg[0]_i_132_n_5\,
      O(1) => \left_servo_angle_reg[0]_i_132_n_6\,
      O(0) => \left_servo_angle_reg[0]_i_132_n_7\,
      S(3) => \left_servo_angle[0]_i_190_n_0\,
      S(2) => \left_servo_angle[0]_i_191_n_0\,
      S(1) => \left_servo_angle[0]_i_192_n_0\,
      S(0) => \left_servo_angle[0]_i_193_n_0\
    );
\left_servo_angle_reg[0]_i_133\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[7]_i_28_n_0\,
      CO(3) => \left_servo_angle_reg[0]_i_133_n_0\,
      CO(2) => \left_servo_angle_reg[0]_i_133_n_1\,
      CO(1) => \left_servo_angle_reg[0]_i_133_n_2\,
      CO(0) => \left_servo_angle_reg[0]_i_133_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_196_n_0\,
      DI(2) => \left_servo_angle[3]_i_197_n_0\,
      DI(1) => \left_servo_angle[3]_i_198_n_0\,
      DI(0) => \left_servo_angle[3]_i_199_n_0\,
      O(3) => \left_servo_angle_reg[0]_i_133_n_4\,
      O(2) => \left_servo_angle_reg[0]_i_133_n_5\,
      O(1) => \left_servo_angle_reg[0]_i_133_n_6\,
      O(0) => \left_servo_angle_reg[0]_i_133_n_7\,
      S(3) => \left_servo_angle[0]_i_194_n_0\,
      S(2) => \left_servo_angle[0]_i_195_n_0\,
      S(1) => \left_servo_angle[0]_i_196_n_0\,
      S(0) => \left_servo_angle[0]_i_197_n_0\
    );
\left_servo_angle_reg[0]_i_154\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[0]_i_198_n_0\,
      CO(3) => \left_servo_angle_reg[0]_i_154_n_0\,
      CO(2) => \left_servo_angle_reg[0]_i_154_n_1\,
      CO(1) => \left_servo_angle_reg[0]_i_154_n_2\,
      CO(0) => \left_servo_angle_reg[0]_i_154_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[0]_i_199_n_0\,
      DI(2) => \left_servo_angle[0]_i_200_n_0\,
      DI(1) => \left_servo_angle[0]_i_201_n_0\,
      DI(0) => \left_servo_angle[0]_i_202_n_0\,
      O(3 downto 0) => \NLW_left_servo_angle_reg[0]_i_154_O_UNCONNECTED\(3 downto 0),
      S(3) => \left_servo_angle[0]_i_203_n_0\,
      S(2) => \left_servo_angle[0]_i_204_n_0\,
      S(1) => \left_servo_angle[0]_i_205_n_0\,
      S(0) => \left_servo_angle[0]_i_206_n_0\
    );
\left_servo_angle_reg[0]_i_163\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[0]_i_207_n_0\,
      CO(3) => \left_servo_angle_reg[0]_i_163_n_0\,
      CO(2) => \left_servo_angle_reg[0]_i_163_n_1\,
      CO(1) => \left_servo_angle_reg[0]_i_163_n_2\,
      CO(0) => \left_servo_angle_reg[0]_i_163_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[0]_i_208_n_0\,
      DI(2) => \left_servo_angle[0]_i_209_n_0\,
      DI(1) => \left_servo_angle_reg[7]_i_5_n_4\,
      DI(0) => \left_servo_angle_reg[7]_i_5_n_5\,
      O(3) => \left_servo_angle_reg[0]_i_163_n_4\,
      O(2) => \left_servo_angle_reg[0]_i_163_n_5\,
      O(1) => \left_servo_angle_reg[0]_i_163_n_6\,
      O(0) => \left_servo_angle_reg[0]_i_163_n_7\,
      S(3) => \left_servo_angle[0]_i_210_n_0\,
      S(2) => \left_servo_angle[0]_i_211_n_0\,
      S(1) => \left_servo_angle[0]_i_212_n_0\,
      S(0) => \left_servo_angle[0]_i_213_n_0\
    );
\left_servo_angle_reg[0]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[0]_i_45_n_0\,
      CO(3) => \left_servo_angle_reg[0]_i_17_n_0\,
      CO(2) => \left_servo_angle_reg[0]_i_17_n_1\,
      CO(1) => \left_servo_angle_reg[0]_i_17_n_2\,
      CO(0) => \left_servo_angle_reg[0]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[0]_i_46_n_0\,
      DI(2) => \left_servo_angle[0]_i_47_n_0\,
      DI(1) => \left_servo_angle[0]_i_48_n_0\,
      DI(0) => \left_servo_angle[0]_i_49_n_0\,
      O(3) => \left_servo_angle_reg[0]_i_17_n_4\,
      O(2) => \left_servo_angle_reg[0]_i_17_n_5\,
      O(1) => \left_servo_angle_reg[0]_i_17_n_6\,
      O(0) => \left_servo_angle_reg[0]_i_17_n_7\,
      S(3) => \left_servo_angle[0]_i_50_n_0\,
      S(2) => \left_servo_angle[0]_i_51_n_0\,
      S(1) => \left_servo_angle[0]_i_52_n_0\,
      S(0) => \left_servo_angle[0]_i_53_n_0\
    );
\left_servo_angle_reg[0]_i_198\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[0]_i_214_n_0\,
      CO(3) => \left_servo_angle_reg[0]_i_198_n_0\,
      CO(2) => \left_servo_angle_reg[0]_i_198_n_1\,
      CO(1) => \left_servo_angle_reg[0]_i_198_n_2\,
      CO(0) => \left_servo_angle_reg[0]_i_198_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[0]_i_215_n_0\,
      DI(2) => \left_servo_angle[0]_i_216_n_0\,
      DI(1) => \left_servo_angle[0]_i_217_n_0\,
      DI(0) => \left_servo_angle[0]_i_218_n_0\,
      O(3 downto 0) => \NLW_left_servo_angle_reg[0]_i_198_O_UNCONNECTED\(3 downto 0),
      S(3) => \left_servo_angle[0]_i_219_n_0\,
      S(2) => \left_servo_angle[0]_i_220_n_0\,
      S(1) => \left_servo_angle[0]_i_221_n_0\,
      S(0) => \left_servo_angle[0]_i_222_n_0\
    );
\left_servo_angle_reg[0]_i_207\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \left_servo_angle_reg[0]_i_207_n_0\,
      CO(2) => \left_servo_angle_reg[0]_i_207_n_1\,
      CO(1) => \left_servo_angle_reg[0]_i_207_n_2\,
      CO(0) => \left_servo_angle_reg[0]_i_207_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle_reg[7]_i_5_n_6\,
      DI(2) => \left_servo_angle_reg[7]_i_5_n_7\,
      DI(1) => \left_servo_angle_reg[3]_i_3_n_4\,
      DI(0) => '0',
      O(3) => \left_servo_angle_reg[0]_i_207_n_4\,
      O(2) => \left_servo_angle_reg[0]_i_207_n_5\,
      O(1) => \left_servo_angle_reg[0]_i_207_n_6\,
      O(0) => \left_servo_angle_reg[0]_i_207_n_7\,
      S(3) => \left_servo_angle[0]_i_223_n_0\,
      S(2) => \left_servo_angle[0]_i_224_n_0\,
      S(1) => \left_servo_angle[0]_i_225_n_0\,
      S(0) => \left_servo_angle_reg[3]_i_3_n_5\
    );
\left_servo_angle_reg[0]_i_214\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \left_servo_angle_reg[0]_i_214_n_0\,
      CO(2) => \left_servo_angle_reg[0]_i_214_n_1\,
      CO(1) => \left_servo_angle_reg[0]_i_214_n_2\,
      CO(0) => \left_servo_angle_reg[0]_i_214_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[0]_i_226_n_0\,
      DI(2) => \left_servo_angle[0]_i_227_n_0\,
      DI(1) => \left_servo_angle[0]_i_228_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_left_servo_angle_reg[0]_i_214_O_UNCONNECTED\(3 downto 0),
      S(3) => \left_servo_angle[0]_i_229_n_0\,
      S(2) => \left_servo_angle[0]_i_230_n_0\,
      S(1) => \left_servo_angle[0]_i_231_n_0\,
      S(0) => \left_servo_angle[0]_i_232_n_0\
    );
\left_servo_angle_reg[0]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[0]_i_59_n_0\,
      CO(3) => \left_servo_angle_reg[0]_i_24_n_0\,
      CO(2) => \left_servo_angle_reg[0]_i_24_n_1\,
      CO(1) => \left_servo_angle_reg[0]_i_24_n_2\,
      CO(0) => \left_servo_angle_reg[0]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[0]_i_60_n_0\,
      DI(2) => \left_servo_angle[0]_i_61_n_0\,
      DI(1) => \left_servo_angle[0]_i_62_n_0\,
      DI(0) => \left_servo_angle[0]_i_63_n_0\,
      O(3) => \left_servo_angle_reg[0]_i_24_n_4\,
      O(2) => \left_servo_angle_reg[0]_i_24_n_5\,
      O(1) => \left_servo_angle_reg[0]_i_24_n_6\,
      O(0) => \left_servo_angle_reg[0]_i_24_n_7\,
      S(3) => \left_servo_angle[0]_i_64_n_0\,
      S(2) => \left_servo_angle[0]_i_65_n_0\,
      S(1) => \left_servo_angle[0]_i_66_n_0\,
      S(0) => \left_servo_angle[0]_i_67_n_0\
    );
\left_servo_angle_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[0]_i_5_n_0\,
      CO(3 downto 1) => \NLW_left_servo_angle_reg[0]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \left_servo_angle_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_left_servo_angle_reg[0]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \left_servo_angle_reg[0]_i_3_n_6\,
      O(0) => \left_servo_angle_reg[0]_i_3_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \left_servo_angle_reg[0]_i_6_n_7\,
      S(0) => \left_servo_angle_reg[0]_i_7_n_4\
    );
\left_servo_angle_reg[0]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[0]_i_78_n_0\,
      CO(3) => \left_servo_angle_reg[0]_i_33_n_0\,
      CO(2) => \left_servo_angle_reg[0]_i_33_n_1\,
      CO(1) => \left_servo_angle_reg[0]_i_33_n_2\,
      CO(0) => \left_servo_angle_reg[0]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[0]_i_79_n_0\,
      DI(2) => \left_servo_angle[0]_i_80_n_0\,
      DI(1) => \left_servo_angle[0]_i_81_n_0\,
      DI(0) => \left_servo_angle[0]_i_82_n_0\,
      O(3 downto 0) => \NLW_left_servo_angle_reg[0]_i_33_O_UNCONNECTED\(3 downto 0),
      S(3) => \left_servo_angle[0]_i_83_n_0\,
      S(2) => \left_servo_angle[0]_i_84_n_0\,
      S(1) => \left_servo_angle[0]_i_85_n_0\,
      S(0) => \left_servo_angle[0]_i_86_n_0\
    );
\left_servo_angle_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[0]_i_8_n_0\,
      CO(3) => \left_servo_angle_reg[0]_i_4_n_0\,
      CO(2) => \left_servo_angle_reg[0]_i_4_n_1\,
      CO(1) => \left_servo_angle_reg[0]_i_4_n_2\,
      CO(0) => \left_servo_angle_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[0]_i_9_n_0\,
      DI(2) => \left_servo_angle[0]_i_10_n_0\,
      DI(1) => \left_servo_angle[0]_i_11_n_0\,
      DI(0) => \left_servo_angle[0]_i_12_n_0\,
      O(3 downto 0) => \NLW_left_servo_angle_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \left_servo_angle[0]_i_13_n_0\,
      S(2) => \left_servo_angle[0]_i_14_n_0\,
      S(1) => \left_servo_angle[0]_i_15_n_0\,
      S(0) => \left_servo_angle[0]_i_16_n_0\
    );
\left_servo_angle_reg[0]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[0]_i_91_n_0\,
      CO(3) => \left_servo_angle_reg[0]_i_45_n_0\,
      CO(2) => \left_servo_angle_reg[0]_i_45_n_1\,
      CO(1) => \left_servo_angle_reg[0]_i_45_n_2\,
      CO(0) => \left_servo_angle_reg[0]_i_45_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[0]_i_92_n_0\,
      DI(2) => \left_servo_angle[0]_i_93_n_0\,
      DI(1) => \left_servo_angle[0]_i_94_n_0\,
      DI(0) => \left_servo_angle[0]_i_95_n_0\,
      O(3) => \left_servo_angle_reg[0]_i_45_n_4\,
      O(2) => \left_servo_angle_reg[0]_i_45_n_5\,
      O(1) => \left_servo_angle_reg[0]_i_45_n_6\,
      O(0) => \left_servo_angle_reg[0]_i_45_n_7\,
      S(3) => \left_servo_angle[0]_i_96_n_0\,
      S(2) => \left_servo_angle[0]_i_97_n_0\,
      S(1) => \left_servo_angle[0]_i_98_n_0\,
      S(0) => \left_servo_angle[0]_i_99_n_0\
    );
\left_servo_angle_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[0]_i_17_n_0\,
      CO(3) => \left_servo_angle_reg[0]_i_5_n_0\,
      CO(2) => \left_servo_angle_reg[0]_i_5_n_1\,
      CO(1) => \left_servo_angle_reg[0]_i_5_n_2\,
      CO(0) => \left_servo_angle_reg[0]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \left_servo_angle_reg[0]_i_7_n_6\,
      DI(1) => \left_servo_angle[0]_i_18_n_0\,
      DI(0) => \left_servo_angle[0]_i_19_n_0\,
      O(3) => \left_servo_angle_reg[0]_i_5_n_4\,
      O(2) => \left_servo_angle_reg[0]_i_5_n_5\,
      O(1) => \left_servo_angle_reg[0]_i_5_n_6\,
      O(0) => \left_servo_angle_reg[0]_i_5_n_7\,
      S(3) => \left_servo_angle_reg[0]_i_7_n_5\,
      S(2) => \left_servo_angle[0]_i_20_n_0\,
      S(1) => \left_servo_angle[0]_i_21_n_0\,
      S(0) => \left_servo_angle[0]_i_22_n_0\
    );
\left_servo_angle_reg[0]_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[0]_i_100_n_0\,
      CO(3) => \NLW_left_servo_angle_reg[0]_i_55_CO_UNCONNECTED\(3),
      CO(2) => \left_servo_angle_reg[0]_i_55_n_1\,
      CO(1) => \NLW_left_servo_angle_reg[0]_i_55_CO_UNCONNECTED\(1),
      CO(0) => \left_servo_angle_reg[0]_i_55_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \left_servo_angle[0]_i_101_n_0\,
      DI(0) => \left_servo_angle[0]_i_102_n_0\,
      O(3 downto 2) => \NLW_left_servo_angle_reg[0]_i_55_O_UNCONNECTED\(3 downto 2),
      O(1) => \left_servo_angle_reg[0]_i_55_n_6\,
      O(0) => \left_servo_angle_reg[0]_i_55_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \left_servo_angle[0]_i_103_n_0\,
      S(0) => \left_servo_angle[0]_i_104_n_0\
    );
\left_servo_angle_reg[0]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[0]_i_58_n_0\,
      CO(3 downto 0) => \NLW_left_servo_angle_reg[0]_i_56_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_left_servo_angle_reg[0]_i_56_O_UNCONNECTED\(3 downto 1),
      O(0) => \left_servo_angle_reg[0]_i_56_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \left_servo_angle[0]_i_105_n_0\
    );
\left_servo_angle_reg[0]_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[0]_i_71_n_0\,
      CO(3) => \left_servo_angle_reg[0]_i_57_n_0\,
      CO(2) => \NLW_left_servo_angle_reg[0]_i_57_CO_UNCONNECTED\(2),
      CO(1) => \left_servo_angle_reg[0]_i_57_n_2\,
      CO(0) => \left_servo_angle_reg[0]_i_57_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \left_servo_angle[0]_i_106_n_0\,
      DI(1) => \left_servo_angle[0]_i_107_n_0\,
      DI(0) => \left_servo_angle[0]_i_108_n_0\,
      O(3) => \NLW_left_servo_angle_reg[0]_i_57_O_UNCONNECTED\(3),
      O(2) => \left_servo_angle_reg[0]_i_57_n_5\,
      O(1) => \left_servo_angle_reg[0]_i_57_n_6\,
      O(0) => \left_servo_angle_reg[0]_i_57_n_7\,
      S(3) => '1',
      S(2) => \left_servo_angle[0]_i_109_n_0\,
      S(1) => \left_servo_angle[0]_i_110_n_0\,
      S(0) => \left_servo_angle[0]_i_111_n_0\
    );
\left_servo_angle_reg[0]_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[0]_i_70_n_0\,
      CO(3) => \left_servo_angle_reg[0]_i_58_n_0\,
      CO(2) => \left_servo_angle_reg[0]_i_58_n_1\,
      CO(1) => \left_servo_angle_reg[0]_i_58_n_2\,
      CO(0) => \left_servo_angle_reg[0]_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[0]_i_112_n_0\,
      DI(2) => \left_servo_angle[0]_i_113_n_0\,
      DI(1) => \left_servo_angle[0]_i_114_n_0\,
      DI(0) => \left_servo_angle[0]_i_115_n_0\,
      O(3) => \left_servo_angle_reg[0]_i_58_n_4\,
      O(2) => \left_servo_angle_reg[0]_i_58_n_5\,
      O(1) => \left_servo_angle_reg[0]_i_58_n_6\,
      O(0) => \left_servo_angle_reg[0]_i_58_n_7\,
      S(3) => \left_servo_angle[0]_i_116_n_0\,
      S(2) => \left_servo_angle[0]_i_117_n_0\,
      S(1) => \left_servo_angle[0]_i_118_n_0\,
      S(0) => \left_servo_angle[0]_i_119_n_0\
    );
\left_servo_angle_reg[0]_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[7]_i_5_n_0\,
      CO(3) => \left_servo_angle_reg[0]_i_59_n_0\,
      CO(2) => \left_servo_angle_reg[0]_i_59_n_1\,
      CO(1) => \left_servo_angle_reg[0]_i_59_n_2\,
      CO(0) => \left_servo_angle_reg[0]_i_59_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[0]_i_120_n_0\,
      DI(2) => \left_servo_angle[0]_i_121_n_0\,
      DI(1) => \left_servo_angle[0]_i_122_n_0\,
      DI(0) => \left_servo_angle[0]_i_123_n_0\,
      O(3) => \left_servo_angle_reg[0]_i_59_n_4\,
      O(2) => \left_servo_angle_reg[0]_i_59_n_5\,
      O(1) => \left_servo_angle_reg[0]_i_59_n_6\,
      O(0) => \left_servo_angle_reg[0]_i_59_n_7\,
      S(3) => \left_servo_angle[0]_i_124_n_0\,
      S(2) => \left_servo_angle[0]_i_125_n_0\,
      S(1) => \left_servo_angle[0]_i_126_n_0\,
      S(0) => \left_servo_angle[0]_i_127_n_0\
    );
\left_servo_angle_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[0]_i_7_n_0\,
      CO(3 downto 0) => \NLW_left_servo_angle_reg[0]_i_6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_left_servo_angle_reg[0]_i_6_O_UNCONNECTED\(3 downto 1),
      O(0) => \left_servo_angle_reg[0]_i_6_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \left_servo_angle[0]_i_23_n_0\
    );
\left_servo_angle_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[0]_i_24_n_0\,
      CO(3) => \left_servo_angle_reg[0]_i_7_n_0\,
      CO(2) => \left_servo_angle_reg[0]_i_7_n_1\,
      CO(1) => \left_servo_angle_reg[0]_i_7_n_2\,
      CO(0) => \left_servo_angle_reg[0]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[0]_i_25_n_0\,
      DI(2) => \left_servo_angle[0]_i_26_n_0\,
      DI(1) => \left_servo_angle[0]_i_27_n_0\,
      DI(0) => \left_servo_angle[0]_i_28_n_0\,
      O(3) => \left_servo_angle_reg[0]_i_7_n_4\,
      O(2) => \left_servo_angle_reg[0]_i_7_n_5\,
      O(1) => \left_servo_angle_reg[0]_i_7_n_6\,
      O(0) => \left_servo_angle_reg[0]_i_7_n_7\,
      S(3) => \left_servo_angle[0]_i_29_n_0\,
      S(2) => \left_servo_angle[0]_i_30_n_0\,
      S(1) => \left_servo_angle[0]_i_31_n_0\,
      S(0) => \left_servo_angle[0]_i_32_n_0\
    );
\left_servo_angle_reg[0]_i_70\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[0]_i_132_n_0\,
      CO(3) => \left_servo_angle_reg[0]_i_70_n_0\,
      CO(2) => \left_servo_angle_reg[0]_i_70_n_1\,
      CO(1) => \left_servo_angle_reg[0]_i_70_n_2\,
      CO(0) => \left_servo_angle_reg[0]_i_70_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[0]_i_138_n_0\,
      DI(2) => \left_servo_angle[0]_i_139_n_0\,
      DI(1) => \left_servo_angle[0]_i_140_n_0\,
      DI(0) => \left_servo_angle[0]_i_141_n_0\,
      O(3) => \left_servo_angle_reg[0]_i_70_n_4\,
      O(2) => \left_servo_angle_reg[0]_i_70_n_5\,
      O(1) => \left_servo_angle_reg[0]_i_70_n_6\,
      O(0) => \left_servo_angle_reg[0]_i_70_n_7\,
      S(3) => \left_servo_angle[0]_i_142_n_0\,
      S(2) => \left_servo_angle[0]_i_143_n_0\,
      S(1) => \left_servo_angle[0]_i_144_n_0\,
      S(0) => \left_servo_angle[0]_i_145_n_0\
    );
\left_servo_angle_reg[0]_i_71\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[0]_i_133_n_0\,
      CO(3) => \left_servo_angle_reg[0]_i_71_n_0\,
      CO(2) => \left_servo_angle_reg[0]_i_71_n_1\,
      CO(1) => \left_servo_angle_reg[0]_i_71_n_2\,
      CO(0) => \left_servo_angle_reg[0]_i_71_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[0]_i_146_n_0\,
      DI(2) => \left_servo_angle[0]_i_147_n_0\,
      DI(1) => \left_servo_angle[0]_i_148_n_0\,
      DI(0) => \left_servo_angle[0]_i_149_n_0\,
      O(3) => \left_servo_angle_reg[0]_i_71_n_4\,
      O(2) => \left_servo_angle_reg[0]_i_71_n_5\,
      O(1) => \left_servo_angle_reg[0]_i_71_n_6\,
      O(0) => \left_servo_angle_reg[0]_i_71_n_7\,
      S(3) => \left_servo_angle[0]_i_150_n_0\,
      S(2) => \left_servo_angle[0]_i_151_n_0\,
      S(1) => \left_servo_angle[0]_i_152_n_0\,
      S(0) => \left_servo_angle[0]_i_153_n_0\
    );
\left_servo_angle_reg[0]_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[0]_i_154_n_0\,
      CO(3) => \left_servo_angle_reg[0]_i_78_n_0\,
      CO(2) => \left_servo_angle_reg[0]_i_78_n_1\,
      CO(1) => \left_servo_angle_reg[0]_i_78_n_2\,
      CO(0) => \left_servo_angle_reg[0]_i_78_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[0]_i_155_n_0\,
      DI(2) => \left_servo_angle[0]_i_156_n_0\,
      DI(1) => \left_servo_angle[0]_i_157_n_0\,
      DI(0) => \left_servo_angle[0]_i_158_n_0\,
      O(3 downto 0) => \NLW_left_servo_angle_reg[0]_i_78_O_UNCONNECTED\(3 downto 0),
      S(3) => \left_servo_angle[0]_i_159_n_0\,
      S(2) => \left_servo_angle[0]_i_160_n_0\,
      S(1) => \left_servo_angle[0]_i_161_n_0\,
      S(0) => \left_servo_angle[0]_i_162_n_0\
    );
\left_servo_angle_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[0]_i_33_n_0\,
      CO(3) => \left_servo_angle_reg[0]_i_8_n_0\,
      CO(2) => \left_servo_angle_reg[0]_i_8_n_1\,
      CO(1) => \left_servo_angle_reg[0]_i_8_n_2\,
      CO(0) => \left_servo_angle_reg[0]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[0]_i_34_n_0\,
      DI(2) => \left_servo_angle[0]_i_35_n_0\,
      DI(1) => \left_servo_angle[0]_i_36_n_0\,
      DI(0) => \left_servo_angle[0]_i_37_n_0\,
      O(3 downto 0) => \NLW_left_servo_angle_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \left_servo_angle[0]_i_38_n_0\,
      S(2) => \left_servo_angle[0]_i_39_n_0\,
      S(1) => \left_servo_angle[0]_i_40_n_0\,
      S(0) => \left_servo_angle[0]_i_41_n_0\
    );
\left_servo_angle_reg[0]_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[0]_i_163_n_0\,
      CO(3) => \left_servo_angle_reg[0]_i_91_n_0\,
      CO(2) => \left_servo_angle_reg[0]_i_91_n_1\,
      CO(1) => \left_servo_angle_reg[0]_i_91_n_2\,
      CO(0) => \left_servo_angle_reg[0]_i_91_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[0]_i_164_n_0\,
      DI(2) => \left_servo_angle[0]_i_165_n_0\,
      DI(1) => \left_servo_angle[0]_i_166_n_0\,
      DI(0) => \left_servo_angle[0]_i_167_n_0\,
      O(3) => \left_servo_angle_reg[0]_i_91_n_4\,
      O(2) => \left_servo_angle_reg[0]_i_91_n_5\,
      O(1) => \left_servo_angle_reg[0]_i_91_n_6\,
      O(0) => \left_servo_angle_reg[0]_i_91_n_7\,
      S(3) => \left_servo_angle[0]_i_168_n_0\,
      S(2) => \left_servo_angle[0]_i_169_n_0\,
      S(1) => \left_servo_angle[0]_i_170_n_0\,
      S(0) => \left_servo_angle[0]_i_171_n_0\
    );
\left_servo_angle_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clkSignal,
      CE => '1',
      CLR => Q(0),
      D => \left_servo_angle[1]_i_1_n_0\,
      Q => \axi_rdata_reg[7]\(1)
    );
\left_servo_angle_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clkSignal,
      CE => '1',
      CLR => Q(0),
      D => \left_servo_angle[2]_i_1_n_0\,
      Q => \axi_rdata_reg[7]\(2)
    );
\left_servo_angle_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clkSignal,
      CE => '1',
      CLR => Q(0),
      D => \left_servo_angle[3]_i_1_n_0\,
      Q => \axi_rdata_reg[7]\(3)
    );
\left_servo_angle_reg[3]_i_133\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_187_n_0\,
      CO(3) => \left_servo_angle_reg[3]_i_133_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_133_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_133_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_133_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => left_servo_angle3(8 downto 5),
      S(3) => \left_servo_angle[3]_i_192_n_0\,
      S(2) => \left_servo_angle[3]_i_193_n_0\,
      S(1) => \left_servo_angle[3]_i_194_n_0\,
      S(0) => \left_servo_angle[3]_i_195_n_0\
    );
\left_servo_angle_reg[3]_i_134\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_189_n_0\,
      CO(3) => \left_servo_angle_reg[3]_i_134_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_134_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_134_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_134_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_196_n_0\,
      DI(2) => \left_servo_angle[3]_i_197_n_0\,
      DI(1) => \left_servo_angle[3]_i_198_n_0\,
      DI(0) => \left_servo_angle[3]_i_199_n_0\,
      O(3) => \left_servo_angle_reg[3]_i_134_n_4\,
      O(2) => \left_servo_angle_reg[3]_i_134_n_5\,
      O(1) => \left_servo_angle_reg[3]_i_134_n_6\,
      O(0) => \left_servo_angle_reg[3]_i_134_n_7\,
      S(3) => \left_servo_angle[3]_i_200_n_0\,
      S(2) => \left_servo_angle[3]_i_201_n_0\,
      S(1) => \left_servo_angle[3]_i_202_n_0\,
      S(0) => \left_servo_angle[3]_i_203_n_0\
    );
\left_servo_angle_reg[3]_i_135\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \left_servo_angle_reg[3]_i_135_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_135_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_135_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_135_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => count_left_val_reg(4),
      DI(0) => '0',
      O(3) => \left_servo_angle_reg[3]_i_135_n_4\,
      O(2) => \left_servo_angle_reg[3]_i_135_n_5\,
      O(1) => \left_servo_angle_reg[3]_i_135_n_6\,
      O(0) => \left_servo_angle_reg[3]_i_135_n_7\,
      S(3 downto 2) => count_left_val_reg(6 downto 5),
      S(1) => \left_servo_angle[3]_i_204_n_0\,
      S(0) => count_left_val_reg(3)
    );
\left_servo_angle_reg[3]_i_138\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_205_n_0\,
      CO(3) => \left_servo_angle_reg[3]_i_138_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_138_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_138_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_138_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_206_n_0\,
      DI(2) => \left_servo_angle[3]_i_207_n_0\,
      DI(1) => \left_servo_angle[3]_i_208_n_0\,
      DI(0) => \left_servo_angle[3]_i_209_n_0\,
      O(3 downto 0) => \NLW_left_servo_angle_reg[3]_i_138_O_UNCONNECTED\(3 downto 0),
      S(3) => \left_servo_angle[3]_i_210_n_0\,
      S(2) => \left_servo_angle[3]_i_211_n_0\,
      S(1) => \left_servo_angle[3]_i_212_n_0\,
      S(0) => \left_servo_angle[3]_i_213_n_0\
    );
\left_servo_angle_reg[3]_i_147\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_215_n_0\,
      CO(3) => \left_servo_angle_reg[3]_i_147_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_147_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_147_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_147_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_221_n_0\,
      DI(2) => \left_servo_angle[3]_i_222_n_0\,
      DI(1) => \left_servo_angle[3]_i_223_n_0\,
      DI(0) => \left_servo_angle[3]_i_224_n_0\,
      O(3) => \left_servo_angle_reg[3]_i_147_n_4\,
      O(2) => \left_servo_angle_reg[3]_i_147_n_5\,
      O(1) => \left_servo_angle_reg[3]_i_147_n_6\,
      O(0) => \left_servo_angle_reg[3]_i_147_n_7\,
      S(3) => \left_servo_angle[3]_i_225_n_0\,
      S(2) => \left_servo_angle[3]_i_226_n_0\,
      S(1) => \left_servo_angle[3]_i_227_n_0\,
      S(0) => \left_servo_angle[3]_i_228_n_0\
    );
\left_servo_angle_reg[3]_i_148\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_216_n_0\,
      CO(3) => \left_servo_angle_reg[3]_i_148_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_148_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_148_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_148_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_229_n_0\,
      DI(2) => \left_servo_angle[3]_i_230_n_0\,
      DI(1) => \left_servo_angle[3]_i_231_n_0\,
      DI(0) => \left_servo_angle[3]_i_232_n_0\,
      O(3) => \left_servo_angle_reg[3]_i_148_n_4\,
      O(2) => \left_servo_angle_reg[3]_i_148_n_5\,
      O(1) => \left_servo_angle_reg[3]_i_148_n_6\,
      O(0) => \left_servo_angle_reg[3]_i_148_n_7\,
      S(3) => \left_servo_angle[3]_i_233_n_0\,
      S(2) => \left_servo_angle[3]_i_234_n_0\,
      S(1) => \left_servo_angle[3]_i_235_n_0\,
      S(0) => \left_servo_angle[3]_i_236_n_0\
    );
\left_servo_angle_reg[3]_i_151\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \left_servo_angle_reg[3]_i_151_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_151_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_151_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_151_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_237_n_0\,
      DI(2) => \left_servo_angle[3]_i_238_n_0\,
      DI(1 downto 0) => B"01",
      O(3) => \left_servo_angle_reg[3]_i_151_n_4\,
      O(2) => \left_servo_angle_reg[3]_i_151_n_5\,
      O(1) => \left_servo_angle_reg[3]_i_151_n_6\,
      O(0) => \NLW_left_servo_angle_reg[3]_i_151_O_UNCONNECTED\(0),
      S(3) => \left_servo_angle[3]_i_239_n_0\,
      S(2) => \left_servo_angle[3]_i_240_n_0\,
      S(1) => \left_servo_angle[3]_i_241_n_0\,
      S(0) => \left_servo_angle[3]_i_242_n_0\
    );
\left_servo_angle_reg[3]_i_152\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_214_n_0\,
      CO(3) => \left_servo_angle_reg[3]_i_152_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_152_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_152_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_152_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[7]_i_81_n_0\,
      DI(2) => \left_servo_angle[7]_i_82_n_0\,
      DI(1) => \left_servo_angle[7]_i_83_n_0\,
      DI(0) => \left_servo_angle[7]_i_84_n_0\,
      O(3) => \left_servo_angle_reg[3]_i_152_n_4\,
      O(2) => \left_servo_angle_reg[3]_i_152_n_5\,
      O(1) => \left_servo_angle_reg[3]_i_152_n_6\,
      O(0) => \left_servo_angle_reg[3]_i_152_n_7\,
      S(3) => \left_servo_angle[3]_i_243_n_0\,
      S(2) => \left_servo_angle[3]_i_244_n_0\,
      S(1) => \left_servo_angle[3]_i_245_n_0\,
      S(0) => \left_servo_angle[3]_i_246_n_0\
    );
\left_servo_angle_reg[3]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_33_n_0\,
      CO(3) => \left_servo_angle_reg[3]_i_16_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_16_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_16_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_34_n_0\,
      DI(2) => \left_servo_angle[3]_i_35_n_0\,
      DI(1) => \left_servo_angle[3]_i_36_n_0\,
      DI(0) => \left_servo_angle[3]_i_37_n_0\,
      O(3 downto 0) => \NLW_left_servo_angle_reg[3]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \left_servo_angle[3]_i_38_n_0\,
      S(2) => \left_servo_angle[3]_i_39_n_0\,
      S(1) => \left_servo_angle[3]_i_40_n_0\,
      S(0) => \left_servo_angle[3]_i_41_n_0\
    );
\left_servo_angle_reg[3]_i_187\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \left_servo_angle_reg[3]_i_187_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_187_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_187_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_187_n_3\,
      CYINIT => \left_servo_angle[3]_i_247_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => left_servo_angle3(4 downto 1),
      S(3) => \left_servo_angle[3]_i_248_n_0\,
      S(2) => \left_servo_angle[3]_i_249_n_0\,
      S(1) => \left_servo_angle[3]_i_250_n_0\,
      S(0) => \left_servo_angle[3]_i_251_n_0\
    );
\left_servo_angle_reg[3]_i_189\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_152_n_0\,
      CO(3) => \left_servo_angle_reg[3]_i_189_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_189_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_189_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_189_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[7]_i_49_n_0\,
      DI(2) => \left_servo_angle[7]_i_50_n_0\,
      DI(1) => \left_servo_angle[7]_i_51_n_0\,
      DI(0) => \left_servo_angle[7]_i_52_n_0\,
      O(3) => \left_servo_angle_reg[3]_i_189_n_4\,
      O(2) => \left_servo_angle_reg[3]_i_189_n_5\,
      O(1) => \left_servo_angle_reg[3]_i_189_n_6\,
      O(0) => \left_servo_angle_reg[3]_i_189_n_7\,
      S(3) => \left_servo_angle[3]_i_252_n_0\,
      S(2) => \left_servo_angle[3]_i_253_n_0\,
      S(1) => \left_servo_angle[3]_i_254_n_0\,
      S(0) => \left_servo_angle[3]_i_255_n_0\
    );
\left_servo_angle_reg[3]_i_205\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \left_servo_angle_reg[3]_i_205_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_205_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_205_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_205_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_256_n_0\,
      DI(2) => \left_servo_angle[3]_i_257_n_0\,
      DI(1) => \left_servo_angle[3]_i_258_n_0\,
      DI(0) => \left_servo_angle[3]_i_259_n_0\,
      O(3 downto 0) => \NLW_left_servo_angle_reg[3]_i_205_O_UNCONNECTED\(3 downto 0),
      S(3) => \left_servo_angle[3]_i_260_n_0\,
      S(2) => \left_servo_angle[3]_i_261_n_0\,
      S(1) => \left_servo_angle[3]_i_262_n_0\,
      S(0) => \left_servo_angle[3]_i_263_n_0\
    );
\left_servo_angle_reg[3]_i_214\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_264_n_0\,
      CO(3) => \left_servo_angle_reg[3]_i_214_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_214_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_214_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_214_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_66_n_0\,
      DI(2) => \left_servo_angle[3]_i_67_n_0\,
      DI(1) => \left_servo_angle[3]_i_68_n_0\,
      DI(0) => \left_servo_angle[3]_i_69_n_0\,
      O(3) => \left_servo_angle_reg[3]_i_214_n_4\,
      O(2) => \left_servo_angle_reg[3]_i_214_n_5\,
      O(1) => \left_servo_angle_reg[3]_i_214_n_6\,
      O(0) => \left_servo_angle_reg[3]_i_214_n_7\,
      S(3) => \left_servo_angle[3]_i_266_n_0\,
      S(2) => \left_servo_angle[3]_i_267_n_0\,
      S(1) => \left_servo_angle[3]_i_268_n_0\,
      S(0) => \left_servo_angle[3]_i_269_n_0\
    );
\left_servo_angle_reg[3]_i_215\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \left_servo_angle_reg[3]_i_215_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_215_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_215_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_215_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_270_n_0\,
      DI(2) => \left_servo_angle[3]_i_271_n_0\,
      DI(1) => \left_servo_angle[3]_i_272_n_0\,
      DI(0) => '0',
      O(3) => \left_servo_angle_reg[3]_i_215_n_4\,
      O(2) => \left_servo_angle_reg[3]_i_215_n_5\,
      O(1) => \left_servo_angle_reg[3]_i_215_n_6\,
      O(0) => \left_servo_angle_reg[3]_i_215_n_7\,
      S(3) => \left_servo_angle[3]_i_273_n_0\,
      S(2) => \left_servo_angle[3]_i_274_n_0\,
      S(1) => \left_servo_angle[3]_i_275_n_0\,
      S(0) => \left_servo_angle[3]_i_276_n_0\
    );
\left_servo_angle_reg[3]_i_216\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_265_n_0\,
      CO(3) => \left_servo_angle_reg[3]_i_216_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_216_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_216_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_216_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_277_n_0\,
      DI(2) => \left_servo_angle[3]_i_278_n_0\,
      DI(1) => \left_servo_angle[3]_i_279_n_0\,
      DI(0) => \left_servo_angle[3]_i_280_n_0\,
      O(3) => \left_servo_angle_reg[3]_i_216_n_4\,
      O(2) => \left_servo_angle_reg[3]_i_216_n_5\,
      O(1) => \left_servo_angle_reg[3]_i_216_n_6\,
      O(0) => \left_servo_angle_reg[3]_i_216_n_7\,
      S(3) => \left_servo_angle[3]_i_281_n_0\,
      S(2) => \left_servo_angle[3]_i_282_n_0\,
      S(1) => \left_servo_angle[3]_i_283_n_0\,
      S(0) => \left_servo_angle[3]_i_284_n_0\
    );
\left_servo_angle_reg[3]_i_218\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \left_servo_angle_reg[3]_i_218_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_218_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_218_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_218_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_237_n_0\,
      DI(2) => \left_servo_angle[3]_i_285_n_0\,
      DI(1 downto 0) => B"01",
      O(3 downto 1) => \NLW_left_servo_angle_reg[3]_i_218_O_UNCONNECTED\(3 downto 1),
      O(0) => \left_servo_angle_reg[3]_i_218_n_7\,
      S(3) => \left_servo_angle[3]_i_286_n_0\,
      S(2) => \left_servo_angle[3]_i_287_n_0\,
      S(1) => \left_servo_angle[3]_i_288_n_0\,
      S(0) => \left_servo_angle[3]_i_289_n_0\
    );
\left_servo_angle_reg[3]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_42_n_0\,
      CO(3) => \left_servo_angle_reg[3]_i_25_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_25_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_25_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_50_n_0\,
      DI(2) => \left_servo_angle[3]_i_51_n_0\,
      DI(1) => \left_servo_angle[3]_i_52_n_0\,
      DI(0) => \left_servo_angle[3]_i_53_n_0\,
      O(3) => \left_servo_angle_reg[3]_i_25_n_4\,
      O(2) => \left_servo_angle_reg[3]_i_25_n_5\,
      O(1) => \left_servo_angle_reg[3]_i_25_n_6\,
      O(0) => \left_servo_angle_reg[3]_i_25_n_7\,
      S(3) => \left_servo_angle[3]_i_54_n_0\,
      S(2) => \left_servo_angle[3]_i_55_n_0\,
      S(1) => \left_servo_angle[3]_i_56_n_0\,
      S(0) => \left_servo_angle[3]_i_57_n_0\
    );
\left_servo_angle_reg[3]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_43_n_0\,
      CO(3) => \left_servo_angle_reg[3]_i_26_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_26_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_26_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_26_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_58_n_0\,
      DI(2) => \left_servo_angle[3]_i_59_n_0\,
      DI(1) => \left_servo_angle[3]_i_60_n_0\,
      DI(0) => \left_servo_angle[3]_i_61_n_0\,
      O(3) => \left_servo_angle_reg[3]_i_26_n_4\,
      O(2) => \left_servo_angle_reg[3]_i_26_n_5\,
      O(1) => \left_servo_angle_reg[3]_i_26_n_6\,
      O(0) => \left_servo_angle_reg[3]_i_26_n_7\,
      S(3) => \left_servo_angle[3]_i_62_n_0\,
      S(2) => \left_servo_angle[3]_i_63_n_0\,
      S(1) => \left_servo_angle[3]_i_64_n_0\,
      S(0) => \left_servo_angle[3]_i_65_n_0\
    );
\left_servo_angle_reg[3]_i_264\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_291_n_0\,
      CO(3) => \left_servo_angle_reg[3]_i_264_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_264_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_264_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_264_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_115_n_0\,
      DI(2) => \left_servo_angle[3]_i_116_n_0\,
      DI(1) => \left_servo_angle[3]_i_117_n_0\,
      DI(0) => \left_servo_angle[3]_i_118_n_0\,
      O(3) => \left_servo_angle_reg[3]_i_264_n_4\,
      O(2) => \left_servo_angle_reg[3]_i_264_n_5\,
      O(1) => \left_servo_angle_reg[3]_i_264_n_6\,
      O(0) => \left_servo_angle_reg[3]_i_264_n_7\,
      S(3) => \left_servo_angle[3]_i_292_n_0\,
      S(2) => \left_servo_angle[3]_i_293_n_0\,
      S(1) => \left_servo_angle[3]_i_294_n_0\,
      S(0) => \left_servo_angle[3]_i_295_n_0\
    );
\left_servo_angle_reg[3]_i_265\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_290_n_0\,
      CO(3) => \left_servo_angle_reg[3]_i_265_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_265_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_265_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_265_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_296_n_0\,
      DI(2) => \left_servo_angle[3]_i_297_n_0\,
      DI(1) => \left_servo_angle[3]_i_298_n_0\,
      DI(0) => \left_servo_angle[3]_i_299_n_0\,
      O(3) => \left_servo_angle_reg[3]_i_265_n_4\,
      O(2) => \left_servo_angle_reg[3]_i_265_n_5\,
      O(1) => \left_servo_angle_reg[3]_i_265_n_6\,
      O(0) => \left_servo_angle_reg[3]_i_265_n_7\,
      S(3) => \left_servo_angle[3]_i_300_n_0\,
      S(2) => \left_servo_angle[3]_i_301_n_0\,
      S(1) => \left_servo_angle[3]_i_302_n_0\,
      S(0) => \left_servo_angle[3]_i_303_n_0\
    );
\left_servo_angle_reg[3]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_46_n_0\,
      CO(3) => \left_servo_angle_reg[3]_i_29_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_29_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_29_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_66_n_0\,
      DI(2) => \left_servo_angle[3]_i_67_n_0\,
      DI(1) => \left_servo_angle[3]_i_68_n_0\,
      DI(0) => \left_servo_angle[3]_i_69_n_0\,
      O(3) => \left_servo_angle_reg[3]_i_29_n_4\,
      O(2) => \left_servo_angle_reg[3]_i_29_n_5\,
      O(1) => \left_servo_angle_reg[3]_i_29_n_6\,
      O(0) => \left_servo_angle_reg[3]_i_29_n_7\,
      S(3) => \left_servo_angle[3]_i_70_n_0\,
      S(2) => \left_servo_angle[3]_i_71_n_0\,
      S(1) => \left_servo_angle[3]_i_72_n_0\,
      S(0) => \left_servo_angle[3]_i_73_n_0\
    );
\left_servo_angle_reg[3]_i_290\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \left_servo_angle_reg[3]_i_290_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_290_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_290_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_290_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_304_n_0\,
      DI(2 downto 0) => B"001",
      O(3) => \left_servo_angle_reg[3]_i_290_n_4\,
      O(2) => \left_servo_angle_reg[3]_i_290_n_5\,
      O(1) => \left_servo_angle_reg[3]_i_290_n_6\,
      O(0) => \NLW_left_servo_angle_reg[3]_i_290_O_UNCONNECTED\(0),
      S(3) => \left_servo_angle[3]_i_305_n_0\,
      S(2) => \left_servo_angle[3]_i_306_n_0\,
      S(1) => \left_servo_angle[3]_i_307_n_0\,
      S(0) => \left_servo_angle[3]_i_308_n_0\
    );
\left_servo_angle_reg[3]_i_291\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_218_n_0\,
      CO(3) => \left_servo_angle_reg[3]_i_291_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_291_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_291_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_291_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_171_n_0\,
      DI(2) => \left_servo_angle[3]_i_172_n_0\,
      DI(1) => \left_servo_angle[3]_i_173_n_0\,
      DI(0) => \left_servo_angle[3]_i_174_n_0\,
      O(3) => \left_servo_angle_reg[3]_i_291_n_4\,
      O(2) => \left_servo_angle_reg[3]_i_291_n_5\,
      O(1) => \left_servo_angle_reg[3]_i_291_n_6\,
      O(0) => \NLW_left_servo_angle_reg[3]_i_291_O_UNCONNECTED\(0),
      S(3) => \left_servo_angle[3]_i_309_n_0\,
      S(2) => \left_servo_angle[3]_i_310_n_0\,
      S(1) => \left_servo_angle[3]_i_311_n_0\,
      S(0) => \left_servo_angle[3]_i_312_n_0\
    );
\left_servo_angle_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_6_n_0\,
      CO(3) => \left_servo_angle_reg[3]_i_3_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_3_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_3_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_7_n_0\,
      DI(2) => \left_servo_angle[3]_i_8_n_0\,
      DI(1) => \left_servo_angle[3]_i_9_n_0\,
      DI(0) => \left_servo_angle[3]_i_10_n_0\,
      O(3) => \left_servo_angle_reg[3]_i_3_n_4\,
      O(2) => \left_servo_angle_reg[3]_i_3_n_5\,
      O(1) => \left_servo_angle_reg[3]_i_3_n_6\,
      O(0) => \left_servo_angle_reg[3]_i_3_n_7\,
      S(3) => \left_servo_angle[3]_i_11_n_0\,
      S(2) => \left_servo_angle[3]_i_12_n_0\,
      S(1) => \left_servo_angle[3]_i_13_n_0\,
      S(0) => \left_servo_angle[3]_i_14_n_0\
    );
\left_servo_angle_reg[3]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_47_n_0\,
      CO(3) => \left_servo_angle_reg[3]_i_30_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_30_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_30_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_74_n_0\,
      DI(2) => \left_servo_angle[3]_i_75_n_0\,
      DI(1) => \left_servo_angle[3]_i_76_n_0\,
      DI(0) => \left_servo_angle[3]_i_77_n_0\,
      O(3) => \left_servo_angle_reg[3]_i_30_n_4\,
      O(2) => \left_servo_angle_reg[3]_i_30_n_5\,
      O(1) => \left_servo_angle_reg[3]_i_30_n_6\,
      O(0) => \left_servo_angle_reg[3]_i_30_n_7\,
      S(3) => \left_servo_angle[3]_i_78_n_0\,
      S(2) => \left_servo_angle[3]_i_79_n_0\,
      S(1) => \left_servo_angle[3]_i_80_n_0\,
      S(0) => \left_servo_angle[3]_i_81_n_0\
    );
\left_servo_angle_reg[3]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_82_n_0\,
      CO(3) => \left_servo_angle_reg[3]_i_33_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_33_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_33_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_83_n_0\,
      DI(2) => \left_servo_angle[3]_i_84_n_0\,
      DI(1) => \left_servo_angle[3]_i_85_n_0\,
      DI(0) => \left_servo_angle[3]_i_86_n_0\,
      O(3 downto 0) => \NLW_left_servo_angle_reg[3]_i_33_O_UNCONNECTED\(3 downto 0),
      S(3) => \left_servo_angle[3]_i_87_n_0\,
      S(2) => \left_servo_angle[3]_i_88_n_0\,
      S(1) => \left_servo_angle[3]_i_89_n_0\,
      S(0) => \left_servo_angle[3]_i_90_n_0\
    );
\left_servo_angle_reg[3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \left_servo_angle_reg[3]_i_4_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_4_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_4_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \left_servo_angle_reg[3]_i_4_n_4\,
      O(2) => \left_servo_angle_reg[3]_i_4_n_5\,
      O(1) => \left_servo_angle_reg[3]_i_4_n_6\,
      O(0) => \left_servo_angle_reg[3]_i_4_n_7\,
      S(3) => \left_servo_angle_reg[3]_i_3_n_4\,
      S(2) => \left_servo_angle_reg[3]_i_3_n_5\,
      S(1) => \left_servo_angle_reg[3]_i_3_n_6\,
      S(0) => \left_servo_angle[3]_i_15_n_0\
    );
\left_servo_angle_reg[3]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_91_n_0\,
      CO(3) => \left_servo_angle_reg[3]_i_42_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_42_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_42_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_42_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_99_n_0\,
      DI(2) => \left_servo_angle[3]_i_100_n_0\,
      DI(1) => \left_servo_angle[3]_i_101_n_0\,
      DI(0) => \left_servo_angle[3]_i_102_n_0\,
      O(3) => \left_servo_angle_reg[3]_i_42_n_4\,
      O(2) => \left_servo_angle_reg[3]_i_42_n_5\,
      O(1) => \left_servo_angle_reg[3]_i_42_n_6\,
      O(0) => \left_servo_angle_reg[3]_i_42_n_7\,
      S(3) => \left_servo_angle[3]_i_103_n_0\,
      S(2) => \left_servo_angle[3]_i_104_n_0\,
      S(1) => \left_servo_angle[3]_i_105_n_0\,
      S(0) => \left_servo_angle[3]_i_106_n_0\
    );
\left_servo_angle_reg[3]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_92_n_0\,
      CO(3) => \left_servo_angle_reg[3]_i_43_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_43_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_43_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_43_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_107_n_0\,
      DI(2) => \left_servo_angle[3]_i_108_n_0\,
      DI(1) => \left_servo_angle[3]_i_109_n_0\,
      DI(0) => \left_servo_angle[3]_i_110_n_0\,
      O(3) => \left_servo_angle_reg[3]_i_43_n_4\,
      O(2) => \left_servo_angle_reg[3]_i_43_n_5\,
      O(1) => \left_servo_angle_reg[3]_i_43_n_6\,
      O(0) => \left_servo_angle_reg[3]_i_43_n_7\,
      S(3) => \left_servo_angle[3]_i_111_n_0\,
      S(2) => \left_servo_angle[3]_i_112_n_0\,
      S(1) => \left_servo_angle[3]_i_113_n_0\,
      S(0) => \left_servo_angle[3]_i_114_n_0\
    );
\left_servo_angle_reg[3]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_95_n_0\,
      CO(3) => \left_servo_angle_reg[3]_i_46_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_46_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_46_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_46_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_115_n_0\,
      DI(2) => \left_servo_angle[3]_i_116_n_0\,
      DI(1) => \left_servo_angle[3]_i_117_n_0\,
      DI(0) => \left_servo_angle[3]_i_118_n_0\,
      O(3) => \left_servo_angle_reg[3]_i_46_n_4\,
      O(2) => \left_servo_angle_reg[3]_i_46_n_5\,
      O(1) => \left_servo_angle_reg[3]_i_46_n_6\,
      O(0) => \left_servo_angle_reg[3]_i_46_n_7\,
      S(3) => \left_servo_angle[3]_i_119_n_0\,
      S(2) => \left_servo_angle[3]_i_120_n_0\,
      S(1) => \left_servo_angle[3]_i_121_n_0\,
      S(0) => \left_servo_angle[3]_i_122_n_0\
    );
\left_servo_angle_reg[3]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_96_n_0\,
      CO(3) => \left_servo_angle_reg[3]_i_47_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_47_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_47_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_123_n_0\,
      DI(2) => \left_servo_angle[3]_i_124_n_0\,
      DI(1) => \left_servo_angle[3]_i_125_n_0\,
      DI(0) => \left_servo_angle[3]_i_126_n_0\,
      O(3) => \left_servo_angle_reg[3]_i_47_n_4\,
      O(2) => \left_servo_angle_reg[3]_i_47_n_5\,
      O(1) => \left_servo_angle_reg[3]_i_47_n_6\,
      O(0) => \left_servo_angle_reg[3]_i_47_n_7\,
      S(3) => \left_servo_angle[3]_i_127_n_0\,
      S(2) => \left_servo_angle[3]_i_128_n_0\,
      S(1) => \left_servo_angle[3]_i_129_n_0\,
      S(0) => \left_servo_angle[3]_i_130_n_0\
    );
\left_servo_angle_reg[3]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_16_n_0\,
      CO(3) => \left_servo_angle_reg[3]_i_6_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_6_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_6_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_17_n_0\,
      DI(2) => \left_servo_angle[3]_i_18_n_0\,
      DI(1) => \left_servo_angle[3]_i_19_n_0\,
      DI(0) => \left_servo_angle[3]_i_20_n_0\,
      O(3 downto 0) => \NLW_left_servo_angle_reg[3]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \left_servo_angle[3]_i_21_n_0\,
      S(2) => \left_servo_angle[3]_i_22_n_0\,
      S(1) => \left_servo_angle[3]_i_23_n_0\,
      S(0) => \left_servo_angle[3]_i_24_n_0\
    );
\left_servo_angle_reg[3]_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_138_n_0\,
      CO(3) => \left_servo_angle_reg[3]_i_82_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_82_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_82_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_82_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_139_n_0\,
      DI(2) => \left_servo_angle[3]_i_140_n_0\,
      DI(1) => \left_servo_angle[3]_i_141_n_0\,
      DI(0) => \left_servo_angle[3]_i_142_n_0\,
      O(3 downto 0) => \NLW_left_servo_angle_reg[3]_i_82_O_UNCONNECTED\(3 downto 0),
      S(3) => \left_servo_angle[3]_i_143_n_0\,
      S(2) => \left_servo_angle[3]_i_144_n_0\,
      S(1) => \left_servo_angle[3]_i_145_n_0\,
      S(0) => \left_servo_angle[3]_i_146_n_0\
    );
\left_servo_angle_reg[3]_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_147_n_0\,
      CO(3) => \left_servo_angle_reg[3]_i_91_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_91_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_91_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_91_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_155_n_0\,
      DI(2) => \left_servo_angle[3]_i_156_n_0\,
      DI(1) => \left_servo_angle[3]_i_157_n_0\,
      DI(0) => \left_servo_angle[3]_i_158_n_0\,
      O(3) => \left_servo_angle_reg[3]_i_91_n_4\,
      O(2) => \left_servo_angle_reg[3]_i_91_n_5\,
      O(1) => \left_servo_angle_reg[3]_i_91_n_6\,
      O(0) => \left_servo_angle_reg[3]_i_91_n_7\,
      S(3) => \left_servo_angle[3]_i_159_n_0\,
      S(2) => \left_servo_angle[3]_i_160_n_0\,
      S(1) => \left_servo_angle[3]_i_161_n_0\,
      S(0) => \left_servo_angle[3]_i_162_n_0\
    );
\left_servo_angle_reg[3]_i_92\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_148_n_0\,
      CO(3) => \left_servo_angle_reg[3]_i_92_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_92_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_92_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_92_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_163_n_0\,
      DI(2) => \left_servo_angle[3]_i_164_n_0\,
      DI(1) => \left_servo_angle[3]_i_165_n_0\,
      DI(0) => \left_servo_angle[3]_i_166_n_0\,
      O(3) => \left_servo_angle_reg[3]_i_92_n_4\,
      O(2) => \left_servo_angle_reg[3]_i_92_n_5\,
      O(1) => \left_servo_angle_reg[3]_i_92_n_6\,
      O(0) => \left_servo_angle_reg[3]_i_92_n_7\,
      S(3) => \left_servo_angle[3]_i_167_n_0\,
      S(2) => \left_servo_angle[3]_i_168_n_0\,
      S(1) => \left_servo_angle[3]_i_169_n_0\,
      S(0) => \left_servo_angle[3]_i_170_n_0\
    );
\left_servo_angle_reg[3]_i_95\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_151_n_0\,
      CO(3) => \left_servo_angle_reg[3]_i_95_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_95_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_95_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_95_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_171_n_0\,
      DI(2) => \left_servo_angle[3]_i_172_n_0\,
      DI(1) => \left_servo_angle[3]_i_173_n_0\,
      DI(0) => \left_servo_angle[3]_i_174_n_0\,
      O(3) => \left_servo_angle_reg[3]_i_95_n_4\,
      O(2) => \left_servo_angle_reg[3]_i_95_n_5\,
      O(1) => \left_servo_angle_reg[3]_i_95_n_6\,
      O(0) => \left_servo_angle_reg[3]_i_95_n_7\,
      S(3) => \left_servo_angle[3]_i_175_n_0\,
      S(2) => \left_servo_angle[3]_i_176_n_0\,
      S(1) => \left_servo_angle[3]_i_177_n_0\,
      S(0) => \left_servo_angle[3]_i_178_n_0\
    );
\left_servo_angle_reg[3]_i_96\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \left_servo_angle_reg[3]_i_96_n_0\,
      CO(2) => \left_servo_angle_reg[3]_i_96_n_1\,
      CO(1) => \left_servo_angle_reg[3]_i_96_n_2\,
      CO(0) => \left_servo_angle_reg[3]_i_96_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[3]_i_179_n_0\,
      DI(2) => \left_servo_angle[3]_i_180_n_0\,
      DI(1) => \left_servo_angle[3]_i_181_n_0\,
      DI(0) => '0',
      O(3) => \left_servo_angle_reg[3]_i_96_n_4\,
      O(2) => \left_servo_angle_reg[3]_i_96_n_5\,
      O(1) => \left_servo_angle_reg[3]_i_96_n_6\,
      O(0) => \left_servo_angle_reg[3]_i_96_n_7\,
      S(3) => \left_servo_angle[3]_i_182_n_0\,
      S(2) => \left_servo_angle[3]_i_183_n_0\,
      S(1) => \left_servo_angle[3]_i_184_n_0\,
      S(0) => \left_servo_angle[3]_i_185_n_0\
    );
\left_servo_angle_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clkSignal,
      CE => '1',
      CLR => Q(0),
      D => \left_servo_angle[4]_i_1_n_0\,
      Q => \axi_rdata_reg[7]\(4)
    );
\left_servo_angle_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clkSignal,
      CE => '1',
      CLR => Q(0),
      D => \left_servo_angle[5]_i_1_n_0\,
      Q => \axi_rdata_reg[7]\(5)
    );
\left_servo_angle_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clkSignal,
      CE => '1',
      CLR => Q(0),
      D => \left_servo_angle[6]_i_1_n_0\,
      Q => \axi_rdata_reg[7]\(6)
    );
\left_servo_angle_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clkSignal,
      CE => '1',
      CLR => Q(0),
      D => \left_servo_angle[7]_i_1_n_0\,
      Q => \axi_rdata_reg[7]\(7)
    );
\left_servo_angle_reg[7]_i_109\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[7]_i_120_n_0\,
      CO(3) => \left_servo_angle_reg[7]_i_109_n_0\,
      CO(2) => \left_servo_angle_reg[7]_i_109_n_1\,
      CO(1) => \left_servo_angle_reg[7]_i_109_n_2\,
      CO(0) => \left_servo_angle_reg[7]_i_109_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => left_servo_angle3(24 downto 21),
      S(3) => \left_servo_angle[7]_i_140_n_0\,
      S(2) => \left_servo_angle[7]_i_141_n_0\,
      S(1) => \left_servo_angle[7]_i_142_n_0\,
      S(0) => \left_servo_angle[7]_i_143_n_0\
    );
\left_servo_angle_reg[7]_i_114\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[7]_i_130_n_0\,
      CO(3) => \left_servo_angle_reg[7]_i_114_n_0\,
      CO(2) => \left_servo_angle_reg[7]_i_114_n_1\,
      CO(1) => \left_servo_angle_reg[7]_i_114_n_2\,
      CO(0) => \left_servo_angle_reg[7]_i_114_n_3\,
      CYINIT => '0',
      DI(3) => count_left_val_reg(18),
      DI(2) => '0',
      DI(1 downto 0) => count_left_val_reg(16 downto 15),
      O(3) => \left_servo_angle_reg[7]_i_114_n_4\,
      O(2) => \left_servo_angle_reg[7]_i_114_n_5\,
      O(1) => \left_servo_angle_reg[7]_i_114_n_6\,
      O(0) => \left_servo_angle_reg[7]_i_114_n_7\,
      S(3) => \left_servo_angle[7]_i_144_n_0\,
      S(2) => count_left_val_reg(17),
      S(1) => \left_servo_angle[7]_i_145_n_0\,
      S(0) => \left_servo_angle[7]_i_146_n_0\
    );
\left_servo_angle_reg[7]_i_120\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[7]_i_129_n_0\,
      CO(3) => \left_servo_angle_reg[7]_i_120_n_0\,
      CO(2) => \left_servo_angle_reg[7]_i_120_n_1\,
      CO(1) => \left_servo_angle_reg[7]_i_120_n_2\,
      CO(0) => \left_servo_angle_reg[7]_i_120_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => left_servo_angle3(20 downto 17),
      S(3) => \left_servo_angle[7]_i_147_n_0\,
      S(2) => \left_servo_angle[7]_i_148_n_0\,
      S(1) => \left_servo_angle[7]_i_149_n_0\,
      S(0) => \left_servo_angle[7]_i_150_n_0\
    );
\left_servo_angle_reg[7]_i_128\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[7]_i_136_n_0\,
      CO(3) => \left_servo_angle_reg[7]_i_128_n_0\,
      CO(2) => \NLW_left_servo_angle_reg[7]_i_128_CO_UNCONNECTED\(2),
      CO(1) => \left_servo_angle_reg[7]_i_128_n_2\,
      CO(0) => \left_servo_angle_reg[7]_i_128_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \left_servo_angle[7]_i_151_n_0\,
      DI(1) => \left_servo_angle[0]_i_107_n_0\,
      DI(0) => \left_servo_angle[0]_i_108_n_0\,
      O(3) => \NLW_left_servo_angle_reg[7]_i_128_O_UNCONNECTED\(3),
      O(2) => \left_servo_angle_reg[7]_i_128_n_5\,
      O(1) => \left_servo_angle_reg[7]_i_128_n_6\,
      O(0) => \left_servo_angle_reg[7]_i_128_n_7\,
      S(3) => '1',
      S(2) => \left_servo_angle[7]_i_152_n_0\,
      S(1) => \left_servo_angle[7]_i_153_n_0\,
      S(0) => \left_servo_angle[7]_i_154_n_0\
    );
\left_servo_angle_reg[7]_i_129\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[7]_i_135_n_0\,
      CO(3) => \left_servo_angle_reg[7]_i_129_n_0\,
      CO(2) => \left_servo_angle_reg[7]_i_129_n_1\,
      CO(1) => \left_servo_angle_reg[7]_i_129_n_2\,
      CO(0) => \left_servo_angle_reg[7]_i_129_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => left_servo_angle3(16 downto 13),
      S(3) => \left_servo_angle[7]_i_155_n_0\,
      S(2) => \left_servo_angle[7]_i_156_n_0\,
      S(1) => \left_servo_angle[7]_i_157_n_0\,
      S(0) => \left_servo_angle[7]_i_158_n_0\
    );
\left_servo_angle_reg[7]_i_130\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[7]_i_137_n_0\,
      CO(3) => \left_servo_angle_reg[7]_i_130_n_0\,
      CO(2) => \left_servo_angle_reg[7]_i_130_n_1\,
      CO(1) => \left_servo_angle_reg[7]_i_130_n_2\,
      CO(0) => \left_servo_angle_reg[7]_i_130_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => count_left_val_reg(13 downto 12),
      DI(0) => '0',
      O(3) => \left_servo_angle_reg[7]_i_130_n_4\,
      O(2) => \left_servo_angle_reg[7]_i_130_n_5\,
      O(1) => \left_servo_angle_reg[7]_i_130_n_6\,
      O(0) => \left_servo_angle_reg[7]_i_130_n_7\,
      S(3) => count_left_val_reg(14),
      S(2) => \left_servo_angle[7]_i_159_n_0\,
      S(1) => \left_servo_angle[7]_i_160_n_0\,
      S(0) => count_left_val_reg(11)
    );
\left_servo_angle_reg[7]_i_135\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_133_n_0\,
      CO(3) => \left_servo_angle_reg[7]_i_135_n_0\,
      CO(2) => \left_servo_angle_reg[7]_i_135_n_1\,
      CO(1) => \left_servo_angle_reg[7]_i_135_n_2\,
      CO(0) => \left_servo_angle_reg[7]_i_135_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => left_servo_angle3(12 downto 9),
      S(3) => \left_servo_angle[7]_i_161_n_0\,
      S(2) => \left_servo_angle[7]_i_162_n_0\,
      S(1) => \left_servo_angle[7]_i_163_n_0\,
      S(0) => \left_servo_angle[7]_i_164_n_0\
    );
\left_servo_angle_reg[7]_i_136\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_134_n_0\,
      CO(3) => \left_servo_angle_reg[7]_i_136_n_0\,
      CO(2) => \left_servo_angle_reg[7]_i_136_n_1\,
      CO(1) => \left_servo_angle_reg[7]_i_136_n_2\,
      CO(0) => \left_servo_angle_reg[7]_i_136_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[0]_i_146_n_0\,
      DI(2) => \left_servo_angle[0]_i_147_n_0\,
      DI(1) => \left_servo_angle[0]_i_148_n_0\,
      DI(0) => \left_servo_angle[0]_i_149_n_0\,
      O(3) => \left_servo_angle_reg[7]_i_136_n_4\,
      O(2) => \left_servo_angle_reg[7]_i_136_n_5\,
      O(1) => \left_servo_angle_reg[7]_i_136_n_6\,
      O(0) => \left_servo_angle_reg[7]_i_136_n_7\,
      S(3) => \left_servo_angle[7]_i_165_n_0\,
      S(2) => \left_servo_angle[7]_i_166_n_0\,
      S(1) => \left_servo_angle[7]_i_167_n_0\,
      S(0) => \left_servo_angle[7]_i_168_n_0\
    );
\left_servo_angle_reg[7]_i_137\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_135_n_0\,
      CO(3) => \left_servo_angle_reg[7]_i_137_n_0\,
      CO(2) => \left_servo_angle_reg[7]_i_137_n_1\,
      CO(1) => \left_servo_angle_reg[7]_i_137_n_2\,
      CO(0) => \left_servo_angle_reg[7]_i_137_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => count_left_val_reg(10 downto 9),
      DI(1 downto 0) => B"00",
      O(3) => \left_servo_angle_reg[7]_i_137_n_4\,
      O(2) => \left_servo_angle_reg[7]_i_137_n_5\,
      O(1) => \left_servo_angle_reg[7]_i_137_n_6\,
      O(0) => \left_servo_angle_reg[7]_i_137_n_7\,
      S(3) => \left_servo_angle[7]_i_169_n_0\,
      S(2) => \left_servo_angle[7]_i_170_n_0\,
      S(1 downto 0) => count_left_val_reg(8 downto 7)
    );
\left_servo_angle_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[7]_i_8_n_0\,
      CO(3 downto 0) => \NLW_left_servo_angle_reg[7]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_left_servo_angle_reg[7]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \left_servo_angle_reg[7]_i_2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \left_servo_angle[7]_i_9_n_0\
    );
\left_servo_angle_reg[7]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[7]_i_41_n_0\,
      CO(3 downto 1) => \NLW_left_servo_angle_reg[7]_i_22_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \left_servo_angle_reg[7]_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_left_servo_angle_reg[7]_i_22_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => left_servo_angle3(30 downto 29),
      S(3 downto 2) => B"00",
      S(1) => \left_servo_angle[7]_i_42_n_0\,
      S(0) => \left_servo_angle[7]_i_43_n_0\
    );
\left_servo_angle_reg[7]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[7]_i_44_n_0\,
      CO(3) => \left_servo_angle_reg[7]_i_23_n_0\,
      CO(2) => \left_servo_angle_reg[7]_i_23_n_1\,
      CO(1) => \left_servo_angle_reg[7]_i_23_n_2\,
      CO(0) => \left_servo_angle_reg[7]_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => count_left_val_reg(26 downto 23),
      O(3) => \left_servo_angle_reg[7]_i_23_n_4\,
      O(2) => \left_servo_angle_reg[7]_i_23_n_5\,
      O(1) => \left_servo_angle_reg[7]_i_23_n_6\,
      O(0) => \left_servo_angle_reg[7]_i_23_n_7\,
      S(3) => \left_servo_angle[7]_i_45_n_0\,
      S(2) => \left_servo_angle[7]_i_46_n_0\,
      S(1) => \left_servo_angle[7]_i_47_n_0\,
      S(0) => \left_servo_angle[7]_i_48_n_0\
    );
\left_servo_angle_reg[7]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[7]_i_34_n_0\,
      CO(3) => \left_servo_angle_reg[7]_i_28_n_0\,
      CO(2) => \left_servo_angle_reg[7]_i_28_n_1\,
      CO(1) => \left_servo_angle_reg[7]_i_28_n_2\,
      CO(0) => \left_servo_angle_reg[7]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[7]_i_49_n_0\,
      DI(2) => \left_servo_angle[7]_i_50_n_0\,
      DI(1) => \left_servo_angle[7]_i_51_n_0\,
      DI(0) => \left_servo_angle[7]_i_52_n_0\,
      O(3) => \left_servo_angle_reg[7]_i_28_n_4\,
      O(2) => \left_servo_angle_reg[7]_i_28_n_5\,
      O(1) => \left_servo_angle_reg[7]_i_28_n_6\,
      O(0) => \left_servo_angle_reg[7]_i_28_n_7\,
      S(3) => \left_servo_angle[7]_i_53_n_0\,
      S(2) => \left_servo_angle[7]_i_54_n_0\,
      S(1) => \left_servo_angle[7]_i_55_n_0\,
      S(0) => \left_servo_angle[7]_i_56_n_0\
    );
\left_servo_angle_reg[7]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[7]_i_35_n_0\,
      CO(3) => \left_servo_angle_reg[7]_i_29_n_0\,
      CO(2) => \left_servo_angle_reg[7]_i_29_n_1\,
      CO(1) => \left_servo_angle_reg[7]_i_29_n_2\,
      CO(0) => \left_servo_angle_reg[7]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[7]_i_57_n_0\,
      DI(2) => \left_servo_angle[7]_i_58_n_0\,
      DI(1) => \left_servo_angle[7]_i_59_n_0\,
      DI(0) => \left_servo_angle[7]_i_60_n_0\,
      O(3) => \left_servo_angle_reg[7]_i_29_n_4\,
      O(2) => \left_servo_angle_reg[7]_i_29_n_5\,
      O(1) => \left_servo_angle_reg[7]_i_29_n_6\,
      O(0) => \left_servo_angle_reg[7]_i_29_n_7\,
      S(3) => \left_servo_angle[7]_i_61_n_0\,
      S(2) => \left_servo_angle[7]_i_62_n_0\,
      S(1) => \left_servo_angle[7]_i_63_n_0\,
      S(0) => \left_servo_angle[7]_i_64_n_0\
    );
\left_servo_angle_reg[7]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_25_n_0\,
      CO(3) => \left_servo_angle_reg[7]_i_30_n_0\,
      CO(2) => \left_servo_angle_reg[7]_i_30_n_1\,
      CO(1) => \left_servo_angle_reg[7]_i_30_n_2\,
      CO(0) => \left_servo_angle_reg[7]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[7]_i_65_n_0\,
      DI(2) => \left_servo_angle[7]_i_66_n_0\,
      DI(1) => \left_servo_angle[7]_i_67_n_0\,
      DI(0) => \left_servo_angle[7]_i_68_n_0\,
      O(3) => \left_servo_angle_reg[7]_i_30_n_4\,
      O(2) => \left_servo_angle_reg[7]_i_30_n_5\,
      O(1) => \left_servo_angle_reg[7]_i_30_n_6\,
      O(0) => \left_servo_angle_reg[7]_i_30_n_7\,
      S(3) => \left_servo_angle[7]_i_69_n_0\,
      S(2) => \left_servo_angle[7]_i_70_n_0\,
      S(1) => \left_servo_angle[7]_i_71_n_0\,
      S(0) => \left_servo_angle[7]_i_72_n_0\
    );
\left_servo_angle_reg[7]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_26_n_0\,
      CO(3) => \left_servo_angle_reg[7]_i_31_n_0\,
      CO(2) => \left_servo_angle_reg[7]_i_31_n_1\,
      CO(1) => \left_servo_angle_reg[7]_i_31_n_2\,
      CO(0) => \left_servo_angle_reg[7]_i_31_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[7]_i_73_n_0\,
      DI(2) => \left_servo_angle[7]_i_74_n_0\,
      DI(1) => \left_servo_angle[7]_i_75_n_0\,
      DI(0) => \left_servo_angle[7]_i_76_n_0\,
      O(3) => \left_servo_angle_reg[7]_i_31_n_4\,
      O(2) => \left_servo_angle_reg[7]_i_31_n_5\,
      O(1) => \left_servo_angle_reg[7]_i_31_n_6\,
      O(0) => \left_servo_angle_reg[7]_i_31_n_7\,
      S(3) => \left_servo_angle[7]_i_77_n_0\,
      S(2) => \left_servo_angle[7]_i_78_n_0\,
      S(1) => \left_servo_angle[7]_i_79_n_0\,
      S(0) => \left_servo_angle[7]_i_80_n_0\
    );
\left_servo_angle_reg[7]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_29_n_0\,
      CO(3) => \left_servo_angle_reg[7]_i_34_n_0\,
      CO(2) => \left_servo_angle_reg[7]_i_34_n_1\,
      CO(1) => \left_servo_angle_reg[7]_i_34_n_2\,
      CO(0) => \left_servo_angle_reg[7]_i_34_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[7]_i_81_n_0\,
      DI(2) => \left_servo_angle[7]_i_82_n_0\,
      DI(1) => \left_servo_angle[7]_i_83_n_0\,
      DI(0) => \left_servo_angle[7]_i_84_n_0\,
      O(3) => \left_servo_angle_reg[7]_i_34_n_4\,
      O(2) => \left_servo_angle_reg[7]_i_34_n_5\,
      O(1) => \left_servo_angle_reg[7]_i_34_n_6\,
      O(0) => \left_servo_angle_reg[7]_i_34_n_7\,
      S(3) => \left_servo_angle[7]_i_85_n_0\,
      S(2) => \left_servo_angle[7]_i_86_n_0\,
      S(1) => \left_servo_angle[7]_i_87_n_0\,
      S(0) => \left_servo_angle[7]_i_88_n_0\
    );
\left_servo_angle_reg[7]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_30_n_0\,
      CO(3) => \left_servo_angle_reg[7]_i_35_n_0\,
      CO(2) => \left_servo_angle_reg[7]_i_35_n_1\,
      CO(1) => \left_servo_angle_reg[7]_i_35_n_2\,
      CO(0) => \left_servo_angle_reg[7]_i_35_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[7]_i_89_n_0\,
      DI(2) => \left_servo_angle[7]_i_90_n_0\,
      DI(1) => \left_servo_angle[7]_i_91_n_0\,
      DI(0) => \left_servo_angle[7]_i_92_n_0\,
      O(3) => \left_servo_angle_reg[7]_i_35_n_4\,
      O(2) => \left_servo_angle_reg[7]_i_35_n_5\,
      O(1) => \left_servo_angle_reg[7]_i_35_n_6\,
      O(0) => \left_servo_angle_reg[7]_i_35_n_7\,
      S(3) => \left_servo_angle[7]_i_93_n_0\,
      S(2) => \left_servo_angle[7]_i_94_n_0\,
      S(1) => \left_servo_angle[7]_i_95_n_0\,
      S(0) => \left_servo_angle[7]_i_96_n_0\
    );
\left_servo_angle_reg[7]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[7]_i_31_n_0\,
      CO(3) => \NLW_left_servo_angle_reg[7]_i_39_CO_UNCONNECTED\(3),
      CO(2) => \left_servo_angle_reg[7]_i_39_n_1\,
      CO(1) => \NLW_left_servo_angle_reg[7]_i_39_CO_UNCONNECTED\(1),
      CO(0) => \left_servo_angle_reg[7]_i_39_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \left_servo_angle[7]_i_97_n_0\,
      DI(0) => \left_servo_angle[7]_i_98_n_0\,
      O(3 downto 2) => \NLW_left_servo_angle_reg[7]_i_39_O_UNCONNECTED\(3 downto 2),
      O(1) => \left_servo_angle_reg[7]_i_39_n_6\,
      O(0) => \left_servo_angle_reg[7]_i_39_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \left_servo_angle[7]_i_99_n_0\,
      S(0) => \left_servo_angle[7]_i_100_n_0\
    );
\left_servo_angle_reg[7]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[7]_i_30_n_0\,
      CO(3) => \left_servo_angle_reg[7]_i_40_n_0\,
      CO(2) => \left_servo_angle_reg[7]_i_40_n_1\,
      CO(1) => \left_servo_angle_reg[7]_i_40_n_2\,
      CO(0) => \left_servo_angle_reg[7]_i_40_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[7]_i_101_n_0\,
      DI(2) => \left_servo_angle[7]_i_102_n_0\,
      DI(1) => \left_servo_angle[7]_i_103_n_0\,
      DI(0) => \left_servo_angle[7]_i_104_n_0\,
      O(3) => \left_servo_angle_reg[7]_i_40_n_4\,
      O(2) => \left_servo_angle_reg[7]_i_40_n_5\,
      O(1) => \left_servo_angle_reg[7]_i_40_n_6\,
      O(0) => \left_servo_angle_reg[7]_i_40_n_7\,
      S(3) => \left_servo_angle[7]_i_105_n_0\,
      S(2) => \left_servo_angle[7]_i_106_n_0\,
      S(1) => \left_servo_angle[7]_i_107_n_0\,
      S(0) => \left_servo_angle[7]_i_108_n_0\
    );
\left_servo_angle_reg[7]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[7]_i_109_n_0\,
      CO(3) => \left_servo_angle_reg[7]_i_41_n_0\,
      CO(2) => \left_servo_angle_reg[7]_i_41_n_1\,
      CO(1) => \left_servo_angle_reg[7]_i_41_n_2\,
      CO(0) => \left_servo_angle_reg[7]_i_41_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => left_servo_angle3(28 downto 25),
      S(3) => \left_servo_angle[7]_i_110_n_0\,
      S(2) => \left_servo_angle[7]_i_111_n_0\,
      S(1) => \left_servo_angle[7]_i_112_n_0\,
      S(0) => \left_servo_angle[7]_i_113_n_0\
    );
\left_servo_angle_reg[7]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[7]_i_114_n_0\,
      CO(3) => \left_servo_angle_reg[7]_i_44_n_0\,
      CO(2) => \left_servo_angle_reg[7]_i_44_n_1\,
      CO(1) => \left_servo_angle_reg[7]_i_44_n_2\,
      CO(0) => \left_servo_angle_reg[7]_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => count_left_val_reg(22 downto 19),
      O(3) => \left_servo_angle_reg[7]_i_44_n_4\,
      O(2) => \left_servo_angle_reg[7]_i_44_n_5\,
      O(1) => \left_servo_angle_reg[7]_i_44_n_6\,
      O(0) => \left_servo_angle_reg[7]_i_44_n_7\,
      S(3) => \left_servo_angle[7]_i_115_n_0\,
      S(2) => \left_servo_angle[7]_i_116_n_0\,
      S(1) => \left_servo_angle[7]_i_117_n_0\,
      S(0) => \left_servo_angle[7]_i_118_n_0\
    );
\left_servo_angle_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_3_n_0\,
      CO(3) => \left_servo_angle_reg[7]_i_5_n_0\,
      CO(2) => \left_servo_angle_reg[7]_i_5_n_1\,
      CO(1) => \left_servo_angle_reg[7]_i_5_n_2\,
      CO(0) => \left_servo_angle_reg[7]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \left_servo_angle[7]_i_14_n_0\,
      DI(2) => \left_servo_angle[7]_i_15_n_0\,
      DI(1) => \left_servo_angle[7]_i_16_n_0\,
      DI(0) => \left_servo_angle[7]_i_17_n_0\,
      O(3) => \left_servo_angle_reg[7]_i_5_n_4\,
      O(2) => \left_servo_angle_reg[7]_i_5_n_5\,
      O(1) => \left_servo_angle_reg[7]_i_5_n_6\,
      O(0) => \left_servo_angle_reg[7]_i_5_n_7\,
      S(3) => \left_servo_angle[7]_i_18_n_0\,
      S(2) => \left_servo_angle[7]_i_19_n_0\,
      S(1) => \left_servo_angle[7]_i_20_n_0\,
      S(0) => \left_servo_angle[7]_i_21_n_0\
    );
\left_servo_angle_reg[7]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[3]_i_4_n_0\,
      CO(3) => \NLW_left_servo_angle_reg[7]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \left_servo_angle_reg[7]_i_7_n_1\,
      CO(1) => \left_servo_angle_reg[7]_i_7_n_2\,
      CO(0) => \left_servo_angle_reg[7]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \left_servo_angle_reg[7]_i_7_n_4\,
      O(2) => \left_servo_angle_reg[7]_i_7_n_5\,
      O(1) => \left_servo_angle_reg[7]_i_7_n_6\,
      O(0) => \left_servo_angle_reg[7]_i_7_n_7\,
      S(3) => \left_servo_angle_reg[7]_i_5_n_4\,
      S(2) => \left_servo_angle_reg[7]_i_5_n_5\,
      S(1) => \left_servo_angle_reg[7]_i_5_n_6\,
      S(0) => \left_servo_angle_reg[7]_i_5_n_7\
    );
\left_servo_angle_reg[7]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \left_servo_angle_reg[7]_i_23_n_0\,
      CO(3) => \left_servo_angle_reg[7]_i_8_n_0\,
      CO(2) => \left_servo_angle_reg[7]_i_8_n_1\,
      CO(1) => \left_servo_angle_reg[7]_i_8_n_2\,
      CO(0) => \left_servo_angle_reg[7]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => count_left_val_reg(30 downto 27),
      O(3) => \left_servo_angle_reg[7]_i_8_n_4\,
      O(2) => \left_servo_angle_reg[7]_i_8_n_5\,
      O(1) => \left_servo_angle_reg[7]_i_8_n_6\,
      O(0) => \left_servo_angle_reg[7]_i_8_n_7\,
      S(3) => \left_servo_angle[7]_i_24_n_0\,
      S(2) => \left_servo_angle[7]_i_25_n_0\,
      S(1) => \left_servo_angle[7]_i_26_n_0\,
      S(0) => \left_servo_angle[7]_i_27_n_0\
    );
pwm_left_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => pwm_left1,
      I1 => pwm_left14_in,
      I2 => \^s00_pwm_left\,
      I3 => pwm_left_reg_i_4_n_0,
      O => pwm_left_i_1_n_0
    );
pwm_left_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_left_val_reg(26),
      I1 => count_left_val_reg(27),
      O => pwm_left_i_10_n_0
    );
pwm_left_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAE00A2"
    )
        port map (
      I0 => leftServo2_4(1),
      I1 => pwm_left_reg_i_110_n_7,
      I2 => leftServo2_n_82,
      I3 => pwm_left_reg_i_111_n_1,
      I4 => \^count_left_val_reg[0]_0\(0),
      I5 => Q(0),
      O => count_left_var(1)
    );
pwm_left_i_101: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FF5D"
    )
        port map (
      I0 => leftServo2_1(2),
      I1 => pwm_left_reg_i_110_n_7,
      I2 => leftServo2_n_82,
      I3 => pwm_left_reg_i_111_n_1,
      I4 => \^count_left_val_reg[31]_1\(1),
      O => pwm_left_i_101_n_0
    );
pwm_left_i_102: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^count_left_val_reg[31]_1\(0),
      I1 => pwm_left_reg_i_111_n_1,
      I2 => leftServo2_n_82,
      I3 => pwm_left_reg_i_110_n_7,
      I4 => leftServo2_1(1),
      O => leftServo1(13)
    );
pwm_left_i_103: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^count_left_val_reg[31]_2\(3),
      I1 => pwm_left_reg_i_111_n_1,
      I2 => leftServo2_n_82,
      I3 => pwm_left_reg_i_110_n_7,
      I4 => leftServo2_1(0),
      O => leftServo1(12)
    );
pwm_left_i_104: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FF5D"
    )
        port map (
      I0 => leftServo2_2(3),
      I1 => pwm_left_reg_i_110_n_7,
      I2 => leftServo2_n_82,
      I3 => pwm_left_reg_i_111_n_1,
      I4 => \^count_left_val_reg[31]_2\(2),
      O => pwm_left_i_104_n_0
    );
pwm_left_i_105: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^count_left_val_reg[31]_2\(1),
      I1 => pwm_left_reg_i_111_n_1,
      I2 => leftServo2_n_82,
      I3 => pwm_left_reg_i_110_n_7,
      I4 => leftServo2_2(2),
      O => leftServo1(10)
    );
pwm_left_i_106: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^count_left_val_reg[31]_2\(0),
      I1 => pwm_left_reg_i_111_n_1,
      I2 => leftServo2_n_82,
      I3 => pwm_left_reg_i_110_n_7,
      I4 => leftServo2_2(1),
      O => leftServo1(9)
    );
pwm_left_i_107: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FF5D"
    )
        port map (
      I0 => leftServo2_2(0),
      I1 => pwm_left_reg_i_110_n_7,
      I2 => leftServo2_n_82,
      I3 => pwm_left_reg_i_111_n_1,
      I4 => \^count_left_val_reg[0]_1\(3),
      O => pwm_left_i_107_n_0
    );
pwm_left_i_108: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FF5D"
    )
        port map (
      I0 => leftServo2_3(3),
      I1 => pwm_left_reg_i_110_n_7,
      I2 => leftServo2_n_82,
      I3 => pwm_left_reg_i_111_n_1,
      I4 => \^count_left_val_reg[0]_1\(2),
      O => pwm_left_i_108_n_0
    );
pwm_left_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_left_val_reg(24),
      I1 => count_left_val_reg(25),
      O => pwm_left_i_11_n_0
    );
pwm_left_i_115: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FF5D"
    )
        port map (
      I0 => leftServo2_3(2),
      I1 => pwm_left_reg_i_110_n_7,
      I2 => leftServo2_n_82,
      I3 => pwm_left_reg_i_111_n_1,
      I4 => \^count_left_val_reg[0]_1\(1),
      O => pwm_left_i_115_n_0
    );
pwm_left_i_116: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FF5D"
    )
        port map (
      I0 => leftServo2_3(1),
      I1 => pwm_left_reg_i_110_n_7,
      I2 => leftServo2_n_82,
      I3 => pwm_left_reg_i_111_n_1,
      I4 => \^count_left_val_reg[0]_1\(0),
      O => pwm_left_i_116_n_0
    );
pwm_left_i_117: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FF5D"
    )
        port map (
      I0 => leftServo2_3(0),
      I1 => pwm_left_reg_i_110_n_7,
      I2 => leftServo2_n_82,
      I3 => pwm_left_reg_i_111_n_1,
      I4 => \^count_left_val_reg[0]_0\(3),
      O => pwm_left_i_117_n_0
    );
pwm_left_i_118: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^count_left_val_reg[0]_0\(2),
      I1 => pwm_left_reg_i_111_n_1,
      I2 => leftServo2_n_82,
      I3 => pwm_left_reg_i_110_n_7,
      I4 => leftServo2_4(3),
      O => leftServo1(3)
    );
pwm_left_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(30),
      I1 => count_left_val_reg(31),
      O => pwm_left_i_12_n_0
    );
pwm_left_i_129: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_left_reg_i_126_n_4,
      I1 => leftServo2_n_83,
      O => pwm_left_i_129_n_0
    );
pwm_left_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(28),
      I1 => count_left_val_reg(29),
      O => pwm_left_i_13_n_0
    );
pwm_left_i_130: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_left_reg_i_126_n_5,
      I1 => leftServo2_n_84,
      O => pwm_left_i_130_n_0
    );
pwm_left_i_131: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_left_reg_i_126_n_6,
      I1 => leftServo2_n_85,
      O => pwm_left_i_131_n_0
    );
pwm_left_i_132: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => leftServo2_n_83,
      I1 => pwm_left_reg_i_126_n_4,
      I2 => pwm_left_reg_i_110_n_7,
      I3 => leftServo2_n_82,
      O => pwm_left_i_132_n_0
    );
pwm_left_i_133: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => leftServo2_n_84,
      I1 => pwm_left_reg_i_126_n_5,
      I2 => pwm_left_reg_i_126_n_4,
      I3 => leftServo2_n_83,
      O => pwm_left_i_133_n_0
    );
pwm_left_i_134: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => leftServo2_n_85,
      I1 => pwm_left_reg_i_126_n_6,
      I2 => pwm_left_reg_i_126_n_5,
      I3 => leftServo2_n_84,
      O => pwm_left_i_134_n_0
    );
pwm_left_i_135: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E187"
    )
        port map (
      I0 => pwm_left_reg_i_196_n_5,
      I1 => pwm_left_reg_i_197_n_0,
      I2 => pwm_left_reg_i_196_n_4,
      I3 => pwm_left_reg_i_198_n_0,
      O => pwm_left_i_135_n_0
    );
pwm_left_i_136: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => pwm_left_reg_i_197_n_0,
      I1 => pwm_left_reg_i_196_n_6,
      I2 => pwm_left_reg_i_198_n_0,
      O => pwm_left_i_136_n_0
    );
pwm_left_i_137: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => pwm_left_reg_i_197_n_0,
      I1 => pwm_left_reg_i_196_n_7,
      I2 => pwm_left_reg_i_198_n_0,
      O => pwm_left_i_137_n_0
    );
pwm_left_i_138: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => pwm_left_reg_i_199_n_4,
      I1 => pwm_left_reg_i_197_n_5,
      I2 => pwm_left_reg_i_198_n_0,
      O => pwm_left_i_138_n_0
    );
pwm_left_i_139: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => pwm_left_reg_i_199_n_5,
      I1 => pwm_left_reg_i_197_n_6,
      I2 => pwm_left_reg_i_198_n_0,
      O => pwm_left_i_139_n_0
    );
pwm_left_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(26),
      I1 => count_left_val_reg(27),
      O => pwm_left_i_14_n_0
    );
pwm_left_i_140: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pwm_left_i_136_n_0,
      I1 => pwm_left_reg_i_197_n_0,
      I2 => pwm_left_reg_i_196_n_5,
      I3 => pwm_left_reg_i_198_n_0,
      O => pwm_left_i_140_n_0
    );
pwm_left_i_141: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pwm_left_reg_i_197_n_0,
      I1 => pwm_left_reg_i_196_n_6,
      I2 => pwm_left_reg_i_198_n_0,
      I3 => pwm_left_i_137_n_0,
      O => pwm_left_i_141_n_0
    );
pwm_left_i_142: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pwm_left_reg_i_197_n_0,
      I1 => pwm_left_reg_i_196_n_7,
      I2 => pwm_left_reg_i_198_n_0,
      I3 => pwm_left_i_138_n_0,
      O => pwm_left_i_142_n_0
    );
pwm_left_i_143: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => pwm_left_reg_i_199_n_4,
      I1 => pwm_left_reg_i_197_n_5,
      I2 => pwm_left_reg_i_198_n_0,
      I3 => pwm_left_i_139_n_0,
      O => pwm_left_i_143_n_0
    );
pwm_left_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(24),
      I1 => count_left_val_reg(25),
      O => pwm_left_i_15_n_0
    );
pwm_left_i_162: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => pwm_left_reg_i_199_n_6,
      I1 => pwm_left_reg_i_197_n_7,
      I2 => pwm_left_reg_i_198_n_0,
      O => pwm_left_i_162_n_0
    );
pwm_left_i_163: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => pwm_left_reg_i_199_n_7,
      I1 => pwm_left_reg_i_217_n_4,
      I2 => pwm_left_reg_i_198_n_0,
      O => pwm_left_i_163_n_0
    );
pwm_left_i_164: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => pwm_left_reg_i_218_n_4,
      I1 => pwm_left_reg_i_217_n_5,
      I2 => pwm_left_reg_i_198_n_0,
      O => pwm_left_i_164_n_0
    );
pwm_left_i_165: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => pwm_left_reg_i_218_n_5,
      I1 => pwm_left_reg_i_217_n_6,
      I2 => pwm_left_reg_i_198_n_0,
      O => pwm_left_i_165_n_0
    );
pwm_left_i_166: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => pwm_left_reg_i_199_n_5,
      I1 => pwm_left_reg_i_197_n_6,
      I2 => pwm_left_reg_i_198_n_0,
      I3 => pwm_left_i_162_n_0,
      O => pwm_left_i_166_n_0
    );
pwm_left_i_167: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => pwm_left_reg_i_199_n_6,
      I1 => pwm_left_reg_i_197_n_7,
      I2 => pwm_left_reg_i_198_n_0,
      I3 => pwm_left_i_163_n_0,
      O => pwm_left_i_167_n_0
    );
pwm_left_i_168: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => pwm_left_reg_i_199_n_7,
      I1 => pwm_left_reg_i_217_n_4,
      I2 => pwm_left_reg_i_198_n_0,
      I3 => pwm_left_i_164_n_0,
      O => pwm_left_i_168_n_0
    );
pwm_left_i_169: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => pwm_left_reg_i_218_n_4,
      I1 => pwm_left_reg_i_217_n_5,
      I2 => pwm_left_reg_i_198_n_0,
      I3 => pwm_left_i_165_n_0,
      O => pwm_left_i_169_n_0
    );
pwm_left_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(30),
      I1 => count_left_val_reg(31),
      O => pwm_left_i_17_n_0
    );
pwm_left_i_170: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => pwm_left_reg_i_218_n_6,
      I1 => pwm_left_reg_i_217_n_7,
      I2 => pwm_left_reg_i_198_n_0,
      O => pwm_left_i_170_n_0
    );
pwm_left_i_171: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => pwm_left_reg_i_218_n_7,
      I1 => pwm_left_reg_i_201_n_4,
      I2 => pwm_left_reg_i_198_n_0,
      O => pwm_left_i_171_n_0
    );
pwm_left_i_172: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => pwm_left_reg_i_200_n_4,
      I1 => pwm_left_reg_i_201_n_5,
      I2 => pwm_left_reg_i_198_n_0,
      O => pwm_left_i_172_n_0
    );
pwm_left_i_174: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => pwm_left_reg_i_218_n_5,
      I1 => pwm_left_reg_i_217_n_6,
      I2 => pwm_left_reg_i_198_n_0,
      I3 => pwm_left_i_170_n_0,
      O => pwm_left_i_174_n_0
    );
pwm_left_i_175: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => pwm_left_reg_i_218_n_6,
      I1 => pwm_left_reg_i_217_n_7,
      I2 => pwm_left_reg_i_198_n_0,
      I3 => pwm_left_i_171_n_0,
      O => pwm_left_i_175_n_0
    );
pwm_left_i_176: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => pwm_left_reg_i_218_n_7,
      I1 => pwm_left_reg_i_201_n_4,
      I2 => pwm_left_reg_i_198_n_0,
      I3 => pwm_left_i_172_n_0,
      O => pwm_left_i_176_n_0
    );
pwm_left_i_177: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => pwm_left_reg_i_200_n_4,
      I1 => pwm_left_reg_i_201_n_5,
      I2 => pwm_left_reg_i_198_n_0,
      I3 => leftServo2_13(0),
      O => pwm_left_i_177_n_0
    );
pwm_left_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(28),
      I1 => count_left_val_reg(29),
      O => pwm_left_i_18_n_0
    );
pwm_left_i_188: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_left_reg_i_126_n_7,
      I1 => leftServo2_n_86,
      O => pwm_left_i_188_n_0
    );
pwm_left_i_189: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_left_reg_i_178_n_4,
      I1 => leftServo2_n_87,
      O => pwm_left_i_189_n_0
    );
pwm_left_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(26),
      I1 => count_left_val_reg(27),
      O => pwm_left_i_19_n_0
    );
pwm_left_i_190: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_left_reg_i_178_n_5,
      I1 => leftServo2_n_88,
      O => pwm_left_i_190_n_0
    );
pwm_left_i_191: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_left_reg_i_178_n_6,
      I1 => leftServo2_n_89,
      O => pwm_left_i_191_n_0
    );
pwm_left_i_192: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => leftServo2_n_86,
      I1 => pwm_left_reg_i_126_n_7,
      I2 => pwm_left_reg_i_126_n_6,
      I3 => leftServo2_n_85,
      O => pwm_left_i_192_n_0
    );
pwm_left_i_193: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => leftServo2_n_87,
      I1 => pwm_left_reg_i_178_n_4,
      I2 => pwm_left_reg_i_126_n_7,
      I3 => leftServo2_n_86,
      O => pwm_left_i_193_n_0
    );
pwm_left_i_194: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => leftServo2_n_88,
      I1 => pwm_left_reg_i_178_n_5,
      I2 => pwm_left_reg_i_178_n_4,
      I3 => leftServo2_n_87,
      O => pwm_left_i_194_n_0
    );
pwm_left_i_195: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => leftServo2_n_89,
      I1 => pwm_left_reg_i_178_n_6,
      I2 => pwm_left_reg_i_178_n_5,
      I3 => leftServo2_n_88,
      O => pwm_left_i_195_n_0
    );
pwm_left_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(24),
      I1 => count_left_val_reg(25),
      O => pwm_left_i_20_n_0
    );
pwm_left_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(28),
      I1 => count_left_val_reg(29),
      O => pwm_left_i_22_n_0
    );
pwm_left_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(26),
      I1 => count_left_val_reg(27),
      O => pwm_left_i_23_n_0
    );
pwm_left_i_232: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_left_reg_i_178_n_7,
      I1 => leftServo2_n_90,
      O => pwm_left_i_232_n_0
    );
pwm_left_i_233: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_left_reg_i_219_n_4,
      I1 => leftServo2_n_91,
      O => pwm_left_i_233_n_0
    );
pwm_left_i_234: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_left_reg_i_219_n_5,
      I1 => leftServo2_n_92,
      O => pwm_left_i_234_n_0
    );
pwm_left_i_235: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_left_reg_i_219_n_6,
      I1 => leftServo2_n_93,
      O => pwm_left_i_235_n_0
    );
pwm_left_i_236: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => leftServo2_n_90,
      I1 => pwm_left_reg_i_178_n_7,
      I2 => pwm_left_reg_i_178_n_6,
      I3 => leftServo2_n_89,
      O => pwm_left_i_236_n_0
    );
pwm_left_i_237: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => leftServo2_n_91,
      I1 => pwm_left_reg_i_219_n_4,
      I2 => pwm_left_reg_i_178_n_7,
      I3 => leftServo2_n_90,
      O => pwm_left_i_237_n_0
    );
pwm_left_i_238: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => leftServo2_n_92,
      I1 => pwm_left_reg_i_219_n_5,
      I2 => pwm_left_reg_i_219_n_4,
      I3 => leftServo2_n_91,
      O => pwm_left_i_238_n_0
    );
pwm_left_i_239: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => leftServo2_n_93,
      I1 => pwm_left_reg_i_219_n_6,
      I2 => pwm_left_reg_i_219_n_5,
      I3 => leftServo2_n_92,
      O => pwm_left_i_239_n_0
    );
pwm_left_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(24),
      I1 => count_left_val_reg(25),
      O => pwm_left_i_24_n_0
    );
pwm_left_i_240: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => leftServo2_n_85,
      I1 => leftServo2_n_83,
      O => pwm_left_i_240_n_0
    );
pwm_left_i_241: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => leftServo2_n_84,
      I1 => leftServo2_n_86,
      I2 => leftServo2_n_82,
      O => pwm_left_i_241_n_0
    );
pwm_left_i_242: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => leftServo2_n_82,
      O => pwm_left_i_242_n_0
    );
pwm_left_i_243: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => leftServo2_n_82,
      I1 => leftServo2_n_84,
      I2 => leftServo2_n_83,
      O => pwm_left_i_243_n_0
    );
pwm_left_i_244: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => leftServo2_n_83,
      I1 => leftServo2_n_85,
      I2 => leftServo2_n_82,
      I3 => leftServo2_n_84,
      O => pwm_left_i_244_n_0
    );
pwm_left_i_245: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => leftServo2_n_82,
      I1 => leftServo2_n_86,
      I2 => leftServo2_n_84,
      I3 => leftServo2_n_83,
      I4 => leftServo2_n_85,
      O => pwm_left_i_245_n_0
    );
pwm_left_i_246: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => leftServo2_n_84,
      I1 => leftServo2_n_82,
      O => pwm_left_i_246_n_0
    );
pwm_left_i_247: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => leftServo2_n_82,
      O => pwm_left_i_247_n_0
    );
pwm_left_i_248: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => leftServo2_n_83,
      I1 => leftServo2_n_82,
      O => pwm_left_i_248_n_0
    );
pwm_left_i_249: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => leftServo2_n_82,
      I1 => leftServo2_n_84,
      I2 => leftServo2_n_83,
      O => pwm_left_i_249_n_0
    );
pwm_left_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(22),
      I1 => count_left_val_reg(23),
      O => pwm_left_i_25_n_0
    );
pwm_left_i_250: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => leftServo2_n_84,
      I1 => leftServo2_n_82,
      O => pwm_left_i_250_n_0
    );
pwm_left_i_251: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => leftServo2_n_82,
      O => pwm_left_i_251_n_0
    );
pwm_left_i_252: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => leftServo2_n_83,
      I1 => leftServo2_n_82,
      O => pwm_left_i_252_n_0
    );
pwm_left_i_253: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => leftServo2_n_82,
      I1 => leftServo2_n_84,
      I2 => leftServo2_n_83,
      O => pwm_left_i_253_n_0
    );
pwm_left_i_254: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => leftServo2_n_85,
      I1 => leftServo2_n_87,
      I2 => leftServo2_n_83,
      O => pwm_left_i_254_n_0
    );
pwm_left_i_255: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => leftServo2_n_86,
      I1 => leftServo2_n_88,
      I2 => leftServo2_n_84,
      O => pwm_left_i_255_n_0
    );
pwm_left_i_256: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => leftServo2_n_87,
      I1 => leftServo2_n_89,
      I2 => leftServo2_n_85,
      O => pwm_left_i_256_n_0
    );
pwm_left_i_257: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => leftServo2_n_88,
      I1 => leftServo2_n_90,
      I2 => leftServo2_n_86,
      O => pwm_left_i_257_n_0
    );
pwm_left_i_258: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pwm_left_i_254_n_0,
      I1 => leftServo2_n_86,
      I2 => leftServo2_n_84,
      I3 => leftServo2_n_82,
      O => pwm_left_i_258_n_0
    );
pwm_left_i_259: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => leftServo2_n_85,
      I1 => leftServo2_n_87,
      I2 => leftServo2_n_83,
      I3 => pwm_left_i_255_n_0,
      O => pwm_left_i_259_n_0
    );
pwm_left_i_260: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => leftServo2_n_86,
      I1 => leftServo2_n_88,
      I2 => leftServo2_n_84,
      I3 => pwm_left_i_256_n_0,
      O => pwm_left_i_260_n_0
    );
pwm_left_i_261: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => leftServo2_n_87,
      I1 => leftServo2_n_89,
      I2 => leftServo2_n_85,
      I3 => pwm_left_i_257_n_0,
      O => pwm_left_i_261_n_0
    );
pwm_left_i_262: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => leftServo2_n_93,
      I1 => leftServo2_n_95,
      I2 => leftServo2_n_91,
      O => pwm_left_i_262_n_0
    );
pwm_left_i_263: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => leftServo2_n_94,
      I1 => leftServo2_n_96,
      I2 => leftServo2_n_92,
      O => pwm_left_i_263_n_0
    );
pwm_left_i_264: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => leftServo2_n_95,
      I1 => leftServo2_n_97,
      I2 => leftServo2_n_93,
      O => pwm_left_i_264_n_0
    );
pwm_left_i_265: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => leftServo2_n_96,
      I1 => leftServo2_n_98,
      I2 => leftServo2_n_94,
      O => pwm_left_i_265_n_0
    );
pwm_left_i_266: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => leftServo2_n_92,
      I1 => leftServo2_n_94,
      I2 => leftServo2_n_90,
      I3 => pwm_left_i_262_n_0,
      O => pwm_left_i_266_n_0
    );
pwm_left_i_267: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => leftServo2_n_93,
      I1 => leftServo2_n_95,
      I2 => leftServo2_n_91,
      I3 => pwm_left_i_263_n_0,
      O => pwm_left_i_267_n_0
    );
pwm_left_i_268: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => leftServo2_n_94,
      I1 => leftServo2_n_96,
      I2 => leftServo2_n_92,
      I3 => pwm_left_i_264_n_0,
      O => pwm_left_i_268_n_0
    );
pwm_left_i_269: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => leftServo2_n_95,
      I1 => leftServo2_n_97,
      I2 => leftServo2_n_93,
      I3 => pwm_left_i_265_n_0,
      O => pwm_left_i_269_n_0
    );
pwm_left_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_left_val_reg(22),
      I1 => count_left_val_reg(23),
      O => pwm_left_i_27_n_0
    );
pwm_left_i_270: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => leftServo2_n_89,
      I1 => leftServo2_n_87,
      O => pwm_left_i_270_n_0
    );
pwm_left_i_271: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_88,
      I1 => leftServo2_n_90,
      I2 => leftServo2_n_82,
      O => pwm_left_i_271_n_0
    );
pwm_left_i_272: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_89,
      I1 => leftServo2_n_91,
      I2 => leftServo2_n_83,
      O => pwm_left_i_272_n_0
    );
pwm_left_i_273: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_90,
      I1 => leftServo2_n_92,
      I2 => leftServo2_n_84,
      O => pwm_left_i_273_n_0
    );
pwm_left_i_274: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => leftServo2_n_87,
      I1 => leftServo2_n_89,
      I2 => leftServo2_n_86,
      I3 => leftServo2_n_88,
      O => pwm_left_i_274_n_0
    );
pwm_left_i_275: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => leftServo2_n_82,
      I1 => leftServo2_n_90,
      I2 => leftServo2_n_88,
      I3 => leftServo2_n_87,
      I4 => leftServo2_n_89,
      O => pwm_left_i_275_n_0
    );
pwm_left_i_276: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_83,
      I1 => leftServo2_n_91,
      I2 => leftServo2_n_89,
      I3 => leftServo2_n_90,
      I4 => leftServo2_n_88,
      I5 => leftServo2_n_82,
      O => pwm_left_i_276_n_0
    );
pwm_left_i_277: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_84,
      I1 => leftServo2_n_92,
      I2 => leftServo2_n_90,
      I3 => leftServo2_n_91,
      I4 => leftServo2_n_89,
      I5 => leftServo2_n_83,
      O => pwm_left_i_277_n_0
    );
pwm_left_i_278: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_91,
      I1 => leftServo2_n_93,
      I2 => leftServo2_n_85,
      O => pwm_left_i_278_n_0
    );
pwm_left_i_279: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_92,
      I1 => leftServo2_n_94,
      I2 => leftServo2_n_86,
      O => pwm_left_i_279_n_0
    );
pwm_left_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_left_val_reg(20),
      I1 => count_left_val_reg(21),
      O => pwm_left_i_28_n_0
    );
pwm_left_i_280: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_93,
      I1 => leftServo2_n_95,
      I2 => leftServo2_n_87,
      O => pwm_left_i_280_n_0
    );
pwm_left_i_281: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_94,
      I1 => leftServo2_n_96,
      I2 => leftServo2_n_88,
      O => pwm_left_i_281_n_0
    );
pwm_left_i_282: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_85,
      I1 => leftServo2_n_93,
      I2 => leftServo2_n_91,
      I3 => leftServo2_n_92,
      I4 => leftServo2_n_90,
      I5 => leftServo2_n_84,
      O => pwm_left_i_282_n_0
    );
pwm_left_i_283: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_86,
      I1 => leftServo2_n_94,
      I2 => leftServo2_n_92,
      I3 => leftServo2_n_93,
      I4 => leftServo2_n_91,
      I5 => leftServo2_n_85,
      O => pwm_left_i_283_n_0
    );
pwm_left_i_284: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_87,
      I1 => leftServo2_n_95,
      I2 => leftServo2_n_93,
      I3 => leftServo2_n_94,
      I4 => leftServo2_n_92,
      I5 => leftServo2_n_86,
      O => pwm_left_i_284_n_0
    );
pwm_left_i_285: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_88,
      I1 => leftServo2_n_96,
      I2 => leftServo2_n_94,
      I3 => leftServo2_n_95,
      I4 => leftServo2_n_93,
      I5 => leftServo2_n_87,
      O => pwm_left_i_285_n_0
    );
pwm_left_i_286: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => leftServo2_n_97,
      I1 => leftServo2_n_99,
      I2 => leftServo2_n_95,
      O => pwm_left_i_286_n_0
    );
pwm_left_i_287: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => leftServo2_n_98,
      I1 => leftServo2_n_100,
      I2 => leftServo2_n_96,
      O => pwm_left_i_287_n_0
    );
pwm_left_i_288: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => leftServo2_n_99,
      I1 => leftServo2_n_101,
      I2 => leftServo2_n_97,
      O => pwm_left_i_288_n_0
    );
pwm_left_i_289: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => leftServo2_n_100,
      I1 => leftServo2_n_102,
      I2 => leftServo2_n_98,
      O => pwm_left_i_289_n_0
    );
pwm_left_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => count_left_val_reg(18),
      I1 => Q(0),
      I2 => leftServo(18),
      I3 => count_left_val_reg(19),
      O => pwm_left_i_29_n_0
    );
pwm_left_i_290: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => leftServo2_n_96,
      I1 => leftServo2_n_98,
      I2 => leftServo2_n_94,
      I3 => pwm_left_i_286_n_0,
      O => pwm_left_i_290_n_0
    );
pwm_left_i_291: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => leftServo2_n_97,
      I1 => leftServo2_n_99,
      I2 => leftServo2_n_95,
      I3 => pwm_left_i_287_n_0,
      O => pwm_left_i_291_n_0
    );
pwm_left_i_292: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => leftServo2_n_98,
      I1 => leftServo2_n_100,
      I2 => leftServo2_n_96,
      I3 => pwm_left_i_288_n_0,
      O => pwm_left_i_292_n_0
    );
pwm_left_i_293: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => leftServo2_n_99,
      I1 => leftServo2_n_101,
      I2 => leftServo2_n_97,
      I3 => pwm_left_i_289_n_0,
      O => pwm_left_i_293_n_0
    );
pwm_left_i_294: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => leftServo2_n_85,
      I1 => leftServo2_n_83,
      O => pwm_left_i_294_n_0
    );
pwm_left_i_295: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_84,
      I1 => leftServo2_n_86,
      I2 => leftServo2_n_82,
      O => pwm_left_i_295_n_0
    );
pwm_left_i_296: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_85,
      I1 => leftServo2_n_87,
      I2 => leftServo2_n_83,
      O => pwm_left_i_296_n_0
    );
pwm_left_i_297: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_86,
      I1 => leftServo2_n_88,
      I2 => leftServo2_n_84,
      O => pwm_left_i_297_n_0
    );
pwm_left_i_298: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => leftServo2_n_83,
      I1 => leftServo2_n_85,
      I2 => leftServo2_n_82,
      I3 => leftServo2_n_84,
      O => pwm_left_i_298_n_0
    );
pwm_left_i_299: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => leftServo2_n_82,
      I1 => leftServo2_n_86,
      I2 => leftServo2_n_84,
      I3 => leftServo2_n_83,
      I4 => leftServo2_n_85,
      O => pwm_left_i_299_n_0
    );
pwm_left_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AF0002"
    )
        port map (
      I0 => count_left_val_reg(16),
      I1 => leftServo(16),
      I2 => Q(0),
      I3 => leftServo(17),
      I4 => count_left_val_reg(17),
      O => pwm_left_i_30_n_0
    );
pwm_left_i_300: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_83,
      I1 => leftServo2_n_87,
      I2 => leftServo2_n_85,
      I3 => leftServo2_n_86,
      I4 => leftServo2_n_84,
      I5 => leftServo2_n_82,
      O => pwm_left_i_300_n_0
    );
pwm_left_i_301: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_84,
      I1 => leftServo2_n_88,
      I2 => leftServo2_n_86,
      I3 => leftServo2_n_87,
      I4 => leftServo2_n_85,
      I5 => leftServo2_n_83,
      O => pwm_left_i_301_n_0
    );
pwm_left_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(22),
      I1 => count_left_val_reg(23),
      O => pwm_left_i_31_n_0
    );
pwm_left_i_314: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_95,
      I1 => leftServo2_n_97,
      I2 => leftServo2_n_89,
      O => pwm_left_i_314_n_0
    );
pwm_left_i_315: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_96,
      I1 => leftServo2_n_98,
      I2 => leftServo2_n_90,
      O => pwm_left_i_315_n_0
    );
pwm_left_i_316: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_97,
      I1 => leftServo2_n_99,
      I2 => leftServo2_n_91,
      O => pwm_left_i_316_n_0
    );
pwm_left_i_317: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_98,
      I1 => leftServo2_n_100,
      I2 => leftServo2_n_92,
      O => pwm_left_i_317_n_0
    );
pwm_left_i_318: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_89,
      I1 => leftServo2_n_97,
      I2 => leftServo2_n_95,
      I3 => leftServo2_n_96,
      I4 => leftServo2_n_94,
      I5 => leftServo2_n_88,
      O => pwm_left_i_318_n_0
    );
pwm_left_i_319: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_90,
      I1 => leftServo2_n_98,
      I2 => leftServo2_n_96,
      I3 => leftServo2_n_97,
      I4 => leftServo2_n_95,
      I5 => leftServo2_n_89,
      O => pwm_left_i_319_n_0
    );
pwm_left_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(20),
      I1 => count_left_val_reg(21),
      O => pwm_left_i_32_n_0
    );
pwm_left_i_320: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_91,
      I1 => leftServo2_n_99,
      I2 => leftServo2_n_97,
      I3 => leftServo2_n_98,
      I4 => leftServo2_n_96,
      I5 => leftServo2_n_90,
      O => pwm_left_i_320_n_0
    );
pwm_left_i_321: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_92,
      I1 => leftServo2_n_100,
      I2 => leftServo2_n_98,
      I3 => leftServo2_n_99,
      I4 => leftServo2_n_97,
      I5 => leftServo2_n_91,
      O => pwm_left_i_321_n_0
    );
pwm_left_i_322: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => leftServo2_n_101,
      I1 => leftServo2_n_103,
      I2 => leftServo2_n_99,
      O => pwm_left_i_322_n_0
    );
pwm_left_i_323: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => leftServo2_n_102,
      I1 => leftServo2_n_104,
      I2 => leftServo2_n_100,
      O => pwm_left_i_323_n_0
    );
pwm_left_i_324: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => leftServo2_n_103,
      I1 => leftServo2_n_105,
      I2 => leftServo2_n_101,
      O => pwm_left_i_324_n_0
    );
pwm_left_i_325: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => leftServo2_n_101,
      I1 => leftServo2_n_103,
      I2 => leftServo2_n_105,
      O => pwm_left_i_325_n_0
    );
pwm_left_i_326: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => leftServo2_n_100,
      I1 => leftServo2_n_102,
      I2 => leftServo2_n_98,
      I3 => pwm_left_i_322_n_0,
      O => pwm_left_i_326_n_0
    );
pwm_left_i_327: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => leftServo2_n_101,
      I1 => leftServo2_n_103,
      I2 => leftServo2_n_99,
      I3 => pwm_left_i_323_n_0,
      O => pwm_left_i_327_n_0
    );
pwm_left_i_328: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => leftServo2_n_102,
      I1 => leftServo2_n_104,
      I2 => leftServo2_n_100,
      I3 => pwm_left_i_324_n_0,
      O => pwm_left_i_328_n_0
    );
pwm_left_i_329: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969669"
    )
        port map (
      I0 => leftServo2_n_103,
      I1 => leftServo2_n_105,
      I2 => leftServo2_n_101,
      I3 => leftServo2_n_102,
      I4 => leftServo2_n_104,
      O => pwm_left_i_329_n_0
    );
pwm_left_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0059"
    )
        port map (
      I0 => count_left_val_reg(18),
      I1 => leftServo(18),
      I2 => Q(0),
      I3 => count_left_val_reg(19),
      O => pwm_left_i_33_n_0
    );
pwm_left_i_330: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_87,
      I1 => leftServo2_n_89,
      I2 => leftServo2_n_85,
      O => pwm_left_i_330_n_0
    );
pwm_left_i_331: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_88,
      I1 => leftServo2_n_90,
      I2 => leftServo2_n_86,
      O => pwm_left_i_331_n_0
    );
pwm_left_i_332: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_89,
      I1 => leftServo2_n_91,
      I2 => leftServo2_n_87,
      O => pwm_left_i_332_n_0
    );
pwm_left_i_333: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_90,
      I1 => leftServo2_n_92,
      I2 => leftServo2_n_88,
      O => pwm_left_i_333_n_0
    );
pwm_left_i_334: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_85,
      I1 => leftServo2_n_89,
      I2 => leftServo2_n_87,
      I3 => leftServo2_n_88,
      I4 => leftServo2_n_86,
      I5 => leftServo2_n_84,
      O => pwm_left_i_334_n_0
    );
pwm_left_i_335: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_86,
      I1 => leftServo2_n_90,
      I2 => leftServo2_n_88,
      I3 => leftServo2_n_89,
      I4 => leftServo2_n_87,
      I5 => leftServo2_n_85,
      O => pwm_left_i_335_n_0
    );
pwm_left_i_336: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_87,
      I1 => leftServo2_n_91,
      I2 => leftServo2_n_89,
      I3 => leftServo2_n_90,
      I4 => leftServo2_n_88,
      I5 => leftServo2_n_86,
      O => pwm_left_i_336_n_0
    );
pwm_left_i_337: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_88,
      I1 => leftServo2_n_92,
      I2 => leftServo2_n_90,
      I3 => leftServo2_n_91,
      I4 => leftServo2_n_89,
      I5 => leftServo2_n_87,
      O => pwm_left_i_337_n_0
    );
pwm_left_i_338: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => leftServo2_n_85,
      I1 => leftServo2_n_83,
      O => pwm_left_i_338_n_0
    );
pwm_left_i_339: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => leftServo2_n_86,
      I1 => leftServo2_n_84,
      O => pwm_left_i_339_n_0
    );
pwm_left_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50905009"
    )
        port map (
      I0 => count_left_val_reg(16),
      I1 => leftServo(16),
      I2 => count_left_val_reg(17),
      I3 => Q(0),
      I4 => leftServo(17),
      O => pwm_left_i_34_n_0
    );
pwm_left_i_340: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => leftServo2_n_87,
      I1 => leftServo2_n_85,
      O => pwm_left_i_340_n_0
    );
pwm_left_i_341: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => leftServo2_n_88,
      I1 => leftServo2_n_86,
      O => pwm_left_i_341_n_0
    );
pwm_left_i_342: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => leftServo2_n_83,
      I1 => leftServo2_n_85,
      I2 => leftServo2_n_82,
      I3 => leftServo2_n_84,
      O => pwm_left_i_342_n_0
    );
pwm_left_i_343: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => leftServo2_n_84,
      I1 => leftServo2_n_86,
      I2 => leftServo2_n_83,
      I3 => leftServo2_n_85,
      O => pwm_left_i_343_n_0
    );
pwm_left_i_344: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => leftServo2_n_85,
      I1 => leftServo2_n_87,
      I2 => leftServo2_n_84,
      I3 => leftServo2_n_86,
      O => pwm_left_i_344_n_0
    );
pwm_left_i_345: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => leftServo2_n_86,
      I1 => leftServo2_n_88,
      I2 => leftServo2_n_85,
      I3 => leftServo2_n_87,
      O => pwm_left_i_345_n_0
    );
pwm_left_i_346: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => leftServo2_n_89,
      I1 => leftServo2_n_91,
      I2 => leftServo2_n_87,
      O => pwm_left_i_346_n_0
    );
pwm_left_i_347: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => leftServo2_n_90,
      I1 => leftServo2_n_92,
      I2 => leftServo2_n_88,
      O => pwm_left_i_347_n_0
    );
pwm_left_i_348: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => leftServo2_n_91,
      I1 => leftServo2_n_93,
      I2 => leftServo2_n_89,
      O => pwm_left_i_348_n_0
    );
pwm_left_i_349: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => leftServo2_n_92,
      I1 => leftServo2_n_94,
      I2 => leftServo2_n_90,
      O => pwm_left_i_349_n_0
    );
pwm_left_i_350: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => leftServo2_n_88,
      I1 => leftServo2_n_90,
      I2 => leftServo2_n_86,
      I3 => pwm_left_i_346_n_0,
      O => pwm_left_i_350_n_0
    );
pwm_left_i_351: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => leftServo2_n_89,
      I1 => leftServo2_n_91,
      I2 => leftServo2_n_87,
      I3 => pwm_left_i_347_n_0,
      O => pwm_left_i_351_n_0
    );
pwm_left_i_352: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => leftServo2_n_90,
      I1 => leftServo2_n_92,
      I2 => leftServo2_n_88,
      I3 => pwm_left_i_348_n_0,
      O => pwm_left_i_352_n_0
    );
pwm_left_i_353: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => leftServo2_n_91,
      I1 => leftServo2_n_93,
      I2 => leftServo2_n_89,
      I3 => pwm_left_i_349_n_0,
      O => pwm_left_i_353_n_0
    );
pwm_left_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => count_left_val_reg(18),
      I1 => leftServo(18),
      I2 => Q(0),
      I3 => count_left_val_reg(19),
      O => pwm_left_i_36_n_0
    );
pwm_left_i_368: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_left_reg_i_219_n_7,
      I1 => leftServo2_n_94,
      O => pwm_left_i_368_n_0
    );
pwm_left_i_369: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_left_reg_i_354_n_4,
      I1 => leftServo2_n_95,
      O => pwm_left_i_369_n_0
    );
pwm_left_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F2F0F02"
    )
        port map (
      I0 => leftServo(16),
      I1 => count_left_val_reg(16),
      I2 => count_left_val_reg(17),
      I3 => Q(0),
      I4 => leftServo(17),
      O => pwm_left_i_37_n_0
    );
pwm_left_i_370: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_left_reg_i_354_n_5,
      I1 => leftServo2_n_96,
      O => pwm_left_i_370_n_0
    );
pwm_left_i_371: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_left_reg_i_354_n_6,
      I1 => leftServo2_n_97,
      O => pwm_left_i_371_n_0
    );
pwm_left_i_372: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => leftServo2_n_94,
      I1 => pwm_left_reg_i_219_n_7,
      I2 => pwm_left_reg_i_219_n_6,
      I3 => leftServo2_n_93,
      O => pwm_left_i_372_n_0
    );
pwm_left_i_373: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => leftServo2_n_95,
      I1 => pwm_left_reg_i_354_n_4,
      I2 => pwm_left_reg_i_219_n_7,
      I3 => leftServo2_n_94,
      O => pwm_left_i_373_n_0
    );
pwm_left_i_374: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => leftServo2_n_96,
      I1 => pwm_left_reg_i_354_n_5,
      I2 => pwm_left_reg_i_354_n_4,
      I3 => leftServo2_n_95,
      O => pwm_left_i_374_n_0
    );
pwm_left_i_375: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => leftServo2_n_97,
      I1 => pwm_left_reg_i_354_n_6,
      I2 => pwm_left_reg_i_354_n_5,
      I3 => leftServo2_n_96,
      O => pwm_left_i_375_n_0
    );
pwm_left_i_378: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pwm_left_reg_i_386_n_7,
      I1 => leftServo2_n_100,
      O => pwm_left_i_378_n_0
    );
pwm_left_i_379: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pwm_left_reg_i_436_n_4,
      I1 => leftServo2_n_101,
      O => pwm_left_i_379_n_0
    );
pwm_left_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(22),
      I1 => count_left_val_reg(23),
      O => pwm_left_i_38_n_0
    );
pwm_left_i_380: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pwm_left_reg_i_436_n_5,
      I1 => leftServo2_n_102,
      O => pwm_left_i_380_n_0
    );
pwm_left_i_382: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => pwm_left_reg_i_386_n_7,
      I1 => leftServo2_n_100,
      I2 => \^count_left_val_reg[31]_8\(0),
      I3 => \^count_left_val_reg[31]_3\(0),
      O => pwm_left_i_382_n_0
    );
pwm_left_i_383: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => pwm_left_reg_i_436_n_4,
      I1 => leftServo2_n_101,
      I2 => leftServo2_n_100,
      I3 => pwm_left_reg_i_386_n_7,
      O => pwm_left_i_383_n_0
    );
pwm_left_i_384: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => pwm_left_reg_i_436_n_5,
      I1 => leftServo2_n_102,
      I2 => leftServo2_n_101,
      I3 => pwm_left_reg_i_436_n_4,
      O => pwm_left_i_384_n_0
    );
pwm_left_i_387: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_99,
      I1 => leftServo2_n_101,
      I2 => leftServo2_n_93,
      O => pwm_left_i_387_n_0
    );
pwm_left_i_388: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_100,
      I1 => leftServo2_n_102,
      I2 => leftServo2_n_94,
      O => pwm_left_i_388_n_0
    );
pwm_left_i_389: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_101,
      I1 => leftServo2_n_103,
      I2 => leftServo2_n_95,
      O => pwm_left_i_389_n_0
    );
pwm_left_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(20),
      I1 => count_left_val_reg(21),
      O => pwm_left_i_39_n_0
    );
pwm_left_i_390: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_102,
      I1 => leftServo2_n_104,
      I2 => leftServo2_n_96,
      O => pwm_left_i_390_n_0
    );
pwm_left_i_391: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_93,
      I1 => leftServo2_n_101,
      I2 => leftServo2_n_99,
      I3 => leftServo2_n_100,
      I4 => leftServo2_n_98,
      I5 => leftServo2_n_92,
      O => pwm_left_i_391_n_0
    );
pwm_left_i_392: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_94,
      I1 => leftServo2_n_102,
      I2 => leftServo2_n_100,
      I3 => leftServo2_n_101,
      I4 => leftServo2_n_99,
      I5 => leftServo2_n_93,
      O => pwm_left_i_392_n_0
    );
pwm_left_i_393: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_95,
      I1 => leftServo2_n_103,
      I2 => leftServo2_n_101,
      I3 => leftServo2_n_102,
      I4 => leftServo2_n_100,
      I5 => leftServo2_n_94,
      O => pwm_left_i_393_n_0
    );
pwm_left_i_394: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_96,
      I1 => leftServo2_n_104,
      I2 => leftServo2_n_102,
      I3 => leftServo2_n_103,
      I4 => leftServo2_n_101,
      I5 => leftServo2_n_95,
      O => pwm_left_i_394_n_0
    );
pwm_left_i_395: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => leftServo2_n_105,
      O => pwm_left_i_395_n_0
    );
pwm_left_i_396: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => leftServo2_n_105,
      I1 => leftServo2_n_104,
      I2 => leftServo2_n_102,
      O => pwm_left_i_396_n_0
    );
pwm_left_i_397: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => leftServo2_n_103,
      I1 => leftServo2_n_105,
      O => pwm_left_i_397_n_0
    );
pwm_left_i_398: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => leftServo2_n_104,
      O => pwm_left_i_398_n_0
    );
pwm_left_i_399: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_91,
      I1 => leftServo2_n_93,
      I2 => leftServo2_n_89,
      O => pwm_left_i_399_n_0
    );
pwm_left_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002D"
    )
        port map (
      I0 => leftServo(18),
      I1 => Q(0),
      I2 => count_left_val_reg(18),
      I3 => count_left_val_reg(19),
      O => pwm_left_i_40_n_0
    );
pwm_left_i_400: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_92,
      I1 => leftServo2_n_94,
      I2 => leftServo2_n_90,
      O => pwm_left_i_400_n_0
    );
pwm_left_i_401: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_93,
      I1 => leftServo2_n_95,
      I2 => leftServo2_n_91,
      O => pwm_left_i_401_n_0
    );
pwm_left_i_402: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_94,
      I1 => leftServo2_n_96,
      I2 => leftServo2_n_92,
      O => pwm_left_i_402_n_0
    );
pwm_left_i_403: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_89,
      I1 => leftServo2_n_93,
      I2 => leftServo2_n_91,
      I3 => leftServo2_n_92,
      I4 => leftServo2_n_90,
      I5 => leftServo2_n_88,
      O => pwm_left_i_403_n_0
    );
pwm_left_i_404: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_90,
      I1 => leftServo2_n_94,
      I2 => leftServo2_n_92,
      I3 => leftServo2_n_93,
      I4 => leftServo2_n_91,
      I5 => leftServo2_n_89,
      O => pwm_left_i_404_n_0
    );
pwm_left_i_405: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_91,
      I1 => leftServo2_n_95,
      I2 => leftServo2_n_93,
      I3 => leftServo2_n_94,
      I4 => leftServo2_n_92,
      I5 => leftServo2_n_90,
      O => pwm_left_i_405_n_0
    );
pwm_left_i_406: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_92,
      I1 => leftServo2_n_96,
      I2 => leftServo2_n_94,
      I3 => leftServo2_n_95,
      I4 => leftServo2_n_93,
      I5 => leftServo2_n_91,
      O => pwm_left_i_406_n_0
    );
pwm_left_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"39300009"
    )
        port map (
      I0 => leftServo(16),
      I1 => count_left_val_reg(16),
      I2 => Q(0),
      I3 => leftServo(17),
      I4 => count_left_val_reg(17),
      O => pwm_left_i_41_n_0
    );
pwm_left_i_421: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_left_reg_i_354_n_7,
      I1 => leftServo2_n_98,
      O => pwm_left_i_421_n_0
    );
pwm_left_i_422: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => pwm_left_reg_i_407_n_4,
      I1 => leftServo2_n_99,
      O => pwm_left_i_422_n_0
    );
pwm_left_i_423: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_left_reg_i_407_n_5,
      I1 => leftServo2_n_100,
      O => pwm_left_i_423_n_0
    );
pwm_left_i_424: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => pwm_left_reg_i_407_n_6,
      I1 => leftServo2_n_101,
      O => pwm_left_i_424_n_0
    );
pwm_left_i_425: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => leftServo2_n_98,
      I1 => pwm_left_reg_i_354_n_7,
      I2 => pwm_left_reg_i_354_n_6,
      I3 => leftServo2_n_97,
      O => pwm_left_i_425_n_0
    );
pwm_left_i_426: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => leftServo2_n_99,
      I1 => pwm_left_reg_i_407_n_4,
      I2 => pwm_left_reg_i_354_n_7,
      I3 => leftServo2_n_98,
      O => pwm_left_i_426_n_0
    );
pwm_left_i_427: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => leftServo2_n_100,
      I1 => pwm_left_reg_i_407_n_5,
      I2 => pwm_left_reg_i_407_n_4,
      I3 => leftServo2_n_99,
      O => pwm_left_i_427_n_0
    );
pwm_left_i_428: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => leftServo2_n_101,
      I1 => pwm_left_reg_i_407_n_6,
      I2 => pwm_left_reg_i_407_n_5,
      I3 => leftServo2_n_100,
      O => pwm_left_i_428_n_0
    );
pwm_left_i_429: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pwm_left_reg_i_436_n_6,
      I1 => leftServo2_n_103,
      O => pwm_left_i_429_n_0
    );
pwm_left_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(20),
      I1 => count_left_val_reg(21),
      O => pwm_left_i_43_n_0
    );
pwm_left_i_430: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pwm_left_reg_i_436_n_7,
      I1 => leftServo2_n_104,
      O => pwm_left_i_430_n_0
    );
pwm_left_i_431: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pwm_left_reg_i_469_n_4,
      I1 => leftServo2_n_105,
      O => pwm_left_i_431_n_0
    );
pwm_left_i_432: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => pwm_left_reg_i_436_n_6,
      I1 => leftServo2_n_103,
      I2 => leftServo2_n_102,
      I3 => pwm_left_reg_i_436_n_5,
      O => pwm_left_i_432_n_0
    );
pwm_left_i_433: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => pwm_left_reg_i_436_n_7,
      I1 => leftServo2_n_104,
      I2 => leftServo2_n_103,
      I3 => pwm_left_reg_i_436_n_6,
      O => pwm_left_i_433_n_0
    );
pwm_left_i_434: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => pwm_left_reg_i_469_n_4,
      I1 => leftServo2_n_105,
      I2 => leftServo2_n_104,
      I3 => pwm_left_reg_i_436_n_7,
      O => pwm_left_i_434_n_0
    );
pwm_left_i_435: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pwm_left_reg_i_469_n_4,
      I1 => leftServo2_n_105,
      O => pwm_left_i_435_n_0
    );
pwm_left_i_437: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_103,
      I1 => leftServo2_n_105,
      I2 => leftServo2_n_97,
      O => pwm_left_i_437_n_0
    );
pwm_left_i_438: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => leftServo2_n_105,
      I1 => leftServo2_n_103,
      I2 => leftServo2_n_97,
      O => pwm_left_i_438_n_0
    );
pwm_left_i_439: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => leftServo2_n_99,
      I1 => leftServo2_n_105,
      O => pwm_left_i_439_n_0
    );
pwm_left_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => count_left_val_reg(18),
      I1 => count_left_val_reg(19),
      O => pwm_left_i_44_n_0
    );
pwm_left_i_440: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_97,
      I1 => leftServo2_n_105,
      I2 => leftServo2_n_103,
      I3 => leftServo2_n_104,
      I4 => leftServo2_n_102,
      I5 => leftServo2_n_96,
      O => pwm_left_i_440_n_0
    );
pwm_left_i_441: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => leftServo2_n_105,
      I1 => leftServo2_n_103,
      I2 => leftServo2_n_97,
      I3 => leftServo2_n_104,
      I4 => leftServo2_n_98,
      O => pwm_left_i_441_n_0
    );
pwm_left_i_442: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => leftServo2_n_105,
      I1 => leftServo2_n_99,
      I2 => leftServo2_n_104,
      I3 => leftServo2_n_98,
      O => pwm_left_i_442_n_0
    );
pwm_left_i_443: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => leftServo2_n_99,
      I1 => leftServo2_n_105,
      O => pwm_left_i_443_n_0
    );
pwm_left_i_444: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_95,
      I1 => leftServo2_n_97,
      I2 => leftServo2_n_93,
      O => pwm_left_i_444_n_0
    );
pwm_left_i_445: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_96,
      I1 => leftServo2_n_98,
      I2 => leftServo2_n_94,
      O => pwm_left_i_445_n_0
    );
pwm_left_i_446: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_97,
      I1 => leftServo2_n_99,
      I2 => leftServo2_n_95,
      O => pwm_left_i_446_n_0
    );
pwm_left_i_447: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_98,
      I1 => leftServo2_n_100,
      I2 => leftServo2_n_96,
      O => pwm_left_i_447_n_0
    );
pwm_left_i_448: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_93,
      I1 => leftServo2_n_97,
      I2 => leftServo2_n_95,
      I3 => leftServo2_n_96,
      I4 => leftServo2_n_94,
      I5 => leftServo2_n_92,
      O => pwm_left_i_448_n_0
    );
pwm_left_i_449: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_94,
      I1 => leftServo2_n_98,
      I2 => leftServo2_n_96,
      I3 => leftServo2_n_97,
      I4 => leftServo2_n_95,
      I5 => leftServo2_n_93,
      O => pwm_left_i_449_n_0
    );
pwm_left_i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(17),
      O => pwm_left_i_45_n_0
    );
pwm_left_i_450: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_95,
      I1 => leftServo2_n_99,
      I2 => leftServo2_n_97,
      I3 => leftServo2_n_98,
      I4 => leftServo2_n_96,
      I5 => leftServo2_n_94,
      O => pwm_left_i_450_n_0
    );
pwm_left_i_451: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_96,
      I1 => leftServo2_n_100,
      I2 => leftServo2_n_98,
      I3 => leftServo2_n_99,
      I4 => leftServo2_n_97,
      I5 => leftServo2_n_95,
      O => pwm_left_i_451_n_0
    );
pwm_left_i_453: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(0),
      I1 => \^count_left_val_reg[0]_0\(1),
      O => pwm_left_i_453_n_0
    );
pwm_left_i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(15),
      O => pwm_left_i_46_n_0
    );
pwm_left_i_462: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => pwm_left_reg_i_407_n_7,
      I1 => leftServo2_n_102,
      O => pwm_left_i_462_n_0
    );
pwm_left_i_463: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count_left_val_reg[0]_0\(0),
      I1 => leftServo2_n_103,
      O => pwm_left_i_463_n_0
    );
pwm_left_i_464: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o\(0),
      I1 => leftServo2_n_104,
      O => pwm_left_i_464_n_0
    );
pwm_left_i_465: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => leftServo2_n_102,
      I1 => pwm_left_reg_i_407_n_7,
      I2 => pwm_left_reg_i_407_n_6,
      I3 => leftServo2_n_101,
      O => pwm_left_i_465_n_0
    );
pwm_left_i_466: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => leftServo2_n_103,
      I1 => \^count_left_val_reg[0]_0\(0),
      I2 => pwm_left_reg_i_407_n_7,
      I3 => leftServo2_n_102,
      O => pwm_left_i_466_n_0
    );
pwm_left_i_467: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => leftServo2_n_104,
      I1 => \^o\(0),
      I2 => \^count_left_val_reg[0]_0\(0),
      I3 => leftServo2_n_103,
      O => pwm_left_i_467_n_0
    );
pwm_left_i_468: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => leftServo2_n_104,
      I1 => \^o\(0),
      O => pwm_left_i_468_n_0
    );
pwm_left_i_47: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_left_val_reg(20),
      I1 => count_left_val_reg(21),
      O => pwm_left_i_47_n_0
    );
pwm_left_i_470: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_99,
      I1 => leftServo2_n_101,
      I2 => leftServo2_n_97,
      O => pwm_left_i_470_n_0
    );
pwm_left_i_471: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_100,
      I1 => leftServo2_n_102,
      I2 => leftServo2_n_98,
      O => pwm_left_i_471_n_0
    );
pwm_left_i_472: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_101,
      I1 => leftServo2_n_103,
      I2 => leftServo2_n_99,
      O => pwm_left_i_472_n_0
    );
pwm_left_i_473: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_102,
      I1 => leftServo2_n_104,
      I2 => leftServo2_n_100,
      O => pwm_left_i_473_n_0
    );
pwm_left_i_474: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_97,
      I1 => leftServo2_n_101,
      I2 => leftServo2_n_99,
      I3 => leftServo2_n_100,
      I4 => leftServo2_n_98,
      I5 => leftServo2_n_96,
      O => pwm_left_i_474_n_0
    );
pwm_left_i_475: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_98,
      I1 => leftServo2_n_102,
      I2 => leftServo2_n_100,
      I3 => leftServo2_n_101,
      I4 => leftServo2_n_99,
      I5 => leftServo2_n_97,
      O => pwm_left_i_475_n_0
    );
pwm_left_i_476: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_99,
      I1 => leftServo2_n_103,
      I2 => leftServo2_n_101,
      I3 => leftServo2_n_102,
      I4 => leftServo2_n_100,
      I5 => leftServo2_n_98,
      O => pwm_left_i_476_n_0
    );
pwm_left_i_477: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_100,
      I1 => leftServo2_n_104,
      I2 => leftServo2_n_102,
      I3 => leftServo2_n_103,
      I4 => leftServo2_n_101,
      I5 => leftServo2_n_99,
      O => pwm_left_i_477_n_0
    );
pwm_left_i_478: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => leftServo2_n_103,
      I1 => leftServo2_n_105,
      I2 => leftServo2_n_101,
      O => pwm_left_i_478_n_0
    );
pwm_left_i_479: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => leftServo2_n_105,
      I1 => leftServo2_n_103,
      I2 => leftServo2_n_101,
      O => pwm_left_i_479_n_0
    );
pwm_left_i_48: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => count_left_val_reg(18),
      I1 => count_left_val_reg(19),
      O => pwm_left_i_48_n_0
    );
pwm_left_i_480: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => leftServo2_n_103,
      I1 => leftServo2_n_105,
      O => pwm_left_i_480_n_0
    );
pwm_left_i_481: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => leftServo2_n_101,
      I1 => leftServo2_n_105,
      I2 => leftServo2_n_103,
      I3 => leftServo2_n_104,
      I4 => leftServo2_n_102,
      I5 => leftServo2_n_100,
      O => pwm_left_i_481_n_0
    );
pwm_left_i_482: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => leftServo2_n_105,
      I1 => leftServo2_n_103,
      I2 => leftServo2_n_101,
      I3 => leftServo2_n_104,
      I4 => leftServo2_n_102,
      O => pwm_left_i_482_n_0
    );
pwm_left_i_483: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => leftServo2_n_105,
      I1 => leftServo2_n_103,
      I2 => leftServo2_n_104,
      I3 => leftServo2_n_102,
      O => pwm_left_i_483_n_0
    );
pwm_left_i_484: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => leftServo2_n_103,
      I1 => leftServo2_n_105,
      O => pwm_left_i_484_n_0
    );
pwm_left_i_49: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_left_val_reg(17),
      I1 => count_left_val_reg(16),
      O => pwm_left_i_49_n_0
    );
pwm_left_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_left_val_reg(15),
      I1 => count_left_val_reg(14),
      O => pwm_left_i_50_n_0
    );
pwm_left_i_52: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2F0002"
    )
        port map (
      I0 => count_left_val_reg(14),
      I1 => leftServo(14),
      I2 => leftServo(15),
      I3 => Q(0),
      I4 => count_left_val_reg(15),
      O => pwm_left_i_52_n_0
    );
pwm_left_i_53: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2FAA02"
    )
        port map (
      I0 => count_left_val_reg(12),
      I1 => leftServo(12),
      I2 => leftServo(13),
      I3 => Q(0),
      I4 => count_left_val_reg(13),
      O => pwm_left_i_53_n_0
    );
pwm_left_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AF0002"
    )
        port map (
      I0 => count_left_val_reg(10),
      I1 => leftServo(10),
      I2 => Q(0),
      I3 => leftServo(11),
      I4 => count_left_val_reg(11),
      O => pwm_left_i_54_n_0
    );
pwm_left_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2F0002"
    )
        port map (
      I0 => count_left_val_reg(8),
      I1 => leftServo(8),
      I2 => leftServo(9),
      I3 => Q(0),
      I4 => count_left_val_reg(9),
      O => pwm_left_i_55_n_0
    );
pwm_left_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A9009"
    )
        port map (
      I0 => count_left_val_reg(14),
      I1 => leftServo(14),
      I2 => count_left_val_reg(15),
      I3 => leftServo(15),
      I4 => Q(0),
      O => pwm_left_i_56_n_0
    );
pwm_left_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05059009"
    )
        port map (
      I0 => count_left_val_reg(12),
      I1 => leftServo(12),
      I2 => count_left_val_reg(13),
      I3 => leftServo(13),
      I4 => Q(0),
      O => pwm_left_i_57_n_0
    );
pwm_left_i_58: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50905009"
    )
        port map (
      I0 => count_left_val_reg(10),
      I1 => leftServo(10),
      I2 => count_left_val_reg(11),
      I3 => Q(0),
      I4 => leftServo(11),
      O => pwm_left_i_58_n_0
    );
pwm_left_i_59: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A9009"
    )
        port map (
      I0 => count_left_val_reg(8),
      I1 => leftServo(8),
      I2 => count_left_val_reg(9),
      I3 => leftServo(9),
      I4 => Q(0),
      O => pwm_left_i_59_n_0
    );
pwm_left_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(30),
      I1 => count_left_val_reg(31),
      O => pwm_left_i_6_n_0
    );
pwm_left_i_62: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03032F02"
    )
        port map (
      I0 => leftServo(14),
      I1 => count_left_val_reg(14),
      I2 => count_left_val_reg(15),
      I3 => leftServo(15),
      I4 => Q(0),
      O => pwm_left_i_62_n_0
    );
pwm_left_i_63: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002F02"
    )
        port map (
      I0 => leftServo(12),
      I1 => count_left_val_reg(12),
      I2 => count_left_val_reg(13),
      I3 => leftServo(13),
      I4 => Q(0),
      O => pwm_left_i_63_n_0
    );
pwm_left_i_64: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F2F0F02"
    )
        port map (
      I0 => leftServo(10),
      I1 => count_left_val_reg(10),
      I2 => count_left_val_reg(11),
      I3 => Q(0),
      I4 => leftServo(11),
      O => pwm_left_i_64_n_0
    );
pwm_left_i_65: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03032F02"
    )
        port map (
      I0 => leftServo(8),
      I1 => count_left_val_reg(8),
      I2 => count_left_val_reg(9),
      I3 => leftServo(9),
      I4 => Q(0),
      O => pwm_left_i_65_n_0
    );
pwm_left_i_66: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0090CC09"
    )
        port map (
      I0 => leftServo(14),
      I1 => count_left_val_reg(14),
      I2 => leftServo(15),
      I3 => Q(0),
      I4 => count_left_val_reg(15),
      O => pwm_left_i_66_n_0
    );
pwm_left_i_67: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00903309"
    )
        port map (
      I0 => leftServo(12),
      I1 => count_left_val_reg(12),
      I2 => leftServo(13),
      I3 => Q(0),
      I4 => count_left_val_reg(13),
      O => pwm_left_i_67_n_0
    );
pwm_left_i_68: unisim.vcomponents.LUT5
    generic map(
      INIT => X"39300009"
    )
        port map (
      I0 => leftServo(10),
      I1 => count_left_val_reg(10),
      I2 => Q(0),
      I3 => leftServo(11),
      I4 => count_left_val_reg(11),
      O => pwm_left_i_68_n_0
    );
pwm_left_i_69: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0090CC09"
    )
        port map (
      I0 => leftServo(8),
      I1 => count_left_val_reg(8),
      I2 => leftServo(9),
      I3 => Q(0),
      I4 => count_left_val_reg(9),
      O => pwm_left_i_69_n_0
    );
pwm_left_i_70: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(10),
      I1 => count_left_val_reg(11),
      O => pwm_left_i_70_n_0
    );
pwm_left_i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(7),
      O => pwm_left_i_71_n_0
    );
pwm_left_i_72: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(12),
      I1 => count_left_val_reg(13),
      O => pwm_left_i_72_n_0
    );
pwm_left_i_73: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_left_val_reg(10),
      I1 => count_left_val_reg(11),
      O => pwm_left_i_73_n_0
    );
pwm_left_i_74: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_left_val_reg(8),
      I1 => count_left_val_reg(9),
      O => pwm_left_i_74_n_0
    );
pwm_left_i_75: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_left_val_reg(7),
      I1 => count_left_val_reg(6),
      O => pwm_left_i_75_n_0
    );
pwm_left_i_76: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0002"
    )
        port map (
      I0 => count_left_val_reg(6),
      I1 => leftServo(6),
      I2 => Q(0),
      I3 => leftServo(7),
      I4 => count_left_val_reg(7),
      O => pwm_left_i_76_n_0
    );
pwm_left_i_77: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0002"
    )
        port map (
      I0 => count_left_val_reg(4),
      I1 => leftServo(4),
      I2 => Q(0),
      I3 => leftServo(5),
      I4 => count_left_val_reg(5),
      O => pwm_left_i_77_n_0
    );
pwm_left_i_78: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2F2202"
    )
        port map (
      I0 => count_left_val_reg(2),
      I1 => count_left_var(2),
      I2 => leftServo(3),
      I3 => Q(0),
      I4 => count_left_val_reg(3),
      O => pwm_left_i_78_n_0
    );
pwm_left_i_79: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => count_left_val_reg(0),
      I1 => count_left_var(0),
      I2 => count_left_var(1),
      I3 => count_left_val_reg(1),
      O => pwm_left_i_79_n_0
    );
pwm_left_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_left_val_reg(30),
      I1 => count_left_val_reg(31),
      O => pwm_left_i_8_n_0
    );
pwm_left_i_80: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A090A009"
    )
        port map (
      I0 => count_left_val_reg(6),
      I1 => leftServo(6),
      I2 => count_left_val_reg(7),
      I3 => Q(0),
      I4 => leftServo(7),
      O => pwm_left_i_80_n_0
    );
pwm_left_i_81: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A090A009"
    )
        port map (
      I0 => count_left_val_reg(4),
      I1 => leftServo(4),
      I2 => count_left_val_reg(5),
      I3 => Q(0),
      I4 => leftServo(5),
      O => pwm_left_i_81_n_0
    );
pwm_left_i_82: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09099009"
    )
        port map (
      I0 => count_left_val_reg(2),
      I1 => count_left_var(2),
      I2 => count_left_val_reg(3),
      I3 => leftServo(3),
      I4 => Q(0),
      O => pwm_left_i_82_n_0
    );
pwm_left_i_83: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_left_val_reg(0),
      I1 => count_left_var(0),
      I2 => count_left_val_reg(1),
      I3 => count_left_var(1),
      O => pwm_left_i_83_n_0
    );
pwm_left_i_86: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FF5D"
    )
        port map (
      I0 => leftServo2_0(1),
      I1 => pwm_left_reg_i_110_n_7,
      I2 => leftServo2_n_82,
      I3 => pwm_left_reg_i_111_n_1,
      I4 => \^count_left_val_reg[31]_0\(0),
      O => pwm_left_i_86_n_0
    );
pwm_left_i_87: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^count_left_val_reg[31]_1\(3),
      I1 => pwm_left_reg_i_111_n_1,
      I2 => leftServo2_n_82,
      I3 => pwm_left_reg_i_110_n_7,
      I4 => leftServo2_0(0),
      O => leftServo1(16)
    );
pwm_left_i_88: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^count_left_val_reg[31]_1\(2),
      I1 => pwm_left_reg_i_111_n_1,
      I2 => leftServo2_n_82,
      I3 => pwm_left_reg_i_110_n_7,
      I4 => leftServo2_1(3),
      O => leftServo1(15)
    );
pwm_left_i_89: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F2F3F02"
    )
        port map (
      I0 => leftServo(6),
      I1 => count_left_val_reg(6),
      I2 => count_left_val_reg(7),
      I3 => Q(0),
      I4 => leftServo(7),
      O => pwm_left_i_89_n_0
    );
pwm_left_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_left_val_reg(28),
      I1 => count_left_val_reg(29),
      O => pwm_left_i_9_n_0
    );
pwm_left_i_90: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F2F3F02"
    )
        port map (
      I0 => leftServo(4),
      I1 => count_left_val_reg(4),
      I2 => count_left_val_reg(5),
      I3 => Q(0),
      I4 => leftServo(5),
      O => pwm_left_i_90_n_0
    );
pwm_left_i_91: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02022F02"
    )
        port map (
      I0 => count_left_var(2),
      I1 => count_left_val_reg(2),
      I2 => count_left_val_reg(3),
      I3 => leftServo(3),
      I4 => Q(0),
      O => pwm_left_i_91_n_0
    );
pwm_left_i_92: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => count_left_var(0),
      I1 => count_left_val_reg(0),
      I2 => count_left_val_reg(1),
      I3 => count_left_var(1),
      O => pwm_left_i_92_n_0
    );
pwm_left_i_93: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C9C00009"
    )
        port map (
      I0 => leftServo(6),
      I1 => count_left_val_reg(6),
      I2 => Q(0),
      I3 => leftServo(7),
      I4 => count_left_val_reg(7),
      O => pwm_left_i_93_n_0
    );
pwm_left_i_94: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C9C00009"
    )
        port map (
      I0 => leftServo(4),
      I1 => count_left_val_reg(4),
      I2 => Q(0),
      I3 => leftServo(5),
      I4 => count_left_val_reg(5),
      O => pwm_left_i_94_n_0
    );
pwm_left_i_95: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00909909"
    )
        port map (
      I0 => count_left_var(2),
      I1 => count_left_val_reg(2),
      I2 => leftServo(3),
      I3 => Q(0),
      I4 => count_left_val_reg(3),
      O => pwm_left_i_95_n_0
    );
pwm_left_i_96: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_left_var(0),
      I1 => count_left_val_reg(0),
      I2 => count_left_var(1),
      I3 => count_left_val_reg(1),
      O => pwm_left_i_96_n_0
    );
pwm_left_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAE00A2"
    )
        port map (
      I0 => leftServo2_4(2),
      I1 => pwm_left_reg_i_110_n_7,
      I2 => leftServo2_n_82,
      I3 => pwm_left_reg_i_111_n_1,
      I4 => \^count_left_val_reg[0]_0\(1),
      I5 => Q(0),
      O => count_left_var(2)
    );
pwm_left_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAE00A2"
    )
        port map (
      I0 => leftServo2_4(0),
      I1 => pwm_left_reg_i_110_n_7,
      I2 => leftServo2_n_82,
      I3 => pwm_left_reg_i_111_n_1,
      I4 => \^o\(0),
      I5 => Q(0),
      O => count_left_var(0)
    );
pwm_left_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => pwm_left_i_1_n_0,
      Q => \^s00_pwm_left\,
      R => '0'
    );
pwm_left_reg_i_110: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_126_n_0,
      CO(3 downto 0) => NLW_pwm_left_reg_i_110_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_pwm_left_reg_i_110_O_UNCONNECTED(3 downto 1),
      O(0) => pwm_left_reg_i_110_n_7,
      S(3 downto 1) => B"000",
      S(0) => leftServo2_24(0)
    );
pwm_left_reg_i_111: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_128_n_0,
      CO(3) => NLW_pwm_left_reg_i_111_CO_UNCONNECTED(3),
      CO(2) => pwm_left_reg_i_111_n_1,
      CO(1) => pwm_left_reg_i_111_n_2,
      CO(0) => pwm_left_reg_i_111_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => pwm_left_i_129_n_0,
      DI(1) => pwm_left_i_130_n_0,
      DI(0) => pwm_left_i_131_n_0,
      O(3 downto 0) => NLW_pwm_left_reg_i_111_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => pwm_left_i_132_n_0,
      S(1) => pwm_left_i_133_n_0,
      S(0) => pwm_left_i_134_n_0
    );
pwm_left_reg_i_112: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_113_n_0,
      CO(3 downto 0) => NLW_pwm_left_reg_i_112_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_pwm_left_reg_i_112_O_UNCONNECTED(3 downto 1),
      O(0) => \^count_left_val_reg[31]_0\(0),
      S(3 downto 1) => B"000",
      S(0) => pwm_left_i_135_n_0
    );
pwm_left_reg_i_113: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_122_n_0,
      CO(3) => pwm_left_reg_i_113_n_0,
      CO(2) => pwm_left_reg_i_113_n_1,
      CO(1) => pwm_left_reg_i_113_n_2,
      CO(0) => pwm_left_reg_i_113_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_136_n_0,
      DI(2) => pwm_left_i_137_n_0,
      DI(1) => pwm_left_i_138_n_0,
      DI(0) => pwm_left_i_139_n_0,
      O(3 downto 0) => \^count_left_val_reg[31]_1\(3 downto 0),
      S(3) => pwm_left_i_140_n_0,
      S(2) => pwm_left_i_141_n_0,
      S(1) => pwm_left_i_142_n_0,
      S(0) => pwm_left_i_143_n_0
    );
pwm_left_reg_i_120: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_121_n_0,
      CO(3) => pwm_left_reg_i_120_n_0,
      CO(2) => pwm_left_reg_i_120_n_1,
      CO(1) => pwm_left_reg_i_120_n_2,
      CO(0) => pwm_left_reg_i_120_n_3,
      CYINIT => '0',
      DI(3 downto 0) => leftServo2_11(3 downto 0),
      O(3 downto 0) => \^count_left_val_reg[0]_0\(3 downto 0),
      S(3 downto 0) => leftServo2_12(3 downto 0)
    );
pwm_left_reg_i_121: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_153_n_0,
      CO(3) => pwm_left_reg_i_121_n_0,
      CO(2) => pwm_left_reg_i_121_n_1,
      CO(1) => pwm_left_reg_i_121_n_2,
      CO(0) => pwm_left_reg_i_121_n_3,
      CYINIT => '0',
      DI(3 downto 0) => leftServo2_9(3 downto 0),
      O(3) => \^o\(0),
      O(2 downto 0) => NLW_pwm_left_reg_i_121_O_UNCONNECTED(2 downto 0),
      S(3 downto 0) => leftServo2_10(3 downto 0)
    );
pwm_left_reg_i_122: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_124_n_0,
      CO(3) => pwm_left_reg_i_122_n_0,
      CO(2) => pwm_left_reg_i_122_n_1,
      CO(1) => pwm_left_reg_i_122_n_2,
      CO(0) => pwm_left_reg_i_122_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_162_n_0,
      DI(2) => pwm_left_i_163_n_0,
      DI(1) => pwm_left_i_164_n_0,
      DI(0) => pwm_left_i_165_n_0,
      O(3 downto 0) => \^count_left_val_reg[31]_2\(3 downto 0),
      S(3) => pwm_left_i_166_n_0,
      S(2) => pwm_left_i_167_n_0,
      S(1) => pwm_left_i_168_n_0,
      S(0) => pwm_left_i_169_n_0
    );
pwm_left_reg_i_124: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_120_n_0,
      CO(3) => pwm_left_reg_i_124_n_0,
      CO(2) => pwm_left_reg_i_124_n_1,
      CO(1) => pwm_left_reg_i_124_n_2,
      CO(0) => pwm_left_reg_i_124_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_170_n_0,
      DI(2) => pwm_left_i_171_n_0,
      DI(1) => pwm_left_i_172_n_0,
      DI(0) => leftServo2_13(0),
      O(3 downto 0) => \^count_left_val_reg[0]_1\(3 downto 0),
      S(3) => pwm_left_i_174_n_0,
      S(2) => pwm_left_i_175_n_0,
      S(1) => pwm_left_i_176_n_0,
      S(0) => pwm_left_i_177_n_0
    );
pwm_left_reg_i_126: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_178_n_0,
      CO(3) => pwm_left_reg_i_126_n_0,
      CO(2) => pwm_left_reg_i_126_n_1,
      CO(1) => pwm_left_reg_i_126_n_2,
      CO(0) => pwm_left_reg_i_126_n_3,
      CYINIT => '0',
      DI(3 downto 0) => leftServo2_22(3 downto 0),
      O(3) => pwm_left_reg_i_126_n_4,
      O(2) => pwm_left_reg_i_126_n_5,
      O(1) => pwm_left_reg_i_126_n_6,
      O(0) => pwm_left_reg_i_126_n_7,
      S(3 downto 0) => leftServo2_23(3 downto 0)
    );
pwm_left_reg_i_128: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_187_n_0,
      CO(3) => pwm_left_reg_i_128_n_0,
      CO(2) => pwm_left_reg_i_128_n_1,
      CO(1) => pwm_left_reg_i_128_n_2,
      CO(0) => pwm_left_reg_i_128_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_188_n_0,
      DI(2) => pwm_left_i_189_n_0,
      DI(1) => pwm_left_i_190_n_0,
      DI(0) => pwm_left_i_191_n_0,
      O(3 downto 0) => NLW_pwm_left_reg_i_128_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_left_i_192_n_0,
      S(2) => pwm_left_i_193_n_0,
      S(1) => pwm_left_i_194_n_0,
      S(0) => pwm_left_i_195_n_0
    );
pwm_left_reg_i_153: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_205_n_0,
      CO(3) => pwm_left_reg_i_153_n_0,
      CO(2) => pwm_left_reg_i_153_n_1,
      CO(1) => pwm_left_reg_i_153_n_2,
      CO(0) => pwm_left_reg_i_153_n_3,
      CYINIT => '0',
      DI(3 downto 0) => leftServo2_7(3 downto 0),
      O(3 downto 0) => NLW_pwm_left_reg_i_153_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => leftServo2_8(3 downto 0)
    );
pwm_left_reg_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_35_n_0,
      CO(3) => pwm_left_reg_i_16_n_0,
      CO(2) => pwm_left_reg_i_16_n_1,
      CO(1) => pwm_left_reg_i_16_n_2,
      CO(0) => pwm_left_reg_i_16_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pwm_left_i_36_n_0,
      DI(0) => pwm_left_i_37_n_0,
      O(3 downto 0) => NLW_pwm_left_reg_i_16_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_left_i_38_n_0,
      S(2) => pwm_left_i_39_n_0,
      S(1) => pwm_left_i_40_n_0,
      S(0) => pwm_left_i_41_n_0
    );
pwm_left_reg_i_178: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_219_n_0,
      CO(3) => pwm_left_reg_i_178_n_0,
      CO(2) => pwm_left_reg_i_178_n_1,
      CO(1) => pwm_left_reg_i_178_n_2,
      CO(0) => pwm_left_reg_i_178_n_3,
      CYINIT => '0',
      DI(3 downto 0) => leftServo2_20(3 downto 0),
      O(3) => pwm_left_reg_i_178_n_4,
      O(2) => pwm_left_reg_i_178_n_5,
      O(1) => pwm_left_reg_i_178_n_6,
      O(0) => pwm_left_reg_i_178_n_7,
      S(3 downto 0) => leftServo2_21(3 downto 0)
    );
pwm_left_reg_i_187: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_231_n_0,
      CO(3) => pwm_left_reg_i_187_n_0,
      CO(2) => pwm_left_reg_i_187_n_1,
      CO(1) => pwm_left_reg_i_187_n_2,
      CO(0) => pwm_left_reg_i_187_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_232_n_0,
      DI(2) => pwm_left_i_233_n_0,
      DI(1) => pwm_left_i_234_n_0,
      DI(0) => pwm_left_i_235_n_0,
      O(3 downto 0) => NLW_pwm_left_reg_i_187_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_left_i_236_n_0,
      S(2) => pwm_left_i_237_n_0,
      S(1) => pwm_left_i_238_n_0,
      S(0) => pwm_left_i_239_n_0
    );
pwm_left_reg_i_196: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_199_n_0,
      CO(3) => NLW_pwm_left_reg_i_196_CO_UNCONNECTED(3),
      CO(2) => pwm_left_reg_i_196_n_1,
      CO(1) => pwm_left_reg_i_196_n_2,
      CO(0) => pwm_left_reg_i_196_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => leftServo2_n_83,
      DI(1) => pwm_left_i_240_n_0,
      DI(0) => pwm_left_i_241_n_0,
      O(3) => pwm_left_reg_i_196_n_4,
      O(2) => pwm_left_reg_i_196_n_5,
      O(1) => pwm_left_reg_i_196_n_6,
      O(0) => pwm_left_reg_i_196_n_7,
      S(3) => pwm_left_i_242_n_0,
      S(2) => pwm_left_i_243_n_0,
      S(1) => pwm_left_i_244_n_0,
      S(0) => pwm_left_i_245_n_0
    );
pwm_left_reg_i_197: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_217_n_0,
      CO(3) => pwm_left_reg_i_197_n_0,
      CO(2) => NLW_pwm_left_reg_i_197_CO_UNCONNECTED(2),
      CO(1) => pwm_left_reg_i_197_n_2,
      CO(0) => pwm_left_reg_i_197_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => leftServo2_n_82,
      DI(1) => leftServo2_n_83,
      DI(0) => pwm_left_i_246_n_0,
      O(3) => NLW_pwm_left_reg_i_197_O_UNCONNECTED(3),
      O(2) => pwm_left_reg_i_197_n_5,
      O(1) => pwm_left_reg_i_197_n_6,
      O(0) => pwm_left_reg_i_197_n_7,
      S(3) => '1',
      S(2) => pwm_left_i_247_n_0,
      S(1) => pwm_left_i_248_n_0,
      S(0) => pwm_left_i_249_n_0
    );
pwm_left_reg_i_198: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_204_n_0,
      CO(3) => pwm_left_reg_i_198_n_0,
      CO(2) => NLW_pwm_left_reg_i_198_CO_UNCONNECTED(2),
      CO(1) => pwm_left_reg_i_198_n_2,
      CO(0) => pwm_left_reg_i_198_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => leftServo2_n_82,
      DI(1) => leftServo2_n_83,
      DI(0) => pwm_left_i_250_n_0,
      O(3) => NLW_pwm_left_reg_i_198_O_UNCONNECTED(3),
      O(2 downto 0) => \count_left_val_reg[31]_7\(2 downto 0),
      S(3) => '1',
      S(2) => pwm_left_i_251_n_0,
      S(1) => pwm_left_i_252_n_0,
      S(0) => pwm_left_i_253_n_0
    );
pwm_left_reg_i_199: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_218_n_0,
      CO(3) => pwm_left_reg_i_199_n_0,
      CO(2) => pwm_left_reg_i_199_n_1,
      CO(1) => pwm_left_reg_i_199_n_2,
      CO(0) => pwm_left_reg_i_199_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_254_n_0,
      DI(2) => pwm_left_i_255_n_0,
      DI(1) => pwm_left_i_256_n_0,
      DI(0) => pwm_left_i_257_n_0,
      O(3) => pwm_left_reg_i_199_n_4,
      O(2) => pwm_left_reg_i_199_n_5,
      O(1) => pwm_left_reg_i_199_n_6,
      O(0) => pwm_left_reg_i_199_n_7,
      S(3) => pwm_left_i_258_n_0,
      S(2) => pwm_left_i_259_n_0,
      S(1) => pwm_left_i_260_n_0,
      S(0) => pwm_left_i_261_n_0
    );
pwm_left_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_5_n_0,
      CO(3 downto 1) => NLW_pwm_left_reg_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => pwm_left1,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => count_left_val_reg(31),
      O(3 downto 0) => NLW_pwm_left_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => pwm_left_i_6_n_0
    );
pwm_left_reg_i_200: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_203_n_0,
      CO(3) => pwm_left_reg_i_200_n_0,
      CO(2) => pwm_left_reg_i_200_n_1,
      CO(1) => pwm_left_reg_i_200_n_2,
      CO(0) => pwm_left_reg_i_200_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_262_n_0,
      DI(2) => pwm_left_i_263_n_0,
      DI(1) => pwm_left_i_264_n_0,
      DI(0) => pwm_left_i_265_n_0,
      O(3) => pwm_left_reg_i_200_n_4,
      O(2 downto 0) => \count_left_val_reg[31]_16\(2 downto 0),
      S(3) => pwm_left_i_266_n_0,
      S(2) => pwm_left_i_267_n_0,
      S(1) => pwm_left_i_268_n_0,
      S(0) => pwm_left_i_269_n_0
    );
pwm_left_reg_i_201: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_202_n_0,
      CO(3) => pwm_left_reg_i_201_n_0,
      CO(2) => pwm_left_reg_i_201_n_1,
      CO(1) => pwm_left_reg_i_201_n_2,
      CO(0) => pwm_left_reg_i_201_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_270_n_0,
      DI(2) => pwm_left_i_271_n_0,
      DI(1) => pwm_left_i_272_n_0,
      DI(0) => pwm_left_i_273_n_0,
      O(3) => pwm_left_reg_i_201_n_4,
      O(2) => pwm_left_reg_i_201_n_5,
      O(1 downto 0) => \count_left_val_reg[31]_12\(1 downto 0),
      S(3) => pwm_left_i_274_n_0,
      S(2) => pwm_left_i_275_n_0,
      S(1) => pwm_left_i_276_n_0,
      S(0) => pwm_left_i_277_n_0
    );
pwm_left_reg_i_202: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_214_n_0,
      CO(3) => pwm_left_reg_i_202_n_0,
      CO(2) => pwm_left_reg_i_202_n_1,
      CO(1) => pwm_left_reg_i_202_n_2,
      CO(0) => pwm_left_reg_i_202_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_278_n_0,
      DI(2) => pwm_left_i_279_n_0,
      DI(1) => pwm_left_i_280_n_0,
      DI(0) => pwm_left_i_281_n_0,
      O(3 downto 0) => \count_left_val_reg[31]_11\(3 downto 0),
      S(3) => pwm_left_i_282_n_0,
      S(2) => pwm_left_i_283_n_0,
      S(1) => pwm_left_i_284_n_0,
      S(0) => pwm_left_i_285_n_0
    );
pwm_left_reg_i_203: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_215_n_0,
      CO(3) => pwm_left_reg_i_203_n_0,
      CO(2) => pwm_left_reg_i_203_n_1,
      CO(1) => pwm_left_reg_i_203_n_2,
      CO(0) => pwm_left_reg_i_203_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_286_n_0,
      DI(2) => pwm_left_i_287_n_0,
      DI(1) => pwm_left_i_288_n_0,
      DI(0) => pwm_left_i_289_n_0,
      O(3 downto 0) => \count_left_val_reg[31]_15\(3 downto 0),
      S(3) => pwm_left_i_290_n_0,
      S(2) => pwm_left_i_291_n_0,
      S(1) => pwm_left_i_292_n_0,
      S(0) => pwm_left_i_293_n_0
    );
pwm_left_reg_i_204: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_216_n_0,
      CO(3) => pwm_left_reg_i_204_n_0,
      CO(2) => pwm_left_reg_i_204_n_1,
      CO(1) => pwm_left_reg_i_204_n_2,
      CO(0) => pwm_left_reg_i_204_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_294_n_0,
      DI(2) => pwm_left_i_295_n_0,
      DI(1) => pwm_left_i_296_n_0,
      DI(0) => pwm_left_i_297_n_0,
      O(3 downto 0) => \count_left_val_reg[31]_6\(3 downto 0),
      S(3) => pwm_left_i_298_n_0,
      S(2) => pwm_left_i_299_n_0,
      S(1) => pwm_left_i_300_n_0,
      S(0) => pwm_left_i_301_n_0
    );
pwm_left_reg_i_205: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_302_n_0,
      CO(3) => pwm_left_reg_i_205_n_0,
      CO(2) => pwm_left_reg_i_205_n_1,
      CO(1) => pwm_left_reg_i_205_n_2,
      CO(0) => pwm_left_reg_i_205_n_3,
      CYINIT => '0',
      DI(3 downto 0) => leftServo2_5(3 downto 0),
      O(3 downto 0) => NLW_pwm_left_reg_i_205_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => leftServo2_6(3 downto 0)
    );
pwm_left_reg_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_42_n_0,
      CO(3) => pwm_left_reg_i_21_n_0,
      CO(2) => pwm_left_reg_i_21_n_1,
      CO(1) => pwm_left_reg_i_21_n_2,
      CO(0) => pwm_left_reg_i_21_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_43_n_0,
      DI(2) => pwm_left_i_44_n_0,
      DI(1) => pwm_left_i_45_n_0,
      DI(0) => pwm_left_i_46_n_0,
      O(3 downto 0) => NLW_pwm_left_reg_i_21_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_left_i_47_n_0,
      S(2) => pwm_left_i_48_n_0,
      S(1) => pwm_left_i_49_n_0,
      S(0) => pwm_left_i_50_n_0
    );
pwm_left_reg_i_214: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_311_n_0,
      CO(3) => pwm_left_reg_i_214_n_0,
      CO(2) => pwm_left_reg_i_214_n_1,
      CO(1) => pwm_left_reg_i_214_n_2,
      CO(0) => pwm_left_reg_i_214_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_314_n_0,
      DI(2) => pwm_left_i_315_n_0,
      DI(1) => pwm_left_i_316_n_0,
      DI(0) => pwm_left_i_317_n_0,
      O(3 downto 0) => \count_left_val_reg[31]_10\(3 downto 0),
      S(3) => pwm_left_i_318_n_0,
      S(2) => pwm_left_i_319_n_0,
      S(1) => pwm_left_i_320_n_0,
      S(0) => pwm_left_i_321_n_0
    );
pwm_left_reg_i_215: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_312_n_0,
      CO(3) => pwm_left_reg_i_215_n_0,
      CO(2) => pwm_left_reg_i_215_n_1,
      CO(1) => pwm_left_reg_i_215_n_2,
      CO(0) => pwm_left_reg_i_215_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_322_n_0,
      DI(2) => pwm_left_i_323_n_0,
      DI(1) => pwm_left_i_324_n_0,
      DI(0) => pwm_left_i_325_n_0,
      O(3 downto 0) => \count_left_val_reg[31]_14\(3 downto 0),
      S(3) => pwm_left_i_326_n_0,
      S(2) => pwm_left_i_327_n_0,
      S(1) => pwm_left_i_328_n_0,
      S(0) => pwm_left_i_329_n_0
    );
pwm_left_reg_i_216: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_313_n_0,
      CO(3) => pwm_left_reg_i_216_n_0,
      CO(2) => pwm_left_reg_i_216_n_1,
      CO(1) => pwm_left_reg_i_216_n_2,
      CO(0) => pwm_left_reg_i_216_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_330_n_0,
      DI(2) => pwm_left_i_331_n_0,
      DI(1) => pwm_left_i_332_n_0,
      DI(0) => pwm_left_i_333_n_0,
      O(3 downto 0) => \count_left_val_reg[31]_5\(3 downto 0),
      S(3) => pwm_left_i_334_n_0,
      S(2) => pwm_left_i_335_n_0,
      S(1) => pwm_left_i_336_n_0,
      S(0) => pwm_left_i_337_n_0
    );
pwm_left_reg_i_217: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_201_n_0,
      CO(3) => pwm_left_reg_i_217_n_0,
      CO(2) => pwm_left_reg_i_217_n_1,
      CO(1) => pwm_left_reg_i_217_n_2,
      CO(0) => pwm_left_reg_i_217_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_338_n_0,
      DI(2) => pwm_left_i_339_n_0,
      DI(1) => pwm_left_i_340_n_0,
      DI(0) => pwm_left_i_341_n_0,
      O(3) => pwm_left_reg_i_217_n_4,
      O(2) => pwm_left_reg_i_217_n_5,
      O(1) => pwm_left_reg_i_217_n_6,
      O(0) => pwm_left_reg_i_217_n_7,
      S(3) => pwm_left_i_342_n_0,
      S(2) => pwm_left_i_343_n_0,
      S(1) => pwm_left_i_344_n_0,
      S(0) => pwm_left_i_345_n_0
    );
pwm_left_reg_i_218: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_200_n_0,
      CO(3) => pwm_left_reg_i_218_n_0,
      CO(2) => pwm_left_reg_i_218_n_1,
      CO(1) => pwm_left_reg_i_218_n_2,
      CO(0) => pwm_left_reg_i_218_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_346_n_0,
      DI(2) => pwm_left_i_347_n_0,
      DI(1) => pwm_left_i_348_n_0,
      DI(0) => pwm_left_i_349_n_0,
      O(3) => pwm_left_reg_i_218_n_4,
      O(2) => pwm_left_reg_i_218_n_5,
      O(1) => pwm_left_reg_i_218_n_6,
      O(0) => pwm_left_reg_i_218_n_7,
      S(3) => pwm_left_i_350_n_0,
      S(2) => pwm_left_i_351_n_0,
      S(1) => pwm_left_i_352_n_0,
      S(0) => pwm_left_i_353_n_0
    );
pwm_left_reg_i_219: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_354_n_0,
      CO(3) => pwm_left_reg_i_219_n_0,
      CO(2) => pwm_left_reg_i_219_n_1,
      CO(1) => pwm_left_reg_i_219_n_2,
      CO(0) => pwm_left_reg_i_219_n_3,
      CYINIT => '0',
      DI(3 downto 0) => leftServo2_18(3 downto 0),
      O(3) => pwm_left_reg_i_219_n_4,
      O(2) => pwm_left_reg_i_219_n_5,
      O(1) => pwm_left_reg_i_219_n_6,
      O(0) => pwm_left_reg_i_219_n_7,
      S(3 downto 0) => leftServo2_19(3 downto 0)
    );
pwm_left_reg_i_231: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_367_n_0,
      CO(3) => pwm_left_reg_i_231_n_0,
      CO(2) => pwm_left_reg_i_231_n_1,
      CO(1) => pwm_left_reg_i_231_n_2,
      CO(0) => pwm_left_reg_i_231_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_368_n_0,
      DI(2) => pwm_left_i_369_n_0,
      DI(1) => pwm_left_i_370_n_0,
      DI(0) => pwm_left_i_371_n_0,
      O(3 downto 0) => NLW_pwm_left_reg_i_231_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_left_i_372_n_0,
      S(2) => pwm_left_i_373_n_0,
      S(1) => pwm_left_i_374_n_0,
      S(0) => pwm_left_i_375_n_0
    );
pwm_left_reg_i_26: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_51_n_0,
      CO(3) => pwm_left_reg_i_26_n_0,
      CO(2) => pwm_left_reg_i_26_n_1,
      CO(1) => pwm_left_reg_i_26_n_2,
      CO(0) => pwm_left_reg_i_26_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_52_n_0,
      DI(2) => pwm_left_i_53_n_0,
      DI(1) => pwm_left_i_54_n_0,
      DI(0) => pwm_left_i_55_n_0,
      O(3 downto 0) => NLW_pwm_left_reg_i_26_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_left_i_56_n_0,
      S(2) => pwm_left_i_57_n_0,
      S(1) => pwm_left_i_58_n_0,
      S(0) => pwm_left_i_59_n_0
    );
pwm_left_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_7_n_0,
      CO(3) => pwm_left14_in,
      CO(2) => pwm_left_reg_i_3_n_1,
      CO(1) => pwm_left_reg_i_3_n_2,
      CO(0) => pwm_left_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_8_n_0,
      DI(2) => pwm_left_i_9_n_0,
      DI(1) => pwm_left_i_10_n_0,
      DI(0) => pwm_left_i_11_n_0,
      O(3 downto 0) => NLW_pwm_left_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_left_i_12_n_0,
      S(2) => pwm_left_i_13_n_0,
      S(1) => pwm_left_i_14_n_0,
      S(0) => pwm_left_i_15_n_0
    );
pwm_left_reg_i_302: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_376_n_0,
      CO(3) => pwm_left_reg_i_302_n_0,
      CO(2) => pwm_left_reg_i_302_n_1,
      CO(1) => pwm_left_reg_i_302_n_2,
      CO(0) => pwm_left_reg_i_302_n_3,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2) => pwm_left_i_378_n_0,
      DI(1) => pwm_left_i_379_n_0,
      DI(0) => pwm_left_i_380_n_0,
      O(3 downto 0) => NLW_pwm_left_reg_i_302_O_UNCONNECTED(3 downto 0),
      S(3) => S(0),
      S(2) => pwm_left_i_382_n_0,
      S(1) => pwm_left_i_383_n_0,
      S(0) => pwm_left_i_384_n_0
    );
pwm_left_reg_i_311: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_385_n_0,
      CO(3) => pwm_left_reg_i_311_n_0,
      CO(2) => pwm_left_reg_i_311_n_1,
      CO(1) => pwm_left_reg_i_311_n_2,
      CO(0) => pwm_left_reg_i_311_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_387_n_0,
      DI(2) => pwm_left_i_388_n_0,
      DI(1) => pwm_left_i_389_n_0,
      DI(0) => pwm_left_i_390_n_0,
      O(3 downto 0) => \count_left_val_reg[31]_9\(3 downto 0),
      S(3) => pwm_left_i_391_n_0,
      S(2) => pwm_left_i_392_n_0,
      S(1) => pwm_left_i_393_n_0,
      S(0) => pwm_left_i_394_n_0
    );
pwm_left_reg_i_312: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pwm_left_reg_i_312_n_0,
      CO(2) => pwm_left_reg_i_312_n_1,
      CO(1) => pwm_left_reg_i_312_n_2,
      CO(0) => pwm_left_reg_i_312_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_395_n_0,
      DI(2) => leftServo2_n_105,
      DI(1 downto 0) => B"01",
      O(3 downto 0) => \count_left_val_reg[31]_13\(3 downto 0),
      S(3) => pwm_left_i_396_n_0,
      S(2) => pwm_left_i_397_n_0,
      S(1) => pwm_left_i_398_n_0,
      S(0) => leftServo2_n_105
    );
pwm_left_reg_i_313: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_386_n_0,
      CO(3) => pwm_left_reg_i_313_n_0,
      CO(2) => pwm_left_reg_i_313_n_1,
      CO(1) => pwm_left_reg_i_313_n_2,
      CO(0) => pwm_left_reg_i_313_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_399_n_0,
      DI(2) => pwm_left_i_400_n_0,
      DI(1) => pwm_left_i_401_n_0,
      DI(0) => pwm_left_i_402_n_0,
      O(3 downto 0) => \count_left_val_reg[31]_4\(3 downto 0),
      S(3) => pwm_left_i_403_n_0,
      S(2) => pwm_left_i_404_n_0,
      S(1) => pwm_left_i_405_n_0,
      S(0) => pwm_left_i_406_n_0
    );
pwm_left_reg_i_35: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_61_n_0,
      CO(3) => pwm_left_reg_i_35_n_0,
      CO(2) => pwm_left_reg_i_35_n_1,
      CO(1) => pwm_left_reg_i_35_n_2,
      CO(0) => pwm_left_reg_i_35_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_62_n_0,
      DI(2) => pwm_left_i_63_n_0,
      DI(1) => pwm_left_i_64_n_0,
      DI(0) => pwm_left_i_65_n_0,
      O(3 downto 0) => NLW_pwm_left_reg_i_35_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_left_i_66_n_0,
      S(2) => pwm_left_i_67_n_0,
      S(1) => pwm_left_i_68_n_0,
      S(0) => pwm_left_i_69_n_0
    );
pwm_left_reg_i_354: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_407_n_0,
      CO(3) => pwm_left_reg_i_354_n_0,
      CO(2) => pwm_left_reg_i_354_n_1,
      CO(1) => pwm_left_reg_i_354_n_2,
      CO(0) => pwm_left_reg_i_354_n_3,
      CYINIT => '0',
      DI(3 downto 0) => leftServo2_16(3 downto 0),
      O(3) => pwm_left_reg_i_354_n_4,
      O(2) => pwm_left_reg_i_354_n_5,
      O(1) => pwm_left_reg_i_354_n_6,
      O(0) => pwm_left_reg_i_354_n_7,
      S(3 downto 0) => leftServo2_17(3 downto 0)
    );
pwm_left_reg_i_367: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_420_n_0,
      CO(3) => pwm_left_reg_i_367_n_0,
      CO(2) => pwm_left_reg_i_367_n_1,
      CO(1) => pwm_left_reg_i_367_n_2,
      CO(0) => pwm_left_reg_i_367_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_421_n_0,
      DI(2) => pwm_left_i_422_n_0,
      DI(1) => pwm_left_i_423_n_0,
      DI(0) => pwm_left_i_424_n_0,
      O(3 downto 0) => NLW_pwm_left_reg_i_367_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_left_i_425_n_0,
      S(2) => pwm_left_i_426_n_0,
      S(1) => pwm_left_i_427_n_0,
      S(0) => pwm_left_i_428_n_0
    );
pwm_left_reg_i_376: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pwm_left_reg_i_376_n_0,
      CO(2) => pwm_left_reg_i_376_n_1,
      CO(1) => pwm_left_reg_i_376_n_2,
      CO(0) => pwm_left_reg_i_376_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_429_n_0,
      DI(2) => pwm_left_i_430_n_0,
      DI(1) => pwm_left_i_431_n_0,
      DI(0) => '0',
      O(3 downto 0) => NLW_pwm_left_reg_i_376_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_left_i_432_n_0,
      S(2) => pwm_left_i_433_n_0,
      S(1) => pwm_left_i_434_n_0,
      S(0) => pwm_left_i_435_n_0
    );
pwm_left_reg_i_385: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pwm_left_reg_i_385_n_0,
      CO(2) => pwm_left_reg_i_385_n_1,
      CO(1) => pwm_left_reg_i_385_n_2,
      CO(0) => pwm_left_reg_i_385_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_437_n_0,
      DI(2) => pwm_left_i_438_n_0,
      DI(1) => pwm_left_i_439_n_0,
      DI(0) => '0',
      O(3 downto 0) => \^count_left_val_reg[31]_8\(3 downto 0),
      S(3) => pwm_left_i_440_n_0,
      S(2) => pwm_left_i_441_n_0,
      S(1) => pwm_left_i_442_n_0,
      S(0) => pwm_left_i_443_n_0
    );
pwm_left_reg_i_386: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_436_n_0,
      CO(3) => pwm_left_reg_i_386_n_0,
      CO(2) => pwm_left_reg_i_386_n_1,
      CO(1) => pwm_left_reg_i_386_n_2,
      CO(0) => pwm_left_reg_i_386_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_444_n_0,
      DI(2) => pwm_left_i_445_n_0,
      DI(1) => pwm_left_i_446_n_0,
      DI(0) => pwm_left_i_447_n_0,
      O(3 downto 1) => \^count_left_val_reg[31]_3\(2 downto 0),
      O(0) => pwm_left_reg_i_386_n_7,
      S(3) => pwm_left_i_448_n_0,
      S(2) => pwm_left_i_449_n_0,
      S(1) => pwm_left_i_450_n_0,
      S(0) => pwm_left_i_451_n_0
    );
pwm_left_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_16_n_0,
      CO(3) => pwm_left_reg_i_4_n_0,
      CO(2) => pwm_left_reg_i_4_n_1,
      CO(1) => pwm_left_reg_i_4_n_2,
      CO(0) => pwm_left_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => count_left_val_reg(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => NLW_pwm_left_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_left_i_17_n_0,
      S(2) => pwm_left_i_18_n_0,
      S(1) => pwm_left_i_19_n_0,
      S(0) => pwm_left_i_20_n_0
    );
pwm_left_reg_i_407: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pwm_left_reg_i_407_n_0,
      CO(2) => pwm_left_reg_i_407_n_1,
      CO(1) => pwm_left_reg_i_407_n_2,
      CO(0) => pwm_left_reg_i_407_n_3,
      CYINIT => '0',
      DI(3) => leftServo2_14(1),
      DI(2) => pwm_left_i_453_n_0,
      DI(1) => leftServo2_14(0),
      DI(0) => '0',
      O(3) => pwm_left_reg_i_407_n_4,
      O(2) => pwm_left_reg_i_407_n_5,
      O(1) => pwm_left_reg_i_407_n_6,
      O(0) => pwm_left_reg_i_407_n_7,
      S(3 downto 0) => leftServo2_15(3 downto 0)
    );
pwm_left_reg_i_42: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pwm_left_reg_i_42_n_0,
      CO(2) => pwm_left_reg_i_42_n_1,
      CO(1) => pwm_left_reg_i_42_n_2,
      CO(0) => pwm_left_reg_i_42_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => pwm_left_i_70_n_0,
      DI(1) => '0',
      DI(0) => pwm_left_i_71_n_0,
      O(3 downto 0) => NLW_pwm_left_reg_i_42_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_left_i_72_n_0,
      S(2) => pwm_left_i_73_n_0,
      S(1) => pwm_left_i_74_n_0,
      S(0) => pwm_left_i_75_n_0
    );
pwm_left_reg_i_420: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pwm_left_reg_i_420_n_0,
      CO(2) => pwm_left_reg_i_420_n_1,
      CO(1) => pwm_left_reg_i_420_n_2,
      CO(0) => pwm_left_reg_i_420_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_462_n_0,
      DI(2) => pwm_left_i_463_n_0,
      DI(1) => pwm_left_i_464_n_0,
      DI(0) => '0',
      O(3 downto 0) => NLW_pwm_left_reg_i_420_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_left_i_465_n_0,
      S(2) => pwm_left_i_466_n_0,
      S(1) => pwm_left_i_467_n_0,
      S(0) => pwm_left_i_468_n_0
    );
pwm_left_reg_i_436: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_469_n_0,
      CO(3) => pwm_left_reg_i_436_n_0,
      CO(2) => pwm_left_reg_i_436_n_1,
      CO(1) => pwm_left_reg_i_436_n_2,
      CO(0) => pwm_left_reg_i_436_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_470_n_0,
      DI(2) => pwm_left_i_471_n_0,
      DI(1) => pwm_left_i_472_n_0,
      DI(0) => pwm_left_i_473_n_0,
      O(3) => pwm_left_reg_i_436_n_4,
      O(2) => pwm_left_reg_i_436_n_5,
      O(1) => pwm_left_reg_i_436_n_6,
      O(0) => pwm_left_reg_i_436_n_7,
      S(3) => pwm_left_i_474_n_0,
      S(2) => pwm_left_i_475_n_0,
      S(1) => pwm_left_i_476_n_0,
      S(0) => pwm_left_i_477_n_0
    );
pwm_left_reg_i_469: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pwm_left_reg_i_469_n_0,
      CO(2) => pwm_left_reg_i_469_n_1,
      CO(1) => pwm_left_reg_i_469_n_2,
      CO(0) => pwm_left_reg_i_469_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_478_n_0,
      DI(2) => pwm_left_i_479_n_0,
      DI(1) => pwm_left_i_480_n_0,
      DI(0) => '0',
      O(3) => pwm_left_reg_i_469_n_4,
      O(2 downto 0) => NLW_pwm_left_reg_i_469_O_UNCONNECTED(2 downto 0),
      S(3) => pwm_left_i_481_n_0,
      S(2) => pwm_left_i_482_n_0,
      S(1) => pwm_left_i_483_n_0,
      S(0) => pwm_left_i_484_n_0
    );
pwm_left_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_21_n_0,
      CO(3) => pwm_left_reg_i_5_n_0,
      CO(2) => pwm_left_reg_i_5_n_1,
      CO(1) => pwm_left_reg_i_5_n_2,
      CO(0) => pwm_left_reg_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_pwm_left_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_left_i_22_n_0,
      S(2) => pwm_left_i_23_n_0,
      S(1) => pwm_left_i_24_n_0,
      S(0) => pwm_left_i_25_n_0
    );
pwm_left_reg_i_51: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pwm_left_reg_i_51_n_0,
      CO(2) => pwm_left_reg_i_51_n_1,
      CO(1) => pwm_left_reg_i_51_n_2,
      CO(0) => pwm_left_reg_i_51_n_3,
      CYINIT => '1',
      DI(3) => pwm_left_i_76_n_0,
      DI(2) => pwm_left_i_77_n_0,
      DI(1) => pwm_left_i_78_n_0,
      DI(0) => pwm_left_i_79_n_0,
      O(3 downto 0) => NLW_pwm_left_reg_i_51_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_left_i_80_n_0,
      S(2) => pwm_left_i_81_n_0,
      S(1) => pwm_left_i_82_n_0,
      S(0) => pwm_left_i_83_n_0
    );
pwm_left_reg_i_60: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_84_n_0,
      CO(3) => leftServo(18),
      CO(2) => NLW_pwm_left_reg_i_60_CO_UNCONNECTED(2),
      CO(1) => pwm_left_reg_i_60_n_2,
      CO(0) => pwm_left_reg_i_60_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0100",
      O(3) => NLW_pwm_left_reg_i_60_O_UNCONNECTED(3),
      O(2 downto 0) => leftServo(17 downto 15),
      S(3) => '1',
      S(2) => pwm_left_i_86_n_0,
      S(1 downto 0) => leftServo1(16 downto 15)
    );
pwm_left_reg_i_61: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pwm_left_reg_i_61_n_0,
      CO(2) => pwm_left_reg_i_61_n_1,
      CO(1) => pwm_left_reg_i_61_n_2,
      CO(0) => pwm_left_reg_i_61_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_89_n_0,
      DI(2) => pwm_left_i_90_n_0,
      DI(1) => pwm_left_i_91_n_0,
      DI(0) => pwm_left_i_92_n_0,
      O(3 downto 0) => NLW_pwm_left_reg_i_61_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_left_i_93_n_0,
      S(2) => pwm_left_i_94_n_0,
      S(1) => pwm_left_i_95_n_0,
      S(0) => pwm_left_i_96_n_0
    );
pwm_left_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_26_n_0,
      CO(3) => pwm_left_reg_i_7_n_0,
      CO(2) => pwm_left_reg_i_7_n_1,
      CO(1) => pwm_left_reg_i_7_n_2,
      CO(0) => pwm_left_reg_i_7_n_3,
      CYINIT => '0',
      DI(3) => pwm_left_i_27_n_0,
      DI(2) => pwm_left_i_28_n_0,
      DI(1) => pwm_left_i_29_n_0,
      DI(0) => pwm_left_i_30_n_0,
      O(3 downto 0) => NLW_pwm_left_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_left_i_31_n_0,
      S(2) => pwm_left_i_32_n_0,
      S(1) => pwm_left_i_33_n_0,
      S(0) => pwm_left_i_34_n_0
    );
pwm_left_reg_i_84: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_85_n_0,
      CO(3) => pwm_left_reg_i_84_n_0,
      CO(2) => pwm_left_reg_i_84_n_1,
      CO(1) => pwm_left_reg_i_84_n_2,
      CO(0) => pwm_left_reg_i_84_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1001",
      O(3 downto 0) => leftServo(14 downto 11),
      S(3) => pwm_left_i_101_n_0,
      S(2 downto 1) => leftServo1(13 downto 12),
      S(0) => pwm_left_i_104_n_0
    );
pwm_left_reg_i_85: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_97_n_0,
      CO(3) => pwm_left_reg_i_85_n_0,
      CO(2) => pwm_left_reg_i_85_n_1,
      CO(1) => pwm_left_reg_i_85_n_2,
      CO(0) => pwm_left_reg_i_85_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => leftServo(10 downto 7),
      S(3 downto 2) => leftServo1(10 downto 9),
      S(1) => pwm_left_i_107_n_0,
      S(0) => pwm_left_i_108_n_0
    );
pwm_left_reg_i_97: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pwm_left_reg_i_97_n_0,
      CO(2) => pwm_left_reg_i_97_n_1,
      CO(1) => pwm_left_reg_i_97_n_2,
      CO(0) => pwm_left_reg_i_97_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1110",
      O(3 downto 0) => leftServo(6 downto 3),
      S(3) => pwm_left_i_115_n_0,
      S(2) => pwm_left_i_116_n_0,
      S(1) => pwm_left_i_117_n_0,
      S(0) => leftServo1(3)
    );
pwm_right_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => pwm_right1,
      I1 => pwm_right_reg_i_3_n_0,
      I2 => \^s00_pwm_right\,
      I3 => pwm_right_reg_i_4_n_0,
      O => pwm_right_i_1_n_0
    );
pwm_right_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_right_val_reg(26),
      I1 => count_right_val_reg(27),
      O => pwm_right_i_10_n_0
    );
pwm_right_i_100: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FF5D"
    )
        port map (
      I0 => rightServo2_1(2),
      I1 => pwm_right_reg_i_106_n_7,
      I2 => rightServo2_n_82,
      I3 => pwm_right_reg_i_107_n_1,
      I4 => \^count_right_val_reg[31]_3\(1),
      O => p_0_in_0(14)
    );
pwm_right_i_101: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FF5D"
    )
        port map (
      I0 => rightServo2_0(0),
      I1 => pwm_right_reg_i_106_n_7,
      I2 => rightServo2_n_82,
      I3 => pwm_right_reg_i_107_n_1,
      I4 => \^count_right_val_reg[31]_3\(3),
      O => p_0_in_0(16)
    );
pwm_right_i_102: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FF5D"
    )
        port map (
      I0 => rightServo2_1(3),
      I1 => pwm_right_reg_i_106_n_7,
      I2 => rightServo2_n_82,
      I3 => pwm_right_reg_i_107_n_1,
      I4 => \^count_right_val_reg[31]_3\(2),
      O => p_0_in_0(15)
    );
pwm_right_i_103: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^count_right_val_reg[31]_3\(1),
      I1 => pwm_right_reg_i_107_n_1,
      I2 => rightServo2_n_82,
      I3 => pwm_right_reg_i_106_n_7,
      I4 => rightServo2_1(2),
      O => pwm_right_i_103_n_0
    );
pwm_right_i_104: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FF5D"
    )
        port map (
      I0 => rightServo2_1(1),
      I1 => pwm_right_reg_i_106_n_7,
      I2 => rightServo2_n_82,
      I3 => pwm_right_reg_i_107_n_1,
      I4 => \^count_right_val_reg[31]_3\(0),
      O => p_0_in_0(13)
    );
pwm_right_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_right_val_reg(24),
      I1 => count_right_val_reg(25),
      O => pwm_right_i_11_n_0
    );
pwm_right_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAE00A2"
    )
        port map (
      I0 => rightServo2_4(0),
      I1 => pwm_right_reg_i_106_n_7,
      I2 => rightServo2_n_82,
      I3 => pwm_right_reg_i_107_n_1,
      I4 => \^count_right_val_reg[31]_0\(0),
      I5 => Q(0),
      O => count_right_var(0)
    );
pwm_right_i_111: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FF5D"
    )
        port map (
      I0 => rightServo2_2(3),
      I1 => pwm_right_reg_i_106_n_7,
      I2 => rightServo2_n_82,
      I3 => pwm_right_reg_i_107_n_1,
      I4 => \^count_right_val_reg[31]_4\(2),
      O => p_0_in_0(11)
    );
pwm_right_i_112: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FF5D"
    )
        port map (
      I0 => rightServo2_1(0),
      I1 => pwm_right_reg_i_106_n_7,
      I2 => rightServo2_n_82,
      I3 => pwm_right_reg_i_107_n_1,
      I4 => \^count_right_val_reg[31]_4\(3),
      O => p_0_in_0(12)
    );
pwm_right_i_113: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^count_right_val_reg[31]_4\(2),
      I1 => pwm_right_reg_i_107_n_1,
      I2 => rightServo2_n_82,
      I3 => pwm_right_reg_i_106_n_7,
      I4 => rightServo2_2(3),
      O => pwm_right_i_113_n_0
    );
pwm_right_i_114: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FF5D"
    )
        port map (
      I0 => rightServo2_2(2),
      I1 => pwm_right_reg_i_106_n_7,
      I2 => rightServo2_n_82,
      I3 => pwm_right_reg_i_107_n_1,
      I4 => \^count_right_val_reg[31]_4\(1),
      O => p_0_in_0(10)
    );
pwm_right_i_115: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FF5D"
    )
        port map (
      I0 => rightServo2_2(1),
      I1 => pwm_right_reg_i_106_n_7,
      I2 => rightServo2_n_82,
      I3 => pwm_right_reg_i_107_n_1,
      I4 => \^count_right_val_reg[31]_4\(0),
      O => p_0_in_0(9)
    );
pwm_right_i_116: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FF5D"
    )
        port map (
      I0 => rightServo2_2(0),
      I1 => pwm_right_reg_i_106_n_7,
      I2 => rightServo2_n_82,
      I3 => pwm_right_reg_i_107_n_1,
      I4 => \^count_right_val_reg[31]_5\(3),
      O => p_0_in_0(8)
    );
pwm_right_i_117: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FF5D"
    )
        port map (
      I0 => rightServo2_3(3),
      I1 => pwm_right_reg_i_106_n_7,
      I2 => rightServo2_n_82,
      I3 => pwm_right_reg_i_107_n_1,
      I4 => \^count_right_val_reg[31]_5\(2),
      O => p_0_in_0(7)
    );
pwm_right_i_118: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FF5D"
    )
        port map (
      I0 => rightServo2_3(2),
      I1 => pwm_right_reg_i_106_n_7,
      I2 => rightServo2_n_82,
      I3 => pwm_right_reg_i_107_n_1,
      I4 => \^count_right_val_reg[31]_5\(1),
      O => p_0_in_0(6)
    );
pwm_right_i_119: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FF5D"
    )
        port map (
      I0 => rightServo2_3(1),
      I1 => pwm_right_reg_i_106_n_7,
      I2 => rightServo2_n_82,
      I3 => pwm_right_reg_i_107_n_1,
      I4 => \^count_right_val_reg[31]_5\(0),
      O => p_0_in_0(5)
    );
pwm_right_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(30),
      I1 => count_right_val_reg(31),
      O => pwm_right_i_12_n_0
    );
pwm_right_i_120: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^count_right_val_reg[31]_5\(3),
      I1 => pwm_right_reg_i_107_n_1,
      I2 => rightServo2_n_82,
      I3 => pwm_right_reg_i_106_n_7,
      I4 => rightServo2_2(0),
      O => pwm_right_i_120_n_0
    );
pwm_right_i_121: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^count_right_val_reg[31]_5\(2),
      I1 => pwm_right_reg_i_107_n_1,
      I2 => rightServo2_n_82,
      I3 => pwm_right_reg_i_106_n_7,
      I4 => rightServo2_3(3),
      O => pwm_right_i_121_n_0
    );
pwm_right_i_122: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^count_right_val_reg[31]_5\(1),
      I1 => pwm_right_reg_i_107_n_1,
      I2 => rightServo2_n_82,
      I3 => pwm_right_reg_i_106_n_7,
      I4 => rightServo2_3(2),
      O => pwm_right_i_122_n_0
    );
pwm_right_i_123: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^count_right_val_reg[31]_5\(0),
      I1 => pwm_right_reg_i_107_n_1,
      I2 => rightServo2_n_82,
      I3 => pwm_right_reg_i_106_n_7,
      I4 => rightServo2_3(1),
      O => pwm_right_i_123_n_0
    );
pwm_right_i_129: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_right_reg_i_126_n_4,
      I1 => rightServo2_n_83,
      O => pwm_right_i_129_n_0
    );
pwm_right_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(28),
      I1 => count_right_val_reg(29),
      O => pwm_right_i_13_n_0
    );
pwm_right_i_130: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_right_reg_i_126_n_5,
      I1 => rightServo2_n_84,
      O => pwm_right_i_130_n_0
    );
pwm_right_i_131: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_right_reg_i_126_n_6,
      I1 => rightServo2_n_85,
      O => pwm_right_i_131_n_0
    );
pwm_right_i_132: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => rightServo2_n_83,
      I1 => pwm_right_reg_i_126_n_4,
      I2 => pwm_right_reg_i_106_n_7,
      I3 => rightServo2_n_82,
      O => pwm_right_i_132_n_0
    );
pwm_right_i_133: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => rightServo2_n_84,
      I1 => pwm_right_reg_i_126_n_5,
      I2 => pwm_right_reg_i_126_n_4,
      I3 => rightServo2_n_83,
      O => pwm_right_i_133_n_0
    );
pwm_right_i_134: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => rightServo2_n_85,
      I1 => pwm_right_reg_i_126_n_6,
      I2 => pwm_right_reg_i_126_n_5,
      I3 => rightServo2_n_84,
      O => pwm_right_i_134_n_0
    );
pwm_right_i_135: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E187"
    )
        port map (
      I0 => pwm_right_reg_i_174_n_5,
      I1 => pwm_right_reg_i_175_n_0,
      I2 => pwm_right_reg_i_174_n_4,
      I3 => pwm_right_reg_i_176_n_0,
      O => pwm_right_i_135_n_0
    );
pwm_right_i_136: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FF5D"
    )
        port map (
      I0 => rightServo2_4(0),
      I1 => pwm_right_reg_i_106_n_7,
      I2 => rightServo2_n_82,
      I3 => pwm_right_reg_i_107_n_1,
      I4 => \^count_right_val_reg[31]_0\(0),
      O => p_0_in_0(0)
    );
pwm_right_i_137: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FF5D"
    )
        port map (
      I0 => rightServo2_3(0),
      I1 => pwm_right_reg_i_106_n_7,
      I2 => rightServo2_n_82,
      I3 => pwm_right_reg_i_107_n_1,
      I4 => \^count_right_val_reg[31]_1\(3),
      O => p_0_in_0(4)
    );
pwm_right_i_138: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^count_right_val_reg[31]_1\(3),
      I1 => pwm_right_reg_i_107_n_1,
      I2 => rightServo2_n_82,
      I3 => pwm_right_reg_i_106_n_7,
      I4 => rightServo2_3(0),
      O => pwm_right_i_138_n_0
    );
pwm_right_i_139: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FF5D"
    )
        port map (
      I0 => rightServo2_4(3),
      I1 => pwm_right_reg_i_106_n_7,
      I2 => rightServo2_n_82,
      I3 => pwm_right_reg_i_107_n_1,
      I4 => \^count_right_val_reg[31]_1\(2),
      O => p_0_in_0(3)
    );
pwm_right_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(26),
      I1 => count_right_val_reg(27),
      O => pwm_right_i_14_n_0
    );
pwm_right_i_140: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FF5D"
    )
        port map (
      I0 => rightServo2_4(2),
      I1 => pwm_right_reg_i_106_n_7,
      I2 => rightServo2_n_82,
      I3 => pwm_right_reg_i_107_n_1,
      I4 => \^count_right_val_reg[31]_1\(1),
      O => p_0_in_0(2)
    );
pwm_right_i_141: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FF5D"
    )
        port map (
      I0 => rightServo2_4(1),
      I1 => pwm_right_reg_i_106_n_7,
      I2 => rightServo2_n_82,
      I3 => pwm_right_reg_i_107_n_1,
      I4 => \^count_right_val_reg[31]_1\(0),
      O => p_0_in_0(1)
    );
pwm_right_i_148: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => pwm_right_reg_i_175_n_0,
      I1 => pwm_right_reg_i_174_n_6,
      I2 => pwm_right_reg_i_176_n_0,
      O => pwm_right_i_148_n_0
    );
pwm_right_i_149: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => pwm_right_reg_i_175_n_0,
      I1 => pwm_right_reg_i_174_n_7,
      I2 => pwm_right_reg_i_176_n_0,
      O => pwm_right_i_149_n_0
    );
pwm_right_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(24),
      I1 => count_right_val_reg(25),
      O => pwm_right_i_15_n_0
    );
pwm_right_i_150: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => pwm_right_reg_i_204_n_4,
      I1 => pwm_right_reg_i_175_n_5,
      I2 => pwm_right_reg_i_176_n_0,
      O => pwm_right_i_150_n_0
    );
pwm_right_i_151: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => pwm_right_reg_i_204_n_5,
      I1 => pwm_right_reg_i_175_n_6,
      I2 => pwm_right_reg_i_176_n_0,
      O => pwm_right_i_151_n_0
    );
pwm_right_i_152: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pwm_right_i_148_n_0,
      I1 => pwm_right_reg_i_175_n_0,
      I2 => pwm_right_reg_i_174_n_5,
      I3 => pwm_right_reg_i_176_n_0,
      O => pwm_right_i_152_n_0
    );
pwm_right_i_153: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pwm_right_reg_i_175_n_0,
      I1 => pwm_right_reg_i_174_n_6,
      I2 => pwm_right_reg_i_176_n_0,
      I3 => pwm_right_i_149_n_0,
      O => pwm_right_i_153_n_0
    );
pwm_right_i_154: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pwm_right_reg_i_175_n_0,
      I1 => pwm_right_reg_i_174_n_7,
      I2 => pwm_right_reg_i_176_n_0,
      I3 => pwm_right_i_150_n_0,
      O => pwm_right_i_154_n_0
    );
pwm_right_i_155: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => pwm_right_reg_i_204_n_4,
      I1 => pwm_right_reg_i_175_n_5,
      I2 => pwm_right_reg_i_176_n_0,
      I3 => pwm_right_i_151_n_0,
      O => pwm_right_i_155_n_0
    );
pwm_right_i_166: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_right_reg_i_126_n_7,
      I1 => rightServo2_n_86,
      O => pwm_right_i_166_n_0
    );
pwm_right_i_167: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_right_reg_i_156_n_4,
      I1 => rightServo2_n_87,
      O => pwm_right_i_167_n_0
    );
pwm_right_i_168: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_right_reg_i_156_n_5,
      I1 => rightServo2_n_88,
      O => pwm_right_i_168_n_0
    );
pwm_right_i_169: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_right_reg_i_156_n_6,
      I1 => rightServo2_n_89,
      O => pwm_right_i_169_n_0
    );
pwm_right_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => Q(0),
      I1 => pwm_right_reg_i_46_n_2,
      I2 => count_right_val_reg(30),
      I3 => count_right_val_reg(31),
      O => pwm_right_i_17_n_0
    );
pwm_right_i_170: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => rightServo2_n_86,
      I1 => pwm_right_reg_i_126_n_7,
      I2 => pwm_right_reg_i_126_n_6,
      I3 => rightServo2_n_85,
      O => pwm_right_i_170_n_0
    );
pwm_right_i_171: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => rightServo2_n_87,
      I1 => pwm_right_reg_i_156_n_4,
      I2 => pwm_right_reg_i_126_n_7,
      I3 => rightServo2_n_86,
      O => pwm_right_i_171_n_0
    );
pwm_right_i_172: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => rightServo2_n_88,
      I1 => pwm_right_reg_i_156_n_5,
      I2 => pwm_right_reg_i_156_n_4,
      I3 => rightServo2_n_87,
      O => pwm_right_i_172_n_0
    );
pwm_right_i_173: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => rightServo2_n_89,
      I1 => pwm_right_reg_i_156_n_6,
      I2 => pwm_right_reg_i_156_n_5,
      I3 => rightServo2_n_88,
      O => pwm_right_i_173_n_0
    );
pwm_right_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => count_right_val_reg(28),
      I1 => count_right_val_reg(29),
      I2 => pwm_right_reg_i_46_n_2,
      I3 => Q(0),
      O => pwm_right_i_18_n_0
    );
pwm_right_i_188: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => pwm_right_reg_i_204_n_6,
      I1 => pwm_right_reg_i_175_n_7,
      I2 => pwm_right_reg_i_176_n_0,
      O => pwm_right_i_188_n_0
    );
pwm_right_i_189: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => pwm_right_reg_i_204_n_7,
      I1 => pwm_right_reg_i_232_n_4,
      I2 => pwm_right_reg_i_176_n_0,
      O => pwm_right_i_189_n_0
    );
pwm_right_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => count_right_val_reg(26),
      I1 => count_right_val_reg(27),
      I2 => pwm_right_reg_i_46_n_2,
      I3 => Q(0),
      O => pwm_right_i_19_n_0
    );
pwm_right_i_190: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => pwm_right_reg_i_264_n_4,
      I1 => pwm_right_reg_i_232_n_5,
      I2 => pwm_right_reg_i_176_n_0,
      O => pwm_right_i_190_n_0
    );
pwm_right_i_191: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => pwm_right_reg_i_264_n_5,
      I1 => pwm_right_reg_i_232_n_6,
      I2 => pwm_right_reg_i_176_n_0,
      O => pwm_right_i_191_n_0
    );
pwm_right_i_192: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => pwm_right_reg_i_204_n_5,
      I1 => pwm_right_reg_i_175_n_6,
      I2 => pwm_right_reg_i_176_n_0,
      I3 => pwm_right_i_188_n_0,
      O => pwm_right_i_192_n_0
    );
pwm_right_i_193: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => pwm_right_reg_i_204_n_6,
      I1 => pwm_right_reg_i_175_n_7,
      I2 => pwm_right_reg_i_176_n_0,
      I3 => pwm_right_i_189_n_0,
      O => pwm_right_i_193_n_0
    );
pwm_right_i_194: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => pwm_right_reg_i_204_n_7,
      I1 => pwm_right_reg_i_232_n_4,
      I2 => pwm_right_reg_i_176_n_0,
      I3 => pwm_right_i_190_n_0,
      O => pwm_right_i_194_n_0
    );
pwm_right_i_195: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => pwm_right_reg_i_264_n_4,
      I1 => pwm_right_reg_i_232_n_5,
      I2 => pwm_right_reg_i_176_n_0,
      I3 => pwm_right_i_191_n_0,
      O => pwm_right_i_195_n_0
    );
pwm_right_i_196: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => pwm_right_reg_i_264_n_6,
      I1 => pwm_right_reg_i_232_n_7,
      I2 => pwm_right_reg_i_176_n_0,
      O => pwm_right_i_196_n_0
    );
pwm_right_i_197: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => pwm_right_reg_i_264_n_7,
      I1 => pwm_right_reg_i_265_n_4,
      I2 => pwm_right_reg_i_176_n_0,
      O => pwm_right_i_197_n_0
    );
pwm_right_i_198: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => pwm_right_reg_i_266_n_4,
      I1 => pwm_right_reg_i_265_n_5,
      I2 => pwm_right_reg_i_176_n_0,
      O => pwm_right_i_198_n_0
    );
pwm_right_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => count_right_val_reg(24),
      I1 => count_right_val_reg(25),
      I2 => pwm_right_reg_i_46_n_2,
      I3 => Q(0),
      O => pwm_right_i_20_n_0
    );
pwm_right_i_200: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => pwm_right_reg_i_264_n_5,
      I1 => pwm_right_reg_i_232_n_6,
      I2 => pwm_right_reg_i_176_n_0,
      I3 => pwm_right_i_196_n_0,
      O => pwm_right_i_200_n_0
    );
pwm_right_i_201: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => pwm_right_reg_i_264_n_6,
      I1 => pwm_right_reg_i_232_n_7,
      I2 => pwm_right_reg_i_176_n_0,
      I3 => pwm_right_i_197_n_0,
      O => pwm_right_i_201_n_0
    );
pwm_right_i_202: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => pwm_right_reg_i_264_n_7,
      I1 => pwm_right_reg_i_265_n_4,
      I2 => pwm_right_reg_i_176_n_0,
      I3 => pwm_right_i_198_n_0,
      O => pwm_right_i_202_n_0
    );
pwm_right_i_203: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => pwm_right_reg_i_266_n_4,
      I1 => pwm_right_reg_i_265_n_5,
      I2 => pwm_right_reg_i_176_n_0,
      I3 => rightServo2_15(0),
      O => pwm_right_i_203_n_0
    );
pwm_right_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001E"
    )
        port map (
      I0 => pwm_right_reg_i_46_n_2,
      I1 => Q(0),
      I2 => count_right_val_reg(30),
      I3 => count_right_val_reg(31),
      O => pwm_right_i_21_n_0
    );
pwm_right_i_218: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_right_reg_i_156_n_7,
      I1 => rightServo2_n_90,
      O => pwm_right_i_218_n_0
    );
pwm_right_i_219: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_right_reg_i_205_n_4,
      I1 => rightServo2_n_91,
      O => pwm_right_i_219_n_0
    );
pwm_right_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0254"
    )
        port map (
      I0 => count_right_val_reg(28),
      I1 => pwm_right_reg_i_46_n_2,
      I2 => Q(0),
      I3 => count_right_val_reg(29),
      O => pwm_right_i_22_n_0
    );
pwm_right_i_220: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_right_reg_i_205_n_5,
      I1 => rightServo2_n_92,
      O => pwm_right_i_220_n_0
    );
pwm_right_i_221: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_right_reg_i_205_n_6,
      I1 => rightServo2_n_93,
      O => pwm_right_i_221_n_0
    );
pwm_right_i_222: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => rightServo2_n_90,
      I1 => pwm_right_reg_i_156_n_7,
      I2 => pwm_right_reg_i_156_n_6,
      I3 => rightServo2_n_89,
      O => pwm_right_i_222_n_0
    );
pwm_right_i_223: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => rightServo2_n_91,
      I1 => pwm_right_reg_i_205_n_4,
      I2 => pwm_right_reg_i_156_n_7,
      I3 => rightServo2_n_90,
      O => pwm_right_i_223_n_0
    );
pwm_right_i_224: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => rightServo2_n_92,
      I1 => pwm_right_reg_i_205_n_5,
      I2 => pwm_right_reg_i_205_n_4,
      I3 => rightServo2_n_91,
      O => pwm_right_i_224_n_0
    );
pwm_right_i_225: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => rightServo2_n_93,
      I1 => pwm_right_reg_i_205_n_6,
      I2 => pwm_right_reg_i_205_n_5,
      I3 => rightServo2_n_92,
      O => pwm_right_i_225_n_0
    );
pwm_right_i_226: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rightServo2_n_85,
      I1 => rightServo2_n_83,
      O => pwm_right_i_226_n_0
    );
pwm_right_i_227: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => rightServo2_n_84,
      I1 => rightServo2_n_86,
      I2 => rightServo2_n_82,
      O => pwm_right_i_227_n_0
    );
pwm_right_i_228: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rightServo2_n_82,
      O => pwm_right_i_228_n_0
    );
pwm_right_i_229: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => rightServo2_n_82,
      I1 => rightServo2_n_84,
      I2 => rightServo2_n_83,
      O => pwm_right_i_229_n_0
    );
pwm_right_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0254"
    )
        port map (
      I0 => count_right_val_reg(26),
      I1 => pwm_right_reg_i_46_n_2,
      I2 => Q(0),
      I3 => count_right_val_reg(27),
      O => pwm_right_i_23_n_0
    );
pwm_right_i_230: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => rightServo2_n_83,
      I1 => rightServo2_n_85,
      I2 => rightServo2_n_82,
      I3 => rightServo2_n_84,
      O => pwm_right_i_230_n_0
    );
pwm_right_i_231: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => rightServo2_n_82,
      I1 => rightServo2_n_86,
      I2 => rightServo2_n_84,
      I3 => rightServo2_n_83,
      I4 => rightServo2_n_85,
      O => pwm_right_i_231_n_0
    );
pwm_right_i_233: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rightServo2_n_84,
      I1 => rightServo2_n_82,
      O => pwm_right_i_233_n_0
    );
pwm_right_i_234: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rightServo2_n_82,
      O => pwm_right_i_234_n_0
    );
pwm_right_i_235: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rightServo2_n_83,
      I1 => rightServo2_n_82,
      O => pwm_right_i_235_n_0
    );
pwm_right_i_236: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => rightServo2_n_82,
      I1 => rightServo2_n_84,
      I2 => rightServo2_n_83,
      O => pwm_right_i_236_n_0
    );
pwm_right_i_238: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rightServo2_n_84,
      I1 => rightServo2_n_82,
      O => pwm_right_i_238_n_0
    );
pwm_right_i_239: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rightServo2_n_82,
      O => pwm_right_i_239_n_0
    );
pwm_right_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0254"
    )
        port map (
      I0 => count_right_val_reg(24),
      I1 => pwm_right_reg_i_46_n_2,
      I2 => Q(0),
      I3 => count_right_val_reg(25),
      O => pwm_right_i_24_n_0
    );
pwm_right_i_240: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rightServo2_n_83,
      I1 => rightServo2_n_82,
      O => pwm_right_i_240_n_0
    );
pwm_right_i_241: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => rightServo2_n_82,
      I1 => rightServo2_n_84,
      I2 => rightServo2_n_83,
      O => pwm_right_i_241_n_0
    );
pwm_right_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(28),
      I1 => count_right_val_reg(29),
      O => pwm_right_i_26_n_0
    );
pwm_right_i_267: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => rightServo2_n_85,
      I1 => rightServo2_n_87,
      I2 => rightServo2_n_83,
      O => pwm_right_i_267_n_0
    );
pwm_right_i_268: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => rightServo2_n_86,
      I1 => rightServo2_n_88,
      I2 => rightServo2_n_84,
      O => pwm_right_i_268_n_0
    );
pwm_right_i_269: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => rightServo2_n_87,
      I1 => rightServo2_n_89,
      I2 => rightServo2_n_85,
      O => pwm_right_i_269_n_0
    );
pwm_right_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(26),
      I1 => count_right_val_reg(27),
      O => pwm_right_i_27_n_0
    );
pwm_right_i_270: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => rightServo2_n_88,
      I1 => rightServo2_n_90,
      I2 => rightServo2_n_86,
      O => pwm_right_i_270_n_0
    );
pwm_right_i_271: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pwm_right_i_267_n_0,
      I1 => rightServo2_n_86,
      I2 => rightServo2_n_84,
      I3 => rightServo2_n_82,
      O => pwm_right_i_271_n_0
    );
pwm_right_i_272: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rightServo2_n_85,
      I1 => rightServo2_n_87,
      I2 => rightServo2_n_83,
      I3 => pwm_right_i_268_n_0,
      O => pwm_right_i_272_n_0
    );
pwm_right_i_273: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rightServo2_n_86,
      I1 => rightServo2_n_88,
      I2 => rightServo2_n_84,
      I3 => pwm_right_i_269_n_0,
      O => pwm_right_i_273_n_0
    );
pwm_right_i_274: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rightServo2_n_87,
      I1 => rightServo2_n_89,
      I2 => rightServo2_n_85,
      I3 => pwm_right_i_270_n_0,
      O => pwm_right_i_274_n_0
    );
pwm_right_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(24),
      I1 => count_right_val_reg(25),
      O => pwm_right_i_28_n_0
    );
pwm_right_i_289: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_right_reg_i_205_n_7,
      I1 => rightServo2_n_94,
      O => pwm_right_i_289_n_0
    );
pwm_right_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(22),
      I1 => count_right_val_reg(23),
      O => pwm_right_i_29_n_0
    );
pwm_right_i_290: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_right_reg_i_275_n_4,
      I1 => rightServo2_n_95,
      O => pwm_right_i_290_n_0
    );
pwm_right_i_291: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_right_reg_i_275_n_5,
      I1 => rightServo2_n_96,
      O => pwm_right_i_291_n_0
    );
pwm_right_i_292: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_right_reg_i_275_n_6,
      I1 => rightServo2_n_97,
      O => pwm_right_i_292_n_0
    );
pwm_right_i_293: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => rightServo2_n_94,
      I1 => pwm_right_reg_i_205_n_7,
      I2 => pwm_right_reg_i_205_n_6,
      I3 => rightServo2_n_93,
      O => pwm_right_i_293_n_0
    );
pwm_right_i_294: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => rightServo2_n_95,
      I1 => pwm_right_reg_i_275_n_4,
      I2 => pwm_right_reg_i_205_n_7,
      I3 => rightServo2_n_94,
      O => pwm_right_i_294_n_0
    );
pwm_right_i_295: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => rightServo2_n_96,
      I1 => pwm_right_reg_i_275_n_5,
      I2 => pwm_right_reg_i_275_n_4,
      I3 => rightServo2_n_95,
      O => pwm_right_i_295_n_0
    );
pwm_right_i_296: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => rightServo2_n_97,
      I1 => pwm_right_reg_i_275_n_6,
      I2 => pwm_right_reg_i_275_n_5,
      I3 => rightServo2_n_96,
      O => pwm_right_i_296_n_0
    );
pwm_right_i_297: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rightServo2_n_85,
      I1 => rightServo2_n_83,
      O => pwm_right_i_297_n_0
    );
pwm_right_i_298: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rightServo2_n_86,
      I1 => rightServo2_n_84,
      O => pwm_right_i_298_n_0
    );
pwm_right_i_299: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rightServo2_n_87,
      I1 => rightServo2_n_85,
      O => pwm_right_i_299_n_0
    );
pwm_right_i_300: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rightServo2_n_88,
      I1 => rightServo2_n_86,
      O => pwm_right_i_300_n_0
    );
pwm_right_i_301: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => rightServo2_n_83,
      I1 => rightServo2_n_85,
      I2 => rightServo2_n_82,
      I3 => rightServo2_n_84,
      O => pwm_right_i_301_n_0
    );
pwm_right_i_302: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => rightServo2_n_84,
      I1 => rightServo2_n_86,
      I2 => rightServo2_n_83,
      I3 => rightServo2_n_85,
      O => pwm_right_i_302_n_0
    );
pwm_right_i_303: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => rightServo2_n_85,
      I1 => rightServo2_n_87,
      I2 => rightServo2_n_84,
      I3 => rightServo2_n_86,
      O => pwm_right_i_303_n_0
    );
pwm_right_i_304: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => rightServo2_n_86,
      I1 => rightServo2_n_88,
      I2 => rightServo2_n_85,
      I3 => rightServo2_n_87,
      O => pwm_right_i_304_n_0
    );
pwm_right_i_305: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rightServo2_n_85,
      I1 => rightServo2_n_83,
      O => pwm_right_i_305_n_0
    );
pwm_right_i_306: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_84,
      I1 => rightServo2_n_86,
      I2 => rightServo2_n_82,
      O => pwm_right_i_306_n_0
    );
pwm_right_i_307: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_85,
      I1 => rightServo2_n_87,
      I2 => rightServo2_n_83,
      O => pwm_right_i_307_n_0
    );
pwm_right_i_308: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_86,
      I1 => rightServo2_n_88,
      I2 => rightServo2_n_84,
      O => pwm_right_i_308_n_0
    );
pwm_right_i_309: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => rightServo2_n_83,
      I1 => rightServo2_n_85,
      I2 => rightServo2_n_82,
      I3 => rightServo2_n_84,
      O => pwm_right_i_309_n_0
    );
pwm_right_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_right_val_reg(22),
      I1 => count_right_val_reg(23),
      O => pwm_right_i_31_n_0
    );
pwm_right_i_310: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => rightServo2_n_82,
      I1 => rightServo2_n_86,
      I2 => rightServo2_n_84,
      I3 => rightServo2_n_83,
      I4 => rightServo2_n_85,
      O => pwm_right_i_310_n_0
    );
pwm_right_i_311: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_83,
      I1 => rightServo2_n_87,
      I2 => rightServo2_n_85,
      I3 => rightServo2_n_86,
      I4 => rightServo2_n_84,
      I5 => rightServo2_n_82,
      O => pwm_right_i_311_n_0
    );
pwm_right_i_312: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_84,
      I1 => rightServo2_n_88,
      I2 => rightServo2_n_86,
      I3 => rightServo2_n_87,
      I4 => rightServo2_n_85,
      I5 => rightServo2_n_83,
      O => pwm_right_i_312_n_0
    );
pwm_right_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => count_right_val_reg(16),
      I1 => count_right_val_reg(17),
      O => pwm_right_i_32_n_0
    );
pwm_right_i_325: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => rightServo2_n_97,
      I1 => rightServo2_n_99,
      I2 => rightServo2_n_95,
      O => pwm_right_i_325_n_0
    );
pwm_right_i_326: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => rightServo2_n_98,
      I1 => rightServo2_n_100,
      I2 => rightServo2_n_96,
      O => pwm_right_i_326_n_0
    );
pwm_right_i_327: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => rightServo2_n_99,
      I1 => rightServo2_n_101,
      I2 => rightServo2_n_97,
      O => pwm_right_i_327_n_0
    );
pwm_right_i_328: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => rightServo2_n_100,
      I1 => rightServo2_n_102,
      I2 => rightServo2_n_98,
      O => pwm_right_i_328_n_0
    );
pwm_right_i_329: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rightServo2_n_96,
      I1 => rightServo2_n_98,
      I2 => rightServo2_n_94,
      I3 => pwm_right_i_325_n_0,
      O => pwm_right_i_329_n_0
    );
pwm_right_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(22),
      I1 => count_right_val_reg(23),
      O => pwm_right_i_33_n_0
    );
pwm_right_i_330: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rightServo2_n_97,
      I1 => rightServo2_n_99,
      I2 => rightServo2_n_95,
      I3 => pwm_right_i_326_n_0,
      O => pwm_right_i_330_n_0
    );
pwm_right_i_331: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rightServo2_n_98,
      I1 => rightServo2_n_100,
      I2 => rightServo2_n_96,
      I3 => pwm_right_i_327_n_0,
      O => pwm_right_i_331_n_0
    );
pwm_right_i_332: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rightServo2_n_99,
      I1 => rightServo2_n_101,
      I2 => rightServo2_n_97,
      I3 => pwm_right_i_328_n_0,
      O => pwm_right_i_332_n_0
    );
pwm_right_i_333: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_91,
      I1 => rightServo2_n_93,
      I2 => rightServo2_n_85,
      O => pwm_right_i_333_n_0
    );
pwm_right_i_334: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_92,
      I1 => rightServo2_n_94,
      I2 => rightServo2_n_86,
      O => pwm_right_i_334_n_0
    );
pwm_right_i_335: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_93,
      I1 => rightServo2_n_95,
      I2 => rightServo2_n_87,
      O => pwm_right_i_335_n_0
    );
pwm_right_i_336: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_94,
      I1 => rightServo2_n_96,
      I2 => rightServo2_n_88,
      O => pwm_right_i_336_n_0
    );
pwm_right_i_337: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_85,
      I1 => rightServo2_n_93,
      I2 => rightServo2_n_91,
      I3 => rightServo2_n_92,
      I4 => rightServo2_n_90,
      I5 => rightServo2_n_84,
      O => pwm_right_i_337_n_0
    );
pwm_right_i_338: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_86,
      I1 => rightServo2_n_94,
      I2 => rightServo2_n_92,
      I3 => rightServo2_n_93,
      I4 => rightServo2_n_91,
      I5 => rightServo2_n_85,
      O => pwm_right_i_338_n_0
    );
pwm_right_i_339: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_87,
      I1 => rightServo2_n_95,
      I2 => rightServo2_n_93,
      I3 => rightServo2_n_94,
      I4 => rightServo2_n_92,
      I5 => rightServo2_n_86,
      O => pwm_right_i_339_n_0
    );
pwm_right_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_right_val_reg(20),
      I1 => count_right_val_reg(21),
      O => pwm_right_i_34_n_0
    );
pwm_right_i_340: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_88,
      I1 => rightServo2_n_96,
      I2 => rightServo2_n_94,
      I3 => rightServo2_n_95,
      I4 => rightServo2_n_93,
      I5 => rightServo2_n_87,
      O => pwm_right_i_340_n_0
    );
pwm_right_i_341: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_95,
      I1 => rightServo2_n_97,
      I2 => rightServo2_n_89,
      O => pwm_right_i_341_n_0
    );
pwm_right_i_342: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_96,
      I1 => rightServo2_n_98,
      I2 => rightServo2_n_90,
      O => pwm_right_i_342_n_0
    );
pwm_right_i_343: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_97,
      I1 => rightServo2_n_99,
      I2 => rightServo2_n_91,
      O => pwm_right_i_343_n_0
    );
pwm_right_i_344: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_98,
      I1 => rightServo2_n_100,
      I2 => rightServo2_n_92,
      O => pwm_right_i_344_n_0
    );
pwm_right_i_345: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_89,
      I1 => rightServo2_n_97,
      I2 => rightServo2_n_95,
      I3 => rightServo2_n_96,
      I4 => rightServo2_n_94,
      I5 => rightServo2_n_88,
      O => pwm_right_i_345_n_0
    );
pwm_right_i_346: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_90,
      I1 => rightServo2_n_98,
      I2 => rightServo2_n_96,
      I3 => rightServo2_n_97,
      I4 => rightServo2_n_95,
      I5 => rightServo2_n_89,
      O => pwm_right_i_346_n_0
    );
pwm_right_i_347: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_91,
      I1 => rightServo2_n_99,
      I2 => rightServo2_n_97,
      I3 => rightServo2_n_98,
      I4 => rightServo2_n_96,
      I5 => rightServo2_n_90,
      O => pwm_right_i_347_n_0
    );
pwm_right_i_348: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_92,
      I1 => rightServo2_n_100,
      I2 => rightServo2_n_98,
      I3 => rightServo2_n_99,
      I4 => rightServo2_n_97,
      I5 => rightServo2_n_91,
      O => pwm_right_i_348_n_0
    );
pwm_right_i_349: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => rightServo2_n_101,
      I1 => rightServo2_n_103,
      I2 => rightServo2_n_99,
      O => pwm_right_i_349_n_0
    );
pwm_right_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => count_right_val_reg(18),
      I1 => count_right_val_reg(19),
      O => pwm_right_i_35_n_0
    );
pwm_right_i_350: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => rightServo2_n_102,
      I1 => rightServo2_n_104,
      I2 => rightServo2_n_100,
      O => pwm_right_i_350_n_0
    );
pwm_right_i_351: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => rightServo2_n_103,
      I1 => rightServo2_n_105,
      I2 => rightServo2_n_101,
      O => pwm_right_i_351_n_0
    );
pwm_right_i_352: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => rightServo2_n_101,
      I1 => rightServo2_n_103,
      I2 => rightServo2_n_105,
      O => pwm_right_i_352_n_0
    );
pwm_right_i_353: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rightServo2_n_100,
      I1 => rightServo2_n_102,
      I2 => rightServo2_n_98,
      I3 => pwm_right_i_349_n_0,
      O => pwm_right_i_353_n_0
    );
pwm_right_i_354: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rightServo2_n_101,
      I1 => rightServo2_n_103,
      I2 => rightServo2_n_99,
      I3 => pwm_right_i_350_n_0,
      O => pwm_right_i_354_n_0
    );
pwm_right_i_355: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rightServo2_n_102,
      I1 => rightServo2_n_104,
      I2 => rightServo2_n_100,
      I3 => pwm_right_i_351_n_0,
      O => pwm_right_i_355_n_0
    );
pwm_right_i_356: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969669"
    )
        port map (
      I0 => rightServo2_n_103,
      I1 => rightServo2_n_105,
      I2 => rightServo2_n_101,
      I3 => rightServo2_n_102,
      I4 => rightServo2_n_104,
      O => pwm_right_i_356_n_0
    );
pwm_right_i_357: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_87,
      I1 => rightServo2_n_89,
      I2 => rightServo2_n_85,
      O => pwm_right_i_357_n_0
    );
pwm_right_i_358: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_88,
      I1 => rightServo2_n_90,
      I2 => rightServo2_n_86,
      O => pwm_right_i_358_n_0
    );
pwm_right_i_359: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_89,
      I1 => rightServo2_n_91,
      I2 => rightServo2_n_87,
      O => pwm_right_i_359_n_0
    );
pwm_right_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_right_val_reg(17),
      I1 => count_right_val_reg(16),
      O => pwm_right_i_36_n_0
    );
pwm_right_i_360: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_90,
      I1 => rightServo2_n_92,
      I2 => rightServo2_n_88,
      O => pwm_right_i_360_n_0
    );
pwm_right_i_361: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_85,
      I1 => rightServo2_n_89,
      I2 => rightServo2_n_87,
      I3 => rightServo2_n_88,
      I4 => rightServo2_n_86,
      I5 => rightServo2_n_84,
      O => pwm_right_i_361_n_0
    );
pwm_right_i_362: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_86,
      I1 => rightServo2_n_90,
      I2 => rightServo2_n_88,
      I3 => rightServo2_n_89,
      I4 => rightServo2_n_87,
      I5 => rightServo2_n_85,
      O => pwm_right_i_362_n_0
    );
pwm_right_i_363: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_87,
      I1 => rightServo2_n_91,
      I2 => rightServo2_n_89,
      I3 => rightServo2_n_90,
      I4 => rightServo2_n_88,
      I5 => rightServo2_n_86,
      O => pwm_right_i_363_n_0
    );
pwm_right_i_364: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_88,
      I1 => rightServo2_n_92,
      I2 => rightServo2_n_90,
      I3 => rightServo2_n_91,
      I4 => rightServo2_n_89,
      I5 => rightServo2_n_87,
      O => pwm_right_i_364_n_0
    );
pwm_right_i_365: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => rightServo2_n_89,
      I1 => rightServo2_n_91,
      I2 => rightServo2_n_87,
      O => pwm_right_i_365_n_0
    );
pwm_right_i_366: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => rightServo2_n_90,
      I1 => rightServo2_n_92,
      I2 => rightServo2_n_88,
      O => pwm_right_i_366_n_0
    );
pwm_right_i_367: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => rightServo2_n_91,
      I1 => rightServo2_n_93,
      I2 => rightServo2_n_89,
      O => pwm_right_i_367_n_0
    );
pwm_right_i_368: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => rightServo2_n_92,
      I1 => rightServo2_n_94,
      I2 => rightServo2_n_90,
      O => pwm_right_i_368_n_0
    );
pwm_right_i_369: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rightServo2_n_88,
      I1 => rightServo2_n_90,
      I2 => rightServo2_n_86,
      I3 => pwm_right_i_365_n_0,
      O => pwm_right_i_369_n_0
    );
pwm_right_i_370: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rightServo2_n_89,
      I1 => rightServo2_n_91,
      I2 => rightServo2_n_87,
      I3 => pwm_right_i_366_n_0,
      O => pwm_right_i_370_n_0
    );
pwm_right_i_371: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rightServo2_n_90,
      I1 => rightServo2_n_92,
      I2 => rightServo2_n_88,
      I3 => pwm_right_i_367_n_0,
      O => pwm_right_i_371_n_0
    );
pwm_right_i_372: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rightServo2_n_91,
      I1 => rightServo2_n_93,
      I2 => rightServo2_n_89,
      I3 => pwm_right_i_368_n_0,
      O => pwm_right_i_372_n_0
    );
pwm_right_i_373: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rightServo2_n_89,
      I1 => rightServo2_n_87,
      O => pwm_right_i_373_n_0
    );
pwm_right_i_374: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_88,
      I1 => rightServo2_n_90,
      I2 => rightServo2_n_82,
      O => pwm_right_i_374_n_0
    );
pwm_right_i_375: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_89,
      I1 => rightServo2_n_91,
      I2 => rightServo2_n_83,
      O => pwm_right_i_375_n_0
    );
pwm_right_i_376: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_90,
      I1 => rightServo2_n_92,
      I2 => rightServo2_n_84,
      O => pwm_right_i_376_n_0
    );
pwm_right_i_377: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => rightServo2_n_87,
      I1 => rightServo2_n_89,
      I2 => rightServo2_n_86,
      I3 => rightServo2_n_88,
      O => pwm_right_i_377_n_0
    );
pwm_right_i_378: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => rightServo2_n_82,
      I1 => rightServo2_n_90,
      I2 => rightServo2_n_88,
      I3 => rightServo2_n_87,
      I4 => rightServo2_n_89,
      O => pwm_right_i_378_n_0
    );
pwm_right_i_379: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_83,
      I1 => rightServo2_n_91,
      I2 => rightServo2_n_89,
      I3 => rightServo2_n_90,
      I4 => rightServo2_n_88,
      I5 => rightServo2_n_82,
      O => pwm_right_i_379_n_0
    );
pwm_right_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => count_right_val_reg(22),
      I1 => count_right_val_reg(23),
      I2 => pwm_right_reg_i_46_n_2,
      I3 => Q(0),
      O => pwm_right_i_38_n_0
    );
pwm_right_i_380: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_84,
      I1 => rightServo2_n_92,
      I2 => rightServo2_n_90,
      I3 => rightServo2_n_91,
      I4 => rightServo2_n_89,
      I5 => rightServo2_n_83,
      O => pwm_right_i_380_n_0
    );
pwm_right_i_381: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => rightServo2_n_93,
      I1 => rightServo2_n_95,
      I2 => rightServo2_n_91,
      O => pwm_right_i_381_n_0
    );
pwm_right_i_382: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => rightServo2_n_94,
      I1 => rightServo2_n_96,
      I2 => rightServo2_n_92,
      O => pwm_right_i_382_n_0
    );
pwm_right_i_383: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => rightServo2_n_95,
      I1 => rightServo2_n_97,
      I2 => rightServo2_n_93,
      O => pwm_right_i_383_n_0
    );
pwm_right_i_384: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => rightServo2_n_96,
      I1 => rightServo2_n_98,
      I2 => rightServo2_n_94,
      O => pwm_right_i_384_n_0
    );
pwm_right_i_385: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rightServo2_n_92,
      I1 => rightServo2_n_94,
      I2 => rightServo2_n_90,
      I3 => pwm_right_i_381_n_0,
      O => pwm_right_i_385_n_0
    );
pwm_right_i_386: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rightServo2_n_93,
      I1 => rightServo2_n_95,
      I2 => rightServo2_n_91,
      I3 => pwm_right_i_382_n_0,
      O => pwm_right_i_386_n_0
    );
pwm_right_i_387: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rightServo2_n_94,
      I1 => rightServo2_n_96,
      I2 => rightServo2_n_92,
      I3 => pwm_right_i_383_n_0,
      O => pwm_right_i_387_n_0
    );
pwm_right_i_388: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rightServo2_n_95,
      I1 => rightServo2_n_97,
      I2 => rightServo2_n_93,
      I3 => pwm_right_i_384_n_0,
      O => pwm_right_i_388_n_0
    );
pwm_right_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => count_right_val_reg(20),
      I1 => count_right_val_reg(21),
      I2 => pwm_right_reg_i_46_n_2,
      I3 => Q(0),
      O => pwm_right_i_39_n_0
    );
pwm_right_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => count_right_val_reg(18),
      I1 => count_right_val_reg(19),
      I2 => pwm_right_reg_i_46_n_2,
      I3 => Q(0),
      O => pwm_right_i_40_n_0
    );
pwm_right_i_403: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_right_reg_i_275_n_7,
      I1 => rightServo2_n_98,
      O => pwm_right_i_403_n_0
    );
pwm_right_i_404: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => pwm_right_reg_i_389_n_4,
      I1 => rightServo2_n_99,
      O => pwm_right_i_404_n_0
    );
pwm_right_i_405: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_right_reg_i_389_n_5,
      I1 => rightServo2_n_100,
      O => pwm_right_i_405_n_0
    );
pwm_right_i_406: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => pwm_right_reg_i_389_n_6,
      I1 => rightServo2_n_101,
      O => pwm_right_i_406_n_0
    );
pwm_right_i_407: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => rightServo2_n_98,
      I1 => pwm_right_reg_i_275_n_7,
      I2 => pwm_right_reg_i_275_n_6,
      I3 => rightServo2_n_97,
      O => pwm_right_i_407_n_0
    );
pwm_right_i_408: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => rightServo2_n_99,
      I1 => pwm_right_reg_i_389_n_4,
      I2 => pwm_right_reg_i_275_n_7,
      I3 => rightServo2_n_98,
      O => pwm_right_i_408_n_0
    );
pwm_right_i_409: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => rightServo2_n_100,
      I1 => pwm_right_reg_i_389_n_5,
      I2 => pwm_right_reg_i_389_n_4,
      I3 => rightServo2_n_99,
      O => pwm_right_i_409_n_0
    );
pwm_right_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F2F0F02"
    )
        port map (
      I0 => rightServo0(16),
      I1 => count_right_val_reg(16),
      I2 => count_right_val_reg(17),
      I3 => Q(0),
      I4 => rightServo0(17),
      O => pwm_right_i_41_n_0
    );
pwm_right_i_410: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => rightServo2_n_101,
      I1 => pwm_right_reg_i_389_n_6,
      I2 => pwm_right_reg_i_389_n_5,
      I3 => rightServo2_n_100,
      O => pwm_right_i_410_n_0
    );
pwm_right_i_413: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pwm_right_reg_i_421_n_7,
      I1 => rightServo2_n_100,
      O => pwm_right_i_413_n_0
    );
pwm_right_i_414: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pwm_right_reg_i_466_n_4,
      I1 => rightServo2_n_101,
      O => pwm_right_i_414_n_0
    );
pwm_right_i_415: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pwm_right_reg_i_466_n_5,
      I1 => rightServo2_n_102,
      O => pwm_right_i_415_n_0
    );
pwm_right_i_417: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => pwm_right_reg_i_421_n_7,
      I1 => rightServo2_n_100,
      I2 => \^count_right_val_reg[31]_11\(0),
      I3 => \^count_right_val_reg[31]_6\(0),
      O => pwm_right_i_417_n_0
    );
pwm_right_i_418: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => pwm_right_reg_i_466_n_4,
      I1 => rightServo2_n_101,
      I2 => rightServo2_n_100,
      I3 => pwm_right_reg_i_421_n_7,
      O => pwm_right_i_418_n_0
    );
pwm_right_i_419: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => pwm_right_reg_i_466_n_5,
      I1 => rightServo2_n_102,
      I2 => rightServo2_n_101,
      I3 => pwm_right_reg_i_466_n_4,
      O => pwm_right_i_419_n_0
    );
pwm_right_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0254"
    )
        port map (
      I0 => count_right_val_reg(22),
      I1 => pwm_right_reg_i_46_n_2,
      I2 => Q(0),
      I3 => count_right_val_reg(23),
      O => pwm_right_i_42_n_0
    );
pwm_right_i_422: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_99,
      I1 => rightServo2_n_101,
      I2 => rightServo2_n_93,
      O => pwm_right_i_422_n_0
    );
pwm_right_i_423: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_100,
      I1 => rightServo2_n_102,
      I2 => rightServo2_n_94,
      O => pwm_right_i_423_n_0
    );
pwm_right_i_424: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_101,
      I1 => rightServo2_n_103,
      I2 => rightServo2_n_95,
      O => pwm_right_i_424_n_0
    );
pwm_right_i_425: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_102,
      I1 => rightServo2_n_104,
      I2 => rightServo2_n_96,
      O => pwm_right_i_425_n_0
    );
pwm_right_i_426: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_93,
      I1 => rightServo2_n_101,
      I2 => rightServo2_n_99,
      I3 => rightServo2_n_100,
      I4 => rightServo2_n_98,
      I5 => rightServo2_n_92,
      O => pwm_right_i_426_n_0
    );
pwm_right_i_427: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_94,
      I1 => rightServo2_n_102,
      I2 => rightServo2_n_100,
      I3 => rightServo2_n_101,
      I4 => rightServo2_n_99,
      I5 => rightServo2_n_93,
      O => pwm_right_i_427_n_0
    );
pwm_right_i_428: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_95,
      I1 => rightServo2_n_103,
      I2 => rightServo2_n_101,
      I3 => rightServo2_n_102,
      I4 => rightServo2_n_100,
      I5 => rightServo2_n_94,
      O => pwm_right_i_428_n_0
    );
pwm_right_i_429: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_96,
      I1 => rightServo2_n_104,
      I2 => rightServo2_n_102,
      I3 => rightServo2_n_103,
      I4 => rightServo2_n_101,
      I5 => rightServo2_n_95,
      O => pwm_right_i_429_n_0
    );
pwm_right_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0254"
    )
        port map (
      I0 => count_right_val_reg(20),
      I1 => pwm_right_reg_i_46_n_2,
      I2 => Q(0),
      I3 => count_right_val_reg(21),
      O => pwm_right_i_43_n_0
    );
pwm_right_i_430: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rightServo2_n_105,
      O => pwm_right_i_430_n_0
    );
pwm_right_i_431: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => rightServo2_n_105,
      I1 => rightServo2_n_104,
      I2 => rightServo2_n_102,
      O => pwm_right_i_431_n_0
    );
pwm_right_i_432: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rightServo2_n_103,
      I1 => rightServo2_n_105,
      O => pwm_right_i_432_n_0
    );
pwm_right_i_433: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rightServo2_n_104,
      O => pwm_right_i_433_n_0
    );
pwm_right_i_434: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_91,
      I1 => rightServo2_n_93,
      I2 => rightServo2_n_89,
      O => pwm_right_i_434_n_0
    );
pwm_right_i_435: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_92,
      I1 => rightServo2_n_94,
      I2 => rightServo2_n_90,
      O => pwm_right_i_435_n_0
    );
pwm_right_i_436: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_93,
      I1 => rightServo2_n_95,
      I2 => rightServo2_n_91,
      O => pwm_right_i_436_n_0
    );
pwm_right_i_437: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_94,
      I1 => rightServo2_n_96,
      I2 => rightServo2_n_92,
      O => pwm_right_i_437_n_0
    );
pwm_right_i_438: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_89,
      I1 => rightServo2_n_93,
      I2 => rightServo2_n_91,
      I3 => rightServo2_n_92,
      I4 => rightServo2_n_90,
      I5 => rightServo2_n_88,
      O => pwm_right_i_438_n_0
    );
pwm_right_i_439: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_90,
      I1 => rightServo2_n_94,
      I2 => rightServo2_n_92,
      I3 => rightServo2_n_93,
      I4 => rightServo2_n_91,
      I5 => rightServo2_n_89,
      O => pwm_right_i_439_n_0
    );
pwm_right_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0254"
    )
        port map (
      I0 => count_right_val_reg(18),
      I1 => pwm_right_reg_i_46_n_2,
      I2 => Q(0),
      I3 => count_right_val_reg(19),
      O => pwm_right_i_44_n_0
    );
pwm_right_i_440: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_91,
      I1 => rightServo2_n_95,
      I2 => rightServo2_n_93,
      I3 => rightServo2_n_94,
      I4 => rightServo2_n_92,
      I5 => rightServo2_n_90,
      O => pwm_right_i_440_n_0
    );
pwm_right_i_441: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_92,
      I1 => rightServo2_n_96,
      I2 => rightServo2_n_94,
      I3 => rightServo2_n_95,
      I4 => rightServo2_n_93,
      I5 => rightServo2_n_91,
      O => pwm_right_i_441_n_0
    );
pwm_right_i_443: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_right_val_reg[31]_0\(0),
      I1 => \^count_right_val_reg[31]_1\(1),
      O => pwm_right_i_443_n_0
    );
pwm_right_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"39300009"
    )
        port map (
      I0 => rightServo0(16),
      I1 => count_right_val_reg(16),
      I2 => Q(0),
      I3 => rightServo0(17),
      I4 => count_right_val_reg(17),
      O => pwm_right_i_45_n_0
    );
pwm_right_i_452: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => pwm_right_reg_i_389_n_7,
      I1 => rightServo2_n_102,
      O => pwm_right_i_452_n_0
    );
pwm_right_i_453: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count_right_val_reg[31]_1\(0),
      I1 => rightServo2_n_103,
      O => pwm_right_i_453_n_0
    );
pwm_right_i_454: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^count_right_val_reg[31]_0\(0),
      I1 => rightServo2_n_104,
      O => pwm_right_i_454_n_0
    );
pwm_right_i_455: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => rightServo2_n_102,
      I1 => pwm_right_reg_i_389_n_7,
      I2 => pwm_right_reg_i_389_n_6,
      I3 => rightServo2_n_101,
      O => pwm_right_i_455_n_0
    );
pwm_right_i_456: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => rightServo2_n_103,
      I1 => \^count_right_val_reg[31]_1\(0),
      I2 => pwm_right_reg_i_389_n_7,
      I3 => rightServo2_n_102,
      O => pwm_right_i_456_n_0
    );
pwm_right_i_457: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => rightServo2_n_104,
      I1 => \^count_right_val_reg[31]_0\(0),
      I2 => \^count_right_val_reg[31]_1\(0),
      I3 => rightServo2_n_103,
      O => pwm_right_i_457_n_0
    );
pwm_right_i_458: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rightServo2_n_104,
      I1 => \^count_right_val_reg[31]_0\(0),
      O => pwm_right_i_458_n_0
    );
pwm_right_i_459: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pwm_right_reg_i_466_n_6,
      I1 => rightServo2_n_103,
      O => pwm_right_i_459_n_0
    );
pwm_right_i_460: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pwm_right_reg_i_466_n_7,
      I1 => rightServo2_n_104,
      O => pwm_right_i_460_n_0
    );
pwm_right_i_461: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pwm_right_reg_i_482_n_4,
      I1 => rightServo2_n_105,
      O => pwm_right_i_461_n_0
    );
pwm_right_i_462: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => pwm_right_reg_i_466_n_6,
      I1 => rightServo2_n_103,
      I2 => rightServo2_n_102,
      I3 => pwm_right_reg_i_466_n_5,
      O => pwm_right_i_462_n_0
    );
pwm_right_i_463: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => pwm_right_reg_i_466_n_7,
      I1 => rightServo2_n_104,
      I2 => rightServo2_n_103,
      I3 => pwm_right_reg_i_466_n_6,
      O => pwm_right_i_463_n_0
    );
pwm_right_i_464: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => pwm_right_reg_i_482_n_4,
      I1 => rightServo2_n_105,
      I2 => rightServo2_n_104,
      I3 => pwm_right_reg_i_466_n_7,
      O => pwm_right_i_464_n_0
    );
pwm_right_i_465: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pwm_right_reg_i_482_n_4,
      I1 => rightServo2_n_105,
      O => pwm_right_i_465_n_0
    );
pwm_right_i_467: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_103,
      I1 => rightServo2_n_105,
      I2 => rightServo2_n_97,
      O => pwm_right_i_467_n_0
    );
pwm_right_i_468: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => rightServo2_n_105,
      I1 => rightServo2_n_103,
      I2 => rightServo2_n_97,
      O => pwm_right_i_468_n_0
    );
pwm_right_i_469: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rightServo2_n_99,
      I1 => rightServo2_n_105,
      O => pwm_right_i_469_n_0
    );
pwm_right_i_470: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_97,
      I1 => rightServo2_n_105,
      I2 => rightServo2_n_103,
      I3 => rightServo2_n_104,
      I4 => rightServo2_n_102,
      I5 => rightServo2_n_96,
      O => pwm_right_i_470_n_0
    );
pwm_right_i_471: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => rightServo2_n_105,
      I1 => rightServo2_n_103,
      I2 => rightServo2_n_97,
      I3 => rightServo2_n_104,
      I4 => rightServo2_n_98,
      O => pwm_right_i_471_n_0
    );
pwm_right_i_472: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => rightServo2_n_105,
      I1 => rightServo2_n_99,
      I2 => rightServo2_n_104,
      I3 => rightServo2_n_98,
      O => pwm_right_i_472_n_0
    );
pwm_right_i_473: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rightServo2_n_99,
      I1 => rightServo2_n_105,
      O => pwm_right_i_473_n_0
    );
pwm_right_i_474: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_95,
      I1 => rightServo2_n_97,
      I2 => rightServo2_n_93,
      O => pwm_right_i_474_n_0
    );
pwm_right_i_475: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_96,
      I1 => rightServo2_n_98,
      I2 => rightServo2_n_94,
      O => pwm_right_i_475_n_0
    );
pwm_right_i_476: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_97,
      I1 => rightServo2_n_99,
      I2 => rightServo2_n_95,
      O => pwm_right_i_476_n_0
    );
pwm_right_i_477: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_98,
      I1 => rightServo2_n_100,
      I2 => rightServo2_n_96,
      O => pwm_right_i_477_n_0
    );
pwm_right_i_478: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_93,
      I1 => rightServo2_n_97,
      I2 => rightServo2_n_95,
      I3 => rightServo2_n_96,
      I4 => rightServo2_n_94,
      I5 => rightServo2_n_92,
      O => pwm_right_i_478_n_0
    );
pwm_right_i_479: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_94,
      I1 => rightServo2_n_98,
      I2 => rightServo2_n_96,
      I3 => rightServo2_n_97,
      I4 => rightServo2_n_95,
      I5 => rightServo2_n_93,
      O => pwm_right_i_479_n_0
    );
pwm_right_i_48: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(20),
      I1 => count_right_val_reg(21),
      O => pwm_right_i_48_n_0
    );
pwm_right_i_480: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_95,
      I1 => rightServo2_n_99,
      I2 => rightServo2_n_97,
      I3 => rightServo2_n_98,
      I4 => rightServo2_n_96,
      I5 => rightServo2_n_94,
      O => pwm_right_i_480_n_0
    );
pwm_right_i_481: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_96,
      I1 => rightServo2_n_100,
      I2 => rightServo2_n_98,
      I3 => rightServo2_n_99,
      I4 => rightServo2_n_97,
      I5 => rightServo2_n_95,
      O => pwm_right_i_481_n_0
    );
pwm_right_i_483: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_99,
      I1 => rightServo2_n_101,
      I2 => rightServo2_n_97,
      O => pwm_right_i_483_n_0
    );
pwm_right_i_484: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_100,
      I1 => rightServo2_n_102,
      I2 => rightServo2_n_98,
      O => pwm_right_i_484_n_0
    );
pwm_right_i_485: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_101,
      I1 => rightServo2_n_103,
      I2 => rightServo2_n_99,
      O => pwm_right_i_485_n_0
    );
pwm_right_i_486: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_102,
      I1 => rightServo2_n_104,
      I2 => rightServo2_n_100,
      O => pwm_right_i_486_n_0
    );
pwm_right_i_487: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_97,
      I1 => rightServo2_n_101,
      I2 => rightServo2_n_99,
      I3 => rightServo2_n_100,
      I4 => rightServo2_n_98,
      I5 => rightServo2_n_96,
      O => pwm_right_i_487_n_0
    );
pwm_right_i_488: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_98,
      I1 => rightServo2_n_102,
      I2 => rightServo2_n_100,
      I3 => rightServo2_n_101,
      I4 => rightServo2_n_99,
      I5 => rightServo2_n_97,
      O => pwm_right_i_488_n_0
    );
pwm_right_i_489: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_99,
      I1 => rightServo2_n_103,
      I2 => rightServo2_n_101,
      I3 => rightServo2_n_102,
      I4 => rightServo2_n_100,
      I5 => rightServo2_n_98,
      O => pwm_right_i_489_n_0
    );
pwm_right_i_49: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => count_right_val_reg(18),
      I1 => count_right_val_reg(19),
      O => pwm_right_i_49_n_0
    );
pwm_right_i_490: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_100,
      I1 => rightServo2_n_104,
      I2 => rightServo2_n_102,
      I3 => rightServo2_n_103,
      I4 => rightServo2_n_101,
      I5 => rightServo2_n_99,
      O => pwm_right_i_490_n_0
    );
pwm_right_i_491: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rightServo2_n_103,
      I1 => rightServo2_n_105,
      I2 => rightServo2_n_101,
      O => pwm_right_i_491_n_0
    );
pwm_right_i_492: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => rightServo2_n_105,
      I1 => rightServo2_n_103,
      I2 => rightServo2_n_101,
      O => pwm_right_i_492_n_0
    );
pwm_right_i_493: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rightServo2_n_103,
      I1 => rightServo2_n_105,
      O => pwm_right_i_493_n_0
    );
pwm_right_i_494: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rightServo2_n_101,
      I1 => rightServo2_n_105,
      I2 => rightServo2_n_103,
      I3 => rightServo2_n_104,
      I4 => rightServo2_n_102,
      I5 => rightServo2_n_100,
      O => pwm_right_i_494_n_0
    );
pwm_right_i_495: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => rightServo2_n_105,
      I1 => rightServo2_n_103,
      I2 => rightServo2_n_101,
      I3 => rightServo2_n_104,
      I4 => rightServo2_n_102,
      O => pwm_right_i_495_n_0
    );
pwm_right_i_496: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => rightServo2_n_105,
      I1 => rightServo2_n_103,
      I2 => rightServo2_n_104,
      I3 => rightServo2_n_102,
      O => pwm_right_i_496_n_0
    );
pwm_right_i_497: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rightServo2_n_103,
      I1 => rightServo2_n_105,
      O => pwm_right_i_497_n_0
    );
pwm_right_i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(17),
      O => pwm_right_i_50_n_0
    );
pwm_right_i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(15),
      O => pwm_right_i_51_n_0
    );
pwm_right_i_52: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_right_val_reg(20),
      I1 => count_right_val_reg(21),
      O => pwm_right_i_52_n_0
    );
pwm_right_i_53: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => count_right_val_reg(18),
      I1 => count_right_val_reg(19),
      O => pwm_right_i_53_n_0
    );
pwm_right_i_54: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_right_val_reg(17),
      I1 => count_right_val_reg(16),
      O => pwm_right_i_54_n_0
    );
pwm_right_i_55: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_right_val_reg(15),
      I1 => count_right_val_reg(14),
      O => pwm_right_i_55_n_0
    );
pwm_right_i_57: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => count_right_val_reg(14),
      I1 => count_right_val_reg(15),
      O => pwm_right_i_57_n_0
    );
pwm_right_i_58: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_right_val_reg(12),
      I1 => count_right_val_reg(13),
      O => pwm_right_i_58_n_0
    );
pwm_right_i_59: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_right_val_reg(8),
      I1 => count_right_val_reg(9),
      O => pwm_right_i_59_n_0
    );
pwm_right_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(30),
      I1 => count_right_val_reg(31),
      O => pwm_right_i_6_n_0
    );
pwm_right_i_60: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_right_val_reg(15),
      I1 => count_right_val_reg(14),
      O => pwm_right_i_60_n_0
    );
pwm_right_i_61: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(12),
      I1 => count_right_val_reg(13),
      O => pwm_right_i_61_n_0
    );
pwm_right_i_62: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_right_val_reg(10),
      I1 => count_right_val_reg(11),
      O => pwm_right_i_62_n_0
    );
pwm_right_i_63: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(8),
      I1 => count_right_val_reg(9),
      O => pwm_right_i_63_n_0
    );
pwm_right_i_65: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03032F02"
    )
        port map (
      I0 => rightServo0(14),
      I1 => count_right_val_reg(14),
      I2 => count_right_val_reg(15),
      I3 => rightServo0(15),
      I4 => Q(0),
      O => pwm_right_i_65_n_0
    );
pwm_right_i_66: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002F02"
    )
        port map (
      I0 => rightServo0(12),
      I1 => count_right_val_reg(12),
      I2 => count_right_val_reg(13),
      I3 => rightServo0(13),
      I4 => Q(0),
      O => pwm_right_i_66_n_0
    );
pwm_right_i_67: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F2F0F02"
    )
        port map (
      I0 => rightServo0(10),
      I1 => count_right_val_reg(10),
      I2 => count_right_val_reg(11),
      I3 => Q(0),
      I4 => rightServo0(11),
      O => pwm_right_i_67_n_0
    );
pwm_right_i_68: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03032F02"
    )
        port map (
      I0 => rightServo0(8),
      I1 => count_right_val_reg(8),
      I2 => count_right_val_reg(9),
      I3 => rightServo0(9),
      I4 => Q(0),
      O => pwm_right_i_68_n_0
    );
pwm_right_i_69: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0090CC09"
    )
        port map (
      I0 => rightServo0(14),
      I1 => count_right_val_reg(14),
      I2 => rightServo0(15),
      I3 => Q(0),
      I4 => count_right_val_reg(15),
      O => pwm_right_i_69_n_0
    );
pwm_right_i_70: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00903309"
    )
        port map (
      I0 => rightServo0(12),
      I1 => count_right_val_reg(12),
      I2 => rightServo0(13),
      I3 => Q(0),
      I4 => count_right_val_reg(13),
      O => pwm_right_i_70_n_0
    );
pwm_right_i_71: unisim.vcomponents.LUT5
    generic map(
      INIT => X"39300009"
    )
        port map (
      I0 => rightServo0(10),
      I1 => count_right_val_reg(10),
      I2 => Q(0),
      I3 => rightServo0(11),
      I4 => count_right_val_reg(11),
      O => pwm_right_i_71_n_0
    );
pwm_right_i_72: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0090CC09"
    )
        port map (
      I0 => rightServo0(8),
      I1 => count_right_val_reg(8),
      I2 => rightServo0(9),
      I3 => Q(0),
      I4 => count_right_val_reg(9),
      O => pwm_right_i_72_n_0
    );
pwm_right_i_74: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FF5D"
    )
        port map (
      I0 => rightServo2_0(1),
      I1 => pwm_right_reg_i_106_n_7,
      I2 => rightServo2_n_82,
      I3 => pwm_right_reg_i_107_n_1,
      I4 => \^count_right_val_reg[31]_2\(0),
      O => p_0_in_0(17)
    );
pwm_right_i_75: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^count_right_val_reg[31]_2\(0),
      I1 => pwm_right_reg_i_107_n_1,
      I2 => rightServo2_n_82,
      I3 => pwm_right_reg_i_106_n_7,
      I4 => rightServo2_0(1),
      O => pwm_right_i_75_n_0
    );
pwm_right_i_76: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(10),
      I1 => count_right_val_reg(11),
      O => pwm_right_i_76_n_0
    );
pwm_right_i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(7),
      O => pwm_right_i_77_n_0
    );
pwm_right_i_78: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(12),
      I1 => count_right_val_reg(13),
      O => pwm_right_i_78_n_0
    );
pwm_right_i_79: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_right_val_reg(10),
      I1 => count_right_val_reg(11),
      O => pwm_right_i_79_n_0
    );
pwm_right_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_right_val_reg(30),
      I1 => count_right_val_reg(31),
      O => pwm_right_i_8_n_0
    );
pwm_right_i_80: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(8),
      I1 => count_right_val_reg(9),
      O => pwm_right_i_80_n_0
    );
pwm_right_i_81: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_right_val_reg(7),
      I1 => count_right_val_reg(6),
      O => pwm_right_i_81_n_0
    );
pwm_right_i_82: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => count_right_val_reg(6),
      I1 => count_right_val_reg(7),
      O => pwm_right_i_82_n_0
    );
pwm_right_i_83: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_right_val_reg(4),
      I1 => count_right_val_reg(5),
      O => pwm_right_i_83_n_0
    );
pwm_right_i_84: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_right_val_reg(2),
      I1 => count_right_val_reg(3),
      O => pwm_right_i_84_n_0
    );
pwm_right_i_85: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_right_val_reg(0),
      I1 => count_right_val_reg(1),
      O => pwm_right_i_85_n_0
    );
pwm_right_i_86: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_right_val_reg(7),
      I1 => count_right_val_reg(6),
      O => pwm_right_i_86_n_0
    );
pwm_right_i_87: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(4),
      I1 => count_right_val_reg(5),
      O => pwm_right_i_87_n_0
    );
pwm_right_i_88: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(2),
      I1 => count_right_val_reg(3),
      O => pwm_right_i_88_n_0
    );
pwm_right_i_89: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(0),
      I1 => count_right_val_reg(1),
      O => pwm_right_i_89_n_0
    );
pwm_right_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_right_val_reg(28),
      I1 => count_right_val_reg(29),
      O => pwm_right_i_9_n_0
    );
pwm_right_i_90: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F2F3F02"
    )
        port map (
      I0 => rightServo0(6),
      I1 => count_right_val_reg(6),
      I2 => count_right_val_reg(7),
      I3 => Q(0),
      I4 => rightServo0(7),
      O => pwm_right_i_90_n_0
    );
pwm_right_i_91: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F2F3F02"
    )
        port map (
      I0 => rightServo0(4),
      I1 => count_right_val_reg(4),
      I2 => count_right_val_reg(5),
      I3 => Q(0),
      I4 => rightServo0(5),
      O => pwm_right_i_91_n_0
    );
pwm_right_i_92: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002F02"
    )
        port map (
      I0 => rightServo0(2),
      I1 => count_right_val_reg(2),
      I2 => count_right_val_reg(3),
      I3 => rightServo0(3),
      I4 => Q(0),
      O => pwm_right_i_92_n_0
    );
pwm_right_i_93: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02022F02"
    )
        port map (
      I0 => count_right_var(0),
      I1 => count_right_val_reg(0),
      I2 => count_right_val_reg(1),
      I3 => rightServo0(1),
      I4 => Q(0),
      O => pwm_right_i_93_n_0
    );
pwm_right_i_94: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C9C00009"
    )
        port map (
      I0 => rightServo0(6),
      I1 => count_right_val_reg(6),
      I2 => Q(0),
      I3 => rightServo0(7),
      I4 => count_right_val_reg(7),
      O => pwm_right_i_94_n_0
    );
pwm_right_i_95: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C9C00009"
    )
        port map (
      I0 => rightServo0(4),
      I1 => count_right_val_reg(4),
      I2 => Q(0),
      I3 => rightServo0(5),
      I4 => count_right_val_reg(5),
      O => pwm_right_i_95_n_0
    );
pwm_right_i_96: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00903309"
    )
        port map (
      I0 => rightServo0(2),
      I1 => count_right_val_reg(2),
      I2 => rightServo0(3),
      I3 => Q(0),
      I4 => count_right_val_reg(3),
      O => pwm_right_i_96_n_0
    );
pwm_right_i_97: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00909909"
    )
        port map (
      I0 => count_right_var(0),
      I1 => count_right_val_reg(0),
      I2 => rightServo0(1),
      I3 => Q(0),
      I4 => count_right_val_reg(1),
      O => pwm_right_i_97_n_0
    );
pwm_right_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => pwm_right_i_1_n_0,
      Q => \^s00_pwm_right\,
      R => '0'
    );
pwm_right_reg_i_106: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_126_n_0,
      CO(3 downto 0) => NLW_pwm_right_reg_i_106_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_pwm_right_reg_i_106_O_UNCONNECTED(3 downto 1),
      O(0) => pwm_right_reg_i_106_n_7,
      S(3 downto 1) => B"000",
      S(0) => rightServo2_26(0)
    );
pwm_right_reg_i_107: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_128_n_0,
      CO(3) => NLW_pwm_right_reg_i_107_CO_UNCONNECTED(3),
      CO(2) => pwm_right_reg_i_107_n_1,
      CO(1) => pwm_right_reg_i_107_n_2,
      CO(0) => pwm_right_reg_i_107_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => pwm_right_i_129_n_0,
      DI(1) => pwm_right_i_130_n_0,
      DI(0) => pwm_right_i_131_n_0,
      O(3 downto 0) => NLW_pwm_right_reg_i_107_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => pwm_right_i_132_n_0,
      S(1) => pwm_right_i_133_n_0,
      S(0) => pwm_right_i_134_n_0
    );
pwm_right_reg_i_108: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_125_n_0,
      CO(3 downto 0) => NLW_pwm_right_reg_i_108_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_pwm_right_reg_i_108_O_UNCONNECTED(3 downto 1),
      O(0) => \^count_right_val_reg[31]_2\(0),
      S(3 downto 1) => B"000",
      S(0) => pwm_right_i_135_n_0
    );
pwm_right_reg_i_109: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pwm_right_reg_i_109_n_0,
      CO(2) => pwm_right_reg_i_109_n_1,
      CO(1) => pwm_right_reg_i_109_n_2,
      CO(0) => pwm_right_reg_i_109_n_3,
      CYINIT => p_0_in_0(0),
      DI(3) => p_0_in_0(4),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => rightServo0(4 downto 1),
      S(3) => pwm_right_i_138_n_0,
      S(2 downto 0) => p_0_in_0(3 downto 1)
    );
pwm_right_reg_i_125: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_145_n_0,
      CO(3) => pwm_right_reg_i_125_n_0,
      CO(2) => pwm_right_reg_i_125_n_1,
      CO(1) => pwm_right_reg_i_125_n_2,
      CO(0) => pwm_right_reg_i_125_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_148_n_0,
      DI(2) => pwm_right_i_149_n_0,
      DI(1) => pwm_right_i_150_n_0,
      DI(0) => pwm_right_i_151_n_0,
      O(3 downto 0) => \^count_right_val_reg[31]_3\(3 downto 0),
      S(3) => pwm_right_i_152_n_0,
      S(2) => pwm_right_i_153_n_0,
      S(1) => pwm_right_i_154_n_0,
      S(0) => pwm_right_i_155_n_0
    );
pwm_right_reg_i_126: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_156_n_0,
      CO(3) => pwm_right_reg_i_126_n_0,
      CO(2) => pwm_right_reg_i_126_n_1,
      CO(1) => pwm_right_reg_i_126_n_2,
      CO(0) => pwm_right_reg_i_126_n_3,
      CYINIT => '0',
      DI(3 downto 0) => rightServo2_24(3 downto 0),
      O(3) => pwm_right_reg_i_126_n_4,
      O(2) => pwm_right_reg_i_126_n_5,
      O(1) => pwm_right_reg_i_126_n_6,
      O(0) => pwm_right_reg_i_126_n_7,
      S(3 downto 0) => rightServo2_25(3 downto 0)
    );
pwm_right_reg_i_128: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_165_n_0,
      CO(3) => pwm_right_reg_i_128_n_0,
      CO(2) => pwm_right_reg_i_128_n_1,
      CO(1) => pwm_right_reg_i_128_n_2,
      CO(0) => pwm_right_reg_i_128_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_166_n_0,
      DI(2) => pwm_right_i_167_n_0,
      DI(1) => pwm_right_i_168_n_0,
      DI(0) => pwm_right_i_169_n_0,
      O(3 downto 0) => NLW_pwm_right_reg_i_128_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_right_i_170_n_0,
      S(2) => pwm_right_i_171_n_0,
      S(1) => pwm_right_i_172_n_0,
      S(0) => pwm_right_i_173_n_0
    );
pwm_right_reg_i_143: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_179_n_0,
      CO(3) => pwm_right_reg_i_143_n_0,
      CO(2) => pwm_right_reg_i_143_n_1,
      CO(1) => pwm_right_reg_i_143_n_2,
      CO(0) => pwm_right_reg_i_143_n_3,
      CYINIT => '0',
      DI(3 downto 0) => rightServo2_11(3 downto 0),
      O(3) => \^count_right_val_reg[31]_0\(0),
      O(2 downto 0) => NLW_pwm_right_reg_i_143_O_UNCONNECTED(2 downto 0),
      S(3 downto 0) => rightServo2_12(3 downto 0)
    );
pwm_right_reg_i_145: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_146_n_0,
      CO(3) => pwm_right_reg_i_145_n_0,
      CO(2) => pwm_right_reg_i_145_n_1,
      CO(1) => pwm_right_reg_i_145_n_2,
      CO(0) => pwm_right_reg_i_145_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_188_n_0,
      DI(2) => pwm_right_i_189_n_0,
      DI(1) => pwm_right_i_190_n_0,
      DI(0) => pwm_right_i_191_n_0,
      O(3 downto 0) => \^count_right_val_reg[31]_4\(3 downto 0),
      S(3) => pwm_right_i_192_n_0,
      S(2) => pwm_right_i_193_n_0,
      S(1) => pwm_right_i_194_n_0,
      S(0) => pwm_right_i_195_n_0
    );
pwm_right_reg_i_146: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_177_n_0,
      CO(3) => pwm_right_reg_i_146_n_0,
      CO(2) => pwm_right_reg_i_146_n_1,
      CO(1) => pwm_right_reg_i_146_n_2,
      CO(0) => pwm_right_reg_i_146_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_196_n_0,
      DI(2) => pwm_right_i_197_n_0,
      DI(1) => pwm_right_i_198_n_0,
      DI(0) => rightServo2_15(0),
      O(3 downto 0) => \^count_right_val_reg[31]_5\(3 downto 0),
      S(3) => pwm_right_i_200_n_0,
      S(2) => pwm_right_i_201_n_0,
      S(1) => pwm_right_i_202_n_0,
      S(0) => pwm_right_i_203_n_0
    );
pwm_right_reg_i_156: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_205_n_0,
      CO(3) => pwm_right_reg_i_156_n_0,
      CO(2) => pwm_right_reg_i_156_n_1,
      CO(1) => pwm_right_reg_i_156_n_2,
      CO(0) => pwm_right_reg_i_156_n_3,
      CYINIT => '0',
      DI(3 downto 0) => rightServo2_22(3 downto 0),
      O(3) => pwm_right_reg_i_156_n_4,
      O(2) => pwm_right_reg_i_156_n_5,
      O(1) => pwm_right_reg_i_156_n_6,
      O(0) => pwm_right_reg_i_156_n_7,
      S(3 downto 0) => rightServo2_23(3 downto 0)
    );
pwm_right_reg_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_37_n_0,
      CO(3) => pwm_right_reg_i_16_n_0,
      CO(2) => pwm_right_reg_i_16_n_1,
      CO(1) => pwm_right_reg_i_16_n_2,
      CO(0) => pwm_right_reg_i_16_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_38_n_0,
      DI(2) => pwm_right_i_39_n_0,
      DI(1) => pwm_right_i_40_n_0,
      DI(0) => pwm_right_i_41_n_0,
      O(3 downto 0) => NLW_pwm_right_reg_i_16_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_right_i_42_n_0,
      S(2) => pwm_right_i_43_n_0,
      S(1) => pwm_right_i_44_n_0,
      S(0) => pwm_right_i_45_n_0
    );
pwm_right_reg_i_165: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_217_n_0,
      CO(3) => pwm_right_reg_i_165_n_0,
      CO(2) => pwm_right_reg_i_165_n_1,
      CO(1) => pwm_right_reg_i_165_n_2,
      CO(0) => pwm_right_reg_i_165_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_218_n_0,
      DI(2) => pwm_right_i_219_n_0,
      DI(1) => pwm_right_i_220_n_0,
      DI(0) => pwm_right_i_221_n_0,
      O(3 downto 0) => NLW_pwm_right_reg_i_165_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_right_i_222_n_0,
      S(2) => pwm_right_i_223_n_0,
      S(1) => pwm_right_i_224_n_0,
      S(0) => pwm_right_i_225_n_0
    );
pwm_right_reg_i_174: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_204_n_0,
      CO(3) => NLW_pwm_right_reg_i_174_CO_UNCONNECTED(3),
      CO(2) => pwm_right_reg_i_174_n_1,
      CO(1) => pwm_right_reg_i_174_n_2,
      CO(0) => pwm_right_reg_i_174_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => rightServo2_n_83,
      DI(1) => pwm_right_i_226_n_0,
      DI(0) => pwm_right_i_227_n_0,
      O(3) => pwm_right_reg_i_174_n_4,
      O(2) => pwm_right_reg_i_174_n_5,
      O(1) => pwm_right_reg_i_174_n_6,
      O(0) => pwm_right_reg_i_174_n_7,
      S(3) => pwm_right_i_228_n_0,
      S(2) => pwm_right_i_229_n_0,
      S(1) => pwm_right_i_230_n_0,
      S(0) => pwm_right_i_231_n_0
    );
pwm_right_reg_i_175: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_232_n_0,
      CO(3) => pwm_right_reg_i_175_n_0,
      CO(2) => NLW_pwm_right_reg_i_175_CO_UNCONNECTED(2),
      CO(1) => pwm_right_reg_i_175_n_2,
      CO(0) => pwm_right_reg_i_175_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => rightServo2_n_82,
      DI(1) => rightServo2_n_83,
      DI(0) => pwm_right_i_233_n_0,
      O(3) => NLW_pwm_right_reg_i_175_O_UNCONNECTED(3),
      O(2) => pwm_right_reg_i_175_n_5,
      O(1) => pwm_right_reg_i_175_n_6,
      O(0) => pwm_right_reg_i_175_n_7,
      S(3) => '1',
      S(2) => pwm_right_i_234_n_0,
      S(1) => pwm_right_i_235_n_0,
      S(0) => pwm_right_i_236_n_0
    );
pwm_right_reg_i_176: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_237_n_0,
      CO(3) => pwm_right_reg_i_176_n_0,
      CO(2) => NLW_pwm_right_reg_i_176_CO_UNCONNECTED(2),
      CO(1) => pwm_right_reg_i_176_n_2,
      CO(0) => pwm_right_reg_i_176_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => rightServo2_n_82,
      DI(1) => rightServo2_n_83,
      DI(0) => pwm_right_i_238_n_0,
      O(3) => NLW_pwm_right_reg_i_176_O_UNCONNECTED(3),
      O(2 downto 0) => \count_right_val_reg[31]_10\(2 downto 0),
      S(3) => '1',
      S(2) => pwm_right_i_239_n_0,
      S(1) => pwm_right_i_240_n_0,
      S(0) => pwm_right_i_241_n_0
    );
pwm_right_reg_i_177: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_143_n_0,
      CO(3) => pwm_right_reg_i_177_n_0,
      CO(2) => pwm_right_reg_i_177_n_1,
      CO(1) => pwm_right_reg_i_177_n_2,
      CO(0) => pwm_right_reg_i_177_n_3,
      CYINIT => '0',
      DI(3 downto 0) => rightServo2_13(3 downto 0),
      O(3 downto 0) => \^count_right_val_reg[31]_1\(3 downto 0),
      S(3 downto 0) => rightServo2_14(3 downto 0)
    );
pwm_right_reg_i_179: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_250_n_0,
      CO(3) => pwm_right_reg_i_179_n_0,
      CO(2) => pwm_right_reg_i_179_n_1,
      CO(1) => pwm_right_reg_i_179_n_2,
      CO(0) => pwm_right_reg_i_179_n_3,
      CYINIT => '0',
      DI(3 downto 0) => rightServo2_9(3 downto 0),
      O(3 downto 0) => NLW_pwm_right_reg_i_179_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => rightServo2_10(3 downto 0)
    );
pwm_right_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_5_n_0,
      CO(3 downto 1) => NLW_pwm_right_reg_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => pwm_right1,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => count_right_val_reg(31),
      O(3 downto 0) => NLW_pwm_right_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => pwm_right_i_6_n_0
    );
pwm_right_reg_i_204: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_264_n_0,
      CO(3) => pwm_right_reg_i_204_n_0,
      CO(2) => pwm_right_reg_i_204_n_1,
      CO(1) => pwm_right_reg_i_204_n_2,
      CO(0) => pwm_right_reg_i_204_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_267_n_0,
      DI(2) => pwm_right_i_268_n_0,
      DI(1) => pwm_right_i_269_n_0,
      DI(0) => pwm_right_i_270_n_0,
      O(3) => pwm_right_reg_i_204_n_4,
      O(2) => pwm_right_reg_i_204_n_5,
      O(1) => pwm_right_reg_i_204_n_6,
      O(0) => pwm_right_reg_i_204_n_7,
      S(3) => pwm_right_i_271_n_0,
      S(2) => pwm_right_i_272_n_0,
      S(1) => pwm_right_i_273_n_0,
      S(0) => pwm_right_i_274_n_0
    );
pwm_right_reg_i_205: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_275_n_0,
      CO(3) => pwm_right_reg_i_205_n_0,
      CO(2) => pwm_right_reg_i_205_n_1,
      CO(1) => pwm_right_reg_i_205_n_2,
      CO(0) => pwm_right_reg_i_205_n_3,
      CYINIT => '0',
      DI(3 downto 0) => rightServo2_20(3 downto 0),
      O(3) => pwm_right_reg_i_205_n_4,
      O(2) => pwm_right_reg_i_205_n_5,
      O(1) => pwm_right_reg_i_205_n_6,
      O(0) => pwm_right_reg_i_205_n_7,
      S(3 downto 0) => rightServo2_21(3 downto 0)
    );
pwm_right_reg_i_217: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_288_n_0,
      CO(3) => pwm_right_reg_i_217_n_0,
      CO(2) => pwm_right_reg_i_217_n_1,
      CO(1) => pwm_right_reg_i_217_n_2,
      CO(0) => pwm_right_reg_i_217_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_289_n_0,
      DI(2) => pwm_right_i_290_n_0,
      DI(1) => pwm_right_i_291_n_0,
      DI(0) => pwm_right_i_292_n_0,
      O(3 downto 0) => NLW_pwm_right_reg_i_217_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_right_i_293_n_0,
      S(2) => pwm_right_i_294_n_0,
      S(1) => pwm_right_i_295_n_0,
      S(0) => pwm_right_i_296_n_0
    );
pwm_right_reg_i_232: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_265_n_0,
      CO(3) => pwm_right_reg_i_232_n_0,
      CO(2) => pwm_right_reg_i_232_n_1,
      CO(1) => pwm_right_reg_i_232_n_2,
      CO(0) => pwm_right_reg_i_232_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_297_n_0,
      DI(2) => pwm_right_i_298_n_0,
      DI(1) => pwm_right_i_299_n_0,
      DI(0) => pwm_right_i_300_n_0,
      O(3) => pwm_right_reg_i_232_n_4,
      O(2) => pwm_right_reg_i_232_n_5,
      O(1) => pwm_right_reg_i_232_n_6,
      O(0) => pwm_right_reg_i_232_n_7,
      S(3) => pwm_right_i_301_n_0,
      S(2) => pwm_right_i_302_n_0,
      S(1) => pwm_right_i_303_n_0,
      S(0) => pwm_right_i_304_n_0
    );
pwm_right_reg_i_237: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_263_n_0,
      CO(3) => pwm_right_reg_i_237_n_0,
      CO(2) => pwm_right_reg_i_237_n_1,
      CO(1) => pwm_right_reg_i_237_n_2,
      CO(0) => pwm_right_reg_i_237_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_305_n_0,
      DI(2) => pwm_right_i_306_n_0,
      DI(1) => pwm_right_i_307_n_0,
      DI(0) => pwm_right_i_308_n_0,
      O(3 downto 0) => \count_right_val_reg[31]_9\(3 downto 0),
      S(3) => pwm_right_i_309_n_0,
      S(2) => pwm_right_i_310_n_0,
      S(1) => pwm_right_i_311_n_0,
      S(0) => pwm_right_i_312_n_0
    );
pwm_right_reg_i_25: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_47_n_0,
      CO(3) => pwm_right_reg_i_25_n_0,
      CO(2) => pwm_right_reg_i_25_n_1,
      CO(1) => pwm_right_reg_i_25_n_2,
      CO(0) => pwm_right_reg_i_25_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_48_n_0,
      DI(2) => pwm_right_i_49_n_0,
      DI(1) => pwm_right_i_50_n_0,
      DI(0) => pwm_right_i_51_n_0,
      O(3 downto 0) => NLW_pwm_right_reg_i_25_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_right_i_52_n_0,
      S(2) => pwm_right_i_53_n_0,
      S(1) => pwm_right_i_54_n_0,
      S(0) => pwm_right_i_55_n_0
    );
pwm_right_reg_i_250: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_313_n_0,
      CO(3) => pwm_right_reg_i_250_n_0,
      CO(2) => pwm_right_reg_i_250_n_1,
      CO(1) => pwm_right_reg_i_250_n_2,
      CO(0) => pwm_right_reg_i_250_n_3,
      CYINIT => '0',
      DI(3 downto 0) => rightServo2_7(3 downto 0),
      O(3 downto 0) => NLW_pwm_right_reg_i_250_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => rightServo2_8(3 downto 0)
    );
pwm_right_reg_i_259: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_262_n_0,
      CO(3) => pwm_right_reg_i_259_n_0,
      CO(2) => pwm_right_reg_i_259_n_1,
      CO(1) => pwm_right_reg_i_259_n_2,
      CO(0) => pwm_right_reg_i_259_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_325_n_0,
      DI(2) => pwm_right_i_326_n_0,
      DI(1) => pwm_right_i_327_n_0,
      DI(0) => pwm_right_i_328_n_0,
      O(3 downto 0) => \count_right_val_reg[31]_18\(3 downto 0),
      S(3) => pwm_right_i_329_n_0,
      S(2) => pwm_right_i_330_n_0,
      S(1) => pwm_right_i_331_n_0,
      S(0) => pwm_right_i_332_n_0
    );
pwm_right_reg_i_260: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_261_n_0,
      CO(3) => pwm_right_reg_i_260_n_0,
      CO(2) => pwm_right_reg_i_260_n_1,
      CO(1) => pwm_right_reg_i_260_n_2,
      CO(0) => pwm_right_reg_i_260_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_333_n_0,
      DI(2) => pwm_right_i_334_n_0,
      DI(1) => pwm_right_i_335_n_0,
      DI(0) => pwm_right_i_336_n_0,
      O(3 downto 0) => \count_right_val_reg[31]_14\(3 downto 0),
      S(3) => pwm_right_i_337_n_0,
      S(2) => pwm_right_i_338_n_0,
      S(1) => pwm_right_i_339_n_0,
      S(0) => pwm_right_i_340_n_0
    );
pwm_right_reg_i_261: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_322_n_0,
      CO(3) => pwm_right_reg_i_261_n_0,
      CO(2) => pwm_right_reg_i_261_n_1,
      CO(1) => pwm_right_reg_i_261_n_2,
      CO(0) => pwm_right_reg_i_261_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_341_n_0,
      DI(2) => pwm_right_i_342_n_0,
      DI(1) => pwm_right_i_343_n_0,
      DI(0) => pwm_right_i_344_n_0,
      O(3 downto 0) => \count_right_val_reg[31]_13\(3 downto 0),
      S(3) => pwm_right_i_345_n_0,
      S(2) => pwm_right_i_346_n_0,
      S(1) => pwm_right_i_347_n_0,
      S(0) => pwm_right_i_348_n_0
    );
pwm_right_reg_i_262: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_323_n_0,
      CO(3) => pwm_right_reg_i_262_n_0,
      CO(2) => pwm_right_reg_i_262_n_1,
      CO(1) => pwm_right_reg_i_262_n_2,
      CO(0) => pwm_right_reg_i_262_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_349_n_0,
      DI(2) => pwm_right_i_350_n_0,
      DI(1) => pwm_right_i_351_n_0,
      DI(0) => pwm_right_i_352_n_0,
      O(3 downto 0) => \count_right_val_reg[31]_17\(3 downto 0),
      S(3) => pwm_right_i_353_n_0,
      S(2) => pwm_right_i_354_n_0,
      S(1) => pwm_right_i_355_n_0,
      S(0) => pwm_right_i_356_n_0
    );
pwm_right_reg_i_263: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_324_n_0,
      CO(3) => pwm_right_reg_i_263_n_0,
      CO(2) => pwm_right_reg_i_263_n_1,
      CO(1) => pwm_right_reg_i_263_n_2,
      CO(0) => pwm_right_reg_i_263_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_357_n_0,
      DI(2) => pwm_right_i_358_n_0,
      DI(1) => pwm_right_i_359_n_0,
      DI(0) => pwm_right_i_360_n_0,
      O(3 downto 0) => \count_right_val_reg[31]_8\(3 downto 0),
      S(3) => pwm_right_i_361_n_0,
      S(2) => pwm_right_i_362_n_0,
      S(1) => pwm_right_i_363_n_0,
      S(0) => pwm_right_i_364_n_0
    );
pwm_right_reg_i_264: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_266_n_0,
      CO(3) => pwm_right_reg_i_264_n_0,
      CO(2) => pwm_right_reg_i_264_n_1,
      CO(1) => pwm_right_reg_i_264_n_2,
      CO(0) => pwm_right_reg_i_264_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_365_n_0,
      DI(2) => pwm_right_i_366_n_0,
      DI(1) => pwm_right_i_367_n_0,
      DI(0) => pwm_right_i_368_n_0,
      O(3) => pwm_right_reg_i_264_n_4,
      O(2) => pwm_right_reg_i_264_n_5,
      O(1) => pwm_right_reg_i_264_n_6,
      O(0) => pwm_right_reg_i_264_n_7,
      S(3) => pwm_right_i_369_n_0,
      S(2) => pwm_right_i_370_n_0,
      S(1) => pwm_right_i_371_n_0,
      S(0) => pwm_right_i_372_n_0
    );
pwm_right_reg_i_265: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_260_n_0,
      CO(3) => pwm_right_reg_i_265_n_0,
      CO(2) => pwm_right_reg_i_265_n_1,
      CO(1) => pwm_right_reg_i_265_n_2,
      CO(0) => pwm_right_reg_i_265_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_373_n_0,
      DI(2) => pwm_right_i_374_n_0,
      DI(1) => pwm_right_i_375_n_0,
      DI(0) => pwm_right_i_376_n_0,
      O(3) => pwm_right_reg_i_265_n_4,
      O(2) => pwm_right_reg_i_265_n_5,
      O(1 downto 0) => \count_right_val_reg[31]_15\(1 downto 0),
      S(3) => pwm_right_i_377_n_0,
      S(2) => pwm_right_i_378_n_0,
      S(1) => pwm_right_i_379_n_0,
      S(0) => pwm_right_i_380_n_0
    );
pwm_right_reg_i_266: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_259_n_0,
      CO(3) => pwm_right_reg_i_266_n_0,
      CO(2) => pwm_right_reg_i_266_n_1,
      CO(1) => pwm_right_reg_i_266_n_2,
      CO(0) => pwm_right_reg_i_266_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_381_n_0,
      DI(2) => pwm_right_i_382_n_0,
      DI(1) => pwm_right_i_383_n_0,
      DI(0) => pwm_right_i_384_n_0,
      O(3) => pwm_right_reg_i_266_n_4,
      O(2 downto 0) => \count_right_val_reg[31]_19\(2 downto 0),
      S(3) => pwm_right_i_385_n_0,
      S(2) => pwm_right_i_386_n_0,
      S(1) => pwm_right_i_387_n_0,
      S(0) => pwm_right_i_388_n_0
    );
pwm_right_reg_i_275: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_389_n_0,
      CO(3) => pwm_right_reg_i_275_n_0,
      CO(2) => pwm_right_reg_i_275_n_1,
      CO(1) => pwm_right_reg_i_275_n_2,
      CO(0) => pwm_right_reg_i_275_n_3,
      CYINIT => '0',
      DI(3 downto 0) => rightServo2_18(3 downto 0),
      O(3) => pwm_right_reg_i_275_n_4,
      O(2) => pwm_right_reg_i_275_n_5,
      O(1) => pwm_right_reg_i_275_n_6,
      O(0) => pwm_right_reg_i_275_n_7,
      S(3 downto 0) => rightServo2_19(3 downto 0)
    );
pwm_right_reg_i_288: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_402_n_0,
      CO(3) => pwm_right_reg_i_288_n_0,
      CO(2) => pwm_right_reg_i_288_n_1,
      CO(1) => pwm_right_reg_i_288_n_2,
      CO(0) => pwm_right_reg_i_288_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_403_n_0,
      DI(2) => pwm_right_i_404_n_0,
      DI(1) => pwm_right_i_405_n_0,
      DI(0) => pwm_right_i_406_n_0,
      O(3 downto 0) => NLW_pwm_right_reg_i_288_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_right_i_407_n_0,
      S(2) => pwm_right_i_408_n_0,
      S(1) => pwm_right_i_409_n_0,
      S(0) => pwm_right_i_410_n_0
    );
pwm_right_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_7_n_0,
      CO(3) => pwm_right_reg_i_3_n_0,
      CO(2) => pwm_right_reg_i_3_n_1,
      CO(1) => pwm_right_reg_i_3_n_2,
      CO(0) => pwm_right_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_8_n_0,
      DI(2) => pwm_right_i_9_n_0,
      DI(1) => pwm_right_i_10_n_0,
      DI(0) => pwm_right_i_11_n_0,
      O(3 downto 0) => NLW_pwm_right_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_right_i_12_n_0,
      S(2) => pwm_right_i_13_n_0,
      S(1) => pwm_right_i_14_n_0,
      S(0) => pwm_right_i_15_n_0
    );
pwm_right_reg_i_30: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_56_n_0,
      CO(3) => pwm_right_reg_i_30_n_0,
      CO(2) => pwm_right_reg_i_30_n_1,
      CO(1) => pwm_right_reg_i_30_n_2,
      CO(0) => pwm_right_reg_i_30_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_57_n_0,
      DI(2) => pwm_right_i_58_n_0,
      DI(1) => count_right_val_reg(11),
      DI(0) => pwm_right_i_59_n_0,
      O(3 downto 0) => NLW_pwm_right_reg_i_30_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_right_i_60_n_0,
      S(2) => pwm_right_i_61_n_0,
      S(1) => pwm_right_i_62_n_0,
      S(0) => pwm_right_i_63_n_0
    );
pwm_right_reg_i_313: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_411_n_0,
      CO(3) => pwm_right_reg_i_313_n_0,
      CO(2) => pwm_right_reg_i_313_n_1,
      CO(1) => pwm_right_reg_i_313_n_2,
      CO(0) => pwm_right_reg_i_313_n_3,
      CYINIT => '0',
      DI(3) => rightServo2_5(0),
      DI(2) => pwm_right_i_413_n_0,
      DI(1) => pwm_right_i_414_n_0,
      DI(0) => pwm_right_i_415_n_0,
      O(3 downto 0) => NLW_pwm_right_reg_i_313_O_UNCONNECTED(3 downto 0),
      S(3) => rightServo2_6(0),
      S(2) => pwm_right_i_417_n_0,
      S(1) => pwm_right_i_418_n_0,
      S(0) => pwm_right_i_419_n_0
    );
pwm_right_reg_i_322: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_420_n_0,
      CO(3) => pwm_right_reg_i_322_n_0,
      CO(2) => pwm_right_reg_i_322_n_1,
      CO(1) => pwm_right_reg_i_322_n_2,
      CO(0) => pwm_right_reg_i_322_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_422_n_0,
      DI(2) => pwm_right_i_423_n_0,
      DI(1) => pwm_right_i_424_n_0,
      DI(0) => pwm_right_i_425_n_0,
      O(3 downto 0) => \count_right_val_reg[31]_12\(3 downto 0),
      S(3) => pwm_right_i_426_n_0,
      S(2) => pwm_right_i_427_n_0,
      S(1) => pwm_right_i_428_n_0,
      S(0) => pwm_right_i_429_n_0
    );
pwm_right_reg_i_323: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pwm_right_reg_i_323_n_0,
      CO(2) => pwm_right_reg_i_323_n_1,
      CO(1) => pwm_right_reg_i_323_n_2,
      CO(0) => pwm_right_reg_i_323_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_430_n_0,
      DI(2) => rightServo2_n_105,
      DI(1 downto 0) => B"01",
      O(3 downto 0) => \count_right_val_reg[31]_16\(3 downto 0),
      S(3) => pwm_right_i_431_n_0,
      S(2) => pwm_right_i_432_n_0,
      S(1) => pwm_right_i_433_n_0,
      S(0) => rightServo2_n_105
    );
pwm_right_reg_i_324: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_421_n_0,
      CO(3) => pwm_right_reg_i_324_n_0,
      CO(2) => pwm_right_reg_i_324_n_1,
      CO(1) => pwm_right_reg_i_324_n_2,
      CO(0) => pwm_right_reg_i_324_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_434_n_0,
      DI(2) => pwm_right_i_435_n_0,
      DI(1) => pwm_right_i_436_n_0,
      DI(0) => pwm_right_i_437_n_0,
      O(3 downto 0) => \count_right_val_reg[31]_7\(3 downto 0),
      S(3) => pwm_right_i_438_n_0,
      S(2) => pwm_right_i_439_n_0,
      S(1) => pwm_right_i_440_n_0,
      S(0) => pwm_right_i_441_n_0
    );
pwm_right_reg_i_37: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_64_n_0,
      CO(3) => pwm_right_reg_i_37_n_0,
      CO(2) => pwm_right_reg_i_37_n_1,
      CO(1) => pwm_right_reg_i_37_n_2,
      CO(0) => pwm_right_reg_i_37_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_65_n_0,
      DI(2) => pwm_right_i_66_n_0,
      DI(1) => pwm_right_i_67_n_0,
      DI(0) => pwm_right_i_68_n_0,
      O(3 downto 0) => NLW_pwm_right_reg_i_37_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_right_i_69_n_0,
      S(2) => pwm_right_i_70_n_0,
      S(1) => pwm_right_i_71_n_0,
      S(0) => pwm_right_i_72_n_0
    );
pwm_right_reg_i_389: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pwm_right_reg_i_389_n_0,
      CO(2) => pwm_right_reg_i_389_n_1,
      CO(1) => pwm_right_reg_i_389_n_2,
      CO(0) => pwm_right_reg_i_389_n_3,
      CYINIT => '0',
      DI(3) => rightServo2_16(1),
      DI(2) => pwm_right_i_443_n_0,
      DI(1) => rightServo2_16(0),
      DI(0) => '0',
      O(3) => pwm_right_reg_i_389_n_4,
      O(2) => pwm_right_reg_i_389_n_5,
      O(1) => pwm_right_reg_i_389_n_6,
      O(0) => pwm_right_reg_i_389_n_7,
      S(3 downto 0) => rightServo2_17(3 downto 0)
    );
pwm_right_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_16_n_0,
      CO(3) => pwm_right_reg_i_4_n_0,
      CO(2) => pwm_right_reg_i_4_n_1,
      CO(1) => pwm_right_reg_i_4_n_2,
      CO(0) => pwm_right_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_17_n_0,
      DI(2) => pwm_right_i_18_n_0,
      DI(1) => pwm_right_i_19_n_0,
      DI(0) => pwm_right_i_20_n_0,
      O(3 downto 0) => NLW_pwm_right_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_right_i_21_n_0,
      S(2) => pwm_right_i_22_n_0,
      S(1) => pwm_right_i_23_n_0,
      S(0) => pwm_right_i_24_n_0
    );
pwm_right_reg_i_402: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pwm_right_reg_i_402_n_0,
      CO(2) => pwm_right_reg_i_402_n_1,
      CO(1) => pwm_right_reg_i_402_n_2,
      CO(0) => pwm_right_reg_i_402_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_452_n_0,
      DI(2) => pwm_right_i_453_n_0,
      DI(1) => pwm_right_i_454_n_0,
      DI(0) => '0',
      O(3 downto 0) => NLW_pwm_right_reg_i_402_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_right_i_455_n_0,
      S(2) => pwm_right_i_456_n_0,
      S(1) => pwm_right_i_457_n_0,
      S(0) => pwm_right_i_458_n_0
    );
pwm_right_reg_i_411: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pwm_right_reg_i_411_n_0,
      CO(2) => pwm_right_reg_i_411_n_1,
      CO(1) => pwm_right_reg_i_411_n_2,
      CO(0) => pwm_right_reg_i_411_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_459_n_0,
      DI(2) => pwm_right_i_460_n_0,
      DI(1) => pwm_right_i_461_n_0,
      DI(0) => '0',
      O(3 downto 0) => NLW_pwm_right_reg_i_411_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_right_i_462_n_0,
      S(2) => pwm_right_i_463_n_0,
      S(1) => pwm_right_i_464_n_0,
      S(0) => pwm_right_i_465_n_0
    );
pwm_right_reg_i_420: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pwm_right_reg_i_420_n_0,
      CO(2) => pwm_right_reg_i_420_n_1,
      CO(1) => pwm_right_reg_i_420_n_2,
      CO(0) => pwm_right_reg_i_420_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_467_n_0,
      DI(2) => pwm_right_i_468_n_0,
      DI(1) => pwm_right_i_469_n_0,
      DI(0) => '0',
      O(3 downto 0) => \^count_right_val_reg[31]_11\(3 downto 0),
      S(3) => pwm_right_i_470_n_0,
      S(2) => pwm_right_i_471_n_0,
      S(1) => pwm_right_i_472_n_0,
      S(0) => pwm_right_i_473_n_0
    );
pwm_right_reg_i_421: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_466_n_0,
      CO(3) => pwm_right_reg_i_421_n_0,
      CO(2) => pwm_right_reg_i_421_n_1,
      CO(1) => pwm_right_reg_i_421_n_2,
      CO(0) => pwm_right_reg_i_421_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_474_n_0,
      DI(2) => pwm_right_i_475_n_0,
      DI(1) => pwm_right_i_476_n_0,
      DI(0) => pwm_right_i_477_n_0,
      O(3 downto 1) => \^count_right_val_reg[31]_6\(2 downto 0),
      O(0) => pwm_right_reg_i_421_n_7,
      S(3) => pwm_right_i_478_n_0,
      S(2) => pwm_right_i_479_n_0,
      S(1) => pwm_right_i_480_n_0,
      S(0) => pwm_right_i_481_n_0
    );
pwm_right_reg_i_46: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_73_n_0,
      CO(3 downto 2) => NLW_pwm_right_reg_i_46_CO_UNCONNECTED(3 downto 2),
      CO(1) => pwm_right_reg_i_46_n_2,
      CO(0) => NLW_pwm_right_reg_i_46_CO_UNCONNECTED(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_0_in_0(17),
      O(3 downto 1) => NLW_pwm_right_reg_i_46_O_UNCONNECTED(3 downto 1),
      O(0) => rightServo0(17),
      S(3 downto 1) => B"001",
      S(0) => pwm_right_i_75_n_0
    );
pwm_right_reg_i_466: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_482_n_0,
      CO(3) => pwm_right_reg_i_466_n_0,
      CO(2) => pwm_right_reg_i_466_n_1,
      CO(1) => pwm_right_reg_i_466_n_2,
      CO(0) => pwm_right_reg_i_466_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_483_n_0,
      DI(2) => pwm_right_i_484_n_0,
      DI(1) => pwm_right_i_485_n_0,
      DI(0) => pwm_right_i_486_n_0,
      O(3) => pwm_right_reg_i_466_n_4,
      O(2) => pwm_right_reg_i_466_n_5,
      O(1) => pwm_right_reg_i_466_n_6,
      O(0) => pwm_right_reg_i_466_n_7,
      S(3) => pwm_right_i_487_n_0,
      S(2) => pwm_right_i_488_n_0,
      S(1) => pwm_right_i_489_n_0,
      S(0) => pwm_right_i_490_n_0
    );
pwm_right_reg_i_47: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pwm_right_reg_i_47_n_0,
      CO(2) => pwm_right_reg_i_47_n_1,
      CO(1) => pwm_right_reg_i_47_n_2,
      CO(0) => pwm_right_reg_i_47_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => pwm_right_i_76_n_0,
      DI(1) => '0',
      DI(0) => pwm_right_i_77_n_0,
      O(3 downto 0) => NLW_pwm_right_reg_i_47_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_right_i_78_n_0,
      S(2) => pwm_right_i_79_n_0,
      S(1) => pwm_right_i_80_n_0,
      S(0) => pwm_right_i_81_n_0
    );
pwm_right_reg_i_482: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pwm_right_reg_i_482_n_0,
      CO(2) => pwm_right_reg_i_482_n_1,
      CO(1) => pwm_right_reg_i_482_n_2,
      CO(0) => pwm_right_reg_i_482_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_491_n_0,
      DI(2) => pwm_right_i_492_n_0,
      DI(1) => pwm_right_i_493_n_0,
      DI(0) => '0',
      O(3) => pwm_right_reg_i_482_n_4,
      O(2 downto 0) => NLW_pwm_right_reg_i_482_O_UNCONNECTED(2 downto 0),
      S(3) => pwm_right_i_494_n_0,
      S(2) => pwm_right_i_495_n_0,
      S(1) => pwm_right_i_496_n_0,
      S(0) => pwm_right_i_497_n_0
    );
pwm_right_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_25_n_0,
      CO(3) => pwm_right_reg_i_5_n_0,
      CO(2) => pwm_right_reg_i_5_n_1,
      CO(1) => pwm_right_reg_i_5_n_2,
      CO(0) => pwm_right_reg_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_pwm_right_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_right_i_26_n_0,
      S(2) => pwm_right_i_27_n_0,
      S(1) => pwm_right_i_28_n_0,
      S(0) => pwm_right_i_29_n_0
    );
pwm_right_reg_i_56: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pwm_right_reg_i_56_n_0,
      CO(2) => pwm_right_reg_i_56_n_1,
      CO(1) => pwm_right_reg_i_56_n_2,
      CO(0) => pwm_right_reg_i_56_n_3,
      CYINIT => '1',
      DI(3) => pwm_right_i_82_n_0,
      DI(2) => pwm_right_i_83_n_0,
      DI(1) => pwm_right_i_84_n_0,
      DI(0) => pwm_right_i_85_n_0,
      O(3 downto 0) => NLW_pwm_right_reg_i_56_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_right_i_86_n_0,
      S(2) => pwm_right_i_87_n_0,
      S(1) => pwm_right_i_88_n_0,
      S(0) => pwm_right_i_89_n_0
    );
pwm_right_reg_i_64: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pwm_right_reg_i_64_n_0,
      CO(2) => pwm_right_reg_i_64_n_1,
      CO(1) => pwm_right_reg_i_64_n_2,
      CO(0) => pwm_right_reg_i_64_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_90_n_0,
      DI(2) => pwm_right_i_91_n_0,
      DI(1) => pwm_right_i_92_n_0,
      DI(0) => pwm_right_i_93_n_0,
      O(3 downto 0) => NLW_pwm_right_reg_i_64_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_right_i_94_n_0,
      S(2) => pwm_right_i_95_n_0,
      S(1) => pwm_right_i_96_n_0,
      S(0) => pwm_right_i_97_n_0
    );
pwm_right_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_30_n_0,
      CO(3) => pwm_right_reg_i_7_n_0,
      CO(2) => pwm_right_reg_i_7_n_1,
      CO(1) => pwm_right_reg_i_7_n_2,
      CO(0) => pwm_right_reg_i_7_n_3,
      CYINIT => '0',
      DI(3) => pwm_right_i_31_n_0,
      DI(2) => count_right_val_reg(21),
      DI(1) => '0',
      DI(0) => pwm_right_i_32_n_0,
      O(3 downto 0) => NLW_pwm_right_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_right_i_33_n_0,
      S(2) => pwm_right_i_34_n_0,
      S(1) => pwm_right_i_35_n_0,
      S(0) => pwm_right_i_36_n_0
    );
pwm_right_reg_i_73: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_98_n_0,
      CO(3) => pwm_right_reg_i_73_n_0,
      CO(2) => pwm_right_reg_i_73_n_1,
      CO(1) => pwm_right_reg_i_73_n_2,
      CO(0) => pwm_right_reg_i_73_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in_0(14),
      DI(0) => '0',
      O(3 downto 0) => rightServo0(16 downto 13),
      S(3 downto 2) => p_0_in_0(16 downto 15),
      S(1) => pwm_right_i_103_n_0,
      S(0) => p_0_in_0(13)
    );
pwm_right_reg_i_98: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_99_n_0,
      CO(3) => pwm_right_reg_i_98_n_0,
      CO(2) => pwm_right_reg_i_98_n_1,
      CO(1) => pwm_right_reg_i_98_n_2,
      CO(0) => pwm_right_reg_i_98_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => p_0_in_0(11),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => rightServo0(12 downto 9),
      S(3) => p_0_in_0(12),
      S(2) => pwm_right_i_113_n_0,
      S(1 downto 0) => p_0_in_0(10 downto 9)
    );
pwm_right_reg_i_99: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_109_n_0,
      CO(3) => pwm_right_reg_i_99_n_0,
      CO(2) => pwm_right_reg_i_99_n_1,
      CO(1) => pwm_right_reg_i_99_n_2,
      CO(0) => pwm_right_reg_i_99_n_3,
      CYINIT => '0',
      DI(3 downto 0) => p_0_in_0(8 downto 5),
      O(3 downto 0) => rightServo0(8 downto 5),
      S(3) => pwm_right_i_120_n_0,
      S(2) => pwm_right_i_121_n_0,
      S(1) => pwm_right_i_122_n_0,
      S(0) => pwm_right_i_123_n_0
    );
rightServo2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 7) => B"00000000000000000000000",
      A(6 downto 0) => s00_axi_wdata(6 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_rightServo2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"010100011110011011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_rightServo2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_rightServo2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_rightServo2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^e\(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s00_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_rightServo2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_rightServo2_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_rightServo2_P_UNCONNECTED(47 downto 24),
      P(23) => rightServo2_n_82,
      P(22) => rightServo2_n_83,
      P(21) => rightServo2_n_84,
      P(20) => rightServo2_n_85,
      P(19) => rightServo2_n_86,
      P(18) => rightServo2_n_87,
      P(17) => rightServo2_n_88,
      P(16) => rightServo2_n_89,
      P(15) => rightServo2_n_90,
      P(14) => rightServo2_n_91,
      P(13) => rightServo2_n_92,
      P(12) => rightServo2_n_93,
      P(11) => rightServo2_n_94,
      P(10) => rightServo2_n_95,
      P(9) => rightServo2_n_96,
      P(8) => rightServo2_n_97,
      P(7) => rightServo2_n_98,
      P(6) => rightServo2_n_99,
      P(5) => rightServo2_n_100,
      P(4) => rightServo2_n_101,
      P(3) => rightServo2_n_102,
      P(2) => rightServo2_n_103,
      P(1) => rightServo2_n_104,
      P(0) => rightServo2_n_105,
      PATTERNBDETECT => NLW_rightServo2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_rightServo2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_rightServo2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => \^sr\(0),
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_rightServo2_UNDERFLOW_UNCONNECTED
    );
\right_servo_angle[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_2_n_5\,
      I1 => \right_servo_angle_reg[0]_i_2_n_3\,
      I2 => \right_servo_angle[0]_i_3_n_0\,
      I3 => \right_servo_angle_reg[0]_i_4_n_5\,
      I4 => \right_servo_angle_reg[3]_i_3_n_7\,
      O => \right_servo_angle[0]_i_1_n_0\
    );
\right_servo_angle[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_33_n_6\,
      I1 => \right_servo_angle_reg[0]_i_35_n_4\,
      I2 => \right_servo_angle_reg[0]_i_36_n_4\,
      O => \right_servo_angle[0]_i_10_n_0\
    );
\right_servo_angle[0]_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_36_n_7\,
      I1 => \right_servo_angle_reg[0]_i_36_n_5\,
      I2 => \right_servo_angle_reg[0]_i_33_n_6\,
      O => \right_servo_angle[0]_i_100_n_0\
    );
\right_servo_angle[0]_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_57_n_4\,
      I1 => \right_servo_angle_reg[0]_i_36_n_6\,
      I2 => \right_servo_angle_reg[0]_i_33_n_7\,
      O => \right_servo_angle[0]_i_101_n_0\
    );
\right_servo_angle[0]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_57_n_5\,
      I1 => \right_servo_angle_reg[0]_i_36_n_7\,
      I2 => \right_servo_angle_reg[0]_i_36_n_4\,
      O => \right_servo_angle[0]_i_102_n_0\
    );
\right_servo_angle[0]_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \right_servo_angle[0]_i_99_n_0\,
      I1 => \right_servo_angle_reg[0]_i_33_n_7\,
      I2 => \right_servo_angle_reg[0]_i_36_n_5\,
      I3 => \right_servo_angle_reg[0]_i_33_n_4\,
      O => \right_servo_angle[0]_i_103_n_0\
    );
\right_servo_angle[0]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_36_n_6\,
      I1 => \right_servo_angle_reg[0]_i_36_n_4\,
      I2 => \right_servo_angle_reg[0]_i_33_n_5\,
      I3 => \right_servo_angle[0]_i_100_n_0\,
      O => \right_servo_angle[0]_i_104_n_0\
    );
\right_servo_angle[0]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_36_n_7\,
      I1 => \right_servo_angle_reg[0]_i_36_n_5\,
      I2 => \right_servo_angle_reg[0]_i_33_n_6\,
      I3 => \right_servo_angle[0]_i_101_n_0\,
      O => \right_servo_angle[0]_i_105_n_0\
    );
\right_servo_angle[0]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_57_n_4\,
      I1 => \right_servo_angle_reg[0]_i_36_n_6\,
      I2 => \right_servo_angle_reg[0]_i_33_n_7\,
      I3 => \right_servo_angle[0]_i_102_n_0\,
      O => \right_servo_angle[0]_i_106_n_0\
    );
\right_servo_angle[0]_i_107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB8B8B82"
    )
        port map (
      I0 => \right_servo_angle[7]_i_103_n_0\,
      I1 => \right_servo_angle_reg[7]_i_88_n_4\,
      I2 => \right_servo_angle_reg[7]_i_33_n_1\,
      I3 => \right_servo_angle_reg[0]_i_144_n_3\,
      I4 => \right_servo_angle_reg[7]_i_88_n_5\,
      O => \right_servo_angle[0]_i_107_n_0\
    );
\right_servo_angle[0]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEB28EB28EB2882"
    )
        port map (
      I0 => \right_servo_angle[7]_i_104_n_0\,
      I1 => \right_servo_angle_reg[0]_i_144_n_3\,
      I2 => \right_servo_angle_reg[7]_i_88_n_5\,
      I3 => \right_servo_angle_reg[7]_i_33_n_1\,
      I4 => \right_servo_angle_reg[7]_i_31_n_4\,
      I5 => \right_servo_angle_reg[7]_i_88_n_6\,
      O => \right_servo_angle[0]_i_108_n_0\
    );
\right_servo_angle[0]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEB28EB28EB2882"
    )
        port map (
      I0 => \right_servo_angle[7]_i_102_n_0\,
      I1 => \right_servo_angle_reg[7]_i_31_n_4\,
      I2 => \right_servo_angle_reg[7]_i_88_n_6\,
      I3 => \right_servo_angle_reg[7]_i_33_n_1\,
      I4 => \right_servo_angle_reg[7]_i_31_n_5\,
      I5 => \right_servo_angle_reg[7]_i_88_n_7\,
      O => \right_servo_angle[0]_i_109_n_0\
    );
\right_servo_angle[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E71"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_33_n_6\,
      I1 => \right_servo_angle_reg[0]_i_34_n_2\,
      I2 => \right_servo_angle_reg[0]_i_33_n_4\,
      I3 => \right_servo_angle_reg[0]_i_33_n_5\,
      O => \right_servo_angle[0]_i_11_n_0\
    );
\right_servo_angle[0]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEB28EB28EB2882"
    )
        port map (
      I0 => \right_servo_angle[7]_i_40_n_0\,
      I1 => \right_servo_angle_reg[7]_i_31_n_5\,
      I2 => \right_servo_angle_reg[7]_i_88_n_7\,
      I3 => \right_servo_angle_reg[7]_i_33_n_1\,
      I4 => \right_servo_angle_reg[7]_i_31_n_6\,
      I5 => \right_servo_angle_reg[7]_i_32_n_4\,
      O => \right_servo_angle[0]_i_110_n_0\
    );
\right_servo_angle[0]_i_111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99669669"
    )
        port map (
      I0 => \right_servo_angle[0]_i_107_n_0\,
      I1 => \right_servo_angle_reg[0]_i_116_n_7\,
      I2 => \right_servo_angle_reg[7]_i_33_n_1\,
      I3 => \right_servo_angle[7]_i_105_n_0\,
      I4 => \right_servo_angle_reg[7]_i_88_n_4\,
      O => \right_servo_angle[0]_i_111_n_0\
    );
\right_servo_angle[0]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996996699669669"
    )
        port map (
      I0 => \right_servo_angle[0]_i_108_n_0\,
      I1 => \right_servo_angle_reg[7]_i_88_n_4\,
      I2 => \right_servo_angle_reg[7]_i_33_n_1\,
      I3 => \right_servo_angle[7]_i_103_n_0\,
      I4 => \right_servo_angle_reg[7]_i_88_n_5\,
      I5 => \right_servo_angle_reg[0]_i_144_n_3\,
      O => \right_servo_angle[0]_i_112_n_0\
    );
\right_servo_angle[0]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969669696996"
    )
        port map (
      I0 => \right_servo_angle[0]_i_109_n_0\,
      I1 => \right_servo_angle[0]_i_145_n_0\,
      I2 => \right_servo_angle[7]_i_104_n_0\,
      I3 => \right_servo_angle_reg[7]_i_88_n_6\,
      I4 => \right_servo_angle_reg[7]_i_31_n_4\,
      I5 => \right_servo_angle_reg[7]_i_33_n_1\,
      O => \right_servo_angle[0]_i_113_n_0\
    );
\right_servo_angle[0]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969669696996"
    )
        port map (
      I0 => \right_servo_angle[0]_i_110_n_0\,
      I1 => \right_servo_angle[0]_i_146_n_0\,
      I2 => \right_servo_angle[7]_i_102_n_0\,
      I3 => \right_servo_angle_reg[7]_i_88_n_7\,
      I4 => \right_servo_angle_reg[7]_i_31_n_5\,
      I5 => \right_servo_angle_reg[7]_i_33_n_1\,
      O => \right_servo_angle[0]_i_114_n_0\
    );
\right_servo_angle[0]_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_47_n_7\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(16),
      I3 => \right_servo_angle_reg[7]_i_78_n_4\,
      O => \right_servo_angle[0]_i_118_n_0\
    );
\right_servo_angle[0]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_89_n_4\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(15),
      I3 => \right_servo_angle_reg[7]_i_78_n_5\,
      O => \right_servo_angle[0]_i_119_n_0\
    );
\right_servo_angle[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_33_n_7\,
      I1 => \right_servo_angle_reg[0]_i_34_n_7\,
      I2 => \right_servo_angle_reg[0]_i_33_n_5\,
      I3 => \right_servo_angle_reg[0]_i_33_n_4\,
      I4 => \right_servo_angle_reg[0]_i_34_n_2\,
      I5 => \right_servo_angle_reg[0]_i_33_n_6\,
      O => \right_servo_angle[0]_i_12_n_0\
    );
\right_servo_angle[0]_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_89_n_5\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(14),
      I3 => \right_servo_angle_reg[7]_i_78_n_6\,
      O => \right_servo_angle[0]_i_120_n_0\
    );
\right_servo_angle[0]_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_89_n_6\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(13),
      I3 => \right_servo_angle_reg[7]_i_78_n_7\,
      O => \right_servo_angle[0]_i_121_n_0\
    );
\right_servo_angle[0]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle_reg[7]_i_78_n_4\,
      I2 => right_servo_angle3(16),
      I3 => \right_servo_angle_reg[0]_i_47_n_7\,
      I4 => \right_servo_angle_reg[0]_i_47_n_6\,
      I5 => \right_servo_angle[7]_i_34_n_0\,
      O => \right_servo_angle[0]_i_122_n_0\
    );
\right_servo_angle[0]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle_reg[7]_i_78_n_5\,
      I2 => right_servo_angle3(15),
      I3 => \right_servo_angle_reg[0]_i_89_n_4\,
      I4 => \right_servo_angle_reg[0]_i_47_n_7\,
      I5 => \right_servo_angle[7]_i_36_n_0\,
      O => \right_servo_angle[0]_i_123_n_0\
    );
\right_servo_angle[0]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle_reg[7]_i_78_n_6\,
      I2 => right_servo_angle3(14),
      I3 => \right_servo_angle_reg[0]_i_89_n_5\,
      I4 => \right_servo_angle_reg[0]_i_89_n_4\,
      I5 => \right_servo_angle[7]_i_37_n_0\,
      O => \right_servo_angle[0]_i_124_n_0\
    );
\right_servo_angle[0]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle_reg[7]_i_78_n_7\,
      I2 => right_servo_angle3(13),
      I3 => \right_servo_angle_reg[0]_i_89_n_6\,
      I4 => \right_servo_angle_reg[0]_i_89_n_5\,
      I5 => \right_servo_angle[5]_i_12_n_0\,
      O => \right_servo_angle[0]_i_125_n_0\
    );
\right_servo_angle[0]_i_127\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_5_n_7\,
      I1 => \right_servo_angle_reg[0]_i_135_n_5\,
      I2 => \right_servo_angle_reg[5]_i_3_n_5\,
      O => \right_servo_angle[0]_i_127_n_0\
    );
\right_servo_angle[0]_i_128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_3_n_4\,
      I1 => \right_servo_angle_reg[0]_i_135_n_6\,
      I2 => \right_servo_angle_reg[5]_i_3_n_6\,
      O => \right_servo_angle[0]_i_128_n_0\
    );
\right_servo_angle[0]_i_129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_3_n_5\,
      I1 => \right_servo_angle_reg[0]_i_135_n_7\,
      I2 => \right_servo_angle_reg[5]_i_3_n_7\,
      O => \right_servo_angle[0]_i_129_n_0\
    );
\right_servo_angle[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_36_n_4\,
      I1 => \right_servo_angle_reg[0]_i_35_n_4\,
      I2 => \right_servo_angle_reg[0]_i_33_n_6\,
      I3 => \right_servo_angle_reg[0]_i_33_n_5\,
      I4 => \right_servo_angle_reg[0]_i_34_n_7\,
      I5 => \right_servo_angle_reg[0]_i_33_n_7\,
      O => \right_servo_angle[0]_i_13_n_0\
    );
\right_servo_angle[0]_i_130\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_3_n_6\,
      I1 => \right_servo_angle_reg[0]_i_175_n_4\,
      I2 => \right_servo_angle_reg[1]_i_2_n_4\,
      O => \right_servo_angle[0]_i_130_n_0\
    );
\right_servo_angle[0]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_3_n_5\,
      I1 => \right_servo_angle_reg[0]_i_135_n_5\,
      I2 => \right_servo_angle_reg[7]_i_5_n_7\,
      I3 => \right_servo_angle_reg[7]_i_5_n_6\,
      I4 => \right_servo_angle_reg[0]_i_135_n_4\,
      I5 => \right_servo_angle_reg[5]_i_3_n_4\,
      O => \right_servo_angle[0]_i_131_n_0\
    );
\right_servo_angle[0]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_3_n_6\,
      I1 => \right_servo_angle_reg[0]_i_135_n_6\,
      I2 => \right_servo_angle_reg[5]_i_3_n_4\,
      I3 => \right_servo_angle_reg[7]_i_5_n_7\,
      I4 => \right_servo_angle_reg[0]_i_135_n_5\,
      I5 => \right_servo_angle_reg[5]_i_3_n_5\,
      O => \right_servo_angle[0]_i_132_n_0\
    );
\right_servo_angle[0]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_3_n_7\,
      I1 => \right_servo_angle_reg[0]_i_135_n_7\,
      I2 => \right_servo_angle_reg[5]_i_3_n_5\,
      I3 => \right_servo_angle_reg[5]_i_3_n_4\,
      I4 => \right_servo_angle_reg[0]_i_135_n_6\,
      I5 => \right_servo_angle_reg[5]_i_3_n_6\,
      O => \right_servo_angle[0]_i_133_n_0\
    );
\right_servo_angle[0]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_2_n_4\,
      I1 => \right_servo_angle_reg[0]_i_175_n_4\,
      I2 => \right_servo_angle_reg[5]_i_3_n_6\,
      I3 => \right_servo_angle_reg[5]_i_3_n_5\,
      I4 => \right_servo_angle_reg[0]_i_135_n_7\,
      I5 => \right_servo_angle_reg[5]_i_3_n_7\,
      O => \right_servo_angle[0]_i_134_n_0\
    );
\right_servo_angle[0]_i_136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_57_n_6\,
      I1 => \right_servo_angle_reg[0]_i_57_n_4\,
      I2 => \right_servo_angle_reg[0]_i_36_n_5\,
      O => \right_servo_angle[0]_i_136_n_0\
    );
\right_servo_angle[0]_i_137\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_57_n_7\,
      I1 => \right_servo_angle_reg[0]_i_57_n_5\,
      I2 => \right_servo_angle_reg[0]_i_36_n_6\,
      O => \right_servo_angle[0]_i_137_n_0\
    );
\right_servo_angle[0]_i_138\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_5_n_4\,
      I1 => \right_servo_angle_reg[0]_i_57_n_6\,
      I2 => \right_servo_angle_reg[0]_i_36_n_7\,
      O => \right_servo_angle[0]_i_138_n_0\
    );
\right_servo_angle[0]_i_139\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_5_n_5\,
      I1 => \right_servo_angle_reg[0]_i_57_n_7\,
      I2 => \right_servo_angle_reg[0]_i_57_n_4\,
      O => \right_servo_angle[0]_i_139_n_0\
    );
\right_servo_angle[0]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_57_n_5\,
      I1 => \right_servo_angle_reg[0]_i_36_n_7\,
      I2 => \right_servo_angle_reg[0]_i_36_n_4\,
      I3 => \right_servo_angle[0]_i_136_n_0\,
      O => \right_servo_angle[0]_i_140_n_0\
    );
\right_servo_angle[0]_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_57_n_6\,
      I1 => \right_servo_angle_reg[0]_i_57_n_4\,
      I2 => \right_servo_angle_reg[0]_i_36_n_5\,
      I3 => \right_servo_angle[0]_i_137_n_0\,
      O => \right_servo_angle[0]_i_141_n_0\
    );
\right_servo_angle[0]_i_142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_57_n_7\,
      I1 => \right_servo_angle_reg[0]_i_57_n_5\,
      I2 => \right_servo_angle_reg[0]_i_36_n_6\,
      I3 => \right_servo_angle[0]_i_138_n_0\,
      O => \right_servo_angle[0]_i_142_n_0\
    );
\right_servo_angle[0]_i_143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_5_n_4\,
      I1 => \right_servo_angle_reg[0]_i_57_n_6\,
      I2 => \right_servo_angle_reg[0]_i_36_n_7\,
      I3 => \right_servo_angle[0]_i_139_n_0\,
      O => \right_servo_angle[0]_i_143_n_0\
    );
\right_servo_angle[0]_i_145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_33_n_1\,
      I1 => \right_servo_angle_reg[7]_i_88_n_5\,
      I2 => \right_servo_angle_reg[0]_i_144_n_3\,
      O => \right_servo_angle[0]_i_145_n_0\
    );
\right_servo_angle[0]_i_146\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_33_n_1\,
      I1 => \right_servo_angle_reg[7]_i_88_n_6\,
      I2 => \right_servo_angle_reg[7]_i_31_n_4\,
      O => \right_servo_angle[0]_i_146_n_0\
    );
\right_servo_angle[0]_i_147\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => right_servo_angle3(30),
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => \right_servo_angle_reg[7]_i_2_n_6\,
      O => \right_servo_angle[0]_i_147_n_0\
    );
\right_servo_angle[0]_i_148\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_7\,
      I1 => right_servo_angle3(29),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[0]_i_148_n_0\
    );
\right_servo_angle[0]_i_149\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_6\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(30),
      O => \right_servo_angle[0]_i_149_n_0\
    );
\right_servo_angle[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_4_n_7\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(28),
      I3 => \right_servo_angle_reg[7]_i_8_n_4\,
      O => \right_servo_angle[0]_i_15_n_0\
    );
\right_servo_angle[0]_i_150\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAC355C3"
    )
        port map (
      I0 => right_servo_angle3(29),
      I1 => \right_servo_angle_reg[7]_i_2_n_7\,
      I2 => \right_servo_angle_reg[7]_i_2_n_6\,
      I3 => \right_servo_angle_reg[7]_i_2_n_5\,
      I4 => right_servo_angle3(30),
      O => \right_servo_angle[0]_i_150_n_0\
    );
\right_servo_angle[0]_i_151\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CAA0C"
    )
        port map (
      I0 => right_servo_angle3(28),
      I1 => \right_servo_angle_reg[7]_i_8_n_4\,
      I2 => \right_servo_angle_reg[7]_i_2_n_6\,
      I3 => \right_servo_angle_reg[7]_i_2_n_5\,
      I4 => right_servo_angle3(30),
      O => \right_servo_angle[0]_i_151_n_0\
    );
\right_servo_angle[0]_i_152\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A00CAC"
    )
        port map (
      I0 => right_servo_angle3(27),
      I1 => \right_servo_angle_reg[7]_i_8_n_5\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(29),
      I4 => \right_servo_angle_reg[7]_i_2_n_7\,
      O => \right_servo_angle[0]_i_152_n_0\
    );
\right_servo_angle[0]_i_153\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A00CAC"
    )
        port map (
      I0 => right_servo_angle3(26),
      I1 => \right_servo_angle_reg[7]_i_8_n_6\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(28),
      I4 => \right_servo_angle_reg[7]_i_8_n_4\,
      O => \right_servo_angle[0]_i_153_n_0\
    );
\right_servo_angle[0]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFF0C2E2E3F0022"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_6\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(27),
      I3 => \right_servo_angle_reg[7]_i_8_n_5\,
      I4 => \right_servo_angle[0]_i_46_n_0\,
      I5 => right_servo_angle3(30),
      O => \right_servo_angle[0]_i_154_n_0\
    );
\right_servo_angle[0]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47440300B8BBFCFF"
    )
        port map (
      I0 => right_servo_angle3(30),
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => \right_servo_angle_reg[7]_i_2_n_6\,
      I3 => \right_servo_angle_reg[7]_i_8_n_4\,
      I4 => right_servo_angle3(28),
      I5 => \right_servo_angle[0]_i_23_n_0\,
      O => \right_servo_angle[0]_i_155_n_0\
    );
\right_servo_angle[0]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => \right_servo_angle[0]_i_23_n_0\,
      I1 => \right_servo_angle[7]_i_53_n_0\,
      I2 => right_servo_angle3(30),
      I3 => \right_servo_angle_reg[7]_i_2_n_5\,
      I4 => \right_servo_angle_reg[7]_i_2_n_6\,
      I5 => \right_servo_angle[7]_i_108_n_0\,
      O => \right_servo_angle[0]_i_156_n_0\
    );
\right_servo_angle[0]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle_reg[7]_i_8_n_4\,
      I2 => right_servo_angle3(28),
      I3 => \right_servo_angle[7]_i_106_n_0\,
      I4 => \right_servo_angle[0]_i_23_n_0\,
      I5 => \right_servo_angle[7]_i_53_n_0\,
      O => \right_servo_angle[0]_i_157_n_0\
    );
\right_servo_angle[0]_i_158\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \right_servo_angle[0]_i_3_n_0\,
      I1 => \right_servo_angle[0]_i_46_n_0\,
      I2 => \right_servo_angle[7]_i_53_n_0\,
      I3 => \right_servo_angle[7]_i_108_n_0\,
      I4 => \right_servo_angle[7]_i_106_n_0\,
      O => \right_servo_angle[0]_i_158_n_0\
    );
\right_servo_angle[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_8_n_4\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(27),
      I3 => \right_servo_angle_reg[7]_i_8_n_5\,
      O => \right_servo_angle[0]_i_16_n_0\
    );
\right_servo_angle[0]_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_89_n_7\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(12),
      I3 => \right_servo_angle_reg[5]_i_32_n_4\,
      O => \right_servo_angle[0]_i_160_n_0\
    );
\right_servo_angle[0]_i_161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_126_n_4\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(11),
      I3 => \right_servo_angle_reg[5]_i_32_n_5\,
      O => \right_servo_angle[0]_i_161_n_0\
    );
\right_servo_angle[0]_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_126_n_5\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(10),
      I3 => \right_servo_angle_reg[5]_i_32_n_6\,
      O => \right_servo_angle[0]_i_162_n_0\
    );
\right_servo_angle[0]_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEBF"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_126_n_6\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(9),
      I3 => \right_servo_angle_reg[5]_i_32_n_7\,
      O => \right_servo_angle[0]_i_163_n_0\
    );
\right_servo_angle[0]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle_reg[5]_i_32_n_4\,
      I2 => right_servo_angle3(12),
      I3 => \right_servo_angle_reg[0]_i_89_n_7\,
      I4 => \right_servo_angle_reg[0]_i_89_n_6\,
      I5 => \right_servo_angle[5]_i_13_n_0\,
      O => \right_servo_angle[0]_i_164_n_0\
    );
\right_servo_angle[0]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle_reg[5]_i_32_n_5\,
      I2 => right_servo_angle3(11),
      I3 => \right_servo_angle_reg[0]_i_126_n_4\,
      I4 => \right_servo_angle_reg[0]_i_89_n_7\,
      I5 => \right_servo_angle[5]_i_16_n_0\,
      O => \right_servo_angle[0]_i_165_n_0\
    );
\right_servo_angle[0]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle_reg[5]_i_32_n_6\,
      I2 => right_servo_angle3(10),
      I3 => \right_servo_angle_reg[0]_i_126_n_5\,
      I4 => \right_servo_angle_reg[0]_i_126_n_4\,
      I5 => \right_servo_angle[5]_i_18_n_0\,
      O => \right_servo_angle[0]_i_166_n_0\
    );
\right_servo_angle[0]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FF1BFF1B00E4"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle_reg[5]_i_32_n_7\,
      I2 => right_servo_angle3(9),
      I3 => \right_servo_angle_reg[0]_i_126_n_6\,
      I4 => \right_servo_angle_reg[0]_i_126_n_5\,
      I5 => \right_servo_angle[1]_i_21_n_0\,
      O => \right_servo_angle[0]_i_167_n_0\
    );
\right_servo_angle[0]_i_168\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_3_n_7\,
      I1 => \right_servo_angle_reg[0]_i_175_n_5\,
      I2 => \right_servo_angle_reg[1]_i_2_n_5\,
      O => \right_servo_angle[0]_i_168_n_0\
    );
\right_servo_angle[0]_i_169\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_3_n_7\,
      I1 => \right_servo_angle_reg[0]_i_175_n_5\,
      I2 => \right_servo_angle_reg[1]_i_2_n_5\,
      O => \right_servo_angle[0]_i_169_n_0\
    );
\right_servo_angle[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_8_n_5\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(26),
      I3 => \right_servo_angle_reg[7]_i_8_n_6\,
      O => \right_servo_angle[0]_i_17_n_0\
    );
\right_servo_angle[0]_i_170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_175_n_7\,
      I1 => \right_servo_angle_reg[1]_i_2_n_5\,
      O => \right_servo_angle[0]_i_170_n_0\
    );
\right_servo_angle[0]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_2_n_5\,
      I1 => \right_servo_angle_reg[0]_i_175_n_5\,
      I2 => \right_servo_angle_reg[5]_i_3_n_7\,
      I3 => \right_servo_angle_reg[5]_i_3_n_6\,
      I4 => \right_servo_angle_reg[0]_i_175_n_4\,
      I5 => \right_servo_angle_reg[1]_i_2_n_4\,
      O => \right_servo_angle[0]_i_171_n_0\
    );
\right_servo_angle[0]_i_172\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_3_n_7\,
      I1 => \right_servo_angle_reg[0]_i_175_n_5\,
      I2 => \right_servo_angle_reg[1]_i_2_n_5\,
      I3 => \right_servo_angle_reg[1]_i_2_n_4\,
      I4 => \right_servo_angle_reg[0]_i_175_n_6\,
      O => \right_servo_angle[0]_i_172_n_0\
    );
\right_servo_angle[0]_i_173\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_2_n_5\,
      I1 => \right_servo_angle_reg[0]_i_175_n_7\,
      I2 => \right_servo_angle_reg[0]_i_175_n_6\,
      I3 => \right_servo_angle_reg[1]_i_2_n_4\,
      O => \right_servo_angle[0]_i_173_n_0\
    );
\right_servo_angle[0]_i_174\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_2_n_5\,
      I1 => \right_servo_angle_reg[0]_i_175_n_7\,
      O => \right_servo_angle[0]_i_174_n_0\
    );
\right_servo_angle[0]_i_176\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_5_n_6\,
      I1 => \right_servo_angle_reg[7]_i_5_n_4\,
      I2 => \right_servo_angle_reg[0]_i_57_n_5\,
      O => \right_servo_angle[0]_i_176_n_0\
    );
\right_servo_angle[0]_i_177\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_5_n_7\,
      I1 => \right_servo_angle_reg[7]_i_5_n_5\,
      I2 => \right_servo_angle_reg[0]_i_57_n_6\,
      O => \right_servo_angle[0]_i_177_n_0\
    );
\right_servo_angle[0]_i_178\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_3_n_4\,
      I1 => \right_servo_angle_reg[7]_i_5_n_6\,
      I2 => \right_servo_angle_reg[0]_i_57_n_7\,
      O => \right_servo_angle[0]_i_178_n_0\
    );
\right_servo_angle[0]_i_179\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_3_n_5\,
      I1 => \right_servo_angle_reg[7]_i_5_n_7\,
      I2 => \right_servo_angle_reg[7]_i_5_n_4\,
      O => \right_servo_angle[0]_i_179_n_0\
    );
\right_servo_angle[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_8_n_6\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(25),
      I3 => \right_servo_angle_reg[7]_i_8_n_7\,
      O => \right_servo_angle[0]_i_18_n_0\
    );
\right_servo_angle[0]_i_180\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_5_n_5\,
      I1 => \right_servo_angle_reg[0]_i_57_n_7\,
      I2 => \right_servo_angle_reg[0]_i_57_n_4\,
      I3 => \right_servo_angle[0]_i_176_n_0\,
      O => \right_servo_angle[0]_i_180_n_0\
    );
\right_servo_angle[0]_i_181\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_5_n_6\,
      I1 => \right_servo_angle_reg[7]_i_5_n_4\,
      I2 => \right_servo_angle_reg[0]_i_57_n_5\,
      I3 => \right_servo_angle[0]_i_177_n_0\,
      O => \right_servo_angle[0]_i_181_n_0\
    );
\right_servo_angle[0]_i_182\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_5_n_7\,
      I1 => \right_servo_angle_reg[7]_i_5_n_5\,
      I2 => \right_servo_angle_reg[0]_i_57_n_6\,
      I3 => \right_servo_angle[0]_i_178_n_0\,
      O => \right_servo_angle[0]_i_182_n_0\
    );
\right_servo_angle[0]_i_183\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_3_n_4\,
      I1 => \right_servo_angle_reg[7]_i_5_n_6\,
      I2 => \right_servo_angle_reg[0]_i_57_n_7\,
      I3 => \right_servo_angle[0]_i_179_n_0\,
      O => \right_servo_angle[0]_i_183_n_0\
    );
\right_servo_angle[0]_i_185\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEBF"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_126_n_7\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(8),
      I3 => \right_servo_angle_reg[1]_i_60_n_4\,
      O => \right_servo_angle[0]_i_185_n_0\
    );
\right_servo_angle[0]_i_186\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEBF"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_193_n_4\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(7),
      I3 => \right_servo_angle_reg[1]_i_60_n_5\,
      O => \right_servo_angle[0]_i_186_n_0\
    );
\right_servo_angle[0]_i_187\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_193_n_5\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(6),
      I3 => \right_servo_angle_reg[1]_i_60_n_6\,
      O => \right_servo_angle[0]_i_187_n_0\
    );
\right_servo_angle[0]_i_188\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEBF"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_193_n_6\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(5),
      I3 => \right_servo_angle_reg[1]_i_60_n_7\,
      O => \right_servo_angle[0]_i_188_n_0\
    );
\right_servo_angle[0]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1B00E400E4FF1B"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle_reg[1]_i_60_n_4\,
      I2 => right_servo_angle3(8),
      I3 => \right_servo_angle_reg[0]_i_126_n_7\,
      I4 => \right_servo_angle_reg[0]_i_126_n_6\,
      I5 => \right_servo_angle[1]_i_23_n_0\,
      O => \right_servo_angle[0]_i_189_n_0\
    );
\right_servo_angle[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle_reg[7]_i_8_n_4\,
      I2 => right_servo_angle3(28),
      I3 => \right_servo_angle_reg[0]_i_4_n_7\,
      I4 => \right_servo_angle_reg[0]_i_4_n_6\,
      I5 => \right_servo_angle[0]_i_23_n_0\,
      O => \right_servo_angle[0]_i_19_n_0\
    );
\right_servo_angle[0]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1B00E400E4FF1B"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle_reg[1]_i_60_n_5\,
      I2 => right_servo_angle3(7),
      I3 => \right_servo_angle_reg[0]_i_193_n_4\,
      I4 => \right_servo_angle_reg[0]_i_126_n_7\,
      I5 => \right_servo_angle[1]_i_26_n_0\,
      O => \right_servo_angle[0]_i_190_n_0\
    );
\right_servo_angle[0]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B00E4FFE4FF1B00"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle_reg[1]_i_60_n_6\,
      I2 => right_servo_angle3(6),
      I3 => \right_servo_angle_reg[0]_i_193_n_5\,
      I4 => \right_servo_angle_reg[0]_i_193_n_4\,
      I5 => \right_servo_angle[1]_i_28_n_0\,
      O => \right_servo_angle[0]_i_191_n_0\
    );
\right_servo_angle[0]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FF1BFF1B00E4"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle_reg[1]_i_60_n_7\,
      I2 => right_servo_angle3(5),
      I3 => \right_servo_angle_reg[0]_i_193_n_6\,
      I4 => \right_servo_angle_reg[0]_i_193_n_5\,
      I5 => \right_servo_angle[1]_i_41_n_0\,
      O => \right_servo_angle[0]_i_192_n_0\
    );
\right_servo_angle[0]_i_194\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_3_n_6\,
      I1 => \right_servo_angle_reg[5]_i_3_n_4\,
      I2 => \right_servo_angle_reg[7]_i_5_n_5\,
      O => \right_servo_angle[0]_i_194_n_0\
    );
\right_servo_angle[0]_i_195\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_3_n_7\,
      I1 => \right_servo_angle_reg[5]_i_3_n_5\,
      I2 => \right_servo_angle_reg[7]_i_5_n_6\,
      O => \right_servo_angle[0]_i_195_n_0\
    );
\right_servo_angle[0]_i_196\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_2_n_4\,
      I1 => \right_servo_angle_reg[5]_i_3_n_6\,
      I2 => \right_servo_angle_reg[7]_i_5_n_7\,
      O => \right_servo_angle[0]_i_196_n_0\
    );
\right_servo_angle[0]_i_197\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_5_n_7\,
      I1 => \right_servo_angle_reg[1]_i_2_n_4\,
      I2 => \right_servo_angle_reg[5]_i_3_n_6\,
      O => \right_servo_angle[0]_i_197_n_0\
    );
\right_servo_angle[0]_i_198\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_3_n_5\,
      I1 => \right_servo_angle_reg[7]_i_5_n_7\,
      I2 => \right_servo_angle_reg[7]_i_5_n_4\,
      I3 => \right_servo_angle[0]_i_194_n_0\,
      O => \right_servo_angle[0]_i_198_n_0\
    );
\right_servo_angle[0]_i_199\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_3_n_6\,
      I1 => \right_servo_angle_reg[5]_i_3_n_4\,
      I2 => \right_servo_angle_reg[7]_i_5_n_5\,
      I3 => \right_servo_angle[0]_i_195_n_0\,
      O => \right_servo_angle[0]_i_199_n_0\
    );
\right_servo_angle[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF309A65659A30CF"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[7]_i_53_n_0\,
      I2 => \right_servo_angle_reg[0]_i_8_n_4\,
      I3 => \right_servo_angle_reg[0]_i_4_n_7\,
      I4 => \right_servo_angle_reg[7]_i_8_n_4\,
      I5 => right_servo_angle3(28),
      O => \right_servo_angle[0]_i_20_n_0\
    );
\right_servo_angle[0]_i_200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_3_n_7\,
      I1 => \right_servo_angle_reg[5]_i_3_n_5\,
      I2 => \right_servo_angle_reg[7]_i_5_n_6\,
      I3 => \right_servo_angle[0]_i_196_n_0\,
      O => \right_servo_angle[0]_i_200_n_0\
    );
\right_servo_angle[0]_i_201\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_2_n_4\,
      I1 => \right_servo_angle_reg[5]_i_3_n_6\,
      I2 => \right_servo_angle_reg[7]_i_5_n_7\,
      I3 => \right_servo_angle_reg[5]_i_3_n_7\,
      I4 => \right_servo_angle_reg[1]_i_2_n_5\,
      O => \right_servo_angle[0]_i_201_n_0\
    );
\right_servo_angle[0]_i_202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_193_n_7\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(4),
      I3 => \right_servo_angle_reg[1]_i_100_n_4\,
      O => \right_servo_angle[0]_i_202_n_0\
    );
\right_servo_angle[0]_i_203\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_2_n_4\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(3),
      I3 => \right_servo_angle_reg[1]_i_100_n_5\,
      O => \right_servo_angle[0]_i_203_n_0\
    );
\right_servo_angle[0]_i_204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEBF"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_2_n_5\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(2),
      I3 => \right_servo_angle_reg[1]_i_100_n_6\,
      O => \right_servo_angle[0]_i_204_n_0\
    );
\right_servo_angle[0]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B00E4FFE4FF1B00"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle_reg[1]_i_100_n_4\,
      I2 => right_servo_angle3(4),
      I3 => \right_servo_angle_reg[0]_i_193_n_7\,
      I4 => \right_servo_angle_reg[0]_i_193_n_6\,
      I5 => \right_servo_angle[1]_i_43_n_0\,
      O => \right_servo_angle[0]_i_205_n_0\
    );
\right_servo_angle[0]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle_reg[1]_i_100_n_5\,
      I2 => right_servo_angle3(3),
      I3 => \right_servo_angle_reg[1]_i_2_n_4\,
      I4 => \right_servo_angle_reg[0]_i_193_n_7\,
      I5 => \right_servo_angle[1]_i_46_n_0\,
      O => \right_servo_angle[0]_i_206_n_0\
    );
\right_servo_angle[0]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CF359A6A659F30C"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[1]_i_87_n_0\,
      I2 => \right_servo_angle_reg[1]_i_2_n_5\,
      I3 => \right_servo_angle_reg[1]_i_2_n_4\,
      I4 => \right_servo_angle_reg[1]_i_100_n_5\,
      I5 => right_servo_angle3(3),
      O => \right_servo_angle[0]_i_207_n_0\
    );
\right_servo_angle[0]_i_208\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"27D8"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(2),
      I2 => \right_servo_angle_reg[1]_i_100_n_6\,
      I3 => \right_servo_angle_reg[1]_i_2_n_5\,
      O => \right_servo_angle[0]_i_208_n_0\
    );
\right_servo_angle[0]_i_209\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_2_n_5\,
      I1 => \right_servo_angle_reg[5]_i_3_n_7\,
      I2 => \right_servo_angle_reg[5]_i_3_n_4\,
      O => \right_servo_angle[0]_i_209_n_0\
    );
\right_servo_angle[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle_reg[7]_i_8_n_6\,
      I2 => right_servo_angle3(26),
      I3 => \right_servo_angle_reg[0]_i_8_n_5\,
      I4 => \right_servo_angle_reg[0]_i_8_n_4\,
      I5 => \right_servo_angle[7]_i_53_n_0\,
      O => \right_servo_angle[0]_i_21_n_0\
    );
\right_servo_angle[0]_i_210\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_3_n_5\,
      I1 => \right_servo_angle_reg[1]_i_2_n_4\,
      O => \right_servo_angle[0]_i_210_n_0\
    );
\right_servo_angle[0]_i_211\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_3_n_6\,
      I1 => \right_servo_angle_reg[1]_i_2_n_5\,
      O => \right_servo_angle[0]_i_211_n_0\
    );
\right_servo_angle[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF309A65659A30CF"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[0]_i_46_n_0\,
      I2 => \right_servo_angle_reg[0]_i_8_n_6\,
      I3 => \right_servo_angle_reg[0]_i_8_n_5\,
      I4 => \right_servo_angle_reg[7]_i_8_n_6\,
      I5 => right_servo_angle3(26),
      O => \right_servo_angle[0]_i_22_n_0\
    );
\right_servo_angle[0]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_7\,
      I1 => right_servo_angle3(29),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[0]_i_23_n_0\
    );
\right_servo_angle[0]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_33_n_7\,
      I1 => \right_servo_angle_reg[0]_i_35_n_5\,
      I2 => \right_servo_angle_reg[0]_i_36_n_5\,
      O => \right_servo_angle[0]_i_25_n_0\
    );
\right_servo_angle[0]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_36_n_4\,
      I1 => \right_servo_angle_reg[0]_i_35_n_6\,
      I2 => \right_servo_angle_reg[0]_i_36_n_6\,
      O => \right_servo_angle[0]_i_26_n_0\
    );
\right_servo_angle[0]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_36_n_5\,
      I1 => \right_servo_angle_reg[0]_i_35_n_7\,
      I2 => \right_servo_angle_reg[0]_i_36_n_7\,
      O => \right_servo_angle[0]_i_27_n_0\
    );
\right_servo_angle[0]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_36_n_6\,
      I1 => \right_servo_angle_reg[0]_i_56_n_4\,
      I2 => \right_servo_angle_reg[0]_i_57_n_4\,
      O => \right_servo_angle[0]_i_28_n_0\
    );
\right_servo_angle[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_36_n_5\,
      I1 => \right_servo_angle_reg[0]_i_35_n_5\,
      I2 => \right_servo_angle_reg[0]_i_33_n_7\,
      I3 => \right_servo_angle_reg[0]_i_33_n_6\,
      I4 => \right_servo_angle_reg[0]_i_35_n_4\,
      I5 => \right_servo_angle_reg[0]_i_36_n_4\,
      O => \right_servo_angle[0]_i_29_n_0\
    );
\right_servo_angle[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => right_servo_angle3(30),
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => \right_servo_angle_reg[7]_i_2_n_6\,
      O => \right_servo_angle[0]_i_3_n_0\
    );
\right_servo_angle[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_36_n_6\,
      I1 => \right_servo_angle_reg[0]_i_35_n_6\,
      I2 => \right_servo_angle_reg[0]_i_36_n_4\,
      I3 => \right_servo_angle_reg[0]_i_33_n_7\,
      I4 => \right_servo_angle_reg[0]_i_35_n_5\,
      I5 => \right_servo_angle_reg[0]_i_36_n_5\,
      O => \right_servo_angle[0]_i_30_n_0\
    );
\right_servo_angle[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_36_n_7\,
      I1 => \right_servo_angle_reg[0]_i_35_n_7\,
      I2 => \right_servo_angle_reg[0]_i_36_n_5\,
      I3 => \right_servo_angle_reg[0]_i_36_n_4\,
      I4 => \right_servo_angle_reg[0]_i_35_n_6\,
      I5 => \right_servo_angle_reg[0]_i_36_n_6\,
      O => \right_servo_angle[0]_i_31_n_0\
    );
\right_servo_angle[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_57_n_4\,
      I1 => \right_servo_angle_reg[0]_i_56_n_4\,
      I2 => \right_servo_angle_reg[0]_i_36_n_6\,
      I3 => \right_servo_angle_reg[0]_i_36_n_5\,
      I4 => \right_servo_angle_reg[0]_i_35_n_7\,
      I5 => \right_servo_angle_reg[0]_i_36_n_7\,
      O => \right_servo_angle[0]_i_32_n_0\
    );
\right_servo_angle[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_8_n_7\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(24),
      I3 => \right_servo_angle_reg[7]_i_25_n_4\,
      O => \right_servo_angle[0]_i_38_n_0\
    );
\right_servo_angle[0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_24_n_4\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(23),
      I3 => \right_servo_angle_reg[7]_i_25_n_5\,
      O => \right_servo_angle[0]_i_39_n_0\
    );
\right_servo_angle[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_24_n_5\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(22),
      I3 => \right_servo_angle_reg[7]_i_25_n_6\,
      O => \right_servo_angle[0]_i_40_n_0\
    );
\right_servo_angle[0]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_24_n_6\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(21),
      I3 => \right_servo_angle_reg[7]_i_25_n_7\,
      O => \right_servo_angle[0]_i_41_n_0\
    );
\right_servo_angle[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF309A65659A30CF"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[7]_i_107_n_0\,
      I2 => \right_servo_angle_reg[0]_i_8_n_7\,
      I3 => \right_servo_angle_reg[0]_i_8_n_6\,
      I4 => \right_servo_angle_reg[7]_i_8_n_7\,
      I5 => right_servo_angle3(25),
      O => \right_servo_angle[0]_i_42_n_0\
    );
\right_servo_angle[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle_reg[7]_i_25_n_5\,
      I2 => right_servo_angle3(23),
      I3 => \right_servo_angle_reg[0]_i_24_n_4\,
      I4 => \right_servo_angle_reg[0]_i_8_n_7\,
      I5 => \right_servo_angle[7]_i_107_n_0\,
      O => \right_servo_angle[0]_i_43_n_0\
    );
\right_servo_angle[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle_reg[7]_i_25_n_6\,
      I2 => right_servo_angle3(22),
      I3 => \right_servo_angle_reg[0]_i_24_n_5\,
      I4 => \right_servo_angle_reg[0]_i_24_n_4\,
      I5 => \right_servo_angle[7]_i_105_n_0\,
      O => \right_servo_angle[0]_i_44_n_0\
    );
\right_servo_angle[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle_reg[7]_i_25_n_7\,
      I2 => right_servo_angle3(21),
      I3 => \right_servo_angle_reg[0]_i_24_n_6\,
      I4 => \right_servo_angle_reg[0]_i_24_n_5\,
      I5 => \right_servo_angle[7]_i_103_n_0\,
      O => \right_servo_angle[0]_i_45_n_0\
    );
\right_servo_angle[0]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_8_n_7\,
      I1 => right_servo_angle3(25),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[0]_i_46_n_0\
    );
\right_servo_angle[0]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_36_n_7\,
      I1 => \right_servo_angle_reg[0]_i_56_n_5\,
      I2 => \right_servo_angle_reg[0]_i_57_n_5\,
      O => \right_servo_angle[0]_i_48_n_0\
    );
\right_servo_angle[0]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_57_n_4\,
      I1 => \right_servo_angle_reg[0]_i_56_n_6\,
      I2 => \right_servo_angle_reg[0]_i_57_n_6\,
      O => \right_servo_angle[0]_i_49_n_0\
    );
\right_servo_angle[0]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_57_n_5\,
      I1 => \right_servo_angle_reg[0]_i_56_n_7\,
      I2 => \right_servo_angle_reg[0]_i_57_n_7\,
      O => \right_servo_angle[0]_i_50_n_0\
    );
\right_servo_angle[0]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_57_n_6\,
      I1 => \right_servo_angle_reg[0]_i_98_n_4\,
      I2 => \right_servo_angle_reg[7]_i_5_n_4\,
      O => \right_servo_angle[0]_i_51_n_0\
    );
\right_servo_angle[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_57_n_5\,
      I1 => \right_servo_angle_reg[0]_i_56_n_5\,
      I2 => \right_servo_angle_reg[0]_i_36_n_7\,
      I3 => \right_servo_angle_reg[0]_i_36_n_6\,
      I4 => \right_servo_angle_reg[0]_i_56_n_4\,
      I5 => \right_servo_angle_reg[0]_i_57_n_4\,
      O => \right_servo_angle[0]_i_52_n_0\
    );
\right_servo_angle[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_57_n_6\,
      I1 => \right_servo_angle_reg[0]_i_56_n_6\,
      I2 => \right_servo_angle_reg[0]_i_57_n_4\,
      I3 => \right_servo_angle_reg[0]_i_36_n_7\,
      I4 => \right_servo_angle_reg[0]_i_56_n_5\,
      I5 => \right_servo_angle_reg[0]_i_57_n_5\,
      O => \right_servo_angle[0]_i_53_n_0\
    );
\right_servo_angle[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_57_n_7\,
      I1 => \right_servo_angle_reg[0]_i_56_n_7\,
      I2 => \right_servo_angle_reg[0]_i_57_n_5\,
      I3 => \right_servo_angle_reg[0]_i_57_n_4\,
      I4 => \right_servo_angle_reg[0]_i_56_n_6\,
      I5 => \right_servo_angle_reg[0]_i_57_n_6\,
      O => \right_servo_angle[0]_i_54_n_0\
    );
\right_servo_angle[0]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_5_n_4\,
      I1 => \right_servo_angle_reg[0]_i_98_n_4\,
      I2 => \right_servo_angle_reg[0]_i_57_n_6\,
      I3 => \right_servo_angle_reg[0]_i_57_n_5\,
      I4 => \right_servo_angle_reg[0]_i_56_n_7\,
      I5 => \right_servo_angle_reg[0]_i_57_n_7\,
      O => \right_servo_angle[0]_i_55_n_0\
    );
\right_servo_angle[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D8FFD800D8D800"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(29),
      I2 => \right_servo_angle_reg[7]_i_2_n_7\,
      I3 => \right_servo_angle_reg[0]_i_115_n_1\,
      I4 => \right_servo_angle_reg[7]_i_33_n_1\,
      I5 => \right_servo_angle_reg[0]_i_115_n_6\,
      O => \right_servo_angle[0]_i_58_n_0\
    );
\right_servo_angle[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D800D8FFD80000D8"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(28),
      I2 => \right_servo_angle_reg[7]_i_8_n_4\,
      I3 => \right_servo_angle_reg[0]_i_115_n_6\,
      I4 => \right_servo_angle_reg[7]_i_33_n_1\,
      I5 => \right_servo_angle_reg[0]_i_115_n_7\,
      O => \right_servo_angle[0]_i_59_n_0\
    );
\right_servo_angle[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_4_n_6\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(29),
      I3 => \right_servo_angle_reg[7]_i_2_n_7\,
      O => \right_servo_angle[0]_i_6_n_0\
    );
\right_servo_angle[0]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D800D8FFD80000D8"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(27),
      I2 => \right_servo_angle_reg[7]_i_8_n_5\,
      I3 => \right_servo_angle_reg[0]_i_115_n_7\,
      I4 => \right_servo_angle_reg[7]_i_33_n_1\,
      I5 => \right_servo_angle_reg[0]_i_116_n_4\,
      O => \right_servo_angle[0]_i_60_n_0\
    );
\right_servo_angle[0]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00474747"
    )
        port map (
      I0 => right_servo_angle3(30),
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => \right_servo_angle_reg[7]_i_2_n_6\,
      I3 => \right_servo_angle_reg[7]_i_33_n_1\,
      I4 => \right_servo_angle_reg[0]_i_115_n_1\,
      O => \right_servo_angle[0]_i_61_n_0\
    );
\right_servo_angle[0]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6A9595956A95"
    )
        port map (
      I0 => \right_servo_angle[0]_i_58_n_0\,
      I1 => \right_servo_angle_reg[0]_i_115_n_1\,
      I2 => \right_servo_angle_reg[7]_i_33_n_1\,
      I3 => \right_servo_angle_reg[7]_i_2_n_6\,
      I4 => \right_servo_angle_reg[7]_i_2_n_5\,
      I5 => right_servo_angle3(30),
      O => \right_servo_angle[0]_i_62_n_0\
    );
\right_servo_angle[0]_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66996996"
    )
        port map (
      I0 => \right_servo_angle[0]_i_59_n_0\,
      I1 => \right_servo_angle_reg[0]_i_115_n_1\,
      I2 => \right_servo_angle_reg[7]_i_33_n_1\,
      I3 => \right_servo_angle[0]_i_23_n_0\,
      I4 => \right_servo_angle_reg[0]_i_115_n_6\,
      O => \right_servo_angle[0]_i_63_n_0\
    );
\right_servo_angle[0]_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99669669"
    )
        port map (
      I0 => \right_servo_angle[0]_i_60_n_0\,
      I1 => \right_servo_angle_reg[0]_i_115_n_6\,
      I2 => \right_servo_angle_reg[7]_i_33_n_1\,
      I3 => \right_servo_angle[7]_i_108_n_0\,
      I4 => \right_servo_angle_reg[0]_i_115_n_7\,
      O => \right_servo_angle[0]_i_64_n_0\
    );
\right_servo_angle[0]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_33_n_7\,
      I1 => \right_servo_angle_reg[0]_i_33_n_5\,
      O => \right_servo_angle[0]_i_65_n_0\
    );
\right_servo_angle[0]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_36_n_4\,
      I1 => \right_servo_angle_reg[0]_i_33_n_6\,
      O => \right_servo_angle[0]_i_66_n_0\
    );
\right_servo_angle[0]_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_36_n_5\,
      I1 => \right_servo_angle_reg[0]_i_33_n_7\,
      I2 => \right_servo_angle_reg[0]_i_33_n_4\,
      O => \right_servo_angle[0]_i_67_n_0\
    );
\right_servo_angle[0]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_33_n_4\,
      I1 => \right_servo_angle_reg[0]_i_33_n_6\,
      I2 => \right_servo_angle_reg[0]_i_33_n_5\,
      O => \right_servo_angle[0]_i_68_n_0\
    );
\right_servo_angle[0]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_33_n_5\,
      I1 => \right_servo_angle_reg[0]_i_33_n_7\,
      I2 => \right_servo_angle_reg[0]_i_33_n_6\,
      I3 => \right_servo_angle_reg[0]_i_33_n_4\,
      O => \right_servo_angle[0]_i_69_n_0\
    );
\right_servo_angle[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B44BB4B4B44B4B4B"
    )
        port map (
      I0 => \right_servo_angle[0]_i_23_n_0\,
      I1 => \right_servo_angle_reg[0]_i_4_n_6\,
      I2 => \right_servo_angle_reg[0]_i_4_n_5\,
      I3 => right_servo_angle3(30),
      I4 => \right_servo_angle_reg[7]_i_2_n_5\,
      I5 => \right_servo_angle_reg[7]_i_2_n_6\,
      O => \right_servo_angle[0]_i_7_n_0\
    );
\right_servo_angle[0]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_33_n_6\,
      I1 => \right_servo_angle_reg[0]_i_36_n_4\,
      I2 => \right_servo_angle_reg[0]_i_33_n_7\,
      I3 => \right_servo_angle_reg[0]_i_33_n_5\,
      O => \right_servo_angle[0]_i_70_n_0\
    );
\right_servo_angle[0]_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_33_n_4\,
      I1 => \right_servo_angle_reg[0]_i_33_n_7\,
      I2 => \right_servo_angle_reg[0]_i_36_n_5\,
      I3 => \right_servo_angle_reg[0]_i_36_n_4\,
      I4 => \right_servo_angle_reg[0]_i_33_n_6\,
      O => \right_servo_angle[0]_i_71_n_0\
    );
\right_servo_angle[0]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D800D8FFD80000D8"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(26),
      I2 => \right_servo_angle_reg[7]_i_8_n_6\,
      I3 => \right_servo_angle_reg[0]_i_116_n_4\,
      I4 => \right_servo_angle_reg[7]_i_33_n_1\,
      I5 => \right_servo_angle_reg[0]_i_116_n_5\,
      O => \right_servo_angle[0]_i_72_n_0\
    );
\right_servo_angle[0]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D800D8FFD80000D8"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(25),
      I2 => \right_servo_angle_reg[7]_i_8_n_7\,
      I3 => \right_servo_angle_reg[0]_i_116_n_5\,
      I4 => \right_servo_angle_reg[7]_i_33_n_1\,
      I5 => \right_servo_angle_reg[0]_i_116_n_6\,
      O => \right_servo_angle[0]_i_73_n_0\
    );
\right_servo_angle[0]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D800D8FFD80000D8"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(24),
      I2 => \right_servo_angle_reg[7]_i_25_n_4\,
      I3 => \right_servo_angle_reg[0]_i_116_n_6\,
      I4 => \right_servo_angle_reg[7]_i_33_n_1\,
      I5 => \right_servo_angle_reg[0]_i_116_n_7\,
      O => \right_servo_angle[0]_i_74_n_0\
    );
\right_servo_angle[0]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D800D8FFD80000D8"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(23),
      I2 => \right_servo_angle_reg[7]_i_25_n_5\,
      I3 => \right_servo_angle_reg[0]_i_116_n_7\,
      I4 => \right_servo_angle_reg[7]_i_33_n_1\,
      I5 => \right_servo_angle_reg[7]_i_88_n_4\,
      O => \right_servo_angle[0]_i_75_n_0\
    );
\right_servo_angle[0]_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99669669"
    )
        port map (
      I0 => \right_servo_angle[0]_i_72_n_0\,
      I1 => \right_servo_angle_reg[0]_i_115_n_7\,
      I2 => \right_servo_angle_reg[7]_i_33_n_1\,
      I3 => \right_servo_angle[7]_i_53_n_0\,
      I4 => \right_servo_angle_reg[0]_i_116_n_4\,
      O => \right_servo_angle[0]_i_76_n_0\
    );
\right_servo_angle[0]_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99669669"
    )
        port map (
      I0 => \right_servo_angle[0]_i_73_n_0\,
      I1 => \right_servo_angle_reg[0]_i_116_n_4\,
      I2 => \right_servo_angle_reg[7]_i_33_n_1\,
      I3 => \right_servo_angle[7]_i_106_n_0\,
      I4 => \right_servo_angle_reg[0]_i_116_n_5\,
      O => \right_servo_angle[0]_i_77_n_0\
    );
\right_servo_angle[0]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99669669"
    )
        port map (
      I0 => \right_servo_angle[0]_i_74_n_0\,
      I1 => \right_servo_angle_reg[0]_i_116_n_5\,
      I2 => \right_servo_angle_reg[7]_i_33_n_1\,
      I3 => \right_servo_angle[0]_i_46_n_0\,
      I4 => \right_servo_angle_reg[0]_i_116_n_6\,
      O => \right_servo_angle[0]_i_78_n_0\
    );
\right_servo_angle[0]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99669669"
    )
        port map (
      I0 => \right_servo_angle[0]_i_75_n_0\,
      I1 => \right_servo_angle_reg[0]_i_116_n_6\,
      I2 => \right_servo_angle_reg[7]_i_33_n_1\,
      I3 => \right_servo_angle[7]_i_107_n_0\,
      I4 => \right_servo_angle_reg[0]_i_116_n_7\,
      O => \right_servo_angle[0]_i_79_n_0\
    );
\right_servo_angle[0]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_24_n_7\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(20),
      I3 => \right_servo_angle_reg[7]_i_47_n_4\,
      O => \right_servo_angle[0]_i_81_n_0\
    );
\right_servo_angle[0]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_47_n_4\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(19),
      I3 => \right_servo_angle_reg[7]_i_47_n_5\,
      O => \right_servo_angle[0]_i_82_n_0\
    );
\right_servo_angle[0]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_47_n_5\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(18),
      I3 => \right_servo_angle_reg[7]_i_47_n_6\,
      O => \right_servo_angle[0]_i_83_n_0\
    );
\right_servo_angle[0]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"082A"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_47_n_6\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(17),
      I3 => \right_servo_angle_reg[7]_i_47_n_7\,
      O => \right_servo_angle[0]_i_84_n_0\
    );
\right_servo_angle[0]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle_reg[7]_i_47_n_4\,
      I2 => right_servo_angle3(20),
      I3 => \right_servo_angle_reg[0]_i_24_n_7\,
      I4 => \right_servo_angle_reg[0]_i_24_n_6\,
      I5 => \right_servo_angle[7]_i_104_n_0\,
      O => \right_servo_angle[0]_i_85_n_0\
    );
\right_servo_angle[0]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle_reg[7]_i_47_n_5\,
      I2 => right_servo_angle3(19),
      I3 => \right_servo_angle_reg[0]_i_47_n_4\,
      I4 => \right_servo_angle_reg[0]_i_24_n_7\,
      I5 => \right_servo_angle[7]_i_102_n_0\,
      O => \right_servo_angle[0]_i_86_n_0\
    );
\right_servo_angle[0]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle_reg[7]_i_47_n_6\,
      I2 => right_servo_angle3(18),
      I3 => \right_servo_angle_reg[0]_i_47_n_5\,
      I4 => \right_servo_angle_reg[0]_i_47_n_4\,
      I5 => \right_servo_angle[7]_i_40_n_0\,
      O => \right_servo_angle[0]_i_87_n_0\
    );
\right_servo_angle[0]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FF1B001B00E4FF"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle_reg[7]_i_47_n_7\,
      I2 => right_servo_angle3(17),
      I3 => \right_servo_angle_reg[0]_i_47_n_6\,
      I4 => \right_servo_angle_reg[0]_i_47_n_5\,
      I5 => \right_servo_angle[7]_i_30_n_0\,
      O => \right_servo_angle[0]_i_88_n_0\
    );
\right_servo_angle[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_33_n_5\,
      I1 => \right_servo_angle_reg[0]_i_34_n_7\,
      I2 => \right_servo_angle_reg[0]_i_33_n_7\,
      O => \right_servo_angle[0]_i_9_n_0\
    );
\right_servo_angle[0]_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_57_n_7\,
      I1 => \right_servo_angle_reg[0]_i_98_n_5\,
      I2 => \right_servo_angle_reg[7]_i_5_n_5\,
      O => \right_servo_angle[0]_i_90_n_0\
    );
\right_servo_angle[0]_i_91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_5_n_4\,
      I1 => \right_servo_angle_reg[0]_i_98_n_6\,
      I2 => \right_servo_angle_reg[7]_i_5_n_6\,
      O => \right_servo_angle[0]_i_91_n_0\
    );
\right_servo_angle[0]_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_5_n_5\,
      I1 => \right_servo_angle_reg[0]_i_98_n_7\,
      I2 => \right_servo_angle_reg[7]_i_5_n_7\,
      O => \right_servo_angle[0]_i_92_n_0\
    );
\right_servo_angle[0]_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_5_n_6\,
      I1 => \right_servo_angle_reg[0]_i_135_n_4\,
      I2 => \right_servo_angle_reg[5]_i_3_n_4\,
      O => \right_servo_angle[0]_i_93_n_0\
    );
\right_servo_angle[0]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_5_n_5\,
      I1 => \right_servo_angle_reg[0]_i_98_n_5\,
      I2 => \right_servo_angle_reg[0]_i_57_n_7\,
      I3 => \right_servo_angle_reg[0]_i_57_n_6\,
      I4 => \right_servo_angle_reg[0]_i_98_n_4\,
      I5 => \right_servo_angle_reg[7]_i_5_n_4\,
      O => \right_servo_angle[0]_i_94_n_0\
    );
\right_servo_angle[0]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_5_n_6\,
      I1 => \right_servo_angle_reg[0]_i_98_n_6\,
      I2 => \right_servo_angle_reg[7]_i_5_n_4\,
      I3 => \right_servo_angle_reg[0]_i_57_n_7\,
      I4 => \right_servo_angle_reg[0]_i_98_n_5\,
      I5 => \right_servo_angle_reg[7]_i_5_n_5\,
      O => \right_servo_angle[0]_i_95_n_0\
    );
\right_servo_angle[0]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_5_n_7\,
      I1 => \right_servo_angle_reg[0]_i_98_n_7\,
      I2 => \right_servo_angle_reg[7]_i_5_n_5\,
      I3 => \right_servo_angle_reg[7]_i_5_n_4\,
      I4 => \right_servo_angle_reg[0]_i_98_n_6\,
      I5 => \right_servo_angle_reg[7]_i_5_n_6\,
      O => \right_servo_angle[0]_i_96_n_0\
    );
\right_servo_angle[0]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_3_n_4\,
      I1 => \right_servo_angle_reg[0]_i_135_n_4\,
      I2 => \right_servo_angle_reg[7]_i_5_n_6\,
      I3 => \right_servo_angle_reg[7]_i_5_n_5\,
      I4 => \right_servo_angle_reg[0]_i_98_n_7\,
      I5 => \right_servo_angle_reg[7]_i_5_n_7\,
      O => \right_servo_angle[0]_i_97_n_0\
    );
\right_servo_angle[0]_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_36_n_6\,
      I1 => \right_servo_angle_reg[0]_i_36_n_4\,
      I2 => \right_servo_angle_reg[0]_i_33_n_5\,
      O => \right_servo_angle[0]_i_99_n_0\
    );
\right_servo_angle[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FA077775FA08888"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle_reg[3]_i_3_n_7\,
      I2 => \right_servo_angle_reg[1]_i_2_n_5\,
      I3 => \right_servo_angle_reg[1]_i_2_n_4\,
      I4 => \right_servo_angle[7]_i_6_n_0\,
      I5 => \right_servo_angle_reg[3]_i_3_n_6\,
      O => \right_servo_angle[1]_i_1_n_0\
    );
\right_servo_angle[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \right_servo_angle[1]_i_6_n_0\,
      I1 => \right_servo_angle[1]_i_24_n_0\,
      I2 => \right_servo_angle[1]_i_23_n_0\,
      I3 => \right_servo_angle_reg[5]_i_21_n_6\,
      I4 => \right_servo_angle_reg[1]_i_25_n_4\,
      I5 => \right_servo_angle_reg[5]_i_20_n_6\,
      O => \right_servo_angle[1]_i_10_n_0\
    );
\right_servo_angle[1]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_47_n_4\,
      I1 => right_servo_angle3(20),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_103_n_0\
    );
\right_servo_angle[1]_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_47_n_5\,
      I1 => right_servo_angle3(19),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_104_n_0\
    );
\right_servo_angle[1]_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_47_n_6\,
      I1 => right_servo_angle3(18),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_105_n_0\
    );
\right_servo_angle[1]_i_106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_47_n_7\,
      I1 => right_servo_angle3(17),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_106_n_0\
    );
\right_servo_angle[1]_i_107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => right_servo_angle3(20),
      I1 => \right_servo_angle_reg[7]_i_47_n_4\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(23),
      I4 => \right_servo_angle_reg[7]_i_25_n_5\,
      O => \right_servo_angle[1]_i_107_n_0\
    );
\right_servo_angle[1]_i_108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => right_servo_angle3(19),
      I1 => \right_servo_angle_reg[7]_i_47_n_5\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(22),
      I4 => \right_servo_angle_reg[7]_i_25_n_6\,
      O => \right_servo_angle[1]_i_108_n_0\
    );
\right_servo_angle[1]_i_109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => right_servo_angle3(18),
      I1 => \right_servo_angle_reg[7]_i_47_n_6\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(21),
      I4 => \right_servo_angle_reg[7]_i_25_n_7\,
      O => \right_servo_angle[1]_i_109_n_0\
    );
\right_servo_angle[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \right_servo_angle[1]_i_7_n_0\,
      I1 => \right_servo_angle[1]_i_27_n_0\,
      I2 => \right_servo_angle[1]_i_26_n_0\,
      I3 => \right_servo_angle_reg[5]_i_21_n_7\,
      I4 => \right_servo_angle_reg[1]_i_25_n_5\,
      I5 => \right_servo_angle_reg[5]_i_20_n_7\,
      O => \right_servo_angle[1]_i_11_n_0\
    );
\right_servo_angle[1]_i_110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => right_servo_angle3(17),
      I1 => \right_servo_angle_reg[7]_i_47_n_7\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(20),
      I4 => \right_servo_angle_reg[7]_i_47_n_4\,
      O => \right_servo_angle[1]_i_110_n_0\
    );
\right_servo_angle[1]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF77AF2727052200"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(6),
      I2 => \right_servo_angle_reg[1]_i_60_n_6\,
      I3 => right_servo_angle3(4),
      I4 => \right_servo_angle_reg[1]_i_100_n_4\,
      I5 => \right_servo_angle[1]_i_23_n_0\,
      O => \right_servo_angle[1]_i_112_n_0\
    );
\right_servo_angle[1]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF77AF2727052200"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(5),
      I2 => \right_servo_angle_reg[1]_i_60_n_7\,
      I3 => right_servo_angle3(3),
      I4 => \right_servo_angle_reg[1]_i_100_n_5\,
      I5 => \right_servo_angle[1]_i_26_n_0\,
      O => \right_servo_angle[1]_i_113_n_0\
    );
\right_servo_angle[1]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF77AF2727052200"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(4),
      I2 => \right_servo_angle_reg[1]_i_100_n_4\,
      I3 => right_servo_angle3(2),
      I4 => \right_servo_angle_reg[1]_i_100_n_6\,
      I5 => \right_servo_angle[1]_i_28_n_0\,
      O => \right_servo_angle[1]_i_114_n_0\
    );
\right_servo_angle[1]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF77AF2727052200"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(3),
      I2 => \right_servo_angle_reg[1]_i_100_n_5\,
      I3 => right_servo_angle3(1),
      I4 => \right_servo_angle_reg[1]_i_100_n_7\,
      I5 => \right_servo_angle[1]_i_41_n_0\,
      O => \right_servo_angle[1]_i_115_n_0\
    );
\right_servo_angle[1]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle[1]_i_23_n_0\,
      I1 => \right_servo_angle[1]_i_46_n_0\,
      I2 => \right_servo_angle[1]_i_41_n_0\,
      I3 => \right_servo_angle[1]_i_43_n_0\,
      I4 => \right_servo_angle[1]_i_28_n_0\,
      I5 => \right_servo_angle[1]_i_21_n_0\,
      O => \right_servo_angle[1]_i_116_n_0\
    );
\right_servo_angle[1]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle[1]_i_26_n_0\,
      I1 => \right_servo_angle[1]_i_48_n_0\,
      I2 => \right_servo_angle[1]_i_43_n_0\,
      I3 => \right_servo_angle[1]_i_46_n_0\,
      I4 => \right_servo_angle[1]_i_41_n_0\,
      I5 => \right_servo_angle[1]_i_23_n_0\,
      O => \right_servo_angle[1]_i_117_n_0\
    );
\right_servo_angle[1]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle[1]_i_28_n_0\,
      I1 => \right_servo_angle[1]_i_87_n_0\,
      I2 => \right_servo_angle[1]_i_46_n_0\,
      I3 => \right_servo_angle[1]_i_48_n_0\,
      I4 => \right_servo_angle[1]_i_43_n_0\,
      I5 => \right_servo_angle[1]_i_26_n_0\,
      O => \right_servo_angle[1]_i_118_n_0\
    );
\right_servo_angle[1]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle[1]_i_41_n_0\,
      I1 => \right_servo_angle[1]_i_89_n_0\,
      I2 => \right_servo_angle[1]_i_48_n_0\,
      I3 => \right_servo_angle[1]_i_87_n_0\,
      I4 => \right_servo_angle[1]_i_46_n_0\,
      I5 => \right_servo_angle[1]_i_28_n_0\,
      O => \right_servo_angle[1]_i_119_n_0\
    );
\right_servo_angle[1]_i_120\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(8),
      O => \right_servo_angle[1]_i_120_n_0\
    );
\right_servo_angle[1]_i_121\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(7),
      O => \right_servo_angle[1]_i_121_n_0\
    );
\right_servo_angle[1]_i_122\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(6),
      O => \right_servo_angle[1]_i_122_n_0\
    );
\right_servo_angle[1]_i_123\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(5),
      O => \right_servo_angle[1]_i_123_n_0\
    );
\right_servo_angle[1]_i_124\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_60_n_4\,
      O => \right_servo_angle[1]_i_124_n_0\
    );
\right_servo_angle[1]_i_125\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_60_n_5\,
      O => \right_servo_angle[1]_i_125_n_0\
    );
\right_servo_angle[1]_i_126\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_60_n_6\,
      O => \right_servo_angle[1]_i_126_n_0\
    );
\right_servo_angle[1]_i_127\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_60_n_7\,
      O => \right_servo_angle[1]_i_127_n_0\
    );
\right_servo_angle[1]_i_129\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD8D800"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(2),
      I2 => \right_servo_angle_reg[1]_i_100_n_6\,
      I3 => \right_servo_angle_reg[1]_i_137_n_6\,
      I4 => \right_servo_angle_reg[1]_i_155_n_4\,
      O => \right_servo_angle[1]_i_129_n_0\
    );
\right_servo_angle[1]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \right_servo_angle[1]_i_41_n_0\,
      I1 => \right_servo_angle[1]_i_42_n_0\,
      I2 => \right_servo_angle_reg[1]_i_30_n_5\,
      I3 => \right_servo_angle_reg[1]_i_25_n_7\,
      I4 => \right_servo_angle_reg[1]_i_31_n_5\,
      O => \right_servo_angle[1]_i_13_n_0\
    );
\right_servo_angle[1]_i_130\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD8D800"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(1),
      I2 => \right_servo_angle_reg[1]_i_100_n_7\,
      I3 => \right_servo_angle_reg[1]_i_137_n_7\,
      I4 => \right_servo_angle_reg[1]_i_155_n_5\,
      O => \right_servo_angle[1]_i_130_n_0\
    );
\right_servo_angle[1]_i_131\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => count_right_val_reg(0),
      I1 => \right_servo_angle_reg[1]_i_180_n_4\,
      I2 => \right_servo_angle_reg[1]_i_155_n_6\,
      O => \right_servo_angle[1]_i_131_n_0\
    );
\right_servo_angle[1]_i_132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_180_n_5\,
      I1 => \right_servo_angle_reg[1]_i_155_n_7\,
      O => \right_servo_angle[1]_i_132_n_0\
    );
\right_servo_angle[1]_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_111_n_7\,
      I1 => \right_servo_angle_reg[1]_i_137_n_5\,
      I2 => \right_servo_angle_reg[1]_i_102_n_7\,
      I3 => \right_servo_angle[1]_i_129_n_0\,
      O => \right_servo_angle[1]_i_133_n_0\
    );
\right_servo_angle[1]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C9669C3C369963C"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[1]_i_130_n_0\,
      I2 => \right_servo_angle_reg[1]_i_137_n_6\,
      I3 => right_servo_angle3(2),
      I4 => \right_servo_angle_reg[1]_i_100_n_6\,
      I5 => \right_servo_angle_reg[1]_i_155_n_4\,
      O => \right_servo_angle[1]_i_134_n_0\
    );
\right_servo_angle[1]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C9669C3C369963C"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[1]_i_131_n_0\,
      I2 => \right_servo_angle_reg[1]_i_137_n_7\,
      I3 => right_servo_angle3(1),
      I4 => \right_servo_angle_reg[1]_i_100_n_7\,
      I5 => \right_servo_angle_reg[1]_i_155_n_5\,
      O => \right_servo_angle[1]_i_135_n_0\
    );
\right_servo_angle[1]_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => count_right_val_reg(0),
      I1 => \right_servo_angle_reg[1]_i_180_n_4\,
      I2 => \right_servo_angle_reg[1]_i_155_n_6\,
      I3 => \right_servo_angle[1]_i_132_n_0\,
      O => \right_servo_angle[1]_i_136_n_0\
    );
\right_servo_angle[1]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8DD50FA88D800"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(9),
      I2 => \right_servo_angle_reg[5]_i_32_n_7\,
      I3 => \right_servo_angle[5]_i_13_n_0\,
      I4 => right_servo_angle3(15),
      I5 => \right_servo_angle_reg[7]_i_78_n_5\,
      O => \right_servo_angle[1]_i_138_n_0\
    );
\right_servo_angle[1]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8DD50FA88D800"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(8),
      I2 => \right_servo_angle_reg[1]_i_60_n_4\,
      I3 => \right_servo_angle[5]_i_16_n_0\,
      I4 => right_servo_angle3(14),
      I5 => \right_servo_angle_reg[7]_i_78_n_6\,
      O => \right_servo_angle[1]_i_139_n_0\
    );
\right_servo_angle[1]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \right_servo_angle[1]_i_43_n_0\,
      I1 => \right_servo_angle[1]_i_44_n_0\,
      I2 => \right_servo_angle_reg[1]_i_30_n_6\,
      I3 => \right_servo_angle_reg[1]_i_45_n_4\,
      I4 => \right_servo_angle_reg[1]_i_31_n_6\,
      O => \right_servo_angle[1]_i_14_n_0\
    );
\right_servo_angle[1]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8DD50FA88D800"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(7),
      I2 => \right_servo_angle_reg[1]_i_60_n_5\,
      I3 => \right_servo_angle[5]_i_18_n_0\,
      I4 => right_servo_angle3(13),
      I5 => \right_servo_angle_reg[7]_i_78_n_7\,
      O => \right_servo_angle[1]_i_140_n_0\
    );
\right_servo_angle[1]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8DD50FA88D800"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(6),
      I2 => \right_servo_angle_reg[1]_i_60_n_6\,
      I3 => \right_servo_angle[1]_i_21_n_0\,
      I4 => right_servo_angle3(12),
      I5 => \right_servo_angle_reg[5]_i_32_n_4\,
      O => \right_servo_angle[1]_i_141_n_0\
    );
\right_servo_angle[1]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369969669C33C"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[1]_i_138_n_0\,
      I2 => \right_servo_angle[5]_i_12_n_0\,
      I3 => \right_servo_angle[1]_i_21_n_0\,
      I4 => \right_servo_angle_reg[7]_i_78_n_4\,
      I5 => right_servo_angle3(16),
      O => \right_servo_angle[1]_i_142_n_0\
    );
\right_servo_angle[1]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369969669C33C"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[1]_i_139_n_0\,
      I2 => \right_servo_angle[5]_i_13_n_0\,
      I3 => \right_servo_angle[1]_i_23_n_0\,
      I4 => \right_servo_angle_reg[7]_i_78_n_5\,
      I5 => right_servo_angle3(15),
      O => \right_servo_angle[1]_i_143_n_0\
    );
\right_servo_angle[1]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369969669C33C"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[1]_i_140_n_0\,
      I2 => \right_servo_angle[5]_i_16_n_0\,
      I3 => \right_servo_angle[1]_i_26_n_0\,
      I4 => \right_servo_angle_reg[7]_i_78_n_6\,
      I5 => right_servo_angle3(14),
      O => \right_servo_angle[1]_i_144_n_0\
    );
\right_servo_angle[1]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369969669C33C"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[1]_i_141_n_0\,
      I2 => \right_servo_angle[5]_i_18_n_0\,
      I3 => \right_servo_angle[1]_i_28_n_0\,
      I4 => \right_servo_angle_reg[7]_i_78_n_7\,
      I5 => right_servo_angle3(13),
      O => \right_servo_angle[1]_i_145_n_0\
    );
\right_servo_angle[1]_i_146\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(0),
      O => \right_servo_angle[1]_i_146_n_0\
    );
\right_servo_angle[1]_i_147\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(4),
      O => \right_servo_angle[1]_i_147_n_0\
    );
\right_servo_angle[1]_i_148\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(3),
      O => \right_servo_angle[1]_i_148_n_0\
    );
\right_servo_angle[1]_i_149\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(2),
      O => \right_servo_angle[1]_i_149_n_0\
    );
\right_servo_angle[1]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \right_servo_angle[1]_i_46_n_0\,
      I1 => \right_servo_angle[1]_i_47_n_0\,
      I2 => \right_servo_angle_reg[1]_i_30_n_7\,
      I3 => \right_servo_angle_reg[1]_i_45_n_5\,
      I4 => \right_servo_angle_reg[1]_i_31_n_7\,
      O => \right_servo_angle[1]_i_15_n_0\
    );
\right_servo_angle[1]_i_150\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(1),
      O => \right_servo_angle[1]_i_150_n_0\
    );
\right_servo_angle[1]_i_151\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_100_n_4\,
      O => \right_servo_angle[1]_i_151_n_0\
    );
\right_servo_angle[1]_i_152\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_100_n_5\,
      O => \right_servo_angle[1]_i_152_n_0\
    );
\right_servo_angle[1]_i_153\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_100_n_6\,
      O => \right_servo_angle[1]_i_153_n_0\
    );
\right_servo_angle[1]_i_154\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_100_n_7\,
      O => \right_servo_angle[1]_i_154_n_0\
    );
\right_servo_angle[1]_i_156\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_78_n_4\,
      I1 => right_servo_angle3(16),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_156_n_0\
    );
\right_servo_angle[1]_i_157\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_78_n_5\,
      I1 => right_servo_angle3(15),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_157_n_0\
    );
\right_servo_angle[1]_i_158\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_78_n_6\,
      I1 => right_servo_angle3(14),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_158_n_0\
    );
\right_servo_angle[1]_i_159\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_78_n_7\,
      I1 => right_servo_angle3(13),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_159_n_0\
    );
\right_servo_angle[1]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \right_servo_angle[1]_i_48_n_0\,
      I1 => \right_servo_angle[1]_i_49_n_0\,
      I2 => \right_servo_angle_reg[1]_i_50_n_4\,
      I3 => \right_servo_angle_reg[1]_i_45_n_6\,
      I4 => \right_servo_angle_reg[1]_i_51_n_4\,
      O => \right_servo_angle[1]_i_16_n_0\
    );
\right_servo_angle[1]_i_160\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => right_servo_angle3(16),
      I1 => \right_servo_angle_reg[7]_i_78_n_4\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(19),
      I4 => \right_servo_angle_reg[7]_i_47_n_5\,
      O => \right_servo_angle[1]_i_160_n_0\
    );
\right_servo_angle[1]_i_161\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => right_servo_angle3(15),
      I1 => \right_servo_angle_reg[7]_i_78_n_5\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(18),
      I4 => \right_servo_angle_reg[7]_i_47_n_6\,
      O => \right_servo_angle[1]_i_161_n_0\
    );
\right_servo_angle[1]_i_162\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => right_servo_angle3(14),
      I1 => \right_servo_angle_reg[7]_i_78_n_6\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(17),
      I4 => \right_servo_angle_reg[7]_i_47_n_7\,
      O => \right_servo_angle[1]_i_162_n_0\
    );
\right_servo_angle[1]_i_163\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => right_servo_angle3(13),
      I1 => \right_servo_angle_reg[7]_i_78_n_7\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(16),
      I4 => \right_servo_angle_reg[7]_i_78_n_4\,
      O => \right_servo_angle[1]_i_163_n_0\
    );
\right_servo_angle[1]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF277705AF222700"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(2),
      I2 => \right_servo_angle_reg[1]_i_100_n_6\,
      I3 => count_right_val_reg(0),
      I4 => right_servo_angle3(5),
      I5 => \right_servo_angle_reg[1]_i_60_n_7\,
      O => \right_servo_angle[1]_i_164_n_0\
    );
\right_servo_angle[1]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"396C6C3993C6C693"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => count_right_val_reg(0),
      I2 => right_servo_angle3(2),
      I3 => \right_servo_angle_reg[1]_i_100_n_6\,
      I4 => \right_servo_angle_reg[1]_i_60_n_7\,
      I5 => right_servo_angle3(5),
      O => \right_servo_angle[1]_i_165_n_0\
    );
\right_servo_angle[1]_i_166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACFF"
    )
        port map (
      I0 => right_servo_angle3(3),
      I1 => \right_servo_angle_reg[1]_i_100_n_5\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => count_right_val_reg(0),
      O => \right_servo_angle[1]_i_166_n_0\
    );
\right_servo_angle[1]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => count_right_val_reg(0),
      I1 => \right_servo_angle[1]_i_43_n_0\,
      I2 => \right_servo_angle[1]_i_87_n_0\,
      I3 => \right_servo_angle[1]_i_89_n_0\,
      I4 => \right_servo_angle[1]_i_48_n_0\,
      I5 => \right_servo_angle[1]_i_41_n_0\,
      O => \right_servo_angle[1]_i_167_n_0\
    );
\right_servo_angle[1]_i_168\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => count_right_val_reg(0),
      I1 => \right_servo_angle[1]_i_87_n_0\,
      I2 => \right_servo_angle[1]_i_43_n_0\,
      I3 => \right_servo_angle[1]_i_89_n_0\,
      I4 => \right_servo_angle[1]_i_46_n_0\,
      O => \right_servo_angle[1]_i_168_n_0\
    );
\right_servo_angle[1]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C59A6F3F3A6590C"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => count_right_val_reg(0),
      I2 => \right_servo_angle[1]_i_48_n_0\,
      I3 => \right_servo_angle_reg[1]_i_100_n_7\,
      I4 => right_servo_angle3(1),
      I5 => \right_servo_angle[1]_i_46_n_0\,
      O => \right_servo_angle[1]_i_169_n_0\
    );
\right_servo_angle[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \right_servo_angle[1]_i_13_n_0\,
      I1 => \right_servo_angle[1]_i_29_n_0\,
      I2 => \right_servo_angle[1]_i_28_n_0\,
      I3 => \right_servo_angle_reg[1]_i_31_n_4\,
      I4 => \right_servo_angle_reg[1]_i_25_n_6\,
      I5 => \right_servo_angle_reg[1]_i_30_n_4\,
      O => \right_servo_angle[1]_i_17_n_0\
    );
\right_servo_angle[1]_i_170\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => right_servo_angle3(3),
      I1 => \right_servo_angle_reg[1]_i_100_n_5\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => count_right_val_reg(0),
      O => \right_servo_angle[1]_i_170_n_0\
    );
\right_servo_angle[1]_i_172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_189_n_4\,
      I1 => \right_servo_angle_reg[1]_i_180_n_6\,
      O => \right_servo_angle[1]_i_172_n_0\
    );
\right_servo_angle[1]_i_173\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_189_n_5\,
      I1 => \right_servo_angle_reg[1]_i_180_n_7\,
      O => \right_servo_angle[1]_i_173_n_0\
    );
\right_servo_angle[1]_i_174\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_189_n_6\,
      I1 => \right_servo_angle_reg[1]_i_205_n_4\,
      O => \right_servo_angle[1]_i_174_n_0\
    );
\right_servo_angle[1]_i_175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_189_n_7\,
      I1 => \right_servo_angle_reg[1]_i_205_n_5\,
      O => \right_servo_angle[1]_i_175_n_0\
    );
\right_servo_angle[1]_i_176\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_180_n_5\,
      I1 => \right_servo_angle_reg[1]_i_155_n_7\,
      I2 => \right_servo_angle_reg[1]_i_189_n_4\,
      I3 => \right_servo_angle_reg[1]_i_180_n_6\,
      O => \right_servo_angle[1]_i_176_n_0\
    );
\right_servo_angle[1]_i_177\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_189_n_5\,
      I1 => \right_servo_angle_reg[1]_i_180_n_7\,
      I2 => \right_servo_angle_reg[1]_i_180_n_6\,
      I3 => \right_servo_angle_reg[1]_i_189_n_4\,
      O => \right_servo_angle[1]_i_177_n_0\
    );
\right_servo_angle[1]_i_178\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_189_n_6\,
      I1 => \right_servo_angle_reg[1]_i_205_n_4\,
      I2 => \right_servo_angle_reg[1]_i_180_n_7\,
      I3 => \right_servo_angle_reg[1]_i_189_n_5\,
      O => \right_servo_angle[1]_i_178_n_0\
    );
\right_servo_angle[1]_i_179\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_189_n_7\,
      I1 => \right_servo_angle_reg[1]_i_205_n_5\,
      I2 => \right_servo_angle_reg[1]_i_205_n_4\,
      I3 => \right_servo_angle_reg[1]_i_189_n_6\,
      O => \right_servo_angle[1]_i_179_n_0\
    );
\right_servo_angle[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \right_servo_angle[1]_i_14_n_0\,
      I1 => \right_servo_angle[1]_i_42_n_0\,
      I2 => \right_servo_angle[1]_i_41_n_0\,
      I3 => \right_servo_angle_reg[1]_i_31_n_5\,
      I4 => \right_servo_angle_reg[1]_i_25_n_7\,
      I5 => \right_servo_angle_reg[1]_i_30_n_5\,
      O => \right_servo_angle[1]_i_18_n_0\
    );
\right_servo_angle[1]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8DD50FA88D800"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(5),
      I2 => \right_servo_angle_reg[1]_i_60_n_7\,
      I3 => \right_servo_angle[1]_i_23_n_0\,
      I4 => right_servo_angle3(11),
      I5 => \right_servo_angle_reg[5]_i_32_n_5\,
      O => \right_servo_angle[1]_i_181_n_0\
    );
\right_servo_angle[1]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8DD50FA88D800"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(4),
      I2 => \right_servo_angle_reg[1]_i_100_n_4\,
      I3 => \right_servo_angle[1]_i_26_n_0\,
      I4 => right_servo_angle3(10),
      I5 => \right_servo_angle_reg[5]_i_32_n_6\,
      O => \right_servo_angle[1]_i_182_n_0\
    );
\right_servo_angle[1]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8DD50FA88D800"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(3),
      I2 => \right_servo_angle_reg[1]_i_100_n_5\,
      I3 => \right_servo_angle[1]_i_28_n_0\,
      I4 => right_servo_angle3(9),
      I5 => \right_servo_angle_reg[5]_i_32_n_7\,
      O => \right_servo_angle[1]_i_183_n_0\
    );
\right_servo_angle[1]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFAD8D8508800"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(2),
      I2 => \right_servo_angle_reg[1]_i_100_n_6\,
      I3 => right_servo_angle3(6),
      I4 => \right_servo_angle_reg[1]_i_60_n_6\,
      I5 => \right_servo_angle[1]_i_26_n_0\,
      O => \right_servo_angle[1]_i_184_n_0\
    );
\right_servo_angle[1]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C9669C3C369963C"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[1]_i_181_n_0\,
      I2 => \right_servo_angle[1]_i_21_n_0\,
      I3 => right_servo_angle3(6),
      I4 => \right_servo_angle_reg[1]_i_60_n_6\,
      I5 => \right_servo_angle[5]_i_16_n_0\,
      O => \right_servo_angle[1]_i_185_n_0\
    );
\right_servo_angle[1]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C9669C3C369963C"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[1]_i_182_n_0\,
      I2 => \right_servo_angle[1]_i_23_n_0\,
      I3 => right_servo_angle3(5),
      I4 => \right_servo_angle_reg[1]_i_60_n_7\,
      I5 => \right_servo_angle[5]_i_18_n_0\,
      O => \right_servo_angle[1]_i_186_n_0\
    );
\right_servo_angle[1]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C9669C3C369963C"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[1]_i_183_n_0\,
      I2 => \right_servo_angle[1]_i_26_n_0\,
      I3 => right_servo_angle3(4),
      I4 => \right_servo_angle_reg[1]_i_100_n_4\,
      I5 => \right_servo_angle[1]_i_21_n_0\,
      O => \right_servo_angle[1]_i_187_n_0\
    );
\right_servo_angle[1]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C9669C3C369963C"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[1]_i_184_n_0\,
      I2 => \right_servo_angle[1]_i_28_n_0\,
      I3 => right_servo_angle3(3),
      I4 => \right_servo_angle_reg[1]_i_100_n_5\,
      I5 => \right_servo_angle[1]_i_23_n_0\,
      O => \right_servo_angle[1]_i_188_n_0\
    );
\right_servo_angle[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \right_servo_angle[1]_i_15_n_0\,
      I1 => \right_servo_angle[1]_i_44_n_0\,
      I2 => \right_servo_angle[1]_i_43_n_0\,
      I3 => \right_servo_angle_reg[1]_i_31_n_6\,
      I4 => \right_servo_angle_reg[1]_i_45_n_4\,
      I5 => \right_servo_angle_reg[1]_i_30_n_6\,
      O => \right_servo_angle[1]_i_19_n_0\
    );
\right_servo_angle[1]_i_190\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_32_n_4\,
      I1 => right_servo_angle3(12),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_190_n_0\
    );
\right_servo_angle[1]_i_191\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_32_n_5\,
      I1 => right_servo_angle3(11),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_191_n_0\
    );
\right_servo_angle[1]_i_192\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_32_n_6\,
      I1 => right_servo_angle3(10),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_192_n_0\
    );
\right_servo_angle[1]_i_193\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_32_n_7\,
      I1 => right_servo_angle3(9),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_193_n_0\
    );
\right_servo_angle[1]_i_194\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => right_servo_angle3(12),
      I1 => \right_servo_angle_reg[5]_i_32_n_4\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(15),
      I4 => \right_servo_angle_reg[7]_i_78_n_5\,
      O => \right_servo_angle[1]_i_194_n_0\
    );
\right_servo_angle[1]_i_195\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => right_servo_angle3(11),
      I1 => \right_servo_angle_reg[5]_i_32_n_5\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(14),
      I4 => \right_servo_angle_reg[7]_i_78_n_6\,
      O => \right_servo_angle[1]_i_195_n_0\
    );
\right_servo_angle[1]_i_196\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => right_servo_angle3(10),
      I1 => \right_servo_angle_reg[5]_i_32_n_6\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(13),
      I4 => \right_servo_angle_reg[7]_i_78_n_7\,
      O => \right_servo_angle[1]_i_196_n_0\
    );
\right_servo_angle[1]_i_197\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => right_servo_angle3(9),
      I1 => \right_servo_angle_reg[5]_i_32_n_7\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(12),
      I4 => \right_servo_angle_reg[5]_i_32_n_4\,
      O => \right_servo_angle[1]_i_197_n_0\
    );
\right_servo_angle[1]_i_198\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_213_n_4\,
      I1 => \right_servo_angle_reg[1]_i_205_n_6\,
      O => \right_servo_angle[1]_i_198_n_0\
    );
\right_servo_angle[1]_i_199\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_213_n_5\,
      I1 => \right_servo_angle_reg[1]_i_205_n_7\,
      O => \right_servo_angle[1]_i_199_n_0\
    );
\right_servo_angle[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \right_servo_angle[1]_i_16_n_0\,
      I1 => \right_servo_angle[1]_i_47_n_0\,
      I2 => \right_servo_angle[1]_i_46_n_0\,
      I3 => \right_servo_angle_reg[1]_i_31_n_7\,
      I4 => \right_servo_angle_reg[1]_i_45_n_5\,
      I5 => \right_servo_angle_reg[1]_i_30_n_7\,
      O => \right_servo_angle[1]_i_20_n_0\
    );
\right_servo_angle[1]_i_200\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_213_n_6\,
      I1 => count_right_val_reg(0),
      O => \right_servo_angle[1]_i_200_n_0\
    );
\right_servo_angle[1]_i_201\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_213_n_4\,
      I1 => \right_servo_angle_reg[1]_i_205_n_6\,
      I2 => \right_servo_angle_reg[1]_i_205_n_5\,
      I3 => \right_servo_angle_reg[1]_i_189_n_7\,
      O => \right_servo_angle[1]_i_201_n_0\
    );
\right_servo_angle[1]_i_202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_213_n_5\,
      I1 => \right_servo_angle_reg[1]_i_205_n_7\,
      I2 => \right_servo_angle_reg[1]_i_205_n_6\,
      I3 => \right_servo_angle_reg[1]_i_213_n_4\,
      O => \right_servo_angle[1]_i_202_n_0\
    );
\right_servo_angle[1]_i_203\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_213_n_6\,
      I1 => count_right_val_reg(0),
      I2 => \right_servo_angle_reg[1]_i_205_n_7\,
      I3 => \right_servo_angle_reg[1]_i_213_n_5\,
      O => \right_servo_angle[1]_i_203_n_0\
    );
\right_servo_angle[1]_i_204\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_213_n_6\,
      I1 => count_right_val_reg(0),
      O => \right_servo_angle[1]_i_204_n_0\
    );
\right_servo_angle[1]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFAD8D8508800"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(1),
      I2 => \right_servo_angle_reg[1]_i_100_n_7\,
      I3 => right_servo_angle3(5),
      I4 => \right_servo_angle_reg[1]_i_60_n_7\,
      I5 => \right_servo_angle[1]_i_28_n_0\,
      O => \right_servo_angle[1]_i_206_n_0\
    );
\right_servo_angle[1]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9639C3663C9369C"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[1]_i_28_n_0\,
      I2 => \right_servo_angle_reg[1]_i_100_n_7\,
      I3 => right_servo_angle3(1),
      I4 => \right_servo_angle_reg[1]_i_60_n_7\,
      I5 => right_servo_angle3(5),
      O => \right_servo_angle[1]_i_207_n_0\
    );
\right_servo_angle[1]_i_208\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_60_n_7\,
      I1 => right_servo_angle3(5),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_208_n_0\
    );
\right_servo_angle[1]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C9669C3C369963C"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[1]_i_206_n_0\,
      I2 => \right_servo_angle[1]_i_41_n_0\,
      I3 => right_servo_angle3(2),
      I4 => \right_servo_angle_reg[1]_i_100_n_6\,
      I5 => \right_servo_angle[1]_i_26_n_0\,
      O => \right_servo_angle[1]_i_209_n_0\
    );
\right_servo_angle[1]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_32_n_6\,
      I1 => right_servo_angle3(10),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_21_n_0\
    );
\right_servo_angle[1]_i_210\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \right_servo_angle[1]_i_43_n_0\,
      I1 => \right_servo_angle[1]_i_89_n_0\,
      I2 => \right_servo_angle[1]_i_28_n_0\,
      I3 => \right_servo_angle[1]_i_46_n_0\,
      I4 => count_right_val_reg(0),
      O => \right_servo_angle[1]_i_210_n_0\
    );
\right_servo_angle[1]_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C96363C99C36369C"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => count_right_val_reg(0),
      I2 => \right_servo_angle_reg[1]_i_100_n_4\,
      I3 => right_servo_angle3(4),
      I4 => right_servo_angle3(6),
      I5 => \right_servo_angle_reg[1]_i_60_n_6\,
      O => \right_servo_angle[1]_i_211_n_0\
    );
\right_servo_angle[1]_i_212\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"53A35CAC"
    )
        port map (
      I0 => right_servo_angle3(5),
      I1 => \right_servo_angle_reg[1]_i_60_n_7\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(3),
      I4 => \right_servo_angle_reg[1]_i_100_n_5\,
      O => \right_servo_angle[1]_i_212_n_0\
    );
\right_servo_angle[1]_i_214\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_60_n_4\,
      I1 => right_servo_angle3(8),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_214_n_0\
    );
\right_servo_angle[1]_i_215\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_60_n_5\,
      I1 => right_servo_angle3(7),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_215_n_0\
    );
\right_servo_angle[1]_i_216\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_60_n_6\,
      I1 => right_servo_angle3(6),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_216_n_0\
    );
\right_servo_angle[1]_i_217\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_60_n_7\,
      I1 => right_servo_angle3(5),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_217_n_0\
    );
\right_servo_angle[1]_i_218\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => right_servo_angle3(8),
      I1 => \right_servo_angle_reg[1]_i_60_n_4\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(11),
      I4 => \right_servo_angle_reg[5]_i_32_n_5\,
      O => \right_servo_angle[1]_i_218_n_0\
    );
\right_servo_angle[1]_i_219\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => right_servo_angle3(7),
      I1 => \right_servo_angle_reg[1]_i_60_n_5\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(10),
      I4 => \right_servo_angle_reg[5]_i_32_n_6\,
      O => \right_servo_angle[1]_i_219_n_0\
    );
\right_servo_angle[1]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_20_n_4\,
      I1 => \right_servo_angle_reg[5]_i_21_n_4\,
      I2 => \right_servo_angle_reg[5]_i_15_n_6\,
      O => \right_servo_angle[1]_i_22_n_0\
    );
\right_servo_angle[1]_i_220\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => right_servo_angle3(6),
      I1 => \right_servo_angle_reg[1]_i_60_n_6\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(9),
      I4 => \right_servo_angle_reg[5]_i_32_n_7\,
      O => \right_servo_angle[1]_i_220_n_0\
    );
\right_servo_angle[1]_i_221\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => right_servo_angle3(5),
      I1 => \right_servo_angle_reg[1]_i_60_n_7\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(8),
      I4 => \right_servo_angle_reg[1]_i_60_n_4\,
      O => \right_servo_angle[1]_i_221_n_0\
    );
\right_servo_angle[1]_i_222\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_100_n_4\,
      I1 => right_servo_angle3(4),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_222_n_0\
    );
\right_servo_angle[1]_i_223\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_100_n_5\,
      I1 => right_servo_angle3(3),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_223_n_0\
    );
\right_servo_angle[1]_i_224\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_100_n_6\,
      I1 => right_servo_angle3(2),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_224_n_0\
    );
\right_servo_angle[1]_i_225\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"53A35CAC"
    )
        port map (
      I0 => right_servo_angle3(4),
      I1 => \right_servo_angle_reg[1]_i_100_n_4\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(2),
      I4 => \right_servo_angle_reg[1]_i_100_n_6\,
      O => \right_servo_angle[1]_i_225_n_0\
    );
\right_servo_angle[1]_i_226\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"53A35CAC"
    )
        port map (
      I0 => right_servo_angle3(3),
      I1 => \right_servo_angle_reg[1]_i_100_n_5\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(1),
      I4 => \right_servo_angle_reg[1]_i_100_n_7\,
      O => \right_servo_angle[1]_i_226_n_0\
    );
\right_servo_angle[1]_i_227\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => right_servo_angle3(2),
      I1 => \right_servo_angle_reg[1]_i_100_n_6\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => count_right_val_reg(0),
      O => \right_servo_angle[1]_i_227_n_0\
    );
\right_servo_angle[1]_i_228\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_100_n_7\,
      I1 => right_servo_angle3(1),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_228_n_0\
    );
\right_servo_angle[1]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_32_n_7\,
      I1 => right_servo_angle3(9),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_23_n_0\
    );
\right_servo_angle[1]_i_230\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_100_n_4\,
      I1 => right_servo_angle3(4),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_230_n_0\
    );
\right_servo_angle[1]_i_231\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_100_n_5\,
      I1 => right_servo_angle3(3),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_231_n_0\
    );
\right_servo_angle[1]_i_232\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_100_n_6\,
      I1 => right_servo_angle3(2),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_232_n_0\
    );
\right_servo_angle[1]_i_233\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_100_n_7\,
      I1 => right_servo_angle3(1),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_233_n_0\
    );
\right_servo_angle[1]_i_234\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => right_servo_angle3(4),
      I1 => \right_servo_angle_reg[1]_i_100_n_4\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(7),
      I4 => \right_servo_angle_reg[1]_i_60_n_5\,
      O => \right_servo_angle[1]_i_234_n_0\
    );
\right_servo_angle[1]_i_235\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => right_servo_angle3(3),
      I1 => \right_servo_angle_reg[1]_i_100_n_5\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(6),
      I4 => \right_servo_angle_reg[1]_i_60_n_6\,
      O => \right_servo_angle[1]_i_235_n_0\
    );
\right_servo_angle[1]_i_236\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => right_servo_angle3(2),
      I1 => \right_servo_angle_reg[1]_i_100_n_6\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(5),
      I4 => \right_servo_angle_reg[1]_i_60_n_7\,
      O => \right_servo_angle[1]_i_236_n_0\
    );
\right_servo_angle[1]_i_237\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_100_n_7\,
      I1 => right_servo_angle3(1),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => \right_servo_angle_reg[1]_i_100_n_4\,
      I4 => right_servo_angle3(4),
      O => \right_servo_angle[1]_i_237_n_0\
    );
\right_servo_angle[1]_i_238\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_right_val_reg(0),
      O => \right_servo_angle[1]_i_238_n_0\
    );
\right_servo_angle[1]_i_239\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => count_right_val_reg(0),
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => \right_servo_angle_reg[1]_i_100_n_5\,
      I3 => right_servo_angle3(3),
      O => \right_servo_angle[1]_i_239_n_0\
    );
\right_servo_angle[1]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_20_n_5\,
      I1 => \right_servo_angle_reg[5]_i_21_n_5\,
      I2 => \right_servo_angle_reg[5]_i_15_n_7\,
      O => \right_servo_angle[1]_i_24_n_0\
    );
\right_servo_angle[1]_i_240\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(2),
      I2 => \right_servo_angle_reg[1]_i_100_n_6\,
      O => \right_servo_angle[1]_i_240_n_0\
    );
\right_servo_angle[1]_i_241\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(1),
      I2 => \right_servo_angle_reg[1]_i_100_n_7\,
      O => \right_servo_angle[1]_i_241_n_0\
    );
\right_servo_angle[1]_i_242\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_right_val_reg(0),
      O => \right_servo_angle[1]_i_242_n_0\
    );
\right_servo_angle[1]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_60_n_4\,
      I1 => right_servo_angle3(8),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_26_n_0\
    );
\right_servo_angle[1]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_20_n_6\,
      I1 => \right_servo_angle_reg[5]_i_21_n_6\,
      I2 => \right_servo_angle_reg[1]_i_25_n_4\,
      O => \right_servo_angle[1]_i_27_n_0\
    );
\right_servo_angle[1]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_60_n_5\,
      I1 => right_servo_angle3(7),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_28_n_0\
    );
\right_servo_angle[1]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_20_n_7\,
      I1 => \right_servo_angle_reg[5]_i_21_n_7\,
      I2 => \right_servo_angle_reg[1]_i_25_n_5\,
      O => \right_servo_angle[1]_i_29_n_0\
    );
\right_servo_angle[1]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \right_servo_angle[1]_i_87_n_0\,
      I1 => \right_servo_angle[1]_i_88_n_0\,
      I2 => \right_servo_angle_reg[1]_i_50_n_5\,
      I3 => \right_servo_angle_reg[1]_i_45_n_7\,
      I4 => \right_servo_angle_reg[1]_i_51_n_5\,
      O => \right_servo_angle[1]_i_33_n_0\
    );
\right_servo_angle[1]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \right_servo_angle[1]_i_89_n_0\,
      I1 => \right_servo_angle[1]_i_90_n_0\,
      I2 => \right_servo_angle_reg[1]_i_50_n_6\,
      I3 => \right_servo_angle_reg[1]_i_91_n_4\,
      I4 => \right_servo_angle_reg[1]_i_51_n_6\,
      O => \right_servo_angle[1]_i_34_n_0\
    );
\right_servo_angle[1]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_50_n_6\,
      I1 => \right_servo_angle_reg[1]_i_91_n_4\,
      I2 => \right_servo_angle_reg[1]_i_51_n_6\,
      I3 => \right_servo_angle[1]_i_89_n_0\,
      I4 => \right_servo_angle[1]_i_90_n_0\,
      O => \right_servo_angle[1]_i_35_n_0\
    );
\right_servo_angle[1]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_91_n_4\,
      I1 => \right_servo_angle_reg[1]_i_51_n_6\,
      I2 => \right_servo_angle_reg[1]_i_50_n_6\,
      I3 => count_right_val_reg(0),
      O => \right_servo_angle[1]_i_36_n_0\
    );
\right_servo_angle[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \right_servo_angle[1]_i_33_n_0\,
      I1 => \right_servo_angle[1]_i_49_n_0\,
      I2 => \right_servo_angle[1]_i_48_n_0\,
      I3 => \right_servo_angle_reg[1]_i_51_n_4\,
      I4 => \right_servo_angle_reg[1]_i_45_n_6\,
      I5 => \right_servo_angle_reg[1]_i_50_n_4\,
      O => \right_servo_angle[1]_i_37_n_0\
    );
\right_servo_angle[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \right_servo_angle[1]_i_34_n_0\,
      I1 => \right_servo_angle[1]_i_88_n_0\,
      I2 => \right_servo_angle[1]_i_87_n_0\,
      I3 => \right_servo_angle_reg[1]_i_51_n_5\,
      I4 => \right_servo_angle_reg[1]_i_45_n_7\,
      I5 => \right_servo_angle_reg[1]_i_50_n_5\,
      O => \right_servo_angle[1]_i_38_n_0\
    );
\right_servo_angle[1]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69C3C396C396963C"
    )
        port map (
      I0 => count_right_val_reg(0),
      I1 => \right_servo_angle[1]_i_90_n_0\,
      I2 => \right_servo_angle[1]_i_89_n_0\,
      I3 => \right_servo_angle_reg[1]_i_50_n_6\,
      I4 => \right_servo_angle_reg[1]_i_51_n_6\,
      I5 => \right_servo_angle_reg[1]_i_91_n_4\,
      O => \right_servo_angle[1]_i_39_n_0\
    );
\right_servo_angle[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \right_servo_angle[1]_i_21_n_0\,
      I1 => \right_servo_angle[1]_i_22_n_0\,
      I2 => \right_servo_angle_reg[5]_i_20_n_5\,
      I3 => \right_servo_angle_reg[5]_i_15_n_7\,
      I4 => \right_servo_angle_reg[5]_i_21_n_5\,
      O => \right_servo_angle[1]_i_4_n_0\
    );
\right_servo_angle[1]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \right_servo_angle[1]_i_36_n_0\,
      I1 => \right_servo_angle_reg[1]_i_50_n_7\,
      I2 => \right_servo_angle_reg[1]_i_91_n_5\,
      I3 => \right_servo_angle_reg[1]_i_51_n_7\,
      O => \right_servo_angle[1]_i_40_n_0\
    );
\right_servo_angle[1]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_60_n_6\,
      I1 => right_servo_angle3(6),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_41_n_0\
    );
\right_servo_angle[1]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_30_n_4\,
      I1 => \right_servo_angle_reg[1]_i_31_n_4\,
      I2 => \right_servo_angle_reg[1]_i_25_n_6\,
      O => \right_servo_angle[1]_i_42_n_0\
    );
\right_servo_angle[1]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_60_n_7\,
      I1 => right_servo_angle3(5),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_43_n_0\
    );
\right_servo_angle[1]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_30_n_5\,
      I1 => \right_servo_angle_reg[1]_i_31_n_5\,
      I2 => \right_servo_angle_reg[1]_i_25_n_7\,
      O => \right_servo_angle[1]_i_44_n_0\
    );
\right_servo_angle[1]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_100_n_4\,
      I1 => right_servo_angle3(4),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_46_n_0\
    );
\right_servo_angle[1]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_30_n_6\,
      I1 => \right_servo_angle_reg[1]_i_31_n_6\,
      I2 => \right_servo_angle_reg[1]_i_45_n_4\,
      O => \right_servo_angle[1]_i_47_n_0\
    );
\right_servo_angle[1]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_100_n_5\,
      I1 => right_servo_angle3(3),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_48_n_0\
    );
\right_servo_angle[1]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_30_n_7\,
      I1 => \right_servo_angle_reg[1]_i_31_n_7\,
      I2 => \right_servo_angle_reg[1]_i_45_n_5\,
      O => \right_servo_angle[1]_i_49_n_0\
    );
\right_servo_angle[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \right_servo_angle[1]_i_23_n_0\,
      I1 => \right_servo_angle[1]_i_24_n_0\,
      I2 => \right_servo_angle_reg[5]_i_20_n_6\,
      I3 => \right_servo_angle_reg[1]_i_25_n_4\,
      I4 => \right_servo_angle_reg[5]_i_21_n_6\,
      O => \right_servo_angle[1]_i_5_n_0\
    );
\right_servo_angle[1]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8DD50FA88D800"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(17),
      I2 => \right_servo_angle_reg[7]_i_47_n_7\,
      I3 => \right_servo_angle[7]_i_104_n_0\,
      I4 => right_servo_angle3(23),
      I5 => \right_servo_angle_reg[7]_i_25_n_5\,
      O => \right_servo_angle[1]_i_52_n_0\
    );
\right_servo_angle[1]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8DD50FA88D800"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(16),
      I2 => \right_servo_angle_reg[7]_i_78_n_4\,
      I3 => \right_servo_angle[7]_i_102_n_0\,
      I4 => right_servo_angle3(22),
      I5 => \right_servo_angle_reg[7]_i_25_n_6\,
      O => \right_servo_angle[1]_i_53_n_0\
    );
\right_servo_angle[1]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8DD50FA88D800"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(15),
      I2 => \right_servo_angle_reg[7]_i_78_n_5\,
      I3 => \right_servo_angle[7]_i_40_n_0\,
      I4 => right_servo_angle3(21),
      I5 => \right_servo_angle_reg[7]_i_25_n_7\,
      O => \right_servo_angle[1]_i_54_n_0\
    );
\right_servo_angle[1]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8DD50FA88D800"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(14),
      I2 => \right_servo_angle_reg[7]_i_78_n_6\,
      I3 => \right_servo_angle[7]_i_30_n_0\,
      I4 => right_servo_angle3(20),
      I5 => \right_servo_angle_reg[7]_i_47_n_4\,
      O => \right_servo_angle[1]_i_55_n_0\
    );
\right_servo_angle[1]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369969669C33C"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[1]_i_52_n_0\,
      I2 => \right_servo_angle[7]_i_103_n_0\,
      I3 => \right_servo_angle[7]_i_30_n_0\,
      I4 => \right_servo_angle_reg[7]_i_25_n_4\,
      I5 => right_servo_angle3(24),
      O => \right_servo_angle[1]_i_56_n_0\
    );
\right_servo_angle[1]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369969669C33C"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[1]_i_53_n_0\,
      I2 => \right_servo_angle[7]_i_104_n_0\,
      I3 => \right_servo_angle[7]_i_34_n_0\,
      I4 => \right_servo_angle_reg[7]_i_25_n_5\,
      I5 => right_servo_angle3(23),
      O => \right_servo_angle[1]_i_57_n_0\
    );
\right_servo_angle[1]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369969669C33C"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[1]_i_54_n_0\,
      I2 => \right_servo_angle[7]_i_102_n_0\,
      I3 => \right_servo_angle[7]_i_36_n_0\,
      I4 => \right_servo_angle_reg[7]_i_25_n_6\,
      I5 => right_servo_angle3(22),
      O => \right_servo_angle[1]_i_58_n_0\
    );
\right_servo_angle[1]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369969669C33C"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[1]_i_55_n_0\,
      I2 => \right_servo_angle[7]_i_40_n_0\,
      I3 => \right_servo_angle[7]_i_37_n_0\,
      I4 => \right_servo_angle_reg[7]_i_25_n_7\,
      I5 => right_servo_angle3(21),
      O => \right_servo_angle[1]_i_59_n_0\
    );
\right_servo_angle[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \right_servo_angle[1]_i_26_n_0\,
      I1 => \right_servo_angle[1]_i_27_n_0\,
      I2 => \right_servo_angle_reg[5]_i_20_n_7\,
      I3 => \right_servo_angle_reg[1]_i_25_n_5\,
      I4 => \right_servo_angle_reg[5]_i_21_n_7\,
      O => \right_servo_angle[1]_i_6_n_0\
    );
\right_servo_angle[1]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_25_n_4\,
      I1 => right_servo_angle3(24),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_62_n_0\
    );
\right_servo_angle[1]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_25_n_5\,
      I1 => right_servo_angle3(23),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_63_n_0\
    );
\right_servo_angle[1]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_25_n_6\,
      I1 => right_servo_angle3(22),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_64_n_0\
    );
\right_servo_angle[1]_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_25_n_7\,
      I1 => right_servo_angle3(21),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_65_n_0\
    );
\right_servo_angle[1]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => right_servo_angle3(24),
      I1 => \right_servo_angle_reg[7]_i_25_n_4\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(27),
      I4 => \right_servo_angle_reg[7]_i_8_n_5\,
      O => \right_servo_angle[1]_i_66_n_0\
    );
\right_servo_angle[1]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => right_servo_angle3(23),
      I1 => \right_servo_angle_reg[7]_i_25_n_5\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(26),
      I4 => \right_servo_angle_reg[7]_i_8_n_6\,
      O => \right_servo_angle[1]_i_67_n_0\
    );
\right_servo_angle[1]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => right_servo_angle3(22),
      I1 => \right_servo_angle_reg[7]_i_25_n_6\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(25),
      I4 => \right_servo_angle_reg[7]_i_8_n_7\,
      O => \right_servo_angle[1]_i_68_n_0\
    );
\right_servo_angle[1]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => right_servo_angle3(21),
      I1 => \right_servo_angle_reg[7]_i_25_n_7\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(24),
      I4 => \right_servo_angle_reg[7]_i_25_n_4\,
      O => \right_servo_angle[1]_i_69_n_0\
    );
\right_servo_angle[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \right_servo_angle[1]_i_28_n_0\,
      I1 => \right_servo_angle[1]_i_29_n_0\,
      I2 => \right_servo_angle_reg[1]_i_30_n_4\,
      I3 => \right_servo_angle_reg[1]_i_25_n_6\,
      I4 => \right_servo_angle_reg[1]_i_31_n_4\,
      O => \right_servo_angle[1]_i_7_n_0\
    );
\right_servo_angle[1]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF277705AF222700"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(10),
      I2 => \right_servo_angle_reg[5]_i_32_n_6\,
      I3 => \right_servo_angle[1]_i_26_n_0\,
      I4 => right_servo_angle3(13),
      I5 => \right_servo_angle_reg[7]_i_78_n_7\,
      O => \right_servo_angle[1]_i_70_n_0\
    );
\right_servo_angle[1]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF277705AF222700"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(9),
      I2 => \right_servo_angle_reg[5]_i_32_n_7\,
      I3 => \right_servo_angle[1]_i_28_n_0\,
      I4 => right_servo_angle3(12),
      I5 => \right_servo_angle_reg[5]_i_32_n_4\,
      O => \right_servo_angle[1]_i_71_n_0\
    );
\right_servo_angle[1]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF77AF2727052200"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(8),
      I2 => \right_servo_angle_reg[1]_i_60_n_4\,
      I3 => right_servo_angle3(6),
      I4 => \right_servo_angle_reg[1]_i_60_n_6\,
      I5 => \right_servo_angle[5]_i_18_n_0\,
      O => \right_servo_angle[1]_i_72_n_0\
    );
\right_servo_angle[1]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF77AF2727052200"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(7),
      I2 => \right_servo_angle_reg[1]_i_60_n_5\,
      I3 => right_servo_angle3(5),
      I4 => \right_servo_angle_reg[1]_i_60_n_7\,
      I5 => \right_servo_angle[1]_i_21_n_0\,
      O => \right_servo_angle[1]_i_73_n_0\
    );
\right_servo_angle[1]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle[5]_i_13_n_0\,
      I1 => \right_servo_angle[1]_i_26_n_0\,
      I2 => \right_servo_angle[1]_i_21_n_0\,
      I3 => \right_servo_angle[1]_i_23_n_0\,
      I4 => \right_servo_angle[5]_i_18_n_0\,
      I5 => \right_servo_angle[5]_i_12_n_0\,
      O => \right_servo_angle[1]_i_74_n_0\
    );
\right_servo_angle[1]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle[5]_i_16_n_0\,
      I1 => \right_servo_angle[1]_i_28_n_0\,
      I2 => \right_servo_angle[1]_i_23_n_0\,
      I3 => \right_servo_angle[1]_i_26_n_0\,
      I4 => \right_servo_angle[1]_i_21_n_0\,
      I5 => \right_servo_angle[5]_i_13_n_0\,
      O => \right_servo_angle[1]_i_75_n_0\
    );
\right_servo_angle[1]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle[5]_i_18_n_0\,
      I1 => \right_servo_angle[1]_i_41_n_0\,
      I2 => \right_servo_angle[1]_i_26_n_0\,
      I3 => \right_servo_angle[1]_i_28_n_0\,
      I4 => \right_servo_angle[1]_i_23_n_0\,
      I5 => \right_servo_angle[5]_i_16_n_0\,
      O => \right_servo_angle[1]_i_76_n_0\
    );
\right_servo_angle[1]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle[1]_i_21_n_0\,
      I1 => \right_servo_angle[1]_i_43_n_0\,
      I2 => \right_servo_angle[1]_i_28_n_0\,
      I3 => \right_servo_angle[1]_i_41_n_0\,
      I4 => \right_servo_angle[1]_i_26_n_0\,
      I5 => \right_servo_angle[5]_i_18_n_0\,
      O => \right_servo_angle[1]_i_77_n_0\
    );
\right_servo_angle[1]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_111_n_4\,
      I1 => \right_servo_angle_reg[1]_i_91_n_6\,
      I2 => \right_servo_angle_reg[1]_i_102_n_4\,
      O => \right_servo_angle[1]_i_79_n_0\
    );
\right_servo_angle[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \right_servo_angle[1]_i_4_n_0\,
      I1 => \right_servo_angle[5]_i_19_n_0\,
      I2 => \right_servo_angle[5]_i_18_n_0\,
      I3 => \right_servo_angle_reg[5]_i_21_n_4\,
      I4 => \right_servo_angle_reg[5]_i_15_n_6\,
      I5 => \right_servo_angle_reg[5]_i_20_n_4\,
      O => \right_servo_angle[1]_i_8_n_0\
    );
\right_servo_angle[1]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_111_n_5\,
      I1 => \right_servo_angle_reg[1]_i_91_n_7\,
      I2 => \right_servo_angle_reg[1]_i_102_n_5\,
      O => \right_servo_angle[1]_i_80_n_0\
    );
\right_servo_angle[1]_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_111_n_6\,
      I1 => \right_servo_angle_reg[1]_i_137_n_4\,
      I2 => \right_servo_angle_reg[1]_i_102_n_6\,
      O => \right_servo_angle[1]_i_81_n_0\
    );
\right_servo_angle[1]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_111_n_7\,
      I1 => \right_servo_angle_reg[1]_i_137_n_5\,
      I2 => \right_servo_angle_reg[1]_i_102_n_7\,
      O => \right_servo_angle[1]_i_82_n_0\
    );
\right_servo_angle[1]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \right_servo_angle[1]_i_79_n_0\,
      I1 => \right_servo_angle_reg[1]_i_91_n_5\,
      I2 => \right_servo_angle_reg[1]_i_51_n_7\,
      I3 => \right_servo_angle_reg[1]_i_50_n_7\,
      O => \right_servo_angle[1]_i_83_n_0\
    );
\right_servo_angle[1]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_111_n_4\,
      I1 => \right_servo_angle_reg[1]_i_91_n_6\,
      I2 => \right_servo_angle_reg[1]_i_102_n_4\,
      I3 => \right_servo_angle[1]_i_80_n_0\,
      O => \right_servo_angle[1]_i_84_n_0\
    );
\right_servo_angle[1]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_111_n_5\,
      I1 => \right_servo_angle_reg[1]_i_91_n_7\,
      I2 => \right_servo_angle_reg[1]_i_102_n_5\,
      I3 => \right_servo_angle[1]_i_81_n_0\,
      O => \right_servo_angle[1]_i_85_n_0\
    );
\right_servo_angle[1]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_111_n_6\,
      I1 => \right_servo_angle_reg[1]_i_137_n_4\,
      I2 => \right_servo_angle_reg[1]_i_102_n_6\,
      I3 => \right_servo_angle[1]_i_82_n_0\,
      O => \right_servo_angle[1]_i_86_n_0\
    );
\right_servo_angle[1]_i_87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_100_n_6\,
      I1 => right_servo_angle3(2),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_87_n_0\
    );
\right_servo_angle[1]_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_50_n_4\,
      I1 => \right_servo_angle_reg[1]_i_51_n_4\,
      I2 => \right_servo_angle_reg[1]_i_45_n_6\,
      O => \right_servo_angle[1]_i_88_n_0\
    );
\right_servo_angle[1]_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_100_n_7\,
      I1 => right_servo_angle3(1),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[1]_i_89_n_0\
    );
\right_servo_angle[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \right_servo_angle[1]_i_5_n_0\,
      I1 => \right_servo_angle[1]_i_22_n_0\,
      I2 => \right_servo_angle[1]_i_21_n_0\,
      I3 => \right_servo_angle_reg[5]_i_21_n_5\,
      I4 => \right_servo_angle_reg[5]_i_15_n_7\,
      I5 => \right_servo_angle_reg[5]_i_20_n_5\,
      O => \right_servo_angle[1]_i_9_n_0\
    );
\right_servo_angle[1]_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_50_n_5\,
      I1 => \right_servo_angle_reg[1]_i_51_n_5\,
      I2 => \right_servo_angle_reg[1]_i_45_n_7\,
      O => \right_servo_angle[1]_i_90_n_0\
    );
\right_servo_angle[1]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8DD50FA88D800"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(13),
      I2 => \right_servo_angle_reg[7]_i_78_n_7\,
      I3 => \right_servo_angle[7]_i_34_n_0\,
      I4 => right_servo_angle3(19),
      I5 => \right_servo_angle_reg[7]_i_47_n_5\,
      O => \right_servo_angle[1]_i_92_n_0\
    );
\right_servo_angle[1]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8DD50FA88D800"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(12),
      I2 => \right_servo_angle_reg[5]_i_32_n_4\,
      I3 => \right_servo_angle[7]_i_36_n_0\,
      I4 => right_servo_angle3(18),
      I5 => \right_servo_angle_reg[7]_i_47_n_6\,
      O => \right_servo_angle[1]_i_93_n_0\
    );
\right_servo_angle[1]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8DD50FA88D800"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(11),
      I2 => \right_servo_angle_reg[5]_i_32_n_5\,
      I3 => \right_servo_angle[7]_i_37_n_0\,
      I4 => right_servo_angle3(17),
      I5 => \right_servo_angle_reg[7]_i_47_n_7\,
      O => \right_servo_angle[1]_i_94_n_0\
    );
\right_servo_angle[1]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8DD50FA88D800"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(10),
      I2 => \right_servo_angle_reg[5]_i_32_n_6\,
      I3 => \right_servo_angle[5]_i_12_n_0\,
      I4 => right_servo_angle3(16),
      I5 => \right_servo_angle_reg[7]_i_78_n_4\,
      O => \right_servo_angle[1]_i_95_n_0\
    );
\right_servo_angle[1]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369969669C33C"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[1]_i_92_n_0\,
      I2 => \right_servo_angle[7]_i_30_n_0\,
      I3 => \right_servo_angle[5]_i_12_n_0\,
      I4 => \right_servo_angle_reg[7]_i_47_n_4\,
      I5 => right_servo_angle3(20),
      O => \right_servo_angle[1]_i_96_n_0\
    );
\right_servo_angle[1]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369969669C33C"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[1]_i_93_n_0\,
      I2 => \right_servo_angle[7]_i_34_n_0\,
      I3 => \right_servo_angle[5]_i_13_n_0\,
      I4 => \right_servo_angle_reg[7]_i_47_n_5\,
      I5 => right_servo_angle3(19),
      O => \right_servo_angle[1]_i_97_n_0\
    );
\right_servo_angle[1]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369969669C33C"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[1]_i_94_n_0\,
      I2 => \right_servo_angle[7]_i_36_n_0\,
      I3 => \right_servo_angle[5]_i_16_n_0\,
      I4 => \right_servo_angle_reg[7]_i_47_n_6\,
      I5 => right_servo_angle3(18),
      O => \right_servo_angle[1]_i_98_n_0\
    );
\right_servo_angle[1]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369969669C33C"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[1]_i_95_n_0\,
      I2 => \right_servo_angle[7]_i_37_n_0\,
      I3 => \right_servo_angle[5]_i_18_n_0\,
      I4 => \right_servo_angle_reg[7]_i_47_n_7\,
      I5 => right_servo_angle3(17),
      O => \right_servo_angle[1]_i_99_n_0\
    );
\right_servo_angle[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95CFC0"
    )
        port map (
      I0 => \right_servo_angle[2]_i_2_n_0\,
      I1 => \right_servo_angle_reg[5]_i_3_n_7\,
      I2 => \right_servo_angle[7]_i_6_n_0\,
      I3 => \right_servo_angle_reg[3]_i_3_n_5\,
      I4 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[2]_i_1_n_0\
    );
\right_servo_angle[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \right_servo_angle_reg[3]_i_3_n_6\,
      I1 => \right_servo_angle_reg[1]_i_2_n_4\,
      I2 => \right_servo_angle_reg[3]_i_3_n_7\,
      I3 => \right_servo_angle[7]_i_6_n_0\,
      I4 => \right_servo_angle_reg[1]_i_2_n_5\,
      O => \right_servo_angle[2]_i_2_n_0\
    );
\right_servo_angle[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95CFC0"
    )
        port map (
      I0 => \right_servo_angle[3]_i_2_n_0\,
      I1 => \right_servo_angle_reg[5]_i_3_n_6\,
      I2 => \right_servo_angle[7]_i_6_n_0\,
      I3 => \right_servo_angle_reg[3]_i_3_n_4\,
      I4 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[3]_i_1_n_0\
    );
\right_servo_angle[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000511110005"
    )
        port map (
      I0 => right_servo_angle10_in(0),
      I1 => \right_servo_angle_reg[1]_i_2_n_4\,
      I2 => \right_servo_angle_reg[3]_i_3_n_6\,
      I3 => \right_servo_angle_reg[3]_i_3_n_5\,
      I4 => \right_servo_angle[7]_i_6_n_0\,
      I5 => \right_servo_angle_reg[5]_i_3_n_7\,
      O => \right_servo_angle[3]_i_2_n_0\
    );
\right_servo_angle[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_2_n_5\,
      I1 => \right_servo_angle_reg[0]_i_2_n_3\,
      I2 => \right_servo_angle[0]_i_3_n_0\,
      I3 => \right_servo_angle_reg[0]_i_4_n_5\,
      I4 => \right_servo_angle_reg[3]_i_3_n_7\,
      O => right_servo_angle10_in(0)
    );
\right_servo_angle[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[1]_i_2_n_5\,
      O => \right_servo_angle[3]_i_5_n_0\
    );
\right_servo_angle[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95CFC0"
    )
        port map (
      I0 => \right_servo_angle[4]_i_2_n_0\,
      I1 => \right_servo_angle_reg[5]_i_3_n_5\,
      I2 => \right_servo_angle[7]_i_6_n_0\,
      I3 => \right_servo_angle_reg[7]_i_7_n_7\,
      I4 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[4]_i_1_n_0\
    );
\right_servo_angle[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_3_n_7\,
      I1 => \right_servo_angle_reg[3]_i_3_n_5\,
      I2 => \right_servo_angle[2]_i_2_n_0\,
      I3 => \right_servo_angle_reg[3]_i_3_n_4\,
      I4 => \right_servo_angle[7]_i_6_n_0\,
      I5 => \right_servo_angle_reg[5]_i_3_n_6\,
      O => \right_servo_angle[4]_i_2_n_0\
    );
\right_servo_angle[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95CFC0"
    )
        port map (
      I0 => \right_servo_angle[5]_i_2_n_0\,
      I1 => \right_servo_angle_reg[5]_i_3_n_4\,
      I2 => \right_servo_angle[7]_i_6_n_0\,
      I3 => \right_servo_angle_reg[7]_i_7_n_6\,
      I4 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[5]_i_1_n_0\
    );
\right_servo_angle[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \right_servo_angle[5]_i_6_n_0\,
      I1 => \right_servo_angle[5]_i_14_n_0\,
      I2 => \right_servo_angle[5]_i_13_n_0\,
      I3 => \right_servo_angle_reg[7]_i_38_n_6\,
      I4 => \right_servo_angle_reg[5]_i_15_n_4\,
      I5 => \right_servo_angle_reg[7]_i_33_n_6\,
      O => \right_servo_angle[5]_i_10_n_0\
    );
\right_servo_angle[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \right_servo_angle[5]_i_7_n_0\,
      I1 => \right_servo_angle[5]_i_17_n_0\,
      I2 => \right_servo_angle[5]_i_16_n_0\,
      I3 => \right_servo_angle_reg[7]_i_38_n_7\,
      I4 => \right_servo_angle_reg[5]_i_15_n_5\,
      I5 => \right_servo_angle_reg[7]_i_33_n_7\,
      O => \right_servo_angle[5]_i_11_n_0\
    );
\right_servo_angle[5]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_78_n_6\,
      I1 => right_servo_angle3(14),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[5]_i_12_n_0\
    );
\right_servo_angle[5]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_78_n_7\,
      I1 => right_servo_angle3(13),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[5]_i_13_n_0\
    );
\right_servo_angle[5]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_33_n_1\,
      I1 => \right_servo_angle_reg[7]_i_38_n_5\,
      I2 => \right_servo_angle_reg[7]_i_35_n_7\,
      O => \right_servo_angle[5]_i_14_n_0\
    );
\right_servo_angle[5]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_32_n_4\,
      I1 => right_servo_angle3(12),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[5]_i_16_n_0\
    );
\right_servo_angle[5]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_33_n_6\,
      I1 => \right_servo_angle_reg[7]_i_38_n_6\,
      I2 => \right_servo_angle_reg[5]_i_15_n_4\,
      O => \right_servo_angle[5]_i_17_n_0\
    );
\right_servo_angle[5]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_32_n_5\,
      I1 => right_servo_angle3(11),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[5]_i_18_n_0\
    );
\right_servo_angle[5]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_33_n_7\,
      I1 => \right_servo_angle_reg[7]_i_38_n_7\,
      I2 => \right_servo_angle_reg[5]_i_15_n_5\,
      O => \right_servo_angle[5]_i_19_n_0\
    );
\right_servo_angle[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000044404"
    )
        port map (
      I0 => right_servo_angle10_in(3),
      I1 => \right_servo_angle[2]_i_2_n_0\,
      I2 => \right_servo_angle_reg[3]_i_3_n_5\,
      I3 => \right_servo_angle[7]_i_6_n_0\,
      I4 => \right_servo_angle_reg[5]_i_3_n_7\,
      I5 => right_servo_angle10_in(4),
      O => \right_servo_angle[5]_i_2_n_0\
    );
\right_servo_angle[5]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_33_n_1\,
      I1 => \right_servo_angle_reg[7]_i_32_n_7\,
      I2 => \right_servo_angle_reg[7]_i_35_n_5\,
      O => \right_servo_angle[5]_i_22_n_0\
    );
\right_servo_angle[5]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_33_n_1\,
      I1 => \right_servo_angle_reg[7]_i_38_n_4\,
      I2 => \right_servo_angle_reg[7]_i_35_n_6\,
      O => \right_servo_angle[5]_i_23_n_0\
    );
\right_servo_angle[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDECD5C4ECA8C480"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[7]_i_104_n_0\,
      I2 => right_servo_angle3(25),
      I3 => \right_servo_angle_reg[7]_i_8_n_7\,
      I4 => right_servo_angle3(27),
      I5 => \right_servo_angle_reg[7]_i_8_n_5\,
      O => \right_servo_angle[5]_i_24_n_0\
    );
\right_servo_angle[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8DD50FA88D800"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(20),
      I2 => \right_servo_angle_reg[7]_i_47_n_4\,
      I3 => \right_servo_angle[7]_i_107_n_0\,
      I4 => right_servo_angle3(26),
      I5 => \right_servo_angle_reg[7]_i_8_n_6\,
      O => \right_servo_angle[5]_i_25_n_0\
    );
\right_servo_angle[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8DD50FA88D800"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(19),
      I2 => \right_servo_angle_reg[7]_i_47_n_5\,
      I3 => \right_servo_angle[7]_i_105_n_0\,
      I4 => right_servo_angle3(25),
      I5 => \right_servo_angle_reg[7]_i_8_n_7\,
      O => \right_servo_angle[5]_i_26_n_0\
    );
\right_servo_angle[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8DD50FA88D800"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(18),
      I2 => \right_servo_angle_reg[7]_i_47_n_6\,
      I3 => \right_servo_angle[7]_i_103_n_0\,
      I4 => right_servo_angle3(24),
      I5 => \right_servo_angle_reg[7]_i_25_n_4\,
      O => \right_servo_angle[5]_i_27_n_0\
    );
\right_servo_angle[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369969669C33C"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[5]_i_24_n_0\,
      I2 => \right_servo_angle[7]_i_106_n_0\,
      I3 => \right_servo_angle[7]_i_103_n_0\,
      I4 => \right_servo_angle_reg[7]_i_8_n_4\,
      I5 => right_servo_angle3(28),
      O => \right_servo_angle[5]_i_28_n_0\
    );
\right_servo_angle[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369969669C33C"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[5]_i_25_n_0\,
      I2 => \right_servo_angle[0]_i_46_n_0\,
      I3 => \right_servo_angle[7]_i_104_n_0\,
      I4 => \right_servo_angle_reg[7]_i_8_n_5\,
      I5 => right_servo_angle3(27),
      O => \right_servo_angle[5]_i_29_n_0\
    );
\right_servo_angle[5]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369969669C33C"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[5]_i_26_n_0\,
      I2 => \right_servo_angle[7]_i_107_n_0\,
      I3 => \right_servo_angle[7]_i_102_n_0\,
      I4 => \right_servo_angle_reg[7]_i_8_n_6\,
      I5 => right_servo_angle3(26),
      O => \right_servo_angle[5]_i_30_n_0\
    );
\right_servo_angle[5]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369969669C33C"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[5]_i_27_n_0\,
      I2 => \right_servo_angle[7]_i_105_n_0\,
      I3 => \right_servo_angle[7]_i_40_n_0\,
      I4 => \right_servo_angle_reg[7]_i_8_n_7\,
      I5 => right_servo_angle3(25),
      O => \right_servo_angle[5]_i_31_n_0\
    );
\right_servo_angle[5]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_8_n_4\,
      I1 => right_servo_angle3(28),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[5]_i_34_n_0\
    );
\right_servo_angle[5]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_8_n_5\,
      I1 => right_servo_angle3(27),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[5]_i_35_n_0\
    );
\right_servo_angle[5]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_8_n_6\,
      I1 => right_servo_angle3(26),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[5]_i_36_n_0\
    );
\right_servo_angle[5]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_8_n_7\,
      I1 => right_servo_angle3(25),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[5]_i_37_n_0\
    );
\right_servo_angle[5]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(28),
      I2 => \right_servo_angle_reg[7]_i_8_n_4\,
      O => \right_servo_angle[5]_i_38_n_0\
    );
\right_servo_angle[5]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAC355C3"
    )
        port map (
      I0 => right_servo_angle3(27),
      I1 => \right_servo_angle_reg[7]_i_8_n_5\,
      I2 => \right_servo_angle_reg[7]_i_2_n_6\,
      I3 => \right_servo_angle_reg[7]_i_2_n_5\,
      I4 => right_servo_angle3(30),
      O => \right_servo_angle[5]_i_39_n_0\
    );
\right_servo_angle[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEB28EB28EB2882"
    )
        port map (
      I0 => \right_servo_angle[5]_i_12_n_0\,
      I1 => \right_servo_angle_reg[7]_i_35_n_6\,
      I2 => \right_servo_angle_reg[7]_i_38_n_4\,
      I3 => \right_servo_angle_reg[7]_i_33_n_1\,
      I4 => \right_servo_angle_reg[7]_i_35_n_7\,
      I5 => \right_servo_angle_reg[7]_i_38_n_5\,
      O => \right_servo_angle[5]_i_4_n_0\
    );
\right_servo_angle[5]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => right_servo_angle3(26),
      I1 => \right_servo_angle_reg[7]_i_8_n_6\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(29),
      I4 => \right_servo_angle_reg[7]_i_2_n_7\,
      O => \right_servo_angle[5]_i_40_n_0\
    );
\right_servo_angle[5]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5CA353"
    )
        port map (
      I0 => right_servo_angle3(25),
      I1 => \right_servo_angle_reg[7]_i_8_n_7\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(28),
      I4 => \right_servo_angle_reg[7]_i_8_n_4\,
      O => \right_servo_angle[5]_i_41_n_0\
    );
\right_servo_angle[5]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF277705AF222700"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(14),
      I2 => \right_servo_angle_reg[7]_i_78_n_6\,
      I3 => \right_servo_angle[5]_i_16_n_0\,
      I4 => right_servo_angle3(17),
      I5 => \right_servo_angle_reg[7]_i_47_n_7\,
      O => \right_servo_angle[5]_i_42_n_0\
    );
\right_servo_angle[5]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF277705AF222700"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(13),
      I2 => \right_servo_angle_reg[7]_i_78_n_7\,
      I3 => \right_servo_angle[5]_i_18_n_0\,
      I4 => right_servo_angle3(16),
      I5 => \right_servo_angle_reg[7]_i_78_n_4\,
      O => \right_servo_angle[5]_i_43_n_0\
    );
\right_servo_angle[5]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF277705AF222700"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(12),
      I2 => \right_servo_angle_reg[5]_i_32_n_4\,
      I3 => \right_servo_angle[1]_i_21_n_0\,
      I4 => right_servo_angle3(15),
      I5 => \right_servo_angle_reg[7]_i_78_n_5\,
      O => \right_servo_angle[5]_i_44_n_0\
    );
\right_servo_angle[5]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF277705AF222700"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(11),
      I2 => \right_servo_angle_reg[5]_i_32_n_5\,
      I3 => \right_servo_angle[1]_i_23_n_0\,
      I4 => right_servo_angle3(14),
      I5 => \right_servo_angle_reg[7]_i_78_n_6\,
      O => \right_servo_angle[5]_i_45_n_0\
    );
\right_servo_angle[5]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle[7]_i_34_n_0\,
      I1 => \right_servo_angle[5]_i_16_n_0\,
      I2 => \right_servo_angle[5]_i_12_n_0\,
      I3 => \right_servo_angle[5]_i_13_n_0\,
      I4 => \right_servo_angle[7]_i_37_n_0\,
      I5 => \right_servo_angle[7]_i_30_n_0\,
      O => \right_servo_angle[5]_i_46_n_0\
    );
\right_servo_angle[5]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle[7]_i_36_n_0\,
      I1 => \right_servo_angle[5]_i_18_n_0\,
      I2 => \right_servo_angle[5]_i_13_n_0\,
      I3 => \right_servo_angle[5]_i_16_n_0\,
      I4 => \right_servo_angle[5]_i_12_n_0\,
      I5 => \right_servo_angle[7]_i_34_n_0\,
      O => \right_servo_angle[5]_i_47_n_0\
    );
\right_servo_angle[5]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle[7]_i_37_n_0\,
      I1 => \right_servo_angle[1]_i_21_n_0\,
      I2 => \right_servo_angle[5]_i_16_n_0\,
      I3 => \right_servo_angle[5]_i_18_n_0\,
      I4 => \right_servo_angle[5]_i_13_n_0\,
      I5 => \right_servo_angle[7]_i_36_n_0\,
      O => \right_servo_angle[5]_i_48_n_0\
    );
\right_servo_angle[5]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle[5]_i_12_n_0\,
      I1 => \right_servo_angle[1]_i_23_n_0\,
      I2 => \right_servo_angle[5]_i_18_n_0\,
      I3 => \right_servo_angle[1]_i_21_n_0\,
      I4 => \right_servo_angle[5]_i_16_n_0\,
      I5 => \right_servo_angle[7]_i_37_n_0\,
      O => \right_servo_angle[5]_i_49_n_0\
    );
\right_servo_angle[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \right_servo_angle[5]_i_13_n_0\,
      I1 => \right_servo_angle[5]_i_14_n_0\,
      I2 => \right_servo_angle_reg[7]_i_33_n_6\,
      I3 => \right_servo_angle_reg[5]_i_15_n_4\,
      I4 => \right_servo_angle_reg[7]_i_38_n_6\,
      O => \right_servo_angle[5]_i_5_n_0\
    );
\right_servo_angle[5]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(11),
      O => \right_servo_angle[5]_i_50_n_0\
    );
\right_servo_angle[5]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(12),
      O => \right_servo_angle[5]_i_51_n_0\
    );
\right_servo_angle[5]_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(10),
      O => \right_servo_angle[5]_i_52_n_0\
    );
\right_servo_angle[5]_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(9),
      O => \right_servo_angle[5]_i_53_n_0\
    );
\right_servo_angle[5]_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_32_n_4\,
      O => \right_servo_angle[5]_i_54_n_0\
    );
\right_servo_angle[5]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_32_n_5\,
      O => \right_servo_angle[5]_i_55_n_0\
    );
\right_servo_angle[5]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_32_n_6\,
      O => \right_servo_angle[5]_i_56_n_0\
    );
\right_servo_angle[5]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_32_n_7\,
      O => \right_servo_angle[5]_i_57_n_0\
    );
\right_servo_angle[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \right_servo_angle[5]_i_16_n_0\,
      I1 => \right_servo_angle[5]_i_17_n_0\,
      I2 => \right_servo_angle_reg[7]_i_33_n_7\,
      I3 => \right_servo_angle_reg[5]_i_15_n_5\,
      I4 => \right_servo_angle_reg[7]_i_38_n_7\,
      O => \right_servo_angle[5]_i_6_n_0\
    );
\right_servo_angle[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \right_servo_angle[5]_i_18_n_0\,
      I1 => \right_servo_angle[5]_i_19_n_0\,
      I2 => \right_servo_angle_reg[5]_i_20_n_4\,
      I3 => \right_servo_angle_reg[5]_i_15_n_6\,
      I4 => \right_servo_angle_reg[5]_i_21_n_4\,
      O => \right_servo_angle[5]_i_7_n_0\
    );
\right_servo_angle[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969669696996"
    )
        port map (
      I0 => \right_servo_angle[5]_i_4_n_0\,
      I1 => \right_servo_angle[5]_i_22_n_0\,
      I2 => \right_servo_angle[7]_i_37_n_0\,
      I3 => \right_servo_angle_reg[7]_i_38_n_4\,
      I4 => \right_servo_angle_reg[7]_i_35_n_6\,
      I5 => \right_servo_angle_reg[7]_i_33_n_1\,
      O => \right_servo_angle[5]_i_8_n_0\
    );
\right_servo_angle[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969669696996"
    )
        port map (
      I0 => \right_servo_angle[5]_i_5_n_0\,
      I1 => \right_servo_angle[5]_i_23_n_0\,
      I2 => \right_servo_angle[5]_i_12_n_0\,
      I3 => \right_servo_angle_reg[7]_i_38_n_5\,
      I4 => \right_servo_angle_reg[7]_i_35_n_7\,
      I5 => \right_servo_angle_reg[7]_i_33_n_1\,
      O => \right_servo_angle[5]_i_9_n_0\
    );
\right_servo_angle[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95CFC0"
    )
        port map (
      I0 => \right_servo_angle[7]_i_4_n_0\,
      I1 => \right_servo_angle_reg[7]_i_5_n_7\,
      I2 => \right_servo_angle[7]_i_6_n_0\,
      I3 => \right_servo_angle_reg[7]_i_7_n_5\,
      I4 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[6]_i_1_n_0\
    );
\right_servo_angle[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"758A7575758A8A8A"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle10_in(6),
      I2 => \right_servo_angle[7]_i_4_n_0\,
      I3 => \right_servo_angle_reg[7]_i_5_n_6\,
      I4 => \right_servo_angle[7]_i_6_n_0\,
      I5 => \right_servo_angle_reg[7]_i_7_n_4\,
      O => \right_servo_angle[7]_i_1_n_0\
    );
\right_servo_angle[7]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(30),
      O => \right_servo_angle[7]_i_10_n_0\
    );
\right_servo_angle[7]_i_100\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_47_n_6\,
      O => \right_servo_angle[7]_i_100_n_0\
    );
\right_servo_angle[7]_i_101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_47_n_7\,
      O => \right_servo_angle[7]_i_101_n_0\
    );
\right_servo_angle[7]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_47_n_4\,
      I1 => right_servo_angle3(20),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[7]_i_102_n_0\
    );
\right_servo_angle[7]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_25_n_6\,
      I1 => right_servo_angle3(22),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[7]_i_103_n_0\
    );
\right_servo_angle[7]_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_25_n_7\,
      I1 => right_servo_angle3(21),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[7]_i_104_n_0\
    );
\right_servo_angle[7]_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_25_n_5\,
      I1 => right_servo_angle3(23),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[7]_i_105_n_0\
    );
\right_servo_angle[7]_i_106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_8_n_6\,
      I1 => right_servo_angle3(26),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[7]_i_106_n_0\
    );
\right_servo_angle[7]_i_107\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_25_n_4\,
      I1 => right_servo_angle3(24),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[7]_i_107_n_0\
    );
\right_servo_angle[7]_i_108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_8_n_4\,
      I1 => right_servo_angle3(28),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[7]_i_108_n_0\
    );
\right_servo_angle[7]_i_109\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(14),
      O => \right_servo_angle[7]_i_109_n_0\
    );
\right_servo_angle[7]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(29),
      O => \right_servo_angle[7]_i_11_n_0\
    );
\right_servo_angle[7]_i_110\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(16),
      O => \right_servo_angle[7]_i_110_n_0\
    );
\right_servo_angle[7]_i_111\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(15),
      O => \right_servo_angle[7]_i_111_n_0\
    );
\right_servo_angle[7]_i_112\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(13),
      O => \right_servo_angle[7]_i_112_n_0\
    );
\right_servo_angle[7]_i_113\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_78_n_4\,
      O => \right_servo_angle[7]_i_113_n_0\
    );
\right_servo_angle[7]_i_114\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_78_n_5\,
      O => \right_servo_angle[7]_i_114_n_0\
    );
\right_servo_angle[7]_i_115\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_78_n_6\,
      O => \right_servo_angle[7]_i_115_n_0\
    );
\right_servo_angle[7]_i_116\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_78_n_7\,
      O => \right_servo_angle[7]_i_116_n_0\
    );
\right_servo_angle[7]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF277705AF222700"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(26),
      I2 => \right_servo_angle_reg[7]_i_8_n_6\,
      I3 => \right_servo_angle[7]_i_107_n_0\,
      I4 => right_servo_angle3(29),
      I5 => \right_servo_angle_reg[7]_i_2_n_7\,
      O => \right_servo_angle[7]_i_117_n_0\
    );
\right_servo_angle[7]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF277705AF222700"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(25),
      I2 => \right_servo_angle_reg[7]_i_8_n_7\,
      I3 => \right_servo_angle[7]_i_105_n_0\,
      I4 => right_servo_angle3(28),
      I5 => \right_servo_angle_reg[7]_i_8_n_4\,
      O => \right_servo_angle[7]_i_118_n_0\
    );
\right_servo_angle[7]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF277705AF222700"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(24),
      I2 => \right_servo_angle_reg[7]_i_25_n_4\,
      I3 => \right_servo_angle[7]_i_103_n_0\,
      I4 => right_servo_angle3(27),
      I5 => \right_servo_angle_reg[7]_i_8_n_5\,
      O => \right_servo_angle[7]_i_119_n_0\
    );
\right_servo_angle[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_3_n_5\,
      I1 => \right_servo_angle_reg[0]_i_2_n_3\,
      I2 => \right_servo_angle[0]_i_3_n_0\,
      I3 => \right_servo_angle_reg[0]_i_4_n_5\,
      I4 => \right_servo_angle_reg[7]_i_7_n_7\,
      O => right_servo_angle10_in(4)
    );
\right_servo_angle[7]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF277705AF222700"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(23),
      I2 => \right_servo_angle_reg[7]_i_25_n_5\,
      I3 => \right_servo_angle[7]_i_104_n_0\,
      I4 => right_servo_angle3(26),
      I5 => \right_servo_angle_reg[7]_i_8_n_6\,
      O => \right_servo_angle[7]_i_120_n_0\
    );
\right_servo_angle[7]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle[0]_i_23_n_0\,
      I1 => \right_servo_angle[7]_i_107_n_0\,
      I2 => \right_servo_angle[7]_i_106_n_0\,
      I3 => \right_servo_angle[0]_i_46_n_0\,
      I4 => \right_servo_angle[7]_i_53_n_0\,
      I5 => \right_servo_angle[0]_i_3_n_0\,
      O => \right_servo_angle[7]_i_121_n_0\
    );
\right_servo_angle[7]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle[7]_i_108_n_0\,
      I1 => \right_servo_angle[7]_i_105_n_0\,
      I2 => \right_servo_angle[0]_i_46_n_0\,
      I3 => \right_servo_angle[7]_i_107_n_0\,
      I4 => \right_servo_angle[7]_i_106_n_0\,
      I5 => \right_servo_angle[0]_i_23_n_0\,
      O => \right_servo_angle[7]_i_122_n_0\
    );
\right_servo_angle[7]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle[7]_i_53_n_0\,
      I1 => \right_servo_angle[7]_i_103_n_0\,
      I2 => \right_servo_angle[7]_i_107_n_0\,
      I3 => \right_servo_angle[7]_i_105_n_0\,
      I4 => \right_servo_angle[0]_i_46_n_0\,
      I5 => \right_servo_angle[7]_i_108_n_0\,
      O => \right_servo_angle[7]_i_123_n_0\
    );
\right_servo_angle[7]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle[7]_i_106_n_0\,
      I1 => \right_servo_angle[7]_i_104_n_0\,
      I2 => \right_servo_angle[7]_i_105_n_0\,
      I3 => \right_servo_angle[7]_i_103_n_0\,
      I4 => \right_servo_angle[7]_i_107_n_0\,
      I5 => \right_servo_angle[7]_i_53_n_0\,
      O => \right_servo_angle[7]_i_124_n_0\
    );
\right_servo_angle[7]_i_125\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_25_n_4\,
      O => \right_servo_angle[7]_i_125_n_0\
    );
\right_servo_angle[7]_i_126\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_25_n_5\,
      O => \right_servo_angle[7]_i_126_n_0\
    );
\right_servo_angle[7]_i_127\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_25_n_6\,
      O => \right_servo_angle[7]_i_127_n_0\
    );
\right_servo_angle[7]_i_128\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_25_n_7\,
      O => \right_servo_angle[7]_i_128_n_0\
    );
\right_servo_angle[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_3_n_7\,
      I1 => \right_servo_angle_reg[0]_i_2_n_3\,
      I2 => \right_servo_angle[0]_i_3_n_0\,
      I3 => \right_servo_angle_reg[0]_i_4_n_5\,
      I4 => \right_servo_angle_reg[3]_i_3_n_5\,
      O => right_servo_angle10_in(2)
    );
\right_servo_angle[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_3_n_6\,
      I1 => \right_servo_angle_reg[0]_i_2_n_3\,
      I2 => \right_servo_angle[0]_i_3_n_0\,
      I3 => \right_servo_angle_reg[0]_i_4_n_5\,
      I4 => \right_servo_angle_reg[3]_i_3_n_4\,
      O => right_servo_angle10_in(3)
    );
\right_servo_angle[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \right_servo_angle_reg[5]_i_3_n_4\,
      I1 => \right_servo_angle_reg[0]_i_2_n_3\,
      I2 => \right_servo_angle[0]_i_3_n_0\,
      I3 => \right_servo_angle_reg[0]_i_4_n_5\,
      I4 => \right_servo_angle_reg[7]_i_7_n_6\,
      O => right_servo_angle10_in(5)
    );
\right_servo_angle[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEB28EB28EB2882"
    )
        port map (
      I0 => \right_servo_angle[7]_i_30_n_0\,
      I1 => \right_servo_angle_reg[7]_i_31_n_6\,
      I2 => \right_servo_angle_reg[7]_i_32_n_4\,
      I3 => \right_servo_angle_reg[7]_i_33_n_1\,
      I4 => \right_servo_angle_reg[7]_i_31_n_7\,
      I5 => \right_servo_angle_reg[7]_i_32_n_5\,
      O => \right_servo_angle[7]_i_16_n_0\
    );
\right_servo_angle[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEB28EB28EB2882"
    )
        port map (
      I0 => \right_servo_angle[7]_i_34_n_0\,
      I1 => \right_servo_angle_reg[7]_i_31_n_7\,
      I2 => \right_servo_angle_reg[7]_i_32_n_5\,
      I3 => \right_servo_angle_reg[7]_i_33_n_1\,
      I4 => \right_servo_angle_reg[7]_i_35_n_4\,
      I5 => \right_servo_angle_reg[7]_i_32_n_6\,
      O => \right_servo_angle[7]_i_17_n_0\
    );
\right_servo_angle[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEB28EB28EB2882"
    )
        port map (
      I0 => \right_servo_angle[7]_i_36_n_0\,
      I1 => \right_servo_angle_reg[7]_i_35_n_4\,
      I2 => \right_servo_angle_reg[7]_i_32_n_6\,
      I3 => \right_servo_angle_reg[7]_i_33_n_1\,
      I4 => \right_servo_angle_reg[7]_i_35_n_5\,
      I5 => \right_servo_angle_reg[7]_i_32_n_7\,
      O => \right_servo_angle[7]_i_18_n_0\
    );
\right_servo_angle[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEB28EB28EB2882"
    )
        port map (
      I0 => \right_servo_angle[7]_i_37_n_0\,
      I1 => \right_servo_angle_reg[7]_i_35_n_5\,
      I2 => \right_servo_angle_reg[7]_i_32_n_7\,
      I3 => \right_servo_angle_reg[7]_i_33_n_1\,
      I4 => \right_servo_angle_reg[7]_i_35_n_6\,
      I5 => \right_servo_angle_reg[7]_i_38_n_4\,
      O => \right_servo_angle[7]_i_19_n_0\
    );
\right_servo_angle[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969669696996"
    )
        port map (
      I0 => \right_servo_angle[7]_i_16_n_0\,
      I1 => \right_servo_angle[7]_i_39_n_0\,
      I2 => \right_servo_angle[7]_i_40_n_0\,
      I3 => \right_servo_angle_reg[7]_i_32_n_4\,
      I4 => \right_servo_angle_reg[7]_i_31_n_6\,
      I5 => \right_servo_angle_reg[7]_i_33_n_1\,
      O => \right_servo_angle[7]_i_20_n_0\
    );
\right_servo_angle[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969669696996"
    )
        port map (
      I0 => \right_servo_angle[7]_i_17_n_0\,
      I1 => \right_servo_angle[7]_i_41_n_0\,
      I2 => \right_servo_angle[7]_i_30_n_0\,
      I3 => \right_servo_angle_reg[7]_i_32_n_5\,
      I4 => \right_servo_angle_reg[7]_i_31_n_7\,
      I5 => \right_servo_angle_reg[7]_i_33_n_1\,
      O => \right_servo_angle[7]_i_21_n_0\
    );
\right_servo_angle[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969669696996"
    )
        port map (
      I0 => \right_servo_angle[7]_i_18_n_0\,
      I1 => \right_servo_angle[7]_i_42_n_0\,
      I2 => \right_servo_angle[7]_i_34_n_0\,
      I3 => \right_servo_angle_reg[7]_i_32_n_6\,
      I4 => \right_servo_angle_reg[7]_i_35_n_4\,
      I5 => \right_servo_angle_reg[7]_i_33_n_1\,
      O => \right_servo_angle[7]_i_22_n_0\
    );
\right_servo_angle[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969669696996"
    )
        port map (
      I0 => \right_servo_angle[7]_i_19_n_0\,
      I1 => \right_servo_angle[7]_i_43_n_0\,
      I2 => \right_servo_angle[7]_i_36_n_0\,
      I3 => \right_servo_angle_reg[7]_i_32_n_7\,
      I4 => \right_servo_angle_reg[7]_i_35_n_5\,
      I5 => \right_servo_angle_reg[7]_i_33_n_1\,
      O => \right_servo_angle[7]_i_23_n_0\
    );
\right_servo_angle[7]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(28),
      O => \right_servo_angle[7]_i_26_n_0\
    );
\right_servo_angle[7]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(27),
      O => \right_servo_angle[7]_i_27_n_0\
    );
\right_servo_angle[7]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(26),
      O => \right_servo_angle[7]_i_28_n_0\
    );
\right_servo_angle[7]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(25),
      O => \right_servo_angle[7]_i_29_n_0\
    );
\right_servo_angle[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_5_n_7\,
      I1 => \right_servo_angle_reg[0]_i_2_n_3\,
      I2 => \right_servo_angle[0]_i_3_n_0\,
      I3 => \right_servo_angle_reg[0]_i_4_n_5\,
      I4 => \right_servo_angle_reg[7]_i_7_n_5\,
      O => right_servo_angle10_in(6)
    );
\right_servo_angle[7]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_47_n_6\,
      I1 => right_servo_angle3(18),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[7]_i_30_n_0\
    );
\right_servo_angle[7]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_47_n_7\,
      I1 => right_servo_angle3(17),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[7]_i_34_n_0\
    );
\right_servo_angle[7]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_78_n_4\,
      I1 => right_servo_angle3(16),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[7]_i_36_n_0\
    );
\right_servo_angle[7]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_78_n_5\,
      I1 => right_servo_angle3(15),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[7]_i_37_n_0\
    );
\right_servo_angle[7]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_33_n_1\,
      I1 => \right_servo_angle_reg[7]_i_88_n_7\,
      I2 => \right_servo_angle_reg[7]_i_31_n_5\,
      O => \right_servo_angle[7]_i_39_n_0\
    );
\right_servo_angle[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => right_servo_angle10_in(4),
      I1 => right_servo_angle10_in(2),
      I2 => \right_servo_angle[2]_i_2_n_0\,
      I3 => right_servo_angle10_in(3),
      I4 => right_servo_angle10_in(5),
      O => \right_servo_angle[7]_i_4_n_0\
    );
\right_servo_angle[7]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_47_n_5\,
      I1 => right_servo_angle3(19),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[7]_i_40_n_0\
    );
\right_servo_angle[7]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_33_n_1\,
      I1 => \right_servo_angle_reg[7]_i_32_n_4\,
      I2 => \right_servo_angle_reg[7]_i_31_n_6\,
      O => \right_servo_angle[7]_i_41_n_0\
    );
\right_servo_angle[7]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_33_n_1\,
      I1 => \right_servo_angle_reg[7]_i_32_n_5\,
      I2 => \right_servo_angle_reg[7]_i_31_n_7\,
      O => \right_servo_angle[7]_i_42_n_0\
    );
\right_servo_angle[7]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_33_n_1\,
      I1 => \right_servo_angle_reg[7]_i_32_n_6\,
      I2 => \right_servo_angle_reg[7]_i_35_n_4\,
      O => \right_servo_angle[7]_i_43_n_0\
    );
\right_servo_angle[7]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_6\,
      O => \right_servo_angle[7]_i_45_n_0\
    );
\right_servo_angle[7]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_7\,
      O => \right_servo_angle[7]_i_46_n_0\
    );
\right_servo_angle[7]_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(24),
      O => \right_servo_angle[7]_i_48_n_0\
    );
\right_servo_angle[7]_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(23),
      O => \right_servo_angle[7]_i_49_n_0\
    );
\right_servo_angle[7]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(22),
      O => \right_servo_angle[7]_i_50_n_0\
    );
\right_servo_angle[7]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(21),
      O => \right_servo_angle[7]_i_51_n_0\
    );
\right_servo_angle[7]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_8_n_5\,
      I1 => right_servo_angle3(27),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[7]_i_53_n_0\
    );
\right_servo_angle[7]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => right_servo_angle3(30),
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => \right_servo_angle_reg[7]_i_2_n_6\,
      O => \right_servo_angle[7]_i_54_n_0\
    );
\right_servo_angle[7]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_7\,
      I1 => right_servo_angle3(29),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[7]_i_55_n_0\
    );
\right_servo_angle[7]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_8_n_4\,
      I1 => right_servo_angle3(28),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[7]_i_56_n_0\
    );
\right_servo_angle[7]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4777CFFFB8883000"
    )
        port map (
      I0 => right_servo_angle3(30),
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => \right_servo_angle_reg[7]_i_2_n_6\,
      I3 => \right_servo_angle_reg[7]_i_8_n_6\,
      I4 => right_servo_angle3(26),
      I5 => \right_servo_angle[7]_i_53_n_0\,
      O => \right_servo_angle[7]_i_57_n_0\
    );
\right_servo_angle[7]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF277705AF222700"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(22),
      I2 => \right_servo_angle_reg[7]_i_25_n_6\,
      I3 => \right_servo_angle[7]_i_102_n_0\,
      I4 => right_servo_angle3(25),
      I5 => \right_servo_angle_reg[7]_i_8_n_7\,
      O => \right_servo_angle[7]_i_58_n_0\
    );
\right_servo_angle[7]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF277705AF222700"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(21),
      I2 => \right_servo_angle_reg[7]_i_25_n_7\,
      I3 => \right_servo_angle[7]_i_40_n_0\,
      I4 => right_servo_angle3(24),
      I5 => \right_servo_angle_reg[7]_i_25_n_4\,
      O => \right_servo_angle[7]_i_59_n_0\
    );
\right_servo_angle[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \right_servo_angle_reg[0]_i_2_n_3\,
      I1 => right_servo_angle3(30),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => \right_servo_angle_reg[7]_i_2_n_6\,
      I4 => \right_servo_angle_reg[0]_i_4_n_5\,
      O => \right_servo_angle[7]_i_6_n_0\
    );
\right_servo_angle[7]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF277705AF222700"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(20),
      I2 => \right_servo_angle_reg[7]_i_47_n_4\,
      I3 => \right_servo_angle[7]_i_30_n_0\,
      I4 => right_servo_angle3(23),
      I5 => \right_servo_angle_reg[7]_i_25_n_5\,
      O => \right_servo_angle[7]_i_60_n_0\
    );
\right_servo_angle[7]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF277705AF222700"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(19),
      I2 => \right_servo_angle_reg[7]_i_47_n_5\,
      I3 => \right_servo_angle[7]_i_34_n_0\,
      I4 => right_servo_angle3(22),
      I5 => \right_servo_angle_reg[7]_i_25_n_6\,
      O => \right_servo_angle[7]_i_61_n_0\
    );
\right_servo_angle[7]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle[0]_i_46_n_0\,
      I1 => \right_servo_angle[7]_i_102_n_0\,
      I2 => \right_servo_angle[7]_i_103_n_0\,
      I3 => \right_servo_angle[7]_i_104_n_0\,
      I4 => \right_servo_angle[7]_i_105_n_0\,
      I5 => \right_servo_angle[7]_i_106_n_0\,
      O => \right_servo_angle[7]_i_62_n_0\
    );
\right_servo_angle[7]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle[7]_i_107_n_0\,
      I1 => \right_servo_angle[7]_i_40_n_0\,
      I2 => \right_servo_angle[7]_i_104_n_0\,
      I3 => \right_servo_angle[7]_i_102_n_0\,
      I4 => \right_servo_angle[7]_i_103_n_0\,
      I5 => \right_servo_angle[0]_i_46_n_0\,
      O => \right_servo_angle[7]_i_63_n_0\
    );
\right_servo_angle[7]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle[7]_i_105_n_0\,
      I1 => \right_servo_angle[7]_i_30_n_0\,
      I2 => \right_servo_angle[7]_i_102_n_0\,
      I3 => \right_servo_angle[7]_i_40_n_0\,
      I4 => \right_servo_angle[7]_i_104_n_0\,
      I5 => \right_servo_angle[7]_i_107_n_0\,
      O => \right_servo_angle[7]_i_64_n_0\
    );
\right_servo_angle[7]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle[7]_i_103_n_0\,
      I1 => \right_servo_angle[7]_i_34_n_0\,
      I2 => \right_servo_angle[7]_i_40_n_0\,
      I3 => \right_servo_angle[7]_i_30_n_0\,
      I4 => \right_servo_angle[7]_i_102_n_0\,
      I5 => \right_servo_angle[7]_i_105_n_0\,
      O => \right_servo_angle[7]_i_65_n_0\
    );
\right_servo_angle[7]_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => right_servo_angle3(30),
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => \right_servo_angle_reg[7]_i_2_n_6\,
      O => \right_servo_angle[7]_i_66_n_0\
    );
\right_servo_angle[7]_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_7\,
      I1 => right_servo_angle3(29),
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      O => \right_servo_angle[7]_i_67_n_0\
    );
\right_servo_angle[7]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_6\,
      I1 => \right_servo_angle_reg[7]_i_2_n_5\,
      I2 => right_servo_angle3(30),
      O => \right_servo_angle[7]_i_68_n_0\
    );
\right_servo_angle[7]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(29),
      I2 => \right_servo_angle_reg[7]_i_2_n_7\,
      O => \right_servo_angle[7]_i_69_n_0\
    );
\right_servo_angle[7]_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC0CA000"
    )
        port map (
      I0 => right_servo_angle3(25),
      I1 => \right_servo_angle_reg[7]_i_8_n_7\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(29),
      I4 => \right_servo_angle_reg[7]_i_2_n_7\,
      O => \right_servo_angle[7]_i_70_n_0\
    );
\right_servo_angle[7]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEF8A8AE0EA808"
    )
        port map (
      I0 => \right_servo_angle[7]_i_107_n_0\,
      I1 => \right_servo_angle_reg[7]_i_2_n_6\,
      I2 => \right_servo_angle_reg[7]_i_2_n_5\,
      I3 => right_servo_angle3(28),
      I4 => \right_servo_angle_reg[7]_i_8_n_4\,
      I5 => right_servo_angle3(30),
      O => \right_servo_angle[7]_i_71_n_0\
    );
\right_servo_angle[7]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDECD5C4ECA8C480"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[7]_i_105_n_0\,
      I2 => right_servo_angle3(27),
      I3 => \right_servo_angle_reg[7]_i_8_n_5\,
      I4 => right_servo_angle3(29),
      I5 => \right_servo_angle_reg[7]_i_2_n_7\,
      O => \right_servo_angle[7]_i_72_n_0\
    );
\right_servo_angle[7]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDECD5C4ECA8C480"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[7]_i_103_n_0\,
      I2 => right_servo_angle3(26),
      I3 => \right_servo_angle_reg[7]_i_8_n_6\,
      I4 => right_servo_angle3(28),
      I5 => \right_servo_angle_reg[7]_i_8_n_4\,
      O => \right_servo_angle[7]_i_73_n_0\
    );
\right_servo_angle[7]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778878787787878"
    )
        port map (
      I0 => \right_servo_angle[0]_i_23_n_0\,
      I1 => \right_servo_angle[0]_i_46_n_0\,
      I2 => \right_servo_angle[7]_i_106_n_0\,
      I3 => right_servo_angle3(30),
      I4 => \right_servo_angle_reg[7]_i_2_n_5\,
      I5 => \right_servo_angle_reg[7]_i_2_n_6\,
      O => \right_servo_angle[7]_i_74_n_0\
    );
\right_servo_angle[7]_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \right_servo_angle[0]_i_3_n_0\,
      I1 => \right_servo_angle[7]_i_108_n_0\,
      I2 => \right_servo_angle[7]_i_107_n_0\,
      I3 => \right_servo_angle[0]_i_46_n_0\,
      I4 => \right_servo_angle[0]_i_23_n_0\,
      O => \right_servo_angle[7]_i_75_n_0\
    );
\right_servo_angle[7]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \right_servo_angle[7]_i_72_n_0\,
      I1 => \right_servo_angle[7]_i_108_n_0\,
      I2 => \right_servo_angle[7]_i_107_n_0\,
      I3 => right_servo_angle3(30),
      I4 => \right_servo_angle_reg[7]_i_2_n_5\,
      I5 => \right_servo_angle_reg[7]_i_2_n_6\,
      O => \right_servo_angle[7]_i_76_n_0\
    );
\right_servo_angle[7]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369969669C33C"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => \right_servo_angle[7]_i_73_n_0\,
      I2 => \right_servo_angle[7]_i_53_n_0\,
      I3 => \right_servo_angle[7]_i_105_n_0\,
      I4 => \right_servo_angle_reg[7]_i_2_n_7\,
      I5 => right_servo_angle3(29),
      O => \right_servo_angle[7]_i_77_n_0\
    );
\right_servo_angle[7]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF277705AF222700"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(18),
      I2 => \right_servo_angle_reg[7]_i_47_n_6\,
      I3 => \right_servo_angle[7]_i_36_n_0\,
      I4 => right_servo_angle3(21),
      I5 => \right_servo_angle_reg[7]_i_25_n_7\,
      O => \right_servo_angle[7]_i_80_n_0\
    );
\right_servo_angle[7]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF277705AF222700"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(17),
      I2 => \right_servo_angle_reg[7]_i_47_n_7\,
      I3 => \right_servo_angle[7]_i_37_n_0\,
      I4 => right_servo_angle3(20),
      I5 => \right_servo_angle_reg[7]_i_47_n_4\,
      O => \right_servo_angle[7]_i_81_n_0\
    );
\right_servo_angle[7]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF277705AF222700"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(16),
      I2 => \right_servo_angle_reg[7]_i_78_n_4\,
      I3 => \right_servo_angle[5]_i_12_n_0\,
      I4 => right_servo_angle3(19),
      I5 => \right_servo_angle_reg[7]_i_47_n_5\,
      O => \right_servo_angle[7]_i_82_n_0\
    );
\right_servo_angle[7]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF277705AF222700"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_2_n_5\,
      I1 => right_servo_angle3(15),
      I2 => \right_servo_angle_reg[7]_i_78_n_5\,
      I3 => \right_servo_angle[5]_i_13_n_0\,
      I4 => right_servo_angle3(18),
      I5 => \right_servo_angle_reg[7]_i_47_n_6\,
      O => \right_servo_angle[7]_i_83_n_0\
    );
\right_servo_angle[7]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle[7]_i_104_n_0\,
      I1 => \right_servo_angle[7]_i_36_n_0\,
      I2 => \right_servo_angle[7]_i_30_n_0\,
      I3 => \right_servo_angle[7]_i_34_n_0\,
      I4 => \right_servo_angle[7]_i_40_n_0\,
      I5 => \right_servo_angle[7]_i_103_n_0\,
      O => \right_servo_angle[7]_i_84_n_0\
    );
\right_servo_angle[7]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle[7]_i_102_n_0\,
      I1 => \right_servo_angle[7]_i_37_n_0\,
      I2 => \right_servo_angle[7]_i_34_n_0\,
      I3 => \right_servo_angle[7]_i_36_n_0\,
      I4 => \right_servo_angle[7]_i_30_n_0\,
      I5 => \right_servo_angle[7]_i_104_n_0\,
      O => \right_servo_angle[7]_i_85_n_0\
    );
\right_servo_angle[7]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle[7]_i_40_n_0\,
      I1 => \right_servo_angle[5]_i_12_n_0\,
      I2 => \right_servo_angle[7]_i_36_n_0\,
      I3 => \right_servo_angle[7]_i_37_n_0\,
      I4 => \right_servo_angle[7]_i_34_n_0\,
      I5 => \right_servo_angle[7]_i_102_n_0\,
      O => \right_servo_angle[7]_i_86_n_0\
    );
\right_servo_angle[7]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \right_servo_angle[7]_i_30_n_0\,
      I1 => \right_servo_angle[5]_i_13_n_0\,
      I2 => \right_servo_angle[7]_i_37_n_0\,
      I3 => \right_servo_angle[5]_i_12_n_0\,
      I4 => \right_servo_angle[7]_i_36_n_0\,
      I5 => \right_servo_angle[7]_i_40_n_0\,
      O => \right_servo_angle[7]_i_87_n_0\
    );
\right_servo_angle[7]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(31),
      O => \right_servo_angle[7]_i_9_n_0\
    );
\right_servo_angle[7]_i_90\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_8_n_4\,
      O => \right_servo_angle[7]_i_90_n_0\
    );
\right_servo_angle[7]_i_91\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_8_n_5\,
      O => \right_servo_angle[7]_i_91_n_0\
    );
\right_servo_angle[7]_i_92\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_8_n_6\,
      O => \right_servo_angle[7]_i_92_n_0\
    );
\right_servo_angle[7]_i_93\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_8_n_7\,
      O => \right_servo_angle[7]_i_93_n_0\
    );
\right_servo_angle[7]_i_94\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(17),
      O => \right_servo_angle[7]_i_94_n_0\
    );
\right_servo_angle[7]_i_95\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(20),
      O => \right_servo_angle[7]_i_95_n_0\
    );
\right_servo_angle[7]_i_96\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(19),
      O => \right_servo_angle[7]_i_96_n_0\
    );
\right_servo_angle[7]_i_97\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_right_val_reg(18),
      O => \right_servo_angle[7]_i_97_n_0\
    );
\right_servo_angle[7]_i_98\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_47_n_4\,
      O => \right_servo_angle[7]_i_98_n_0\
    );
\right_servo_angle[7]_i_99\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \right_servo_angle_reg[7]_i_47_n_5\,
      O => \right_servo_angle[7]_i_99_n_0\
    );
\right_servo_angle_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clkSignal,
      CE => '1',
      CLR => Q(0),
      D => \right_servo_angle[0]_i_1_n_0\,
      Q => \axi_rdata_reg[7]_0\(0)
    );
\right_servo_angle_reg[0]_i_115\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[0]_i_116_n_0\,
      CO(3) => \NLW_right_servo_angle_reg[0]_i_115_CO_UNCONNECTED\(3),
      CO(2) => \right_servo_angle_reg[0]_i_115_n_1\,
      CO(1) => \NLW_right_servo_angle_reg[0]_i_115_CO_UNCONNECTED\(1),
      CO(0) => \right_servo_angle_reg[0]_i_115_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \right_servo_angle[0]_i_147_n_0\,
      DI(0) => \right_servo_angle[0]_i_148_n_0\,
      O(3 downto 2) => \NLW_right_servo_angle_reg[0]_i_115_O_UNCONNECTED\(3 downto 2),
      O(1) => \right_servo_angle_reg[0]_i_115_n_6\,
      O(0) => \right_servo_angle_reg[0]_i_115_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \right_servo_angle[0]_i_149_n_0\,
      S(0) => \right_servo_angle[0]_i_150_n_0\
    );
\right_servo_angle_reg[0]_i_116\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[7]_i_88_n_0\,
      CO(3) => \right_servo_angle_reg[0]_i_116_n_0\,
      CO(2) => \right_servo_angle_reg[0]_i_116_n_1\,
      CO(1) => \right_servo_angle_reg[0]_i_116_n_2\,
      CO(0) => \right_servo_angle_reg[0]_i_116_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[0]_i_151_n_0\,
      DI(2) => \right_servo_angle[0]_i_152_n_0\,
      DI(1) => \right_servo_angle[0]_i_153_n_0\,
      DI(0) => \right_servo_angle[0]_i_154_n_0\,
      O(3) => \right_servo_angle_reg[0]_i_116_n_4\,
      O(2) => \right_servo_angle_reg[0]_i_116_n_5\,
      O(1) => \right_servo_angle_reg[0]_i_116_n_6\,
      O(0) => \right_servo_angle_reg[0]_i_116_n_7\,
      S(3) => \right_servo_angle[0]_i_155_n_0\,
      S(2) => \right_servo_angle[0]_i_156_n_0\,
      S(1) => \right_servo_angle[0]_i_157_n_0\,
      S(0) => \right_servo_angle[0]_i_158_n_0\
    );
\right_servo_angle_reg[0]_i_117\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[0]_i_159_n_0\,
      CO(3) => \right_servo_angle_reg[0]_i_117_n_0\,
      CO(2) => \right_servo_angle_reg[0]_i_117_n_1\,
      CO(1) => \right_servo_angle_reg[0]_i_117_n_2\,
      CO(0) => \right_servo_angle_reg[0]_i_117_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[0]_i_160_n_0\,
      DI(2) => \right_servo_angle[0]_i_161_n_0\,
      DI(1) => \right_servo_angle[0]_i_162_n_0\,
      DI(0) => \right_servo_angle[0]_i_163_n_0\,
      O(3 downto 0) => \NLW_right_servo_angle_reg[0]_i_117_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_servo_angle[0]_i_164_n_0\,
      S(2) => \right_servo_angle[0]_i_165_n_0\,
      S(1) => \right_servo_angle[0]_i_166_n_0\,
      S(0) => \right_servo_angle[0]_i_167_n_0\
    );
\right_servo_angle_reg[0]_i_126\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \right_servo_angle_reg[0]_i_126_n_0\,
      CO(2) => \right_servo_angle_reg[0]_i_126_n_1\,
      CO(1) => \right_servo_angle_reg[0]_i_126_n_2\,
      CO(0) => \right_servo_angle_reg[0]_i_126_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[0]_i_168_n_0\,
      DI(2) => \right_servo_angle[0]_i_169_n_0\,
      DI(1) => \right_servo_angle[0]_i_170_n_0\,
      DI(0) => '0',
      O(3) => \right_servo_angle_reg[0]_i_126_n_4\,
      O(2) => \right_servo_angle_reg[0]_i_126_n_5\,
      O(1) => \right_servo_angle_reg[0]_i_126_n_6\,
      O(0) => \right_servo_angle_reg[0]_i_126_n_7\,
      S(3) => \right_servo_angle[0]_i_171_n_0\,
      S(2) => \right_servo_angle[0]_i_172_n_0\,
      S(1) => \right_servo_angle[0]_i_173_n_0\,
      S(0) => \right_servo_angle[0]_i_174_n_0\
    );
\right_servo_angle_reg[0]_i_135\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[0]_i_175_n_0\,
      CO(3) => \right_servo_angle_reg[0]_i_135_n_0\,
      CO(2) => \right_servo_angle_reg[0]_i_135_n_1\,
      CO(1) => \right_servo_angle_reg[0]_i_135_n_2\,
      CO(0) => \right_servo_angle_reg[0]_i_135_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[0]_i_176_n_0\,
      DI(2) => \right_servo_angle[0]_i_177_n_0\,
      DI(1) => \right_servo_angle[0]_i_178_n_0\,
      DI(0) => \right_servo_angle[0]_i_179_n_0\,
      O(3) => \right_servo_angle_reg[0]_i_135_n_4\,
      O(2) => \right_servo_angle_reg[0]_i_135_n_5\,
      O(1) => \right_servo_angle_reg[0]_i_135_n_6\,
      O(0) => \right_servo_angle_reg[0]_i_135_n_7\,
      S(3) => \right_servo_angle[0]_i_180_n_0\,
      S(2) => \right_servo_angle[0]_i_181_n_0\,
      S(1) => \right_servo_angle[0]_i_182_n_0\,
      S(0) => \right_servo_angle[0]_i_183_n_0\
    );
\right_servo_angle_reg[0]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[0]_i_37_n_0\,
      CO(3) => \right_servo_angle_reg[0]_i_14_n_0\,
      CO(2) => \right_servo_angle_reg[0]_i_14_n_1\,
      CO(1) => \right_servo_angle_reg[0]_i_14_n_2\,
      CO(0) => \right_servo_angle_reg[0]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[0]_i_38_n_0\,
      DI(2) => \right_servo_angle[0]_i_39_n_0\,
      DI(1) => \right_servo_angle[0]_i_40_n_0\,
      DI(0) => \right_servo_angle[0]_i_41_n_0\,
      O(3 downto 0) => \NLW_right_servo_angle_reg[0]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_servo_angle[0]_i_42_n_0\,
      S(2) => \right_servo_angle[0]_i_43_n_0\,
      S(1) => \right_servo_angle[0]_i_44_n_0\,
      S(0) => \right_servo_angle[0]_i_45_n_0\
    );
\right_servo_angle_reg[0]_i_144\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[7]_i_31_n_0\,
      CO(3 downto 1) => \NLW_right_servo_angle_reg[0]_i_144_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \right_servo_angle_reg[0]_i_144_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_right_servo_angle_reg[0]_i_144_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\right_servo_angle_reg[0]_i_159\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[0]_i_184_n_0\,
      CO(3) => \right_servo_angle_reg[0]_i_159_n_0\,
      CO(2) => \right_servo_angle_reg[0]_i_159_n_1\,
      CO(1) => \right_servo_angle_reg[0]_i_159_n_2\,
      CO(0) => \right_servo_angle_reg[0]_i_159_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[0]_i_185_n_0\,
      DI(2) => \right_servo_angle[0]_i_186_n_0\,
      DI(1) => \right_servo_angle[0]_i_187_n_0\,
      DI(0) => \right_servo_angle[0]_i_188_n_0\,
      O(3 downto 0) => \NLW_right_servo_angle_reg[0]_i_159_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_servo_angle[0]_i_189_n_0\,
      S(2) => \right_servo_angle[0]_i_190_n_0\,
      S(1) => \right_servo_angle[0]_i_191_n_0\,
      S(0) => \right_servo_angle[0]_i_192_n_0\
    );
\right_servo_angle_reg[0]_i_175\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[0]_i_193_n_0\,
      CO(3) => \right_servo_angle_reg[0]_i_175_n_0\,
      CO(2) => \right_servo_angle_reg[0]_i_175_n_1\,
      CO(1) => \right_servo_angle_reg[0]_i_175_n_2\,
      CO(0) => \right_servo_angle_reg[0]_i_175_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[0]_i_194_n_0\,
      DI(2) => \right_servo_angle[0]_i_195_n_0\,
      DI(1) => \right_servo_angle[0]_i_196_n_0\,
      DI(0) => \right_servo_angle[0]_i_197_n_0\,
      O(3) => \right_servo_angle_reg[0]_i_175_n_4\,
      O(2) => \right_servo_angle_reg[0]_i_175_n_5\,
      O(1) => \right_servo_angle_reg[0]_i_175_n_6\,
      O(0) => \right_servo_angle_reg[0]_i_175_n_7\,
      S(3) => \right_servo_angle[0]_i_198_n_0\,
      S(2) => \right_servo_angle[0]_i_199_n_0\,
      S(1) => \right_servo_angle[0]_i_200_n_0\,
      S(0) => \right_servo_angle[0]_i_201_n_0\
    );
\right_servo_angle_reg[0]_i_184\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \right_servo_angle_reg[0]_i_184_n_0\,
      CO(2) => \right_servo_angle_reg[0]_i_184_n_1\,
      CO(1) => \right_servo_angle_reg[0]_i_184_n_2\,
      CO(0) => \right_servo_angle_reg[0]_i_184_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[0]_i_202_n_0\,
      DI(2) => \right_servo_angle[0]_i_203_n_0\,
      DI(1) => \right_servo_angle[0]_i_204_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_right_servo_angle_reg[0]_i_184_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_servo_angle[0]_i_205_n_0\,
      S(2) => \right_servo_angle[0]_i_206_n_0\,
      S(1) => \right_servo_angle[0]_i_207_n_0\,
      S(0) => \right_servo_angle[0]_i_208_n_0\
    );
\right_servo_angle_reg[0]_i_193\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \right_servo_angle_reg[0]_i_193_n_0\,
      CO(2) => \right_servo_angle_reg[0]_i_193_n_1\,
      CO(1) => \right_servo_angle_reg[0]_i_193_n_2\,
      CO(0) => \right_servo_angle_reg[0]_i_193_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle_reg[5]_i_3_n_4\,
      DI(2) => \right_servo_angle_reg[5]_i_3_n_5\,
      DI(1) => \right_servo_angle_reg[5]_i_3_n_6\,
      DI(0) => '0',
      O(3) => \right_servo_angle_reg[0]_i_193_n_4\,
      O(2) => \right_servo_angle_reg[0]_i_193_n_5\,
      O(1) => \right_servo_angle_reg[0]_i_193_n_6\,
      O(0) => \right_servo_angle_reg[0]_i_193_n_7\,
      S(3) => \right_servo_angle[0]_i_209_n_0\,
      S(2) => \right_servo_angle[0]_i_210_n_0\,
      S(1) => \right_servo_angle[0]_i_211_n_0\,
      S(0) => \right_servo_angle_reg[5]_i_3_n_7\
    );
\right_servo_angle_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[0]_i_5_n_0\,
      CO(3 downto 1) => \NLW_right_servo_angle_reg[0]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \right_servo_angle_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \right_servo_angle[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_right_servo_angle_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \right_servo_angle[0]_i_7_n_0\
    );
\right_servo_angle_reg[0]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[0]_i_47_n_0\,
      CO(3) => \right_servo_angle_reg[0]_i_24_n_0\,
      CO(2) => \right_servo_angle_reg[0]_i_24_n_1\,
      CO(1) => \right_servo_angle_reg[0]_i_24_n_2\,
      CO(0) => \right_servo_angle_reg[0]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[0]_i_48_n_0\,
      DI(2) => \right_servo_angle[0]_i_49_n_0\,
      DI(1) => \right_servo_angle[0]_i_50_n_0\,
      DI(0) => \right_servo_angle[0]_i_51_n_0\,
      O(3) => \right_servo_angle_reg[0]_i_24_n_4\,
      O(2) => \right_servo_angle_reg[0]_i_24_n_5\,
      O(1) => \right_servo_angle_reg[0]_i_24_n_6\,
      O(0) => \right_servo_angle_reg[0]_i_24_n_7\,
      S(3) => \right_servo_angle[0]_i_52_n_0\,
      S(2) => \right_servo_angle[0]_i_53_n_0\,
      S(1) => \right_servo_angle[0]_i_54_n_0\,
      S(0) => \right_servo_angle[0]_i_55_n_0\
    );
\right_servo_angle_reg[0]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[0]_i_36_n_0\,
      CO(3) => \NLW_right_servo_angle_reg[0]_i_33_CO_UNCONNECTED\(3),
      CO(2) => \right_servo_angle_reg[0]_i_33_n_1\,
      CO(1) => \right_servo_angle_reg[0]_i_33_n_2\,
      CO(0) => \right_servo_angle_reg[0]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \right_servo_angle[0]_i_58_n_0\,
      DI(1) => \right_servo_angle[0]_i_59_n_0\,
      DI(0) => \right_servo_angle[0]_i_60_n_0\,
      O(3) => \right_servo_angle_reg[0]_i_33_n_4\,
      O(2) => \right_servo_angle_reg[0]_i_33_n_5\,
      O(1) => \right_servo_angle_reg[0]_i_33_n_6\,
      O(0) => \right_servo_angle_reg[0]_i_33_n_7\,
      S(3) => \right_servo_angle[0]_i_61_n_0\,
      S(2) => \right_servo_angle[0]_i_62_n_0\,
      S(1) => \right_servo_angle[0]_i_63_n_0\,
      S(0) => \right_servo_angle[0]_i_64_n_0\
    );
\right_servo_angle_reg[0]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[0]_i_35_n_0\,
      CO(3 downto 2) => \NLW_right_servo_angle_reg[0]_i_34_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \right_servo_angle_reg[0]_i_34_n_2\,
      CO(0) => \NLW_right_servo_angle_reg[0]_i_34_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_right_servo_angle_reg[0]_i_34_O_UNCONNECTED\(3 downto 1),
      O(0) => \right_servo_angle_reg[0]_i_34_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \right_servo_angle_reg[0]_i_33_n_4\
    );
\right_servo_angle_reg[0]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[0]_i_56_n_0\,
      CO(3) => \right_servo_angle_reg[0]_i_35_n_0\,
      CO(2) => \right_servo_angle_reg[0]_i_35_n_1\,
      CO(1) => \right_servo_angle_reg[0]_i_35_n_2\,
      CO(0) => \right_servo_angle_reg[0]_i_35_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle_reg[0]_i_33_n_5\,
      DI(2) => \right_servo_angle[0]_i_65_n_0\,
      DI(1) => \right_servo_angle[0]_i_66_n_0\,
      DI(0) => \right_servo_angle[0]_i_67_n_0\,
      O(3) => \right_servo_angle_reg[0]_i_35_n_4\,
      O(2) => \right_servo_angle_reg[0]_i_35_n_5\,
      O(1) => \right_servo_angle_reg[0]_i_35_n_6\,
      O(0) => \right_servo_angle_reg[0]_i_35_n_7\,
      S(3) => \right_servo_angle[0]_i_68_n_0\,
      S(2) => \right_servo_angle[0]_i_69_n_0\,
      S(1) => \right_servo_angle[0]_i_70_n_0\,
      S(0) => \right_servo_angle[0]_i_71_n_0\
    );
\right_servo_angle_reg[0]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[0]_i_57_n_0\,
      CO(3) => \right_servo_angle_reg[0]_i_36_n_0\,
      CO(2) => \right_servo_angle_reg[0]_i_36_n_1\,
      CO(1) => \right_servo_angle_reg[0]_i_36_n_2\,
      CO(0) => \right_servo_angle_reg[0]_i_36_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[0]_i_72_n_0\,
      DI(2) => \right_servo_angle[0]_i_73_n_0\,
      DI(1) => \right_servo_angle[0]_i_74_n_0\,
      DI(0) => \right_servo_angle[0]_i_75_n_0\,
      O(3) => \right_servo_angle_reg[0]_i_36_n_4\,
      O(2) => \right_servo_angle_reg[0]_i_36_n_5\,
      O(1) => \right_servo_angle_reg[0]_i_36_n_6\,
      O(0) => \right_servo_angle_reg[0]_i_36_n_7\,
      S(3) => \right_servo_angle[0]_i_76_n_0\,
      S(2) => \right_servo_angle[0]_i_77_n_0\,
      S(1) => \right_servo_angle[0]_i_78_n_0\,
      S(0) => \right_servo_angle[0]_i_79_n_0\
    );
\right_servo_angle_reg[0]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[0]_i_80_n_0\,
      CO(3) => \right_servo_angle_reg[0]_i_37_n_0\,
      CO(2) => \right_servo_angle_reg[0]_i_37_n_1\,
      CO(1) => \right_servo_angle_reg[0]_i_37_n_2\,
      CO(0) => \right_servo_angle_reg[0]_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[0]_i_81_n_0\,
      DI(2) => \right_servo_angle[0]_i_82_n_0\,
      DI(1) => \right_servo_angle[0]_i_83_n_0\,
      DI(0) => \right_servo_angle[0]_i_84_n_0\,
      O(3 downto 0) => \NLW_right_servo_angle_reg[0]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_servo_angle[0]_i_85_n_0\,
      S(2) => \right_servo_angle[0]_i_86_n_0\,
      S(1) => \right_servo_angle[0]_i_87_n_0\,
      S(0) => \right_servo_angle[0]_i_88_n_0\
    );
\right_servo_angle_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[0]_i_8_n_0\,
      CO(3 downto 2) => \NLW_right_servo_angle_reg[0]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \right_servo_angle_reg[0]_i_4_n_2\,
      CO(0) => \right_servo_angle_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \right_servo_angle[0]_i_9_n_0\,
      DI(0) => \right_servo_angle[0]_i_10_n_0\,
      O(3) => \NLW_right_servo_angle_reg[0]_i_4_O_UNCONNECTED\(3),
      O(2) => \right_servo_angle_reg[0]_i_4_n_5\,
      O(1) => \right_servo_angle_reg[0]_i_4_n_6\,
      O(0) => \right_servo_angle_reg[0]_i_4_n_7\,
      S(3) => '0',
      S(2) => \right_servo_angle[0]_i_11_n_0\,
      S(1) => \right_servo_angle[0]_i_12_n_0\,
      S(0) => \right_servo_angle[0]_i_13_n_0\
    );
\right_servo_angle_reg[0]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[0]_i_89_n_0\,
      CO(3) => \right_servo_angle_reg[0]_i_47_n_0\,
      CO(2) => \right_servo_angle_reg[0]_i_47_n_1\,
      CO(1) => \right_servo_angle_reg[0]_i_47_n_2\,
      CO(0) => \right_servo_angle_reg[0]_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[0]_i_90_n_0\,
      DI(2) => \right_servo_angle[0]_i_91_n_0\,
      DI(1) => \right_servo_angle[0]_i_92_n_0\,
      DI(0) => \right_servo_angle[0]_i_93_n_0\,
      O(3) => \right_servo_angle_reg[0]_i_47_n_4\,
      O(2) => \right_servo_angle_reg[0]_i_47_n_5\,
      O(1) => \right_servo_angle_reg[0]_i_47_n_6\,
      O(0) => \right_servo_angle_reg[0]_i_47_n_7\,
      S(3) => \right_servo_angle[0]_i_94_n_0\,
      S(2) => \right_servo_angle[0]_i_95_n_0\,
      S(1) => \right_servo_angle[0]_i_96_n_0\,
      S(0) => \right_servo_angle[0]_i_97_n_0\
    );
\right_servo_angle_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[0]_i_14_n_0\,
      CO(3) => \right_servo_angle_reg[0]_i_5_n_0\,
      CO(2) => \right_servo_angle_reg[0]_i_5_n_1\,
      CO(1) => \right_servo_angle_reg[0]_i_5_n_2\,
      CO(0) => \right_servo_angle_reg[0]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[0]_i_15_n_0\,
      DI(2) => \right_servo_angle[0]_i_16_n_0\,
      DI(1) => \right_servo_angle[0]_i_17_n_0\,
      DI(0) => \right_servo_angle[0]_i_18_n_0\,
      O(3 downto 0) => \NLW_right_servo_angle_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_servo_angle[0]_i_19_n_0\,
      S(2) => \right_servo_angle[0]_i_20_n_0\,
      S(1) => \right_servo_angle[0]_i_21_n_0\,
      S(0) => \right_servo_angle[0]_i_22_n_0\
    );
\right_servo_angle_reg[0]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[0]_i_98_n_0\,
      CO(3) => \right_servo_angle_reg[0]_i_56_n_0\,
      CO(2) => \right_servo_angle_reg[0]_i_56_n_1\,
      CO(1) => \right_servo_angle_reg[0]_i_56_n_2\,
      CO(0) => \right_servo_angle_reg[0]_i_56_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[0]_i_99_n_0\,
      DI(2) => \right_servo_angle[0]_i_100_n_0\,
      DI(1) => \right_servo_angle[0]_i_101_n_0\,
      DI(0) => \right_servo_angle[0]_i_102_n_0\,
      O(3) => \right_servo_angle_reg[0]_i_56_n_4\,
      O(2) => \right_servo_angle_reg[0]_i_56_n_5\,
      O(1) => \right_servo_angle_reg[0]_i_56_n_6\,
      O(0) => \right_servo_angle_reg[0]_i_56_n_7\,
      S(3) => \right_servo_angle[0]_i_103_n_0\,
      S(2) => \right_servo_angle[0]_i_104_n_0\,
      S(1) => \right_servo_angle[0]_i_105_n_0\,
      S(0) => \right_servo_angle[0]_i_106_n_0\
    );
\right_servo_angle_reg[0]_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[7]_i_5_n_0\,
      CO(3) => \right_servo_angle_reg[0]_i_57_n_0\,
      CO(2) => \right_servo_angle_reg[0]_i_57_n_1\,
      CO(1) => \right_servo_angle_reg[0]_i_57_n_2\,
      CO(0) => \right_servo_angle_reg[0]_i_57_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[0]_i_107_n_0\,
      DI(2) => \right_servo_angle[0]_i_108_n_0\,
      DI(1) => \right_servo_angle[0]_i_109_n_0\,
      DI(0) => \right_servo_angle[0]_i_110_n_0\,
      O(3) => \right_servo_angle_reg[0]_i_57_n_4\,
      O(2) => \right_servo_angle_reg[0]_i_57_n_5\,
      O(1) => \right_servo_angle_reg[0]_i_57_n_6\,
      O(0) => \right_servo_angle_reg[0]_i_57_n_7\,
      S(3) => \right_servo_angle[0]_i_111_n_0\,
      S(2) => \right_servo_angle[0]_i_112_n_0\,
      S(1) => \right_servo_angle[0]_i_113_n_0\,
      S(0) => \right_servo_angle[0]_i_114_n_0\
    );
\right_servo_angle_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[0]_i_24_n_0\,
      CO(3) => \right_servo_angle_reg[0]_i_8_n_0\,
      CO(2) => \right_servo_angle_reg[0]_i_8_n_1\,
      CO(1) => \right_servo_angle_reg[0]_i_8_n_2\,
      CO(0) => \right_servo_angle_reg[0]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[0]_i_25_n_0\,
      DI(2) => \right_servo_angle[0]_i_26_n_0\,
      DI(1) => \right_servo_angle[0]_i_27_n_0\,
      DI(0) => \right_servo_angle[0]_i_28_n_0\,
      O(3) => \right_servo_angle_reg[0]_i_8_n_4\,
      O(2) => \right_servo_angle_reg[0]_i_8_n_5\,
      O(1) => \right_servo_angle_reg[0]_i_8_n_6\,
      O(0) => \right_servo_angle_reg[0]_i_8_n_7\,
      S(3) => \right_servo_angle[0]_i_29_n_0\,
      S(2) => \right_servo_angle[0]_i_30_n_0\,
      S(1) => \right_servo_angle[0]_i_31_n_0\,
      S(0) => \right_servo_angle[0]_i_32_n_0\
    );
\right_servo_angle_reg[0]_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[0]_i_117_n_0\,
      CO(3) => \right_servo_angle_reg[0]_i_80_n_0\,
      CO(2) => \right_servo_angle_reg[0]_i_80_n_1\,
      CO(1) => \right_servo_angle_reg[0]_i_80_n_2\,
      CO(0) => \right_servo_angle_reg[0]_i_80_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[0]_i_118_n_0\,
      DI(2) => \right_servo_angle[0]_i_119_n_0\,
      DI(1) => \right_servo_angle[0]_i_120_n_0\,
      DI(0) => \right_servo_angle[0]_i_121_n_0\,
      O(3 downto 0) => \NLW_right_servo_angle_reg[0]_i_80_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_servo_angle[0]_i_122_n_0\,
      S(2) => \right_servo_angle[0]_i_123_n_0\,
      S(1) => \right_servo_angle[0]_i_124_n_0\,
      S(0) => \right_servo_angle[0]_i_125_n_0\
    );
\right_servo_angle_reg[0]_i_89\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[0]_i_126_n_0\,
      CO(3) => \right_servo_angle_reg[0]_i_89_n_0\,
      CO(2) => \right_servo_angle_reg[0]_i_89_n_1\,
      CO(1) => \right_servo_angle_reg[0]_i_89_n_2\,
      CO(0) => \right_servo_angle_reg[0]_i_89_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[0]_i_127_n_0\,
      DI(2) => \right_servo_angle[0]_i_128_n_0\,
      DI(1) => \right_servo_angle[0]_i_129_n_0\,
      DI(0) => \right_servo_angle[0]_i_130_n_0\,
      O(3) => \right_servo_angle_reg[0]_i_89_n_4\,
      O(2) => \right_servo_angle_reg[0]_i_89_n_5\,
      O(1) => \right_servo_angle_reg[0]_i_89_n_6\,
      O(0) => \right_servo_angle_reg[0]_i_89_n_7\,
      S(3) => \right_servo_angle[0]_i_131_n_0\,
      S(2) => \right_servo_angle[0]_i_132_n_0\,
      S(1) => \right_servo_angle[0]_i_133_n_0\,
      S(0) => \right_servo_angle[0]_i_134_n_0\
    );
\right_servo_angle_reg[0]_i_98\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[0]_i_135_n_0\,
      CO(3) => \right_servo_angle_reg[0]_i_98_n_0\,
      CO(2) => \right_servo_angle_reg[0]_i_98_n_1\,
      CO(1) => \right_servo_angle_reg[0]_i_98_n_2\,
      CO(0) => \right_servo_angle_reg[0]_i_98_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[0]_i_136_n_0\,
      DI(2) => \right_servo_angle[0]_i_137_n_0\,
      DI(1) => \right_servo_angle[0]_i_138_n_0\,
      DI(0) => \right_servo_angle[0]_i_139_n_0\,
      O(3) => \right_servo_angle_reg[0]_i_98_n_4\,
      O(2) => \right_servo_angle_reg[0]_i_98_n_5\,
      O(1) => \right_servo_angle_reg[0]_i_98_n_6\,
      O(0) => \right_servo_angle_reg[0]_i_98_n_7\,
      S(3) => \right_servo_angle[0]_i_140_n_0\,
      S(2) => \right_servo_angle[0]_i_141_n_0\,
      S(1) => \right_servo_angle[0]_i_142_n_0\,
      S(0) => \right_servo_angle[0]_i_143_n_0\
    );
\right_servo_angle_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clkSignal,
      CE => '1',
      CLR => Q(0),
      D => \right_servo_angle[1]_i_1_n_0\,
      Q => \axi_rdata_reg[7]_0\(1)
    );
\right_servo_angle_reg[1]_i_100\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \right_servo_angle_reg[1]_i_100_n_0\,
      CO(2) => \right_servo_angle_reg[1]_i_100_n_1\,
      CO(1) => \right_servo_angle_reg[1]_i_100_n_2\,
      CO(0) => \right_servo_angle_reg[1]_i_100_n_3\,
      CYINIT => \right_servo_angle[1]_i_146_n_0\,
      DI(3) => \right_servo_angle[1]_i_147_n_0\,
      DI(2 downto 0) => B"000",
      O(3) => \right_servo_angle_reg[1]_i_100_n_4\,
      O(2) => \right_servo_angle_reg[1]_i_100_n_5\,
      O(1) => \right_servo_angle_reg[1]_i_100_n_6\,
      O(0) => \right_servo_angle_reg[1]_i_100_n_7\,
      S(3) => count_right_val_reg(4),
      S(2) => \right_servo_angle[1]_i_148_n_0\,
      S(1) => \right_servo_angle[1]_i_149_n_0\,
      S(0) => \right_servo_angle[1]_i_150_n_0\
    );
\right_servo_angle_reg[1]_i_101\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \right_servo_angle_reg[1]_i_101_n_0\,
      CO(2) => \right_servo_angle_reg[1]_i_101_n_1\,
      CO(1) => \right_servo_angle_reg[1]_i_101_n_2\,
      CO(0) => \right_servo_angle_reg[1]_i_101_n_3\,
      CYINIT => \right_servo_angle[1]_i_146_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => right_servo_angle3(4 downto 1),
      S(3) => \right_servo_angle[1]_i_151_n_0\,
      S(2) => \right_servo_angle[1]_i_152_n_0\,
      S(1) => \right_servo_angle[1]_i_153_n_0\,
      S(0) => \right_servo_angle[1]_i_154_n_0\
    );
\right_servo_angle_reg[1]_i_102\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[1]_i_155_n_0\,
      CO(3) => \right_servo_angle_reg[1]_i_102_n_0\,
      CO(2) => \right_servo_angle_reg[1]_i_102_n_1\,
      CO(1) => \right_servo_angle_reg[1]_i_102_n_2\,
      CO(0) => \right_servo_angle_reg[1]_i_102_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[1]_i_156_n_0\,
      DI(2) => \right_servo_angle[1]_i_157_n_0\,
      DI(1) => \right_servo_angle[1]_i_158_n_0\,
      DI(0) => \right_servo_angle[1]_i_159_n_0\,
      O(3) => \right_servo_angle_reg[1]_i_102_n_4\,
      O(2) => \right_servo_angle_reg[1]_i_102_n_5\,
      O(1) => \right_servo_angle_reg[1]_i_102_n_6\,
      O(0) => \right_servo_angle_reg[1]_i_102_n_7\,
      S(3) => \right_servo_angle[1]_i_160_n_0\,
      S(2) => \right_servo_angle[1]_i_161_n_0\,
      S(1) => \right_servo_angle[1]_i_162_n_0\,
      S(0) => \right_servo_angle[1]_i_163_n_0\
    );
\right_servo_angle_reg[1]_i_111\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \right_servo_angle_reg[1]_i_111_n_0\,
      CO(2) => \right_servo_angle_reg[1]_i_111_n_1\,
      CO(1) => \right_servo_angle_reg[1]_i_111_n_2\,
      CO(0) => \right_servo_angle_reg[1]_i_111_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[1]_i_164_n_0\,
      DI(2) => \right_servo_angle[1]_i_165_n_0\,
      DI(1) => \right_servo_angle[1]_i_166_n_0\,
      DI(0) => '0',
      O(3) => \right_servo_angle_reg[1]_i_111_n_4\,
      O(2) => \right_servo_angle_reg[1]_i_111_n_5\,
      O(1) => \right_servo_angle_reg[1]_i_111_n_6\,
      O(0) => \right_servo_angle_reg[1]_i_111_n_7\,
      S(3) => \right_servo_angle[1]_i_167_n_0\,
      S(2) => \right_servo_angle[1]_i_168_n_0\,
      S(1) => \right_servo_angle[1]_i_169_n_0\,
      S(0) => \right_servo_angle[1]_i_170_n_0\
    );
\right_servo_angle_reg[1]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[1]_i_32_n_0\,
      CO(3) => \right_servo_angle_reg[1]_i_12_n_0\,
      CO(2) => \right_servo_angle_reg[1]_i_12_n_1\,
      CO(1) => \right_servo_angle_reg[1]_i_12_n_2\,
      CO(0) => \right_servo_angle_reg[1]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[1]_i_33_n_0\,
      DI(2) => \right_servo_angle[1]_i_34_n_0\,
      DI(1) => \right_servo_angle[1]_i_35_n_0\,
      DI(0) => \right_servo_angle[1]_i_36_n_0\,
      O(3 downto 0) => \NLW_right_servo_angle_reg[1]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_servo_angle[1]_i_37_n_0\,
      S(2) => \right_servo_angle[1]_i_38_n_0\,
      S(1) => \right_servo_angle[1]_i_39_n_0\,
      S(0) => \right_servo_angle[1]_i_40_n_0\
    );
\right_servo_angle_reg[1]_i_128\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[1]_i_171_n_0\,
      CO(3) => \right_servo_angle_reg[1]_i_128_n_0\,
      CO(2) => \right_servo_angle_reg[1]_i_128_n_1\,
      CO(1) => \right_servo_angle_reg[1]_i_128_n_2\,
      CO(0) => \right_servo_angle_reg[1]_i_128_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[1]_i_172_n_0\,
      DI(2) => \right_servo_angle[1]_i_173_n_0\,
      DI(1) => \right_servo_angle[1]_i_174_n_0\,
      DI(0) => \right_servo_angle[1]_i_175_n_0\,
      O(3 downto 0) => \NLW_right_servo_angle_reg[1]_i_128_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_servo_angle[1]_i_176_n_0\,
      S(2) => \right_servo_angle[1]_i_177_n_0\,
      S(1) => \right_servo_angle[1]_i_178_n_0\,
      S(0) => \right_servo_angle[1]_i_179_n_0\
    );
\right_servo_angle_reg[1]_i_137\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[1]_i_180_n_0\,
      CO(3) => \right_servo_angle_reg[1]_i_137_n_0\,
      CO(2) => \right_servo_angle_reg[1]_i_137_n_1\,
      CO(1) => \right_servo_angle_reg[1]_i_137_n_2\,
      CO(0) => \right_servo_angle_reg[1]_i_137_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[1]_i_181_n_0\,
      DI(2) => \right_servo_angle[1]_i_182_n_0\,
      DI(1) => \right_servo_angle[1]_i_183_n_0\,
      DI(0) => \right_servo_angle[1]_i_184_n_0\,
      O(3) => \right_servo_angle_reg[1]_i_137_n_4\,
      O(2) => \right_servo_angle_reg[1]_i_137_n_5\,
      O(1) => \right_servo_angle_reg[1]_i_137_n_6\,
      O(0) => \right_servo_angle_reg[1]_i_137_n_7\,
      S(3) => \right_servo_angle[1]_i_185_n_0\,
      S(2) => \right_servo_angle[1]_i_186_n_0\,
      S(1) => \right_servo_angle[1]_i_187_n_0\,
      S(0) => \right_servo_angle[1]_i_188_n_0\
    );
\right_servo_angle_reg[1]_i_155\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[1]_i_189_n_0\,
      CO(3) => \right_servo_angle_reg[1]_i_155_n_0\,
      CO(2) => \right_servo_angle_reg[1]_i_155_n_1\,
      CO(1) => \right_servo_angle_reg[1]_i_155_n_2\,
      CO(0) => \right_servo_angle_reg[1]_i_155_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[1]_i_190_n_0\,
      DI(2) => \right_servo_angle[1]_i_191_n_0\,
      DI(1) => \right_servo_angle[1]_i_192_n_0\,
      DI(0) => \right_servo_angle[1]_i_193_n_0\,
      O(3) => \right_servo_angle_reg[1]_i_155_n_4\,
      O(2) => \right_servo_angle_reg[1]_i_155_n_5\,
      O(1) => \right_servo_angle_reg[1]_i_155_n_6\,
      O(0) => \right_servo_angle_reg[1]_i_155_n_7\,
      S(3) => \right_servo_angle[1]_i_194_n_0\,
      S(2) => \right_servo_angle[1]_i_195_n_0\,
      S(1) => \right_servo_angle[1]_i_196_n_0\,
      S(0) => \right_servo_angle[1]_i_197_n_0\
    );
\right_servo_angle_reg[1]_i_171\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \right_servo_angle_reg[1]_i_171_n_0\,
      CO(2) => \right_servo_angle_reg[1]_i_171_n_1\,
      CO(1) => \right_servo_angle_reg[1]_i_171_n_2\,
      CO(0) => \right_servo_angle_reg[1]_i_171_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[1]_i_198_n_0\,
      DI(2) => \right_servo_angle[1]_i_199_n_0\,
      DI(1) => \right_servo_angle[1]_i_200_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_right_servo_angle_reg[1]_i_171_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_servo_angle[1]_i_201_n_0\,
      S(2) => \right_servo_angle[1]_i_202_n_0\,
      S(1) => \right_servo_angle[1]_i_203_n_0\,
      S(0) => \right_servo_angle[1]_i_204_n_0\
    );
\right_servo_angle_reg[1]_i_180\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[1]_i_205_n_0\,
      CO(3) => \right_servo_angle_reg[1]_i_180_n_0\,
      CO(2) => \right_servo_angle_reg[1]_i_180_n_1\,
      CO(1) => \right_servo_angle_reg[1]_i_180_n_2\,
      CO(0) => \right_servo_angle_reg[1]_i_180_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[1]_i_206_n_0\,
      DI(2) => \right_servo_angle[1]_i_207_n_0\,
      DI(1) => \right_servo_angle[1]_i_41_n_0\,
      DI(0) => \right_servo_angle[1]_i_208_n_0\,
      O(3) => \right_servo_angle_reg[1]_i_180_n_4\,
      O(2) => \right_servo_angle_reg[1]_i_180_n_5\,
      O(1) => \right_servo_angle_reg[1]_i_180_n_6\,
      O(0) => \right_servo_angle_reg[1]_i_180_n_7\,
      S(3) => \right_servo_angle[1]_i_209_n_0\,
      S(2) => \right_servo_angle[1]_i_210_n_0\,
      S(1) => \right_servo_angle[1]_i_211_n_0\,
      S(0) => \right_servo_angle[1]_i_212_n_0\
    );
\right_servo_angle_reg[1]_i_189\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[1]_i_213_n_0\,
      CO(3) => \right_servo_angle_reg[1]_i_189_n_0\,
      CO(2) => \right_servo_angle_reg[1]_i_189_n_1\,
      CO(1) => \right_servo_angle_reg[1]_i_189_n_2\,
      CO(0) => \right_servo_angle_reg[1]_i_189_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[1]_i_214_n_0\,
      DI(2) => \right_servo_angle[1]_i_215_n_0\,
      DI(1) => \right_servo_angle[1]_i_216_n_0\,
      DI(0) => \right_servo_angle[1]_i_217_n_0\,
      O(3) => \right_servo_angle_reg[1]_i_189_n_4\,
      O(2) => \right_servo_angle_reg[1]_i_189_n_5\,
      O(1) => \right_servo_angle_reg[1]_i_189_n_6\,
      O(0) => \right_servo_angle_reg[1]_i_189_n_7\,
      S(3) => \right_servo_angle[1]_i_218_n_0\,
      S(2) => \right_servo_angle[1]_i_219_n_0\,
      S(1) => \right_servo_angle[1]_i_220_n_0\,
      S(0) => \right_servo_angle[1]_i_221_n_0\
    );
\right_servo_angle_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[1]_i_3_n_0\,
      CO(3) => \right_servo_angle_reg[1]_i_2_n_0\,
      CO(2) => \right_servo_angle_reg[1]_i_2_n_1\,
      CO(1) => \right_servo_angle_reg[1]_i_2_n_2\,
      CO(0) => \right_servo_angle_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[1]_i_4_n_0\,
      DI(2) => \right_servo_angle[1]_i_5_n_0\,
      DI(1) => \right_servo_angle[1]_i_6_n_0\,
      DI(0) => \right_servo_angle[1]_i_7_n_0\,
      O(3) => \right_servo_angle_reg[1]_i_2_n_4\,
      O(2) => \right_servo_angle_reg[1]_i_2_n_5\,
      O(1 downto 0) => \NLW_right_servo_angle_reg[1]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => \right_servo_angle[1]_i_8_n_0\,
      S(2) => \right_servo_angle[1]_i_9_n_0\,
      S(1) => \right_servo_angle[1]_i_10_n_0\,
      S(0) => \right_servo_angle[1]_i_11_n_0\
    );
\right_servo_angle_reg[1]_i_205\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \right_servo_angle_reg[1]_i_205_n_0\,
      CO(2) => \right_servo_angle_reg[1]_i_205_n_1\,
      CO(1) => \right_servo_angle_reg[1]_i_205_n_2\,
      CO(0) => \right_servo_angle_reg[1]_i_205_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[1]_i_222_n_0\,
      DI(2) => \right_servo_angle[1]_i_223_n_0\,
      DI(1) => \right_servo_angle[1]_i_224_n_0\,
      DI(0) => '0',
      O(3) => \right_servo_angle_reg[1]_i_205_n_4\,
      O(2) => \right_servo_angle_reg[1]_i_205_n_5\,
      O(1) => \right_servo_angle_reg[1]_i_205_n_6\,
      O(0) => \right_servo_angle_reg[1]_i_205_n_7\,
      S(3) => \right_servo_angle[1]_i_225_n_0\,
      S(2) => \right_servo_angle[1]_i_226_n_0\,
      S(1) => \right_servo_angle[1]_i_227_n_0\,
      S(0) => \right_servo_angle[1]_i_228_n_0\
    );
\right_servo_angle_reg[1]_i_213\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[1]_i_229_n_0\,
      CO(3) => \right_servo_angle_reg[1]_i_213_n_0\,
      CO(2) => \right_servo_angle_reg[1]_i_213_n_1\,
      CO(1) => \right_servo_angle_reg[1]_i_213_n_2\,
      CO(0) => \right_servo_angle_reg[1]_i_213_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[1]_i_230_n_0\,
      DI(2) => \right_servo_angle[1]_i_231_n_0\,
      DI(1) => \right_servo_angle[1]_i_232_n_0\,
      DI(0) => \right_servo_angle[1]_i_233_n_0\,
      O(3) => \right_servo_angle_reg[1]_i_213_n_4\,
      O(2) => \right_servo_angle_reg[1]_i_213_n_5\,
      O(1) => \right_servo_angle_reg[1]_i_213_n_6\,
      O(0) => \NLW_right_servo_angle_reg[1]_i_213_O_UNCONNECTED\(0),
      S(3) => \right_servo_angle[1]_i_234_n_0\,
      S(2) => \right_servo_angle[1]_i_235_n_0\,
      S(1) => \right_servo_angle[1]_i_236_n_0\,
      S(0) => \right_servo_angle[1]_i_237_n_0\
    );
\right_servo_angle_reg[1]_i_229\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \right_servo_angle_reg[1]_i_229_n_0\,
      CO(2) => \right_servo_angle_reg[1]_i_229_n_1\,
      CO(1) => \right_servo_angle_reg[1]_i_229_n_2\,
      CO(0) => \right_servo_angle_reg[1]_i_229_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[1]_i_238_n_0\,
      DI(2 downto 0) => B"001",
      O(3 downto 0) => \NLW_right_servo_angle_reg[1]_i_229_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_servo_angle[1]_i_239_n_0\,
      S(2) => \right_servo_angle[1]_i_240_n_0\,
      S(1) => \right_servo_angle[1]_i_241_n_0\,
      S(0) => \right_servo_angle[1]_i_242_n_0\
    );
\right_servo_angle_reg[1]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[1]_i_45_n_0\,
      CO(3) => \right_servo_angle_reg[1]_i_25_n_0\,
      CO(2) => \right_servo_angle_reg[1]_i_25_n_1\,
      CO(1) => \right_servo_angle_reg[1]_i_25_n_2\,
      CO(0) => \right_servo_angle_reg[1]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[1]_i_52_n_0\,
      DI(2) => \right_servo_angle[1]_i_53_n_0\,
      DI(1) => \right_servo_angle[1]_i_54_n_0\,
      DI(0) => \right_servo_angle[1]_i_55_n_0\,
      O(3) => \right_servo_angle_reg[1]_i_25_n_4\,
      O(2) => \right_servo_angle_reg[1]_i_25_n_5\,
      O(1) => \right_servo_angle_reg[1]_i_25_n_6\,
      O(0) => \right_servo_angle_reg[1]_i_25_n_7\,
      S(3) => \right_servo_angle[1]_i_56_n_0\,
      S(2) => \right_servo_angle[1]_i_57_n_0\,
      S(1) => \right_servo_angle[1]_i_58_n_0\,
      S(0) => \right_servo_angle[1]_i_59_n_0\
    );
\right_servo_angle_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[1]_i_12_n_0\,
      CO(3) => \right_servo_angle_reg[1]_i_3_n_0\,
      CO(2) => \right_servo_angle_reg[1]_i_3_n_1\,
      CO(1) => \right_servo_angle_reg[1]_i_3_n_2\,
      CO(0) => \right_servo_angle_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[1]_i_13_n_0\,
      DI(2) => \right_servo_angle[1]_i_14_n_0\,
      DI(1) => \right_servo_angle[1]_i_15_n_0\,
      DI(0) => \right_servo_angle[1]_i_16_n_0\,
      O(3 downto 0) => \NLW_right_servo_angle_reg[1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_servo_angle[1]_i_17_n_0\,
      S(2) => \right_servo_angle[1]_i_18_n_0\,
      S(1) => \right_servo_angle[1]_i_19_n_0\,
      S(0) => \right_servo_angle[1]_i_20_n_0\
    );
\right_servo_angle_reg[1]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[1]_i_50_n_0\,
      CO(3) => \right_servo_angle_reg[1]_i_30_n_0\,
      CO(2) => \right_servo_angle_reg[1]_i_30_n_1\,
      CO(1) => \right_servo_angle_reg[1]_i_30_n_2\,
      CO(0) => \right_servo_angle_reg[1]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[1]_i_62_n_0\,
      DI(2) => \right_servo_angle[1]_i_63_n_0\,
      DI(1) => \right_servo_angle[1]_i_64_n_0\,
      DI(0) => \right_servo_angle[1]_i_65_n_0\,
      O(3) => \right_servo_angle_reg[1]_i_30_n_4\,
      O(2) => \right_servo_angle_reg[1]_i_30_n_5\,
      O(1) => \right_servo_angle_reg[1]_i_30_n_6\,
      O(0) => \right_servo_angle_reg[1]_i_30_n_7\,
      S(3) => \right_servo_angle[1]_i_66_n_0\,
      S(2) => \right_servo_angle[1]_i_67_n_0\,
      S(1) => \right_servo_angle[1]_i_68_n_0\,
      S(0) => \right_servo_angle[1]_i_69_n_0\
    );
\right_servo_angle_reg[1]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[1]_i_51_n_0\,
      CO(3) => \right_servo_angle_reg[1]_i_31_n_0\,
      CO(2) => \right_servo_angle_reg[1]_i_31_n_1\,
      CO(1) => \right_servo_angle_reg[1]_i_31_n_2\,
      CO(0) => \right_servo_angle_reg[1]_i_31_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[1]_i_70_n_0\,
      DI(2) => \right_servo_angle[1]_i_71_n_0\,
      DI(1) => \right_servo_angle[1]_i_72_n_0\,
      DI(0) => \right_servo_angle[1]_i_73_n_0\,
      O(3) => \right_servo_angle_reg[1]_i_31_n_4\,
      O(2) => \right_servo_angle_reg[1]_i_31_n_5\,
      O(1) => \right_servo_angle_reg[1]_i_31_n_6\,
      O(0) => \right_servo_angle_reg[1]_i_31_n_7\,
      S(3) => \right_servo_angle[1]_i_74_n_0\,
      S(2) => \right_servo_angle[1]_i_75_n_0\,
      S(1) => \right_servo_angle[1]_i_76_n_0\,
      S(0) => \right_servo_angle[1]_i_77_n_0\
    );
\right_servo_angle_reg[1]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[1]_i_78_n_0\,
      CO(3) => \right_servo_angle_reg[1]_i_32_n_0\,
      CO(2) => \right_servo_angle_reg[1]_i_32_n_1\,
      CO(1) => \right_servo_angle_reg[1]_i_32_n_2\,
      CO(0) => \right_servo_angle_reg[1]_i_32_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[1]_i_79_n_0\,
      DI(2) => \right_servo_angle[1]_i_80_n_0\,
      DI(1) => \right_servo_angle[1]_i_81_n_0\,
      DI(0) => \right_servo_angle[1]_i_82_n_0\,
      O(3 downto 0) => \NLW_right_servo_angle_reg[1]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_servo_angle[1]_i_83_n_0\,
      S(2) => \right_servo_angle[1]_i_84_n_0\,
      S(1) => \right_servo_angle[1]_i_85_n_0\,
      S(0) => \right_servo_angle[1]_i_86_n_0\
    );
\right_servo_angle_reg[1]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[1]_i_91_n_0\,
      CO(3) => \right_servo_angle_reg[1]_i_45_n_0\,
      CO(2) => \right_servo_angle_reg[1]_i_45_n_1\,
      CO(1) => \right_servo_angle_reg[1]_i_45_n_2\,
      CO(0) => \right_servo_angle_reg[1]_i_45_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[1]_i_92_n_0\,
      DI(2) => \right_servo_angle[1]_i_93_n_0\,
      DI(1) => \right_servo_angle[1]_i_94_n_0\,
      DI(0) => \right_servo_angle[1]_i_95_n_0\,
      O(3) => \right_servo_angle_reg[1]_i_45_n_4\,
      O(2) => \right_servo_angle_reg[1]_i_45_n_5\,
      O(1) => \right_servo_angle_reg[1]_i_45_n_6\,
      O(0) => \right_servo_angle_reg[1]_i_45_n_7\,
      S(3) => \right_servo_angle[1]_i_96_n_0\,
      S(2) => \right_servo_angle[1]_i_97_n_0\,
      S(1) => \right_servo_angle[1]_i_98_n_0\,
      S(0) => \right_servo_angle[1]_i_99_n_0\
    );
\right_servo_angle_reg[1]_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[1]_i_102_n_0\,
      CO(3) => \right_servo_angle_reg[1]_i_50_n_0\,
      CO(2) => \right_servo_angle_reg[1]_i_50_n_1\,
      CO(1) => \right_servo_angle_reg[1]_i_50_n_2\,
      CO(0) => \right_servo_angle_reg[1]_i_50_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[1]_i_103_n_0\,
      DI(2) => \right_servo_angle[1]_i_104_n_0\,
      DI(1) => \right_servo_angle[1]_i_105_n_0\,
      DI(0) => \right_servo_angle[1]_i_106_n_0\,
      O(3) => \right_servo_angle_reg[1]_i_50_n_4\,
      O(2) => \right_servo_angle_reg[1]_i_50_n_5\,
      O(1) => \right_servo_angle_reg[1]_i_50_n_6\,
      O(0) => \right_servo_angle_reg[1]_i_50_n_7\,
      S(3) => \right_servo_angle[1]_i_107_n_0\,
      S(2) => \right_servo_angle[1]_i_108_n_0\,
      S(1) => \right_servo_angle[1]_i_109_n_0\,
      S(0) => \right_servo_angle[1]_i_110_n_0\
    );
\right_servo_angle_reg[1]_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[1]_i_111_n_0\,
      CO(3) => \right_servo_angle_reg[1]_i_51_n_0\,
      CO(2) => \right_servo_angle_reg[1]_i_51_n_1\,
      CO(1) => \right_servo_angle_reg[1]_i_51_n_2\,
      CO(0) => \right_servo_angle_reg[1]_i_51_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[1]_i_112_n_0\,
      DI(2) => \right_servo_angle[1]_i_113_n_0\,
      DI(1) => \right_servo_angle[1]_i_114_n_0\,
      DI(0) => \right_servo_angle[1]_i_115_n_0\,
      O(3) => \right_servo_angle_reg[1]_i_51_n_4\,
      O(2) => \right_servo_angle_reg[1]_i_51_n_5\,
      O(1) => \right_servo_angle_reg[1]_i_51_n_6\,
      O(0) => \right_servo_angle_reg[1]_i_51_n_7\,
      S(3) => \right_servo_angle[1]_i_116_n_0\,
      S(2) => \right_servo_angle[1]_i_117_n_0\,
      S(1) => \right_servo_angle[1]_i_118_n_0\,
      S(0) => \right_servo_angle[1]_i_119_n_0\
    );
\right_servo_angle_reg[1]_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[1]_i_100_n_0\,
      CO(3) => \right_servo_angle_reg[1]_i_60_n_0\,
      CO(2) => \right_servo_angle_reg[1]_i_60_n_1\,
      CO(1) => \right_servo_angle_reg[1]_i_60_n_2\,
      CO(0) => \right_servo_angle_reg[1]_i_60_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[1]_i_120_n_0\,
      DI(2) => \right_servo_angle[1]_i_121_n_0\,
      DI(1) => \right_servo_angle[1]_i_122_n_0\,
      DI(0) => \right_servo_angle[1]_i_123_n_0\,
      O(3) => \right_servo_angle_reg[1]_i_60_n_4\,
      O(2) => \right_servo_angle_reg[1]_i_60_n_5\,
      O(1) => \right_servo_angle_reg[1]_i_60_n_6\,
      O(0) => \right_servo_angle_reg[1]_i_60_n_7\,
      S(3 downto 0) => count_right_val_reg(8 downto 5)
    );
\right_servo_angle_reg[1]_i_61\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[1]_i_101_n_0\,
      CO(3) => \right_servo_angle_reg[1]_i_61_n_0\,
      CO(2) => \right_servo_angle_reg[1]_i_61_n_1\,
      CO(1) => \right_servo_angle_reg[1]_i_61_n_2\,
      CO(0) => \right_servo_angle_reg[1]_i_61_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => right_servo_angle3(8 downto 5),
      S(3) => \right_servo_angle[1]_i_124_n_0\,
      S(2) => \right_servo_angle[1]_i_125_n_0\,
      S(1) => \right_servo_angle[1]_i_126_n_0\,
      S(0) => \right_servo_angle[1]_i_127_n_0\
    );
\right_servo_angle_reg[1]_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[1]_i_128_n_0\,
      CO(3) => \right_servo_angle_reg[1]_i_78_n_0\,
      CO(2) => \right_servo_angle_reg[1]_i_78_n_1\,
      CO(1) => \right_servo_angle_reg[1]_i_78_n_2\,
      CO(0) => \right_servo_angle_reg[1]_i_78_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[1]_i_129_n_0\,
      DI(2) => \right_servo_angle[1]_i_130_n_0\,
      DI(1) => \right_servo_angle[1]_i_131_n_0\,
      DI(0) => \right_servo_angle[1]_i_132_n_0\,
      O(3 downto 0) => \NLW_right_servo_angle_reg[1]_i_78_O_UNCONNECTED\(3 downto 0),
      S(3) => \right_servo_angle[1]_i_133_n_0\,
      S(2) => \right_servo_angle[1]_i_134_n_0\,
      S(1) => \right_servo_angle[1]_i_135_n_0\,
      S(0) => \right_servo_angle[1]_i_136_n_0\
    );
\right_servo_angle_reg[1]_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[1]_i_137_n_0\,
      CO(3) => \right_servo_angle_reg[1]_i_91_n_0\,
      CO(2) => \right_servo_angle_reg[1]_i_91_n_1\,
      CO(1) => \right_servo_angle_reg[1]_i_91_n_2\,
      CO(0) => \right_servo_angle_reg[1]_i_91_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[1]_i_138_n_0\,
      DI(2) => \right_servo_angle[1]_i_139_n_0\,
      DI(1) => \right_servo_angle[1]_i_140_n_0\,
      DI(0) => \right_servo_angle[1]_i_141_n_0\,
      O(3) => \right_servo_angle_reg[1]_i_91_n_4\,
      O(2) => \right_servo_angle_reg[1]_i_91_n_5\,
      O(1) => \right_servo_angle_reg[1]_i_91_n_6\,
      O(0) => \right_servo_angle_reg[1]_i_91_n_7\,
      S(3) => \right_servo_angle[1]_i_142_n_0\,
      S(2) => \right_servo_angle[1]_i_143_n_0\,
      S(1) => \right_servo_angle[1]_i_144_n_0\,
      S(0) => \right_servo_angle[1]_i_145_n_0\
    );
\right_servo_angle_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clkSignal,
      CE => '1',
      CLR => Q(0),
      D => \right_servo_angle[2]_i_1_n_0\,
      Q => \axi_rdata_reg[7]_0\(2)
    );
\right_servo_angle_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clkSignal,
      CE => '1',
      CLR => Q(0),
      D => \right_servo_angle[3]_i_1_n_0\,
      Q => \axi_rdata_reg[7]_0\(3)
    );
\right_servo_angle_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \right_servo_angle_reg[3]_i_3_n_0\,
      CO(2) => \right_servo_angle_reg[3]_i_3_n_1\,
      CO(1) => \right_servo_angle_reg[3]_i_3_n_2\,
      CO(0) => \right_servo_angle_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \right_servo_angle_reg[3]_i_3_n_4\,
      O(2) => \right_servo_angle_reg[3]_i_3_n_5\,
      O(1) => \right_servo_angle_reg[3]_i_3_n_6\,
      O(0) => \right_servo_angle_reg[3]_i_3_n_7\,
      S(3) => \right_servo_angle_reg[5]_i_3_n_6\,
      S(2) => \right_servo_angle_reg[5]_i_3_n_7\,
      S(1) => \right_servo_angle_reg[1]_i_2_n_4\,
      S(0) => \right_servo_angle[3]_i_5_n_0\
    );
\right_servo_angle_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clkSignal,
      CE => '1',
      CLR => Q(0),
      D => \right_servo_angle[4]_i_1_n_0\,
      Q => \axi_rdata_reg[7]_0\(4)
    );
\right_servo_angle_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clkSignal,
      CE => '1',
      CLR => Q(0),
      D => \right_servo_angle[5]_i_1_n_0\,
      Q => \axi_rdata_reg[7]_0\(5)
    );
\right_servo_angle_reg[5]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[1]_i_25_n_0\,
      CO(3) => \right_servo_angle_reg[5]_i_15_n_0\,
      CO(2) => \right_servo_angle_reg[5]_i_15_n_1\,
      CO(1) => \right_servo_angle_reg[5]_i_15_n_2\,
      CO(0) => \right_servo_angle_reg[5]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[5]_i_24_n_0\,
      DI(2) => \right_servo_angle[5]_i_25_n_0\,
      DI(1) => \right_servo_angle[5]_i_26_n_0\,
      DI(0) => \right_servo_angle[5]_i_27_n_0\,
      O(3) => \right_servo_angle_reg[5]_i_15_n_4\,
      O(2) => \right_servo_angle_reg[5]_i_15_n_5\,
      O(1) => \right_servo_angle_reg[5]_i_15_n_6\,
      O(0) => \right_servo_angle_reg[5]_i_15_n_7\,
      S(3) => \right_servo_angle[5]_i_28_n_0\,
      S(2) => \right_servo_angle[5]_i_29_n_0\,
      S(1) => \right_servo_angle[5]_i_30_n_0\,
      S(0) => \right_servo_angle[5]_i_31_n_0\
    );
\right_servo_angle_reg[5]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[1]_i_30_n_0\,
      CO(3) => \right_servo_angle_reg[5]_i_20_n_0\,
      CO(2) => \right_servo_angle_reg[5]_i_20_n_1\,
      CO(1) => \right_servo_angle_reg[5]_i_20_n_2\,
      CO(0) => \right_servo_angle_reg[5]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[5]_i_34_n_0\,
      DI(2) => \right_servo_angle[5]_i_35_n_0\,
      DI(1) => \right_servo_angle[5]_i_36_n_0\,
      DI(0) => \right_servo_angle[5]_i_37_n_0\,
      O(3) => \right_servo_angle_reg[5]_i_20_n_4\,
      O(2) => \right_servo_angle_reg[5]_i_20_n_5\,
      O(1) => \right_servo_angle_reg[5]_i_20_n_6\,
      O(0) => \right_servo_angle_reg[5]_i_20_n_7\,
      S(3) => \right_servo_angle[5]_i_38_n_0\,
      S(2) => \right_servo_angle[5]_i_39_n_0\,
      S(1) => \right_servo_angle[5]_i_40_n_0\,
      S(0) => \right_servo_angle[5]_i_41_n_0\
    );
\right_servo_angle_reg[5]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[1]_i_31_n_0\,
      CO(3) => \right_servo_angle_reg[5]_i_21_n_0\,
      CO(2) => \right_servo_angle_reg[5]_i_21_n_1\,
      CO(1) => \right_servo_angle_reg[5]_i_21_n_2\,
      CO(0) => \right_servo_angle_reg[5]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[5]_i_42_n_0\,
      DI(2) => \right_servo_angle[5]_i_43_n_0\,
      DI(1) => \right_servo_angle[5]_i_44_n_0\,
      DI(0) => \right_servo_angle[5]_i_45_n_0\,
      O(3) => \right_servo_angle_reg[5]_i_21_n_4\,
      O(2) => \right_servo_angle_reg[5]_i_21_n_5\,
      O(1) => \right_servo_angle_reg[5]_i_21_n_6\,
      O(0) => \right_servo_angle_reg[5]_i_21_n_7\,
      S(3) => \right_servo_angle[5]_i_46_n_0\,
      S(2) => \right_servo_angle[5]_i_47_n_0\,
      S(1) => \right_servo_angle[5]_i_48_n_0\,
      S(0) => \right_servo_angle[5]_i_49_n_0\
    );
\right_servo_angle_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[1]_i_2_n_0\,
      CO(3) => \right_servo_angle_reg[5]_i_3_n_0\,
      CO(2) => \right_servo_angle_reg[5]_i_3_n_1\,
      CO(1) => \right_servo_angle_reg[5]_i_3_n_2\,
      CO(0) => \right_servo_angle_reg[5]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[5]_i_4_n_0\,
      DI(2) => \right_servo_angle[5]_i_5_n_0\,
      DI(1) => \right_servo_angle[5]_i_6_n_0\,
      DI(0) => \right_servo_angle[5]_i_7_n_0\,
      O(3) => \right_servo_angle_reg[5]_i_3_n_4\,
      O(2) => \right_servo_angle_reg[5]_i_3_n_5\,
      O(1) => \right_servo_angle_reg[5]_i_3_n_6\,
      O(0) => \right_servo_angle_reg[5]_i_3_n_7\,
      S(3) => \right_servo_angle[5]_i_8_n_0\,
      S(2) => \right_servo_angle[5]_i_9_n_0\,
      S(1) => \right_servo_angle[5]_i_10_n_0\,
      S(0) => \right_servo_angle[5]_i_11_n_0\
    );
\right_servo_angle_reg[5]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[1]_i_60_n_0\,
      CO(3) => \right_servo_angle_reg[5]_i_32_n_0\,
      CO(2) => \right_servo_angle_reg[5]_i_32_n_1\,
      CO(1) => \right_servo_angle_reg[5]_i_32_n_2\,
      CO(0) => \right_servo_angle_reg[5]_i_32_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \right_servo_angle[5]_i_50_n_0\,
      DI(1 downto 0) => B"00",
      O(3) => \right_servo_angle_reg[5]_i_32_n_4\,
      O(2) => \right_servo_angle_reg[5]_i_32_n_5\,
      O(1) => \right_servo_angle_reg[5]_i_32_n_6\,
      O(0) => \right_servo_angle_reg[5]_i_32_n_7\,
      S(3) => \right_servo_angle[5]_i_51_n_0\,
      S(2) => count_right_val_reg(11),
      S(1) => \right_servo_angle[5]_i_52_n_0\,
      S(0) => \right_servo_angle[5]_i_53_n_0\
    );
\right_servo_angle_reg[5]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[1]_i_61_n_0\,
      CO(3) => \right_servo_angle_reg[5]_i_33_n_0\,
      CO(2) => \right_servo_angle_reg[5]_i_33_n_1\,
      CO(1) => \right_servo_angle_reg[5]_i_33_n_2\,
      CO(0) => \right_servo_angle_reg[5]_i_33_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => right_servo_angle3(12 downto 9),
      S(3) => \right_servo_angle[5]_i_54_n_0\,
      S(2) => \right_servo_angle[5]_i_55_n_0\,
      S(1) => \right_servo_angle[5]_i_56_n_0\,
      S(0) => \right_servo_angle[5]_i_57_n_0\
    );
\right_servo_angle_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clkSignal,
      CE => '1',
      CLR => Q(0),
      D => \right_servo_angle[6]_i_1_n_0\,
      Q => \axi_rdata_reg[7]_0\(6)
    );
\right_servo_angle_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clkSignal,
      CE => '1',
      CLR => Q(0),
      D => \right_servo_angle[7]_i_1_n_0\,
      Q => \axi_rdata_reg[7]_0\(7)
    );
\right_servo_angle_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[7]_i_8_n_0\,
      CO(3 downto 2) => \NLW_right_servo_angle_reg[7]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \right_servo_angle_reg[7]_i_2_n_2\,
      CO(0) => \right_servo_angle_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_right_servo_angle_reg[7]_i_2_O_UNCONNECTED\(3),
      O(2) => \right_servo_angle_reg[7]_i_2_n_5\,
      O(1) => \right_servo_angle_reg[7]_i_2_n_6\,
      O(0) => \right_servo_angle_reg[7]_i_2_n_7\,
      S(3) => '0',
      S(2) => \right_servo_angle[7]_i_9_n_0\,
      S(1) => \right_servo_angle[7]_i_10_n_0\,
      S(0) => \right_servo_angle[7]_i_11_n_0\
    );
\right_servo_angle_reg[7]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[7]_i_44_n_0\,
      CO(3 downto 1) => \NLW_right_servo_angle_reg[7]_i_24_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \right_servo_angle_reg[7]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_right_servo_angle_reg[7]_i_24_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => right_servo_angle3(30 downto 29),
      S(3 downto 2) => B"00",
      S(1) => \right_servo_angle[7]_i_45_n_0\,
      S(0) => \right_servo_angle[7]_i_46_n_0\
    );
\right_servo_angle_reg[7]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[7]_i_47_n_0\,
      CO(3) => \right_servo_angle_reg[7]_i_25_n_0\,
      CO(2) => \right_servo_angle_reg[7]_i_25_n_1\,
      CO(1) => \right_servo_angle_reg[7]_i_25_n_2\,
      CO(0) => \right_servo_angle_reg[7]_i_25_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \right_servo_angle_reg[7]_i_25_n_4\,
      O(2) => \right_servo_angle_reg[7]_i_25_n_5\,
      O(1) => \right_servo_angle_reg[7]_i_25_n_6\,
      O(0) => \right_servo_angle_reg[7]_i_25_n_7\,
      S(3) => \right_servo_angle[7]_i_48_n_0\,
      S(2) => \right_servo_angle[7]_i_49_n_0\,
      S(1) => \right_servo_angle[7]_i_50_n_0\,
      S(0) => \right_servo_angle[7]_i_51_n_0\
    );
\right_servo_angle_reg[7]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[7]_i_35_n_0\,
      CO(3) => \right_servo_angle_reg[7]_i_31_n_0\,
      CO(2) => \right_servo_angle_reg[7]_i_31_n_1\,
      CO(1) => \right_servo_angle_reg[7]_i_31_n_2\,
      CO(0) => \right_servo_angle_reg[7]_i_31_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \right_servo_angle[7]_i_53_n_0\,
      O(3) => \right_servo_angle_reg[7]_i_31_n_4\,
      O(2) => \right_servo_angle_reg[7]_i_31_n_5\,
      O(1) => \right_servo_angle_reg[7]_i_31_n_6\,
      O(0) => \right_servo_angle_reg[7]_i_31_n_7\,
      S(3) => \right_servo_angle[7]_i_54_n_0\,
      S(2) => \right_servo_angle[7]_i_55_n_0\,
      S(1) => \right_servo_angle[7]_i_56_n_0\,
      S(0) => \right_servo_angle[7]_i_57_n_0\
    );
\right_servo_angle_reg[7]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[7]_i_38_n_0\,
      CO(3) => \right_servo_angle_reg[7]_i_32_n_0\,
      CO(2) => \right_servo_angle_reg[7]_i_32_n_1\,
      CO(1) => \right_servo_angle_reg[7]_i_32_n_2\,
      CO(0) => \right_servo_angle_reg[7]_i_32_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[7]_i_58_n_0\,
      DI(2) => \right_servo_angle[7]_i_59_n_0\,
      DI(1) => \right_servo_angle[7]_i_60_n_0\,
      DI(0) => \right_servo_angle[7]_i_61_n_0\,
      O(3) => \right_servo_angle_reg[7]_i_32_n_4\,
      O(2) => \right_servo_angle_reg[7]_i_32_n_5\,
      O(1) => \right_servo_angle_reg[7]_i_32_n_6\,
      O(0) => \right_servo_angle_reg[7]_i_32_n_7\,
      S(3) => \right_servo_angle[7]_i_62_n_0\,
      S(2) => \right_servo_angle[7]_i_63_n_0\,
      S(1) => \right_servo_angle[7]_i_64_n_0\,
      S(0) => \right_servo_angle[7]_i_65_n_0\
    );
\right_servo_angle_reg[7]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[5]_i_20_n_0\,
      CO(3) => \NLW_right_servo_angle_reg[7]_i_33_CO_UNCONNECTED\(3),
      CO(2) => \right_servo_angle_reg[7]_i_33_n_1\,
      CO(1) => \NLW_right_servo_angle_reg[7]_i_33_CO_UNCONNECTED\(1),
      CO(0) => \right_servo_angle_reg[7]_i_33_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \right_servo_angle[7]_i_66_n_0\,
      DI(0) => \right_servo_angle[7]_i_67_n_0\,
      O(3 downto 2) => \NLW_right_servo_angle_reg[7]_i_33_O_UNCONNECTED\(3 downto 2),
      O(1) => \right_servo_angle_reg[7]_i_33_n_6\,
      O(0) => \right_servo_angle_reg[7]_i_33_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \right_servo_angle[7]_i_68_n_0\,
      S(0) => \right_servo_angle[7]_i_69_n_0\
    );
\right_servo_angle_reg[7]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[5]_i_15_n_0\,
      CO(3) => \right_servo_angle_reg[7]_i_35_n_0\,
      CO(2) => \right_servo_angle_reg[7]_i_35_n_1\,
      CO(1) => \right_servo_angle_reg[7]_i_35_n_2\,
      CO(0) => \right_servo_angle_reg[7]_i_35_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[7]_i_70_n_0\,
      DI(2) => \right_servo_angle[7]_i_71_n_0\,
      DI(1) => \right_servo_angle[7]_i_72_n_0\,
      DI(0) => \right_servo_angle[7]_i_73_n_0\,
      O(3) => \right_servo_angle_reg[7]_i_35_n_4\,
      O(2) => \right_servo_angle_reg[7]_i_35_n_5\,
      O(1) => \right_servo_angle_reg[7]_i_35_n_6\,
      O(0) => \right_servo_angle_reg[7]_i_35_n_7\,
      S(3) => \right_servo_angle[7]_i_74_n_0\,
      S(2) => \right_servo_angle[7]_i_75_n_0\,
      S(1) => \right_servo_angle[7]_i_76_n_0\,
      S(0) => \right_servo_angle[7]_i_77_n_0\
    );
\right_servo_angle_reg[7]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[5]_i_21_n_0\,
      CO(3) => \right_servo_angle_reg[7]_i_38_n_0\,
      CO(2) => \right_servo_angle_reg[7]_i_38_n_1\,
      CO(1) => \right_servo_angle_reg[7]_i_38_n_2\,
      CO(0) => \right_servo_angle_reg[7]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[7]_i_80_n_0\,
      DI(2) => \right_servo_angle[7]_i_81_n_0\,
      DI(1) => \right_servo_angle[7]_i_82_n_0\,
      DI(0) => \right_servo_angle[7]_i_83_n_0\,
      O(3) => \right_servo_angle_reg[7]_i_38_n_4\,
      O(2) => \right_servo_angle_reg[7]_i_38_n_5\,
      O(1) => \right_servo_angle_reg[7]_i_38_n_6\,
      O(0) => \right_servo_angle_reg[7]_i_38_n_7\,
      S(3) => \right_servo_angle[7]_i_84_n_0\,
      S(2) => \right_servo_angle[7]_i_85_n_0\,
      S(1) => \right_servo_angle[7]_i_86_n_0\,
      S(0) => \right_servo_angle[7]_i_87_n_0\
    );
\right_servo_angle_reg[7]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[7]_i_89_n_0\,
      CO(3) => \right_servo_angle_reg[7]_i_44_n_0\,
      CO(2) => \right_servo_angle_reg[7]_i_44_n_1\,
      CO(1) => \right_servo_angle_reg[7]_i_44_n_2\,
      CO(0) => \right_servo_angle_reg[7]_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => right_servo_angle3(28 downto 25),
      S(3) => \right_servo_angle[7]_i_90_n_0\,
      S(2) => \right_servo_angle[7]_i_91_n_0\,
      S(1) => \right_servo_angle[7]_i_92_n_0\,
      S(0) => \right_servo_angle[7]_i_93_n_0\
    );
\right_servo_angle_reg[7]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[7]_i_78_n_0\,
      CO(3) => \right_servo_angle_reg[7]_i_47_n_0\,
      CO(2) => \right_servo_angle_reg[7]_i_47_n_1\,
      CO(1) => \right_servo_angle_reg[7]_i_47_n_2\,
      CO(0) => \right_servo_angle_reg[7]_i_47_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \right_servo_angle[7]_i_94_n_0\,
      O(3) => \right_servo_angle_reg[7]_i_47_n_4\,
      O(2) => \right_servo_angle_reg[7]_i_47_n_5\,
      O(1) => \right_servo_angle_reg[7]_i_47_n_6\,
      O(0) => \right_servo_angle_reg[7]_i_47_n_7\,
      S(3) => \right_servo_angle[7]_i_95_n_0\,
      S(2) => \right_servo_angle[7]_i_96_n_0\,
      S(1) => \right_servo_angle[7]_i_97_n_0\,
      S(0) => count_right_val_reg(17)
    );
\right_servo_angle_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[5]_i_3_n_0\,
      CO(3) => \right_servo_angle_reg[7]_i_5_n_0\,
      CO(2) => \right_servo_angle_reg[7]_i_5_n_1\,
      CO(1) => \right_servo_angle_reg[7]_i_5_n_2\,
      CO(0) => \right_servo_angle_reg[7]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[7]_i_16_n_0\,
      DI(2) => \right_servo_angle[7]_i_17_n_0\,
      DI(1) => \right_servo_angle[7]_i_18_n_0\,
      DI(0) => \right_servo_angle[7]_i_19_n_0\,
      O(3) => \right_servo_angle_reg[7]_i_5_n_4\,
      O(2) => \right_servo_angle_reg[7]_i_5_n_5\,
      O(1) => \right_servo_angle_reg[7]_i_5_n_6\,
      O(0) => \right_servo_angle_reg[7]_i_5_n_7\,
      S(3) => \right_servo_angle[7]_i_20_n_0\,
      S(2) => \right_servo_angle[7]_i_21_n_0\,
      S(1) => \right_servo_angle[7]_i_22_n_0\,
      S(0) => \right_servo_angle[7]_i_23_n_0\
    );
\right_servo_angle_reg[7]_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[7]_i_79_n_0\,
      CO(3) => \right_servo_angle_reg[7]_i_52_n_0\,
      CO(2) => \right_servo_angle_reg[7]_i_52_n_1\,
      CO(1) => \right_servo_angle_reg[7]_i_52_n_2\,
      CO(0) => \right_servo_angle_reg[7]_i_52_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => right_servo_angle3(20 downto 17),
      S(3) => \right_servo_angle[7]_i_98_n_0\,
      S(2) => \right_servo_angle[7]_i_99_n_0\,
      S(1) => \right_servo_angle[7]_i_100_n_0\,
      S(0) => \right_servo_angle[7]_i_101_n_0\
    );
\right_servo_angle_reg[7]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[3]_i_3_n_0\,
      CO(3) => \NLW_right_servo_angle_reg[7]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \right_servo_angle_reg[7]_i_7_n_1\,
      CO(1) => \right_servo_angle_reg[7]_i_7_n_2\,
      CO(0) => \right_servo_angle_reg[7]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \right_servo_angle_reg[7]_i_7_n_4\,
      O(2) => \right_servo_angle_reg[7]_i_7_n_5\,
      O(1) => \right_servo_angle_reg[7]_i_7_n_6\,
      O(0) => \right_servo_angle_reg[7]_i_7_n_7\,
      S(3) => \right_servo_angle_reg[7]_i_5_n_6\,
      S(2) => \right_servo_angle_reg[7]_i_5_n_7\,
      S(1) => \right_servo_angle_reg[5]_i_3_n_4\,
      S(0) => \right_servo_angle_reg[5]_i_3_n_5\
    );
\right_servo_angle_reg[7]_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[5]_i_32_n_0\,
      CO(3) => \right_servo_angle_reg[7]_i_78_n_0\,
      CO(2) => \right_servo_angle_reg[7]_i_78_n_1\,
      CO(1) => \right_servo_angle_reg[7]_i_78_n_2\,
      CO(0) => \right_servo_angle_reg[7]_i_78_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \right_servo_angle[7]_i_109_n_0\,
      DI(0) => '0',
      O(3) => \right_servo_angle_reg[7]_i_78_n_4\,
      O(2) => \right_servo_angle_reg[7]_i_78_n_5\,
      O(1) => \right_servo_angle_reg[7]_i_78_n_6\,
      O(0) => \right_servo_angle_reg[7]_i_78_n_7\,
      S(3) => \right_servo_angle[7]_i_110_n_0\,
      S(2) => \right_servo_angle[7]_i_111_n_0\,
      S(1) => count_right_val_reg(14),
      S(0) => \right_servo_angle[7]_i_112_n_0\
    );
\right_servo_angle_reg[7]_i_79\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[5]_i_33_n_0\,
      CO(3) => \right_servo_angle_reg[7]_i_79_n_0\,
      CO(2) => \right_servo_angle_reg[7]_i_79_n_1\,
      CO(1) => \right_servo_angle_reg[7]_i_79_n_2\,
      CO(0) => \right_servo_angle_reg[7]_i_79_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => right_servo_angle3(16 downto 13),
      S(3) => \right_servo_angle[7]_i_113_n_0\,
      S(2) => \right_servo_angle[7]_i_114_n_0\,
      S(1) => \right_servo_angle[7]_i_115_n_0\,
      S(0) => \right_servo_angle[7]_i_116_n_0\
    );
\right_servo_angle_reg[7]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[7]_i_25_n_0\,
      CO(3) => \right_servo_angle_reg[7]_i_8_n_0\,
      CO(2) => \right_servo_angle_reg[7]_i_8_n_1\,
      CO(1) => \right_servo_angle_reg[7]_i_8_n_2\,
      CO(0) => \right_servo_angle_reg[7]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \right_servo_angle_reg[7]_i_8_n_4\,
      O(2) => \right_servo_angle_reg[7]_i_8_n_5\,
      O(1) => \right_servo_angle_reg[7]_i_8_n_6\,
      O(0) => \right_servo_angle_reg[7]_i_8_n_7\,
      S(3) => \right_servo_angle[7]_i_26_n_0\,
      S(2) => \right_servo_angle[7]_i_27_n_0\,
      S(1) => \right_servo_angle[7]_i_28_n_0\,
      S(0) => \right_servo_angle[7]_i_29_n_0\
    );
\right_servo_angle_reg[7]_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[7]_i_32_n_0\,
      CO(3) => \right_servo_angle_reg[7]_i_88_n_0\,
      CO(2) => \right_servo_angle_reg[7]_i_88_n_1\,
      CO(1) => \right_servo_angle_reg[7]_i_88_n_2\,
      CO(0) => \right_servo_angle_reg[7]_i_88_n_3\,
      CYINIT => '0',
      DI(3) => \right_servo_angle[7]_i_117_n_0\,
      DI(2) => \right_servo_angle[7]_i_118_n_0\,
      DI(1) => \right_servo_angle[7]_i_119_n_0\,
      DI(0) => \right_servo_angle[7]_i_120_n_0\,
      O(3) => \right_servo_angle_reg[7]_i_88_n_4\,
      O(2) => \right_servo_angle_reg[7]_i_88_n_5\,
      O(1) => \right_servo_angle_reg[7]_i_88_n_6\,
      O(0) => \right_servo_angle_reg[7]_i_88_n_7\,
      S(3) => \right_servo_angle[7]_i_121_n_0\,
      S(2) => \right_servo_angle[7]_i_122_n_0\,
      S(1) => \right_servo_angle[7]_i_123_n_0\,
      S(0) => \right_servo_angle[7]_i_124_n_0\
    );
\right_servo_angle_reg[7]_i_89\: unisim.vcomponents.CARRY4
     port map (
      CI => \right_servo_angle_reg[7]_i_52_n_0\,
      CO(3) => \right_servo_angle_reg[7]_i_89_n_0\,
      CO(2) => \right_servo_angle_reg[7]_i_89_n_1\,
      CO(1) => \right_servo_angle_reg[7]_i_89_n_2\,
      CO(0) => \right_servo_angle_reg[7]_i_89_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => right_servo_angle3(24 downto 21),
      S(3) => \right_servo_angle[7]_i_125_n_0\,
      S(2) => \right_servo_angle[7]_i_126_n_0\,
      S(1) => \right_servo_angle[7]_i_127_n_0\,
      S(0) => \right_servo_angle[7]_i_128_n_0\
    );
uut: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clkFreqDivider
     port map (
      CLK => clkSignal,
      Q(0) => Q(0),
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SideServos_v1_0_S00_AXI is
  port (
    s00_pwm_left : out STD_LOGIC;
    s00_pwm_right : out STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_left_val_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_right_val_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_left_val_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_right_val_reg[31]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_left_val_reg[31]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_left_val_reg[31]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_11\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_left_val_reg[31]_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_14\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_15\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_right_val_reg[31]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_right_val_reg[31]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_9\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_right_val_reg[31]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_14\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_right_val_reg[31]_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_16\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_17\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_18\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    leftServo2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    leftServo2_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rightServo2_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    leftServo2_4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_10 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    leftServo2_13 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    leftServo2_14 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_15 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_16 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_17 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_18 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_19 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_20 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_21 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_22 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rightServo2_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rightServo2_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rightServo2_6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_10 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_12 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_13 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rightServo2_15 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rightServo2_16 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_17 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_18 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_19 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_20 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_21 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_22 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_23 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_24 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SideServos_v1_0_S00_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SideServos_v1_0_S00_AXI is
  signal SideServos_n_0 : STD_LOGIC;
  signal SideServos_n_1 : STD_LOGIC;
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[4]_i_1_n_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal left_servo_angle : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reg_data_out__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal right_servo_angle : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s00_axi_arready\ : STD_LOGIC;
  signal \^s00_axi_awready\ : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal \^s00_axi_wready\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal slv_reg0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \slv_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg4[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg_rden : STD_LOGIC;
  signal \slv_reg_wren__2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \axi_awaddr[2]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of axi_awready_i_2 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair47";
begin
  s00_axi_arready <= \^s00_axi_arready\;
  s00_axi_awready <= \^s00_axi_awready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
  s00_axi_wready <= \^s00_axi_wready\;
SideServos: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_servos
     port map (
      DI(0) => DI(0),
      E(0) => SideServos_n_0,
      O(0) => O(0),
      Q(0) => slv_reg0(0),
      S(0) => S(0),
      SR(0) => SideServos_n_1,
      axi_awready_reg => \^s00_axi_awready\,
      \axi_rdata_reg[7]\(7 downto 0) => left_servo_angle(7 downto 0),
      \axi_rdata_reg[7]_0\(7 downto 0) => right_servo_angle(7 downto 0),
      axi_wready_reg => \^s00_axi_wready\,
      \count_left_val_reg[0]_0\(3 downto 0) => \count_left_val_reg[0]\(3 downto 0),
      \count_left_val_reg[0]_1\(3 downto 0) => \count_left_val_reg[0]_0\(3 downto 0),
      \count_left_val_reg[31]_0\(0) => \count_left_val_reg[31]\(0),
      \count_left_val_reg[31]_1\(3 downto 0) => \count_left_val_reg[31]_0\(3 downto 0),
      \count_left_val_reg[31]_10\(3 downto 0) => \count_left_val_reg[31]_9\(3 downto 0),
      \count_left_val_reg[31]_11\(3 downto 0) => \count_left_val_reg[31]_10\(3 downto 0),
      \count_left_val_reg[31]_12\(1 downto 0) => \count_left_val_reg[31]_11\(1 downto 0),
      \count_left_val_reg[31]_13\(3 downto 0) => \count_left_val_reg[31]_12\(3 downto 0),
      \count_left_val_reg[31]_14\(3 downto 0) => \count_left_val_reg[31]_13\(3 downto 0),
      \count_left_val_reg[31]_15\(3 downto 0) => \count_left_val_reg[31]_14\(3 downto 0),
      \count_left_val_reg[31]_16\(2 downto 0) => \count_left_val_reg[31]_15\(2 downto 0),
      \count_left_val_reg[31]_2\(3 downto 0) => \count_left_val_reg[31]_1\(3 downto 0),
      \count_left_val_reg[31]_3\(2 downto 0) => \count_left_val_reg[31]_2\(2 downto 0),
      \count_left_val_reg[31]_4\(3 downto 0) => \count_left_val_reg[31]_3\(3 downto 0),
      \count_left_val_reg[31]_5\(3 downto 0) => \count_left_val_reg[31]_4\(3 downto 0),
      \count_left_val_reg[31]_6\(3 downto 0) => \count_left_val_reg[31]_5\(3 downto 0),
      \count_left_val_reg[31]_7\(2 downto 0) => \count_left_val_reg[31]_6\(2 downto 0),
      \count_left_val_reg[31]_8\(3 downto 0) => \count_left_val_reg[31]_7\(3 downto 0),
      \count_left_val_reg[31]_9\(3 downto 0) => \count_left_val_reg[31]_8\(3 downto 0),
      \count_right_val_reg[31]_0\(0) => \count_right_val_reg[31]\(0),
      \count_right_val_reg[31]_1\(3 downto 0) => \count_right_val_reg[31]_0\(3 downto 0),
      \count_right_val_reg[31]_10\(2 downto 0) => \count_right_val_reg[31]_9\(2 downto 0),
      \count_right_val_reg[31]_11\(3 downto 0) => \count_right_val_reg[31]_10\(3 downto 0),
      \count_right_val_reg[31]_12\(3 downto 0) => \count_right_val_reg[31]_11\(3 downto 0),
      \count_right_val_reg[31]_13\(3 downto 0) => \count_right_val_reg[31]_12\(3 downto 0),
      \count_right_val_reg[31]_14\(3 downto 0) => \count_right_val_reg[31]_13\(3 downto 0),
      \count_right_val_reg[31]_15\(1 downto 0) => \count_right_val_reg[31]_14\(1 downto 0),
      \count_right_val_reg[31]_16\(3 downto 0) => \count_right_val_reg[31]_15\(3 downto 0),
      \count_right_val_reg[31]_17\(3 downto 0) => \count_right_val_reg[31]_16\(3 downto 0),
      \count_right_val_reg[31]_18\(3 downto 0) => \count_right_val_reg[31]_17\(3 downto 0),
      \count_right_val_reg[31]_19\(2 downto 0) => \count_right_val_reg[31]_18\(2 downto 0),
      \count_right_val_reg[31]_2\(0) => \count_right_val_reg[31]_1\(0),
      \count_right_val_reg[31]_3\(3 downto 0) => \count_right_val_reg[31]_2\(3 downto 0),
      \count_right_val_reg[31]_4\(3 downto 0) => \count_right_val_reg[31]_3\(3 downto 0),
      \count_right_val_reg[31]_5\(3 downto 0) => \count_right_val_reg[31]_4\(3 downto 0),
      \count_right_val_reg[31]_6\(2 downto 0) => \count_right_val_reg[31]_5\(2 downto 0),
      \count_right_val_reg[31]_7\(3 downto 0) => \count_right_val_reg[31]_6\(3 downto 0),
      \count_right_val_reg[31]_8\(3 downto 0) => \count_right_val_reg[31]_7\(3 downto 0),
      \count_right_val_reg[31]_9\(3 downto 0) => \count_right_val_reg[31]_8\(3 downto 0),
      leftServo2_0(1 downto 0) => leftServo2(1 downto 0),
      leftServo2_1(3 downto 0) => leftServo2_0(3 downto 0),
      leftServo2_10(3 downto 0) => leftServo2_9(3 downto 0),
      leftServo2_11(3 downto 0) => leftServo2_10(3 downto 0),
      leftServo2_12(3 downto 0) => leftServo2_11(3 downto 0),
      leftServo2_13(0) => leftServo2_12(0),
      leftServo2_14(1 downto 0) => leftServo2_13(1 downto 0),
      leftServo2_15(3 downto 0) => leftServo2_14(3 downto 0),
      leftServo2_16(3 downto 0) => leftServo2_15(3 downto 0),
      leftServo2_17(3 downto 0) => leftServo2_16(3 downto 0),
      leftServo2_18(3 downto 0) => leftServo2_17(3 downto 0),
      leftServo2_19(3 downto 0) => leftServo2_18(3 downto 0),
      leftServo2_2(3 downto 0) => leftServo2_1(3 downto 0),
      leftServo2_20(3 downto 0) => leftServo2_19(3 downto 0),
      leftServo2_21(3 downto 0) => leftServo2_20(3 downto 0),
      leftServo2_22(3 downto 0) => leftServo2_21(3 downto 0),
      leftServo2_23(3 downto 0) => leftServo2_22(3 downto 0),
      leftServo2_24(0) => leftServo2_23(0),
      leftServo2_3(3 downto 0) => leftServo2_2(3 downto 0),
      leftServo2_4(3 downto 0) => leftServo2_3(3 downto 0),
      leftServo2_5(3 downto 0) => leftServo2_4(3 downto 0),
      leftServo2_6(3 downto 0) => leftServo2_5(3 downto 0),
      leftServo2_7(3 downto 0) => leftServo2_6(3 downto 0),
      leftServo2_8(3 downto 0) => leftServo2_7(3 downto 0),
      leftServo2_9(3 downto 0) => leftServo2_8(3 downto 0),
      p_0_in(2 downto 0) => p_0_in(2 downto 0),
      rightServo2_0(1 downto 0) => rightServo2(1 downto 0),
      rightServo2_1(3 downto 0) => rightServo2_0(3 downto 0),
      rightServo2_10(3 downto 0) => rightServo2_9(3 downto 0),
      rightServo2_11(3 downto 0) => rightServo2_10(3 downto 0),
      rightServo2_12(3 downto 0) => rightServo2_11(3 downto 0),
      rightServo2_13(3 downto 0) => rightServo2_12(3 downto 0),
      rightServo2_14(3 downto 0) => rightServo2_13(3 downto 0),
      rightServo2_15(0) => rightServo2_14(0),
      rightServo2_16(1 downto 0) => rightServo2_15(1 downto 0),
      rightServo2_17(3 downto 0) => rightServo2_16(3 downto 0),
      rightServo2_18(3 downto 0) => rightServo2_17(3 downto 0),
      rightServo2_19(3 downto 0) => rightServo2_18(3 downto 0),
      rightServo2_2(3 downto 0) => rightServo2_1(3 downto 0),
      rightServo2_20(3 downto 0) => rightServo2_19(3 downto 0),
      rightServo2_21(3 downto 0) => rightServo2_20(3 downto 0),
      rightServo2_22(3 downto 0) => rightServo2_21(3 downto 0),
      rightServo2_23(3 downto 0) => rightServo2_22(3 downto 0),
      rightServo2_24(3 downto 0) => rightServo2_23(3 downto 0),
      rightServo2_25(3 downto 0) => rightServo2_24(3 downto 0),
      rightServo2_26(0) => rightServo2_25(0),
      rightServo2_3(3 downto 0) => rightServo2_2(3 downto 0),
      rightServo2_4(3 downto 0) => rightServo2_3(3 downto 0),
      rightServo2_5(0) => rightServo2_4(0),
      rightServo2_6(0) => rightServo2_5(0),
      rightServo2_7(3 downto 0) => rightServo2_6(3 downto 0),
      rightServo2_8(3 downto 0) => rightServo2_7(3 downto 0),
      rightServo2_9(3 downto 0) => rightServo2_8(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_wdata(6 downto 0) => s00_axi_wdata(6 downto 0),
      s00_axi_wstrb(0) => s00_axi_wstrb(0),
      s00_axi_wvalid => s00_axi_wvalid,
      s00_pwm_left => s00_pwm_left,
      s00_pwm_right => s00_pwm_right,
      \slv_reg_wren__2\ => \slv_reg_wren__2\
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_arready\,
      I3 => sel0(0),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(1),
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_arready\,
      I3 => sel0(1),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(2),
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_arready\,
      I3 => sel0(2),
      O => \axi_araddr[4]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => sel0(0),
      S => SideServos_n_1
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => sel0(1),
      S => SideServos_n_1
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[4]_i_1_n_0\,
      Q => sel0(2),
      S => SideServos_n_1
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^s00_axi_arready\,
      R => SideServos_n_1
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s00_axi_awaddr(0),
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => \^s00_axi_awready\,
      I4 => p_0_in(0),
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s00_axi_awaddr(1),
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => \^s00_axi_awready\,
      I4 => p_0_in(1),
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s00_axi_awaddr(2),
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => \^s00_axi_awready\,
      I4 => p_0_in(2),
      O => \axi_awaddr[4]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => p_0_in(0),
      R => SideServos_n_1
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => p_0_in(1),
      R => SideServos_n_1
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[4]_i_1_n_0\,
      Q => p_0_in(2),
      R => SideServos_n_1
    );
axi_awready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awvalid,
      I2 => \^s00_axi_awready\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s00_axi_awready\,
      R => SideServos_n_1
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => \^s00_axi_awready\,
      I2 => \^s00_axi_wready\,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => SideServos_n_1
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A3A0A"
    )
        port map (
      I0 => \axi_rdata[0]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg4(0),
      I4 => sel0(0),
      O => \reg_data_out__0\(0)
    );
\axi_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => right_servo_angle(0),
      I1 => left_servo_angle(0),
      I2 => sel0(1),
      I3 => slv_reg1(0),
      I4 => sel0(0),
      I5 => slv_reg0(0),
      O => \axi_rdata[0]_i_2_n_0\
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A0F0C000C"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[10]\,
      I1 => \slv_reg0_reg_n_0_[10]\,
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => slv_reg4(10),
      I5 => sel0(0),
      O => \reg_data_out__0\(10)
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A0F0C000C"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[11]\,
      I1 => \slv_reg0_reg_n_0_[11]\,
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => slv_reg4(11),
      I5 => sel0(0),
      O => \reg_data_out__0\(11)
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A0F0C000C"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[12]\,
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => slv_reg4(12),
      I5 => sel0(0),
      O => \reg_data_out__0\(12)
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A0F0C000C"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[13]\,
      I1 => \slv_reg0_reg_n_0_[13]\,
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => slv_reg4(13),
      I5 => sel0(0),
      O => \reg_data_out__0\(13)
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A0F0C000C"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[14]\,
      I1 => \slv_reg0_reg_n_0_[14]\,
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => slv_reg4(14),
      I5 => sel0(0),
      O => \reg_data_out__0\(14)
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A0F0C000C"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[15]\,
      I1 => \slv_reg0_reg_n_0_[15]\,
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => slv_reg4(15),
      I5 => sel0(0),
      O => \reg_data_out__0\(15)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A0F0C000C"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[16]\,
      I1 => \slv_reg0_reg_n_0_[16]\,
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => slv_reg4(16),
      I5 => sel0(0),
      O => \reg_data_out__0\(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A0F0C000C"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[17]\,
      I1 => \slv_reg0_reg_n_0_[17]\,
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => slv_reg4(17),
      I5 => sel0(0),
      O => \reg_data_out__0\(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A0F0C000C"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[18]\,
      I1 => \slv_reg0_reg_n_0_[18]\,
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => slv_reg4(18),
      I5 => sel0(0),
      O => \reg_data_out__0\(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A0F0C000C"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[19]\,
      I1 => \slv_reg0_reg_n_0_[19]\,
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => slv_reg4(19),
      I5 => sel0(0),
      O => \reg_data_out__0\(19)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A3A0A"
    )
        port map (
      I0 => \axi_rdata[1]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg4(1),
      I4 => sel0(0),
      O => \reg_data_out__0\(1)
    );
\axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => right_servo_angle(1),
      I1 => left_servo_angle(1),
      I2 => sel0(1),
      I3 => slv_reg1(1),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[1]\,
      O => \axi_rdata[1]_i_2_n_0\
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A0F0C000C"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[20]\,
      I1 => \slv_reg0_reg_n_0_[20]\,
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => slv_reg4(20),
      I5 => sel0(0),
      O => \reg_data_out__0\(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A0F0C000C"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[21]\,
      I1 => \slv_reg0_reg_n_0_[21]\,
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => slv_reg4(21),
      I5 => sel0(0),
      O => \reg_data_out__0\(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A0F0C000C"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[22]\,
      I1 => \slv_reg0_reg_n_0_[22]\,
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => slv_reg4(22),
      I5 => sel0(0),
      O => \reg_data_out__0\(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A0F0C000C"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[23]\,
      I1 => \slv_reg0_reg_n_0_[23]\,
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => slv_reg4(23),
      I5 => sel0(0),
      O => \reg_data_out__0\(23)
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A0F0C000C"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[24]\,
      I1 => \slv_reg0_reg_n_0_[24]\,
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => slv_reg4(24),
      I5 => sel0(0),
      O => \reg_data_out__0\(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A0F0C000C"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[25]\,
      I1 => \slv_reg0_reg_n_0_[25]\,
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => slv_reg4(25),
      I5 => sel0(0),
      O => \reg_data_out__0\(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A0F0C000C"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[26]\,
      I1 => \slv_reg0_reg_n_0_[26]\,
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => slv_reg4(26),
      I5 => sel0(0),
      O => \reg_data_out__0\(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A0F0C000C"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[27]\,
      I1 => \slv_reg0_reg_n_0_[27]\,
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => slv_reg4(27),
      I5 => sel0(0),
      O => \reg_data_out__0\(27)
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A0F0C000C"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[28]\,
      I1 => \slv_reg0_reg_n_0_[28]\,
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => slv_reg4(28),
      I5 => sel0(0),
      O => \reg_data_out__0\(28)
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A0F0C000C"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[29]\,
      I1 => \slv_reg0_reg_n_0_[29]\,
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => slv_reg4(29),
      I5 => sel0(0),
      O => \reg_data_out__0\(29)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A3A0A"
    )
        port map (
      I0 => \axi_rdata[2]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg4(2),
      I4 => sel0(0),
      O => \reg_data_out__0\(2)
    );
\axi_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => right_servo_angle(2),
      I1 => left_servo_angle(2),
      I2 => sel0(1),
      I3 => slv_reg1(2),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[2]\,
      O => \axi_rdata[2]_i_2_n_0\
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A0F0C000C"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[30]\,
      I1 => \slv_reg0_reg_n_0_[30]\,
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => slv_reg4(30),
      I5 => sel0(0),
      O => \reg_data_out__0\(30)
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^s00_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      O => slv_reg_rden
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A0F0C000C"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[31]\,
      I1 => \slv_reg0_reg_n_0_[31]\,
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => slv_reg4(31),
      I5 => sel0(0),
      O => \reg_data_out__0\(31)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A3A0A"
    )
        port map (
      I0 => \axi_rdata[3]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg4(3),
      I4 => sel0(0),
      O => \reg_data_out__0\(3)
    );
\axi_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => right_servo_angle(3),
      I1 => left_servo_angle(3),
      I2 => sel0(1),
      I3 => slv_reg1(3),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[3]\,
      O => \axi_rdata[3]_i_2_n_0\
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A3A0A"
    )
        port map (
      I0 => \axi_rdata[4]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg4(4),
      I4 => sel0(0),
      O => \reg_data_out__0\(4)
    );
\axi_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => right_servo_angle(4),
      I1 => left_servo_angle(4),
      I2 => sel0(1),
      I3 => slv_reg1(4),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[4]\,
      O => \axi_rdata[4]_i_2_n_0\
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A3A0A"
    )
        port map (
      I0 => \axi_rdata[5]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg4(5),
      I4 => sel0(0),
      O => \reg_data_out__0\(5)
    );
\axi_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => right_servo_angle(5),
      I1 => left_servo_angle(5),
      I2 => sel0(1),
      I3 => slv_reg1(5),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[5]\,
      O => \axi_rdata[5]_i_2_n_0\
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A3A0A"
    )
        port map (
      I0 => \axi_rdata[6]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg4(6),
      I4 => sel0(0),
      O => \reg_data_out__0\(6)
    );
\axi_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => right_servo_angle(6),
      I1 => left_servo_angle(6),
      I2 => sel0(1),
      I3 => slv_reg1(6),
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[6]\,
      O => \axi_rdata[6]_i_2_n_0\
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A3A0A"
    )
        port map (
      I0 => \axi_rdata[7]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg4(7),
      I4 => sel0(0),
      O => \reg_data_out__0\(7)
    );
\axi_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => right_servo_angle(7),
      I1 => left_servo_angle(7),
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[7]\,
      I4 => sel0(0),
      I5 => \slv_reg0_reg_n_0_[7]\,
      O => \axi_rdata[7]_i_2_n_0\
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A0F0C000C"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[8]\,
      I1 => \slv_reg0_reg_n_0_[8]\,
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => slv_reg4(8),
      I5 => sel0(0),
      O => \reg_data_out__0\(8)
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A0F0C000C"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[9]\,
      I1 => \slv_reg0_reg_n_0_[9]\,
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => slv_reg4(9),
      I5 => sel0(0),
      O => \reg_data_out__0\(9)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(0),
      Q => s00_axi_rdata(0),
      R => SideServos_n_1
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(10),
      Q => s00_axi_rdata(10),
      R => SideServos_n_1
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(11),
      Q => s00_axi_rdata(11),
      R => SideServos_n_1
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(12),
      Q => s00_axi_rdata(12),
      R => SideServos_n_1
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(13),
      Q => s00_axi_rdata(13),
      R => SideServos_n_1
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(14),
      Q => s00_axi_rdata(14),
      R => SideServos_n_1
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(15),
      Q => s00_axi_rdata(15),
      R => SideServos_n_1
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(16),
      Q => s00_axi_rdata(16),
      R => SideServos_n_1
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(17),
      Q => s00_axi_rdata(17),
      R => SideServos_n_1
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(18),
      Q => s00_axi_rdata(18),
      R => SideServos_n_1
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(19),
      Q => s00_axi_rdata(19),
      R => SideServos_n_1
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(1),
      Q => s00_axi_rdata(1),
      R => SideServos_n_1
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(20),
      Q => s00_axi_rdata(20),
      R => SideServos_n_1
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(21),
      Q => s00_axi_rdata(21),
      R => SideServos_n_1
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(22),
      Q => s00_axi_rdata(22),
      R => SideServos_n_1
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(23),
      Q => s00_axi_rdata(23),
      R => SideServos_n_1
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(24),
      Q => s00_axi_rdata(24),
      R => SideServos_n_1
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(25),
      Q => s00_axi_rdata(25),
      R => SideServos_n_1
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(26),
      Q => s00_axi_rdata(26),
      R => SideServos_n_1
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(27),
      Q => s00_axi_rdata(27),
      R => SideServos_n_1
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(28),
      Q => s00_axi_rdata(28),
      R => SideServos_n_1
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(29),
      Q => s00_axi_rdata(29),
      R => SideServos_n_1
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(2),
      Q => s00_axi_rdata(2),
      R => SideServos_n_1
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(30),
      Q => s00_axi_rdata(30),
      R => SideServos_n_1
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(31),
      Q => s00_axi_rdata(31),
      R => SideServos_n_1
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(3),
      Q => s00_axi_rdata(3),
      R => SideServos_n_1
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(4),
      Q => s00_axi_rdata(4),
      R => SideServos_n_1
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(5),
      Q => s00_axi_rdata(5),
      R => SideServos_n_1
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(6),
      Q => s00_axi_rdata(6),
      R => SideServos_n_1
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(7),
      Q => s00_axi_rdata(7),
      R => SideServos_n_1
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(8),
      Q => s00_axi_rdata(8),
      R => SideServos_n_1
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \reg_data_out__0\(9),
      Q => s00_axi_rdata(9),
      R => SideServos_n_1
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_arready\,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => SideServos_n_1
    );
axi_wready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awvalid,
      I2 => \^s00_axi_wready\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s00_axi_wready\,
      R => SideServos_n_1
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s00_axi_wstrb(1),
      O => p_1_in(15)
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s00_axi_wstrb(2),
      O => p_1_in(23)
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s00_axi_wstrb(3),
      O => p_1_in(31)
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s00_axi_wstrb(0),
      O => p_1_in(0)
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(0),
      D => s00_axi_wdata(0),
      Q => slv_reg0(0),
      R => SideServos_n_1
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(10),
      Q => \slv_reg0_reg_n_0_[10]\,
      R => SideServos_n_1
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(11),
      Q => \slv_reg0_reg_n_0_[11]\,
      R => SideServos_n_1
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(12),
      Q => \slv_reg0_reg_n_0_[12]\,
      R => SideServos_n_1
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(13),
      Q => \slv_reg0_reg_n_0_[13]\,
      R => SideServos_n_1
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(14),
      Q => \slv_reg0_reg_n_0_[14]\,
      R => SideServos_n_1
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(15),
      Q => \slv_reg0_reg_n_0_[15]\,
      R => SideServos_n_1
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(16),
      Q => \slv_reg0_reg_n_0_[16]\,
      R => SideServos_n_1
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(17),
      Q => \slv_reg0_reg_n_0_[17]\,
      R => SideServos_n_1
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(18),
      Q => \slv_reg0_reg_n_0_[18]\,
      R => SideServos_n_1
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(19),
      Q => \slv_reg0_reg_n_0_[19]\,
      R => SideServos_n_1
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(0),
      D => s00_axi_wdata(1),
      Q => \slv_reg0_reg_n_0_[1]\,
      R => SideServos_n_1
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(20),
      Q => \slv_reg0_reg_n_0_[20]\,
      R => SideServos_n_1
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(21),
      Q => \slv_reg0_reg_n_0_[21]\,
      R => SideServos_n_1
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(22),
      Q => \slv_reg0_reg_n_0_[22]\,
      R => SideServos_n_1
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(23),
      Q => \slv_reg0_reg_n_0_[23]\,
      R => SideServos_n_1
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(24),
      Q => \slv_reg0_reg_n_0_[24]\,
      R => SideServos_n_1
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(25),
      Q => \slv_reg0_reg_n_0_[25]\,
      R => SideServos_n_1
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(26),
      Q => \slv_reg0_reg_n_0_[26]\,
      R => SideServos_n_1
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(27),
      Q => \slv_reg0_reg_n_0_[27]\,
      R => SideServos_n_1
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(28),
      Q => \slv_reg0_reg_n_0_[28]\,
      R => SideServos_n_1
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(29),
      Q => \slv_reg0_reg_n_0_[29]\,
      R => SideServos_n_1
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(0),
      D => s00_axi_wdata(2),
      Q => \slv_reg0_reg_n_0_[2]\,
      R => SideServos_n_1
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(30),
      Q => \slv_reg0_reg_n_0_[30]\,
      R => SideServos_n_1
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(31),
      Q => \slv_reg0_reg_n_0_[31]\,
      R => SideServos_n_1
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(0),
      D => s00_axi_wdata(3),
      Q => \slv_reg0_reg_n_0_[3]\,
      R => SideServos_n_1
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(0),
      D => s00_axi_wdata(4),
      Q => \slv_reg0_reg_n_0_[4]\,
      R => SideServos_n_1
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(0),
      D => s00_axi_wdata(5),
      Q => \slv_reg0_reg_n_0_[5]\,
      R => SideServos_n_1
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(0),
      D => s00_axi_wdata(6),
      Q => \slv_reg0_reg_n_0_[6]\,
      R => SideServos_n_1
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(0),
      D => s00_axi_wdata(7),
      Q => \slv_reg0_reg_n_0_[7]\,
      R => SideServos_n_1
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(8),
      Q => \slv_reg0_reg_n_0_[8]\,
      R => SideServos_n_1
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(9),
      Q => \slv_reg0_reg_n_0_[9]\,
      R => SideServos_n_1
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(1),
      I4 => p_0_in(0),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(2),
      I4 => p_0_in(0),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(3),
      I4 => p_0_in(0),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => SideServos_n_0,
      D => s00_axi_wdata(0),
      Q => slv_reg1(0),
      R => SideServos_n_1
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg1_reg_n_0_[10]\,
      R => SideServos_n_1
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg1_reg_n_0_[11]\,
      R => SideServos_n_1
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg1_reg_n_0_[12]\,
      R => SideServos_n_1
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg1_reg_n_0_[13]\,
      R => SideServos_n_1
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg1_reg_n_0_[14]\,
      R => SideServos_n_1
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg1_reg_n_0_[15]\,
      R => SideServos_n_1
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg1_reg_n_0_[16]\,
      R => SideServos_n_1
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg1_reg_n_0_[17]\,
      R => SideServos_n_1
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg1_reg_n_0_[18]\,
      R => SideServos_n_1
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg1_reg_n_0_[19]\,
      R => SideServos_n_1
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => SideServos_n_0,
      D => s00_axi_wdata(1),
      Q => slv_reg1(1),
      R => SideServos_n_1
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg1_reg_n_0_[20]\,
      R => SideServos_n_1
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg1_reg_n_0_[21]\,
      R => SideServos_n_1
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg1_reg_n_0_[22]\,
      R => SideServos_n_1
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg1_reg_n_0_[23]\,
      R => SideServos_n_1
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg1_reg_n_0_[24]\,
      R => SideServos_n_1
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg1_reg_n_0_[25]\,
      R => SideServos_n_1
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg1_reg_n_0_[26]\,
      R => SideServos_n_1
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg1_reg_n_0_[27]\,
      R => SideServos_n_1
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg1_reg_n_0_[28]\,
      R => SideServos_n_1
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg1_reg_n_0_[29]\,
      R => SideServos_n_1
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => SideServos_n_0,
      D => s00_axi_wdata(2),
      Q => slv_reg1(2),
      R => SideServos_n_1
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg1_reg_n_0_[30]\,
      R => SideServos_n_1
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg1_reg_n_0_[31]\,
      R => SideServos_n_1
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => SideServos_n_0,
      D => s00_axi_wdata(3),
      Q => slv_reg1(3),
      R => SideServos_n_1
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => SideServos_n_0,
      D => s00_axi_wdata(4),
      Q => slv_reg1(4),
      R => SideServos_n_1
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => SideServos_n_0,
      D => s00_axi_wdata(5),
      Q => slv_reg1(5),
      R => SideServos_n_1
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => SideServos_n_0,
      D => s00_axi_wdata(6),
      Q => slv_reg1(6),
      R => SideServos_n_1
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => SideServos_n_0,
      D => s00_axi_wdata(7),
      Q => \slv_reg1_reg_n_0_[7]\,
      R => SideServos_n_1
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg1_reg_n_0_[8]\,
      R => SideServos_n_1
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg1_reg_n_0_[9]\,
      R => SideServos_n_1
    );
\slv_reg4[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s00_axi_wstrb(1),
      O => \slv_reg4[15]_i_1_n_0\
    );
\slv_reg4[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s00_axi_wstrb(2),
      O => \slv_reg4[23]_i_1_n_0\
    );
\slv_reg4[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s00_axi_wstrb(3),
      O => \slv_reg4[31]_i_1_n_0\
    );
\slv_reg4[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s00_axi_wstrb(0),
      O => \slv_reg4[7]_i_1_n_0\
    );
\slv_reg4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg4(0),
      R => SideServos_n_1
    );
\slv_reg4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg4(10),
      R => SideServos_n_1
    );
\slv_reg4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg4(11),
      R => SideServos_n_1
    );
\slv_reg4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg4(12),
      R => SideServos_n_1
    );
\slv_reg4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg4(13),
      R => SideServos_n_1
    );
\slv_reg4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg4(14),
      R => SideServos_n_1
    );
\slv_reg4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg4(15),
      R => SideServos_n_1
    );
\slv_reg4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg4(16),
      R => SideServos_n_1
    );
\slv_reg4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg4(17),
      R => SideServos_n_1
    );
\slv_reg4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg4(18),
      R => SideServos_n_1
    );
\slv_reg4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg4(19),
      R => SideServos_n_1
    );
\slv_reg4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg4(1),
      R => SideServos_n_1
    );
\slv_reg4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg4(20),
      R => SideServos_n_1
    );
\slv_reg4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg4(21),
      R => SideServos_n_1
    );
\slv_reg4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg4(22),
      R => SideServos_n_1
    );
\slv_reg4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg4(23),
      R => SideServos_n_1
    );
\slv_reg4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg4(24),
      R => SideServos_n_1
    );
\slv_reg4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg4(25),
      R => SideServos_n_1
    );
\slv_reg4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg4(26),
      R => SideServos_n_1
    );
\slv_reg4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg4(27),
      R => SideServos_n_1
    );
\slv_reg4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg4(28),
      R => SideServos_n_1
    );
\slv_reg4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg4(29),
      R => SideServos_n_1
    );
\slv_reg4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg4(2),
      R => SideServos_n_1
    );
\slv_reg4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg4(30),
      R => SideServos_n_1
    );
\slv_reg4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg4(31),
      R => SideServos_n_1
    );
\slv_reg4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg4(3),
      R => SideServos_n_1
    );
\slv_reg4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg4(4),
      R => SideServos_n_1
    );
\slv_reg4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg4(5),
      R => SideServos_n_1
    );
\slv_reg4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg4(6),
      R => SideServos_n_1
    );
\slv_reg4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg4(7),
      R => SideServos_n_1
    );
\slv_reg4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg4(8),
      R => SideServos_n_1
    );
\slv_reg4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg4(9),
      R => SideServos_n_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SideServos_v1_0 is
  port (
    s00_pwm_left : out STD_LOGIC;
    s00_pwm_right : out STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_left_val_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_right_val_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_left_val_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_right_val_reg[31]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_left_val_reg[31]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_left_val_reg[31]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_11\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_left_val_reg[31]_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_14\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_left_val_reg[31]_15\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_right_val_reg[31]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_right_val_reg[31]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_9\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_right_val_reg[31]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_14\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_right_val_reg[31]_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_16\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_17\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_right_val_reg[31]_18\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    leftServo2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    leftServo2_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rightServo2_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    leftServo2_4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_10 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    leftServo2_13 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    leftServo2_14 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_15 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_16 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_17 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_18 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_19 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_20 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_21 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_22 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leftServo2_23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rightServo2_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rightServo2_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rightServo2_6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_10 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_12 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_13 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rightServo2_15 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rightServo2_16 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_17 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_18 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_19 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_20 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_21 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_22 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_23 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_24 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rightServo2_25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SideServos_v1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SideServos_v1_0 is
begin
SideServos_v1_0_S00_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SideServos_v1_0_S00_AXI
     port map (
      DI(0) => DI(0),
      O(0) => O(0),
      S(0) => S(0),
      \count_left_val_reg[0]\(3 downto 0) => \count_left_val_reg[0]\(3 downto 0),
      \count_left_val_reg[0]_0\(3 downto 0) => \count_left_val_reg[0]_0\(3 downto 0),
      \count_left_val_reg[31]\(0) => \count_left_val_reg[31]\(0),
      \count_left_val_reg[31]_0\(3 downto 0) => \count_left_val_reg[31]_0\(3 downto 0),
      \count_left_val_reg[31]_1\(3 downto 0) => \count_left_val_reg[31]_1\(3 downto 0),
      \count_left_val_reg[31]_10\(3 downto 0) => \count_left_val_reg[31]_10\(3 downto 0),
      \count_left_val_reg[31]_11\(1 downto 0) => \count_left_val_reg[31]_11\(1 downto 0),
      \count_left_val_reg[31]_12\(3 downto 0) => \count_left_val_reg[31]_12\(3 downto 0),
      \count_left_val_reg[31]_13\(3 downto 0) => \count_left_val_reg[31]_13\(3 downto 0),
      \count_left_val_reg[31]_14\(3 downto 0) => \count_left_val_reg[31]_14\(3 downto 0),
      \count_left_val_reg[31]_15\(2 downto 0) => \count_left_val_reg[31]_15\(2 downto 0),
      \count_left_val_reg[31]_2\(2 downto 0) => \count_left_val_reg[31]_2\(2 downto 0),
      \count_left_val_reg[31]_3\(3 downto 0) => \count_left_val_reg[31]_3\(3 downto 0),
      \count_left_val_reg[31]_4\(3 downto 0) => \count_left_val_reg[31]_4\(3 downto 0),
      \count_left_val_reg[31]_5\(3 downto 0) => \count_left_val_reg[31]_5\(3 downto 0),
      \count_left_val_reg[31]_6\(2 downto 0) => \count_left_val_reg[31]_6\(2 downto 0),
      \count_left_val_reg[31]_7\(3 downto 0) => \count_left_val_reg[31]_7\(3 downto 0),
      \count_left_val_reg[31]_8\(3 downto 0) => \count_left_val_reg[31]_8\(3 downto 0),
      \count_left_val_reg[31]_9\(3 downto 0) => \count_left_val_reg[31]_9\(3 downto 0),
      \count_right_val_reg[31]\(0) => \count_right_val_reg[31]\(0),
      \count_right_val_reg[31]_0\(3 downto 0) => \count_right_val_reg[31]_0\(3 downto 0),
      \count_right_val_reg[31]_1\(0) => \count_right_val_reg[31]_1\(0),
      \count_right_val_reg[31]_10\(3 downto 0) => \count_right_val_reg[31]_10\(3 downto 0),
      \count_right_val_reg[31]_11\(3 downto 0) => \count_right_val_reg[31]_11\(3 downto 0),
      \count_right_val_reg[31]_12\(3 downto 0) => \count_right_val_reg[31]_12\(3 downto 0),
      \count_right_val_reg[31]_13\(3 downto 0) => \count_right_val_reg[31]_13\(3 downto 0),
      \count_right_val_reg[31]_14\(1 downto 0) => \count_right_val_reg[31]_14\(1 downto 0),
      \count_right_val_reg[31]_15\(3 downto 0) => \count_right_val_reg[31]_15\(3 downto 0),
      \count_right_val_reg[31]_16\(3 downto 0) => \count_right_val_reg[31]_16\(3 downto 0),
      \count_right_val_reg[31]_17\(3 downto 0) => \count_right_val_reg[31]_17\(3 downto 0),
      \count_right_val_reg[31]_18\(2 downto 0) => \count_right_val_reg[31]_18\(2 downto 0),
      \count_right_val_reg[31]_2\(3 downto 0) => \count_right_val_reg[31]_2\(3 downto 0),
      \count_right_val_reg[31]_3\(3 downto 0) => \count_right_val_reg[31]_3\(3 downto 0),
      \count_right_val_reg[31]_4\(3 downto 0) => \count_right_val_reg[31]_4\(3 downto 0),
      \count_right_val_reg[31]_5\(2 downto 0) => \count_right_val_reg[31]_5\(2 downto 0),
      \count_right_val_reg[31]_6\(3 downto 0) => \count_right_val_reg[31]_6\(3 downto 0),
      \count_right_val_reg[31]_7\(3 downto 0) => \count_right_val_reg[31]_7\(3 downto 0),
      \count_right_val_reg[31]_8\(3 downto 0) => \count_right_val_reg[31]_8\(3 downto 0),
      \count_right_val_reg[31]_9\(2 downto 0) => \count_right_val_reg[31]_9\(2 downto 0),
      leftServo2(1 downto 0) => leftServo2(1 downto 0),
      leftServo2_0(3 downto 0) => leftServo2_0(3 downto 0),
      leftServo2_1(3 downto 0) => leftServo2_1(3 downto 0),
      leftServo2_10(3 downto 0) => leftServo2_10(3 downto 0),
      leftServo2_11(3 downto 0) => leftServo2_11(3 downto 0),
      leftServo2_12(0) => leftServo2_12(0),
      leftServo2_13(1 downto 0) => leftServo2_13(1 downto 0),
      leftServo2_14(3 downto 0) => leftServo2_14(3 downto 0),
      leftServo2_15(3 downto 0) => leftServo2_15(3 downto 0),
      leftServo2_16(3 downto 0) => leftServo2_16(3 downto 0),
      leftServo2_17(3 downto 0) => leftServo2_17(3 downto 0),
      leftServo2_18(3 downto 0) => leftServo2_18(3 downto 0),
      leftServo2_19(3 downto 0) => leftServo2_19(3 downto 0),
      leftServo2_2(3 downto 0) => leftServo2_2(3 downto 0),
      leftServo2_20(3 downto 0) => leftServo2_20(3 downto 0),
      leftServo2_21(3 downto 0) => leftServo2_21(3 downto 0),
      leftServo2_22(3 downto 0) => leftServo2_22(3 downto 0),
      leftServo2_23(0) => leftServo2_23(0),
      leftServo2_3(3 downto 0) => leftServo2_3(3 downto 0),
      leftServo2_4(3 downto 0) => leftServo2_4(3 downto 0),
      leftServo2_5(3 downto 0) => leftServo2_5(3 downto 0),
      leftServo2_6(3 downto 0) => leftServo2_6(3 downto 0),
      leftServo2_7(3 downto 0) => leftServo2_7(3 downto 0),
      leftServo2_8(3 downto 0) => leftServo2_8(3 downto 0),
      leftServo2_9(3 downto 0) => leftServo2_9(3 downto 0),
      rightServo2(1 downto 0) => rightServo2(1 downto 0),
      rightServo2_0(3 downto 0) => rightServo2_0(3 downto 0),
      rightServo2_1(3 downto 0) => rightServo2_1(3 downto 0),
      rightServo2_10(3 downto 0) => rightServo2_10(3 downto 0),
      rightServo2_11(3 downto 0) => rightServo2_11(3 downto 0),
      rightServo2_12(3 downto 0) => rightServo2_12(3 downto 0),
      rightServo2_13(3 downto 0) => rightServo2_13(3 downto 0),
      rightServo2_14(0) => rightServo2_14(0),
      rightServo2_15(1 downto 0) => rightServo2_15(1 downto 0),
      rightServo2_16(3 downto 0) => rightServo2_16(3 downto 0),
      rightServo2_17(3 downto 0) => rightServo2_17(3 downto 0),
      rightServo2_18(3 downto 0) => rightServo2_18(3 downto 0),
      rightServo2_19(3 downto 0) => rightServo2_19(3 downto 0),
      rightServo2_2(3 downto 0) => rightServo2_2(3 downto 0),
      rightServo2_20(3 downto 0) => rightServo2_20(3 downto 0),
      rightServo2_21(3 downto 0) => rightServo2_21(3 downto 0),
      rightServo2_22(3 downto 0) => rightServo2_22(3 downto 0),
      rightServo2_23(3 downto 0) => rightServo2_23(3 downto 0),
      rightServo2_24(3 downto 0) => rightServo2_24(3 downto 0),
      rightServo2_25(0) => rightServo2_25(0),
      rightServo2_3(3 downto 0) => rightServo2_3(3 downto 0),
      rightServo2_4(0) => rightServo2_4(0),
      rightServo2_5(0) => rightServo2_5(0),
      rightServo2_6(3 downto 0) => rightServo2_6(3 downto 0),
      rightServo2_7(3 downto 0) => rightServo2_7(3 downto 0),
      rightServo2_8(3 downto 0) => rightServo2_8(3 downto 0),
      rightServo2_9(3 downto 0) => rightServo2_9(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(2 downto 0) => s00_axi_araddr(2 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(2 downto 0) => s00_axi_awaddr(2 downto 0),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      s00_pwm_left => s00_pwm_left,
      s00_pwm_right => s00_pwm_right
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s00_pwm_right : out STD_LOGIC;
    s00_pwm_left : out STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "SideServos_SideServos_0_0,SideServos_v1_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "SideServos_v1_0,Vivado 2018.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal U0_n_10 : STD_LOGIC;
  signal U0_n_100 : STD_LOGIC;
  signal U0_n_101 : STD_LOGIC;
  signal U0_n_102 : STD_LOGIC;
  signal U0_n_103 : STD_LOGIC;
  signal U0_n_104 : STD_LOGIC;
  signal U0_n_105 : STD_LOGIC;
  signal U0_n_106 : STD_LOGIC;
  signal U0_n_107 : STD_LOGIC;
  signal U0_n_108 : STD_LOGIC;
  signal U0_n_109 : STD_LOGIC;
  signal U0_n_11 : STD_LOGIC;
  signal U0_n_110 : STD_LOGIC;
  signal U0_n_111 : STD_LOGIC;
  signal U0_n_112 : STD_LOGIC;
  signal U0_n_113 : STD_LOGIC;
  signal U0_n_114 : STD_LOGIC;
  signal U0_n_115 : STD_LOGIC;
  signal U0_n_116 : STD_LOGIC;
  signal U0_n_117 : STD_LOGIC;
  signal U0_n_118 : STD_LOGIC;
  signal U0_n_119 : STD_LOGIC;
  signal U0_n_12 : STD_LOGIC;
  signal U0_n_120 : STD_LOGIC;
  signal U0_n_121 : STD_LOGIC;
  signal U0_n_122 : STD_LOGIC;
  signal U0_n_123 : STD_LOGIC;
  signal U0_n_124 : STD_LOGIC;
  signal U0_n_125 : STD_LOGIC;
  signal U0_n_126 : STD_LOGIC;
  signal U0_n_127 : STD_LOGIC;
  signal U0_n_128 : STD_LOGIC;
  signal U0_n_129 : STD_LOGIC;
  signal U0_n_13 : STD_LOGIC;
  signal U0_n_130 : STD_LOGIC;
  signal U0_n_131 : STD_LOGIC;
  signal U0_n_132 : STD_LOGIC;
  signal U0_n_133 : STD_LOGIC;
  signal U0_n_134 : STD_LOGIC;
  signal U0_n_135 : STD_LOGIC;
  signal U0_n_136 : STD_LOGIC;
  signal U0_n_137 : STD_LOGIC;
  signal U0_n_138 : STD_LOGIC;
  signal U0_n_139 : STD_LOGIC;
  signal U0_n_14 : STD_LOGIC;
  signal U0_n_140 : STD_LOGIC;
  signal U0_n_141 : STD_LOGIC;
  signal U0_n_142 : STD_LOGIC;
  signal U0_n_143 : STD_LOGIC;
  signal U0_n_144 : STD_LOGIC;
  signal U0_n_15 : STD_LOGIC;
  signal U0_n_16 : STD_LOGIC;
  signal U0_n_17 : STD_LOGIC;
  signal U0_n_18 : STD_LOGIC;
  signal U0_n_19 : STD_LOGIC;
  signal U0_n_20 : STD_LOGIC;
  signal U0_n_21 : STD_LOGIC;
  signal U0_n_22 : STD_LOGIC;
  signal U0_n_23 : STD_LOGIC;
  signal U0_n_24 : STD_LOGIC;
  signal U0_n_25 : STD_LOGIC;
  signal U0_n_26 : STD_LOGIC;
  signal U0_n_27 : STD_LOGIC;
  signal U0_n_28 : STD_LOGIC;
  signal U0_n_29 : STD_LOGIC;
  signal U0_n_30 : STD_LOGIC;
  signal U0_n_31 : STD_LOGIC;
  signal U0_n_32 : STD_LOGIC;
  signal U0_n_33 : STD_LOGIC;
  signal U0_n_34 : STD_LOGIC;
  signal U0_n_35 : STD_LOGIC;
  signal U0_n_36 : STD_LOGIC;
  signal U0_n_37 : STD_LOGIC;
  signal U0_n_38 : STD_LOGIC;
  signal U0_n_39 : STD_LOGIC;
  signal U0_n_40 : STD_LOGIC;
  signal U0_n_41 : STD_LOGIC;
  signal U0_n_42 : STD_LOGIC;
  signal U0_n_43 : STD_LOGIC;
  signal U0_n_44 : STD_LOGIC;
  signal U0_n_45 : STD_LOGIC;
  signal U0_n_46 : STD_LOGIC;
  signal U0_n_47 : STD_LOGIC;
  signal U0_n_48 : STD_LOGIC;
  signal U0_n_49 : STD_LOGIC;
  signal U0_n_50 : STD_LOGIC;
  signal U0_n_51 : STD_LOGIC;
  signal U0_n_52 : STD_LOGIC;
  signal U0_n_53 : STD_LOGIC;
  signal U0_n_54 : STD_LOGIC;
  signal U0_n_55 : STD_LOGIC;
  signal U0_n_56 : STD_LOGIC;
  signal U0_n_57 : STD_LOGIC;
  signal U0_n_58 : STD_LOGIC;
  signal U0_n_59 : STD_LOGIC;
  signal U0_n_60 : STD_LOGIC;
  signal U0_n_61 : STD_LOGIC;
  signal U0_n_62 : STD_LOGIC;
  signal U0_n_63 : STD_LOGIC;
  signal U0_n_64 : STD_LOGIC;
  signal U0_n_65 : STD_LOGIC;
  signal U0_n_66 : STD_LOGIC;
  signal U0_n_67 : STD_LOGIC;
  signal U0_n_68 : STD_LOGIC;
  signal U0_n_69 : STD_LOGIC;
  signal U0_n_7 : STD_LOGIC;
  signal U0_n_70 : STD_LOGIC;
  signal U0_n_71 : STD_LOGIC;
  signal U0_n_72 : STD_LOGIC;
  signal U0_n_73 : STD_LOGIC;
  signal U0_n_74 : STD_LOGIC;
  signal U0_n_75 : STD_LOGIC;
  signal U0_n_76 : STD_LOGIC;
  signal U0_n_77 : STD_LOGIC;
  signal U0_n_78 : STD_LOGIC;
  signal U0_n_79 : STD_LOGIC;
  signal U0_n_8 : STD_LOGIC;
  signal U0_n_80 : STD_LOGIC;
  signal U0_n_81 : STD_LOGIC;
  signal U0_n_82 : STD_LOGIC;
  signal U0_n_83 : STD_LOGIC;
  signal U0_n_84 : STD_LOGIC;
  signal U0_n_85 : STD_LOGIC;
  signal U0_n_86 : STD_LOGIC;
  signal U0_n_87 : STD_LOGIC;
  signal U0_n_88 : STD_LOGIC;
  signal U0_n_89 : STD_LOGIC;
  signal U0_n_9 : STD_LOGIC;
  signal U0_n_90 : STD_LOGIC;
  signal U0_n_91 : STD_LOGIC;
  signal U0_n_92 : STD_LOGIC;
  signal U0_n_93 : STD_LOGIC;
  signal U0_n_94 : STD_LOGIC;
  signal U0_n_95 : STD_LOGIC;
  signal U0_n_96 : STD_LOGIC;
  signal U0_n_97 : STD_LOGIC;
  signal U0_n_98 : STD_LOGIC;
  signal U0_n_99 : STD_LOGIC;
  signal pwm_left_i_127_n_0 : STD_LOGIC;
  signal pwm_left_i_144_n_0 : STD_LOGIC;
  signal pwm_left_i_145_n_0 : STD_LOGIC;
  signal pwm_left_i_146_n_0 : STD_LOGIC;
  signal pwm_left_i_147_n_0 : STD_LOGIC;
  signal pwm_left_i_148_n_0 : STD_LOGIC;
  signal pwm_left_i_149_n_0 : STD_LOGIC;
  signal pwm_left_i_150_n_0 : STD_LOGIC;
  signal pwm_left_i_151_n_0 : STD_LOGIC;
  signal pwm_left_i_152_n_0 : STD_LOGIC;
  signal pwm_left_i_154_n_0 : STD_LOGIC;
  signal pwm_left_i_155_n_0 : STD_LOGIC;
  signal pwm_left_i_156_n_0 : STD_LOGIC;
  signal pwm_left_i_157_n_0 : STD_LOGIC;
  signal pwm_left_i_158_n_0 : STD_LOGIC;
  signal pwm_left_i_159_n_0 : STD_LOGIC;
  signal pwm_left_i_160_n_0 : STD_LOGIC;
  signal pwm_left_i_161_n_0 : STD_LOGIC;
  signal pwm_left_i_173_n_0 : STD_LOGIC;
  signal pwm_left_i_179_n_0 : STD_LOGIC;
  signal pwm_left_i_180_n_0 : STD_LOGIC;
  signal pwm_left_i_181_n_0 : STD_LOGIC;
  signal pwm_left_i_182_n_0 : STD_LOGIC;
  signal pwm_left_i_183_n_0 : STD_LOGIC;
  signal pwm_left_i_184_n_0 : STD_LOGIC;
  signal pwm_left_i_185_n_0 : STD_LOGIC;
  signal pwm_left_i_186_n_0 : STD_LOGIC;
  signal pwm_left_i_206_n_0 : STD_LOGIC;
  signal pwm_left_i_207_n_0 : STD_LOGIC;
  signal pwm_left_i_208_n_0 : STD_LOGIC;
  signal pwm_left_i_209_n_0 : STD_LOGIC;
  signal pwm_left_i_210_n_0 : STD_LOGIC;
  signal pwm_left_i_211_n_0 : STD_LOGIC;
  signal pwm_left_i_212_n_0 : STD_LOGIC;
  signal pwm_left_i_213_n_0 : STD_LOGIC;
  signal pwm_left_i_220_n_0 : STD_LOGIC;
  signal pwm_left_i_221_n_0 : STD_LOGIC;
  signal pwm_left_i_222_n_0 : STD_LOGIC;
  signal pwm_left_i_223_n_0 : STD_LOGIC;
  signal pwm_left_i_224_n_0 : STD_LOGIC;
  signal pwm_left_i_225_n_0 : STD_LOGIC;
  signal pwm_left_i_226_n_0 : STD_LOGIC;
  signal pwm_left_i_227_n_0 : STD_LOGIC;
  signal pwm_left_i_228_n_0 : STD_LOGIC;
  signal pwm_left_i_229_n_0 : STD_LOGIC;
  signal pwm_left_i_230_n_0 : STD_LOGIC;
  signal pwm_left_i_303_n_0 : STD_LOGIC;
  signal pwm_left_i_304_n_0 : STD_LOGIC;
  signal pwm_left_i_305_n_0 : STD_LOGIC;
  signal pwm_left_i_306_n_0 : STD_LOGIC;
  signal pwm_left_i_307_n_0 : STD_LOGIC;
  signal pwm_left_i_308_n_0 : STD_LOGIC;
  signal pwm_left_i_309_n_0 : STD_LOGIC;
  signal pwm_left_i_310_n_0 : STD_LOGIC;
  signal pwm_left_i_355_n_0 : STD_LOGIC;
  signal pwm_left_i_356_n_0 : STD_LOGIC;
  signal pwm_left_i_357_n_0 : STD_LOGIC;
  signal pwm_left_i_358_n_0 : STD_LOGIC;
  signal pwm_left_i_359_n_0 : STD_LOGIC;
  signal pwm_left_i_360_n_0 : STD_LOGIC;
  signal pwm_left_i_361_n_0 : STD_LOGIC;
  signal pwm_left_i_362_n_0 : STD_LOGIC;
  signal pwm_left_i_363_n_0 : STD_LOGIC;
  signal pwm_left_i_364_n_0 : STD_LOGIC;
  signal pwm_left_i_365_n_0 : STD_LOGIC;
  signal pwm_left_i_366_n_0 : STD_LOGIC;
  signal pwm_left_i_377_n_0 : STD_LOGIC;
  signal pwm_left_i_381_n_0 : STD_LOGIC;
  signal pwm_left_i_408_n_0 : STD_LOGIC;
  signal pwm_left_i_409_n_0 : STD_LOGIC;
  signal pwm_left_i_410_n_0 : STD_LOGIC;
  signal pwm_left_i_411_n_0 : STD_LOGIC;
  signal pwm_left_i_412_n_0 : STD_LOGIC;
  signal pwm_left_i_413_n_0 : STD_LOGIC;
  signal pwm_left_i_414_n_0 : STD_LOGIC;
  signal pwm_left_i_415_n_0 : STD_LOGIC;
  signal pwm_left_i_416_n_0 : STD_LOGIC;
  signal pwm_left_i_417_n_0 : STD_LOGIC;
  signal pwm_left_i_418_n_0 : STD_LOGIC;
  signal pwm_left_i_419_n_0 : STD_LOGIC;
  signal pwm_left_i_452_n_0 : STD_LOGIC;
  signal pwm_left_i_454_n_0 : STD_LOGIC;
  signal pwm_left_i_455_n_0 : STD_LOGIC;
  signal pwm_left_i_456_n_0 : STD_LOGIC;
  signal pwm_left_i_457_n_0 : STD_LOGIC;
  signal pwm_left_i_458_n_0 : STD_LOGIC;
  signal pwm_left_i_459_n_0 : STD_LOGIC;
  signal pwm_left_i_460_n_0 : STD_LOGIC;
  signal pwm_left_i_461_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_109_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_109_n_6 : STD_LOGIC;
  signal pwm_left_reg_i_109_n_7 : STD_LOGIC;
  signal pwm_left_reg_i_114_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_114_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_114_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_114_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_114_n_4 : STD_LOGIC;
  signal pwm_left_reg_i_114_n_5 : STD_LOGIC;
  signal pwm_left_reg_i_114_n_6 : STD_LOGIC;
  signal pwm_left_reg_i_114_n_7 : STD_LOGIC;
  signal pwm_left_reg_i_119_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_119_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_119_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_119_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_119_n_4 : STD_LOGIC;
  signal pwm_left_reg_i_119_n_5 : STD_LOGIC;
  signal pwm_left_reg_i_119_n_6 : STD_LOGIC;
  signal pwm_left_reg_i_119_n_7 : STD_LOGIC;
  signal pwm_left_reg_i_123_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_123_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_123_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_123_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_123_n_4 : STD_LOGIC;
  signal pwm_left_reg_i_123_n_5 : STD_LOGIC;
  signal pwm_left_reg_i_123_n_6 : STD_LOGIC;
  signal pwm_left_reg_i_123_n_7 : STD_LOGIC;
  signal pwm_left_reg_i_125_n_0 : STD_LOGIC;
  signal pwm_left_reg_i_125_n_1 : STD_LOGIC;
  signal pwm_left_reg_i_125_n_2 : STD_LOGIC;
  signal pwm_left_reg_i_125_n_3 : STD_LOGIC;
  signal pwm_left_reg_i_125_n_4 : STD_LOGIC;
  signal pwm_left_reg_i_125_n_5 : STD_LOGIC;
  signal pwm_left_reg_i_125_n_6 : STD_LOGIC;
  signal pwm_left_reg_i_125_n_7 : STD_LOGIC;
  signal pwm_right_i_127_n_0 : STD_LOGIC;
  signal pwm_right_i_157_n_0 : STD_LOGIC;
  signal pwm_right_i_158_n_0 : STD_LOGIC;
  signal pwm_right_i_159_n_0 : STD_LOGIC;
  signal pwm_right_i_160_n_0 : STD_LOGIC;
  signal pwm_right_i_161_n_0 : STD_LOGIC;
  signal pwm_right_i_162_n_0 : STD_LOGIC;
  signal pwm_right_i_163_n_0 : STD_LOGIC;
  signal pwm_right_i_164_n_0 : STD_LOGIC;
  signal pwm_right_i_178_n_0 : STD_LOGIC;
  signal pwm_right_i_180_n_0 : STD_LOGIC;
  signal pwm_right_i_181_n_0 : STD_LOGIC;
  signal pwm_right_i_182_n_0 : STD_LOGIC;
  signal pwm_right_i_183_n_0 : STD_LOGIC;
  signal pwm_right_i_184_n_0 : STD_LOGIC;
  signal pwm_right_i_185_n_0 : STD_LOGIC;
  signal pwm_right_i_186_n_0 : STD_LOGIC;
  signal pwm_right_i_187_n_0 : STD_LOGIC;
  signal pwm_right_i_199_n_0 : STD_LOGIC;
  signal pwm_right_i_206_n_0 : STD_LOGIC;
  signal pwm_right_i_207_n_0 : STD_LOGIC;
  signal pwm_right_i_208_n_0 : STD_LOGIC;
  signal pwm_right_i_209_n_0 : STD_LOGIC;
  signal pwm_right_i_210_n_0 : STD_LOGIC;
  signal pwm_right_i_211_n_0 : STD_LOGIC;
  signal pwm_right_i_212_n_0 : STD_LOGIC;
  signal pwm_right_i_213_n_0 : STD_LOGIC;
  signal pwm_right_i_214_n_0 : STD_LOGIC;
  signal pwm_right_i_215_n_0 : STD_LOGIC;
  signal pwm_right_i_216_n_0 : STD_LOGIC;
  signal pwm_right_i_242_n_0 : STD_LOGIC;
  signal pwm_right_i_243_n_0 : STD_LOGIC;
  signal pwm_right_i_244_n_0 : STD_LOGIC;
  signal pwm_right_i_245_n_0 : STD_LOGIC;
  signal pwm_right_i_246_n_0 : STD_LOGIC;
  signal pwm_right_i_247_n_0 : STD_LOGIC;
  signal pwm_right_i_248_n_0 : STD_LOGIC;
  signal pwm_right_i_249_n_0 : STD_LOGIC;
  signal pwm_right_i_251_n_0 : STD_LOGIC;
  signal pwm_right_i_252_n_0 : STD_LOGIC;
  signal pwm_right_i_253_n_0 : STD_LOGIC;
  signal pwm_right_i_254_n_0 : STD_LOGIC;
  signal pwm_right_i_255_n_0 : STD_LOGIC;
  signal pwm_right_i_256_n_0 : STD_LOGIC;
  signal pwm_right_i_257_n_0 : STD_LOGIC;
  signal pwm_right_i_258_n_0 : STD_LOGIC;
  signal pwm_right_i_276_n_0 : STD_LOGIC;
  signal pwm_right_i_277_n_0 : STD_LOGIC;
  signal pwm_right_i_278_n_0 : STD_LOGIC;
  signal pwm_right_i_279_n_0 : STD_LOGIC;
  signal pwm_right_i_280_n_0 : STD_LOGIC;
  signal pwm_right_i_281_n_0 : STD_LOGIC;
  signal pwm_right_i_282_n_0 : STD_LOGIC;
  signal pwm_right_i_283_n_0 : STD_LOGIC;
  signal pwm_right_i_284_n_0 : STD_LOGIC;
  signal pwm_right_i_285_n_0 : STD_LOGIC;
  signal pwm_right_i_286_n_0 : STD_LOGIC;
  signal pwm_right_i_287_n_0 : STD_LOGIC;
  signal pwm_right_i_314_n_0 : STD_LOGIC;
  signal pwm_right_i_315_n_0 : STD_LOGIC;
  signal pwm_right_i_316_n_0 : STD_LOGIC;
  signal pwm_right_i_317_n_0 : STD_LOGIC;
  signal pwm_right_i_318_n_0 : STD_LOGIC;
  signal pwm_right_i_319_n_0 : STD_LOGIC;
  signal pwm_right_i_320_n_0 : STD_LOGIC;
  signal pwm_right_i_321_n_0 : STD_LOGIC;
  signal pwm_right_i_390_n_0 : STD_LOGIC;
  signal pwm_right_i_391_n_0 : STD_LOGIC;
  signal pwm_right_i_392_n_0 : STD_LOGIC;
  signal pwm_right_i_393_n_0 : STD_LOGIC;
  signal pwm_right_i_394_n_0 : STD_LOGIC;
  signal pwm_right_i_395_n_0 : STD_LOGIC;
  signal pwm_right_i_396_n_0 : STD_LOGIC;
  signal pwm_right_i_397_n_0 : STD_LOGIC;
  signal pwm_right_i_398_n_0 : STD_LOGIC;
  signal pwm_right_i_399_n_0 : STD_LOGIC;
  signal pwm_right_i_400_n_0 : STD_LOGIC;
  signal pwm_right_i_401_n_0 : STD_LOGIC;
  signal pwm_right_i_412_n_0 : STD_LOGIC;
  signal pwm_right_i_416_n_0 : STD_LOGIC;
  signal pwm_right_i_442_n_0 : STD_LOGIC;
  signal pwm_right_i_444_n_0 : STD_LOGIC;
  signal pwm_right_i_445_n_0 : STD_LOGIC;
  signal pwm_right_i_446_n_0 : STD_LOGIC;
  signal pwm_right_i_447_n_0 : STD_LOGIC;
  signal pwm_right_i_448_n_0 : STD_LOGIC;
  signal pwm_right_i_449_n_0 : STD_LOGIC;
  signal pwm_right_i_450_n_0 : STD_LOGIC;
  signal pwm_right_i_451_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_105_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_105_n_6 : STD_LOGIC;
  signal pwm_right_reg_i_105_n_7 : STD_LOGIC;
  signal pwm_right_reg_i_124_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_124_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_124_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_124_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_124_n_4 : STD_LOGIC;
  signal pwm_right_reg_i_124_n_5 : STD_LOGIC;
  signal pwm_right_reg_i_124_n_6 : STD_LOGIC;
  signal pwm_right_reg_i_124_n_7 : STD_LOGIC;
  signal pwm_right_reg_i_142_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_142_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_142_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_142_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_142_n_4 : STD_LOGIC;
  signal pwm_right_reg_i_142_n_5 : STD_LOGIC;
  signal pwm_right_reg_i_142_n_6 : STD_LOGIC;
  signal pwm_right_reg_i_142_n_7 : STD_LOGIC;
  signal pwm_right_reg_i_144_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_144_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_144_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_144_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_144_n_4 : STD_LOGIC;
  signal pwm_right_reg_i_144_n_5 : STD_LOGIC;
  signal pwm_right_reg_i_144_n_6 : STD_LOGIC;
  signal pwm_right_reg_i_144_n_7 : STD_LOGIC;
  signal pwm_right_reg_i_147_n_0 : STD_LOGIC;
  signal pwm_right_reg_i_147_n_1 : STD_LOGIC;
  signal pwm_right_reg_i_147_n_2 : STD_LOGIC;
  signal pwm_right_reg_i_147_n_3 : STD_LOGIC;
  signal pwm_right_reg_i_147_n_4 : STD_LOGIC;
  signal pwm_right_reg_i_147_n_5 : STD_LOGIC;
  signal pwm_right_reg_i_147_n_6 : STD_LOGIC;
  signal pwm_right_reg_i_147_n_7 : STD_LOGIC;
  signal NLW_pwm_left_reg_i_109_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_pwm_left_reg_i_109_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_pwm_right_reg_i_105_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_pwm_right_reg_i_105_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute HLUTNM : string;
  attribute HLUTNM of pwm_left_i_145 : label is "lutpair51";
  attribute HLUTNM of pwm_left_i_146 : label is "lutpair50";
  attribute HLUTNM of pwm_left_i_147 : label is "lutpair49";
  attribute HLUTNM of pwm_left_i_148 : label is "lutpair48";
  attribute HLUTNM of pwm_left_i_149 : label is "lutpair52";
  attribute HLUTNM of pwm_left_i_150 : label is "lutpair51";
  attribute HLUTNM of pwm_left_i_151 : label is "lutpair50";
  attribute HLUTNM of pwm_left_i_152 : label is "lutpair49";
  attribute HLUTNM of pwm_left_i_154 : label is "lutpair47";
  attribute HLUTNM of pwm_left_i_155 : label is "lutpair46";
  attribute HLUTNM of pwm_left_i_156 : label is "lutpair45";
  attribute HLUTNM of pwm_left_i_157 : label is "lutpair44";
  attribute HLUTNM of pwm_left_i_158 : label is "lutpair48";
  attribute HLUTNM of pwm_left_i_159 : label is "lutpair47";
  attribute HLUTNM of pwm_left_i_160 : label is "lutpair46";
  attribute HLUTNM of pwm_left_i_161 : label is "lutpair45";
  attribute HLUTNM of pwm_left_i_173 : label is "lutpair52";
  attribute HLUTNM of pwm_left_i_206 : label is "lutpair43";
  attribute HLUTNM of pwm_left_i_207 : label is "lutpair42";
  attribute HLUTNM of pwm_left_i_208 : label is "lutpair41";
  attribute HLUTNM of pwm_left_i_209 : label is "lutpair40";
  attribute HLUTNM of pwm_left_i_210 : label is "lutpair44";
  attribute HLUTNM of pwm_left_i_211 : label is "lutpair43";
  attribute HLUTNM of pwm_left_i_212 : label is "lutpair42";
  attribute HLUTNM of pwm_left_i_213 : label is "lutpair41";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of pwm_left_i_228 : label is "soft_lutpair53";
  attribute HLUTNM of pwm_left_i_303 : label is "lutpair39";
  attribute HLUTNM of pwm_left_i_304 : label is "lutpair38";
  attribute HLUTNM of pwm_left_i_305 : label is "lutpair106";
  attribute HLUTNM of pwm_left_i_307 : label is "lutpair40";
  attribute HLUTNM of pwm_left_i_308 : label is "lutpair39";
  attribute HLUTNM of pwm_left_i_309 : label is "lutpair38";
  attribute HLUTNM of pwm_left_i_310 : label is "lutpair106";
  attribute SOFT_HLUTNM of pwm_left_i_363 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of pwm_left_i_364 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of pwm_left_i_365 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of pwm_left_i_366 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of pwm_left_i_416 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of pwm_left_i_417 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of pwm_left_i_418 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of pwm_left_i_419 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of pwm_left_i_459 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of pwm_left_i_460 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of pwm_left_i_461 : label is "soft_lutpair48";
  attribute HLUTNM of pwm_right_i_180 : label is "lutpair90";
  attribute HLUTNM of pwm_right_i_181 : label is "lutpair89";
  attribute HLUTNM of pwm_right_i_182 : label is "lutpair88";
  attribute HLUTNM of pwm_right_i_183 : label is "lutpair87";
  attribute HLUTNM of pwm_right_i_184 : label is "lutpair91";
  attribute HLUTNM of pwm_right_i_185 : label is "lutpair90";
  attribute HLUTNM of pwm_right_i_186 : label is "lutpair89";
  attribute HLUTNM of pwm_right_i_187 : label is "lutpair88";
  attribute HLUTNM of pwm_right_i_199 : label is "lutpair93";
  attribute SOFT_HLUTNM of pwm_right_i_214 : label is "soft_lutpair59";
  attribute HLUTNM of pwm_right_i_242 : label is "lutpair92";
  attribute HLUTNM of pwm_right_i_245 : label is "lutpair91";
  attribute HLUTNM of pwm_right_i_246 : label is "lutpair93";
  attribute HLUTNM of pwm_right_i_247 : label is "lutpair92";
  attribute HLUTNM of pwm_right_i_251 : label is "lutpair86";
  attribute HLUTNM of pwm_right_i_252 : label is "lutpair85";
  attribute HLUTNM of pwm_right_i_253 : label is "lutpair84";
  attribute HLUTNM of pwm_right_i_254 : label is "lutpair83";
  attribute HLUTNM of pwm_right_i_255 : label is "lutpair87";
  attribute HLUTNM of pwm_right_i_256 : label is "lutpair86";
  attribute HLUTNM of pwm_right_i_257 : label is "lutpair85";
  attribute HLUTNM of pwm_right_i_258 : label is "lutpair84";
  attribute SOFT_HLUTNM of pwm_right_i_284 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of pwm_right_i_285 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of pwm_right_i_286 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of pwm_right_i_287 : label is "soft_lutpair57";
  attribute HLUTNM of pwm_right_i_314 : label is "lutpair82";
  attribute HLUTNM of pwm_right_i_315 : label is "lutpair81";
  attribute HLUTNM of pwm_right_i_316 : label is "lutpair107";
  attribute HLUTNM of pwm_right_i_318 : label is "lutpair83";
  attribute HLUTNM of pwm_right_i_319 : label is "lutpair82";
  attribute HLUTNM of pwm_right_i_320 : label is "lutpair81";
  attribute HLUTNM of pwm_right_i_321 : label is "lutpair107";
  attribute SOFT_HLUTNM of pwm_right_i_398 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of pwm_right_i_399 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of pwm_right_i_400 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of pwm_right_i_401 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of pwm_right_i_449 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of pwm_right_i_450 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of pwm_right_i_451 : label is "soft_lutpair54";
  attribute x_interface_info : string;
  attribute x_interface_info of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN SideServos_processing_system7_0_0_FCLK_CLK0";
  attribute x_interface_info of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute x_interface_parameter of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW";
  attribute x_interface_info of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute x_interface_info of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute x_interface_info of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute x_interface_info of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute x_interface_info of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute x_interface_info of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute x_interface_info of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute x_interface_info of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute x_interface_info of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute x_interface_info of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute x_interface_info of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute x_interface_info of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute x_interface_info of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute x_interface_parameter of s00_axi_awaddr : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 5, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN SideServos_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute x_interface_info of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute x_interface_info of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute x_interface_info of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute x_interface_info of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute x_interface_info of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute x_interface_info of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SideServos_v1_0
     port map (
      DI(0) => pwm_left_i_377_n_0,
      O(0) => U0_n_7,
      S(0) => pwm_left_i_381_n_0,
      \count_left_val_reg[0]\(3) => U0_n_8,
      \count_left_val_reg[0]\(2) => U0_n_9,
      \count_left_val_reg[0]\(1) => U0_n_10,
      \count_left_val_reg[0]\(0) => U0_n_11,
      \count_left_val_reg[0]_0\(3) => U0_n_26,
      \count_left_val_reg[0]_0\(2) => U0_n_27,
      \count_left_val_reg[0]_0\(1) => U0_n_28,
      \count_left_val_reg[0]_0\(0) => U0_n_29,
      \count_left_val_reg[31]\(0) => U0_n_17,
      \count_left_val_reg[31]_0\(3) => U0_n_18,
      \count_left_val_reg[31]_0\(2) => U0_n_19,
      \count_left_val_reg[31]_0\(1) => U0_n_20,
      \count_left_val_reg[31]_0\(0) => U0_n_21,
      \count_left_val_reg[31]_1\(3) => U0_n_22,
      \count_left_val_reg[31]_1\(2) => U0_n_23,
      \count_left_val_reg[31]_1\(1) => U0_n_24,
      \count_left_val_reg[31]_1\(0) => U0_n_25,
      \count_left_val_reg[31]_10\(3) => U0_n_73,
      \count_left_val_reg[31]_10\(2) => U0_n_74,
      \count_left_val_reg[31]_10\(1) => U0_n_75,
      \count_left_val_reg[31]_10\(0) => U0_n_76,
      \count_left_val_reg[31]_11\(1) => U0_n_77,
      \count_left_val_reg[31]_11\(0) => U0_n_78,
      \count_left_val_reg[31]_12\(3) => U0_n_79,
      \count_left_val_reg[31]_12\(2) => U0_n_80,
      \count_left_val_reg[31]_12\(1) => U0_n_81,
      \count_left_val_reg[31]_12\(0) => U0_n_82,
      \count_left_val_reg[31]_13\(3) => U0_n_83,
      \count_left_val_reg[31]_13\(2) => U0_n_84,
      \count_left_val_reg[31]_13\(1) => U0_n_85,
      \count_left_val_reg[31]_13\(0) => U0_n_86,
      \count_left_val_reg[31]_14\(3) => U0_n_87,
      \count_left_val_reg[31]_14\(2) => U0_n_88,
      \count_left_val_reg[31]_14\(1) => U0_n_89,
      \count_left_val_reg[31]_14\(0) => U0_n_90,
      \count_left_val_reg[31]_15\(2) => U0_n_91,
      \count_left_val_reg[31]_15\(1) => U0_n_92,
      \count_left_val_reg[31]_15\(0) => U0_n_93,
      \count_left_val_reg[31]_2\(2) => U0_n_43,
      \count_left_val_reg[31]_2\(1) => U0_n_44,
      \count_left_val_reg[31]_2\(0) => U0_n_45,
      \count_left_val_reg[31]_3\(3) => U0_n_46,
      \count_left_val_reg[31]_3\(2) => U0_n_47,
      \count_left_val_reg[31]_3\(1) => U0_n_48,
      \count_left_val_reg[31]_3\(0) => U0_n_49,
      \count_left_val_reg[31]_4\(3) => U0_n_50,
      \count_left_val_reg[31]_4\(2) => U0_n_51,
      \count_left_val_reg[31]_4\(1) => U0_n_52,
      \count_left_val_reg[31]_4\(0) => U0_n_53,
      \count_left_val_reg[31]_5\(3) => U0_n_54,
      \count_left_val_reg[31]_5\(2) => U0_n_55,
      \count_left_val_reg[31]_5\(1) => U0_n_56,
      \count_left_val_reg[31]_5\(0) => U0_n_57,
      \count_left_val_reg[31]_6\(2) => U0_n_58,
      \count_left_val_reg[31]_6\(1) => U0_n_59,
      \count_left_val_reg[31]_6\(0) => U0_n_60,
      \count_left_val_reg[31]_7\(3) => U0_n_61,
      \count_left_val_reg[31]_7\(2) => U0_n_62,
      \count_left_val_reg[31]_7\(1) => U0_n_63,
      \count_left_val_reg[31]_7\(0) => U0_n_64,
      \count_left_val_reg[31]_8\(3) => U0_n_65,
      \count_left_val_reg[31]_8\(2) => U0_n_66,
      \count_left_val_reg[31]_8\(1) => U0_n_67,
      \count_left_val_reg[31]_8\(0) => U0_n_68,
      \count_left_val_reg[31]_9\(3) => U0_n_69,
      \count_left_val_reg[31]_9\(2) => U0_n_70,
      \count_left_val_reg[31]_9\(1) => U0_n_71,
      \count_left_val_reg[31]_9\(0) => U0_n_72,
      \count_right_val_reg[31]\(0) => U0_n_12,
      \count_right_val_reg[31]_0\(3) => U0_n_13,
      \count_right_val_reg[31]_0\(2) => U0_n_14,
      \count_right_val_reg[31]_0\(1) => U0_n_15,
      \count_right_val_reg[31]_0\(0) => U0_n_16,
      \count_right_val_reg[31]_1\(0) => U0_n_30,
      \count_right_val_reg[31]_10\(3) => U0_n_112,
      \count_right_val_reg[31]_10\(2) => U0_n_113,
      \count_right_val_reg[31]_10\(1) => U0_n_114,
      \count_right_val_reg[31]_10\(0) => U0_n_115,
      \count_right_val_reg[31]_11\(3) => U0_n_116,
      \count_right_val_reg[31]_11\(2) => U0_n_117,
      \count_right_val_reg[31]_11\(1) => U0_n_118,
      \count_right_val_reg[31]_11\(0) => U0_n_119,
      \count_right_val_reg[31]_12\(3) => U0_n_120,
      \count_right_val_reg[31]_12\(2) => U0_n_121,
      \count_right_val_reg[31]_12\(1) => U0_n_122,
      \count_right_val_reg[31]_12\(0) => U0_n_123,
      \count_right_val_reg[31]_13\(3) => U0_n_124,
      \count_right_val_reg[31]_13\(2) => U0_n_125,
      \count_right_val_reg[31]_13\(1) => U0_n_126,
      \count_right_val_reg[31]_13\(0) => U0_n_127,
      \count_right_val_reg[31]_14\(1) => U0_n_128,
      \count_right_val_reg[31]_14\(0) => U0_n_129,
      \count_right_val_reg[31]_15\(3) => U0_n_130,
      \count_right_val_reg[31]_15\(2) => U0_n_131,
      \count_right_val_reg[31]_15\(1) => U0_n_132,
      \count_right_val_reg[31]_15\(0) => U0_n_133,
      \count_right_val_reg[31]_16\(3) => U0_n_134,
      \count_right_val_reg[31]_16\(2) => U0_n_135,
      \count_right_val_reg[31]_16\(1) => U0_n_136,
      \count_right_val_reg[31]_16\(0) => U0_n_137,
      \count_right_val_reg[31]_17\(3) => U0_n_138,
      \count_right_val_reg[31]_17\(2) => U0_n_139,
      \count_right_val_reg[31]_17\(1) => U0_n_140,
      \count_right_val_reg[31]_17\(0) => U0_n_141,
      \count_right_val_reg[31]_18\(2) => U0_n_142,
      \count_right_val_reg[31]_18\(1) => U0_n_143,
      \count_right_val_reg[31]_18\(0) => U0_n_144,
      \count_right_val_reg[31]_2\(3) => U0_n_31,
      \count_right_val_reg[31]_2\(2) => U0_n_32,
      \count_right_val_reg[31]_2\(1) => U0_n_33,
      \count_right_val_reg[31]_2\(0) => U0_n_34,
      \count_right_val_reg[31]_3\(3) => U0_n_35,
      \count_right_val_reg[31]_3\(2) => U0_n_36,
      \count_right_val_reg[31]_3\(1) => U0_n_37,
      \count_right_val_reg[31]_3\(0) => U0_n_38,
      \count_right_val_reg[31]_4\(3) => U0_n_39,
      \count_right_val_reg[31]_4\(2) => U0_n_40,
      \count_right_val_reg[31]_4\(1) => U0_n_41,
      \count_right_val_reg[31]_4\(0) => U0_n_42,
      \count_right_val_reg[31]_5\(2) => U0_n_94,
      \count_right_val_reg[31]_5\(1) => U0_n_95,
      \count_right_val_reg[31]_5\(0) => U0_n_96,
      \count_right_val_reg[31]_6\(3) => U0_n_97,
      \count_right_val_reg[31]_6\(2) => U0_n_98,
      \count_right_val_reg[31]_6\(1) => U0_n_99,
      \count_right_val_reg[31]_6\(0) => U0_n_100,
      \count_right_val_reg[31]_7\(3) => U0_n_101,
      \count_right_val_reg[31]_7\(2) => U0_n_102,
      \count_right_val_reg[31]_7\(1) => U0_n_103,
      \count_right_val_reg[31]_7\(0) => U0_n_104,
      \count_right_val_reg[31]_8\(3) => U0_n_105,
      \count_right_val_reg[31]_8\(2) => U0_n_106,
      \count_right_val_reg[31]_8\(1) => U0_n_107,
      \count_right_val_reg[31]_8\(0) => U0_n_108,
      \count_right_val_reg[31]_9\(2) => U0_n_109,
      \count_right_val_reg[31]_9\(1) => U0_n_110,
      \count_right_val_reg[31]_9\(0) => U0_n_111,
      leftServo2(1) => pwm_left_reg_i_109_n_6,
      leftServo2(0) => pwm_left_reg_i_109_n_7,
      leftServo2_0(3) => pwm_left_reg_i_114_n_4,
      leftServo2_0(2) => pwm_left_reg_i_114_n_5,
      leftServo2_0(1) => pwm_left_reg_i_114_n_6,
      leftServo2_0(0) => pwm_left_reg_i_114_n_7,
      leftServo2_1(3) => pwm_left_reg_i_123_n_4,
      leftServo2_1(2) => pwm_left_reg_i_123_n_5,
      leftServo2_1(1) => pwm_left_reg_i_123_n_6,
      leftServo2_1(0) => pwm_left_reg_i_123_n_7,
      leftServo2_10(3) => pwm_left_i_145_n_0,
      leftServo2_10(2) => pwm_left_i_146_n_0,
      leftServo2_10(1) => pwm_left_i_147_n_0,
      leftServo2_10(0) => pwm_left_i_148_n_0,
      leftServo2_11(3) => pwm_left_i_149_n_0,
      leftServo2_11(2) => pwm_left_i_150_n_0,
      leftServo2_11(1) => pwm_left_i_151_n_0,
      leftServo2_11(0) => pwm_left_i_152_n_0,
      leftServo2_12(0) => pwm_left_i_173_n_0,
      leftServo2_13(1) => pwm_left_i_452_n_0,
      leftServo2_13(0) => pwm_left_i_454_n_0,
      leftServo2_14(3) => pwm_left_i_455_n_0,
      leftServo2_14(2) => pwm_left_i_456_n_0,
      leftServo2_14(1) => pwm_left_i_457_n_0,
      leftServo2_14(0) => pwm_left_i_458_n_0,
      leftServo2_15(3) => pwm_left_i_408_n_0,
      leftServo2_15(2) => pwm_left_i_409_n_0,
      leftServo2_15(1) => pwm_left_i_410_n_0,
      leftServo2_15(0) => pwm_left_i_411_n_0,
      leftServo2_16(3) => pwm_left_i_412_n_0,
      leftServo2_16(2) => pwm_left_i_413_n_0,
      leftServo2_16(1) => pwm_left_i_414_n_0,
      leftServo2_16(0) => pwm_left_i_415_n_0,
      leftServo2_17(3) => pwm_left_i_355_n_0,
      leftServo2_17(2) => pwm_left_i_356_n_0,
      leftServo2_17(1) => pwm_left_i_357_n_0,
      leftServo2_17(0) => pwm_left_i_358_n_0,
      leftServo2_18(3) => pwm_left_i_359_n_0,
      leftServo2_18(2) => pwm_left_i_360_n_0,
      leftServo2_18(1) => pwm_left_i_361_n_0,
      leftServo2_18(0) => pwm_left_i_362_n_0,
      leftServo2_19(3) => pwm_left_i_220_n_0,
      leftServo2_19(2) => pwm_left_i_221_n_0,
      leftServo2_19(1) => pwm_left_i_222_n_0,
      leftServo2_19(0) => pwm_left_i_223_n_0,
      leftServo2_2(3) => pwm_left_reg_i_125_n_4,
      leftServo2_2(2) => pwm_left_reg_i_125_n_5,
      leftServo2_2(1) => pwm_left_reg_i_125_n_6,
      leftServo2_2(0) => pwm_left_reg_i_125_n_7,
      leftServo2_20(3) => pwm_left_i_224_n_0,
      leftServo2_20(2) => pwm_left_i_225_n_0,
      leftServo2_20(1) => pwm_left_i_226_n_0,
      leftServo2_20(0) => pwm_left_i_227_n_0,
      leftServo2_21(3) => pwm_left_i_179_n_0,
      leftServo2_21(2) => pwm_left_i_180_n_0,
      leftServo2_21(1) => pwm_left_i_181_n_0,
      leftServo2_21(0) => pwm_left_i_182_n_0,
      leftServo2_22(3) => pwm_left_i_183_n_0,
      leftServo2_22(2) => pwm_left_i_184_n_0,
      leftServo2_22(1) => pwm_left_i_185_n_0,
      leftServo2_22(0) => pwm_left_i_186_n_0,
      leftServo2_23(0) => pwm_left_i_127_n_0,
      leftServo2_3(3) => pwm_left_reg_i_119_n_4,
      leftServo2_3(2) => pwm_left_reg_i_119_n_5,
      leftServo2_3(1) => pwm_left_reg_i_119_n_6,
      leftServo2_3(0) => pwm_left_reg_i_119_n_7,
      leftServo2_4(3) => pwm_left_i_303_n_0,
      leftServo2_4(2) => pwm_left_i_304_n_0,
      leftServo2_4(1) => pwm_left_i_305_n_0,
      leftServo2_4(0) => pwm_left_i_306_n_0,
      leftServo2_5(3) => pwm_left_i_307_n_0,
      leftServo2_5(2) => pwm_left_i_308_n_0,
      leftServo2_5(1) => pwm_left_i_309_n_0,
      leftServo2_5(0) => pwm_left_i_310_n_0,
      leftServo2_6(3) => pwm_left_i_206_n_0,
      leftServo2_6(2) => pwm_left_i_207_n_0,
      leftServo2_6(1) => pwm_left_i_208_n_0,
      leftServo2_6(0) => pwm_left_i_209_n_0,
      leftServo2_7(3) => pwm_left_i_210_n_0,
      leftServo2_7(2) => pwm_left_i_211_n_0,
      leftServo2_7(1) => pwm_left_i_212_n_0,
      leftServo2_7(0) => pwm_left_i_213_n_0,
      leftServo2_8(3) => pwm_left_i_154_n_0,
      leftServo2_8(2) => pwm_left_i_155_n_0,
      leftServo2_8(1) => pwm_left_i_156_n_0,
      leftServo2_8(0) => pwm_left_i_157_n_0,
      leftServo2_9(3) => pwm_left_i_158_n_0,
      leftServo2_9(2) => pwm_left_i_159_n_0,
      leftServo2_9(1) => pwm_left_i_160_n_0,
      leftServo2_9(0) => pwm_left_i_161_n_0,
      rightServo2(1) => pwm_right_reg_i_105_n_6,
      rightServo2(0) => pwm_right_reg_i_105_n_7,
      rightServo2_0(3) => pwm_right_reg_i_124_n_4,
      rightServo2_0(2) => pwm_right_reg_i_124_n_5,
      rightServo2_0(1) => pwm_right_reg_i_124_n_6,
      rightServo2_0(0) => pwm_right_reg_i_124_n_7,
      rightServo2_1(3) => pwm_right_reg_i_144_n_4,
      rightServo2_1(2) => pwm_right_reg_i_144_n_5,
      rightServo2_1(1) => pwm_right_reg_i_144_n_6,
      rightServo2_1(0) => pwm_right_reg_i_144_n_7,
      rightServo2_10(3) => pwm_right_i_180_n_0,
      rightServo2_10(2) => pwm_right_i_181_n_0,
      rightServo2_10(1) => pwm_right_i_182_n_0,
      rightServo2_10(0) => pwm_right_i_183_n_0,
      rightServo2_11(3) => pwm_right_i_184_n_0,
      rightServo2_11(2) => pwm_right_i_185_n_0,
      rightServo2_11(1) => pwm_right_i_186_n_0,
      rightServo2_11(0) => pwm_right_i_187_n_0,
      rightServo2_12(3) => pwm_right_i_242_n_0,
      rightServo2_12(2) => pwm_right_i_243_n_0,
      rightServo2_12(1) => pwm_right_i_244_n_0,
      rightServo2_12(0) => pwm_right_i_245_n_0,
      rightServo2_13(3) => pwm_right_i_246_n_0,
      rightServo2_13(2) => pwm_right_i_247_n_0,
      rightServo2_13(1) => pwm_right_i_248_n_0,
      rightServo2_13(0) => pwm_right_i_249_n_0,
      rightServo2_14(0) => pwm_right_i_199_n_0,
      rightServo2_15(1) => pwm_right_i_442_n_0,
      rightServo2_15(0) => pwm_right_i_444_n_0,
      rightServo2_16(3) => pwm_right_i_445_n_0,
      rightServo2_16(2) => pwm_right_i_446_n_0,
      rightServo2_16(1) => pwm_right_i_447_n_0,
      rightServo2_16(0) => pwm_right_i_448_n_0,
      rightServo2_17(3) => pwm_right_i_390_n_0,
      rightServo2_17(2) => pwm_right_i_391_n_0,
      rightServo2_17(1) => pwm_right_i_392_n_0,
      rightServo2_17(0) => pwm_right_i_393_n_0,
      rightServo2_18(3) => pwm_right_i_394_n_0,
      rightServo2_18(2) => pwm_right_i_395_n_0,
      rightServo2_18(1) => pwm_right_i_396_n_0,
      rightServo2_18(0) => pwm_right_i_397_n_0,
      rightServo2_19(3) => pwm_right_i_276_n_0,
      rightServo2_19(2) => pwm_right_i_277_n_0,
      rightServo2_19(1) => pwm_right_i_278_n_0,
      rightServo2_19(0) => pwm_right_i_279_n_0,
      rightServo2_2(3) => pwm_right_reg_i_147_n_4,
      rightServo2_2(2) => pwm_right_reg_i_147_n_5,
      rightServo2_2(1) => pwm_right_reg_i_147_n_6,
      rightServo2_2(0) => pwm_right_reg_i_147_n_7,
      rightServo2_20(3) => pwm_right_i_280_n_0,
      rightServo2_20(2) => pwm_right_i_281_n_0,
      rightServo2_20(1) => pwm_right_i_282_n_0,
      rightServo2_20(0) => pwm_right_i_283_n_0,
      rightServo2_21(3) => pwm_right_i_206_n_0,
      rightServo2_21(2) => pwm_right_i_207_n_0,
      rightServo2_21(1) => pwm_right_i_208_n_0,
      rightServo2_21(0) => pwm_right_i_209_n_0,
      rightServo2_22(3) => pwm_right_i_210_n_0,
      rightServo2_22(2) => pwm_right_i_211_n_0,
      rightServo2_22(1) => pwm_right_i_212_n_0,
      rightServo2_22(0) => pwm_right_i_213_n_0,
      rightServo2_23(3) => pwm_right_i_157_n_0,
      rightServo2_23(2) => pwm_right_i_158_n_0,
      rightServo2_23(1) => pwm_right_i_159_n_0,
      rightServo2_23(0) => pwm_right_i_160_n_0,
      rightServo2_24(3) => pwm_right_i_161_n_0,
      rightServo2_24(2) => pwm_right_i_162_n_0,
      rightServo2_24(1) => pwm_right_i_163_n_0,
      rightServo2_24(0) => pwm_right_i_164_n_0,
      rightServo2_25(0) => pwm_right_i_127_n_0,
      rightServo2_3(3) => pwm_right_reg_i_142_n_4,
      rightServo2_3(2) => pwm_right_reg_i_142_n_5,
      rightServo2_3(1) => pwm_right_reg_i_142_n_6,
      rightServo2_3(0) => pwm_right_reg_i_142_n_7,
      rightServo2_4(0) => pwm_right_i_412_n_0,
      rightServo2_5(0) => pwm_right_i_416_n_0,
      rightServo2_6(3) => pwm_right_i_314_n_0,
      rightServo2_6(2) => pwm_right_i_315_n_0,
      rightServo2_6(1) => pwm_right_i_316_n_0,
      rightServo2_6(0) => pwm_right_i_317_n_0,
      rightServo2_7(3) => pwm_right_i_318_n_0,
      rightServo2_7(2) => pwm_right_i_319_n_0,
      rightServo2_7(1) => pwm_right_i_320_n_0,
      rightServo2_7(0) => pwm_right_i_321_n_0,
      rightServo2_8(3) => pwm_right_i_251_n_0,
      rightServo2_8(2) => pwm_right_i_252_n_0,
      rightServo2_8(1) => pwm_right_i_253_n_0,
      rightServo2_8(0) => pwm_right_i_254_n_0,
      rightServo2_9(3) => pwm_right_i_255_n_0,
      rightServo2_9(2) => pwm_right_i_256_n_0,
      rightServo2_9(1) => pwm_right_i_257_n_0,
      rightServo2_9(0) => pwm_right_i_258_n_0,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(2 downto 0) => s00_axi_araddr(4 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(2 downto 0) => s00_axi_awaddr(4 downto 2),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      s00_pwm_left => s00_pwm_left,
      s00_pwm_right => s00_pwm_right
    );
pwm_left_i_127: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3783"
    )
        port map (
      I0 => U0_n_20,
      I1 => U0_n_18,
      I2 => U0_n_19,
      I3 => U0_n_17,
      O => pwm_left_i_127_n_0
    );
pwm_left_i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => U0_n_7,
      O => pwm_left_i_144_n_0
    );
pwm_left_i_145: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => U0_n_92,
      I1 => U0_n_78,
      I2 => U0_n_59,
      O => pwm_left_i_145_n_0
    );
pwm_left_i_146: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => U0_n_93,
      I1 => U0_n_73,
      I2 => U0_n_60,
      O => pwm_left_i_146_n_0
    );
pwm_left_i_147: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => U0_n_87,
      I1 => U0_n_74,
      I2 => U0_n_54,
      O => pwm_left_i_147_n_0
    );
pwm_left_i_148: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => U0_n_88,
      I1 => U0_n_75,
      I2 => U0_n_55,
      O => pwm_left_i_148_n_0
    );
pwm_left_i_149: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => U0_n_91,
      I1 => U0_n_77,
      I2 => U0_n_58,
      I3 => pwm_left_i_145_n_0,
      O => pwm_left_i_149_n_0
    );
pwm_left_i_150: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => U0_n_92,
      I1 => U0_n_78,
      I2 => U0_n_59,
      I3 => pwm_left_i_146_n_0,
      O => pwm_left_i_150_n_0
    );
pwm_left_i_151: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => U0_n_93,
      I1 => U0_n_73,
      I2 => U0_n_60,
      I3 => pwm_left_i_147_n_0,
      O => pwm_left_i_151_n_0
    );
pwm_left_i_152: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => U0_n_87,
      I1 => U0_n_74,
      I2 => U0_n_54,
      I3 => pwm_left_i_148_n_0,
      O => pwm_left_i_152_n_0
    );
pwm_left_i_154: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => U0_n_89,
      I1 => U0_n_76,
      I2 => U0_n_56,
      O => pwm_left_i_154_n_0
    );
pwm_left_i_155: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => U0_n_90,
      I1 => U0_n_69,
      I2 => U0_n_57,
      O => pwm_left_i_155_n_0
    );
pwm_left_i_156: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => U0_n_83,
      I1 => U0_n_70,
      I2 => U0_n_50,
      O => pwm_left_i_156_n_0
    );
pwm_left_i_157: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => U0_n_84,
      I1 => U0_n_71,
      I2 => U0_n_51,
      O => pwm_left_i_157_n_0
    );
pwm_left_i_158: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => U0_n_88,
      I1 => U0_n_75,
      I2 => U0_n_55,
      I3 => pwm_left_i_154_n_0,
      O => pwm_left_i_158_n_0
    );
pwm_left_i_159: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => U0_n_89,
      I1 => U0_n_76,
      I2 => U0_n_56,
      I3 => pwm_left_i_155_n_0,
      O => pwm_left_i_159_n_0
    );
pwm_left_i_160: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => U0_n_90,
      I1 => U0_n_69,
      I2 => U0_n_57,
      I3 => pwm_left_i_156_n_0,
      O => pwm_left_i_160_n_0
    );
pwm_left_i_161: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => U0_n_83,
      I1 => U0_n_70,
      I2 => U0_n_50,
      I3 => pwm_left_i_157_n_0,
      O => pwm_left_i_161_n_0
    );
pwm_left_i_173: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => U0_n_91,
      I1 => U0_n_77,
      I2 => U0_n_58,
      O => pwm_left_i_173_n_0
    );
pwm_left_i_179: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06006606"
    )
        port map (
      I0 => U0_n_18,
      I1 => U0_n_20,
      I2 => U0_n_17,
      I3 => U0_n_21,
      I4 => U0_n_19,
      O => pwm_left_i_179_n_0
    );
pwm_left_i_180: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0096000096960096"
    )
        port map (
      I0 => U0_n_21,
      I1 => U0_n_19,
      I2 => U0_n_17,
      I3 => U0_n_18,
      I4 => U0_n_22,
      I5 => U0_n_20,
      O => pwm_left_i_180_n_0
    );
pwm_left_i_181: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0096000096960096"
    )
        port map (
      I0 => U0_n_22,
      I1 => U0_n_20,
      I2 => U0_n_18,
      I3 => U0_n_19,
      I4 => U0_n_23,
      I5 => U0_n_21,
      O => pwm_left_i_181_n_0
    );
pwm_left_i_182: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => U0_n_17,
      I1 => pwm_left_i_228_n_0,
      I2 => U0_n_20,
      I3 => U0_n_24,
      I4 => U0_n_22,
      O => pwm_left_i_182_n_0
    );
pwm_left_i_183: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => pwm_left_i_179_n_0,
      I1 => U0_n_19,
      I2 => U0_n_17,
      I3 => U0_n_20,
      I4 => U0_n_18,
      O => pwm_left_i_183_n_0
    );
pwm_left_i_184: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => pwm_left_i_180_n_0,
      I1 => U0_n_20,
      I2 => U0_n_18,
      I3 => U0_n_19,
      I4 => U0_n_21,
      I5 => U0_n_17,
      O => pwm_left_i_184_n_0
    );
pwm_left_i_185: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => pwm_left_i_181_n_0,
      I1 => pwm_left_i_229_n_0,
      I2 => U0_n_20,
      I3 => U0_n_22,
      I4 => U0_n_18,
      O => pwm_left_i_185_n_0
    );
pwm_left_i_186: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => pwm_left_i_182_n_0,
      I1 => pwm_left_i_230_n_0,
      I2 => U0_n_21,
      I3 => U0_n_23,
      I4 => U0_n_19,
      O => pwm_left_i_186_n_0
    );
pwm_left_i_206: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => U0_n_85,
      I1 => U0_n_72,
      I2 => U0_n_52,
      O => pwm_left_i_206_n_0
    );
pwm_left_i_207: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => U0_n_86,
      I1 => U0_n_65,
      I2 => U0_n_53,
      O => pwm_left_i_207_n_0
    );
pwm_left_i_208: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => U0_n_79,
      I1 => U0_n_66,
      I2 => U0_n_46,
      O => pwm_left_i_208_n_0
    );
pwm_left_i_209: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => U0_n_80,
      I1 => U0_n_67,
      I2 => U0_n_47,
      O => pwm_left_i_209_n_0
    );
pwm_left_i_210: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => U0_n_84,
      I1 => U0_n_71,
      I2 => U0_n_51,
      I3 => pwm_left_i_206_n_0,
      O => pwm_left_i_210_n_0
    );
pwm_left_i_211: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => U0_n_85,
      I1 => U0_n_72,
      I2 => U0_n_52,
      I3 => pwm_left_i_207_n_0,
      O => pwm_left_i_211_n_0
    );
pwm_left_i_212: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => U0_n_86,
      I1 => U0_n_65,
      I2 => U0_n_53,
      I3 => pwm_left_i_208_n_0,
      O => pwm_left_i_212_n_0
    );
pwm_left_i_213: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => U0_n_79,
      I1 => U0_n_66,
      I2 => U0_n_46,
      I3 => pwm_left_i_209_n_0,
      O => pwm_left_i_213_n_0
    );
pwm_left_i_220: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => U0_n_18,
      I1 => pwm_left_i_363_n_0,
      I2 => U0_n_21,
      I3 => U0_n_25,
      I4 => U0_n_23,
      O => pwm_left_i_220_n_0
    );
pwm_left_i_221: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => U0_n_19,
      I1 => pwm_left_i_364_n_0,
      I2 => U0_n_22,
      I3 => U0_n_26,
      I4 => U0_n_24,
      O => pwm_left_i_221_n_0
    );
pwm_left_i_222: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => U0_n_20,
      I1 => pwm_left_i_365_n_0,
      I2 => U0_n_23,
      I3 => U0_n_27,
      I4 => U0_n_25,
      O => pwm_left_i_222_n_0
    );
pwm_left_i_223: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => U0_n_21,
      I1 => pwm_left_i_366_n_0,
      I2 => U0_n_24,
      I3 => U0_n_28,
      I4 => U0_n_26,
      O => pwm_left_i_223_n_0
    );
pwm_left_i_224: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => pwm_left_i_220_n_0,
      I1 => pwm_left_i_228_n_0,
      I2 => U0_n_17,
      I3 => U0_n_22,
      I4 => U0_n_24,
      I5 => U0_n_20,
      O => pwm_left_i_224_n_0
    );
pwm_left_i_225: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => pwm_left_i_221_n_0,
      I1 => pwm_left_i_363_n_0,
      I2 => U0_n_18,
      I3 => U0_n_23,
      I4 => U0_n_25,
      I5 => U0_n_21,
      O => pwm_left_i_225_n_0
    );
pwm_left_i_226: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => pwm_left_i_222_n_0,
      I1 => pwm_left_i_364_n_0,
      I2 => U0_n_19,
      I3 => U0_n_24,
      I4 => U0_n_26,
      I5 => U0_n_22,
      O => pwm_left_i_226_n_0
    );
pwm_left_i_227: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => pwm_left_i_223_n_0,
      I1 => pwm_left_i_365_n_0,
      I2 => U0_n_20,
      I3 => U0_n_25,
      I4 => U0_n_27,
      I5 => U0_n_23,
      O => pwm_left_i_227_n_0
    );
pwm_left_i_228: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_19,
      I1 => U0_n_21,
      I2 => U0_n_23,
      O => pwm_left_i_228_n_0
    );
pwm_left_i_229: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_17,
      I1 => U0_n_19,
      I2 => U0_n_21,
      O => pwm_left_i_229_n_0
    );
pwm_left_i_230: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_18,
      I1 => U0_n_20,
      I2 => U0_n_22,
      O => pwm_left_i_230_n_0
    );
pwm_left_i_303: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => U0_n_81,
      I1 => U0_n_68,
      I2 => U0_n_48,
      O => pwm_left_i_303_n_0
    );
pwm_left_i_304: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => U0_n_82,
      I1 => U0_n_61,
      I2 => U0_n_49,
      O => pwm_left_i_304_n_0
    );
pwm_left_i_305: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => U0_n_62,
      I1 => U0_n_43,
      O => pwm_left_i_305_n_0
    );
pwm_left_i_306: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => U0_n_44,
      I1 => U0_n_63,
      O => pwm_left_i_306_n_0
    );
pwm_left_i_307: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => U0_n_80,
      I1 => U0_n_67,
      I2 => U0_n_47,
      I3 => pwm_left_i_303_n_0,
      O => pwm_left_i_307_n_0
    );
pwm_left_i_308: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => U0_n_81,
      I1 => U0_n_68,
      I2 => U0_n_48,
      I3 => pwm_left_i_304_n_0,
      O => pwm_left_i_308_n_0
    );
pwm_left_i_309: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => U0_n_82,
      I1 => U0_n_61,
      I2 => U0_n_49,
      I3 => pwm_left_i_305_n_0,
      O => pwm_left_i_309_n_0
    );
pwm_left_i_310: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => U0_n_62,
      I1 => U0_n_43,
      I2 => U0_n_44,
      I3 => U0_n_63,
      O => pwm_left_i_310_n_0
    );
pwm_left_i_355: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => U0_n_22,
      I1 => pwm_left_i_416_n_0,
      I2 => U0_n_25,
      I3 => U0_n_29,
      I4 => U0_n_27,
      O => pwm_left_i_355_n_0
    );
pwm_left_i_356: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => U0_n_23,
      I1 => pwm_left_i_417_n_0,
      I2 => U0_n_26,
      I3 => U0_n_8,
      I4 => U0_n_28,
      O => pwm_left_i_356_n_0
    );
pwm_left_i_357: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => U0_n_24,
      I1 => pwm_left_i_418_n_0,
      I2 => U0_n_27,
      I3 => U0_n_9,
      I4 => U0_n_29,
      O => pwm_left_i_357_n_0
    );
pwm_left_i_358: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => U0_n_25,
      I1 => pwm_left_i_419_n_0,
      I2 => U0_n_28,
      I3 => U0_n_10,
      I4 => U0_n_8,
      O => pwm_left_i_358_n_0
    );
pwm_left_i_359: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => pwm_left_i_355_n_0,
      I1 => pwm_left_i_366_n_0,
      I2 => U0_n_21,
      I3 => U0_n_26,
      I4 => U0_n_28,
      I5 => U0_n_24,
      O => pwm_left_i_359_n_0
    );
pwm_left_i_360: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => pwm_left_i_356_n_0,
      I1 => pwm_left_i_416_n_0,
      I2 => U0_n_22,
      I3 => U0_n_27,
      I4 => U0_n_29,
      I5 => U0_n_25,
      O => pwm_left_i_360_n_0
    );
pwm_left_i_361: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => pwm_left_i_357_n_0,
      I1 => pwm_left_i_417_n_0,
      I2 => U0_n_23,
      I3 => U0_n_28,
      I4 => U0_n_8,
      I5 => U0_n_26,
      O => pwm_left_i_361_n_0
    );
pwm_left_i_362: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => pwm_left_i_358_n_0,
      I1 => pwm_left_i_418_n_0,
      I2 => U0_n_24,
      I3 => U0_n_29,
      I4 => U0_n_9,
      I5 => U0_n_27,
      O => pwm_left_i_362_n_0
    );
pwm_left_i_363: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_20,
      I1 => U0_n_22,
      I2 => U0_n_24,
      O => pwm_left_i_363_n_0
    );
pwm_left_i_364: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_21,
      I1 => U0_n_23,
      I2 => U0_n_25,
      O => pwm_left_i_364_n_0
    );
pwm_left_i_365: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_22,
      I1 => U0_n_24,
      I2 => U0_n_26,
      O => pwm_left_i_365_n_0
    );
pwm_left_i_366: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_23,
      I1 => U0_n_25,
      I2 => U0_n_27,
      O => pwm_left_i_366_n_0
    );
pwm_left_i_377: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => U0_n_45,
      I1 => U0_n_64,
      O => pwm_left_i_377_n_0
    );
pwm_left_i_381: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => U0_n_45,
      I1 => U0_n_64,
      I2 => U0_n_63,
      I3 => U0_n_44,
      O => pwm_left_i_381_n_0
    );
pwm_left_i_408: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => U0_n_26,
      I1 => pwm_left_i_459_n_0,
      I2 => U0_n_29,
      I3 => U0_n_11,
      I4 => U0_n_9,
      O => pwm_left_i_408_n_0
    );
pwm_left_i_409: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => U0_n_27,
      I1 => pwm_left_i_460_n_0,
      I2 => U0_n_8,
      I3 => U0_n_7,
      I4 => U0_n_10,
      O => pwm_left_i_409_n_0
    );
pwm_left_i_410: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88E8E8EE"
    )
        port map (
      I0 => U0_n_28,
      I1 => pwm_left_i_461_n_0,
      I2 => U0_n_29,
      I3 => U0_n_9,
      I4 => U0_n_11,
      O => pwm_left_i_410_n_0
    );
pwm_left_i_411: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => U0_n_29,
      I1 => U0_n_9,
      I2 => U0_n_11,
      I3 => U0_n_28,
      I4 => pwm_left_i_461_n_0,
      O => pwm_left_i_411_n_0
    );
pwm_left_i_412: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => pwm_left_i_408_n_0,
      I1 => pwm_left_i_419_n_0,
      I2 => U0_n_25,
      I3 => U0_n_8,
      I4 => U0_n_10,
      I5 => U0_n_28,
      O => pwm_left_i_412_n_0
    );
pwm_left_i_413: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => pwm_left_i_409_n_0,
      I1 => pwm_left_i_459_n_0,
      I2 => U0_n_26,
      I3 => U0_n_9,
      I4 => U0_n_11,
      I5 => U0_n_29,
      O => pwm_left_i_413_n_0
    );
pwm_left_i_414: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => pwm_left_i_410_n_0,
      I1 => pwm_left_i_460_n_0,
      I2 => U0_n_27,
      I3 => U0_n_10,
      I4 => U0_n_7,
      I5 => U0_n_8,
      O => pwm_left_i_414_n_0
    );
pwm_left_i_415: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6699999966966699"
    )
        port map (
      I0 => pwm_left_i_461_n_0,
      I1 => U0_n_28,
      I2 => U0_n_8,
      I3 => U0_n_11,
      I4 => U0_n_9,
      I5 => U0_n_29,
      O => pwm_left_i_415_n_0
    );
pwm_left_i_416: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_24,
      I1 => U0_n_26,
      I2 => U0_n_28,
      O => pwm_left_i_416_n_0
    );
pwm_left_i_417: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_25,
      I1 => U0_n_27,
      I2 => U0_n_29,
      O => pwm_left_i_417_n_0
    );
pwm_left_i_418: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_26,
      I1 => U0_n_28,
      I2 => U0_n_8,
      O => pwm_left_i_418_n_0
    );
pwm_left_i_419: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_27,
      I1 => U0_n_29,
      I2 => U0_n_9,
      O => pwm_left_i_419_n_0
    );
pwm_left_i_452: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CB34"
    )
        port map (
      I0 => U0_n_8,
      I1 => U0_n_9,
      I2 => U0_n_11,
      I3 => U0_n_29,
      O => pwm_left_i_452_n_0
    );
pwm_left_i_454: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => U0_n_10,
      I1 => U0_n_7,
      O => pwm_left_i_454_n_0
    );
pwm_left_i_455: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A696596959695969"
    )
        port map (
      I0 => U0_n_29,
      I1 => U0_n_11,
      I2 => U0_n_9,
      I3 => U0_n_8,
      I4 => U0_n_7,
      I5 => U0_n_10,
      O => pwm_left_i_455_n_0
    );
pwm_left_i_456: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69699669"
    )
        port map (
      I0 => U0_n_7,
      I1 => U0_n_10,
      I2 => U0_n_8,
      I3 => U0_n_9,
      I4 => U0_n_11,
      O => pwm_left_i_456_n_0
    );
pwm_left_i_457: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => U0_n_7,
      I1 => U0_n_10,
      I2 => U0_n_11,
      I3 => U0_n_9,
      O => pwm_left_i_457_n_0
    );
pwm_left_i_458: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_10,
      I1 => U0_n_7,
      O => pwm_left_i_458_n_0
    );
pwm_left_i_459: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_28,
      I1 => U0_n_8,
      I2 => U0_n_10,
      O => pwm_left_i_459_n_0
    );
pwm_left_i_460: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_29,
      I1 => U0_n_9,
      I2 => U0_n_11,
      O => pwm_left_i_460_n_0
    );
pwm_left_i_461: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_8,
      I1 => U0_n_10,
      I2 => U0_n_7,
      O => pwm_left_i_461_n_0
    );
pwm_left_reg_i_109: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_114_n_0,
      CO(3 downto 1) => NLW_pwm_left_reg_i_109_CO_UNCONNECTED(3 downto 1),
      CO(0) => pwm_left_reg_i_109_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => NLW_pwm_left_reg_i_109_O_UNCONNECTED(3 downto 2),
      O(1) => pwm_left_reg_i_109_n_6,
      O(0) => pwm_left_reg_i_109_n_7,
      S(3 downto 2) => B"00",
      S(1) => U0_n_17,
      S(0) => U0_n_18
    );
pwm_left_reg_i_114: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_123_n_0,
      CO(3) => pwm_left_reg_i_114_n_0,
      CO(2) => pwm_left_reg_i_114_n_1,
      CO(1) => pwm_left_reg_i_114_n_2,
      CO(0) => pwm_left_reg_i_114_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => pwm_left_reg_i_114_n_4,
      O(2) => pwm_left_reg_i_114_n_5,
      O(1) => pwm_left_reg_i_114_n_6,
      O(0) => pwm_left_reg_i_114_n_7,
      S(3) => U0_n_19,
      S(2) => U0_n_20,
      S(1) => U0_n_21,
      S(0) => U0_n_22
    );
pwm_left_reg_i_119: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pwm_left_reg_i_119_n_0,
      CO(2) => pwm_left_reg_i_119_n_1,
      CO(1) => pwm_left_reg_i_119_n_2,
      CO(0) => pwm_left_reg_i_119_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => pwm_left_reg_i_119_n_4,
      O(2) => pwm_left_reg_i_119_n_5,
      O(1) => pwm_left_reg_i_119_n_6,
      O(0) => pwm_left_reg_i_119_n_7,
      S(3) => U0_n_9,
      S(2) => U0_n_10,
      S(1) => U0_n_11,
      S(0) => pwm_left_i_144_n_0
    );
pwm_left_reg_i_123: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_125_n_0,
      CO(3) => pwm_left_reg_i_123_n_0,
      CO(2) => pwm_left_reg_i_123_n_1,
      CO(1) => pwm_left_reg_i_123_n_2,
      CO(0) => pwm_left_reg_i_123_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => pwm_left_reg_i_123_n_4,
      O(2) => pwm_left_reg_i_123_n_5,
      O(1) => pwm_left_reg_i_123_n_6,
      O(0) => pwm_left_reg_i_123_n_7,
      S(3) => U0_n_23,
      S(2) => U0_n_24,
      S(1) => U0_n_25,
      S(0) => U0_n_26
    );
pwm_left_reg_i_125: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_left_reg_i_119_n_0,
      CO(3) => pwm_left_reg_i_125_n_0,
      CO(2) => pwm_left_reg_i_125_n_1,
      CO(1) => pwm_left_reg_i_125_n_2,
      CO(0) => pwm_left_reg_i_125_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => pwm_left_reg_i_125_n_4,
      O(2) => pwm_left_reg_i_125_n_5,
      O(1) => pwm_left_reg_i_125_n_6,
      O(0) => pwm_left_reg_i_125_n_7,
      S(3) => U0_n_27,
      S(2) => U0_n_28,
      S(1) => U0_n_29,
      S(0) => U0_n_8
    );
pwm_right_i_127: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3783"
    )
        port map (
      I0 => U0_n_33,
      I1 => U0_n_31,
      I2 => U0_n_32,
      I3 => U0_n_30,
      O => pwm_right_i_127_n_0
    );
pwm_right_i_157: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06006606"
    )
        port map (
      I0 => U0_n_31,
      I1 => U0_n_33,
      I2 => U0_n_30,
      I3 => U0_n_34,
      I4 => U0_n_32,
      O => pwm_right_i_157_n_0
    );
pwm_right_i_158: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0096000096960096"
    )
        port map (
      I0 => U0_n_34,
      I1 => U0_n_32,
      I2 => U0_n_30,
      I3 => U0_n_31,
      I4 => U0_n_35,
      I5 => U0_n_33,
      O => pwm_right_i_158_n_0
    );
pwm_right_i_159: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0096000096960096"
    )
        port map (
      I0 => U0_n_35,
      I1 => U0_n_33,
      I2 => U0_n_31,
      I3 => U0_n_32,
      I4 => U0_n_36,
      I5 => U0_n_34,
      O => pwm_right_i_159_n_0
    );
pwm_right_i_160: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => U0_n_30,
      I1 => pwm_right_i_214_n_0,
      I2 => U0_n_33,
      I3 => U0_n_37,
      I4 => U0_n_35,
      O => pwm_right_i_160_n_0
    );
pwm_right_i_161: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => pwm_right_i_157_n_0,
      I1 => U0_n_32,
      I2 => U0_n_30,
      I3 => U0_n_33,
      I4 => U0_n_31,
      O => pwm_right_i_161_n_0
    );
pwm_right_i_162: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => pwm_right_i_158_n_0,
      I1 => U0_n_33,
      I2 => U0_n_31,
      I3 => U0_n_32,
      I4 => U0_n_34,
      I5 => U0_n_30,
      O => pwm_right_i_162_n_0
    );
pwm_right_i_163: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => pwm_right_i_159_n_0,
      I1 => pwm_right_i_215_n_0,
      I2 => U0_n_33,
      I3 => U0_n_35,
      I4 => U0_n_31,
      O => pwm_right_i_163_n_0
    );
pwm_right_i_164: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => pwm_right_i_160_n_0,
      I1 => pwm_right_i_216_n_0,
      I2 => U0_n_34,
      I3 => U0_n_36,
      I4 => U0_n_32,
      O => pwm_right_i_164_n_0
    );
pwm_right_i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => U0_n_12,
      O => pwm_right_i_178_n_0
    );
pwm_right_i_180: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => U0_n_140,
      I1 => U0_n_127,
      I2 => U0_n_107,
      O => pwm_right_i_180_n_0
    );
pwm_right_i_181: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => U0_n_141,
      I1 => U0_n_120,
      I2 => U0_n_108,
      O => pwm_right_i_181_n_0
    );
pwm_right_i_182: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => U0_n_134,
      I1 => U0_n_121,
      I2 => U0_n_101,
      O => pwm_right_i_182_n_0
    );
pwm_right_i_183: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => U0_n_135,
      I1 => U0_n_122,
      I2 => U0_n_102,
      O => pwm_right_i_183_n_0
    );
pwm_right_i_184: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => U0_n_139,
      I1 => U0_n_126,
      I2 => U0_n_106,
      I3 => pwm_right_i_180_n_0,
      O => pwm_right_i_184_n_0
    );
pwm_right_i_185: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => U0_n_140,
      I1 => U0_n_127,
      I2 => U0_n_107,
      I3 => pwm_right_i_181_n_0,
      O => pwm_right_i_185_n_0
    );
pwm_right_i_186: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => U0_n_141,
      I1 => U0_n_120,
      I2 => U0_n_108,
      I3 => pwm_right_i_182_n_0,
      O => pwm_right_i_186_n_0
    );
pwm_right_i_187: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => U0_n_134,
      I1 => U0_n_121,
      I2 => U0_n_101,
      I3 => pwm_right_i_183_n_0,
      O => pwm_right_i_187_n_0
    );
pwm_right_i_199: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => U0_n_142,
      I1 => U0_n_128,
      I2 => U0_n_109,
      O => pwm_right_i_199_n_0
    );
pwm_right_i_206: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => U0_n_31,
      I1 => pwm_right_i_284_n_0,
      I2 => U0_n_34,
      I3 => U0_n_38,
      I4 => U0_n_36,
      O => pwm_right_i_206_n_0
    );
pwm_right_i_207: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => U0_n_32,
      I1 => pwm_right_i_285_n_0,
      I2 => U0_n_35,
      I3 => U0_n_39,
      I4 => U0_n_37,
      O => pwm_right_i_207_n_0
    );
pwm_right_i_208: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => U0_n_33,
      I1 => pwm_right_i_286_n_0,
      I2 => U0_n_36,
      I3 => U0_n_40,
      I4 => U0_n_38,
      O => pwm_right_i_208_n_0
    );
pwm_right_i_209: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => U0_n_34,
      I1 => pwm_right_i_287_n_0,
      I2 => U0_n_37,
      I3 => U0_n_41,
      I4 => U0_n_39,
      O => pwm_right_i_209_n_0
    );
pwm_right_i_210: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => pwm_right_i_206_n_0,
      I1 => pwm_right_i_214_n_0,
      I2 => U0_n_30,
      I3 => U0_n_35,
      I4 => U0_n_37,
      I5 => U0_n_33,
      O => pwm_right_i_210_n_0
    );
pwm_right_i_211: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => pwm_right_i_207_n_0,
      I1 => pwm_right_i_284_n_0,
      I2 => U0_n_31,
      I3 => U0_n_36,
      I4 => U0_n_38,
      I5 => U0_n_34,
      O => pwm_right_i_211_n_0
    );
pwm_right_i_212: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => pwm_right_i_208_n_0,
      I1 => pwm_right_i_285_n_0,
      I2 => U0_n_32,
      I3 => U0_n_37,
      I4 => U0_n_39,
      I5 => U0_n_35,
      O => pwm_right_i_212_n_0
    );
pwm_right_i_213: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => pwm_right_i_209_n_0,
      I1 => pwm_right_i_286_n_0,
      I2 => U0_n_33,
      I3 => U0_n_38,
      I4 => U0_n_40,
      I5 => U0_n_36,
      O => pwm_right_i_213_n_0
    );
pwm_right_i_214: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_32,
      I1 => U0_n_34,
      I2 => U0_n_36,
      O => pwm_right_i_214_n_0
    );
pwm_right_i_215: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_30,
      I1 => U0_n_32,
      I2 => U0_n_34,
      O => pwm_right_i_215_n_0
    );
pwm_right_i_216: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_31,
      I1 => U0_n_33,
      I2 => U0_n_35,
      O => pwm_right_i_216_n_0
    );
pwm_right_i_242: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => U0_n_143,
      I1 => U0_n_129,
      I2 => U0_n_110,
      O => pwm_right_i_242_n_0
    );
pwm_right_i_243: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => U0_n_144,
      I1 => U0_n_124,
      I2 => U0_n_111,
      O => pwm_right_i_243_n_0
    );
pwm_right_i_244: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => U0_n_138,
      I1 => U0_n_125,
      I2 => U0_n_105,
      O => pwm_right_i_244_n_0
    );
pwm_right_i_245: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => U0_n_139,
      I1 => U0_n_126,
      I2 => U0_n_106,
      O => pwm_right_i_245_n_0
    );
pwm_right_i_246: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => U0_n_142,
      I1 => U0_n_128,
      I2 => U0_n_109,
      I3 => pwm_right_i_242_n_0,
      O => pwm_right_i_246_n_0
    );
pwm_right_i_247: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => U0_n_143,
      I1 => U0_n_129,
      I2 => U0_n_110,
      I3 => pwm_right_i_243_n_0,
      O => pwm_right_i_247_n_0
    );
pwm_right_i_248: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => U0_n_144,
      I1 => U0_n_124,
      I2 => U0_n_111,
      I3 => pwm_right_i_244_n_0,
      O => pwm_right_i_248_n_0
    );
pwm_right_i_249: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => U0_n_138,
      I1 => U0_n_125,
      I2 => U0_n_105,
      I3 => pwm_right_i_245_n_0,
      O => pwm_right_i_249_n_0
    );
pwm_right_i_251: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => U0_n_136,
      I1 => U0_n_123,
      I2 => U0_n_103,
      O => pwm_right_i_251_n_0
    );
pwm_right_i_252: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => U0_n_137,
      I1 => U0_n_116,
      I2 => U0_n_104,
      O => pwm_right_i_252_n_0
    );
pwm_right_i_253: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => U0_n_130,
      I1 => U0_n_117,
      I2 => U0_n_97,
      O => pwm_right_i_253_n_0
    );
pwm_right_i_254: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => U0_n_131,
      I1 => U0_n_118,
      I2 => U0_n_98,
      O => pwm_right_i_254_n_0
    );
pwm_right_i_255: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => U0_n_135,
      I1 => U0_n_122,
      I2 => U0_n_102,
      I3 => pwm_right_i_251_n_0,
      O => pwm_right_i_255_n_0
    );
pwm_right_i_256: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => U0_n_136,
      I1 => U0_n_123,
      I2 => U0_n_103,
      I3 => pwm_right_i_252_n_0,
      O => pwm_right_i_256_n_0
    );
pwm_right_i_257: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => U0_n_137,
      I1 => U0_n_116,
      I2 => U0_n_104,
      I3 => pwm_right_i_253_n_0,
      O => pwm_right_i_257_n_0
    );
pwm_right_i_258: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => U0_n_130,
      I1 => U0_n_117,
      I2 => U0_n_97,
      I3 => pwm_right_i_254_n_0,
      O => pwm_right_i_258_n_0
    );
pwm_right_i_276: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => U0_n_35,
      I1 => pwm_right_i_398_n_0,
      I2 => U0_n_38,
      I3 => U0_n_42,
      I4 => U0_n_40,
      O => pwm_right_i_276_n_0
    );
pwm_right_i_277: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => U0_n_36,
      I1 => pwm_right_i_399_n_0,
      I2 => U0_n_39,
      I3 => U0_n_13,
      I4 => U0_n_41,
      O => pwm_right_i_277_n_0
    );
pwm_right_i_278: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => U0_n_37,
      I1 => pwm_right_i_400_n_0,
      I2 => U0_n_40,
      I3 => U0_n_14,
      I4 => U0_n_42,
      O => pwm_right_i_278_n_0
    );
pwm_right_i_279: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => U0_n_38,
      I1 => pwm_right_i_401_n_0,
      I2 => U0_n_41,
      I3 => U0_n_15,
      I4 => U0_n_13,
      O => pwm_right_i_279_n_0
    );
pwm_right_i_280: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => pwm_right_i_276_n_0,
      I1 => pwm_right_i_287_n_0,
      I2 => U0_n_34,
      I3 => U0_n_39,
      I4 => U0_n_41,
      I5 => U0_n_37,
      O => pwm_right_i_280_n_0
    );
pwm_right_i_281: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => pwm_right_i_277_n_0,
      I1 => pwm_right_i_398_n_0,
      I2 => U0_n_35,
      I3 => U0_n_40,
      I4 => U0_n_42,
      I5 => U0_n_38,
      O => pwm_right_i_281_n_0
    );
pwm_right_i_282: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => pwm_right_i_278_n_0,
      I1 => pwm_right_i_399_n_0,
      I2 => U0_n_36,
      I3 => U0_n_41,
      I4 => U0_n_13,
      I5 => U0_n_39,
      O => pwm_right_i_282_n_0
    );
pwm_right_i_283: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => pwm_right_i_279_n_0,
      I1 => pwm_right_i_400_n_0,
      I2 => U0_n_37,
      I3 => U0_n_42,
      I4 => U0_n_14,
      I5 => U0_n_40,
      O => pwm_right_i_283_n_0
    );
pwm_right_i_284: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_33,
      I1 => U0_n_35,
      I2 => U0_n_37,
      O => pwm_right_i_284_n_0
    );
pwm_right_i_285: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_34,
      I1 => U0_n_36,
      I2 => U0_n_38,
      O => pwm_right_i_285_n_0
    );
pwm_right_i_286: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_35,
      I1 => U0_n_37,
      I2 => U0_n_39,
      O => pwm_right_i_286_n_0
    );
pwm_right_i_287: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_36,
      I1 => U0_n_38,
      I2 => U0_n_40,
      O => pwm_right_i_287_n_0
    );
pwm_right_i_314: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => U0_n_132,
      I1 => U0_n_119,
      I2 => U0_n_99,
      O => pwm_right_i_314_n_0
    );
pwm_right_i_315: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => U0_n_133,
      I1 => U0_n_112,
      I2 => U0_n_100,
      O => pwm_right_i_315_n_0
    );
pwm_right_i_316: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => U0_n_113,
      I1 => U0_n_94,
      O => pwm_right_i_316_n_0
    );
pwm_right_i_317: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => U0_n_95,
      I1 => U0_n_114,
      O => pwm_right_i_317_n_0
    );
pwm_right_i_318: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => U0_n_131,
      I1 => U0_n_118,
      I2 => U0_n_98,
      I3 => pwm_right_i_314_n_0,
      O => pwm_right_i_318_n_0
    );
pwm_right_i_319: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => U0_n_132,
      I1 => U0_n_119,
      I2 => U0_n_99,
      I3 => pwm_right_i_315_n_0,
      O => pwm_right_i_319_n_0
    );
pwm_right_i_320: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => U0_n_133,
      I1 => U0_n_112,
      I2 => U0_n_100,
      I3 => pwm_right_i_316_n_0,
      O => pwm_right_i_320_n_0
    );
pwm_right_i_321: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => U0_n_113,
      I1 => U0_n_94,
      I2 => U0_n_95,
      I3 => U0_n_114,
      O => pwm_right_i_321_n_0
    );
pwm_right_i_390: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => U0_n_39,
      I1 => pwm_right_i_449_n_0,
      I2 => U0_n_42,
      I3 => U0_n_16,
      I4 => U0_n_14,
      O => pwm_right_i_390_n_0
    );
pwm_right_i_391: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => U0_n_40,
      I1 => pwm_right_i_450_n_0,
      I2 => U0_n_13,
      I3 => U0_n_12,
      I4 => U0_n_15,
      O => pwm_right_i_391_n_0
    );
pwm_right_i_392: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88E8E8EE"
    )
        port map (
      I0 => U0_n_41,
      I1 => pwm_right_i_451_n_0,
      I2 => U0_n_42,
      I3 => U0_n_14,
      I4 => U0_n_16,
      O => pwm_right_i_392_n_0
    );
pwm_right_i_393: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => U0_n_42,
      I1 => U0_n_14,
      I2 => U0_n_16,
      I3 => U0_n_41,
      I4 => pwm_right_i_451_n_0,
      O => pwm_right_i_393_n_0
    );
pwm_right_i_394: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => pwm_right_i_390_n_0,
      I1 => pwm_right_i_401_n_0,
      I2 => U0_n_38,
      I3 => U0_n_13,
      I4 => U0_n_15,
      I5 => U0_n_41,
      O => pwm_right_i_394_n_0
    );
pwm_right_i_395: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => pwm_right_i_391_n_0,
      I1 => pwm_right_i_449_n_0,
      I2 => U0_n_39,
      I3 => U0_n_14,
      I4 => U0_n_16,
      I5 => U0_n_42,
      O => pwm_right_i_395_n_0
    );
pwm_right_i_396: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => pwm_right_i_392_n_0,
      I1 => pwm_right_i_450_n_0,
      I2 => U0_n_40,
      I3 => U0_n_15,
      I4 => U0_n_12,
      I5 => U0_n_13,
      O => pwm_right_i_396_n_0
    );
pwm_right_i_397: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6699999966966699"
    )
        port map (
      I0 => pwm_right_i_451_n_0,
      I1 => U0_n_41,
      I2 => U0_n_13,
      I3 => U0_n_16,
      I4 => U0_n_14,
      I5 => U0_n_42,
      O => pwm_right_i_397_n_0
    );
pwm_right_i_398: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_37,
      I1 => U0_n_39,
      I2 => U0_n_41,
      O => pwm_right_i_398_n_0
    );
pwm_right_i_399: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_38,
      I1 => U0_n_40,
      I2 => U0_n_42,
      O => pwm_right_i_399_n_0
    );
pwm_right_i_400: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_39,
      I1 => U0_n_41,
      I2 => U0_n_13,
      O => pwm_right_i_400_n_0
    );
pwm_right_i_401: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_40,
      I1 => U0_n_42,
      I2 => U0_n_14,
      O => pwm_right_i_401_n_0
    );
pwm_right_i_412: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => U0_n_96,
      I1 => U0_n_115,
      O => pwm_right_i_412_n_0
    );
pwm_right_i_416: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => U0_n_96,
      I1 => U0_n_115,
      I2 => U0_n_114,
      I3 => U0_n_95,
      O => pwm_right_i_416_n_0
    );
pwm_right_i_442: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CB34"
    )
        port map (
      I0 => U0_n_13,
      I1 => U0_n_14,
      I2 => U0_n_16,
      I3 => U0_n_42,
      O => pwm_right_i_442_n_0
    );
pwm_right_i_444: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => U0_n_15,
      I1 => U0_n_12,
      O => pwm_right_i_444_n_0
    );
pwm_right_i_445: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A696596959695969"
    )
        port map (
      I0 => U0_n_42,
      I1 => U0_n_16,
      I2 => U0_n_14,
      I3 => U0_n_13,
      I4 => U0_n_12,
      I5 => U0_n_15,
      O => pwm_right_i_445_n_0
    );
pwm_right_i_446: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69699669"
    )
        port map (
      I0 => U0_n_12,
      I1 => U0_n_15,
      I2 => U0_n_13,
      I3 => U0_n_14,
      I4 => U0_n_16,
      O => pwm_right_i_446_n_0
    );
pwm_right_i_447: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => U0_n_12,
      I1 => U0_n_15,
      I2 => U0_n_16,
      I3 => U0_n_14,
      O => pwm_right_i_447_n_0
    );
pwm_right_i_448: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_15,
      I1 => U0_n_12,
      O => pwm_right_i_448_n_0
    );
pwm_right_i_449: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_41,
      I1 => U0_n_13,
      I2 => U0_n_15,
      O => pwm_right_i_449_n_0
    );
pwm_right_i_450: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_42,
      I1 => U0_n_14,
      I2 => U0_n_16,
      O => pwm_right_i_450_n_0
    );
pwm_right_i_451: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_13,
      I1 => U0_n_15,
      I2 => U0_n_12,
      O => pwm_right_i_451_n_0
    );
pwm_right_reg_i_105: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_124_n_0,
      CO(3 downto 1) => NLW_pwm_right_reg_i_105_CO_UNCONNECTED(3 downto 1),
      CO(0) => pwm_right_reg_i_105_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => NLW_pwm_right_reg_i_105_O_UNCONNECTED(3 downto 2),
      O(1) => pwm_right_reg_i_105_n_6,
      O(0) => pwm_right_reg_i_105_n_7,
      S(3 downto 2) => B"00",
      S(1) => U0_n_30,
      S(0) => U0_n_31
    );
pwm_right_reg_i_124: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_144_n_0,
      CO(3) => pwm_right_reg_i_124_n_0,
      CO(2) => pwm_right_reg_i_124_n_1,
      CO(1) => pwm_right_reg_i_124_n_2,
      CO(0) => pwm_right_reg_i_124_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => pwm_right_reg_i_124_n_4,
      O(2) => pwm_right_reg_i_124_n_5,
      O(1) => pwm_right_reg_i_124_n_6,
      O(0) => pwm_right_reg_i_124_n_7,
      S(3) => U0_n_32,
      S(2) => U0_n_33,
      S(1) => U0_n_34,
      S(0) => U0_n_35
    );
pwm_right_reg_i_142: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pwm_right_reg_i_142_n_0,
      CO(2) => pwm_right_reg_i_142_n_1,
      CO(1) => pwm_right_reg_i_142_n_2,
      CO(0) => pwm_right_reg_i_142_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => pwm_right_reg_i_142_n_4,
      O(2) => pwm_right_reg_i_142_n_5,
      O(1) => pwm_right_reg_i_142_n_6,
      O(0) => pwm_right_reg_i_142_n_7,
      S(3) => U0_n_14,
      S(2) => U0_n_15,
      S(1) => U0_n_16,
      S(0) => pwm_right_i_178_n_0
    );
pwm_right_reg_i_144: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_147_n_0,
      CO(3) => pwm_right_reg_i_144_n_0,
      CO(2) => pwm_right_reg_i_144_n_1,
      CO(1) => pwm_right_reg_i_144_n_2,
      CO(0) => pwm_right_reg_i_144_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => pwm_right_reg_i_144_n_4,
      O(2) => pwm_right_reg_i_144_n_5,
      O(1) => pwm_right_reg_i_144_n_6,
      O(0) => pwm_right_reg_i_144_n_7,
      S(3) => U0_n_36,
      S(2) => U0_n_37,
      S(1) => U0_n_38,
      S(0) => U0_n_39
    );
pwm_right_reg_i_147: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_right_reg_i_142_n_0,
      CO(3) => pwm_right_reg_i_147_n_0,
      CO(2) => pwm_right_reg_i_147_n_1,
      CO(1) => pwm_right_reg_i_147_n_2,
      CO(0) => pwm_right_reg_i_147_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => pwm_right_reg_i_147_n_4,
      O(2) => pwm_right_reg_i_147_n_5,
      O(1) => pwm_right_reg_i_147_n_6,
      O(0) => pwm_right_reg_i_147_n_7,
      S(3) => U0_n_40,
      S(2) => U0_n_41,
      S(1) => U0_n_42,
      S(0) => U0_n_13
    );
end STRUCTURE;
