// Seed: 2079703608
module module_0 (
    input supply1 id_0,
    input wire id_1,
    output wire id_2
);
  wire id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  assign module_1.id_11 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd83,
    parameter id_12 = 32'd83
) (
    output tri id_0,
    input tri id_1,
    input supply0 id_2,
    input wire id_3,
    input uwire id_4,
    output supply1 id_5,
    output wor id_6,
    output supply1 id_7,
    input supply1 id_8,
    input wire id_9,
    input tri _id_10,
    input uwire id_11,
    input supply1 _id_12,
    input uwire id_13,
    input wor id_14
);
  assign id_0 = 1;
  logic [7:0] id_16;
  assign id_0 = -1;
  assign id_16[-1*id_10+id_12] = -1'b0;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_6
  );
endmodule
