// Seed: 4234712928
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = ~id_2;
endmodule
module module_1;
  wor id_1 = 1;
  module_0(
      id_1, id_1
  );
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input wand id_3,
    input wor id_4,
    output tri id_5,
    output tri id_6,
    input supply0 id_7,
    input tri id_8,
    input uwire id_9,
    output wor id_10,
    input wire id_11,
    input wand id_12,
    input wand id_13,
    input tri0 id_14,
    input tri0 id_15,
    input wor id_16,
    input tri id_17,
    output wand id_18,
    input supply0 id_19,
    output wire id_20,
    output supply0 id_21,
    output wor id_22,
    input supply1 id_23,
    output supply0 id_24,
    input supply1 id_25,
    input uwire id_26,
    output tri1 id_27,
    input wire id_28,
    input tri0 id_29,
    input tri id_30,
    input uwire module_2,
    input wor id_32,
    input tri0 id_33,
    input tri id_34,
    output tri0 id_35,
    input wand id_36,
    input uwire id_37,
    input wand id_38,
    input supply0 id_39,
    input wire id_40,
    input wand id_41,
    input tri1 id_42,
    input wor id_43,
    input wand id_44,
    output tri1 id_45,
    input wand id_46,
    output tri0 id_47,
    input supply0 id_48,
    output tri0 id_49,
    input uwire id_50,
    output wand id_51,
    output tri1 id_52
);
  wire id_54;
  always @(*) begin
    assume (1 == id_14);
  end
  module_0(
      id_54, id_54
  );
  wire id_55;
  wire id_56;
endmodule
