// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Loop_TIMESTEP_proc34_1_HH_
#define _Loop_TIMESTEP_proc34_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_simple_0_0_0_0.h"
#include "dense_simple_0_0.h"
#include "sigmoid.h"
#include "lstm_tail_02.h"
#include "hard_tanh_1.h"
#include "myproject_mux_83_fYi.h"

namespace ap_rtl {

struct Loop_TIMESTEP_proc34_1 : public sc_module {
    // Port declarations 263
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > p_read;
    sc_in< sc_lv<16> > p_read1;
    sc_in< sc_lv<16> > p_read2;
    sc_in< sc_lv<16> > p_read3;
    sc_in< sc_lv<16> > p_read4;
    sc_in< sc_lv<16> > p_read5;
    sc_in< sc_lv<16> > p_read6;
    sc_in< sc_lv<16> > p_read7;
    sc_in< sc_lv<16> > p_read8;
    sc_in< sc_lv<16> > p_read9;
    sc_in< sc_lv<16> > p_read10;
    sc_in< sc_lv<16> > p_read11;
    sc_in< sc_lv<16> > p_read12;
    sc_in< sc_lv<16> > p_read13;
    sc_in< sc_lv<16> > p_read14;
    sc_in< sc_lv<16> > p_read15;
    sc_in< sc_lv<16> > p_read16;
    sc_in< sc_lv<16> > p_read17;
    sc_in< sc_lv<16> > p_read18;
    sc_in< sc_lv<16> > p_read19;
    sc_in< sc_lv<16> > p_read20;
    sc_in< sc_lv<16> > p_read21;
    sc_in< sc_lv<16> > p_read22;
    sc_in< sc_lv<16> > p_read23;
    sc_in< sc_lv<16> > p_read24;
    sc_in< sc_lv<16> > p_read25;
    sc_in< sc_lv<16> > p_read26;
    sc_in< sc_lv<16> > p_read27;
    sc_in< sc_lv<16> > p_read28;
    sc_in< sc_lv<16> > p_read29;
    sc_in< sc_lv<16> > p_read30;
    sc_in< sc_lv<16> > p_read31;
    sc_in< sc_lv<16> > p_read32;
    sc_in< sc_lv<16> > p_read33;
    sc_in< sc_lv<16> > p_read34;
    sc_in< sc_lv<16> > p_read35;
    sc_in< sc_lv<16> > p_read36;
    sc_in< sc_lv<16> > p_read37;
    sc_in< sc_lv<16> > p_read38;
    sc_in< sc_lv<16> > p_read39;
    sc_in< sc_lv<16> > p_read40;
    sc_in< sc_lv<16> > p_read41;
    sc_in< sc_lv<16> > p_read42;
    sc_in< sc_lv<16> > p_read43;
    sc_in< sc_lv<16> > p_read44;
    sc_in< sc_lv<16> > p_read45;
    sc_in< sc_lv<16> > p_read46;
    sc_in< sc_lv<16> > p_read47;
    sc_in< sc_lv<16> > p_read48;
    sc_in< sc_lv<16> > p_read49;
    sc_in< sc_lv<16> > p_read50;
    sc_in< sc_lv<16> > p_read51;
    sc_in< sc_lv<16> > p_read52;
    sc_in< sc_lv<16> > p_read53;
    sc_in< sc_lv<16> > p_read54;
    sc_in< sc_lv<16> > p_read55;
    sc_in< sc_lv<16> > p_read56;
    sc_in< sc_lv<16> > p_read57;
    sc_in< sc_lv<16> > p_read58;
    sc_in< sc_lv<16> > p_read59;
    sc_in< sc_lv<16> > p_read60;
    sc_in< sc_lv<16> > p_read61;
    sc_in< sc_lv<16> > p_read62;
    sc_in< sc_lv<16> > p_read63;
    sc_out< sc_lv<16> > layer4_out_7_V_out_din;
    sc_in< sc_logic > layer4_out_7_V_out_full_n;
    sc_out< sc_logic > layer4_out_7_V_out_write;
    sc_out< sc_lv<16> > layer4_out_6_V_out_din;
    sc_in< sc_logic > layer4_out_6_V_out_full_n;
    sc_out< sc_logic > layer4_out_6_V_out_write;
    sc_out< sc_lv<16> > layer4_out_5_V_out_din;
    sc_in< sc_logic > layer4_out_5_V_out_full_n;
    sc_out< sc_logic > layer4_out_5_V_out_write;
    sc_out< sc_lv<16> > layer4_out_4_V_out_din;
    sc_in< sc_logic > layer4_out_4_V_out_full_n;
    sc_out< sc_logic > layer4_out_4_V_out_write;
    sc_out< sc_lv<16> > layer4_out_3_V_out_din;
    sc_in< sc_logic > layer4_out_3_V_out_full_n;
    sc_out< sc_logic > layer4_out_3_V_out_write;
    sc_out< sc_lv<16> > layer4_out_2_V_out_din;
    sc_in< sc_logic > layer4_out_2_V_out_full_n;
    sc_out< sc_logic > layer4_out_2_V_out_write;
    sc_out< sc_lv<16> > layer4_out_1_V_out_din;
    sc_in< sc_logic > layer4_out_1_V_out_full_n;
    sc_out< sc_logic > layer4_out_1_V_out_write;
    sc_out< sc_lv<16> > layer4_out_0_V_out_din;
    sc_in< sc_logic > layer4_out_0_V_out_full_n;
    sc_out< sc_logic > layer4_out_0_V_out_write;
    sc_out< sc_lv<16> > layer4_out_8_V_out_din;
    sc_in< sc_logic > layer4_out_8_V_out_full_n;
    sc_out< sc_logic > layer4_out_8_V_out_write;
    sc_out< sc_lv<16> > layer4_out_16_V_out_din;
    sc_in< sc_logic > layer4_out_16_V_out_full_n;
    sc_out< sc_logic > layer4_out_16_V_out_write;
    sc_out< sc_lv<16> > layer4_out_24_V_out_din;
    sc_in< sc_logic > layer4_out_24_V_out_full_n;
    sc_out< sc_logic > layer4_out_24_V_out_write;
    sc_out< sc_lv<16> > layer4_out_32_V_out_din;
    sc_in< sc_logic > layer4_out_32_V_out_full_n;
    sc_out< sc_logic > layer4_out_32_V_out_write;
    sc_out< sc_lv<16> > layer4_out_40_V_out_din;
    sc_in< sc_logic > layer4_out_40_V_out_full_n;
    sc_out< sc_logic > layer4_out_40_V_out_write;
    sc_out< sc_lv<16> > layer4_out_48_V_out_din;
    sc_in< sc_logic > layer4_out_48_V_out_full_n;
    sc_out< sc_logic > layer4_out_48_V_out_write;
    sc_out< sc_lv<16> > layer4_out_56_V_out_din;
    sc_in< sc_logic > layer4_out_56_V_out_full_n;
    sc_out< sc_logic > layer4_out_56_V_out_write;
    sc_out< sc_lv<16> > layer4_out_9_V_out_din;
    sc_in< sc_logic > layer4_out_9_V_out_full_n;
    sc_out< sc_logic > layer4_out_9_V_out_write;
    sc_out< sc_lv<16> > layer4_out_17_V_out_din;
    sc_in< sc_logic > layer4_out_17_V_out_full_n;
    sc_out< sc_logic > layer4_out_17_V_out_write;
    sc_out< sc_lv<16> > layer4_out_25_V_out_din;
    sc_in< sc_logic > layer4_out_25_V_out_full_n;
    sc_out< sc_logic > layer4_out_25_V_out_write;
    sc_out< sc_lv<16> > layer4_out_33_V_out_din;
    sc_in< sc_logic > layer4_out_33_V_out_full_n;
    sc_out< sc_logic > layer4_out_33_V_out_write;
    sc_out< sc_lv<16> > layer4_out_41_V_out_din;
    sc_in< sc_logic > layer4_out_41_V_out_full_n;
    sc_out< sc_logic > layer4_out_41_V_out_write;
    sc_out< sc_lv<16> > layer4_out_49_V_out_din;
    sc_in< sc_logic > layer4_out_49_V_out_full_n;
    sc_out< sc_logic > layer4_out_49_V_out_write;
    sc_out< sc_lv<16> > layer4_out_57_V_out_din;
    sc_in< sc_logic > layer4_out_57_V_out_full_n;
    sc_out< sc_logic > layer4_out_57_V_out_write;
    sc_out< sc_lv<16> > layer4_out_10_V_out_din;
    sc_in< sc_logic > layer4_out_10_V_out_full_n;
    sc_out< sc_logic > layer4_out_10_V_out_write;
    sc_out< sc_lv<16> > layer4_out_18_V_out_din;
    sc_in< sc_logic > layer4_out_18_V_out_full_n;
    sc_out< sc_logic > layer4_out_18_V_out_write;
    sc_out< sc_lv<16> > layer4_out_26_V_out_din;
    sc_in< sc_logic > layer4_out_26_V_out_full_n;
    sc_out< sc_logic > layer4_out_26_V_out_write;
    sc_out< sc_lv<16> > layer4_out_34_V_out_din;
    sc_in< sc_logic > layer4_out_34_V_out_full_n;
    sc_out< sc_logic > layer4_out_34_V_out_write;
    sc_out< sc_lv<16> > layer4_out_42_V_out_din;
    sc_in< sc_logic > layer4_out_42_V_out_full_n;
    sc_out< sc_logic > layer4_out_42_V_out_write;
    sc_out< sc_lv<16> > layer4_out_50_V_out_din;
    sc_in< sc_logic > layer4_out_50_V_out_full_n;
    sc_out< sc_logic > layer4_out_50_V_out_write;
    sc_out< sc_lv<16> > layer4_out_58_V_out_din;
    sc_in< sc_logic > layer4_out_58_V_out_full_n;
    sc_out< sc_logic > layer4_out_58_V_out_write;
    sc_out< sc_lv<16> > layer4_out_11_V_out_din;
    sc_in< sc_logic > layer4_out_11_V_out_full_n;
    sc_out< sc_logic > layer4_out_11_V_out_write;
    sc_out< sc_lv<16> > layer4_out_19_V_out_din;
    sc_in< sc_logic > layer4_out_19_V_out_full_n;
    sc_out< sc_logic > layer4_out_19_V_out_write;
    sc_out< sc_lv<16> > layer4_out_27_V_out_din;
    sc_in< sc_logic > layer4_out_27_V_out_full_n;
    sc_out< sc_logic > layer4_out_27_V_out_write;
    sc_out< sc_lv<16> > layer4_out_35_V_out_din;
    sc_in< sc_logic > layer4_out_35_V_out_full_n;
    sc_out< sc_logic > layer4_out_35_V_out_write;
    sc_out< sc_lv<16> > layer4_out_43_V_out_din;
    sc_in< sc_logic > layer4_out_43_V_out_full_n;
    sc_out< sc_logic > layer4_out_43_V_out_write;
    sc_out< sc_lv<16> > layer4_out_51_V_out_din;
    sc_in< sc_logic > layer4_out_51_V_out_full_n;
    sc_out< sc_logic > layer4_out_51_V_out_write;
    sc_out< sc_lv<16> > layer4_out_59_V_out_din;
    sc_in< sc_logic > layer4_out_59_V_out_full_n;
    sc_out< sc_logic > layer4_out_59_V_out_write;
    sc_out< sc_lv<16> > layer4_out_12_V_out_din;
    sc_in< sc_logic > layer4_out_12_V_out_full_n;
    sc_out< sc_logic > layer4_out_12_V_out_write;
    sc_out< sc_lv<16> > layer4_out_20_V_out_din;
    sc_in< sc_logic > layer4_out_20_V_out_full_n;
    sc_out< sc_logic > layer4_out_20_V_out_write;
    sc_out< sc_lv<16> > layer4_out_28_V_out_din;
    sc_in< sc_logic > layer4_out_28_V_out_full_n;
    sc_out< sc_logic > layer4_out_28_V_out_write;
    sc_out< sc_lv<16> > layer4_out_36_V_out_din;
    sc_in< sc_logic > layer4_out_36_V_out_full_n;
    sc_out< sc_logic > layer4_out_36_V_out_write;
    sc_out< sc_lv<16> > layer4_out_44_V_out_din;
    sc_in< sc_logic > layer4_out_44_V_out_full_n;
    sc_out< sc_logic > layer4_out_44_V_out_write;
    sc_out< sc_lv<16> > layer4_out_52_V_out_din;
    sc_in< sc_logic > layer4_out_52_V_out_full_n;
    sc_out< sc_logic > layer4_out_52_V_out_write;
    sc_out< sc_lv<16> > layer4_out_60_V_out_din;
    sc_in< sc_logic > layer4_out_60_V_out_full_n;
    sc_out< sc_logic > layer4_out_60_V_out_write;
    sc_out< sc_lv<16> > layer4_out_13_V_out_din;
    sc_in< sc_logic > layer4_out_13_V_out_full_n;
    sc_out< sc_logic > layer4_out_13_V_out_write;
    sc_out< sc_lv<16> > layer4_out_21_V_out_din;
    sc_in< sc_logic > layer4_out_21_V_out_full_n;
    sc_out< sc_logic > layer4_out_21_V_out_write;
    sc_out< sc_lv<16> > layer4_out_29_V_out_din;
    sc_in< sc_logic > layer4_out_29_V_out_full_n;
    sc_out< sc_logic > layer4_out_29_V_out_write;
    sc_out< sc_lv<16> > layer4_out_37_V_out_din;
    sc_in< sc_logic > layer4_out_37_V_out_full_n;
    sc_out< sc_logic > layer4_out_37_V_out_write;
    sc_out< sc_lv<16> > layer4_out_45_V_out_din;
    sc_in< sc_logic > layer4_out_45_V_out_full_n;
    sc_out< sc_logic > layer4_out_45_V_out_write;
    sc_out< sc_lv<16> > layer4_out_53_V_out_din;
    sc_in< sc_logic > layer4_out_53_V_out_full_n;
    sc_out< sc_logic > layer4_out_53_V_out_write;
    sc_out< sc_lv<16> > layer4_out_61_V_out_din;
    sc_in< sc_logic > layer4_out_61_V_out_full_n;
    sc_out< sc_logic > layer4_out_61_V_out_write;
    sc_out< sc_lv<16> > layer4_out_14_V_out_din;
    sc_in< sc_logic > layer4_out_14_V_out_full_n;
    sc_out< sc_logic > layer4_out_14_V_out_write;
    sc_out< sc_lv<16> > layer4_out_22_V_out_din;
    sc_in< sc_logic > layer4_out_22_V_out_full_n;
    sc_out< sc_logic > layer4_out_22_V_out_write;
    sc_out< sc_lv<16> > layer4_out_30_V_out_din;
    sc_in< sc_logic > layer4_out_30_V_out_full_n;
    sc_out< sc_logic > layer4_out_30_V_out_write;
    sc_out< sc_lv<16> > layer4_out_38_V_out_din;
    sc_in< sc_logic > layer4_out_38_V_out_full_n;
    sc_out< sc_logic > layer4_out_38_V_out_write;
    sc_out< sc_lv<16> > layer4_out_46_V_out_din;
    sc_in< sc_logic > layer4_out_46_V_out_full_n;
    sc_out< sc_logic > layer4_out_46_V_out_write;
    sc_out< sc_lv<16> > layer4_out_54_V_out_din;
    sc_in< sc_logic > layer4_out_54_V_out_full_n;
    sc_out< sc_logic > layer4_out_54_V_out_write;
    sc_out< sc_lv<16> > layer4_out_62_V_out_din;
    sc_in< sc_logic > layer4_out_62_V_out_full_n;
    sc_out< sc_logic > layer4_out_62_V_out_write;
    sc_out< sc_lv<16> > layer4_out_15_V_out_din;
    sc_in< sc_logic > layer4_out_15_V_out_full_n;
    sc_out< sc_logic > layer4_out_15_V_out_write;
    sc_out< sc_lv<16> > layer4_out_23_V_out_din;
    sc_in< sc_logic > layer4_out_23_V_out_full_n;
    sc_out< sc_logic > layer4_out_23_V_out_write;
    sc_out< sc_lv<16> > layer4_out_31_V_out_din;
    sc_in< sc_logic > layer4_out_31_V_out_full_n;
    sc_out< sc_logic > layer4_out_31_V_out_write;
    sc_out< sc_lv<16> > layer4_out_39_V_out_din;
    sc_in< sc_logic > layer4_out_39_V_out_full_n;
    sc_out< sc_logic > layer4_out_39_V_out_write;
    sc_out< sc_lv<16> > layer4_out_47_V_out_din;
    sc_in< sc_logic > layer4_out_47_V_out_full_n;
    sc_out< sc_logic > layer4_out_47_V_out_write;
    sc_out< sc_lv<16> > layer4_out_55_V_out_din;
    sc_in< sc_logic > layer4_out_55_V_out_full_n;
    sc_out< sc_logic > layer4_out_55_V_out_write;
    sc_out< sc_lv<16> > layer4_out_63_V_out_din;
    sc_in< sc_logic > layer4_out_63_V_out_full_n;
    sc_out< sc_logic > layer4_out_63_V_out_write;


    // Module declarations
    Loop_TIMESTEP_proc34_1(sc_module_name name);
    SC_HAS_PROCESS(Loop_TIMESTEP_proc34_1);

    ~Loop_TIMESTEP_proc34_1();

    sc_trace_file* mVcdFile;

    dense_simple_0_0_0_0* grp_dense_simple_0_0_0_0_fu_3420;
    dense_simple_0_0* grp_dense_simple_0_0_fu_3472;
    sigmoid* grp_sigmoid_fu_3484;
    sigmoid* grp_sigmoid_fu_3498;
    sigmoid* grp_sigmoid_fu_3512;
    lstm_tail_02* grp_lstm_tail_02_fu_3526;
    hard_tanh_1* call_ret6_hard_tanh_1_fu_3578;
    myproject_mux_83_fYi<1,1,16,16,16,16,16,16,16,16,3,16>* myproject_mux_83_fYi_U499;
    myproject_mux_83_fYi<1,1,16,16,16,16,16,16,16,16,3,16>* myproject_mux_83_fYi_U500;
    myproject_mux_83_fYi<1,1,16,16,16,16,16,16,16,16,3,16>* myproject_mux_83_fYi_U501;
    myproject_mux_83_fYi<1,1,16,16,16,16,16,16,16,16,3,16>* myproject_mux_83_fYi_U502;
    myproject_mux_83_fYi<1,1,16,16,16,16,16,16,16,16,3,16>* myproject_mux_83_fYi_U503;
    myproject_mux_83_fYi<1,1,16,16,16,16,16,16,16,16,3,16>* myproject_mux_83_fYi_U504;
    myproject_mux_83_fYi<1,1,16,16,16,16,16,16,16,16,3,16>* myproject_mux_83_fYi_U505;
    myproject_mux_83_fYi<1,1,16,16,16,16,16,16,16,16,3,16>* myproject_mux_83_fYi_U506;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > icmp_ln377_reg_5556;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_logic > layer4_out_7_V_out_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_lv<1> > icmp_ln377_reg_5556_pp0_iter1_reg;
    sc_signal< sc_logic > layer4_out_6_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_5_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_4_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_3_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_2_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_1_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_0_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_8_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_16_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_24_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_32_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_40_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_48_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_56_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_9_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_17_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_25_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_33_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_41_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_49_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_57_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_10_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_18_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_26_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_34_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_42_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_50_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_58_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_11_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_19_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_27_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_35_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_43_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_51_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_59_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_12_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_20_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_28_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_36_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_44_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_52_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_60_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_13_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_21_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_29_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_37_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_45_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_53_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_61_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_14_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_22_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_30_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_38_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_46_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_54_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_62_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_15_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_23_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_31_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_39_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_47_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_55_V_out_blk_n;
    sc_signal< sc_logic > layer4_out_63_V_out_blk_n;
    sc_signal< sc_lv<1> > do_init_reg_1420;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<16> > p_read146_rewind_reg_1437;
    sc_signal< sc_lv<16> > p_read1147_rewind_reg_1452;
    sc_signal< sc_lv<16> > p_read2148_rewind_reg_1467;
    sc_signal< sc_lv<16> > p_read3149_rewind_reg_1482;
    sc_signal< sc_lv<16> > p_read4150_rewind_reg_1497;
    sc_signal< sc_lv<16> > p_read5151_rewind_reg_1512;
    sc_signal< sc_lv<16> > p_read6152_rewind_reg_1527;
    sc_signal< sc_lv<16> > p_read7153_rewind_reg_1542;
    sc_signal< sc_lv<16> > p_read8154_rewind_reg_1557;
    sc_signal< sc_lv<16> > p_read9155_rewind_reg_1572;
    sc_signal< sc_lv<16> > p_read10156_rewind_reg_1587;
    sc_signal< sc_lv<16> > p_read11157_rewind_reg_1602;
    sc_signal< sc_lv<16> > p_read12158_rewind_reg_1617;
    sc_signal< sc_lv<16> > p_read13159_rewind_reg_1632;
    sc_signal< sc_lv<16> > p_read14160_rewind_reg_1647;
    sc_signal< sc_lv<16> > p_read15161_rewind_reg_1662;
    sc_signal< sc_lv<16> > p_read16162_rewind_reg_1677;
    sc_signal< sc_lv<16> > p_read17163_rewind_reg_1692;
    sc_signal< sc_lv<16> > p_read18164_rewind_reg_1707;
    sc_signal< sc_lv<16> > p_read19165_rewind_reg_1722;
    sc_signal< sc_lv<16> > p_read20166_rewind_reg_1737;
    sc_signal< sc_lv<16> > p_read21167_rewind_reg_1752;
    sc_signal< sc_lv<16> > p_read22168_rewind_reg_1767;
    sc_signal< sc_lv<16> > p_read23169_rewind_reg_1782;
    sc_signal< sc_lv<16> > p_read24170_rewind_reg_1797;
    sc_signal< sc_lv<16> > p_read25171_rewind_reg_1812;
    sc_signal< sc_lv<16> > p_read26172_rewind_reg_1827;
    sc_signal< sc_lv<16> > p_read27173_rewind_reg_1842;
    sc_signal< sc_lv<16> > p_read28174_rewind_reg_1857;
    sc_signal< sc_lv<16> > p_read29175_rewind_reg_1872;
    sc_signal< sc_lv<16> > p_read30176_rewind_reg_1887;
    sc_signal< sc_lv<16> > p_read31177_rewind_reg_1902;
    sc_signal< sc_lv<16> > p_read32178_rewind_reg_1917;
    sc_signal< sc_lv<16> > p_read33179_rewind_reg_1932;
    sc_signal< sc_lv<16> > p_read34180_rewind_reg_1947;
    sc_signal< sc_lv<16> > p_read35181_rewind_reg_1962;
    sc_signal< sc_lv<16> > p_read36182_rewind_reg_1977;
    sc_signal< sc_lv<16> > p_read37183_rewind_reg_1992;
    sc_signal< sc_lv<16> > p_read38184_rewind_reg_2007;
    sc_signal< sc_lv<16> > p_read39185_rewind_reg_2022;
    sc_signal< sc_lv<16> > p_read40186_rewind_reg_2037;
    sc_signal< sc_lv<16> > p_read41187_rewind_reg_2052;
    sc_signal< sc_lv<16> > p_read42188_rewind_reg_2067;
    sc_signal< sc_lv<16> > p_read43189_rewind_reg_2082;
    sc_signal< sc_lv<16> > p_read44190_rewind_reg_2097;
    sc_signal< sc_lv<16> > p_read45191_rewind_reg_2112;
    sc_signal< sc_lv<16> > p_read46192_rewind_reg_2127;
    sc_signal< sc_lv<16> > p_read47193_rewind_reg_2142;
    sc_signal< sc_lv<16> > p_read48194_rewind_reg_2157;
    sc_signal< sc_lv<16> > p_read49195_rewind_reg_2172;
    sc_signal< sc_lv<16> > p_read50196_rewind_reg_2187;
    sc_signal< sc_lv<16> > p_read51197_rewind_reg_2202;
    sc_signal< sc_lv<16> > p_read52198_rewind_reg_2217;
    sc_signal< sc_lv<16> > p_read53199_rewind_reg_2232;
    sc_signal< sc_lv<16> > p_read54200_rewind_reg_2247;
    sc_signal< sc_lv<16> > p_read55201_rewind_reg_2262;
    sc_signal< sc_lv<16> > p_read56202_rewind_reg_2277;
    sc_signal< sc_lv<16> > p_read57203_rewind_reg_2292;
    sc_signal< sc_lv<16> > p_read58204_rewind_reg_2307;
    sc_signal< sc_lv<16> > p_read59205_rewind_reg_2322;
    sc_signal< sc_lv<16> > p_read60206_rewind_reg_2337;
    sc_signal< sc_lv<16> > p_read61207_rewind_reg_2352;
    sc_signal< sc_lv<16> > p_read62208_rewind_reg_2367;
    sc_signal< sc_lv<16> > p_read63209_rewind_reg_2382;
    sc_signal< sc_lv<3> > its_0_i40_i145_reg_2397;
    sc_signal< sc_lv<3> > its_0_i40_i145_reg_2397_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<16> > p_read146_phi_reg_2412;
    sc_signal< sc_lv<16> > p_read1147_phi_reg_2424;
    sc_signal< sc_lv<16> > p_read2148_phi_reg_2436;
    sc_signal< sc_lv<16> > p_read3149_phi_reg_2448;
    sc_signal< sc_lv<16> > p_read4150_phi_reg_2460;
    sc_signal< sc_lv<16> > p_read5151_phi_reg_2472;
    sc_signal< sc_lv<16> > p_read6152_phi_reg_2484;
    sc_signal< sc_lv<16> > p_read7153_phi_reg_2496;
    sc_signal< sc_lv<16> > p_read8154_phi_reg_2508;
    sc_signal< sc_lv<16> > p_read9155_phi_reg_2520;
    sc_signal< sc_lv<16> > p_read10156_phi_reg_2532;
    sc_signal< sc_lv<16> > p_read11157_phi_reg_2544;
    sc_signal< sc_lv<16> > p_read12158_phi_reg_2556;
    sc_signal< sc_lv<16> > p_read13159_phi_reg_2568;
    sc_signal< sc_lv<16> > p_read14160_phi_reg_2580;
    sc_signal< sc_lv<16> > p_read15161_phi_reg_2592;
    sc_signal< sc_lv<16> > p_read16162_phi_reg_2604;
    sc_signal< sc_lv<16> > p_read17163_phi_reg_2616;
    sc_signal< sc_lv<16> > p_read18164_phi_reg_2628;
    sc_signal< sc_lv<16> > p_read19165_phi_reg_2640;
    sc_signal< sc_lv<16> > p_read20166_phi_reg_2652;
    sc_signal< sc_lv<16> > p_read21167_phi_reg_2664;
    sc_signal< sc_lv<16> > p_read22168_phi_reg_2676;
    sc_signal< sc_lv<16> > p_read23169_phi_reg_2688;
    sc_signal< sc_lv<16> > p_read24170_phi_reg_2700;
    sc_signal< sc_lv<16> > p_read25171_phi_reg_2712;
    sc_signal< sc_lv<16> > p_read26172_phi_reg_2724;
    sc_signal< sc_lv<16> > p_read27173_phi_reg_2736;
    sc_signal< sc_lv<16> > p_read28174_phi_reg_2748;
    sc_signal< sc_lv<16> > p_read29175_phi_reg_2760;
    sc_signal< sc_lv<16> > p_read30176_phi_reg_2772;
    sc_signal< sc_lv<16> > p_read31177_phi_reg_2784;
    sc_signal< sc_lv<16> > p_read32178_phi_reg_2796;
    sc_signal< sc_lv<16> > p_read33179_phi_reg_2808;
    sc_signal< sc_lv<16> > p_read34180_phi_reg_2820;
    sc_signal< sc_lv<16> > p_read35181_phi_reg_2832;
    sc_signal< sc_lv<16> > p_read36182_phi_reg_2844;
    sc_signal< sc_lv<16> > p_read37183_phi_reg_2856;
    sc_signal< sc_lv<16> > p_read38184_phi_reg_2868;
    sc_signal< sc_lv<16> > p_read39185_phi_reg_2880;
    sc_signal< sc_lv<16> > p_read40186_phi_reg_2892;
    sc_signal< sc_lv<16> > p_read41187_phi_reg_2904;
    sc_signal< sc_lv<16> > p_read42188_phi_reg_2916;
    sc_signal< sc_lv<16> > p_read43189_phi_reg_2928;
    sc_signal< sc_lv<16> > p_read44190_phi_reg_2940;
    sc_signal< sc_lv<16> > p_read45191_phi_reg_2952;
    sc_signal< sc_lv<16> > p_read46192_phi_reg_2964;
    sc_signal< sc_lv<16> > p_read47193_phi_reg_2976;
    sc_signal< sc_lv<16> > p_read48194_phi_reg_2988;
    sc_signal< sc_lv<16> > p_read49195_phi_reg_3000;
    sc_signal< sc_lv<16> > p_read50196_phi_reg_3012;
    sc_signal< sc_lv<16> > p_read51197_phi_reg_3024;
    sc_signal< sc_lv<16> > p_read52198_phi_reg_3036;
    sc_signal< sc_lv<16> > p_read53199_phi_reg_3048;
    sc_signal< sc_lv<16> > p_read54200_phi_reg_3060;
    sc_signal< sc_lv<16> > p_read55201_phi_reg_3072;
    sc_signal< sc_lv<16> > p_read56202_phi_reg_3084;
    sc_signal< sc_lv<16> > p_read57203_phi_reg_3096;
    sc_signal< sc_lv<16> > p_read58204_phi_reg_3108;
    sc_signal< sc_lv<16> > p_read59205_phi_reg_3120;
    sc_signal< sc_lv<16> > p_read60206_phi_reg_3132;
    sc_signal< sc_lv<16> > p_read61207_phi_reg_3144;
    sc_signal< sc_lv<16> > p_read62208_phi_reg_3156;
    sc_signal< sc_lv<16> > p_read63209_phi_reg_3168;
    sc_signal< sc_lv<16> > h_pre_V_1_0_0_i144_reg_3180;
    sc_signal< sc_lv<16> > h_pre_V_1_1_0_i143_reg_3195;
    sc_signal< sc_lv<16> > h_pre_V_1_2_0_i142_reg_3210;
    sc_signal< sc_lv<16> > h_pre_V_1_3_0_i141_reg_3225;
    sc_signal< sc_lv<16> > h_pre_V_1_4_0_i140_reg_3240;
    sc_signal< sc_lv<16> > h_pre_V_1_5_0_i139_reg_3255;
    sc_signal< sc_lv<16> > h_pre_V_1_6_0_i138_reg_3270;
    sc_signal< sc_lv<16> > h_pre_V_1_7_0_i137_reg_3285;
    sc_signal< sc_lv<16> > c_pre_V_1_0_0_i136_reg_3300;
    sc_signal< sc_lv<16> > c_pre_V_1_1_0_i135_reg_3315;
    sc_signal< sc_lv<16> > c_pre_V_1_2_0_i134_reg_3330;
    sc_signal< sc_lv<16> > c_pre_V_1_3_0_i133_reg_3345;
    sc_signal< sc_lv<16> > c_pre_V_1_4_0_i132_reg_3360;
    sc_signal< sc_lv<16> > c_pre_V_1_5_0_i131_reg_3375;
    sc_signal< sc_lv<16> > c_pre_V_1_6_0_i130_reg_3390;
    sc_signal< sc_lv<16> > c_pre_V_1_7_0_i129_reg_3405;
    sc_signal< sc_lv<1> > ap_phi_mux_do_init_phi_fu_1425_p6;
    sc_signal< sc_lv<16> > input_x_0_V_fu_3590_p10;
    sc_signal< sc_lv<16> > input_x_1_V_fu_3613_p10;
    sc_signal< sc_lv<16> > input_x_2_V_fu_3636_p10;
    sc_signal< sc_lv<16> > input_x_3_V_fu_3659_p10;
    sc_signal< sc_lv<16> > input_x_4_V_fu_3682_p10;
    sc_signal< sc_lv<16> > input_x_5_V_fu_3705_p10;
    sc_signal< sc_lv<16> > input_x_6_V_fu_3728_p10;
    sc_signal< sc_lv<16> > input_x_7_V_fu_3751_p10;
    sc_signal< sc_lv<1> > icmp_ln377_fu_3774_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state13_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<16> > acc_x_0_V_reg_5560;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state15_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<16> > acc_x_1_V_reg_5565;
    sc_signal< sc_lv<16> > acc_x_2_V_reg_5570;
    sc_signal< sc_lv<16> > acc_x_3_V_reg_5575;
    sc_signal< sc_lv<16> > acc_x_4_V_reg_5580;
    sc_signal< sc_lv<16> > acc_x_5_V_reg_5585;
    sc_signal< sc_lv<16> > acc_x_6_V_reg_5590;
    sc_signal< sc_lv<16> > acc_x_7_V_reg_5595;
    sc_signal< sc_lv<16> > acc_x_8_V_reg_5600;
    sc_signal< sc_lv<16> > acc_x_9_V_reg_5605;
    sc_signal< sc_lv<16> > acc_x_10_V_reg_5610;
    sc_signal< sc_lv<16> > acc_x_11_V_reg_5615;
    sc_signal< sc_lv<16> > acc_x_12_V_reg_5620;
    sc_signal< sc_lv<16> > acc_x_13_V_reg_5625;
    sc_signal< sc_lv<16> > acc_x_14_V_reg_5630;
    sc_signal< sc_lv<16> > acc_x_15_V_reg_5635;
    sc_signal< sc_lv<16> > acc_x_16_V_reg_5640;
    sc_signal< sc_lv<16> > acc_x_17_V_reg_5645;
    sc_signal< sc_lv<16> > acc_x_18_V_reg_5650;
    sc_signal< sc_lv<16> > acc_x_19_V_reg_5655;
    sc_signal< sc_lv<16> > acc_x_20_V_reg_5660;
    sc_signal< sc_lv<16> > acc_x_21_V_reg_5665;
    sc_signal< sc_lv<16> > acc_x_22_V_reg_5670;
    sc_signal< sc_lv<16> > acc_x_23_V_reg_5675;
    sc_signal< sc_lv<16> > acc_x_24_V_reg_5680;
    sc_signal< sc_lv<16> > acc_x_25_V_reg_5685;
    sc_signal< sc_lv<16> > acc_x_26_V_reg_5690;
    sc_signal< sc_lv<16> > acc_x_27_V_reg_5695;
    sc_signal< sc_lv<16> > acc_x_28_V_reg_5700;
    sc_signal< sc_lv<16> > acc_x_29_V_reg_5705;
    sc_signal< sc_lv<16> > acc_x_30_V_reg_5710;
    sc_signal< sc_lv<16> > acc_x_31_V_reg_5715;
    sc_signal< sc_lv<16> > gate_i_0_V_reg_5720;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state8_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_lv<16> > gate_i_1_V_reg_5725;
    sc_signal< sc_lv<16> > gate_i_2_V_reg_5730;
    sc_signal< sc_lv<16> > gate_i_3_V_reg_5735;
    sc_signal< sc_lv<16> > gate_i_4_V_reg_5740;
    sc_signal< sc_lv<16> > gate_i_5_V_reg_5745;
    sc_signal< sc_lv<16> > gate_i_6_V_reg_5750;
    sc_signal< sc_lv<16> > gate_i_7_V_reg_5755;
    sc_signal< sc_lv<16> > gate_f_0_V_reg_5760;
    sc_signal< sc_lv<16> > gate_f_1_V_reg_5765;
    sc_signal< sc_lv<16> > gate_f_2_V_reg_5770;
    sc_signal< sc_lv<16> > gate_f_3_V_reg_5775;
    sc_signal< sc_lv<16> > gate_f_4_V_reg_5780;
    sc_signal< sc_lv<16> > gate_f_5_V_reg_5785;
    sc_signal< sc_lv<16> > gate_f_6_V_reg_5790;
    sc_signal< sc_lv<16> > gate_f_7_V_reg_5795;
    sc_signal< sc_lv<16> > gate_g_0_V_reg_5800;
    sc_signal< sc_lv<16> > gate_g_1_V_reg_5805;
    sc_signal< sc_lv<16> > gate_g_2_V_reg_5810;
    sc_signal< sc_lv<16> > gate_g_3_V_reg_5815;
    sc_signal< sc_lv<16> > gate_g_4_V_reg_5820;
    sc_signal< sc_lv<16> > gate_g_5_V_reg_5825;
    sc_signal< sc_lv<16> > gate_g_6_V_reg_5830;
    sc_signal< sc_lv<16> > gate_g_7_V_reg_5835;
    sc_signal< sc_lv<16> > gate_o_0_V_reg_5840;
    sc_signal< sc_lv<16> > gate_o_1_V_reg_5845;
    sc_signal< sc_lv<16> > gate_o_2_V_reg_5850;
    sc_signal< sc_lv<16> > gate_o_3_V_reg_5855;
    sc_signal< sc_lv<16> > gate_o_4_V_reg_5860;
    sc_signal< sc_lv<16> > gate_o_5_V_reg_5865;
    sc_signal< sc_lv<16> > gate_o_6_V_reg_5870;
    sc_signal< sc_lv<16> > gate_o_7_V_reg_5875;
    sc_signal< sc_lv<12> > gate_g_activ_0_V_reg_5880;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state9_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_lv<12> > gate_g_activ_1_V_reg_5885;
    sc_signal< sc_lv<12> > gate_g_activ_2_V_reg_5890;
    sc_signal< sc_lv<12> > gate_g_activ_3_V_reg_5895;
    sc_signal< sc_lv<12> > gate_g_activ_4_V_reg_5900;
    sc_signal< sc_lv<12> > gate_g_activ_5_V_reg_5905;
    sc_signal< sc_lv<12> > gate_g_activ_6_V_reg_5910;
    sc_signal< sc_lv<12> > gate_g_activ_7_V_reg_5915;
    sc_signal< sc_lv<16> > gate_i_activ_0_V_reg_5920;
    sc_signal< sc_lv<16> > gate_i_activ_1_V_reg_5925;
    sc_signal< sc_lv<16> > gate_i_activ_2_V_reg_5930;
    sc_signal< sc_lv<16> > gate_i_activ_3_V_reg_5935;
    sc_signal< sc_lv<16> > gate_i_activ_4_V_reg_5940;
    sc_signal< sc_lv<16> > gate_i_activ_5_V_reg_5945;
    sc_signal< sc_lv<16> > gate_i_activ_6_V_reg_5950;
    sc_signal< sc_lv<16> > gate_i_activ_7_V_reg_5955;
    sc_signal< sc_lv<16> > gate_f_activ_0_V_reg_5960;
    sc_signal< sc_lv<16> > gate_f_activ_1_V_reg_5965;
    sc_signal< sc_lv<16> > gate_f_activ_2_V_reg_5970;
    sc_signal< sc_lv<16> > gate_f_activ_3_V_reg_5975;
    sc_signal< sc_lv<16> > gate_f_activ_4_V_reg_5980;
    sc_signal< sc_lv<16> > gate_f_activ_5_V_reg_5985;
    sc_signal< sc_lv<16> > gate_f_activ_6_V_reg_5990;
    sc_signal< sc_lv<16> > gate_f_activ_7_V_reg_5995;
    sc_signal< sc_lv<16> > gate_o_activ_0_V_reg_6000;
    sc_signal< sc_lv<16> > gate_o_activ_1_V_reg_6005;
    sc_signal< sc_lv<16> > gate_o_activ_2_V_reg_6010;
    sc_signal< sc_lv<16> > gate_o_activ_3_V_reg_6015;
    sc_signal< sc_lv<16> > gate_o_activ_4_V_reg_6020;
    sc_signal< sc_lv<16> > gate_o_activ_5_V_reg_6025;
    sc_signal< sc_lv<16> > gate_o_activ_6_V_reg_6030;
    sc_signal< sc_lv<16> > gate_o_activ_7_V_reg_6035;
    sc_signal< sc_lv<3> > its_fu_4164_p2;
    sc_signal< sc_lv<3> > its_reg_6040;
    sc_signal< sc_lv<16> > h_pre_7_V_reg_6045;
    sc_signal< sc_lv<16> > h_pre_6_V_reg_6050;
    sc_signal< sc_lv<16> > h_pre_5_V_reg_6055;
    sc_signal< sc_lv<16> > h_pre_4_V_reg_6060;
    sc_signal< sc_lv<16> > h_pre_3_V_reg_6065;
    sc_signal< sc_lv<16> > h_pre_2_V_reg_6070;
    sc_signal< sc_lv<16> > h_pre_1_V_reg_6075;
    sc_signal< sc_lv<16> > layer4_out_0_V_reg_6080;
    sc_signal< sc_lv<16> > c_pre_0_V_reg_6085;
    sc_signal< sc_lv<16> > c_pre_1_V_reg_6090;
    sc_signal< sc_lv<16> > c_pre_2_V_reg_6095;
    sc_signal< sc_lv<16> > c_pre_3_V_reg_6100;
    sc_signal< sc_lv<16> > c_pre_4_V_reg_6105;
    sc_signal< sc_lv<16> > c_pre_5_V_reg_6110;
    sc_signal< sc_lv<16> > c_pre_6_V_reg_6115;
    sc_signal< sc_lv<16> > c_pre_7_V_reg_6120;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state16_pp0_stage5_iter1;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_3;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_4;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_5;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_6;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_7;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_8;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_9;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_10;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_11;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_12;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_13;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_14;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_15;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_16;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_17;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_18;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_19;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_20;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_21;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_22;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_23;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_24;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_25;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_26;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_27;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_28;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_29;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_30;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_0_0_fu_3420_ap_return_31;
    sc_signal< sc_logic > grp_dense_simple_0_0_0_0_fu_3420_ap_ce;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0_ignore_call108;
    sc_signal< bool > ap_block_state16_pp0_stage5_iter1_ignore_call108;
    sc_signal< bool > ap_block_pp0_stage5_11001_ignoreCallOp343;
    sc_signal< bool > ap_block_state8_pp0_stage6_iter0_ignore_call108;
    sc_signal< bool > ap_block_pp0_stage6_11001_ignoreCallOp344;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_3;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_4;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_5;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_6;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_7;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_8;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_9;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_10;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_11;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_12;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_13;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_14;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_15;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_16;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_17;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_18;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_19;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_20;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_21;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_22;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_23;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_24;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_25;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_26;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_27;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_28;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_29;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_30;
    sc_signal< sc_lv<16> > grp_dense_simple_0_0_fu_3472_ap_return_31;
    sc_signal< sc_logic > grp_dense_simple_0_0_fu_3472_ap_ce;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0_ignore_call75;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter1_ignore_call75;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp286;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0_ignore_call75;
    sc_signal< bool > ap_block_state13_pp0_stage2_iter1_ignore_call75;
    sc_signal< bool > ap_block_pp0_stage2_11001_ignoreCallOp296;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0_ignore_call75;
    sc_signal< bool > ap_block_state14_pp0_stage3_iter1_ignore_call75;
    sc_signal< bool > ap_block_pp0_stage3_11001_ignoreCallOp301;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0_ignore_call75;
    sc_signal< bool > ap_block_state15_pp0_stage4_iter1_ignore_call75;
    sc_signal< bool > ap_block_pp0_stage4_11001_ignoreCallOp302;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_logic > grp_sigmoid_fu_3484_ap_start;
    sc_signal< sc_logic > grp_sigmoid_fu_3484_ap_done;
    sc_signal< sc_logic > grp_sigmoid_fu_3484_ap_idle;
    sc_signal< sc_logic > grp_sigmoid_fu_3484_ap_ready;
    sc_signal< sc_logic > grp_sigmoid_fu_3484_ap_ce;
    sc_signal< sc_lv<16> > grp_sigmoid_fu_3484_ap_return_0;
    sc_signal< sc_lv<16> > grp_sigmoid_fu_3484_ap_return_1;
    sc_signal< sc_lv<16> > grp_sigmoid_fu_3484_ap_return_2;
    sc_signal< sc_lv<16> > grp_sigmoid_fu_3484_ap_return_3;
    sc_signal< sc_lv<16> > grp_sigmoid_fu_3484_ap_return_4;
    sc_signal< sc_lv<16> > grp_sigmoid_fu_3484_ap_return_5;
    sc_signal< sc_lv<16> > grp_sigmoid_fu_3484_ap_return_6;
    sc_signal< sc_lv<16> > grp_sigmoid_fu_3484_ap_return_7;
    sc_signal< bool > ap_block_state9_pp0_stage7_iter0_ignore_call141;
    sc_signal< bool > ap_block_pp0_stage7_11001_ignoreCallOp377;
    sc_signal< bool > ap_block_state10_pp0_stage8_iter0_ignore_call141;
    sc_signal< bool > ap_block_pp0_stage8_11001_ignoreCallOp389;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0_ignore_call141;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter1_ignore_call141;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp393;
    sc_signal< sc_logic > grp_sigmoid_fu_3498_ap_start;
    sc_signal< sc_logic > grp_sigmoid_fu_3498_ap_done;
    sc_signal< sc_logic > grp_sigmoid_fu_3498_ap_idle;
    sc_signal< sc_logic > grp_sigmoid_fu_3498_ap_ready;
    sc_signal< sc_logic > grp_sigmoid_fu_3498_ap_ce;
    sc_signal< sc_lv<16> > grp_sigmoid_fu_3498_ap_return_0;
    sc_signal< sc_lv<16> > grp_sigmoid_fu_3498_ap_return_1;
    sc_signal< sc_lv<16> > grp_sigmoid_fu_3498_ap_return_2;
    sc_signal< sc_lv<16> > grp_sigmoid_fu_3498_ap_return_3;
    sc_signal< sc_lv<16> > grp_sigmoid_fu_3498_ap_return_4;
    sc_signal< sc_lv<16> > grp_sigmoid_fu_3498_ap_return_5;
    sc_signal< sc_lv<16> > grp_sigmoid_fu_3498_ap_return_6;
    sc_signal< sc_lv<16> > grp_sigmoid_fu_3498_ap_return_7;
    sc_signal< bool > ap_block_state9_pp0_stage7_iter0_ignore_call150;
    sc_signal< bool > ap_block_pp0_stage7_11001_ignoreCallOp378;
    sc_signal< bool > ap_block_state10_pp0_stage8_iter0_ignore_call150;
    sc_signal< bool > ap_block_pp0_stage8_11001_ignoreCallOp390;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0_ignore_call150;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter1_ignore_call150;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp402;
    sc_signal< sc_logic > grp_sigmoid_fu_3512_ap_start;
    sc_signal< sc_logic > grp_sigmoid_fu_3512_ap_done;
    sc_signal< sc_logic > grp_sigmoid_fu_3512_ap_idle;
    sc_signal< sc_logic > grp_sigmoid_fu_3512_ap_ready;
    sc_signal< sc_logic > grp_sigmoid_fu_3512_ap_ce;
    sc_signal< sc_lv<16> > grp_sigmoid_fu_3512_ap_return_0;
    sc_signal< sc_lv<16> > grp_sigmoid_fu_3512_ap_return_1;
    sc_signal< sc_lv<16> > grp_sigmoid_fu_3512_ap_return_2;
    sc_signal< sc_lv<16> > grp_sigmoid_fu_3512_ap_return_3;
    sc_signal< sc_lv<16> > grp_sigmoid_fu_3512_ap_return_4;
    sc_signal< sc_lv<16> > grp_sigmoid_fu_3512_ap_return_5;
    sc_signal< sc_lv<16> > grp_sigmoid_fu_3512_ap_return_6;
    sc_signal< sc_lv<16> > grp_sigmoid_fu_3512_ap_return_7;
    sc_signal< bool > ap_block_state9_pp0_stage7_iter0_ignore_call168;
    sc_signal< bool > ap_block_pp0_stage7_11001_ignoreCallOp388;
    sc_signal< bool > ap_block_state10_pp0_stage8_iter0_ignore_call168;
    sc_signal< bool > ap_block_pp0_stage8_11001_ignoreCallOp391;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0_ignore_call168;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter1_ignore_call168;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp411;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_fu_3526_ap_return_0;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_fu_3526_ap_return_1;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_fu_3526_ap_return_2;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_fu_3526_ap_return_3;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_fu_3526_ap_return_4;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_fu_3526_ap_return_5;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_fu_3526_ap_return_6;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_fu_3526_ap_return_7;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_fu_3526_ap_return_8;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_fu_3526_ap_return_9;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_fu_3526_ap_return_10;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_fu_3526_ap_return_11;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_fu_3526_ap_return_12;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_fu_3526_ap_return_13;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_fu_3526_ap_return_14;
    sc_signal< sc_lv<16> > grp_lstm_tail_02_fu_3526_ap_return_15;
    sc_signal< sc_logic > grp_lstm_tail_02_fu_3526_ap_ce;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0_ignore_call177;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter1_ignore_call177;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp429;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0_ignore_call177;
    sc_signal< bool > ap_block_state13_pp0_stage2_iter1_ignore_call177;
    sc_signal< bool > ap_block_pp0_stage2_11001_ignoreCallOp430;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0_ignore_call177;
    sc_signal< bool > ap_block_state14_pp0_stage3_iter1_ignore_call177;
    sc_signal< bool > ap_block_pp0_stage3_11001_ignoreCallOp431;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0_ignore_call177;
    sc_signal< bool > ap_block_state15_pp0_stage4_iter1_ignore_call177;
    sc_signal< bool > ap_block_pp0_stage4_11001_ignoreCallOp434;
    sc_signal< sc_logic > call_ret6_hard_tanh_1_fu_3578_ap_ready;
    sc_signal< sc_lv<12> > call_ret6_hard_tanh_1_fu_3578_ap_return_0;
    sc_signal< sc_lv<12> > call_ret6_hard_tanh_1_fu_3578_ap_return_1;
    sc_signal< sc_lv<12> > call_ret6_hard_tanh_1_fu_3578_ap_return_2;
    sc_signal< sc_lv<12> > call_ret6_hard_tanh_1_fu_3578_ap_return_3;
    sc_signal< sc_lv<12> > call_ret6_hard_tanh_1_fu_3578_ap_return_4;
    sc_signal< sc_lv<12> > call_ret6_hard_tanh_1_fu_3578_ap_return_5;
    sc_signal< sc_lv<12> > call_ret6_hard_tanh_1_fu_3578_ap_return_6;
    sc_signal< sc_lv<12> > call_ret6_hard_tanh_1_fu_3578_ap_return_7;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read146_rewind_phi_fu_1441_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read1147_rewind_phi_fu_1456_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read2148_rewind_phi_fu_1471_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read3149_rewind_phi_fu_1486_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read4150_rewind_phi_fu_1501_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read5151_rewind_phi_fu_1516_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read6152_rewind_phi_fu_1531_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read7153_rewind_phi_fu_1546_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read8154_rewind_phi_fu_1561_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read9155_rewind_phi_fu_1576_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read10156_rewind_phi_fu_1591_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read11157_rewind_phi_fu_1606_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read12158_rewind_phi_fu_1621_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read13159_rewind_phi_fu_1636_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read14160_rewind_phi_fu_1651_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read15161_rewind_phi_fu_1666_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read16162_rewind_phi_fu_1681_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read17163_rewind_phi_fu_1696_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read18164_rewind_phi_fu_1711_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read19165_rewind_phi_fu_1726_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read20166_rewind_phi_fu_1741_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read21167_rewind_phi_fu_1756_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read22168_rewind_phi_fu_1771_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read23169_rewind_phi_fu_1786_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read24170_rewind_phi_fu_1801_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read25171_rewind_phi_fu_1816_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read26172_rewind_phi_fu_1831_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read27173_rewind_phi_fu_1846_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read28174_rewind_phi_fu_1861_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read29175_rewind_phi_fu_1876_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read30176_rewind_phi_fu_1891_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read31177_rewind_phi_fu_1906_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read32178_rewind_phi_fu_1921_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read33179_rewind_phi_fu_1936_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read34180_rewind_phi_fu_1951_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read35181_rewind_phi_fu_1966_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read36182_rewind_phi_fu_1981_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read37183_rewind_phi_fu_1996_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read38184_rewind_phi_fu_2011_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read39185_rewind_phi_fu_2026_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read40186_rewind_phi_fu_2041_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read41187_rewind_phi_fu_2056_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read42188_rewind_phi_fu_2071_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read43189_rewind_phi_fu_2086_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read44190_rewind_phi_fu_2101_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read45191_rewind_phi_fu_2116_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read46192_rewind_phi_fu_2131_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read47193_rewind_phi_fu_2146_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read48194_rewind_phi_fu_2161_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read49195_rewind_phi_fu_2176_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read50196_rewind_phi_fu_2191_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read51197_rewind_phi_fu_2206_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read52198_rewind_phi_fu_2221_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read53199_rewind_phi_fu_2236_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read54200_rewind_phi_fu_2251_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read55201_rewind_phi_fu_2266_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read56202_rewind_phi_fu_2281_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read57203_rewind_phi_fu_2296_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read58204_rewind_phi_fu_2311_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read59205_rewind_phi_fu_2326_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read60206_rewind_phi_fu_2341_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read61207_rewind_phi_fu_2356_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read62208_rewind_phi_fu_2371_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_read63209_rewind_phi_fu_2386_p6;
    sc_signal< sc_lv<3> > ap_phi_mux_its_0_i40_i145_phi_fu_2401_p6;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read146_phi_reg_2412;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read1147_phi_reg_2424;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read2148_phi_reg_2436;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read3149_phi_reg_2448;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read4150_phi_reg_2460;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read5151_phi_reg_2472;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read6152_phi_reg_2484;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read7153_phi_reg_2496;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read8154_phi_reg_2508;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read9155_phi_reg_2520;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read10156_phi_reg_2532;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read11157_phi_reg_2544;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read12158_phi_reg_2556;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read13159_phi_reg_2568;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read14160_phi_reg_2580;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read15161_phi_reg_2592;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read16162_phi_reg_2604;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read17163_phi_reg_2616;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read18164_phi_reg_2628;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read19165_phi_reg_2640;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read20166_phi_reg_2652;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read21167_phi_reg_2664;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read22168_phi_reg_2676;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read23169_phi_reg_2688;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read24170_phi_reg_2700;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read25171_phi_reg_2712;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read26172_phi_reg_2724;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read27173_phi_reg_2736;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read28174_phi_reg_2748;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read29175_phi_reg_2760;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read30176_phi_reg_2772;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read31177_phi_reg_2784;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read32178_phi_reg_2796;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read33179_phi_reg_2808;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read34180_phi_reg_2820;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read35181_phi_reg_2832;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read36182_phi_reg_2844;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read37183_phi_reg_2856;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read38184_phi_reg_2868;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read39185_phi_reg_2880;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read40186_phi_reg_2892;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read41187_phi_reg_2904;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read42188_phi_reg_2916;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read43189_phi_reg_2928;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read44190_phi_reg_2940;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read45191_phi_reg_2952;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read46192_phi_reg_2964;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read47193_phi_reg_2976;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read48194_phi_reg_2988;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read49195_phi_reg_3000;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read50196_phi_reg_3012;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read51197_phi_reg_3024;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read52198_phi_reg_3036;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read53199_phi_reg_3048;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read54200_phi_reg_3060;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read55201_phi_reg_3072;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read56202_phi_reg_3084;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read57203_phi_reg_3096;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read58204_phi_reg_3108;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read59205_phi_reg_3120;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read60206_phi_reg_3132;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read61207_phi_reg_3144;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read62208_phi_reg_3156;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_read63209_phi_reg_3168;
    sc_signal< sc_lv<16> > ap_phi_mux_h_pre_V_1_0_0_i144_phi_fu_3184_p6;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<16> > ap_phi_mux_h_pre_V_1_1_0_i143_phi_fu_3199_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_h_pre_V_1_2_0_i142_phi_fu_3214_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_h_pre_V_1_3_0_i141_phi_fu_3229_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_h_pre_V_1_4_0_i140_phi_fu_3244_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_h_pre_V_1_5_0_i139_phi_fu_3259_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_h_pre_V_1_6_0_i138_phi_fu_3274_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_h_pre_V_1_7_0_i137_phi_fu_3289_p6;
    sc_signal< sc_logic > grp_sigmoid_fu_3484_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< sc_logic > grp_sigmoid_fu_3498_ap_start_reg;
    sc_signal< sc_logic > grp_sigmoid_fu_3512_ap_start_reg;
    sc_signal< sc_lv<16> > layer4_out_63_V_fu_332;
    sc_signal< sc_lv<16> > layer4_out_63_V_1_fu_336;
    sc_signal< sc_lv<16> > layer4_out_63_V_2_fu_340;
    sc_signal< sc_lv<16> > layer4_out_63_V_3_fu_344;
    sc_signal< sc_lv<16> > layer4_out_63_V_4_fu_348;
    sc_signal< sc_lv<16> > layer4_out_63_V_5_fu_352;
    sc_signal< sc_lv<16> > layer4_out_63_V_6_fu_356;
    sc_signal< sc_lv<16> > layer4_out_62_V_fu_360;
    sc_signal< sc_lv<16> > layer4_out_62_V_1_fu_364;
    sc_signal< sc_lv<16> > layer4_out_62_V_2_fu_368;
    sc_signal< sc_lv<16> > layer4_out_62_V_3_fu_372;
    sc_signal< sc_lv<16> > layer4_out_62_V_4_fu_376;
    sc_signal< sc_lv<16> > layer4_out_62_V_5_fu_380;
    sc_signal< sc_lv<16> > layer4_out_62_V_6_fu_384;
    sc_signal< sc_lv<16> > layer4_out_61_V_fu_388;
    sc_signal< sc_lv<16> > layer4_out_61_V_1_fu_392;
    sc_signal< sc_lv<16> > layer4_out_61_V_2_fu_396;
    sc_signal< sc_lv<16> > layer4_out_61_V_3_fu_400;
    sc_signal< sc_lv<16> > layer4_out_61_V_4_fu_404;
    sc_signal< sc_lv<16> > layer4_out_61_V_5_fu_408;
    sc_signal< sc_lv<16> > layer4_out_61_V_6_fu_412;
    sc_signal< sc_lv<16> > layer4_out_60_V_fu_416;
    sc_signal< sc_lv<16> > layer4_out_60_V_1_fu_420;
    sc_signal< sc_lv<16> > layer4_out_60_V_2_fu_424;
    sc_signal< sc_lv<16> > layer4_out_60_V_3_fu_428;
    sc_signal< sc_lv<16> > layer4_out_60_V_4_fu_432;
    sc_signal< sc_lv<16> > layer4_out_60_V_5_fu_436;
    sc_signal< sc_lv<16> > layer4_out_60_V_6_fu_440;
    sc_signal< sc_lv<16> > layer4_out_59_V_fu_444;
    sc_signal< sc_lv<16> > layer4_out_59_V_1_fu_448;
    sc_signal< sc_lv<16> > layer4_out_59_V_2_fu_452;
    sc_signal< sc_lv<16> > layer4_out_59_V_3_fu_456;
    sc_signal< sc_lv<16> > layer4_out_59_V_4_fu_460;
    sc_signal< sc_lv<16> > layer4_out_59_V_5_fu_464;
    sc_signal< sc_lv<16> > layer4_out_59_V_6_fu_468;
    sc_signal< sc_lv<16> > layer4_out_58_V_fu_472;
    sc_signal< sc_lv<16> > layer4_out_58_V_1_fu_476;
    sc_signal< sc_lv<16> > layer4_out_58_V_2_fu_480;
    sc_signal< sc_lv<16> > layer4_out_58_V_3_fu_484;
    sc_signal< sc_lv<16> > layer4_out_58_V_4_fu_488;
    sc_signal< sc_lv<16> > layer4_out_58_V_5_fu_492;
    sc_signal< sc_lv<16> > layer4_out_58_V_6_fu_496;
    sc_signal< sc_lv<16> > layer4_out_57_V_fu_500;
    sc_signal< sc_lv<16> > layer4_out_57_V_1_fu_504;
    sc_signal< sc_lv<16> > layer4_out_57_V_2_fu_508;
    sc_signal< sc_lv<16> > layer4_out_57_V_3_fu_512;
    sc_signal< sc_lv<16> > layer4_out_57_V_4_fu_516;
    sc_signal< sc_lv<16> > layer4_out_57_V_5_fu_520;
    sc_signal< sc_lv<16> > layer4_out_57_V_6_fu_524;
    sc_signal< sc_lv<16> > layer4_out_56_V_fu_528;
    sc_signal< sc_lv<16> > layer4_out_56_V_1_fu_532;
    sc_signal< sc_lv<16> > layer4_out_56_V_2_fu_536;
    sc_signal< sc_lv<16> > layer4_out_56_V_3_fu_540;
    sc_signal< sc_lv<16> > layer4_out_56_V_4_fu_544;
    sc_signal< sc_lv<16> > layer4_out_56_V_5_fu_548;
    sc_signal< sc_lv<16> > layer4_out_56_V_6_fu_552;
    sc_signal< sc_lv<16> > layer4_out_56_V_7_fu_556;
    sc_signal< sc_lv<16> > layer4_out_57_V_7_fu_560;
    sc_signal< sc_lv<16> > layer4_out_58_V_7_fu_564;
    sc_signal< sc_lv<16> > layer4_out_59_V_7_fu_568;
    sc_signal< sc_lv<16> > layer4_out_60_V_7_fu_572;
    sc_signal< sc_lv<16> > layer4_out_61_V_7_fu_576;
    sc_signal< sc_lv<16> > layer4_out_62_V_7_fu_580;
    sc_signal< sc_lv<16> > layer4_out_63_V_7_fu_584;
    sc_signal< bool > ap_block_pp0_stage5_01001;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state14_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_1789;
    sc_signal< bool > ap_condition_382;
    sc_signal< bool > ap_condition_1866;
    sc_signal< bool > ap_condition_1874;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_pp0_stage0;
    static const sc_lv<10> ap_ST_fsm_pp0_stage1;
    static const sc_lv<10> ap_ST_fsm_pp0_stage2;
    static const sc_lv<10> ap_ST_fsm_pp0_stage3;
    static const sc_lv<10> ap_ST_fsm_pp0_stage4;
    static const sc_lv<10> ap_ST_fsm_pp0_stage5;
    static const sc_lv<10> ap_ST_fsm_pp0_stage6;
    static const sc_lv<10> ap_ST_fsm_pp0_stage7;
    static const sc_lv<10> ap_ST_fsm_pp0_stage8;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_9;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_state1();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp393();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp402();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp411();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp286();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp429();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_11001_ignoreCallOp296();
    void thread_ap_block_pp0_stage2_11001_ignoreCallOp430();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3_11001_ignoreCallOp301();
    void thread_ap_block_pp0_stage3_11001_ignoreCallOp431();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_11001_ignoreCallOp302();
    void thread_ap_block_pp0_stage4_11001_ignoreCallOp434();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_01001();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_11001_ignoreCallOp343();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_11001_ignoreCallOp344();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_11001_ignoreCallOp377();
    void thread_ap_block_pp0_stage7_11001_ignoreCallOp378();
    void thread_ap_block_pp0_stage7_11001_ignoreCallOp388();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_11001_ignoreCallOp389();
    void thread_ap_block_pp0_stage8_11001_ignoreCallOp390();
    void thread_ap_block_pp0_stage8_11001_ignoreCallOp391();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage8_iter0();
    void thread_ap_block_state10_pp0_stage8_iter0_ignore_call141();
    void thread_ap_block_state10_pp0_stage8_iter0_ignore_call150();
    void thread_ap_block_state10_pp0_stage8_iter0_ignore_call168();
    void thread_ap_block_state11_pp0_stage0_iter1();
    void thread_ap_block_state11_pp0_stage0_iter1_ignore_call141();
    void thread_ap_block_state11_pp0_stage0_iter1_ignore_call150();
    void thread_ap_block_state11_pp0_stage0_iter1_ignore_call168();
    void thread_ap_block_state12_pp0_stage1_iter1();
    void thread_ap_block_state12_pp0_stage1_iter1_ignore_call177();
    void thread_ap_block_state12_pp0_stage1_iter1_ignore_call75();
    void thread_ap_block_state13_pp0_stage2_iter1();
    void thread_ap_block_state13_pp0_stage2_iter1_ignore_call177();
    void thread_ap_block_state13_pp0_stage2_iter1_ignore_call75();
    void thread_ap_block_state14_pp0_stage3_iter1();
    void thread_ap_block_state14_pp0_stage3_iter1_ignore_call177();
    void thread_ap_block_state14_pp0_stage3_iter1_ignore_call75();
    void thread_ap_block_state15_pp0_stage4_iter1();
    void thread_ap_block_state15_pp0_stage4_iter1_ignore_call177();
    void thread_ap_block_state15_pp0_stage4_iter1_ignore_call75();
    void thread_ap_block_state16_pp0_stage5_iter1();
    void thread_ap_block_state16_pp0_stage5_iter1_ignore_call108();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter0_ignore_call141();
    void thread_ap_block_state2_pp0_stage0_iter0_ignore_call150();
    void thread_ap_block_state2_pp0_stage0_iter0_ignore_call168();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0_ignore_call177();
    void thread_ap_block_state3_pp0_stage1_iter0_ignore_call75();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0_ignore_call177();
    void thread_ap_block_state4_pp0_stage2_iter0_ignore_call75();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0_ignore_call177();
    void thread_ap_block_state5_pp0_stage3_iter0_ignore_call75();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0_ignore_call177();
    void thread_ap_block_state6_pp0_stage4_iter0_ignore_call75();
    void thread_ap_block_state7_pp0_stage5_iter0();
    void thread_ap_block_state7_pp0_stage5_iter0_ignore_call108();
    void thread_ap_block_state8_pp0_stage6_iter0();
    void thread_ap_block_state8_pp0_stage6_iter0_ignore_call108();
    void thread_ap_block_state9_pp0_stage7_iter0();
    void thread_ap_block_state9_pp0_stage7_iter0_ignore_call141();
    void thread_ap_block_state9_pp0_stage7_iter0_ignore_call150();
    void thread_ap_block_state9_pp0_stage7_iter0_ignore_call168();
    void thread_ap_condition_1789();
    void thread_ap_condition_1866();
    void thread_ap_condition_1874();
    void thread_ap_condition_382();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_phi_mux_do_init_phi_fu_1425_p6();
    void thread_ap_phi_mux_h_pre_V_1_0_0_i144_phi_fu_3184_p6();
    void thread_ap_phi_mux_h_pre_V_1_1_0_i143_phi_fu_3199_p6();
    void thread_ap_phi_mux_h_pre_V_1_2_0_i142_phi_fu_3214_p6();
    void thread_ap_phi_mux_h_pre_V_1_3_0_i141_phi_fu_3229_p6();
    void thread_ap_phi_mux_h_pre_V_1_4_0_i140_phi_fu_3244_p6();
    void thread_ap_phi_mux_h_pre_V_1_5_0_i139_phi_fu_3259_p6();
    void thread_ap_phi_mux_h_pre_V_1_6_0_i138_phi_fu_3274_p6();
    void thread_ap_phi_mux_h_pre_V_1_7_0_i137_phi_fu_3289_p6();
    void thread_ap_phi_mux_its_0_i40_i145_phi_fu_2401_p6();
    void thread_ap_phi_mux_p_read10156_rewind_phi_fu_1591_p6();
    void thread_ap_phi_mux_p_read11157_rewind_phi_fu_1606_p6();
    void thread_ap_phi_mux_p_read1147_rewind_phi_fu_1456_p6();
    void thread_ap_phi_mux_p_read12158_rewind_phi_fu_1621_p6();
    void thread_ap_phi_mux_p_read13159_rewind_phi_fu_1636_p6();
    void thread_ap_phi_mux_p_read14160_rewind_phi_fu_1651_p6();
    void thread_ap_phi_mux_p_read146_rewind_phi_fu_1441_p6();
    void thread_ap_phi_mux_p_read15161_rewind_phi_fu_1666_p6();
    void thread_ap_phi_mux_p_read16162_rewind_phi_fu_1681_p6();
    void thread_ap_phi_mux_p_read17163_rewind_phi_fu_1696_p6();
    void thread_ap_phi_mux_p_read18164_rewind_phi_fu_1711_p6();
    void thread_ap_phi_mux_p_read19165_rewind_phi_fu_1726_p6();
    void thread_ap_phi_mux_p_read20166_rewind_phi_fu_1741_p6();
    void thread_ap_phi_mux_p_read21167_rewind_phi_fu_1756_p6();
    void thread_ap_phi_mux_p_read2148_rewind_phi_fu_1471_p6();
    void thread_ap_phi_mux_p_read22168_rewind_phi_fu_1771_p6();
    void thread_ap_phi_mux_p_read23169_rewind_phi_fu_1786_p6();
    void thread_ap_phi_mux_p_read24170_rewind_phi_fu_1801_p6();
    void thread_ap_phi_mux_p_read25171_rewind_phi_fu_1816_p6();
    void thread_ap_phi_mux_p_read26172_rewind_phi_fu_1831_p6();
    void thread_ap_phi_mux_p_read27173_rewind_phi_fu_1846_p6();
    void thread_ap_phi_mux_p_read28174_rewind_phi_fu_1861_p6();
    void thread_ap_phi_mux_p_read29175_rewind_phi_fu_1876_p6();
    void thread_ap_phi_mux_p_read30176_rewind_phi_fu_1891_p6();
    void thread_ap_phi_mux_p_read31177_rewind_phi_fu_1906_p6();
    void thread_ap_phi_mux_p_read3149_rewind_phi_fu_1486_p6();
    void thread_ap_phi_mux_p_read32178_rewind_phi_fu_1921_p6();
    void thread_ap_phi_mux_p_read33179_rewind_phi_fu_1936_p6();
    void thread_ap_phi_mux_p_read34180_rewind_phi_fu_1951_p6();
    void thread_ap_phi_mux_p_read35181_rewind_phi_fu_1966_p6();
    void thread_ap_phi_mux_p_read36182_rewind_phi_fu_1981_p6();
    void thread_ap_phi_mux_p_read37183_rewind_phi_fu_1996_p6();
    void thread_ap_phi_mux_p_read38184_rewind_phi_fu_2011_p6();
    void thread_ap_phi_mux_p_read39185_rewind_phi_fu_2026_p6();
    void thread_ap_phi_mux_p_read40186_rewind_phi_fu_2041_p6();
    void thread_ap_phi_mux_p_read41187_rewind_phi_fu_2056_p6();
    void thread_ap_phi_mux_p_read4150_rewind_phi_fu_1501_p6();
    void thread_ap_phi_mux_p_read42188_rewind_phi_fu_2071_p6();
    void thread_ap_phi_mux_p_read43189_rewind_phi_fu_2086_p6();
    void thread_ap_phi_mux_p_read44190_rewind_phi_fu_2101_p6();
    void thread_ap_phi_mux_p_read45191_rewind_phi_fu_2116_p6();
    void thread_ap_phi_mux_p_read46192_rewind_phi_fu_2131_p6();
    void thread_ap_phi_mux_p_read47193_rewind_phi_fu_2146_p6();
    void thread_ap_phi_mux_p_read48194_rewind_phi_fu_2161_p6();
    void thread_ap_phi_mux_p_read49195_rewind_phi_fu_2176_p6();
    void thread_ap_phi_mux_p_read50196_rewind_phi_fu_2191_p6();
    void thread_ap_phi_mux_p_read51197_rewind_phi_fu_2206_p6();
    void thread_ap_phi_mux_p_read5151_rewind_phi_fu_1516_p6();
    void thread_ap_phi_mux_p_read52198_rewind_phi_fu_2221_p6();
    void thread_ap_phi_mux_p_read53199_rewind_phi_fu_2236_p6();
    void thread_ap_phi_mux_p_read54200_rewind_phi_fu_2251_p6();
    void thread_ap_phi_mux_p_read55201_rewind_phi_fu_2266_p6();
    void thread_ap_phi_mux_p_read56202_rewind_phi_fu_2281_p6();
    void thread_ap_phi_mux_p_read57203_rewind_phi_fu_2296_p6();
    void thread_ap_phi_mux_p_read58204_rewind_phi_fu_2311_p6();
    void thread_ap_phi_mux_p_read59205_rewind_phi_fu_2326_p6();
    void thread_ap_phi_mux_p_read60206_rewind_phi_fu_2341_p6();
    void thread_ap_phi_mux_p_read61207_rewind_phi_fu_2356_p6();
    void thread_ap_phi_mux_p_read6152_rewind_phi_fu_1531_p6();
    void thread_ap_phi_mux_p_read62208_rewind_phi_fu_2371_p6();
    void thread_ap_phi_mux_p_read63209_rewind_phi_fu_2386_p6();
    void thread_ap_phi_mux_p_read7153_rewind_phi_fu_1546_p6();
    void thread_ap_phi_mux_p_read8154_rewind_phi_fu_1561_p6();
    void thread_ap_phi_mux_p_read9155_rewind_phi_fu_1576_p6();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_grp_dense_simple_0_0_0_0_fu_3420_ap_ce();
    void thread_grp_dense_simple_0_0_fu_3472_ap_ce();
    void thread_grp_lstm_tail_02_fu_3526_ap_ce();
    void thread_grp_sigmoid_fu_3484_ap_ce();
    void thread_grp_sigmoid_fu_3484_ap_start();
    void thread_grp_sigmoid_fu_3498_ap_ce();
    void thread_grp_sigmoid_fu_3498_ap_start();
    void thread_grp_sigmoid_fu_3512_ap_ce();
    void thread_grp_sigmoid_fu_3512_ap_start();
    void thread_icmp_ln377_fu_3774_p2();
    void thread_its_fu_4164_p2();
    void thread_layer4_out_0_V_out_blk_n();
    void thread_layer4_out_0_V_out_din();
    void thread_layer4_out_0_V_out_write();
    void thread_layer4_out_10_V_out_blk_n();
    void thread_layer4_out_10_V_out_din();
    void thread_layer4_out_10_V_out_write();
    void thread_layer4_out_11_V_out_blk_n();
    void thread_layer4_out_11_V_out_din();
    void thread_layer4_out_11_V_out_write();
    void thread_layer4_out_12_V_out_blk_n();
    void thread_layer4_out_12_V_out_din();
    void thread_layer4_out_12_V_out_write();
    void thread_layer4_out_13_V_out_blk_n();
    void thread_layer4_out_13_V_out_din();
    void thread_layer4_out_13_V_out_write();
    void thread_layer4_out_14_V_out_blk_n();
    void thread_layer4_out_14_V_out_din();
    void thread_layer4_out_14_V_out_write();
    void thread_layer4_out_15_V_out_blk_n();
    void thread_layer4_out_15_V_out_din();
    void thread_layer4_out_15_V_out_write();
    void thread_layer4_out_16_V_out_blk_n();
    void thread_layer4_out_16_V_out_din();
    void thread_layer4_out_16_V_out_write();
    void thread_layer4_out_17_V_out_blk_n();
    void thread_layer4_out_17_V_out_din();
    void thread_layer4_out_17_V_out_write();
    void thread_layer4_out_18_V_out_blk_n();
    void thread_layer4_out_18_V_out_din();
    void thread_layer4_out_18_V_out_write();
    void thread_layer4_out_19_V_out_blk_n();
    void thread_layer4_out_19_V_out_din();
    void thread_layer4_out_19_V_out_write();
    void thread_layer4_out_1_V_out_blk_n();
    void thread_layer4_out_1_V_out_din();
    void thread_layer4_out_1_V_out_write();
    void thread_layer4_out_20_V_out_blk_n();
    void thread_layer4_out_20_V_out_din();
    void thread_layer4_out_20_V_out_write();
    void thread_layer4_out_21_V_out_blk_n();
    void thread_layer4_out_21_V_out_din();
    void thread_layer4_out_21_V_out_write();
    void thread_layer4_out_22_V_out_blk_n();
    void thread_layer4_out_22_V_out_din();
    void thread_layer4_out_22_V_out_write();
    void thread_layer4_out_23_V_out_blk_n();
    void thread_layer4_out_23_V_out_din();
    void thread_layer4_out_23_V_out_write();
    void thread_layer4_out_24_V_out_blk_n();
    void thread_layer4_out_24_V_out_din();
    void thread_layer4_out_24_V_out_write();
    void thread_layer4_out_25_V_out_blk_n();
    void thread_layer4_out_25_V_out_din();
    void thread_layer4_out_25_V_out_write();
    void thread_layer4_out_26_V_out_blk_n();
    void thread_layer4_out_26_V_out_din();
    void thread_layer4_out_26_V_out_write();
    void thread_layer4_out_27_V_out_blk_n();
    void thread_layer4_out_27_V_out_din();
    void thread_layer4_out_27_V_out_write();
    void thread_layer4_out_28_V_out_blk_n();
    void thread_layer4_out_28_V_out_din();
    void thread_layer4_out_28_V_out_write();
    void thread_layer4_out_29_V_out_blk_n();
    void thread_layer4_out_29_V_out_din();
    void thread_layer4_out_29_V_out_write();
    void thread_layer4_out_2_V_out_blk_n();
    void thread_layer4_out_2_V_out_din();
    void thread_layer4_out_2_V_out_write();
    void thread_layer4_out_30_V_out_blk_n();
    void thread_layer4_out_30_V_out_din();
    void thread_layer4_out_30_V_out_write();
    void thread_layer4_out_31_V_out_blk_n();
    void thread_layer4_out_31_V_out_din();
    void thread_layer4_out_31_V_out_write();
    void thread_layer4_out_32_V_out_blk_n();
    void thread_layer4_out_32_V_out_din();
    void thread_layer4_out_32_V_out_write();
    void thread_layer4_out_33_V_out_blk_n();
    void thread_layer4_out_33_V_out_din();
    void thread_layer4_out_33_V_out_write();
    void thread_layer4_out_34_V_out_blk_n();
    void thread_layer4_out_34_V_out_din();
    void thread_layer4_out_34_V_out_write();
    void thread_layer4_out_35_V_out_blk_n();
    void thread_layer4_out_35_V_out_din();
    void thread_layer4_out_35_V_out_write();
    void thread_layer4_out_36_V_out_blk_n();
    void thread_layer4_out_36_V_out_din();
    void thread_layer4_out_36_V_out_write();
    void thread_layer4_out_37_V_out_blk_n();
    void thread_layer4_out_37_V_out_din();
    void thread_layer4_out_37_V_out_write();
    void thread_layer4_out_38_V_out_blk_n();
    void thread_layer4_out_38_V_out_din();
    void thread_layer4_out_38_V_out_write();
    void thread_layer4_out_39_V_out_blk_n();
    void thread_layer4_out_39_V_out_din();
    void thread_layer4_out_39_V_out_write();
    void thread_layer4_out_3_V_out_blk_n();
    void thread_layer4_out_3_V_out_din();
    void thread_layer4_out_3_V_out_write();
    void thread_layer4_out_40_V_out_blk_n();
    void thread_layer4_out_40_V_out_din();
    void thread_layer4_out_40_V_out_write();
    void thread_layer4_out_41_V_out_blk_n();
    void thread_layer4_out_41_V_out_din();
    void thread_layer4_out_41_V_out_write();
    void thread_layer4_out_42_V_out_blk_n();
    void thread_layer4_out_42_V_out_din();
    void thread_layer4_out_42_V_out_write();
    void thread_layer4_out_43_V_out_blk_n();
    void thread_layer4_out_43_V_out_din();
    void thread_layer4_out_43_V_out_write();
    void thread_layer4_out_44_V_out_blk_n();
    void thread_layer4_out_44_V_out_din();
    void thread_layer4_out_44_V_out_write();
    void thread_layer4_out_45_V_out_blk_n();
    void thread_layer4_out_45_V_out_din();
    void thread_layer4_out_45_V_out_write();
    void thread_layer4_out_46_V_out_blk_n();
    void thread_layer4_out_46_V_out_din();
    void thread_layer4_out_46_V_out_write();
    void thread_layer4_out_47_V_out_blk_n();
    void thread_layer4_out_47_V_out_din();
    void thread_layer4_out_47_V_out_write();
    void thread_layer4_out_48_V_out_blk_n();
    void thread_layer4_out_48_V_out_din();
    void thread_layer4_out_48_V_out_write();
    void thread_layer4_out_49_V_out_blk_n();
    void thread_layer4_out_49_V_out_din();
    void thread_layer4_out_49_V_out_write();
    void thread_layer4_out_4_V_out_blk_n();
    void thread_layer4_out_4_V_out_din();
    void thread_layer4_out_4_V_out_write();
    void thread_layer4_out_50_V_out_blk_n();
    void thread_layer4_out_50_V_out_din();
    void thread_layer4_out_50_V_out_write();
    void thread_layer4_out_51_V_out_blk_n();
    void thread_layer4_out_51_V_out_din();
    void thread_layer4_out_51_V_out_write();
    void thread_layer4_out_52_V_out_blk_n();
    void thread_layer4_out_52_V_out_din();
    void thread_layer4_out_52_V_out_write();
    void thread_layer4_out_53_V_out_blk_n();
    void thread_layer4_out_53_V_out_din();
    void thread_layer4_out_53_V_out_write();
    void thread_layer4_out_54_V_out_blk_n();
    void thread_layer4_out_54_V_out_din();
    void thread_layer4_out_54_V_out_write();
    void thread_layer4_out_55_V_out_blk_n();
    void thread_layer4_out_55_V_out_din();
    void thread_layer4_out_55_V_out_write();
    void thread_layer4_out_56_V_out_blk_n();
    void thread_layer4_out_56_V_out_din();
    void thread_layer4_out_56_V_out_write();
    void thread_layer4_out_57_V_out_blk_n();
    void thread_layer4_out_57_V_out_din();
    void thread_layer4_out_57_V_out_write();
    void thread_layer4_out_58_V_out_blk_n();
    void thread_layer4_out_58_V_out_din();
    void thread_layer4_out_58_V_out_write();
    void thread_layer4_out_59_V_out_blk_n();
    void thread_layer4_out_59_V_out_din();
    void thread_layer4_out_59_V_out_write();
    void thread_layer4_out_5_V_out_blk_n();
    void thread_layer4_out_5_V_out_din();
    void thread_layer4_out_5_V_out_write();
    void thread_layer4_out_60_V_out_blk_n();
    void thread_layer4_out_60_V_out_din();
    void thread_layer4_out_60_V_out_write();
    void thread_layer4_out_61_V_out_blk_n();
    void thread_layer4_out_61_V_out_din();
    void thread_layer4_out_61_V_out_write();
    void thread_layer4_out_62_V_out_blk_n();
    void thread_layer4_out_62_V_out_din();
    void thread_layer4_out_62_V_out_write();
    void thread_layer4_out_63_V_out_blk_n();
    void thread_layer4_out_63_V_out_din();
    void thread_layer4_out_63_V_out_write();
    void thread_layer4_out_6_V_out_blk_n();
    void thread_layer4_out_6_V_out_din();
    void thread_layer4_out_6_V_out_write();
    void thread_layer4_out_7_V_out_blk_n();
    void thread_layer4_out_7_V_out_din();
    void thread_layer4_out_7_V_out_write();
    void thread_layer4_out_8_V_out_blk_n();
    void thread_layer4_out_8_V_out_din();
    void thread_layer4_out_8_V_out_write();
    void thread_layer4_out_9_V_out_blk_n();
    void thread_layer4_out_9_V_out_din();
    void thread_layer4_out_9_V_out_write();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
