   1              		.syntax unified
   2              		.cpu cortex-m0
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"bc62xx_timer.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.comm	pheader,4,4
  20              		.comm	header_Timer,24,4
  21              		.comm	sys_tick_count,4,4
  22              		.comm	sys_Timer_Check_Flag,1,1
  23              		.align	1
  24              		.global	SYS_TimerExpireDefaultHandle
  25              		.code	16
  26              		.thumb_func
  28              	SYS_TimerExpireDefaultHandle:
  29              	.LFB41:
  30              		.file 1 "../../../drivers/hal/bc62xx_timer.c"
   1:../../../drivers/hal/bc62xx_timer.c **** #include "bc62xx_timer.h"
   2:../../../drivers/hal/bc62xx_timer.c **** #include "systick.h"
   3:../../../drivers/hal/bc62xx_timer.c **** 
   4:../../../drivers/hal/bc62xx_timer.c **** SYS_TIMER_TYPE *pheader;
   5:../../../drivers/hal/bc62xx_timer.c **** SYS_TIMER_TYPE header_Timer;
   6:../../../drivers/hal/bc62xx_timer.c **** uint32_t sys_tick_count;
   7:../../../drivers/hal/bc62xx_timer.c **** uint8_t  sys_Timer_Check_Flag;
   8:../../../drivers/hal/bc62xx_timer.c **** 
   9:../../../drivers/hal/bc62xx_timer.c **** static uint32_t tmpCnt;
  10:../../../drivers/hal/bc62xx_timer.c **** 
  11:../../../drivers/hal/bc62xx_timer.c **** static void SYStick_handle(void);
  12:../../../drivers/hal/bc62xx_timer.c **** 
  13:../../../drivers/hal/bc62xx_timer.c **** 
  14:../../../drivers/hal/bc62xx_timer.c **** void SYS_TimerExpireDefaultHandle(int params)
  15:../../../drivers/hal/bc62xx_timer.c **** {
  31              		.loc 1 15 0
  32              		.cfi_startproc
  33              		@ args = 0, pretend = 0, frame = 0
  34              		@ frame_needed = 0, uses_anonymous_args = 0
  35              		@ link register save eliminated.
  36              	.LVL0:
  16:../../../drivers/hal/bc62xx_timer.c **** 	// YC_LOG_ERROR("default timer expire !\r\n");
  17:../../../drivers/hal/bc62xx_timer.c **** 	while(0);
  18:../../../drivers/hal/bc62xx_timer.c **** }
  37              		.loc 1 18 0
  38              		@ sp needed
  39 0000 7047     		bx	lr
  40              		.cfi_endproc
  41              	.LFE41:
  43              		.align	1
  44              		.global	SYS_TimerInit
  45              		.code	16
  46              		.thumb_func
  48              	SYS_TimerInit:
  49              	.LFB42:
  19:../../../drivers/hal/bc62xx_timer.c **** 
  20:../../../drivers/hal/bc62xx_timer.c **** void SYS_TimerInit()
  21:../../../drivers/hal/bc62xx_timer.c **** {
  50              		.loc 1 21 0
  51              		.cfi_startproc
  52              		@ args = 0, pretend = 0, frame = 0
  53              		@ frame_needed = 0, uses_anonymous_args = 0
  22:../../../drivers/hal/bc62xx_timer.c **** 	//initial timer lists
  23:../../../drivers/hal/bc62xx_timer.c **** 	pheader = &header_Timer;
  54              		.loc 1 23 0
  55 0002 0E4B     		ldr	r3, .L3
  56 0004 0E4A     		ldr	r2, .L3+4
  21:../../../drivers/hal/bc62xx_timer.c **** 	//initial timer lists
  57              		.loc 1 21 0
  58 0006 10B5     		push	{r4, lr}
  59              	.LCFI0:
  60              		.cfi_def_cfa_offset 8
  61              		.cfi_offset 4, -8
  62              		.cfi_offset 14, -4
  63              		.loc 1 23 0
  64 0008 1360     		str	r3, [r2]
  24:../../../drivers/hal/bc62xx_timer.c **** 	pheader->pNextTimer = NULL;
  25:../../../drivers/hal/bc62xx_timer.c **** 	pheader->pfExpireCb = SYS_TimerExpireDefaultHandle;
  65              		.loc 1 25 0
  66 000a 0E4A     		ldr	r2, .L3+8
  24:../../../drivers/hal/bc62xx_timer.c **** 	pheader->pNextTimer = NULL;
  67              		.loc 1 24 0
  68 000c 0021     		movs	r1, #0
  69              		.loc 1 25 0
  70 000e DA60     		str	r2, [r3, #12]
  26:../../../drivers/hal/bc62xx_timer.c **** 	pheader->mTimerStatus = TIMER_START;
  71              		.loc 1 26 0
  72 0010 0122     		movs	r2, #1
  73              	.LBB14:
  74              	.LBB15:
  75              	.LBB16:
  76              	.LBB17:
  77              		.file 2 "../../../cmsis/core_cm0.h"
   1:../../../cmsis/core_cm0.h **** /**************************************************************************//**
   2:../../../cmsis/core_cm0.h ****  * @file     core_cm0.h
   3:../../../cmsis/core_cm0.h ****  * @brief    CMSIS Cortex-M0 Core Peripheral Access Layer Header File
   4:../../../cmsis/core_cm0.h ****  * @version  V4.30
   5:../../../cmsis/core_cm0.h ****  * @date     20. October 2015
   6:../../../cmsis/core_cm0.h ****  ******************************************************************************/
   7:../../../cmsis/core_cm0.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:../../../cmsis/core_cm0.h **** 
   9:../../../cmsis/core_cm0.h ****    All rights reserved.
  10:../../../cmsis/core_cm0.h ****    Redistribution and use in source and binary forms, with or without
  11:../../../cmsis/core_cm0.h ****    modification, are permitted provided that the following conditions are met:
  12:../../../cmsis/core_cm0.h ****    - Redistributions of source code must retain the above copyright
  13:../../../cmsis/core_cm0.h ****      notice, this list of conditions and the following disclaimer.
  14:../../../cmsis/core_cm0.h ****    - Redistributions in binary form must reproduce the above copyright
  15:../../../cmsis/core_cm0.h ****      notice, this list of conditions and the following disclaimer in the
  16:../../../cmsis/core_cm0.h ****      documentation and/or other materials provided with the distribution.
  17:../../../cmsis/core_cm0.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../../../cmsis/core_cm0.h ****      to endorse or promote products derived from this software without
  19:../../../cmsis/core_cm0.h ****      specific prior written permission.
  20:../../../cmsis/core_cm0.h ****    *
  21:../../../cmsis/core_cm0.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:../../../cmsis/core_cm0.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../../../cmsis/core_cm0.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../../../cmsis/core_cm0.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:../../../cmsis/core_cm0.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../../../cmsis/core_cm0.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../../../cmsis/core_cm0.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../../../cmsis/core_cm0.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../../../cmsis/core_cm0.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../../../cmsis/core_cm0.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../../../cmsis/core_cm0.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:../../../cmsis/core_cm0.h ****    ---------------------------------------------------------------------------*/
  33:../../../cmsis/core_cm0.h **** 
  34:../../../cmsis/core_cm0.h **** 
  35:../../../cmsis/core_cm0.h **** #if   defined ( __ICCARM__ )
  36:../../../cmsis/core_cm0.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:../../../cmsis/core_cm0.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:../../../cmsis/core_cm0.h ****   #pragma clang system_header   /* treat file as system include file */
  39:../../../cmsis/core_cm0.h **** #endif
  40:../../../cmsis/core_cm0.h **** 
  41:../../../cmsis/core_cm0.h **** #ifndef __CORE_CM0_H_GENERIC
  42:../../../cmsis/core_cm0.h **** #define __CORE_CM0_H_GENERIC
  43:../../../cmsis/core_cm0.h **** 
  44:../../../cmsis/core_cm0.h **** #include <stdint.h>
  45:../../../cmsis/core_cm0.h **** 
  46:../../../cmsis/core_cm0.h **** #ifdef __cplusplus
  47:../../../cmsis/core_cm0.h ****  extern "C" {
  48:../../../cmsis/core_cm0.h **** #endif
  49:../../../cmsis/core_cm0.h **** 
  50:../../../cmsis/core_cm0.h **** /**
  51:../../../cmsis/core_cm0.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:../../../cmsis/core_cm0.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:../../../cmsis/core_cm0.h **** 
  54:../../../cmsis/core_cm0.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:../../../cmsis/core_cm0.h ****      Function definitions in header files are used to allow 'inlining'.
  56:../../../cmsis/core_cm0.h **** 
  57:../../../cmsis/core_cm0.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:../../../cmsis/core_cm0.h ****      Unions are used for effective representation of core registers.
  59:../../../cmsis/core_cm0.h **** 
  60:../../../cmsis/core_cm0.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:../../../cmsis/core_cm0.h ****      Function-like macros are used to allow more efficient code.
  62:../../../cmsis/core_cm0.h ****  */
  63:../../../cmsis/core_cm0.h **** 
  64:../../../cmsis/core_cm0.h **** 
  65:../../../cmsis/core_cm0.h **** /*******************************************************************************
  66:../../../cmsis/core_cm0.h ****  *                 CMSIS definitions
  67:../../../cmsis/core_cm0.h ****  ******************************************************************************/
  68:../../../cmsis/core_cm0.h **** /**
  69:../../../cmsis/core_cm0.h ****   \ingroup Cortex_M0
  70:../../../cmsis/core_cm0.h ****   @{
  71:../../../cmsis/core_cm0.h ****  */
  72:../../../cmsis/core_cm0.h **** 
  73:../../../cmsis/core_cm0.h **** /*  CMSIS CM0 definitions */
  74:../../../cmsis/core_cm0.h **** #define __CM0_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:../../../cmsis/core_cm0.h **** #define __CM0_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:../../../cmsis/core_cm0.h **** #define __CM0_CMSIS_VERSION       ((__CM0_CMSIS_VERSION_MAIN << 16U) | \
  77:../../../cmsis/core_cm0.h ****                                     __CM0_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:../../../cmsis/core_cm0.h **** 
  79:../../../cmsis/core_cm0.h **** #define __CORTEX_M                (0x00U)                                      /*!< Cortex-M Core *
  80:../../../cmsis/core_cm0.h **** 
  81:../../../cmsis/core_cm0.h **** 
  82:../../../cmsis/core_cm0.h **** #if   defined ( __CC_ARM )
  83:../../../cmsis/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:../../../cmsis/core_cm0.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:../../../cmsis/core_cm0.h ****   #define __STATIC_INLINE  static __inline
  86:../../../cmsis/core_cm0.h **** 
  87:../../../cmsis/core_cm0.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:../../../cmsis/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:../../../cmsis/core_cm0.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:../../../cmsis/core_cm0.h ****   #define __STATIC_INLINE  static __inline
  91:../../../cmsis/core_cm0.h **** 
  92:../../../cmsis/core_cm0.h **** #elif defined ( __GNUC__ )
  93:../../../cmsis/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:../../../cmsis/core_cm0.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:../../../cmsis/core_cm0.h ****   #define __STATIC_INLINE  static inline
  96:../../../cmsis/core_cm0.h **** 
  97:../../../cmsis/core_cm0.h **** #elif defined ( __ICCARM__ )
  98:../../../cmsis/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:../../../cmsis/core_cm0.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:../../../cmsis/core_cm0.h ****   #define __STATIC_INLINE  static inline
 101:../../../cmsis/core_cm0.h **** 
 102:../../../cmsis/core_cm0.h **** #elif defined ( __TMS470__ )
 103:../../../cmsis/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:../../../cmsis/core_cm0.h ****   #define __STATIC_INLINE  static inline
 105:../../../cmsis/core_cm0.h **** 
 106:../../../cmsis/core_cm0.h **** #elif defined ( __TASKING__ )
 107:../../../cmsis/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:../../../cmsis/core_cm0.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:../../../cmsis/core_cm0.h ****   #define __STATIC_INLINE  static inline
 110:../../../cmsis/core_cm0.h **** 
 111:../../../cmsis/core_cm0.h **** #elif defined ( __CSMC__ )
 112:../../../cmsis/core_cm0.h ****   #define __packed
 113:../../../cmsis/core_cm0.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:../../../cmsis/core_cm0.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:../../../cmsis/core_cm0.h ****   #define __STATIC_INLINE  static inline
 116:../../../cmsis/core_cm0.h **** 
 117:../../../cmsis/core_cm0.h **** #else
 118:../../../cmsis/core_cm0.h ****   #error Unknown compiler
 119:../../../cmsis/core_cm0.h **** #endif
 120:../../../cmsis/core_cm0.h **** 
 121:../../../cmsis/core_cm0.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:../../../cmsis/core_cm0.h ****     This core does not support an FPU at all
 123:../../../cmsis/core_cm0.h **** */
 124:../../../cmsis/core_cm0.h **** #define __FPU_USED       0U
 125:../../../cmsis/core_cm0.h **** 
 126:../../../cmsis/core_cm0.h **** #if defined ( __CC_ARM )
 127:../../../cmsis/core_cm0.h ****   #if defined __TARGET_FPU_VFP
 128:../../../cmsis/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 129:../../../cmsis/core_cm0.h ****   #endif
 130:../../../cmsis/core_cm0.h **** 
 131:../../../cmsis/core_cm0.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 132:../../../cmsis/core_cm0.h ****   #if defined __ARM_PCS_VFP
 133:../../../cmsis/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 134:../../../cmsis/core_cm0.h ****   #endif
 135:../../../cmsis/core_cm0.h **** 
 136:../../../cmsis/core_cm0.h **** #elif defined ( __GNUC__ )
 137:../../../cmsis/core_cm0.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 138:../../../cmsis/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 139:../../../cmsis/core_cm0.h ****   #endif
 140:../../../cmsis/core_cm0.h **** 
 141:../../../cmsis/core_cm0.h **** #elif defined ( __ICCARM__ )
 142:../../../cmsis/core_cm0.h ****   #if defined __ARMVFP__
 143:../../../cmsis/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 144:../../../cmsis/core_cm0.h ****   #endif
 145:../../../cmsis/core_cm0.h **** 
 146:../../../cmsis/core_cm0.h **** #elif defined ( __TMS470__ )
 147:../../../cmsis/core_cm0.h ****   #if defined __TI_VFP_SUPPORT__
 148:../../../cmsis/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 149:../../../cmsis/core_cm0.h ****   #endif
 150:../../../cmsis/core_cm0.h **** 
 151:../../../cmsis/core_cm0.h **** #elif defined ( __TASKING__ )
 152:../../../cmsis/core_cm0.h ****   #if defined __FPU_VFP__
 153:../../../cmsis/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 154:../../../cmsis/core_cm0.h ****   #endif
 155:../../../cmsis/core_cm0.h **** 
 156:../../../cmsis/core_cm0.h **** #elif defined ( __CSMC__ )
 157:../../../cmsis/core_cm0.h ****   #if ( __CSMC__ & 0x400U)
 158:../../../cmsis/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 159:../../../cmsis/core_cm0.h ****   #endif
 160:../../../cmsis/core_cm0.h **** 
 161:../../../cmsis/core_cm0.h **** #endif
 162:../../../cmsis/core_cm0.h **** 
 163:../../../cmsis/core_cm0.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 164:../../../cmsis/core_cm0.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 165:../../../cmsis/core_cm0.h **** 
 166:../../../cmsis/core_cm0.h **** #ifdef __cplusplus
 167:../../../cmsis/core_cm0.h **** }
 168:../../../cmsis/core_cm0.h **** #endif
 169:../../../cmsis/core_cm0.h **** 
 170:../../../cmsis/core_cm0.h **** #endif /* __CORE_CM0_H_GENERIC */
 171:../../../cmsis/core_cm0.h **** 
 172:../../../cmsis/core_cm0.h **** #ifndef __CMSIS_GENERIC
 173:../../../cmsis/core_cm0.h **** 
 174:../../../cmsis/core_cm0.h **** #ifndef __CORE_CM0_H_DEPENDANT
 175:../../../cmsis/core_cm0.h **** #define __CORE_CM0_H_DEPENDANT
 176:../../../cmsis/core_cm0.h **** 
 177:../../../cmsis/core_cm0.h **** #ifdef __cplusplus
 178:../../../cmsis/core_cm0.h ****  extern "C" {
 179:../../../cmsis/core_cm0.h **** #endif
 180:../../../cmsis/core_cm0.h **** 
 181:../../../cmsis/core_cm0.h **** /* check device defines and use defaults */
 182:../../../cmsis/core_cm0.h **** #if defined __CHECK_DEVICE_DEFINES
 183:../../../cmsis/core_cm0.h ****   #ifndef __CM0_REV
 184:../../../cmsis/core_cm0.h ****     #define __CM0_REV               0x0000U
 185:../../../cmsis/core_cm0.h ****     #warning "__CM0_REV not defined in device header file; using default!"
 186:../../../cmsis/core_cm0.h ****   #endif
 187:../../../cmsis/core_cm0.h **** 
 188:../../../cmsis/core_cm0.h ****   #ifndef __NVIC_PRIO_BITS
 189:../../../cmsis/core_cm0.h ****     #define __NVIC_PRIO_BITS          2U
 190:../../../cmsis/core_cm0.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 191:../../../cmsis/core_cm0.h ****   #endif
 192:../../../cmsis/core_cm0.h **** 
 193:../../../cmsis/core_cm0.h ****   #ifndef __Vendor_SysTickConfig
 194:../../../cmsis/core_cm0.h ****     #define __Vendor_SysTickConfig    0U
 195:../../../cmsis/core_cm0.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 196:../../../cmsis/core_cm0.h ****   #endif
 197:../../../cmsis/core_cm0.h **** #endif
 198:../../../cmsis/core_cm0.h **** 
 199:../../../cmsis/core_cm0.h **** /* IO definitions (access restrictions to peripheral registers) */
 200:../../../cmsis/core_cm0.h **** /**
 201:../../../cmsis/core_cm0.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 202:../../../cmsis/core_cm0.h **** 
 203:../../../cmsis/core_cm0.h ****     <strong>IO Type Qualifiers</strong> are used
 204:../../../cmsis/core_cm0.h ****     \li to specify the access to peripheral variables.
 205:../../../cmsis/core_cm0.h ****     \li for automatic generation of peripheral register debug information.
 206:../../../cmsis/core_cm0.h **** */
 207:../../../cmsis/core_cm0.h **** #ifdef __cplusplus
 208:../../../cmsis/core_cm0.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 209:../../../cmsis/core_cm0.h **** #else
 210:../../../cmsis/core_cm0.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 211:../../../cmsis/core_cm0.h **** #endif
 212:../../../cmsis/core_cm0.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 213:../../../cmsis/core_cm0.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 214:../../../cmsis/core_cm0.h **** 
 215:../../../cmsis/core_cm0.h **** /* following defines should be used for structure members */
 216:../../../cmsis/core_cm0.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 217:../../../cmsis/core_cm0.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 218:../../../cmsis/core_cm0.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 219:../../../cmsis/core_cm0.h **** 
 220:../../../cmsis/core_cm0.h **** /*@} end of group Cortex_M0 */
 221:../../../cmsis/core_cm0.h **** 
 222:../../../cmsis/core_cm0.h **** 
 223:../../../cmsis/core_cm0.h **** 
 224:../../../cmsis/core_cm0.h **** /*******************************************************************************
 225:../../../cmsis/core_cm0.h ****  *                 Register Abstraction
 226:../../../cmsis/core_cm0.h ****   Core Register contain:
 227:../../../cmsis/core_cm0.h ****   - Core Register
 228:../../../cmsis/core_cm0.h ****   - Core NVIC Register
 229:../../../cmsis/core_cm0.h ****   - Core SCB Register
 230:../../../cmsis/core_cm0.h ****   - Core SysTick Register
 231:../../../cmsis/core_cm0.h ****  ******************************************************************************/
 232:../../../cmsis/core_cm0.h **** /**
 233:../../../cmsis/core_cm0.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 234:../../../cmsis/core_cm0.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 235:../../../cmsis/core_cm0.h **** */
 236:../../../cmsis/core_cm0.h **** 
 237:../../../cmsis/core_cm0.h **** /**
 238:../../../cmsis/core_cm0.h ****   \ingroup    CMSIS_core_register
 239:../../../cmsis/core_cm0.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 240:../../../cmsis/core_cm0.h ****   \brief      Core Register type definitions.
 241:../../../cmsis/core_cm0.h ****   @{
 242:../../../cmsis/core_cm0.h ****  */
 243:../../../cmsis/core_cm0.h **** 
 244:../../../cmsis/core_cm0.h **** /**
 245:../../../cmsis/core_cm0.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 246:../../../cmsis/core_cm0.h ****  */
 247:../../../cmsis/core_cm0.h **** typedef union
 248:../../../cmsis/core_cm0.h **** {
 249:../../../cmsis/core_cm0.h ****   struct
 250:../../../cmsis/core_cm0.h ****   {
 251:../../../cmsis/core_cm0.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 252:../../../cmsis/core_cm0.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 253:../../../cmsis/core_cm0.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 254:../../../cmsis/core_cm0.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 255:../../../cmsis/core_cm0.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 256:../../../cmsis/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 257:../../../cmsis/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 258:../../../cmsis/core_cm0.h **** } APSR_Type;
 259:../../../cmsis/core_cm0.h **** 
 260:../../../cmsis/core_cm0.h **** /* APSR Register Definitions */
 261:../../../cmsis/core_cm0.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 262:../../../cmsis/core_cm0.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 263:../../../cmsis/core_cm0.h **** 
 264:../../../cmsis/core_cm0.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 265:../../../cmsis/core_cm0.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 266:../../../cmsis/core_cm0.h **** 
 267:../../../cmsis/core_cm0.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 268:../../../cmsis/core_cm0.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 269:../../../cmsis/core_cm0.h **** 
 270:../../../cmsis/core_cm0.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 271:../../../cmsis/core_cm0.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 272:../../../cmsis/core_cm0.h **** 
 273:../../../cmsis/core_cm0.h **** 
 274:../../../cmsis/core_cm0.h **** /**
 275:../../../cmsis/core_cm0.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 276:../../../cmsis/core_cm0.h ****  */
 277:../../../cmsis/core_cm0.h **** typedef union
 278:../../../cmsis/core_cm0.h **** {
 279:../../../cmsis/core_cm0.h ****   struct
 280:../../../cmsis/core_cm0.h ****   {
 281:../../../cmsis/core_cm0.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 282:../../../cmsis/core_cm0.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 283:../../../cmsis/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 284:../../../cmsis/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 285:../../../cmsis/core_cm0.h **** } IPSR_Type;
 286:../../../cmsis/core_cm0.h **** 
 287:../../../cmsis/core_cm0.h **** /* IPSR Register Definitions */
 288:../../../cmsis/core_cm0.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 289:../../../cmsis/core_cm0.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 290:../../../cmsis/core_cm0.h **** 
 291:../../../cmsis/core_cm0.h **** 
 292:../../../cmsis/core_cm0.h **** /**
 293:../../../cmsis/core_cm0.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 294:../../../cmsis/core_cm0.h ****  */
 295:../../../cmsis/core_cm0.h **** typedef union
 296:../../../cmsis/core_cm0.h **** {
 297:../../../cmsis/core_cm0.h ****   struct
 298:../../../cmsis/core_cm0.h ****   {
 299:../../../cmsis/core_cm0.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 300:../../../cmsis/core_cm0.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 301:../../../cmsis/core_cm0.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 302:../../../cmsis/core_cm0.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 303:../../../cmsis/core_cm0.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 304:../../../cmsis/core_cm0.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 305:../../../cmsis/core_cm0.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 306:../../../cmsis/core_cm0.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 307:../../../cmsis/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 308:../../../cmsis/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 309:../../../cmsis/core_cm0.h **** } xPSR_Type;
 310:../../../cmsis/core_cm0.h **** 
 311:../../../cmsis/core_cm0.h **** /* xPSR Register Definitions */
 312:../../../cmsis/core_cm0.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 313:../../../cmsis/core_cm0.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 314:../../../cmsis/core_cm0.h **** 
 315:../../../cmsis/core_cm0.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 316:../../../cmsis/core_cm0.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 317:../../../cmsis/core_cm0.h **** 
 318:../../../cmsis/core_cm0.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 319:../../../cmsis/core_cm0.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 320:../../../cmsis/core_cm0.h **** 
 321:../../../cmsis/core_cm0.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 322:../../../cmsis/core_cm0.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 323:../../../cmsis/core_cm0.h **** 
 324:../../../cmsis/core_cm0.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 325:../../../cmsis/core_cm0.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 326:../../../cmsis/core_cm0.h **** 
 327:../../../cmsis/core_cm0.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 328:../../../cmsis/core_cm0.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 329:../../../cmsis/core_cm0.h **** 
 330:../../../cmsis/core_cm0.h **** 
 331:../../../cmsis/core_cm0.h **** /**
 332:../../../cmsis/core_cm0.h ****   \brief  Union type to access the Control Registers (CONTROL).
 333:../../../cmsis/core_cm0.h ****  */
 334:../../../cmsis/core_cm0.h **** typedef union
 335:../../../cmsis/core_cm0.h **** {
 336:../../../cmsis/core_cm0.h ****   struct
 337:../../../cmsis/core_cm0.h ****   {
 338:../../../cmsis/core_cm0.h ****     uint32_t _reserved0:1;               /*!< bit:      0  Reserved */
 339:../../../cmsis/core_cm0.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 340:../../../cmsis/core_cm0.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 341:../../../cmsis/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 342:../../../cmsis/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 343:../../../cmsis/core_cm0.h **** } CONTROL_Type;
 344:../../../cmsis/core_cm0.h **** 
 345:../../../cmsis/core_cm0.h **** /* CONTROL Register Definitions */
 346:../../../cmsis/core_cm0.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 347:../../../cmsis/core_cm0.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 348:../../../cmsis/core_cm0.h **** 
 349:../../../cmsis/core_cm0.h **** /*@} end of group CMSIS_CORE */
 350:../../../cmsis/core_cm0.h **** 
 351:../../../cmsis/core_cm0.h **** 
 352:../../../cmsis/core_cm0.h **** /**
 353:../../../cmsis/core_cm0.h ****   \ingroup    CMSIS_core_register
 354:../../../cmsis/core_cm0.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 355:../../../cmsis/core_cm0.h ****   \brief      Type definitions for the NVIC Registers
 356:../../../cmsis/core_cm0.h ****   @{
 357:../../../cmsis/core_cm0.h ****  */
 358:../../../cmsis/core_cm0.h **** 
 359:../../../cmsis/core_cm0.h **** /**
 360:../../../cmsis/core_cm0.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 361:../../../cmsis/core_cm0.h ****  */
 362:../../../cmsis/core_cm0.h **** typedef struct
 363:../../../cmsis/core_cm0.h **** {
 364:../../../cmsis/core_cm0.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 365:../../../cmsis/core_cm0.h ****         uint32_t RESERVED0[31U];
 366:../../../cmsis/core_cm0.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 367:../../../cmsis/core_cm0.h ****         uint32_t RSERVED1[31U];
 368:../../../cmsis/core_cm0.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 369:../../../cmsis/core_cm0.h ****         uint32_t RESERVED2[31U];
 370:../../../cmsis/core_cm0.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 371:../../../cmsis/core_cm0.h ****         uint32_t RESERVED3[31U];
 372:../../../cmsis/core_cm0.h ****         uint32_t RESERVED4[64U];
 373:../../../cmsis/core_cm0.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 374:../../../cmsis/core_cm0.h **** }  NVIC_Type;
 375:../../../cmsis/core_cm0.h **** 
 376:../../../cmsis/core_cm0.h **** /*@} end of group CMSIS_NVIC */
 377:../../../cmsis/core_cm0.h **** 
 378:../../../cmsis/core_cm0.h **** 
 379:../../../cmsis/core_cm0.h **** /**
 380:../../../cmsis/core_cm0.h ****   \ingroup  CMSIS_core_register
 381:../../../cmsis/core_cm0.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 382:../../../cmsis/core_cm0.h ****   \brief    Type definitions for the System Control Block Registers
 383:../../../cmsis/core_cm0.h ****   @{
 384:../../../cmsis/core_cm0.h ****  */
 385:../../../cmsis/core_cm0.h **** 
 386:../../../cmsis/core_cm0.h **** /**
 387:../../../cmsis/core_cm0.h ****   \brief  Structure type to access the System Control Block (SCB).
 388:../../../cmsis/core_cm0.h ****  */
 389:../../../cmsis/core_cm0.h **** typedef struct
 390:../../../cmsis/core_cm0.h **** {
 391:../../../cmsis/core_cm0.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 392:../../../cmsis/core_cm0.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 393:../../../cmsis/core_cm0.h ****         uint32_t RESERVED0;
 394:../../../cmsis/core_cm0.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 395:../../../cmsis/core_cm0.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 396:../../../cmsis/core_cm0.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 397:../../../cmsis/core_cm0.h ****         uint32_t RESERVED1;
 398:../../../cmsis/core_cm0.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 399:../../../cmsis/core_cm0.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 400:../../../cmsis/core_cm0.h **** } SCB_Type;
 401:../../../cmsis/core_cm0.h **** 
 402:../../../cmsis/core_cm0.h **** /* SCB CPUID Register Definitions */
 403:../../../cmsis/core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 404:../../../cmsis/core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 405:../../../cmsis/core_cm0.h **** 
 406:../../../cmsis/core_cm0.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 407:../../../cmsis/core_cm0.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 408:../../../cmsis/core_cm0.h **** 
 409:../../../cmsis/core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 410:../../../cmsis/core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 411:../../../cmsis/core_cm0.h **** 
 412:../../../cmsis/core_cm0.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 413:../../../cmsis/core_cm0.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 414:../../../cmsis/core_cm0.h **** 
 415:../../../cmsis/core_cm0.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 416:../../../cmsis/core_cm0.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 417:../../../cmsis/core_cm0.h **** 
 418:../../../cmsis/core_cm0.h **** /* SCB Interrupt Control State Register Definitions */
 419:../../../cmsis/core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 420:../../../cmsis/core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 421:../../../cmsis/core_cm0.h **** 
 422:../../../cmsis/core_cm0.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 423:../../../cmsis/core_cm0.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 424:../../../cmsis/core_cm0.h **** 
 425:../../../cmsis/core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 426:../../../cmsis/core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 427:../../../cmsis/core_cm0.h **** 
 428:../../../cmsis/core_cm0.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 429:../../../cmsis/core_cm0.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 430:../../../cmsis/core_cm0.h **** 
 431:../../../cmsis/core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 432:../../../cmsis/core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 433:../../../cmsis/core_cm0.h **** 
 434:../../../cmsis/core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 435:../../../cmsis/core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 436:../../../cmsis/core_cm0.h **** 
 437:../../../cmsis/core_cm0.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 438:../../../cmsis/core_cm0.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 439:../../../cmsis/core_cm0.h **** 
 440:../../../cmsis/core_cm0.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 441:../../../cmsis/core_cm0.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 442:../../../cmsis/core_cm0.h **** 
 443:../../../cmsis/core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:../../../cmsis/core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:../../../cmsis/core_cm0.h **** 
 446:../../../cmsis/core_cm0.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 447:../../../cmsis/core_cm0.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 448:../../../cmsis/core_cm0.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 449:../../../cmsis/core_cm0.h **** 
 450:../../../cmsis/core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 451:../../../cmsis/core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 452:../../../cmsis/core_cm0.h **** 
 453:../../../cmsis/core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 454:../../../cmsis/core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 455:../../../cmsis/core_cm0.h **** 
 456:../../../cmsis/core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 457:../../../cmsis/core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 458:../../../cmsis/core_cm0.h **** 
 459:../../../cmsis/core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 460:../../../cmsis/core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 461:../../../cmsis/core_cm0.h **** 
 462:../../../cmsis/core_cm0.h **** /* SCB System Control Register Definitions */
 463:../../../cmsis/core_cm0.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 464:../../../cmsis/core_cm0.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 465:../../../cmsis/core_cm0.h **** 
 466:../../../cmsis/core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 467:../../../cmsis/core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 468:../../../cmsis/core_cm0.h **** 
 469:../../../cmsis/core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 470:../../../cmsis/core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 471:../../../cmsis/core_cm0.h **** 
 472:../../../cmsis/core_cm0.h **** /* SCB Configuration Control Register Definitions */
 473:../../../cmsis/core_cm0.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 474:../../../cmsis/core_cm0.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 475:../../../cmsis/core_cm0.h **** 
 476:../../../cmsis/core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 477:../../../cmsis/core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 478:../../../cmsis/core_cm0.h **** 
 479:../../../cmsis/core_cm0.h **** /* SCB System Handler Control and State Register Definitions */
 480:../../../cmsis/core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 481:../../../cmsis/core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 482:../../../cmsis/core_cm0.h **** 
 483:../../../cmsis/core_cm0.h **** /*@} end of group CMSIS_SCB */
 484:../../../cmsis/core_cm0.h **** 
 485:../../../cmsis/core_cm0.h **** 
 486:../../../cmsis/core_cm0.h **** /**
 487:../../../cmsis/core_cm0.h ****   \ingroup  CMSIS_core_register
 488:../../../cmsis/core_cm0.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 489:../../../cmsis/core_cm0.h ****   \brief    Type definitions for the System Timer Registers.
 490:../../../cmsis/core_cm0.h ****   @{
 491:../../../cmsis/core_cm0.h ****  */
 492:../../../cmsis/core_cm0.h **** 
 493:../../../cmsis/core_cm0.h **** /**
 494:../../../cmsis/core_cm0.h ****   \brief  Structure type to access the System Timer (SysTick).
 495:../../../cmsis/core_cm0.h ****  */
 496:../../../cmsis/core_cm0.h **** typedef struct
 497:../../../cmsis/core_cm0.h **** {
 498:../../../cmsis/core_cm0.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 499:../../../cmsis/core_cm0.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 500:../../../cmsis/core_cm0.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 501:../../../cmsis/core_cm0.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 502:../../../cmsis/core_cm0.h **** } SysTick_Type;
 503:../../../cmsis/core_cm0.h **** 
 504:../../../cmsis/core_cm0.h **** /* SysTick Control / Status Register Definitions */
 505:../../../cmsis/core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 506:../../../cmsis/core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 507:../../../cmsis/core_cm0.h **** 
 508:../../../cmsis/core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 509:../../../cmsis/core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 510:../../../cmsis/core_cm0.h **** 
 511:../../../cmsis/core_cm0.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 512:../../../cmsis/core_cm0.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 513:../../../cmsis/core_cm0.h **** 
 514:../../../cmsis/core_cm0.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 515:../../../cmsis/core_cm0.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 516:../../../cmsis/core_cm0.h **** 
 517:../../../cmsis/core_cm0.h **** /* SysTick Reload Register Definitions */
 518:../../../cmsis/core_cm0.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 519:../../../cmsis/core_cm0.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 520:../../../cmsis/core_cm0.h **** 
 521:../../../cmsis/core_cm0.h **** /* SysTick Current Register Definitions */
 522:../../../cmsis/core_cm0.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 523:../../../cmsis/core_cm0.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 524:../../../cmsis/core_cm0.h **** 
 525:../../../cmsis/core_cm0.h **** /* SysTick Calibration Register Definitions */
 526:../../../cmsis/core_cm0.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 527:../../../cmsis/core_cm0.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 528:../../../cmsis/core_cm0.h **** 
 529:../../../cmsis/core_cm0.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 530:../../../cmsis/core_cm0.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 531:../../../cmsis/core_cm0.h **** 
 532:../../../cmsis/core_cm0.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 533:../../../cmsis/core_cm0.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 534:../../../cmsis/core_cm0.h **** 
 535:../../../cmsis/core_cm0.h **** /*@} end of group CMSIS_SysTick */
 536:../../../cmsis/core_cm0.h **** 
 537:../../../cmsis/core_cm0.h **** 
 538:../../../cmsis/core_cm0.h **** /**
 539:../../../cmsis/core_cm0.h ****   \ingroup  CMSIS_core_register
 540:../../../cmsis/core_cm0.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 541:../../../cmsis/core_cm0.h ****   \brief    Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ove
 542:../../../cmsis/core_cm0.h ****             Therefore they are not covered by the Cortex-M0 header file.
 543:../../../cmsis/core_cm0.h ****   @{
 544:../../../cmsis/core_cm0.h ****  */
 545:../../../cmsis/core_cm0.h **** /*@} end of group CMSIS_CoreDebug */
 546:../../../cmsis/core_cm0.h **** 
 547:../../../cmsis/core_cm0.h **** 
 548:../../../cmsis/core_cm0.h **** /**
 549:../../../cmsis/core_cm0.h ****   \ingroup    CMSIS_core_register
 550:../../../cmsis/core_cm0.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 551:../../../cmsis/core_cm0.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 552:../../../cmsis/core_cm0.h ****   @{
 553:../../../cmsis/core_cm0.h ****  */
 554:../../../cmsis/core_cm0.h **** 
 555:../../../cmsis/core_cm0.h **** /**
 556:../../../cmsis/core_cm0.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 557:../../../cmsis/core_cm0.h ****   \param[in] field  Name of the register bit field.
 558:../../../cmsis/core_cm0.h ****   \param[in] value  Value of the bit field.
 559:../../../cmsis/core_cm0.h ****   \return           Masked and shifted value.
 560:../../../cmsis/core_cm0.h **** */
 561:../../../cmsis/core_cm0.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
 562:../../../cmsis/core_cm0.h **** 
 563:../../../cmsis/core_cm0.h **** /**
 564:../../../cmsis/core_cm0.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 565:../../../cmsis/core_cm0.h ****   \param[in] field  Name of the register bit field.
 566:../../../cmsis/core_cm0.h ****   \param[in] value  Value of register.
 567:../../../cmsis/core_cm0.h ****   \return           Masked and shifted bit field value.
 568:../../../cmsis/core_cm0.h **** */
 569:../../../cmsis/core_cm0.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
 570:../../../cmsis/core_cm0.h **** 
 571:../../../cmsis/core_cm0.h **** /*@} end of group CMSIS_core_bitfield */
 572:../../../cmsis/core_cm0.h **** 
 573:../../../cmsis/core_cm0.h **** 
 574:../../../cmsis/core_cm0.h **** /**
 575:../../../cmsis/core_cm0.h ****   \ingroup    CMSIS_core_register
 576:../../../cmsis/core_cm0.h ****   \defgroup   CMSIS_core_base     Core Definitions
 577:../../../cmsis/core_cm0.h ****   \brief      Definitions for base addresses, unions, and structures.
 578:../../../cmsis/core_cm0.h ****   @{
 579:../../../cmsis/core_cm0.h ****  */
 580:../../../cmsis/core_cm0.h **** 
 581:../../../cmsis/core_cm0.h **** /* Memory mapping of Cortex-M0 Hardware */
 582:../../../cmsis/core_cm0.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 583:../../../cmsis/core_cm0.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 584:../../../cmsis/core_cm0.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 585:../../../cmsis/core_cm0.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 586:../../../cmsis/core_cm0.h **** 
 587:../../../cmsis/core_cm0.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 588:../../../cmsis/core_cm0.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 589:../../../cmsis/core_cm0.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 590:../../../cmsis/core_cm0.h **** 
 591:../../../cmsis/core_cm0.h **** 
 592:../../../cmsis/core_cm0.h **** /*@} */
 593:../../../cmsis/core_cm0.h **** 
 594:../../../cmsis/core_cm0.h **** 
 595:../../../cmsis/core_cm0.h **** 
 596:../../../cmsis/core_cm0.h **** /*******************************************************************************
 597:../../../cmsis/core_cm0.h ****  *                Hardware Abstraction Layer
 598:../../../cmsis/core_cm0.h ****   Core Function Interface contains:
 599:../../../cmsis/core_cm0.h ****   - Core NVIC Functions
 600:../../../cmsis/core_cm0.h ****   - Core SysTick Functions
 601:../../../cmsis/core_cm0.h ****   - Core Register Access Functions
 602:../../../cmsis/core_cm0.h ****  ******************************************************************************/
 603:../../../cmsis/core_cm0.h **** /**
 604:../../../cmsis/core_cm0.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
 605:../../../cmsis/core_cm0.h **** */
 606:../../../cmsis/core_cm0.h **** 
 607:../../../cmsis/core_cm0.h **** 
 608:../../../cmsis/core_cm0.h **** 
 609:../../../cmsis/core_cm0.h **** /* ##########################   NVIC functions  #################################### */
 610:../../../cmsis/core_cm0.h **** /**
 611:../../../cmsis/core_cm0.h ****   \ingroup  CMSIS_Core_FunctionInterface
 612:../../../cmsis/core_cm0.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 613:../../../cmsis/core_cm0.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 614:../../../cmsis/core_cm0.h ****   @{
 615:../../../cmsis/core_cm0.h ****  */
 616:../../../cmsis/core_cm0.h **** 
 617:../../../cmsis/core_cm0.h **** /* Interrupt Priorities are WORD accessible only under ARMv6M                   */
 618:../../../cmsis/core_cm0.h **** /* The following MACROS handle generation of the register offset and byte masks */
 619:../../../cmsis/core_cm0.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 620:../../../cmsis/core_cm0.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 621:../../../cmsis/core_cm0.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 622:../../../cmsis/core_cm0.h **** 
 623:../../../cmsis/core_cm0.h **** 
 624:../../../cmsis/core_cm0.h **** /**
 625:../../../cmsis/core_cm0.h ****   \brief   Enable External Interrupt
 626:../../../cmsis/core_cm0.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
 627:../../../cmsis/core_cm0.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
 628:../../../cmsis/core_cm0.h ****  */
 629:../../../cmsis/core_cm0.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
 630:../../../cmsis/core_cm0.h **** {
 631:../../../cmsis/core_cm0.h ****   NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 632:../../../cmsis/core_cm0.h **** }
 633:../../../cmsis/core_cm0.h **** 
 634:../../../cmsis/core_cm0.h **** 
 635:../../../cmsis/core_cm0.h **** /**
 636:../../../cmsis/core_cm0.h ****   \brief   Disable External Interrupt
 637:../../../cmsis/core_cm0.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
 638:../../../cmsis/core_cm0.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
 639:../../../cmsis/core_cm0.h ****  */
 640:../../../cmsis/core_cm0.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
 641:../../../cmsis/core_cm0.h **** {
 642:../../../cmsis/core_cm0.h ****   NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 643:../../../cmsis/core_cm0.h **** }
 644:../../../cmsis/core_cm0.h **** 
 645:../../../cmsis/core_cm0.h **** 
 646:../../../cmsis/core_cm0.h **** /**
 647:../../../cmsis/core_cm0.h ****   \brief   Get Pending Interrupt
 648:../../../cmsis/core_cm0.h ****   \details Reads the pending register in the NVIC and returns the pending bit for the specified int
 649:../../../cmsis/core_cm0.h ****   \param [in]      IRQn  Interrupt number.
 650:../../../cmsis/core_cm0.h ****   \return             0  Interrupt status is not pending.
 651:../../../cmsis/core_cm0.h ****   \return             1  Interrupt status is pending.
 652:../../../cmsis/core_cm0.h ****  */
 653:../../../cmsis/core_cm0.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
 654:../../../cmsis/core_cm0.h **** {
 655:../../../cmsis/core_cm0.h ****   return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL
 656:../../../cmsis/core_cm0.h **** }
 657:../../../cmsis/core_cm0.h **** 
 658:../../../cmsis/core_cm0.h **** 
 659:../../../cmsis/core_cm0.h **** /**
 660:../../../cmsis/core_cm0.h ****   \brief   Set Pending Interrupt
 661:../../../cmsis/core_cm0.h ****   \details Sets the pending bit of an external interrupt.
 662:../../../cmsis/core_cm0.h ****   \param [in]      IRQn  Interrupt number. Value cannot be negative.
 663:../../../cmsis/core_cm0.h ****  */
 664:../../../cmsis/core_cm0.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
 665:../../../cmsis/core_cm0.h **** {
 666:../../../cmsis/core_cm0.h ****   NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 667:../../../cmsis/core_cm0.h **** }
 668:../../../cmsis/core_cm0.h **** 
 669:../../../cmsis/core_cm0.h **** 
 670:../../../cmsis/core_cm0.h **** /**
 671:../../../cmsis/core_cm0.h ****   \brief   Clear Pending Interrupt
 672:../../../cmsis/core_cm0.h ****   \details Clears the pending bit of an external interrupt.
 673:../../../cmsis/core_cm0.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
 674:../../../cmsis/core_cm0.h ****  */
 675:../../../cmsis/core_cm0.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 676:../../../cmsis/core_cm0.h **** {
 677:../../../cmsis/core_cm0.h ****   NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 678:../../../cmsis/core_cm0.h **** }
 679:../../../cmsis/core_cm0.h **** 
 680:../../../cmsis/core_cm0.h **** 
 681:../../../cmsis/core_cm0.h **** /**
 682:../../../cmsis/core_cm0.h ****   \brief   Set Interrupt Priority
 683:../../../cmsis/core_cm0.h ****   \details Sets the priority of an interrupt.
 684:../../../cmsis/core_cm0.h ****   \note    The priority cannot be set for every core interrupt.
 685:../../../cmsis/core_cm0.h ****   \param [in]      IRQn  Interrupt number.
 686:../../../cmsis/core_cm0.h ****   \param [in]  priority  Priority to set.
 687:../../../cmsis/core_cm0.h ****  */
 688:../../../cmsis/core_cm0.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 689:../../../cmsis/core_cm0.h **** {
 690:../../../cmsis/core_cm0.h ****   if ((int32_t)(IRQn) < 0)
 691:../../../cmsis/core_cm0.h ****   {
 692:../../../cmsis/core_cm0.h ****     SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))
  78              		.loc 2 692 0
  79 0012 C024     		movs	r4, #192
  80              	.LBE17:
  81              	.LBE16:
  82              	.LBE15:
  83              	.LBE14:
  27:../../../drivers/hal/bc62xx_timer.c **** 	pheader->mTimerValue = 0;
  84              		.loc 1 27 0
  85 0014 1960     		str	r1, [r3]
  86              	.LVL1:
  24:../../../drivers/hal/bc62xx_timer.c **** 	pheader->pfExpireCb = SYS_TimerExpireDefaultHandle;
  87              		.loc 1 24 0
  88 0016 1961     		str	r1, [r3, #16]
  26:../../../drivers/hal/bc62xx_timer.c **** 	pheader->mTimerValue = 0;
  89              		.loc 1 26 0
  90 0018 1A72     		strb	r2, [r3, #8]
  91              	.LBB24:
  92              	.LBB22:
 693:../../../cmsis/core_cm0.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 694:../../../cmsis/core_cm0.h ****   }
 695:../../../cmsis/core_cm0.h ****   else
 696:../../../cmsis/core_cm0.h ****   {
 697:../../../cmsis/core_cm0.h ****     NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))
 698:../../../cmsis/core_cm0.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 699:../../../cmsis/core_cm0.h ****   }
 700:../../../cmsis/core_cm0.h **** }
 701:../../../cmsis/core_cm0.h **** 
 702:../../../cmsis/core_cm0.h **** 
 703:../../../cmsis/core_cm0.h **** /**
 704:../../../cmsis/core_cm0.h ****   \brief   Get Interrupt Priority
 705:../../../cmsis/core_cm0.h ****   \details Reads the priority of an interrupt.
 706:../../../cmsis/core_cm0.h ****            The interrupt number can be positive to specify an external (device specific) interrupt,
 707:../../../cmsis/core_cm0.h ****            or negative to specify an internal (core) interrupt.
 708:../../../cmsis/core_cm0.h ****   \param [in]   IRQn  Interrupt number.
 709:../../../cmsis/core_cm0.h ****   \return             Interrupt Priority.
 710:../../../cmsis/core_cm0.h ****                       Value is aligned automatically to the implemented priority bits of the microc
 711:../../../cmsis/core_cm0.h ****  */
 712:../../../cmsis/core_cm0.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
 713:../../../cmsis/core_cm0.h **** {
 714:../../../cmsis/core_cm0.h **** 
 715:../../../cmsis/core_cm0.h ****   if ((int32_t)(IRQn) < 0)
 716:../../../cmsis/core_cm0.h ****   {
 717:../../../cmsis/core_cm0.h ****     return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U -
 718:../../../cmsis/core_cm0.h ****   }
 719:../../../cmsis/core_cm0.h ****   else
 720:../../../cmsis/core_cm0.h ****   {
 721:../../../cmsis/core_cm0.h ****     return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U -
 722:../../../cmsis/core_cm0.h ****   }
 723:../../../cmsis/core_cm0.h **** }
 724:../../../cmsis/core_cm0.h **** 
 725:../../../cmsis/core_cm0.h **** 
 726:../../../cmsis/core_cm0.h **** /**
 727:../../../cmsis/core_cm0.h ****   \brief   System Reset
 728:../../../cmsis/core_cm0.h ****   \details Initiates a system reset request to reset the MCU.
 729:../../../cmsis/core_cm0.h ****  */
 730:../../../cmsis/core_cm0.h **** __STATIC_INLINE void NVIC_SystemReset(void)
 731:../../../cmsis/core_cm0.h **** {
 732:../../../cmsis/core_cm0.h ****   __DSB();                                                          /* Ensure all outstanding memor
 733:../../../cmsis/core_cm0.h ****                                                                        buffered write are completed
 734:../../../cmsis/core_cm0.h ****   SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 735:../../../cmsis/core_cm0.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);
 736:../../../cmsis/core_cm0.h ****   __DSB();                                                          /* Ensure completion of memory 
 737:../../../cmsis/core_cm0.h **** 
 738:../../../cmsis/core_cm0.h ****   for (;;)                                                           /* wait until reset */
 739:../../../cmsis/core_cm0.h ****   {
 740:../../../cmsis/core_cm0.h ****     __NOP();
 741:../../../cmsis/core_cm0.h ****   }
 742:../../../cmsis/core_cm0.h **** }
 743:../../../cmsis/core_cm0.h **** 
 744:../../../cmsis/core_cm0.h **** /*@} end of CMSIS_Core_NVICFunctions */
 745:../../../cmsis/core_cm0.h **** 
 746:../../../cmsis/core_cm0.h **** 
 747:../../../cmsis/core_cm0.h **** 
 748:../../../cmsis/core_cm0.h **** /* ##################################    SysTick function  ########################################
 749:../../../cmsis/core_cm0.h **** /**
 750:../../../cmsis/core_cm0.h ****   \ingroup  CMSIS_Core_FunctionInterface
 751:../../../cmsis/core_cm0.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
 752:../../../cmsis/core_cm0.h ****   \brief    Functions that configure the System.
 753:../../../cmsis/core_cm0.h ****   @{
 754:../../../cmsis/core_cm0.h ****  */
 755:../../../cmsis/core_cm0.h **** 
 756:../../../cmsis/core_cm0.h **** #if (__Vendor_SysTickConfig == 0U)
 757:../../../cmsis/core_cm0.h **** 
 758:../../../cmsis/core_cm0.h **** /**
 759:../../../cmsis/core_cm0.h ****   \brief   System Tick Configuration
 760:../../../cmsis/core_cm0.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
 761:../../../cmsis/core_cm0.h ****            Counter is in free running mode to generate periodic interrupts.
 762:../../../cmsis/core_cm0.h ****   \param [in]  ticks  Number of ticks between two interrupts.
 763:../../../cmsis/core_cm0.h ****   \return          0  Function succeeded.
 764:../../../cmsis/core_cm0.h ****   \return          1  Function failed.
 765:../../../cmsis/core_cm0.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
 766:../../../cmsis/core_cm0.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
 767:../../../cmsis/core_cm0.h ****            must contain a vendor-specific implementation of this function.
 768:../../../cmsis/core_cm0.h ****  */
 769:../../../cmsis/core_cm0.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
 770:../../../cmsis/core_cm0.h **** {
 771:../../../cmsis/core_cm0.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 772:../../../cmsis/core_cm0.h ****   {
 773:../../../cmsis/core_cm0.h ****     return (1UL);                                                   /* Reload value impossible */
 774:../../../cmsis/core_cm0.h ****   }
 775:../../../cmsis/core_cm0.h **** 
 776:../../../cmsis/core_cm0.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  93              		.loc 2 776 0
  94 001a 0B4A     		ldr	r2, .L3+12
  95 001c 0B4B     		ldr	r3, .L3+16
  96              	.LBB20:
  97              	.LBB18:
 692:../../../cmsis/core_cm0.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  98              		.loc 2 692 0
  99 001e 0C48     		ldr	r0, .L3+20
 100              	.LBE18:
 101              	.LBE20:
 102              		.loc 2 776 0
 103 0020 5360     		str	r3, [r2, #4]
 104              	.LVL2:
 105              	.LBB21:
 106              	.LBB19:
 692:../../../cmsis/core_cm0.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 107              		.loc 2 692 0
 108 0022 036A     		ldr	r3, [r0, #32]
 109 0024 2406     		lsls	r4, r4, #24
 110 0026 1B02     		lsls	r3, r3, #8
 111 0028 1B0A     		lsrs	r3, r3, #8
 112 002a 2343     		orrs	r3, r4
 113 002c 0362     		str	r3, [r0, #32]
 114              	.LVL3:
 115              	.LBE19:
 116              	.LBE21:
 777:../../../cmsis/core_cm0.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 778:../../../cmsis/core_cm0.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 779:../../../cmsis/core_cm0.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 117              		.loc 2 779 0
 118 002e 0723     		movs	r3, #7
 778:../../../cmsis/core_cm0.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 119              		.loc 2 778 0
 120 0030 9160     		str	r1, [r2, #8]
 121              	.LBE22:
 122              	.LBE24:
  28:../../../drivers/hal/bc62xx_timer.c **** 
  29:../../../drivers/hal/bc62xx_timer.c **** 	SysTick_Config(SYSTEM_CLOCK/1000); //each  systick interrupt is 1ms
  30:../../../drivers/hal/bc62xx_timer.c **** 
  31:../../../drivers/hal/bc62xx_timer.c **** 	systick_set_timer_irq_handler(SYStick_handle);
 123              		.loc 1 31 0
 124 0032 0848     		ldr	r0, .L3+24
 125              	.LBB25:
 126              	.LBB23:
 127              		.loc 2 779 0
 128 0034 1360     		str	r3, [r2]
 129              	.LVL4:
 130              	.LBE23:
 131              	.LBE25:
 132              		.loc 1 31 0
 133 0036 FFF7FEFF 		bl	systick_set_timer_irq_handler
 134              	.LVL5:
  32:../../../drivers/hal/bc62xx_timer.c **** }
 135              		.loc 1 32 0
 136              		@ sp needed
 137 003a 10BD     		pop	{r4, pc}
 138              	.L4:
 139              		.align	2
 140              	.L3:
 141 003c 00000000 		.word	header_Timer
 142 0040 00000000 		.word	pheader
 143 0044 00000000 		.word	SYS_TimerExpireDefaultHandle
 144 0048 10E000E0 		.word	-536813552
 145 004c BF5D0000 		.word	23999
 146 0050 00ED00E0 		.word	-536810240
 147 0054 00000000 		.word	SYStick_handle
 148              		.cfi_endproc
 149              	.LFE42:
 151              		.align	1
 152              		.global	SYS_SetTimer
 153              		.code	16
 154              		.thumb_func
 156              	SYS_SetTimer:
 157              	.LFB43:
  33:../../../drivers/hal/bc62xx_timer.c **** 
  34:../../../drivers/hal/bc62xx_timer.c **** 
  35:../../../drivers/hal/bc62xx_timer.c **** //union is 10ms
  36:../../../drivers/hal/bc62xx_timer.c **** bool SYS_SetTimer(SYS_TIMER_TYPE *pTimer, int tick,TIMER_TYPE isSingle,Timer_Expire_CB pfExpire_CB)
  37:../../../drivers/hal/bc62xx_timer.c **** {
 158              		.loc 1 37 0
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 0
 161              		@ frame_needed = 0, uses_anonymous_args = 0
 162              	.LVL6:
 163 0058 70B5     		push	{r4, r5, r6, lr}
 164              	.LCFI1:
 165              		.cfi_def_cfa_offset 16
 166              		.cfi_offset 4, -16
 167              		.cfi_offset 5, -12
 168              		.cfi_offset 6, -8
 169              		.cfi_offset 14, -4
 170              		.loc 1 37 0
 171 005a 041E     		subs	r4, r0, #0
  38:../../../drivers/hal/bc62xx_timer.c **** 	SYS_TIMER_TYPE *pTemp;
  39:../../../drivers/hal/bc62xx_timer.c **** 	if(pTimer == NULL)
 172              		.loc 1 39 0
 173 005c 1CD0     		beq	.L6
  40:../../../drivers/hal/bc62xx_timer.c **** 	{
  41:../../../drivers/hal/bc62xx_timer.c **** 		return false;
  42:../../../drivers/hal/bc62xx_timer.c **** 	}
  43:../../../drivers/hal/bc62xx_timer.c **** 	
  44:../../../drivers/hal/bc62xx_timer.c **** 	if (pfExpire_CB == NULL)
 174              		.loc 1 44 0
 175 005e 002B     		cmp	r3, #0
 176 0060 02D1     		bne	.L7
  45:../../../drivers/hal/bc62xx_timer.c **** 	{
  46:../../../drivers/hal/bc62xx_timer.c **** 		pTimer->pfExpireCb = SYS_TimerExpireDefaultHandle;
 177              		.loc 1 46 0
 178 0062 0E4B     		ldr	r3, .L11
 179              	.LVL7:
 180 0064 C360     		str	r3, [r0, #12]
 181 0066 00E0     		b	.L8
 182              	.LVL8:
 183              	.L7:
  47:../../../drivers/hal/bc62xx_timer.c **** 	}
  48:../../../drivers/hal/bc62xx_timer.c **** 	else
  49:../../../drivers/hal/bc62xx_timer.c **** 	{
  50:../../../drivers/hal/bc62xx_timer.c **** 		pTimer->pfExpireCb = pfExpire_CB;
 184              		.loc 1 50 0
 185 0068 C360     		str	r3, [r0, #12]
 186              	.LVL9:
 187              	.L8:
 188              	.LBB26:
 189              	.LBB27:
 190              		.file 3 "../../../cmsis/cmsis_gcc.h"
   1:../../../cmsis/cmsis_gcc.h **** /**************************************************************************//**
   2:../../../cmsis/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../../cmsis/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:../../../cmsis/cmsis_gcc.h ****  * @version  V4.30
   5:../../../cmsis/cmsis_gcc.h ****  * @date     20. October 2015
   6:../../../cmsis/cmsis_gcc.h ****  ******************************************************************************/
   7:../../../cmsis/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:../../../cmsis/cmsis_gcc.h **** 
   9:../../../cmsis/cmsis_gcc.h ****    All rights reserved.
  10:../../../cmsis/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:../../../cmsis/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:../../../cmsis/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:../../../cmsis/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:../../../cmsis/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:../../../cmsis/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:../../../cmsis/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:../../../cmsis/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../../../cmsis/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:../../../cmsis/cmsis_gcc.h ****      specific prior written permission.
  20:../../../cmsis/cmsis_gcc.h ****    *
  21:../../../cmsis/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:../../../cmsis/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../../../cmsis/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../../../cmsis/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:../../../cmsis/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../../../cmsis/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../../../cmsis/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../../../cmsis/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../../../cmsis/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../../../cmsis/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../../../cmsis/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:../../../cmsis/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:../../../cmsis/cmsis_gcc.h **** 
  34:../../../cmsis/cmsis_gcc.h **** 
  35:../../../cmsis/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:../../../cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:../../../cmsis/cmsis_gcc.h **** 
  38:../../../cmsis/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:../../../cmsis/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:../../../cmsis/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:../../../cmsis/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:../../../cmsis/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:../../../cmsis/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:../../../cmsis/cmsis_gcc.h **** #endif
  45:../../../cmsis/cmsis_gcc.h **** 
  46:../../../cmsis/cmsis_gcc.h **** 
  47:../../../cmsis/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:../../../cmsis/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:../../../cmsis/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:../../../cmsis/cmsis_gcc.h ****   @{
  51:../../../cmsis/cmsis_gcc.h ****  */
  52:../../../cmsis/cmsis_gcc.h **** 
  53:../../../cmsis/cmsis_gcc.h **** /**
  54:../../../cmsis/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:../../../cmsis/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:../../../cmsis/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:../../../cmsis/cmsis_gcc.h ****  */
  58:../../../cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:../../../cmsis/cmsis_gcc.h **** {
  60:../../../cmsis/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:../../../cmsis/cmsis_gcc.h **** }
  62:../../../cmsis/cmsis_gcc.h **** 
  63:../../../cmsis/cmsis_gcc.h **** 
  64:../../../cmsis/cmsis_gcc.h **** /**
  65:../../../cmsis/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:../../../cmsis/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:../../../cmsis/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:../../../cmsis/cmsis_gcc.h ****  */
  69:../../../cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:../../../cmsis/cmsis_gcc.h **** {
  71:../../../cmsis/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 191              		.loc 3 71 0
 192              		.syntax divided
 193              	@ 71 "../../../cmsis/cmsis_gcc.h" 1
 194 006a 72B6     		cpsid i
 195              	@ 0 "" 2
 196              		.thumb
 197              		.syntax unified
 198              	.LBE27:
 199              	.LBE26:
  51:../../../drivers/hal/bc62xx_timer.c **** 	}
  52:../../../drivers/hal/bc62xx_timer.c **** 	OS_ENTER_CRITICAL();
  53:../../../drivers/hal/bc62xx_timer.c **** 	pTimer->mTick = tick;
  54:../../../drivers/hal/bc62xx_timer.c **** 	pTimer->mTimerValue = sys_tick_count+tick;
  55:../../../drivers/hal/bc62xx_timer.c **** 	pTimer->mTimerStatus = TIMER_START;
 200              		.loc 1 55 0
 201 006c 0125     		movs	r5, #1
  54:../../../drivers/hal/bc62xx_timer.c **** 	pTimer->mTimerStatus = TIMER_START;
 202              		.loc 1 54 0
 203 006e 0C4B     		ldr	r3, .L11+4
  53:../../../drivers/hal/bc62xx_timer.c **** 	pTimer->mTimerValue = sys_tick_count+tick;
 204              		.loc 1 53 0
 205 0070 6160     		str	r1, [r4, #4]
  54:../../../drivers/hal/bc62xx_timer.c **** 	pTimer->mTimerStatus = TIMER_START;
 206              		.loc 1 54 0
 207 0072 1B68     		ldr	r3, [r3]
 208              		.loc 1 55 0
 209 0074 2572     		strb	r5, [r4, #8]
  54:../../../drivers/hal/bc62xx_timer.c **** 	pTimer->mTimerStatus = TIMER_START;
 210              		.loc 1 54 0
 211 0076 5918     		adds	r1, r3, r1
 212              	.LVL10:
 213 0078 2160     		str	r1, [r4]
  56:../../../drivers/hal/bc62xx_timer.c **** 	pTimer->mIsCycle = isSingle;
 214              		.loc 1 56 0
 215 007a 6272     		strb	r2, [r4, #9]
  57:../../../drivers/hal/bc62xx_timer.c **** 
  58:../../../drivers/hal/bc62xx_timer.c **** 	pTimer->cbParams = (int32_t)pTimer;
 216              		.loc 1 58 0
 217 007c 6461     		str	r4, [r4, #20]
 218              	.LBB28:
 219              	.LBB29:
  60:../../../cmsis/cmsis_gcc.h **** }
 220              		.loc 3 60 0
 221              		.syntax divided
 222              	@ 60 "../../../cmsis/cmsis_gcc.h" 1
 223 007e 62B6     		cpsie i
 224              	@ 0 "" 2
 225              		.thumb
 226              		.syntax unified
 227              	.LBE29:
 228              	.LBE28:
  59:../../../drivers/hal/bc62xx_timer.c **** 	OS_EXIT_CRITICAL();
  60:../../../drivers/hal/bc62xx_timer.c **** 	if (SYS_TimerisExist(pTimer))
 229              		.loc 1 60 0
 230 0080 2000     		movs	r0, r4
 231              	.LVL11:
 232 0082 FFF7FEFF 		bl	SYS_TimerisExist
 233              	.LVL12:
 234 0086 0028     		cmp	r0, #0
 235 0088 06D1     		bne	.L6
 236              	.LBB30:
 237              	.LBB31:
 238              		.loc 3 71 0
 239              		.syntax divided
 240              	@ 71 "../../../cmsis/cmsis_gcc.h" 1
 241 008a 72B6     		cpsid i
 242              	@ 0 "" 2
 243              		.thumb
 244              		.syntax unified
 245              	.LBE31:
 246              	.LBE30:
  61:../../../drivers/hal/bc62xx_timer.c **** 	{
  62:../../../drivers/hal/bc62xx_timer.c **** 		//printf("timer exised and set timer success\r\n");
  63:../../../drivers/hal/bc62xx_timer.c **** 		return true;
  64:../../../drivers/hal/bc62xx_timer.c **** 	}
  65:../../../drivers/hal/bc62xx_timer.c **** 	OS_ENTER_CRITICAL();
  66:../../../drivers/hal/bc62xx_timer.c **** 	//insert to list
  67:../../../drivers/hal/bc62xx_timer.c **** 	pTemp = pheader;
 247              		.loc 1 67 0
 248 008c 054B     		ldr	r3, .L11+8
 249 008e 1A68     		ldr	r2, [r3]
  68:../../../drivers/hal/bc62xx_timer.c **** 	pheader = pTimer;
 250              		.loc 1 68 0
 251 0090 1C60     		str	r4, [r3]
  67:../../../drivers/hal/bc62xx_timer.c **** 	pheader = pTimer;
 252              		.loc 1 67 0
 253 0092 2261     		str	r2, [r4, #16]
 254              	.LVL13:
 255              	.LBB32:
 256              	.LBB33:
  60:../../../cmsis/cmsis_gcc.h **** }
 257              		.loc 3 60 0
 258              		.syntax divided
 259              	@ 60 "../../../cmsis/cmsis_gcc.h" 1
 260 0094 62B6     		cpsie i
 261              	@ 0 "" 2
 262              		.thumb
 263              		.syntax unified
 264              	.LBE33:
 265              	.LBE32:
  69:../../../drivers/hal/bc62xx_timer.c **** 	pheader->pNextTimer = pTemp;
  70:../../../drivers/hal/bc62xx_timer.c **** 	OS_EXIT_CRITICAL();
  71:../../../drivers/hal/bc62xx_timer.c **** 	//printf("set timer success\n");
  72:../../../drivers/hal/bc62xx_timer.c **** 	//YC_LOG_INFO("set timer %d \r\n",pTimer->cbParams);
  73:../../../drivers/hal/bc62xx_timer.c **** 	return true;
 266              		.loc 1 73 0
 267 0096 2800     		movs	r0, r5
 268              	.LVL14:
 269              	.L6:
  74:../../../drivers/hal/bc62xx_timer.c **** }
 270              		.loc 1 74 0
 271              		@ sp needed
 272              	.LVL15:
 273 0098 70BD     		pop	{r4, r5, r6, pc}
 274              	.L12:
 275 009a C046     		.align	2
 276              	.L11:
 277 009c 00000000 		.word	SYS_TimerExpireDefaultHandle
 278 00a0 00000000 		.word	sys_tick_count
 279 00a4 00000000 		.word	pheader
 280              		.cfi_endproc
 281              	.LFE43:
 283              		.align	1
 284              		.global	SYS_TimerisExist
 285              		.code	16
 286              		.thumb_func
 288              	SYS_TimerisExist:
 289              	.LFB44:
  75:../../../drivers/hal/bc62xx_timer.c **** 
  76:../../../drivers/hal/bc62xx_timer.c **** bool SYS_TimerisExist(SYS_TIMER_TYPE *pTimer)
  77:../../../drivers/hal/bc62xx_timer.c **** {
 290              		.loc 1 77 0
 291              		.cfi_startproc
 292              		@ args = 0, pretend = 0, frame = 0
 293              		@ frame_needed = 0, uses_anonymous_args = 0
 294              		@ link register save eliminated.
 295              	.LVL16:
 296              		.loc 1 77 0
 297 00a8 011E     		subs	r1, r0, #0
  78:../../../drivers/hal/bc62xx_timer.c **** 	SYS_TIMER_TYPE *pTemp;
  79:../../../drivers/hal/bc62xx_timer.c **** 	if (pTimer == NULL)
 298              		.loc 1 79 0
 299 00aa 0BD0     		beq	.L14
  80:../../../drivers/hal/bc62xx_timer.c **** 	{
  81:../../../drivers/hal/bc62xx_timer.c **** 		return false;
  82:../../../drivers/hal/bc62xx_timer.c **** 	}
  83:../../../drivers/hal/bc62xx_timer.c **** 	for(pTemp = pheader; pTemp->pNextTimer != NULL; pTemp = pTemp->pNextTimer)
 300              		.loc 1 83 0
 301 00ac 064B     		ldr	r3, .L20
 302 00ae 1A68     		ldr	r2, [r3]
 303              	.LVL17:
 304              	.L15:
 305              		.loc 1 83 0 is_stmt 0 discriminator 1
 306 00b0 1369     		ldr	r3, [r2, #16]
 307 00b2 002B     		cmp	r3, #0
 308 00b4 03D0     		beq	.L19
  84:../../../drivers/hal/bc62xx_timer.c **** 	{
  85:../../../drivers/hal/bc62xx_timer.c **** 		if (pTimer == pTemp)
 309              		.loc 1 85 0 is_stmt 1
 310 00b6 8A42     		cmp	r2, r1
 311 00b8 03D0     		beq	.L18
 312 00ba 1A00     		movs	r2, r3
 313              	.LVL18:
 314 00bc F8E7     		b	.L15
 315              	.LVL19:
 316              	.L19:
  81:../../../drivers/hal/bc62xx_timer.c **** 	}
 317              		.loc 1 81 0
 318 00be 1800     		movs	r0, r3
 319              	.LVL20:
 320 00c0 00E0     		b	.L14
 321              	.LVL21:
 322              	.L18:
  86:../../../drivers/hal/bc62xx_timer.c **** 		{
  87:../../../drivers/hal/bc62xx_timer.c **** 			return true;
 323              		.loc 1 87 0
 324 00c2 0120     		movs	r0, #1
 325              	.LVL22:
 326              	.L14:
  88:../../../drivers/hal/bc62xx_timer.c **** 		}
  89:../../../drivers/hal/bc62xx_timer.c **** 	}
  90:../../../drivers/hal/bc62xx_timer.c **** 	return false;
  91:../../../drivers/hal/bc62xx_timer.c **** }
 327              		.loc 1 91 0
 328              		@ sp needed
 329 00c4 7047     		bx	lr
 330              	.L21:
 331 00c6 C046     		.align	2
 332              	.L20:
 333 00c8 00000000 		.word	pheader
 334              		.cfi_endproc
 335              	.LFE44:
 337              		.align	1
 338              		.global	SYS_ResetTimer
 339              		.code	16
 340              		.thumb_func
 342              	SYS_ResetTimer:
 343              	.LFB45:
  92:../../../drivers/hal/bc62xx_timer.c **** 
  93:../../../drivers/hal/bc62xx_timer.c **** 
  94:../../../drivers/hal/bc62xx_timer.c **** bool SYS_ResetTimer(SYS_TIMER_TYPE *pTimer)
  95:../../../drivers/hal/bc62xx_timer.c **** {
 344              		.loc 1 95 0
 345              		.cfi_startproc
 346              		@ args = 0, pretend = 0, frame = 0
 347              		@ frame_needed = 0, uses_anonymous_args = 0
 348              		@ link register save eliminated.
 349              	.LVL23:
 350              		.loc 1 95 0
 351 00cc 011E     		subs	r1, r0, #0
  96:../../../drivers/hal/bc62xx_timer.c **** 	SYS_TIMER_TYPE *pTemp;
  97:../../../drivers/hal/bc62xx_timer.c **** 	if (pTimer == NULL)
 352              		.loc 1 97 0
 353 00ce 10D0     		beq	.L23
  98:../../../drivers/hal/bc62xx_timer.c **** 	{
  99:../../../drivers/hal/bc62xx_timer.c **** 		return false;
 100:../../../drivers/hal/bc62xx_timer.c **** 	}
 101:../../../drivers/hal/bc62xx_timer.c **** 	for(pTemp = pheader; pTemp->pNextTimer != NULL; pTemp = pTemp->pNextTimer)
 354              		.loc 1 101 0
 355 00d0 084B     		ldr	r3, .L29
 356 00d2 1A68     		ldr	r2, [r3]
 357              	.LVL24:
 358              	.L24:
 359              		.loc 1 101 0 is_stmt 0 discriminator 1
 360 00d4 1369     		ldr	r3, [r2, #16]
 361 00d6 002B     		cmp	r3, #0
 362 00d8 0AD0     		beq	.L28
 102:../../../drivers/hal/bc62xx_timer.c **** 	{
 103:../../../drivers/hal/bc62xx_timer.c **** 		if (pTimer == pTemp)
 363              		.loc 1 103 0 is_stmt 1
 364 00da 8A42     		cmp	r2, r1
 365 00dc 06D1     		bne	.L27
 104:../../../drivers/hal/bc62xx_timer.c **** 		{
 105:../../../drivers/hal/bc62xx_timer.c **** 			pTimer->mTimerValue = sys_tick_count+(pTimer->mTick);
 366              		.loc 1 105 0
 367 00de 064B     		ldr	r3, .L29+4
 368 00e0 5168     		ldr	r1, [r2, #4]
 369 00e2 1B68     		ldr	r3, [r3]
 106:../../../drivers/hal/bc62xx_timer.c **** 			return true;
 370              		.loc 1 106 0
 371 00e4 0120     		movs	r0, #1
 372              	.LVL25:
 105:../../../drivers/hal/bc62xx_timer.c **** 			return true;
 373              		.loc 1 105 0
 374 00e6 CB18     		adds	r3, r1, r3
 375 00e8 1360     		str	r3, [r2]
 376              		.loc 1 106 0
 377 00ea 02E0     		b	.L23
 378              	.LVL26:
 379              	.L27:
 380 00ec 1A00     		movs	r2, r3
 381              	.LVL27:
 382 00ee F1E7     		b	.L24
 383              	.LVL28:
 384              	.L28:
  99:../../../drivers/hal/bc62xx_timer.c **** 	}
 385              		.loc 1 99 0
 386 00f0 1800     		movs	r0, r3
 387              	.LVL29:
 388              	.L23:
 107:../../../drivers/hal/bc62xx_timer.c **** 		}
 108:../../../drivers/hal/bc62xx_timer.c **** 	}
 109:../../../drivers/hal/bc62xx_timer.c **** 	return false;
 110:../../../drivers/hal/bc62xx_timer.c **** }
 389              		.loc 1 110 0
 390              		@ sp needed
 391 00f2 7047     		bx	lr
 392              	.L30:
 393              		.align	2
 394              	.L29:
 395 00f4 00000000 		.word	pheader
 396 00f8 00000000 		.word	sys_tick_count
 397              		.cfi_endproc
 398              	.LFE45:
 400              		.align	1
 401              		.global	SYS_TimerTest
 402              		.code	16
 403              		.thumb_func
 405              	SYS_TimerTest:
 406              	.LFB46:
 111:../../../drivers/hal/bc62xx_timer.c **** 
 112:../../../drivers/hal/bc62xx_timer.c **** 
 113:../../../drivers/hal/bc62xx_timer.c **** void SYS_TimerTest()
 114:../../../drivers/hal/bc62xx_timer.c **** {
 407              		.loc 1 114 0
 408              		.cfi_startproc
 409              		@ args = 0, pretend = 0, frame = 0
 410              		@ frame_needed = 0, uses_anonymous_args = 0
 411              		@ link register save eliminated.
 412              	.LVL30:
 115:../../../drivers/hal/bc62xx_timer.c **** 	SYS_TIMER_TYPE *pTimer;
 116:../../../drivers/hal/bc62xx_timer.c **** 	int i = 0;
 117:../../../drivers/hal/bc62xx_timer.c **** 	for (pTimer = pheader; pTimer->pNextTimer != NULL; pTimer = pTimer->pNextTimer)
 118:../../../drivers/hal/bc62xx_timer.c **** 	{
 119:../../../drivers/hal/bc62xx_timer.c **** 		i++;
 120:../../../drivers/hal/bc62xx_timer.c **** 	}
 121:../../../drivers/hal/bc62xx_timer.c **** 	//YC_LOG_INFO("timer count %d \r\n",i);
 122:../../../drivers/hal/bc62xx_timer.c **** }
 413              		.loc 1 122 0
 414              		@ sp needed
 415 00fc 7047     		bx	lr
 416              		.cfi_endproc
 417              	.LFE46:
 419              		.align	1
 420              		.global	SYS_timerPolling
 421              		.code	16
 422              		.thumb_func
 424              	SYS_timerPolling:
 425              	.LFB47:
 123:../../../drivers/hal/bc62xx_timer.c **** 
 124:../../../drivers/hal/bc62xx_timer.c **** void SYS_timerPolling()
 125:../../../drivers/hal/bc62xx_timer.c **** {
 426              		.loc 1 125 0
 427              		.cfi_startproc
 428              		@ args = 0, pretend = 0, frame = 0
 429              		@ frame_needed = 0, uses_anonymous_args = 0
 430 00fe 10B5     		push	{r4, lr}
 431              	.LCFI2:
 432              		.cfi_def_cfa_offset 8
 433              		.cfi_offset 4, -8
 434              		.cfi_offset 14, -4
 126:../../../drivers/hal/bc62xx_timer.c **** 	SYS_TIMER_TYPE *pTimer;
 127:../../../drivers/hal/bc62xx_timer.c **** 	
 128:../../../drivers/hal/bc62xx_timer.c **** 	if (sys_Timer_Check_Flag)
 435              		.loc 1 128 0
 436 0100 114B     		ldr	r3, .L40
 437 0102 1A78     		ldrb	r2, [r3]
 438 0104 002A     		cmp	r2, #0
 439 0106 1DD0     		beq	.L32
 129:../../../drivers/hal/bc62xx_timer.c **** 	{
 130:../../../drivers/hal/bc62xx_timer.c **** 		sys_Timer_Check_Flag = false;
 440              		.loc 1 130 0
 441 0108 0022     		movs	r2, #0
 442 010a 1A70     		strb	r2, [r3]
 131:../../../drivers/hal/bc62xx_timer.c **** 		//SYS_TimerTest();
 132:../../../drivers/hal/bc62xx_timer.c **** 	//	printf("2\n");
 133:../../../drivers/hal/bc62xx_timer.c **** 		for (pTimer = pheader; pTimer->pNextTimer != NULL; pTimer = pTimer->pNextTimer)
 443              		.loc 1 133 0
 444 010c 0F4B     		ldr	r3, .L40+4
 445 010e 1C68     		ldr	r4, [r3]
 446              	.LVL31:
 447              	.L34:
 448              		.loc 1 133 0 is_stmt 0 discriminator 1
 449 0110 2369     		ldr	r3, [r4, #16]
 450 0112 002B     		cmp	r3, #0
 451 0114 16D0     		beq	.L32
 134:../../../drivers/hal/bc62xx_timer.c **** 		{
 135:../../../drivers/hal/bc62xx_timer.c **** 	//		printf("3\n");
 136:../../../drivers/hal/bc62xx_timer.c **** 			if (pTimer->mTimerStatus == TIMER_START)
 452              		.loc 1 136 0 is_stmt 1
 453 0116 237A     		ldrb	r3, [r4, #8]
 454 0118 012B     		cmp	r3, #1
 455 011a 11D1     		bne	.L35
 137:../../../drivers/hal/bc62xx_timer.c **** 			{
 138:../../../drivers/hal/bc62xx_timer.c **** 		//		printf("sys_tick_count = %d\n",sys_tick_count);
 139:../../../drivers/hal/bc62xx_timer.c **** 		//		printf("pTimer->mTimerValue = %d\n",pTimer->mTimerValue);
 140:../../../drivers/hal/bc62xx_timer.c **** 		//		printf("timer %d in\r\n",pTimer->cbParams);
 141:../../../drivers/hal/bc62xx_timer.c **** 				if (pTimer->mTimerValue <= sys_tick_count)
 456              		.loc 1 141 0
 457 011c 0C4B     		ldr	r3, .L40+8
 458 011e 2268     		ldr	r2, [r4]
 459 0120 1B68     		ldr	r3, [r3]
 460 0122 9A42     		cmp	r2, r3
 461 0124 0CD8     		bhi	.L35
 142:../../../drivers/hal/bc62xx_timer.c **** 				{
 143:../../../drivers/hal/bc62xx_timer.c **** 		//			printf("5\n");
 144:../../../drivers/hal/bc62xx_timer.c **** 					if (pTimer->mIsCycle == TIMER_SINGLE)
 462              		.loc 1 144 0
 463 0126 627A     		ldrb	r2, [r4, #9]
 464 0128 002A     		cmp	r2, #0
 465 012a 03D1     		bne	.L36
 145:../../../drivers/hal/bc62xx_timer.c **** 					{
 146:../../../drivers/hal/bc62xx_timer.c **** 				//		printf("timer release %d in\r\n",pTimer->cbParams);
 147:../../../drivers/hal/bc62xx_timer.c **** 						SYS_ReleaseTimer(pTimer);
 466              		.loc 1 147 0
 467 012c 2000     		movs	r0, r4
 468 012e FFF7FEFF 		bl	SYS_ReleaseTimer
 469              	.LVL32:
 470 0132 02E0     		b	.L37
 471              	.L36:
 148:../../../drivers/hal/bc62xx_timer.c **** 					}
 149:../../../drivers/hal/bc62xx_timer.c **** 					else
 150:../../../drivers/hal/bc62xx_timer.c **** 					{					
 151:../../../drivers/hal/bc62xx_timer.c **** 				//		printf("timer cycle in\r\n");
 152:../../../drivers/hal/bc62xx_timer.c **** 				//		printf("timer release %d in\r\n",pTimer->cbParams);
 153:../../../drivers/hal/bc62xx_timer.c **** 						pTimer->mTimerValue = sys_tick_count+(pTimer->mTick);
 472              		.loc 1 153 0
 473 0134 6268     		ldr	r2, [r4, #4]
 474 0136 D318     		adds	r3, r2, r3
 475 0138 2360     		str	r3, [r4]
 476              	.L37:
 154:../../../drivers/hal/bc62xx_timer.c **** 					}
 155:../../../drivers/hal/bc62xx_timer.c **** 			//		printf("6\n");
 156:../../../drivers/hal/bc62xx_timer.c **** 					pTimer->pfExpireCb(pTimer->cbParams);
 477              		.loc 1 156 0
 478 013a 6069     		ldr	r0, [r4, #20]
 479 013c E368     		ldr	r3, [r4, #12]
 480 013e 9847     		blx	r3
 481              	.LVL33:
 482              	.L35:
 133:../../../drivers/hal/bc62xx_timer.c **** 		{
 483              		.loc 1 133 0 discriminator 2
 484 0140 2469     		ldr	r4, [r4, #16]
 485              	.LVL34:
 486 0142 E5E7     		b	.L34
 487              	.LVL35:
 488              	.L32:
 157:../../../drivers/hal/bc62xx_timer.c **** 				}
 158:../../../drivers/hal/bc62xx_timer.c **** 			}
 159:../../../drivers/hal/bc62xx_timer.c **** 		}
 160:../../../drivers/hal/bc62xx_timer.c **** 	}
 161:../../../drivers/hal/bc62xx_timer.c **** }
 489              		.loc 1 161 0
 490              		@ sp needed
 491 0144 10BD     		pop	{r4, pc}
 492              	.L41:
 493 0146 C046     		.align	2
 494              	.L40:
 495 0148 00000000 		.word	sys_Timer_Check_Flag
 496 014c 00000000 		.word	pheader
 497 0150 00000000 		.word	sys_tick_count
 498              		.cfi_endproc
 499              	.LFE47:
 501              		.align	1
 502              		.global	SYS_ReleaseTimer
 503              		.code	16
 504              		.thumb_func
 506              	SYS_ReleaseTimer:
 507              	.LFB48:
 162:../../../drivers/hal/bc62xx_timer.c **** 
 163:../../../drivers/hal/bc62xx_timer.c **** bool SYS_ReleaseTimer(SYS_TIMER_TYPE *pTimer)
 164:../../../drivers/hal/bc62xx_timer.c **** {
 508              		.loc 1 164 0
 509              		.cfi_startproc
 510              		@ args = 0, pretend = 0, frame = 0
 511              		@ frame_needed = 0, uses_anonymous_args = 0
 512              	.LVL36:
 513 0154 10B5     		push	{r4, lr}
 514              	.LCFI3:
 515              		.cfi_def_cfa_offset 8
 516              		.cfi_offset 4, -8
 517              		.cfi_offset 14, -4
 518              		.loc 1 164 0
 519 0156 011E     		subs	r1, r0, #0
 165:../../../drivers/hal/bc62xx_timer.c **** 	SYS_TIMER_TYPE *pTemp, *pPre;
 166:../../../drivers/hal/bc62xx_timer.c **** 	if (pTimer == NULL)
 520              		.loc 1 166 0
 521 0158 1AD0     		beq	.L43
 167:../../../drivers/hal/bc62xx_timer.c **** 	{
 168:../../../drivers/hal/bc62xx_timer.c **** 		return false;
 169:../../../drivers/hal/bc62xx_timer.c **** 	}
 170:../../../drivers/hal/bc62xx_timer.c **** 
 171:../../../drivers/hal/bc62xx_timer.c **** 	if (pTimer == &header_Timer)
 522              		.loc 1 171 0
 523 015a 0E4B     		ldr	r3, .L51
 168:../../../drivers/hal/bc62xx_timer.c **** 	}
 524              		.loc 1 168 0
 525 015c 0020     		movs	r0, #0
 526              	.LVL37:
 527              		.loc 1 171 0
 528 015e 9942     		cmp	r1, r3
 529 0160 16D0     		beq	.L43
 172:../../../drivers/hal/bc62xx_timer.c **** 	{
 173:../../../drivers/hal/bc62xx_timer.c **** 		return false;
 174:../../../drivers/hal/bc62xx_timer.c **** 	}
 175:../../../drivers/hal/bc62xx_timer.c **** 
 176:../../../drivers/hal/bc62xx_timer.c **** 	for(pTemp = pPre = pheader; pTemp->pNextTimer != NULL; pPre = pTemp,pTemp = pTemp->pNextTimer)
 530              		.loc 1 176 0
 531 0162 0D4B     		ldr	r3, .L51+4
 532 0164 1A68     		ldr	r2, [r3]
 533              	.LVL38:
 534 0166 1800     		movs	r0, r3
 535 0168 1400     		movs	r4, r2
 536              	.LVL39:
 537              	.L44:
 538              		.loc 1 176 0 is_stmt 0 discriminator 1
 539 016a 1369     		ldr	r3, [r2, #16]
 540 016c 002B     		cmp	r3, #0
 541 016e 0ED0     		beq	.L50
 177:../../../drivers/hal/bc62xx_timer.c **** 	{
 178:../../../drivers/hal/bc62xx_timer.c **** 		if (pTimer == pTemp)
 542              		.loc 1 178 0 is_stmt 1
 543 0170 8A42     		cmp	r2, r1
 544 0172 09D1     		bne	.L49
 179:../../../drivers/hal/bc62xx_timer.c **** 		{
 180:../../../drivers/hal/bc62xx_timer.c **** 			pTemp->mTimerStatus = TIMER_STOP;
 545              		.loc 1 180 0
 546 0174 0021     		movs	r1, #0
 547              	.LVL40:
 548 0176 1172     		strb	r1, [r2, #8]
 181:../../../drivers/hal/bc62xx_timer.c **** 			if (pPre == pTemp) //delete the first one element
 549              		.loc 1 181 0
 550 0178 9442     		cmp	r4, r2
 551 017a 02D1     		bne	.L45
 182:../../../drivers/hal/bc62xx_timer.c **** 			{
 183:../../../drivers/hal/bc62xx_timer.c **** 				pheader = pTemp->pNextTimer;
 552              		.loc 1 183 0
 553 017c 0360     		str	r3, [r0]
 184:../../../drivers/hal/bc62xx_timer.c **** 			}
 185:../../../drivers/hal/bc62xx_timer.c **** 			else
 186:../../../drivers/hal/bc62xx_timer.c **** 			{
 187:../../../drivers/hal/bc62xx_timer.c **** 				pPre->pNextTimer = pTemp->pNextTimer;
 188:../../../drivers/hal/bc62xx_timer.c **** 			}
 189:../../../drivers/hal/bc62xx_timer.c **** 
 190:../../../drivers/hal/bc62xx_timer.c **** 			//YC_LOG_INFO("release timer %d,%d \r\n",pPre->cbParams,pTimer->cbParams);
 191:../../../drivers/hal/bc62xx_timer.c **** 			return true;
 554              		.loc 1 191 0
 555 017e 0120     		movs	r0, #1
 556 0180 06E0     		b	.L43
 557              	.L45:
 187:../../../drivers/hal/bc62xx_timer.c **** 			}
 558              		.loc 1 187 0
 559 0182 2361     		str	r3, [r4, #16]
 560              		.loc 1 191 0
 561 0184 0120     		movs	r0, #1
 562 0186 03E0     		b	.L43
 563              	.LVL41:
 564              	.L49:
 565 0188 1400     		movs	r4, r2
 566              	.LVL42:
 567 018a 1A00     		movs	r2, r3
 568              	.LVL43:
 569 018c EDE7     		b	.L44
 570              	.LVL44:
 571              	.L50:
 168:../../../drivers/hal/bc62xx_timer.c **** 	}
 572              		.loc 1 168 0
 573 018e 1800     		movs	r0, r3
 574              	.LVL45:
 575              	.L43:
 192:../../../drivers/hal/bc62xx_timer.c **** 		}
 193:../../../drivers/hal/bc62xx_timer.c **** 	}
 194:../../../drivers/hal/bc62xx_timer.c **** 	return false;
 195:../../../drivers/hal/bc62xx_timer.c **** }
 576              		.loc 1 195 0
 577              		@ sp needed
 578 0190 10BD     		pop	{r4, pc}
 579              	.L52:
 580 0192 C046     		.align	2
 581              	.L51:
 582 0194 00000000 		.word	header_Timer
 583 0198 00000000 		.word	pheader
 584              		.cfi_endproc
 585              	.LFE48:
 587              		.align	1
 588              		.global	SYS_ReleaseAllTimer
 589              		.code	16
 590              		.thumb_func
 592              	SYS_ReleaseAllTimer:
 593              	.LFB49:
 196:../../../drivers/hal/bc62xx_timer.c **** 
 197:../../../drivers/hal/bc62xx_timer.c **** void SYS_ReleaseAllTimer()
 198:../../../drivers/hal/bc62xx_timer.c **** {
 594              		.loc 1 198 0
 595              		.cfi_startproc
 596              		@ args = 0, pretend = 0, frame = 0
 597              		@ frame_needed = 0, uses_anonymous_args = 0
 598              		@ link register save eliminated.
 199:../../../drivers/hal/bc62xx_timer.c **** 	SYS_TIMER_TYPE *pTemp;
 200:../../../drivers/hal/bc62xx_timer.c **** 	for(pTemp = pheader; pTemp->pNextTimer != NULL; pTemp = pTemp->pNextTimer)
 201:../../../drivers/hal/bc62xx_timer.c **** 	{
 202:../../../drivers/hal/bc62xx_timer.c **** 		pTemp->mTimerStatus = TIMER_STOP;
 599              		.loc 1 202 0
 600 019c 0020     		movs	r0, #0
 200:../../../drivers/hal/bc62xx_timer.c **** 	{
 601              		.loc 1 200 0
 602 019e 054B     		ldr	r3, .L57
 603 01a0 1A68     		ldr	r2, [r3]
 604              	.LVL46:
 605              	.L54:
 200:../../../drivers/hal/bc62xx_timer.c **** 	{
 606              		.loc 1 200 0 is_stmt 0 discriminator 1
 607 01a2 1169     		ldr	r1, [r2, #16]
 608 01a4 0029     		cmp	r1, #0
 609 01a6 02D0     		beq	.L56
 610              		.loc 1 202 0 is_stmt 1 discriminator 3
 611 01a8 1072     		strb	r0, [r2, #8]
 612              	.LVL47:
 613 01aa 0A00     		movs	r2, r1
 614 01ac F9E7     		b	.L54
 615              	.LVL48:
 616              	.L56:
 203:../../../drivers/hal/bc62xx_timer.c **** 	}
 204:../../../drivers/hal/bc62xx_timer.c **** 	pheader = &header_Timer;
 617              		.loc 1 204 0
 618 01ae 024A     		ldr	r2, .L57+4
 619              	.LVL49:
 205:../../../drivers/hal/bc62xx_timer.c **** }
 620              		.loc 1 205 0
 621              		@ sp needed
 204:../../../drivers/hal/bc62xx_timer.c **** }
 622              		.loc 1 204 0
 623 01b0 1A60     		str	r2, [r3]
 624              		.loc 1 205 0
 625 01b2 7047     		bx	lr
 626              	.L58:
 627              		.align	2
 628              	.L57:
 629 01b4 00000000 		.word	pheader
 630 01b8 00000000 		.word	header_Timer
 631              		.cfi_endproc
 632              	.LFE49:
 634              		.global	__aeabi_uidivmod
 635              		.align	1
 636              		.code	16
 637              		.thumb_func
 639              	SYStick_handle:
 640              	.LFB50:
 206:../../../drivers/hal/bc62xx_timer.c **** 
 207:../../../drivers/hal/bc62xx_timer.c **** static void SYStick_handle(void)
 208:../../../drivers/hal/bc62xx_timer.c **** {
 641              		.loc 1 208 0
 642              		.cfi_startproc
 643              		@ args = 0, pretend = 0, frame = 0
 644              		@ frame_needed = 0, uses_anonymous_args = 0
 209:../../../drivers/hal/bc62xx_timer.c **** 	if(++tmpCnt%10 == 0){//each	systick interrupt is 10ms
 645              		.loc 1 209 0
 646 01bc 084B     		ldr	r3, .L61
 208:../../../drivers/hal/bc62xx_timer.c **** 	if(++tmpCnt%10 == 0){//each	systick interrupt is 10ms
 647              		.loc 1 208 0
 648 01be 10B5     		push	{r4, lr}
 649              	.LCFI4:
 650              		.cfi_def_cfa_offset 8
 651              		.cfi_offset 4, -8
 652              		.cfi_offset 14, -4
 653              		.loc 1 209 0
 654 01c0 1A68     		ldr	r2, [r3]
 655 01c2 0A21     		movs	r1, #10
 656 01c4 501C     		adds	r0, r2, #1
 657 01c6 1860     		str	r0, [r3]
 658 01c8 FFF7FEFF 		bl	__aeabi_uidivmod
 659              	.LVL50:
 660 01cc 0029     		cmp	r1, #0
 661 01ce 06D1     		bne	.L59
 662              	.LBB36:
 210:../../../drivers/hal/bc62xx_timer.c **** 		sys_tick_count++; //10
 663              		.loc 1 210 0
 664 01d0 044A     		ldr	r2, .L61+4
 665 01d2 1368     		ldr	r3, [r2]
 666 01d4 0133     		adds	r3, r3, #1
 667 01d6 1360     		str	r3, [r2]
 211:../../../drivers/hal/bc62xx_timer.c **** 		sys_Timer_Check_Flag = true;
 668              		.loc 1 211 0
 669 01d8 0122     		movs	r2, #1
 670 01da 034B     		ldr	r3, .L61+8
 671 01dc 1A70     		strb	r2, [r3]
 672              	.L59:
 673              	.LBE36:
 212:../../../drivers/hal/bc62xx_timer.c **** 	}
 213:../../../drivers/hal/bc62xx_timer.c **** }
 674              		.loc 1 213 0
 675              		@ sp needed
 676 01de 10BD     		pop	{r4, pc}
 677              	.L62:
 678              		.align	2
 679              	.L61:
 680 01e0 00000000 		.word	.LANCHOR0
 681 01e4 00000000 		.word	sys_tick_count
 682 01e8 00000000 		.word	sys_Timer_Check_Flag
 683              		.cfi_endproc
 684              	.LFE50:
 686              		.bss
 687              		.align	2
 688              		.set	.LANCHOR0,. + 0
 691              	tmpCnt:
 692 0000 00000000 		.space	4
 693              		.text
 694              	.Letext0:
 695              		.file 4 "d:\\meshstack\\bc6218\\tools\\gcc-arm-none-eabi-5_4-2016q3-20160926-win32\\arm-none-eabi\
 696              		.file 5 "d:\\meshstack\\bc6218\\tools\\gcc-arm-none-eabi-5_4-2016q3-20160926-win32\\arm-none-eabi\
 697              		.file 6 "../../../device/inc/bc62xx.h"
 698              		.file 7 "../../../drivers/hal/inc/bc62xx_timer.h"
 699              		.file 8 "../../../device/inc/systick.h"
