- name: PlacerSA
  desc: Placer for standard cell placement (global & detailed) based on modified algorithm “simulated annealing” for VLSI and FPGA
  class:
  used: [C/C++, STL, GLUT, Batch scripting]
  start_date: 2014-11-01
  end_date: 2015-05-01