Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 928826 Thu Jun  5 18:17:50 MDT 2014
| Date         : Sat Jun 07 13:14:17 2014
| Host         : XCOJAMESM22 running 64-bit Service Pack 1  (build 7601)
| Command      : report_clock_utilization -file example_ibert_bank_115_116_clock_utilization_placed.rpt
| Design       : example_ibert_bank_115_116
| Device       : xc7k325t
--------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X1Y2
9. Net wise resources used in clock region X1Y3
10. Net wise resources used in clock region X0Y4
11. Net wise resources used in clock region X1Y4
12. Net wise resources used in clock region X0Y5
13. Net wise resources used in clock region X1Y5
14. Net wise resources used in clock region X0Y6
15. Net wise resources used in clock region X1Y6

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    1 |        32 |         0 |
| BUFH  |   10 |       168 |        10 |
| BUFIO |    0 |        40 |         0 |
| MMCM  |    1 |        10 |         0 |
| PLL   |    0 |        10 |         0 |
| BUFR  |    1 |        40 |         0 |
| BUFMR |    0 |        20 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+----------------------------------------------+------------------------+---------------+-------+---------------+-----------+
|       |                                              |                        |   Num Loads   |       |               |           |
+-------+----------------------------------------------+------------------------+-------+-------+-------+---------------+-----------+
| Index | BUFG Cell                                    | Net Name               |  BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+----------------------------------------------+------------------------+-------+-------+-------+---------------+-----------+
|     1 | u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk | u_ibert_core/inst/dclk | 13780 |  5577 |    no |         1.623 |     0.448 |
+-------+----------------------------------------------+------------------------+-------+-------+-------+---------------+-----------+


+-------+------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------+---------------+-----------+
|       |                                                                              |                                                                 |   Num Loads  |       |               |           |
+-------+------------------------------------------------------------------------------+-----------------------------------------------------------------+------+-------+-------+---------------+-----------+
| Index | BUFH Cell                                                                    | Net Name                                                        | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+------------------------------------------------------------------------------+-----------------------------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0     | u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] |  812 |   167 |   yes |         0.841 |     0.236 |
|     2 | u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1     | u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] |  812 |   155 |   yes |         0.832 |     0.207 |
|     3 | u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2     | u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] |  812 |   155 |   yes |         0.835 |     0.238 |
|     4 | u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3     | u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] |  812 |   167 |   yes |         0.842 |     0.236 |
|     5 | u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0     | u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[0] |  812 |   144 |   yes |         0.840 |     0.227 |
|     6 | u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1     | u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[1] |  812 |   149 |   yes |         0.832 |     0.235 |
|     7 | u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2     | u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[2] |  812 |   137 |   yes |         0.834 |     0.201 |
|     8 | u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3     | u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[3] |  812 |   156 |   yes |         0.842 |     0.236 |
|     9 | u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr | u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] | 1496 |   269 |   yes |         0.842 |     0.246 |
|    10 | u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr | u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] | 1496 |   276 |   yes |         0.842 |     0.236 |
+-------+------------------------------------------------------------------------------+-----------------------------------------------------------------+------+-------+-------+---------------+-----------+


+-------+--------------------------------------------+-----------------------------+--------------+-------+---------------+-----------+
|       |                                            |                             |   Num Loads  |       |               |           |
+-------+--------------------------------------------+-----------------------------+------+-------+-------+---------------+-----------+
| Index | MMCM Cell                                  | Net Name                    | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+--------------------------------------------+-----------------------------+------+-------+-------+---------------+-----------+
|     1 | u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM | u_ibert_core/inst/clkfbout  |    1 |     1 |    no |         0.012 |     0.001 |
|     2 | u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM | u_ibert_core/inst/dclk_mmcm |    1 |     1 |    no |         2.130 |     0.106 |
+-------+--------------------------------------------+-----------------------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

+-------+-------------------------------------------------+-----------------------------+--------------+-------+---------------+-----------+
|       |                                                 |                             |   Num Loads  |       |               |           |
+-------+-------------------------------------------------+-----------------------------+------+-------+-------+---------------+-----------+
| Index | BUFR Cell                                       | Net Name                    | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+-------------------------------------------------+-----------------------------+------+-------+-------+---------------+-----------+
|     1 | u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst | u_ibert_core/inst/u_bufr/O1 |  283 |    69 |    no |         0.793 |     0.080 |
+-------+-------------------------------------------------+-----------------------------+------+-------+-------+---------------+-----------+


4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+-------------------------------------------------------+---------------------------------+--------------+-------+---------------+-----------+
|       |                                                       |                                 |   Num Loads  |       |               |           |
+-------+-------------------------------------------------------+---------------------------------+------+-------+-------+---------------+-----------+
| Index | Local Clk Src                                         | Net Name                        | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+-------------------------------------------------------+---------------------------------+------+-------+-------+---------------+-----------+
|     1 | u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst | u_ibert_core/inst/bscan_inst/O7 |    1 |     1 |   yes |         0.000 |     0.000 |
+-------+-------------------------------------------------------+---------------------------------+------+-------+-------+---------------+-----------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+---------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |       FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+-------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |  Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+-------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 32000 |    0 |  4600 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 29600 |    0 |  4800 |    0 |    80 |    0 |    40 |    0 |    60 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 32000 |    0 |  4600 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 29600 |    0 |  4800 |    0 |    80 |    0 |    40 |    0 |    60 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 27200 |    0 |  4600 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y2              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   919 | 29600 |    0 |  4800 |    0 |    80 |    0 |    40 |    0 |    60 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 27200 |    0 |  4600 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y3              |    6 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    5 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |  9716 | 25200 |  160 |  4200 |    0 |    50 |    0 |    25 |    0 |    60 |
| X0Y4              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   248 | 32000 |    0 |  4600 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y4              |    6 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    5 |     5 |    0 |     0 |    0 |     0 |    0 |     0 | 10963 | 26400 |  160 |  4400 |    0 |    60 |    0 |    30 |    0 |    60 |
| X0Y5              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    49 | 32000 |    0 |  4600 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y5              |    1 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |   909 | 26400 |    0 |  4400 |    0 |    60 |    0 |    30 |    0 |    60 |
| X0Y6              |    1 |    12 |    1 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   312 | 32000 |   48 |  4600 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y6              |    1 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    42 | 26400 |    0 |  4400 |    0 |    60 |    0 |    30 |    0 |    60 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+-------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X1Y2
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |     Clock Net Name     |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 919 |     0 |        0 | u_ibert_core/inst/dclk |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------+


9. Net wise resources used in clock region X1Y3
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-----------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                          Clock Net Name                         |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-----------------------------------------------------------------+
| BUFH        |     ---     |  yes  |         0 |        0 |       2 |         0 |       0 |       0 |  771 |    40 |        0 | u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] |
| BUFH        |     ---     |  yes  |         0 |        0 |       2 |         0 |       0 |       0 |  771 |    40 |        0 | u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] |
| BUFH        |     ---     |  yes  |         0 |        0 |       2 |         0 |       0 |       0 |  771 |    40 |        0 | u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] |
| BUFH        |     ---     |  yes  |         0 |        0 |       2 |         0 |       0 |       0 |  771 |    40 |        0 | u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] |
| BUFH        |     ---     |  yes  |         0 |        0 |       8 |         0 |       0 |       0 | 1492 |     0 |        0 | u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] |
| BUFG        |     ---     |   no  |         0 |        0 |      14 |         0 |       0 |       0 | 5140 |     0 |        0 | u_ibert_core/inst/dclk                                          |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-----------------------------------------------------------------+


10. Net wise resources used in clock region X0Y4
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |     Clock Net Name     |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 248 |     0 |        0 | u_ibert_core/inst/dclk |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------+


11. Net wise resources used in clock region X1Y4
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-----------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                          Clock Net Name                         |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-----------------------------------------------------------------+
| BUFH        |     ---     |  yes  |         0 |        0 |       2 |         0 |       0 |       0 |  771 |    40 |        0 | u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[0] |
| BUFH        |     ---     |  yes  |         0 |        0 |       2 |         0 |       0 |       0 |  771 |    40 |        0 | u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[1] |
| BUFH        |     ---     |  yes  |         0 |        0 |       2 |         0 |       0 |       0 |  771 |    40 |        0 | u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[2] |
| BUFH        |     ---     |  yes  |         0 |        0 |       2 |         0 |       0 |       0 |  771 |    40 |        0 | u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[3] |
| BUFH        |     ---     |  yes  |         0 |        0 |       8 |         0 |       0 |       0 | 1492 |     0 |        0 | u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] |
| BUFG        |     ---     |   no  |         0 |        0 |      14 |         0 |       0 |       0 | 6387 |     0 |        0 | u_ibert_core/inst/dclk                                          |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-----------------------------------------------------------------+


12. Net wise resources used in clock region X0Y5
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |     Clock Net Name     |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  49 |     0 |        0 | u_ibert_core/inst/dclk |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------+


13. Net wise resources used in clock region X1Y5
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |     Clock Net Name     |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 909 |     0 |        0 | u_ibert_core/inst/dclk |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------+


14. Net wise resources used in clock region X0Y6
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |        Clock Net Name       |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  52 |    24 |        0 | u_ibert_core/inst/dclk      |
| BUFR        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 259 |    24 |        0 | u_ibert_core/inst/u_bufr/O1 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------+


15. Net wise resources used in clock region X1Y6
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |     Clock Net Name     |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  42 |     0 |        0 | u_ibert_core/inst/dclk |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X1Y1 [get_cells u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM]

# Location of BUFH Clock Primitives
set_property LOC BUFHCE_X1Y37 [get_cells u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0]
set_property LOC BUFHCE_X1Y38 [get_cells u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1]
set_property LOC BUFHCE_X1Y39 [get_cells u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2]
set_property LOC BUFHCE_X1Y40 [get_cells u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3]
set_property LOC BUFHCE_X1Y36 [get_cells u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr]
set_property LOC BUFHCE_X1Y49 [get_cells u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0]
set_property LOC BUFHCE_X1Y50 [get_cells u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1]
set_property LOC BUFHCE_X1Y51 [get_cells u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2]
set_property LOC BUFHCE_X1Y52 [get_cells u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3]
set_property LOC BUFHCE_X1Y48 [get_cells u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr]

# Location of BUFR Clock Primitives
set_property LOC BUFR_X0Y25 [get_cells u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst]

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y75 [get_ports SYSCLKN_I]
set_property LOC IOB_X1Y76 [get_ports SYSCLKP_I]

# Clock net "u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0]" driven by instance "u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0" located at site "BUFHCE_X1Y37"
#startgroup
create_pblock CLKAG_u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0]
add_cells_to_pblock [get_pblocks  CLKAG_u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0]"}]]]
resize_pblock [get_pblocks CLKAG_u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0]] -add {CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1]" driven by instance "u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1" located at site "BUFHCE_X1Y38"
#startgroup
create_pblock CLKAG_u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1]
add_cells_to_pblock [get_pblocks  CLKAG_u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1]"}]]]
resize_pblock [get_pblocks CLKAG_u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1]] -add {CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2]" driven by instance "u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2" located at site "BUFHCE_X1Y39"
#startgroup
create_pblock CLKAG_u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2]
add_cells_to_pblock [get_pblocks  CLKAG_u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2]"}]]]
resize_pblock [get_pblocks CLKAG_u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2]] -add {CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3]" driven by instance "u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3" located at site "BUFHCE_X1Y40"
#startgroup
create_pblock CLKAG_u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3]
add_cells_to_pblock [get_pblocks  CLKAG_u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3]"}]]]
resize_pblock [get_pblocks CLKAG_u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3]] -add {CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3]" driven by instance "u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr" located at site "BUFHCE_X1Y36"
#startgroup
create_pblock CLKAG_u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3]
add_cells_to_pblock [get_pblocks  CLKAG_u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3]"}]]]
resize_pblock [get_pblocks CLKAG_u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3]] -add {CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[0]" driven by instance "u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0" located at site "BUFHCE_X1Y49"
#startgroup
create_pblock CLKAG_u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[0]
add_cells_to_pblock [get_pblocks  CLKAG_u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[0]"}]]]
resize_pblock [get_pblocks CLKAG_u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[0]] -add {CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[1]" driven by instance "u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1" located at site "BUFHCE_X1Y50"
#startgroup
create_pblock CLKAG_u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[1]
add_cells_to_pblock [get_pblocks  CLKAG_u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[1]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[1]"}]]]
resize_pblock [get_pblocks CLKAG_u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[1]] -add {CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[2]" driven by instance "u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2" located at site "BUFHCE_X1Y51"
#startgroup
create_pblock CLKAG_u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[2]
add_cells_to_pblock [get_pblocks  CLKAG_u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[2]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[2]"}]]]
resize_pblock [get_pblocks CLKAG_u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[2]] -add {CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[3]" driven by instance "u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3" located at site "BUFHCE_X1Y52"
#startgroup
create_pblock CLKAG_u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[3]
add_cells_to_pblock [get_pblocks  CLKAG_u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[3]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[3]"}]]]
resize_pblock [get_pblocks CLKAG_u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[3]] -add {CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3]" driven by instance "u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr" located at site "BUFHCE_X1Y48"
#startgroup
create_pblock CLKAG_u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3]
add_cells_to_pblock [get_pblocks  CLKAG_u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3]"}]]]
resize_pblock [get_pblocks CLKAG_u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3]] -add {CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "u_ibert_core/inst/bscan_inst/O7" driven by instance "u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst" located at site "BSCAN_X0Y0"
#startgroup
create_pblock CLKAG_u_ibert_core/inst/bscan_inst/O7
add_cells_to_pblock [get_pblocks  CLKAG_u_ibert_core/inst/bscan_inst/O7] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u_ibert_core/inst/bscan_inst/O7"}]]]
resize_pblock [get_pblocks CLKAG_u_ibert_core/inst/bscan_inst/O7] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "u_ibert_core/inst/dclk" driven by instance "u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_u_ibert_core/inst/dclk
add_cells_to_pblock [get_pblocks  CLKAG_u_ibert_core/inst/dclk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u_ibert_core/inst/dclk"}]]]
resize_pblock [get_pblocks CLKAG_u_ibert_core/inst/dclk] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "u_ibert_core/inst/u_bufr/O1" driven by instance "u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst" located at site "BUFR_X0Y25"
#startgroup
create_pblock CLKAG_u_ibert_core/inst/u_bufr/O1
add_cells_to_pblock [get_pblocks  CLKAG_u_ibert_core/inst/u_bufr/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u_ibert_core/inst/u_bufr/O1"}]]]
resize_pblock [get_pblocks CLKAG_u_ibert_core/inst/u_bufr/O1] -add {CLOCKREGION_X0Y6:CLOCKREGION_X0Y6}
#endgroup
